
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018040  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08018310  08018310  00028310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080186b8  080186b8  000286b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080186c0  080186c0  000286c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080186c4  080186c4  000286c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000150  24000000  080186c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000031f4  24000150  08018818  00030150  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  24003344  08018818  00033344  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0003017e  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003575b  00000000  00000000  000301c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006245  00000000  00000000  0006591c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002ae8  00000000  00000000  0006bb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000214b  00000000  00000000  0006e650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003de3d  00000000  00000000  0007079b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003a90e  00000000  00000000  000ae5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017d42a  00000000  00000000  000e8ee6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000c2c0  00000000  00000000  00266310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  002725d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000150 	.word	0x24000150
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080182f8 	.word	0x080182f8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000154 	.word	0x24000154
 800030c:	080182f8 	.word	0x080182f8

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr

08000324 <strlen>:
 8000324:	4603      	mov	r3, r0
 8000326:	f813 2b01 	ldrb.w	r2, [r3], #1
 800032a:	2a00      	cmp	r2, #0
 800032c:	d1fb      	bne.n	8000326 <strlen+0x2>
 800032e:	1a18      	subs	r0, r3, r0
 8000330:	3801      	subs	r0, #1
 8000332:	4770      	bx	lr
	...

08000340 <memchr>:
 8000340:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000344:	2a10      	cmp	r2, #16
 8000346:	db2b      	blt.n	80003a0 <memchr+0x60>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	d008      	beq.n	8000360 <memchr+0x20>
 800034e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000352:	3a01      	subs	r2, #1
 8000354:	428b      	cmp	r3, r1
 8000356:	d02d      	beq.n	80003b4 <memchr+0x74>
 8000358:	f010 0f07 	tst.w	r0, #7
 800035c:	b342      	cbz	r2, 80003b0 <memchr+0x70>
 800035e:	d1f6      	bne.n	800034e <memchr+0xe>
 8000360:	b4f0      	push	{r4, r5, r6, r7}
 8000362:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000366:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800036a:	f022 0407 	bic.w	r4, r2, #7
 800036e:	f07f 0700 	mvns.w	r7, #0
 8000372:	2300      	movs	r3, #0
 8000374:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000378:	3c08      	subs	r4, #8
 800037a:	ea85 0501 	eor.w	r5, r5, r1
 800037e:	ea86 0601 	eor.w	r6, r6, r1
 8000382:	fa85 f547 	uadd8	r5, r5, r7
 8000386:	faa3 f587 	sel	r5, r3, r7
 800038a:	fa86 f647 	uadd8	r6, r6, r7
 800038e:	faa5 f687 	sel	r6, r5, r7
 8000392:	b98e      	cbnz	r6, 80003b8 <memchr+0x78>
 8000394:	d1ee      	bne.n	8000374 <memchr+0x34>
 8000396:	bcf0      	pop	{r4, r5, r6, r7}
 8000398:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800039c:	f002 0207 	and.w	r2, r2, #7
 80003a0:	b132      	cbz	r2, 80003b0 <memchr+0x70>
 80003a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003a6:	3a01      	subs	r2, #1
 80003a8:	ea83 0301 	eor.w	r3, r3, r1
 80003ac:	b113      	cbz	r3, 80003b4 <memchr+0x74>
 80003ae:	d1f8      	bne.n	80003a2 <memchr+0x62>
 80003b0:	2000      	movs	r0, #0
 80003b2:	4770      	bx	lr
 80003b4:	3801      	subs	r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	bf06      	itte	eq
 80003bc:	4635      	moveq	r5, r6
 80003be:	3803      	subeq	r0, #3
 80003c0:	3807      	subne	r0, #7
 80003c2:	f015 0f01 	tst.w	r5, #1
 80003c6:	d107      	bne.n	80003d8 <memchr+0x98>
 80003c8:	3001      	adds	r0, #1
 80003ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ce:	bf02      	ittt	eq
 80003d0:	3001      	addeq	r0, #1
 80003d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003d6:	3001      	addeq	r0, #1
 80003d8:	bcf0      	pop	{r4, r5, r6, r7}
 80003da:	3801      	subs	r0, #1
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <__aeabi_uldivmod>:
 80003e0:	b953      	cbnz	r3, 80003f8 <__aeabi_uldivmod+0x18>
 80003e2:	b94a      	cbnz	r2, 80003f8 <__aeabi_uldivmod+0x18>
 80003e4:	2900      	cmp	r1, #0
 80003e6:	bf08      	it	eq
 80003e8:	2800      	cmpeq	r0, #0
 80003ea:	bf1c      	itt	ne
 80003ec:	f04f 31ff 	movne.w	r1, #4294967295
 80003f0:	f04f 30ff 	movne.w	r0, #4294967295
 80003f4:	f000 b970 	b.w	80006d8 <__aeabi_idiv0>
 80003f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000400:	f000 f806 	bl	8000410 <__udivmoddi4>
 8000404:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800040c:	b004      	add	sp, #16
 800040e:	4770      	bx	lr

08000410 <__udivmoddi4>:
 8000410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000414:	9e08      	ldr	r6, [sp, #32]
 8000416:	460d      	mov	r5, r1
 8000418:	4604      	mov	r4, r0
 800041a:	460f      	mov	r7, r1
 800041c:	2b00      	cmp	r3, #0
 800041e:	d14a      	bne.n	80004b6 <__udivmoddi4+0xa6>
 8000420:	428a      	cmp	r2, r1
 8000422:	4694      	mov	ip, r2
 8000424:	d965      	bls.n	80004f2 <__udivmoddi4+0xe2>
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	b143      	cbz	r3, 800043e <__udivmoddi4+0x2e>
 800042c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000430:	f1c3 0220 	rsb	r2, r3, #32
 8000434:	409f      	lsls	r7, r3
 8000436:	fa20 f202 	lsr.w	r2, r0, r2
 800043a:	4317      	orrs	r7, r2
 800043c:	409c      	lsls	r4, r3
 800043e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000442:	fa1f f58c 	uxth.w	r5, ip
 8000446:	fbb7 f1fe 	udiv	r1, r7, lr
 800044a:	0c22      	lsrs	r2, r4, #16
 800044c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000450:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000454:	fb01 f005 	mul.w	r0, r1, r5
 8000458:	4290      	cmp	r0, r2
 800045a:	d90a      	bls.n	8000472 <__udivmoddi4+0x62>
 800045c:	eb1c 0202 	adds.w	r2, ip, r2
 8000460:	f101 37ff 	add.w	r7, r1, #4294967295
 8000464:	f080 811c 	bcs.w	80006a0 <__udivmoddi4+0x290>
 8000468:	4290      	cmp	r0, r2
 800046a:	f240 8119 	bls.w	80006a0 <__udivmoddi4+0x290>
 800046e:	3902      	subs	r1, #2
 8000470:	4462      	add	r2, ip
 8000472:	1a12      	subs	r2, r2, r0
 8000474:	b2a4      	uxth	r4, r4
 8000476:	fbb2 f0fe 	udiv	r0, r2, lr
 800047a:	fb0e 2210 	mls	r2, lr, r0, r2
 800047e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000482:	fb00 f505 	mul.w	r5, r0, r5
 8000486:	42a5      	cmp	r5, r4
 8000488:	d90a      	bls.n	80004a0 <__udivmoddi4+0x90>
 800048a:	eb1c 0404 	adds.w	r4, ip, r4
 800048e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000492:	f080 8107 	bcs.w	80006a4 <__udivmoddi4+0x294>
 8000496:	42a5      	cmp	r5, r4
 8000498:	f240 8104 	bls.w	80006a4 <__udivmoddi4+0x294>
 800049c:	4464      	add	r4, ip
 800049e:	3802      	subs	r0, #2
 80004a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004a4:	1b64      	subs	r4, r4, r5
 80004a6:	2100      	movs	r1, #0
 80004a8:	b11e      	cbz	r6, 80004b2 <__udivmoddi4+0xa2>
 80004aa:	40dc      	lsrs	r4, r3
 80004ac:	2300      	movs	r3, #0
 80004ae:	e9c6 4300 	strd	r4, r3, [r6]
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0xbc>
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	f000 80ed 	beq.w	800069a <__udivmoddi4+0x28a>
 80004c0:	2100      	movs	r1, #0
 80004c2:	e9c6 0500 	strd	r0, r5, [r6]
 80004c6:	4608      	mov	r0, r1
 80004c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004cc:	fab3 f183 	clz	r1, r3
 80004d0:	2900      	cmp	r1, #0
 80004d2:	d149      	bne.n	8000568 <__udivmoddi4+0x158>
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d302      	bcc.n	80004de <__udivmoddi4+0xce>
 80004d8:	4282      	cmp	r2, r0
 80004da:	f200 80f8 	bhi.w	80006ce <__udivmoddi4+0x2be>
 80004de:	1a84      	subs	r4, r0, r2
 80004e0:	eb65 0203 	sbc.w	r2, r5, r3
 80004e4:	2001      	movs	r0, #1
 80004e6:	4617      	mov	r7, r2
 80004e8:	2e00      	cmp	r6, #0
 80004ea:	d0e2      	beq.n	80004b2 <__udivmoddi4+0xa2>
 80004ec:	e9c6 4700 	strd	r4, r7, [r6]
 80004f0:	e7df      	b.n	80004b2 <__udivmoddi4+0xa2>
 80004f2:	b902      	cbnz	r2, 80004f6 <__udivmoddi4+0xe6>
 80004f4:	deff      	udf	#255	; 0xff
 80004f6:	fab2 f382 	clz	r3, r2
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	f040 8090 	bne.w	8000620 <__udivmoddi4+0x210>
 8000500:	1a8a      	subs	r2, r1, r2
 8000502:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000506:	fa1f fe8c 	uxth.w	lr, ip
 800050a:	2101      	movs	r1, #1
 800050c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000510:	fb07 2015 	mls	r0, r7, r5, r2
 8000514:	0c22      	lsrs	r2, r4, #16
 8000516:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800051a:	fb0e f005 	mul.w	r0, lr, r5
 800051e:	4290      	cmp	r0, r2
 8000520:	d908      	bls.n	8000534 <__udivmoddi4+0x124>
 8000522:	eb1c 0202 	adds.w	r2, ip, r2
 8000526:	f105 38ff 	add.w	r8, r5, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x122>
 800052c:	4290      	cmp	r0, r2
 800052e:	f200 80cb 	bhi.w	80006c8 <__udivmoddi4+0x2b8>
 8000532:	4645      	mov	r5, r8
 8000534:	1a12      	subs	r2, r2, r0
 8000536:	b2a4      	uxth	r4, r4
 8000538:	fbb2 f0f7 	udiv	r0, r2, r7
 800053c:	fb07 2210 	mls	r2, r7, r0, r2
 8000540:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000544:	fb0e fe00 	mul.w	lr, lr, r0
 8000548:	45a6      	cmp	lr, r4
 800054a:	d908      	bls.n	800055e <__udivmoddi4+0x14e>
 800054c:	eb1c 0404 	adds.w	r4, ip, r4
 8000550:	f100 32ff 	add.w	r2, r0, #4294967295
 8000554:	d202      	bcs.n	800055c <__udivmoddi4+0x14c>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f200 80bb 	bhi.w	80006d2 <__udivmoddi4+0x2c2>
 800055c:	4610      	mov	r0, r2
 800055e:	eba4 040e 	sub.w	r4, r4, lr
 8000562:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000566:	e79f      	b.n	80004a8 <__udivmoddi4+0x98>
 8000568:	f1c1 0720 	rsb	r7, r1, #32
 800056c:	408b      	lsls	r3, r1
 800056e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000572:	ea4c 0c03 	orr.w	ip, ip, r3
 8000576:	fa05 f401 	lsl.w	r4, r5, r1
 800057a:	fa20 f307 	lsr.w	r3, r0, r7
 800057e:	40fd      	lsrs	r5, r7
 8000580:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000584:	4323      	orrs	r3, r4
 8000586:	fbb5 f8f9 	udiv	r8, r5, r9
 800058a:	fa1f fe8c 	uxth.w	lr, ip
 800058e:	fb09 5518 	mls	r5, r9, r8, r5
 8000592:	0c1c      	lsrs	r4, r3, #16
 8000594:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000598:	fb08 f50e 	mul.w	r5, r8, lr
 800059c:	42a5      	cmp	r5, r4
 800059e:	fa02 f201 	lsl.w	r2, r2, r1
 80005a2:	fa00 f001 	lsl.w	r0, r0, r1
 80005a6:	d90b      	bls.n	80005c0 <__udivmoddi4+0x1b0>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80005b0:	f080 8088 	bcs.w	80006c4 <__udivmoddi4+0x2b4>
 80005b4:	42a5      	cmp	r5, r4
 80005b6:	f240 8085 	bls.w	80006c4 <__udivmoddi4+0x2b4>
 80005ba:	f1a8 0802 	sub.w	r8, r8, #2
 80005be:	4464      	add	r4, ip
 80005c0:	1b64      	subs	r4, r4, r5
 80005c2:	b29d      	uxth	r5, r3
 80005c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80005c8:	fb09 4413 	mls	r4, r9, r3, r4
 80005cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005d4:	45a6      	cmp	lr, r4
 80005d6:	d908      	bls.n	80005ea <__udivmoddi4+0x1da>
 80005d8:	eb1c 0404 	adds.w	r4, ip, r4
 80005dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80005e0:	d26c      	bcs.n	80006bc <__udivmoddi4+0x2ac>
 80005e2:	45a6      	cmp	lr, r4
 80005e4:	d96a      	bls.n	80006bc <__udivmoddi4+0x2ac>
 80005e6:	3b02      	subs	r3, #2
 80005e8:	4464      	add	r4, ip
 80005ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ee:	fba3 9502 	umull	r9, r5, r3, r2
 80005f2:	eba4 040e 	sub.w	r4, r4, lr
 80005f6:	42ac      	cmp	r4, r5
 80005f8:	46c8      	mov	r8, r9
 80005fa:	46ae      	mov	lr, r5
 80005fc:	d356      	bcc.n	80006ac <__udivmoddi4+0x29c>
 80005fe:	d053      	beq.n	80006a8 <__udivmoddi4+0x298>
 8000600:	b156      	cbz	r6, 8000618 <__udivmoddi4+0x208>
 8000602:	ebb0 0208 	subs.w	r2, r0, r8
 8000606:	eb64 040e 	sbc.w	r4, r4, lr
 800060a:	fa04 f707 	lsl.w	r7, r4, r7
 800060e:	40ca      	lsrs	r2, r1
 8000610:	40cc      	lsrs	r4, r1
 8000612:	4317      	orrs	r7, r2
 8000614:	e9c6 7400 	strd	r7, r4, [r6]
 8000618:	4618      	mov	r0, r3
 800061a:	2100      	movs	r1, #0
 800061c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000620:	f1c3 0120 	rsb	r1, r3, #32
 8000624:	fa02 fc03 	lsl.w	ip, r2, r3
 8000628:	fa20 f201 	lsr.w	r2, r0, r1
 800062c:	fa25 f101 	lsr.w	r1, r5, r1
 8000630:	409d      	lsls	r5, r3
 8000632:	432a      	orrs	r2, r5
 8000634:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000638:	fa1f fe8c 	uxth.w	lr, ip
 800063c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000640:	fb07 1510 	mls	r5, r7, r0, r1
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800064a:	fb00 f50e 	mul.w	r5, r0, lr
 800064e:	428d      	cmp	r5, r1
 8000650:	fa04 f403 	lsl.w	r4, r4, r3
 8000654:	d908      	bls.n	8000668 <__udivmoddi4+0x258>
 8000656:	eb1c 0101 	adds.w	r1, ip, r1
 800065a:	f100 38ff 	add.w	r8, r0, #4294967295
 800065e:	d22f      	bcs.n	80006c0 <__udivmoddi4+0x2b0>
 8000660:	428d      	cmp	r5, r1
 8000662:	d92d      	bls.n	80006c0 <__udivmoddi4+0x2b0>
 8000664:	3802      	subs	r0, #2
 8000666:	4461      	add	r1, ip
 8000668:	1b49      	subs	r1, r1, r5
 800066a:	b292      	uxth	r2, r2
 800066c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000670:	fb07 1115 	mls	r1, r7, r5, r1
 8000674:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000678:	fb05 f10e 	mul.w	r1, r5, lr
 800067c:	4291      	cmp	r1, r2
 800067e:	d908      	bls.n	8000692 <__udivmoddi4+0x282>
 8000680:	eb1c 0202 	adds.w	r2, ip, r2
 8000684:	f105 38ff 	add.w	r8, r5, #4294967295
 8000688:	d216      	bcs.n	80006b8 <__udivmoddi4+0x2a8>
 800068a:	4291      	cmp	r1, r2
 800068c:	d914      	bls.n	80006b8 <__udivmoddi4+0x2a8>
 800068e:	3d02      	subs	r5, #2
 8000690:	4462      	add	r2, ip
 8000692:	1a52      	subs	r2, r2, r1
 8000694:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000698:	e738      	b.n	800050c <__udivmoddi4+0xfc>
 800069a:	4631      	mov	r1, r6
 800069c:	4630      	mov	r0, r6
 800069e:	e708      	b.n	80004b2 <__udivmoddi4+0xa2>
 80006a0:	4639      	mov	r1, r7
 80006a2:	e6e6      	b.n	8000472 <__udivmoddi4+0x62>
 80006a4:	4610      	mov	r0, r2
 80006a6:	e6fb      	b.n	80004a0 <__udivmoddi4+0x90>
 80006a8:	4548      	cmp	r0, r9
 80006aa:	d2a9      	bcs.n	8000600 <__udivmoddi4+0x1f0>
 80006ac:	ebb9 0802 	subs.w	r8, r9, r2
 80006b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80006b4:	3b01      	subs	r3, #1
 80006b6:	e7a3      	b.n	8000600 <__udivmoddi4+0x1f0>
 80006b8:	4645      	mov	r5, r8
 80006ba:	e7ea      	b.n	8000692 <__udivmoddi4+0x282>
 80006bc:	462b      	mov	r3, r5
 80006be:	e794      	b.n	80005ea <__udivmoddi4+0x1da>
 80006c0:	4640      	mov	r0, r8
 80006c2:	e7d1      	b.n	8000668 <__udivmoddi4+0x258>
 80006c4:	46d0      	mov	r8, sl
 80006c6:	e77b      	b.n	80005c0 <__udivmoddi4+0x1b0>
 80006c8:	3d02      	subs	r5, #2
 80006ca:	4462      	add	r2, ip
 80006cc:	e732      	b.n	8000534 <__udivmoddi4+0x124>
 80006ce:	4608      	mov	r0, r1
 80006d0:	e70a      	b.n	80004e8 <__udivmoddi4+0xd8>
 80006d2:	4464      	add	r4, ip
 80006d4:	3802      	subs	r0, #2
 80006d6:	e742      	b.n	800055e <__udivmoddi4+0x14e>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <HG2_Write_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);

	return reg_value;
}

void HG2_Write_Register(uint8_t addr, uint8_t data){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	460a      	mov	r2, r1
 80006e6:	71fb      	strb	r3, [r7, #7]
 80006e8:	4613      	mov	r3, r2
 80006ea:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006f2:	480c      	ldr	r0, [pc, #48]	; (8000724 <HG2_Write_Register+0x48>)
 80006f4:	f007 fc52 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80006f8:	1df9      	adds	r1, r7, #7
 80006fa:	2364      	movs	r3, #100	; 0x64
 80006fc:	2201      	movs	r2, #1
 80006fe:	480a      	ldr	r0, [pc, #40]	; (8000728 <HG2_Write_Register+0x4c>)
 8000700:	f00e f9e8 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 8000704:	1db9      	adds	r1, r7, #6
 8000706:	2364      	movs	r3, #100	; 0x64
 8000708:	2201      	movs	r2, #1
 800070a:	4807      	ldr	r0, [pc, #28]	; (8000728 <HG2_Write_Register+0x4c>)
 800070c:	f00e f9e2 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000716:	4803      	ldr	r0, [pc, #12]	; (8000724 <HG2_Write_Register+0x48>)
 8000718:	f007 fc40 	bl	8007f9c <HAL_GPIO_WritePin>

}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58020c00 	.word	0x58020c00
 8000728:	24000fc0 	.word	0x24000fc0

0800072c <LG2_Read_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
}



uint8_t LG2_Read_Register(uint8_t addr){
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	addr |= (1<<7);
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800073c:	b2db      	uxtb	r3, r3
 800073e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000746:	480d      	ldr	r0, [pc, #52]	; (800077c <LG2_Read_Register+0x50>)
 8000748:	f007 fc28 	bl	8007f9c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 800074c:	1df9      	adds	r1, r7, #7
 800074e:	2364      	movs	r3, #100	; 0x64
 8000750:	2201      	movs	r2, #1
 8000752:	480b      	ldr	r0, [pc, #44]	; (8000780 <LG2_Read_Register+0x54>)
 8000754:	f00e f9be 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000758:	f107 010f 	add.w	r1, r7, #15
 800075c:	2364      	movs	r3, #100	; 0x64
 800075e:	2201      	movs	r2, #1
 8000760:	4807      	ldr	r0, [pc, #28]	; (8000780 <LG2_Read_Register+0x54>)
 8000762:	f00e fbb3 	bl	800eecc <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800076c:	4803      	ldr	r0, [pc, #12]	; (800077c <LG2_Read_Register+0x50>)
 800076e:	f007 fc15 	bl	8007f9c <HAL_GPIO_WritePin>

	return reg_value;
 8000772:	7bfb      	ldrb	r3, [r7, #15]
}
 8000774:	4618      	mov	r0, r3
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	58020c00 	.word	0x58020c00
 8000780:	24000fc0 	.word	0x24000fc0

08000784 <LG2_Write_Register>:

void LG2_Write_Register(uint8_t addr, uint8_t data){
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	460a      	mov	r2, r1
 800078e:	71fb      	strb	r3, [r7, #7]
 8000790:	4613      	mov	r3, r2
 8000792:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 7180 	mov.w	r1, #256	; 0x100
 800079a:	480c      	ldr	r0, [pc, #48]	; (80007cc <LG2_Write_Register+0x48>)
 800079c:	f007 fbfe 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80007a0:	1df9      	adds	r1, r7, #7
 80007a2:	2364      	movs	r3, #100	; 0x64
 80007a4:	2201      	movs	r2, #1
 80007a6:	480a      	ldr	r0, [pc, #40]	; (80007d0 <LG2_Write_Register+0x4c>)
 80007a8:	f00e f994 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 80007ac:	1db9      	adds	r1, r7, #6
 80007ae:	2364      	movs	r3, #100	; 0x64
 80007b0:	2201      	movs	r2, #1
 80007b2:	4807      	ldr	r0, [pc, #28]	; (80007d0 <LG2_Write_Register+0x4c>)
 80007b4:	f00e f98e 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 80007b8:	2201      	movs	r2, #1
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	4803      	ldr	r0, [pc, #12]	; (80007cc <LG2_Write_Register+0x48>)
 80007c0:	f007 fbec 	bl	8007f9c <HAL_GPIO_WritePin>

}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	58020c00 	.word	0x58020c00
 80007d0:	24000fc0 	.word	0x24000fc0

080007d4 <LG2_Get_Gyro_X>:

float LG2_Get_Gyro_X(){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x22);
 80007da:	2022      	movs	r0, #34	; 0x22
 80007dc:	f7ff ffa6 	bl	800072c <LG2_Read_Register>
 80007e0:	4603      	mov	r3, r0
 80007e2:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x23);
 80007e4:	2023      	movs	r0, #35	; 0x23
 80007e6:	f7ff ffa1 	bl	800072c <LG2_Read_Register>
 80007ea:	4603      	mov	r3, r0
 80007ec:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80007ee:	79bb      	ldrb	r3, [r7, #6]
 80007f0:	021b      	lsls	r3, r3, #8
 80007f2:	b21a      	sxth	r2, r3
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	4313      	orrs	r3, r2
 80007fa:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767) * 250;
 80007fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000808:	eddf 6a08 	vldr	s13, [pc, #32]	; 800082c <LG2_Get_Gyro_X+0x58>
 800080c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000810:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000830 <LG2_Get_Gyro_X+0x5c>
 8000814:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000818:	edc7 7a00 	vstr	s15, [r7]
	return omega;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	ee07 3a90 	vmov	s15, r3
}
 8000822:	eeb0 0a67 	vmov.f32	s0, s15
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	46fffe00 	.word	0x46fffe00
 8000830:	437a0000 	.word	0x437a0000

08000834 <LG2_Get_Gyro_Y>:

float LG2_Get_Gyro_Y(){
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x24);
 800083a:	2024      	movs	r0, #36	; 0x24
 800083c:	f7ff ff76 	bl	800072c <LG2_Read_Register>
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x25);
 8000844:	2025      	movs	r0, #37	; 0x25
 8000846:	f7ff ff71 	bl	800072c <LG2_Read_Register>
 800084a:	4603      	mov	r3, r0
 800084c:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 800084e:	79bb      	ldrb	r3, [r7, #6]
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	b21a      	sxth	r2, r3
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	b21b      	sxth	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767) * 250;
 800085c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000860:	ee07 3a90 	vmov	s15, r3
 8000864:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000868:	eddf 6a08 	vldr	s13, [pc, #32]	; 800088c <LG2_Get_Gyro_Y+0x58>
 800086c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000870:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000890 <LG2_Get_Gyro_Y+0x5c>
 8000874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000878:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	ee07 3a90 	vmov	s15, r3
}
 8000882:	eeb0 0a67 	vmov.f32	s0, s15
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	46fffe00 	.word	0x46fffe00
 8000890:	437a0000 	.word	0x437a0000
 8000894:	00000000 	.word	0x00000000

08000898 <LG2_Get_Gyro_Z>:

float LG2_Get_Gyro_Z(){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x26);
 800089e:	2026      	movs	r0, #38	; 0x26
 80008a0:	f7ff ff44 	bl	800072c <LG2_Read_Register>
 80008a4:	4603      	mov	r3, r0
 80008a6:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x27);
 80008a8:	2027      	movs	r0, #39	; 0x27
 80008aa:	f7ff ff3f 	bl	800072c <LG2_Read_Register>
 80008ae:	4603      	mov	r3, r0
 80008b0:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80008b2:	79bb      	ldrb	r3, [r7, #6]
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	b21b      	sxth	r3, r3
 80008bc:	4313      	orrs	r3, r2
 80008be:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767.0) * 250.0;
 80008c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008c4:	ee07 3a90 	vmov	s15, r3
 80008c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008cc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80008d0:	ed9f 5b09 	vldr	d5, [pc, #36]	; 80008f8 <LG2_Get_Gyro_Z+0x60>
 80008d4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008d8:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8000900 <LG2_Get_Gyro_Z+0x68>
 80008dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008e4:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	ee07 3a90 	vmov	s15, r3
}
 80008ee:	eeb0 0a67 	vmov.f32	s0, s15
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	00000000 	.word	0x00000000
 80008fc:	40dfffc0 	.word	0x40dfffc0
 8000900:	00000000 	.word	0x00000000
 8000904:	406f4000 	.word	0x406f4000

08000908 <setServo>:
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;


void setServo(int servoNum, float angle){
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal =(int)( 3000 + (4000 * (angle/180)));
 8000914:	ed97 7a00 	vldr	s14, [r7]
 8000918:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000988 <setServo+0x80>
 800091c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000920:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800098c <setServo+0x84>
 8000924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000928:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000990 <setServo+0x88>
 800092c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000930:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000934:	ee17 3a90 	vmov	r3, s15
 8000938:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3b01      	subs	r3, #1
 800093e:	2b03      	cmp	r3, #3
 8000940:	d81a      	bhi.n	8000978 <setServo+0x70>
 8000942:	a201      	add	r2, pc, #4	; (adr r2, 8000948 <setServo+0x40>)
 8000944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000948:	08000959 	.word	0x08000959
 800094c:	08000961 	.word	0x08000961
 8000950:	08000969 	.word	0x08000969
 8000954:	08000971 	.word	0x08000971
		case 1:
			TIM4->CCR4 = timerVal;
 8000958:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <setServo+0x8c>)
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 800095e:	e00c      	b.n	800097a <setServo+0x72>
		case 2:
			TIM4->CCR3 = timerVal;
 8000960:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <setServo+0x8c>)
 8000962:	89fb      	ldrh	r3, [r7, #14]
 8000964:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
 8000966:	e008      	b.n	800097a <setServo+0x72>
		case 3:
			TIM4->CCR2 = timerVal;
 8000968:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <setServo+0x8c>)
 800096a:	89fb      	ldrh	r3, [r7, #14]
 800096c:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 800096e:	e004      	b.n	800097a <setServo+0x72>
		case 4:
			TIM4->CCR1 = timerVal;
 8000970:	4a08      	ldr	r2, [pc, #32]	; (8000994 <setServo+0x8c>)
 8000972:	89fb      	ldrh	r3, [r7, #14]
 8000974:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8000976:	e000      	b.n	800097a <setServo+0x72>

		default:
			break;
 8000978:	bf00      	nop
	}
}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	43340000 	.word	0x43340000
 800098c:	457a0000 	.word	0x457a0000
 8000990:	453b8000 	.word	0x453b8000
 8000994:	40000800 	.word	0x40000800

08000998 <setLEDs>:

void setLEDs(void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b08e      	sub	sp, #56	; 0x38
 800099c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3; i++) {
 800099e:	2300      	movs	r3, #0
 80009a0:	637b      	str	r3, [r7, #52]	; 0x34
 80009a2:	e181      	b.n	8000ca8 <setLEDs+0x310>
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 80009a4:	4aa1      	ldr	r2, [pc, #644]	; (8000c2c <setLEDs+0x294>)
 80009a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009ac:	2b03      	cmp	r3, #3
 80009ae:	f200 8177 	bhi.w	8000ca0 <setLEDs+0x308>
 80009b2:	a201      	add	r2, pc, #4	; (adr r2, 80009b8 <setLEDs+0x20>)
 80009b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b8:	080009c9 	.word	0x080009c9
 80009bc:	08000a79 	.word	0x08000a79
 80009c0:	08000b29 	.word	0x08000b29
 80009c4:	08000bd9 	.word	0x08000bd9
		case 0:
			for (int j = 0; j < 3; j++) {
 80009c8:	2300      	movs	r3, #0
 80009ca:	633b      	str	r3, [r7, #48]	; 0x30
 80009cc:	e042      	b.n	8000a54 <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 80009ce:	2300      	movs	r3, #0
 80009d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80009d2:	e039      	b.n	8000a48 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 80009d4:	4996      	ldr	r1, [pc, #600]	; (8000c30 <setLEDs+0x298>)
 80009d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80009e0:	4413      	add	r3, r2
 80009e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80009e6:	2180      	movs	r1, #128	; 0x80
 80009e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009ea:	fa41 f202 	asr.w	r2, r1, r2
 80009ee:	4013      	ands	r3, r2
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d013      	beq.n	8000a1c <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 80009f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009f6:	00da      	lsls	r2, r3, #3
 80009f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009fa:	18d1      	adds	r1, r2, r3
 80009fc:	4a8b      	ldr	r2, [pc, #556]	; (8000c2c <setLEDs+0x294>)
 80009fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4413      	add	r3, r2
 8000a04:	685a      	ldr	r2, [r3, #4]
 8000a06:	4613      	mov	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	4413      	add	r3, r2
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	440b      	add	r3, r1
 8000a10:	3308      	adds	r3, #8
 8000a12:	4a88      	ldr	r2, [pc, #544]	; (8000c34 <setLEDs+0x29c>)
 8000a14:	213c      	movs	r1, #60	; 0x3c
 8000a16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a1a:	e012      	b.n	8000a42 <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a1e:	00da      	lsls	r2, r3, #3
 8000a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a22:	18d1      	adds	r1, r2, r3
 8000a24:	4a81      	ldr	r2, [pc, #516]	; (8000c2c <setLEDs+0x294>)
 8000a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	4413      	add	r3, r2
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	4613      	mov	r3, r2
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	4413      	add	r3, r2
 8000a34:	00db      	lsls	r3, r3, #3
 8000a36:	440b      	add	r3, r1
 8000a38:	3308      	adds	r3, #8
 8000a3a:	4a7e      	ldr	r2, [pc, #504]	; (8000c34 <setLEDs+0x29c>)
 8000a3c:	211e      	movs	r1, #30
 8000a3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a44:	3301      	adds	r3, #1
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a4a:	2b07      	cmp	r3, #7
 8000a4c:	ddc2      	ble.n	80009d4 <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8000a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a50:	3301      	adds	r3, #1
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
 8000a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	ddb9      	ble.n	80009ce <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58; i++) {
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a5e:	e007      	b.n	8000a70 <setLEDs+0xd8>
				LED_PWM_Data_0[i] = 0;
 8000a60:	4a74      	ldr	r2, [pc, #464]	; (8000c34 <setLEDs+0x29c>)
 8000a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a64:	2100      	movs	r1, #0
 8000a66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58; i++) {
 8000a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a72:	2bb1      	cmp	r3, #177	; 0xb1
 8000a74:	ddf4      	ble.n	8000a60 <setLEDs+0xc8>
			}
			break;
 8000a76:	e114      	b.n	8000ca2 <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8000a78:	2300      	movs	r3, #0
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a7c:	e042      	b.n	8000b04 <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
 8000a82:	e039      	b.n	8000af8 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000a84:	496a      	ldr	r1, [pc, #424]	; (8000c30 <setLEDs+0x298>)
 8000a86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a90:	4413      	add	r3, r2
 8000a92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	6a3a      	ldr	r2, [r7, #32]
 8000a9a:	fa41 f202 	asr.w	r2, r1, r2
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d013      	beq.n	8000acc <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa6:	00da      	lsls	r2, r3, #3
 8000aa8:	6a3b      	ldr	r3, [r7, #32]
 8000aaa:	18d1      	adds	r1, r2, r3
 8000aac:	4a5f      	ldr	r2, [pc, #380]	; (8000c2c <setLEDs+0x294>)
 8000aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	4413      	add	r3, r2
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	4613      	mov	r3, r2
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	4413      	add	r3, r2
 8000abc:	00db      	lsls	r3, r3, #3
 8000abe:	440b      	add	r3, r1
 8000ac0:	3308      	adds	r3, #8
 8000ac2:	4a5d      	ldr	r2, [pc, #372]	; (8000c38 <setLEDs+0x2a0>)
 8000ac4:	213c      	movs	r1, #60	; 0x3c
 8000ac6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000aca:	e012      	b.n	8000af2 <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	00da      	lsls	r2, r3, #3
 8000ad0:	6a3b      	ldr	r3, [r7, #32]
 8000ad2:	18d1      	adds	r1, r2, r3
 8000ad4:	4a55      	ldr	r2, [pc, #340]	; (8000c2c <setLEDs+0x294>)
 8000ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ad8:	00db      	lsls	r3, r3, #3
 8000ada:	4413      	add	r3, r2
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	440b      	add	r3, r1
 8000ae8:	3308      	adds	r3, #8
 8000aea:	4a53      	ldr	r2, [pc, #332]	; (8000c38 <setLEDs+0x2a0>)
 8000aec:	211e      	movs	r1, #30
 8000aee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000af2:	6a3b      	ldr	r3, [r7, #32]
 8000af4:	3301      	adds	r3, #1
 8000af6:	623b      	str	r3, [r7, #32]
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	2b07      	cmp	r3, #7
 8000afc:	ddc2      	ble.n	8000a84 <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	3301      	adds	r3, #1
 8000b02:	627b      	str	r3, [r7, #36]	; 0x24
 8000b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	ddb9      	ble.n	8000a7e <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58; i++) {
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	61fb      	str	r3, [r7, #28]
 8000b0e:	e007      	b.n	8000b20 <setLEDs+0x188>
				LED_PWM_Data_1[i] = 0;
 8000b10:	4a49      	ldr	r2, [pc, #292]	; (8000c38 <setLEDs+0x2a0>)
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	2100      	movs	r1, #0
 8000b16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58; i++) {
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	61fb      	str	r3, [r7, #28]
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	2bb1      	cmp	r3, #177	; 0xb1
 8000b24:	ddf4      	ble.n	8000b10 <setLEDs+0x178>
			}
			break;
 8000b26:	e0bc      	b.n	8000ca2 <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61bb      	str	r3, [r7, #24]
 8000b2c:	e042      	b.n	8000bb4 <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	e039      	b.n	8000ba8 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000b34:	493e      	ldr	r1, [pc, #248]	; (8000c30 <setLEDs+0x298>)
 8000b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b38:	4613      	mov	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	4413      	add	r3, r2
 8000b3e:	69ba      	ldr	r2, [r7, #24]
 8000b40:	4413      	add	r3, r2
 8000b42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b46:	2180      	movs	r1, #128	; 0x80
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	fa41 f202 	asr.w	r2, r1, r2
 8000b4e:	4013      	ands	r3, r2
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	00da      	lsls	r2, r3, #3
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	18d1      	adds	r1, r2, r3
 8000b5c:	4a33      	ldr	r2, [pc, #204]	; (8000c2c <setLEDs+0x294>)
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	4413      	add	r3, r2
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	4613      	mov	r3, r2
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	4413      	add	r3, r2
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	440b      	add	r3, r1
 8000b70:	3308      	adds	r3, #8
 8000b72:	4a32      	ldr	r2, [pc, #200]	; (8000c3c <setLEDs+0x2a4>)
 8000b74:	213c      	movs	r1, #60	; 0x3c
 8000b76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b7a:	e012      	b.n	8000ba2 <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	00da      	lsls	r2, r3, #3
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	18d1      	adds	r1, r2, r3
 8000b84:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <setLEDs+0x294>)
 8000b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	4413      	add	r3, r2
 8000b8c:	685a      	ldr	r2, [r3, #4]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	440b      	add	r3, r1
 8000b98:	3308      	adds	r3, #8
 8000b9a:	4a28      	ldr	r2, [pc, #160]	; (8000c3c <setLEDs+0x2a4>)
 8000b9c:	211e      	movs	r1, #30
 8000b9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	2b07      	cmp	r3, #7
 8000bac:	ddc2      	ble.n	8000b34 <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	61bb      	str	r3, [r7, #24]
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	ddb9      	ble.n	8000b2e <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58; i++) {
 8000bba:	2338      	movs	r3, #56	; 0x38
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	e007      	b.n	8000bd0 <setLEDs+0x238>
				LED_PWM_Data_2[i] = 0;
 8000bc0:	4a1e      	ldr	r2, [pc, #120]	; (8000c3c <setLEDs+0x2a4>)
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58; i++) {
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	2b69      	cmp	r3, #105	; 0x69
 8000bd4:	ddf4      	ble.n	8000bc0 <setLEDs+0x228>
			}
			break;
 8000bd6:	e064      	b.n	8000ca2 <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	e04e      	b.n	8000c7c <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 8000bde:	2300      	movs	r3, #0
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	e045      	b.n	8000c70 <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000be4:	4912      	ldr	r1, [pc, #72]	; (8000c30 <setLEDs+0x298>)
 8000be6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000be8:	4613      	mov	r3, r2
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	4413      	add	r3, r2
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	fa41 f202 	asr.w	r2, r1, r2
 8000bfe:	4013      	ands	r3, r2
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d01f      	beq.n	8000c44 <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	00da      	lsls	r2, r3, #3
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	18d1      	adds	r1, r2, r3
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <setLEDs+0x294>)
 8000c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	4413      	add	r3, r2
 8000c14:	685a      	ldr	r2, [r3, #4]
 8000c16:	4613      	mov	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	4413      	add	r3, r2
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	440b      	add	r3, r1
 8000c20:	3308      	adds	r3, #8
 8000c22:	4a07      	ldr	r2, [pc, #28]	; (8000c40 <setLEDs+0x2a8>)
 8000c24:	213c      	movs	r1, #60	; 0x3c
 8000c26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c2a:	e01e      	b.n	8000c6a <setLEDs+0x2d2>
 8000c2c:	080184a4 	.word	0x080184a4
 8000c30:	24000b50 	.word	0x24000b50
 8000c34:	24000270 	.word	0x24000270
 8000c38:	24000538 	.word	0x24000538
 8000c3c:	24000800 	.word	0x24000800
 8000c40:	240009a8 	.word	0x240009a8
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	00da      	lsls	r2, r3, #3
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	18d1      	adds	r1, r2, r3
 8000c4c:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <setLEDs+0x350>)
 8000c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	4413      	add	r3, r2
 8000c54:	685a      	ldr	r2, [r3, #4]
 8000c56:	4613      	mov	r3, r2
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	4413      	add	r3, r2
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	440b      	add	r3, r1
 8000c60:	3308      	adds	r3, #8
 8000c62:	4a22      	ldr	r2, [pc, #136]	; (8000cec <setLEDs+0x354>)
 8000c64:	211e      	movs	r1, #30
 8000c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b07      	cmp	r3, #7
 8000c74:	ddb6      	ble.n	8000be4 <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	ddad      	ble.n	8000bde <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58; i++) {
 8000c82:	2338      	movs	r3, #56	; 0x38
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	e007      	b.n	8000c98 <setLEDs+0x300>
				LED_PWM_Data_3[i] = 0;
 8000c88:	4a18      	ldr	r2, [pc, #96]	; (8000cec <setLEDs+0x354>)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58; i++) {
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3301      	adds	r3, #1
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b69      	cmp	r3, #105	; 0x69
 8000c9c:	ddf4      	ble.n	8000c88 <setLEDs+0x2f0>
			}
			break;
 8000c9e:	e000      	b.n	8000ca2 <setLEDs+0x30a>
		default:
			break;
 8000ca0:	bf00      	nop
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3; i++) {
 8000ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	637b      	str	r3, [r7, #52]	; 0x34
 8000ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000caa:	2b0d      	cmp	r3, #13
 8000cac:	f77f ae7a 	ble.w	80009a4 <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0, (NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
 8000cb0:	23b2      	movs	r3, #178	; 0xb2
 8000cb2:	4a0f      	ldr	r2, [pc, #60]	; (8000cf0 <setLEDs+0x358>)
 8000cb4:	210c      	movs	r1, #12
 8000cb6:	480f      	ldr	r0, [pc, #60]	; (8000cf4 <setLEDs+0x35c>)
 8000cb8:	f00e fd4c 	bl	800f754 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1, (NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
 8000cbc:	23b2      	movs	r3, #178	; 0xb2
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	; (8000cf8 <setLEDs+0x360>)
 8000cc0:	2108      	movs	r1, #8
 8000cc2:	480e      	ldr	r0, [pc, #56]	; (8000cfc <setLEDs+0x364>)
 8000cc4:	f00e fd46 	bl	800f754 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2, (NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
 8000cc8:	236a      	movs	r3, #106	; 0x6a
 8000cca:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <setLEDs+0x368>)
 8000ccc:	2104      	movs	r1, #4
 8000cce:	480d      	ldr	r0, [pc, #52]	; (8000d04 <setLEDs+0x36c>)
 8000cd0:	f00e fd40 	bl	800f754 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3, (NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3
 8000cd4:	236a      	movs	r3, #106	; 0x6a
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <setLEDs+0x354>)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	480a      	ldr	r0, [pc, #40]	; (8000d04 <setLEDs+0x36c>)
 8000cdc:	f00e fd3a 	bl	800f754 <HAL_TIM_PWM_Start_DMA>

}
 8000ce0:	bf00      	nop
 8000ce2:	3738      	adds	r7, #56	; 0x38
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	080184a4 	.word	0x080184a4
 8000cec:	240009a8 	.word	0x240009a8
 8000cf0:	24000270 	.word	0x24000270
 8000cf4:	240011b4 	.word	0x240011b4
 8000cf8:	24000538 	.word	0x24000538
 8000cfc:	240010d0 	.word	0x240010d0
 8000d00:	24000800 	.word	0x24000800
 8000d04:	2400111c 	.word	0x2400111c

08000d08 <LoRA_Read_Register>:
	}
}



uint8_t LoRA_Read_Register(uint8_t addr){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d18:	480d      	ldr	r0, [pc, #52]	; (8000d50 <LoRA_Read_Register+0x48>)
 8000d1a:	f007 f93f 	bl	8007f9c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000d1e:	1df9      	adds	r1, r7, #7
 8000d20:	2364      	movs	r3, #100	; 0x64
 8000d22:	2201      	movs	r2, #1
 8000d24:	480b      	ldr	r0, [pc, #44]	; (8000d54 <LoRA_Read_Register+0x4c>)
 8000d26:	f00d fed5 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000d2a:	f107 010f 	add.w	r1, r7, #15
 8000d2e:	2364      	movs	r3, #100	; 0x64
 8000d30:	2201      	movs	r2, #1
 8000d32:	4808      	ldr	r0, [pc, #32]	; (8000d54 <LoRA_Read_Register+0x4c>)
 8000d34:	f00e f8ca 	bl	800eecc <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d3e:	4804      	ldr	r0, [pc, #16]	; (8000d50 <LoRA_Read_Register+0x48>)
 8000d40:	f007 f92c 	bl	8007f9c <HAL_GPIO_WritePin>

	return reg_value;
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	58020000 	.word	0x58020000
 8000d54:	24001048 	.word	0x24001048

08000d58 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	460a      	mov	r2, r1
 8000d62:	71fb      	strb	r3, [r7, #7]
 8000d64:	4613      	mov	r3, r2
 8000d66:	71bb      	strb	r3, [r7, #6]
	addr |= (1<<7);
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d78:	480c      	ldr	r0, [pc, #48]	; (8000dac <LoRA_Write_Register+0x54>)
 8000d7a:	f007 f90f 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000d7e:	1df9      	adds	r1, r7, #7
 8000d80:	2364      	movs	r3, #100	; 0x64
 8000d82:	2201      	movs	r2, #1
 8000d84:	480a      	ldr	r0, [pc, #40]	; (8000db0 <LoRA_Write_Register+0x58>)
 8000d86:	f00d fea5 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000d8a:	1db9      	adds	r1, r7, #6
 8000d8c:	2364      	movs	r3, #100	; 0x64
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4807      	ldr	r0, [pc, #28]	; (8000db0 <LoRA_Write_Register+0x58>)
 8000d92:	f00d fe9f 	bl	800ead4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d96:	2201      	movs	r2, #1
 8000d98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d9c:	4803      	ldr	r0, [pc, #12]	; (8000dac <LoRA_Write_Register+0x54>)
 8000d9e:	f007 f8fd 	bl	8007f9c <HAL_GPIO_WritePin>

}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	58020000 	.word	0x58020000
 8000db0:	24001048 	.word	0x24001048

08000db4 <LoRA_sleep>:


void LoRA_sleep(void){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000db8:	2180      	movs	r1, #128	; 0x80
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff ffcc 	bl	8000d58 <LoRA_Write_Register>
}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency){
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	17c8      	asrs	r0, r1, #31
 8000dd0:	460a      	mov	r2, r1
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	1355      	asrs	r5, r2, #13
 8000dd6:	04d4      	lsls	r4, r2, #19
 8000dd8:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <LoRA_set_frequency+0x78>)
 8000dda:	f04f 0300 	mov.w	r3, #0
 8000dde:	4620      	mov	r0, r4
 8000de0:	4629      	mov	r1, r5
 8000de2:	f7ff fafd 	bl	80003e0 <__aeabi_uldivmod>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000dee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000df2:	f04f 0200 	mov.w	r2, #0
 8000df6:	f04f 0300 	mov.w	r3, #0
 8000dfa:	0c02      	lsrs	r2, r0, #16
 8000dfc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e00:	0c0b      	lsrs	r3, r1, #16
 8000e02:	b2d3      	uxtb	r3, r2
 8000e04:	4619      	mov	r1, r3
 8000e06:	2006      	movs	r0, #6
 8000e08:	f7ff ffa6 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t)(frf >> 8));
 8000e0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	0a02      	lsrs	r2, r0, #8
 8000e1a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000e1e:	0a0b      	lsrs	r3, r1, #8
 8000e20:	b2d3      	uxtb	r3, r2
 8000e22:	4619      	mov	r1, r3
 8000e24:	2007      	movs	r0, #7
 8000e26:	f7ff ff97 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000e2a:	7a3b      	ldrb	r3, [r7, #8]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	2008      	movs	r0, #8
 8000e30:	f7ff ff92 	bl	8000d58 <LoRA_Write_Register>
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3c:	01e84800 	.word	0x01e84800

08000e40 <LoRA_idle>:

void LoRA_idle(){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000e44:	2181      	movs	r1, #129	; 0x81
 8000e46:	2001      	movs	r0, #1
 8000e48:	f7ff ff86 	bl	8000d58 <LoRA_Write_Register>
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
	  uint8_t ocpTrim = 27;
 8000e5a:	231b      	movs	r3, #27
 8000e5c:	73fb      	strb	r3, [r7, #15]

	  if (mA <= 120) {
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2b78      	cmp	r3, #120	; 0x78
 8000e62:	d809      	bhi.n	8000e78 <LoRA_setOCP+0x28>
	    ocpTrim = (mA - 45) / 5;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	3b2d      	subs	r3, #45	; 0x2d
 8000e68:	4a11      	ldr	r2, [pc, #68]	; (8000eb0 <LoRA_setOCP+0x60>)
 8000e6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e6e:	1052      	asrs	r2, r2, #1
 8000e70:	17db      	asrs	r3, r3, #31
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	73fb      	strb	r3, [r7, #15]
 8000e76:	e00b      	b.n	8000e90 <LoRA_setOCP+0x40>
	  } else if (mA <=240) {
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	2bf0      	cmp	r3, #240	; 0xf0
 8000e7c:	d808      	bhi.n	8000e90 <LoRA_setOCP+0x40>
	    ocpTrim = (mA + 30) / 10;
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	331e      	adds	r3, #30
 8000e82:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <LoRA_setOCP+0x60>)
 8000e84:	fb82 1203 	smull	r1, r2, r2, r3
 8000e88:	1092      	asrs	r2, r2, #2
 8000e8a:	17db      	asrs	r3, r3, #31
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	73fb      	strb	r3, [r7, #15]
	  }

	  LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
 8000e92:	f003 031f 	and.w	r3, r3, #31
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	f043 0320 	orr.w	r3, r3, #32
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	200b      	movs	r0, #11
 8000ea2:	f7ff ff59 	bl	8000d58 <LoRA_Write_Register>
}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	66666667 	.word	0x66666667

08000eb4 <LoRA_setTxPower>:

void LoRA_setTxPower(int level){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
    // PA BOOST
    if (level > 17) {
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b11      	cmp	r3, #17
 8000ec0:	dd0f      	ble.n	8000ee2 <LoRA_setTxPower+0x2e>
      if (level > 20) {
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2b14      	cmp	r3, #20
 8000ec6:	dd01      	ble.n	8000ecc <LoRA_setTxPower+0x18>
        level = 20;
 8000ec8:	2314      	movs	r3, #20
 8000eca:	607b      	str	r3, [r7, #4]
      }

      // subtract 3 from level, so 18 - 20 maps to 15 - 17
      level -= 3;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b03      	subs	r3, #3
 8000ed0:	607b      	str	r3, [r7, #4]

      // High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
      LoRA_Write_Register(REG_PA_DAC, 0x87);
 8000ed2:	2187      	movs	r1, #135	; 0x87
 8000ed4:	204d      	movs	r0, #77	; 0x4d
 8000ed6:	f7ff ff3f 	bl	8000d58 <LoRA_Write_Register>
      LoRA_setOCP(140);
 8000eda:	208c      	movs	r0, #140	; 0x8c
 8000edc:	f7ff ffb8 	bl	8000e50 <LoRA_setOCP>
 8000ee0:	e00b      	b.n	8000efa <LoRA_setTxPower+0x46>
    } else {
      if (level < 2) {
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	dc01      	bgt.n	8000eec <LoRA_setTxPower+0x38>
        level = 2;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	607b      	str	r3, [r7, #4]
      }
      //Default value PA_HF/LF or +17dBm
      LoRA_Write_Register(REG_PA_DAC, 0x84);
 8000eec:	2184      	movs	r1, #132	; 0x84
 8000eee:	204d      	movs	r0, #77	; 0x4d
 8000ef0:	f7ff ff32 	bl	8000d58 <LoRA_Write_Register>
      LoRA_setOCP(100);
 8000ef4:	2064      	movs	r0, #100	; 0x64
 8000ef6:	f7ff ffab 	bl	8000e50 <LoRA_setOCP>
    }

    LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	3b02      	subs	r3, #2
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	b25b      	sxtb	r3, r3
 8000f04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	2009      	movs	r0, #9
 8000f10:	f7ff ff22 	bl	8000d58 <LoRA_Write_Register>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode(){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1, LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 8000f20:	201d      	movs	r0, #29
 8000f22:	f7ff fef1 	bl	8000d08 <LoRA_Read_Register>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f023 0301 	bic.w	r3, r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	4619      	mov	r1, r3
 8000f30:	201d      	movs	r0, #29
 8000f32:	f7ff ff11 	bl	8000d58 <LoRA_Write_Register>
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <LoRA_begin>:

void LoRA_begin(long frequency){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09c      	sub	sp, #112	; 0x70
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2101      	movs	r1, #1
 8000f48:	4822      	ldr	r0, [pc, #136]	; (8000fd4 <LoRA_begin+0x98>)
 8000f4a:	f007 f827 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f54:	4820      	ldr	r0, [pc, #128]	; (8000fd8 <LoRA_begin+0x9c>)
 8000f56:	f007 f821 	bl	8007f9c <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8000f5a:	2042      	movs	r0, #66	; 0x42
 8000f5c:	f7ff fed4 	bl	8000d08 <LoRA_Read_Register>
 8000f60:	4603      	mov	r3, r0
 8000f62:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    char data_debug[100];
	sprintf( data_debug,  "%x\n", version);
 8000f66:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000f6a:	f107 0308 	add.w	r3, r7, #8
 8000f6e:	491b      	ldr	r1, [pc, #108]	; (8000fdc <LoRA_begin+0xa0>)
 8000f70:	4618      	mov	r0, r3
 8000f72:	f016 f85b 	bl	801702c <siprintf>
	CDC_Transmit_HS(data_debug, strlen(data_debug));
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff f9d2 	bl	8000324 <strlen>
 8000f80:	4602      	mov	r2, r0
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	4611      	mov	r1, r2
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f015 fbfb 	bl	8016784 <CDC_Transmit_HS>

	LoRA_sleep();
 8000f8e:	f7ff ff11 	bl	8000db4 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8000f92:	4813      	ldr	r0, [pc, #76]	; (8000fe0 <LoRA_begin+0xa4>)
 8000f94:	f7ff ff16 	bl	8000dc4 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	200f      	movs	r0, #15
 8000f9c:	f7ff fedc 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	200e      	movs	r0, #14
 8000fa4:	f7ff fed8 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 8000fa8:	200c      	movs	r0, #12
 8000faa:	f7ff fead 	bl	8000d08 <LoRA_Read_Register>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f043 0303 	orr.w	r3, r3, #3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	200c      	movs	r0, #12
 8000fba:	f7ff fecd 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	2026      	movs	r0, #38	; 0x26
 8000fc2:	f7ff fec9 	bl	8000d58 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8000fc6:	2011      	movs	r0, #17
 8000fc8:	f7ff ff74 	bl	8000eb4 <LoRA_setTxPower>

}
 8000fcc:	bf00      	nop
 8000fce:	3770      	adds	r7, #112	; 0x70
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	58020c00 	.word	0x58020c00
 8000fd8:	58020000 	.word	0x58020000
 8000fdc:	08018310 	.word	0x08018310
 8000fe0:	33bca100 	.word	0x33bca100

08000fe4 <LoRA_beginPacket>:


void LoRA_beginPacket(){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8000fe8:	f7ff ff98 	bl	8000f1c <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8000fec:	2100      	movs	r1, #0
 8000fee:	200d      	movs	r0, #13
 8000ff0:	f7ff feb2 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2022      	movs	r0, #34	; 0x22
 8000ff8:	f7ff feae 	bl	8000d58 <LoRA_Write_Register>
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <LoRA_endPacket>:

void LoRA_endPacket(){
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001004:	2183      	movs	r1, #131	; 0x83
 8001006:	2001      	movs	r0, #1
 8001008:	f7ff fea6 	bl	8000d58 <LoRA_Write_Register>

	while((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0){
 800100c:	bf00      	nop
 800100e:	2012      	movs	r0, #18
 8001010:	f7ff fe7a 	bl	8000d08 <LoRA_Read_Register>
 8001014:	4603      	mov	r3, r0
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	2b00      	cmp	r3, #0
 800101c:	d0f7      	beq.n	800100e <LoRA_endPacket+0xe>

	}
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 800101e:	2185      	movs	r1, #133	; 0x85
 8001020:	2001      	movs	r0, #1
 8001022:	f7ff fe99 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8001026:	2108      	movs	r1, #8
 8001028:	2012      	movs	r0, #18
 800102a:	f7ff fe95 	bl	8000d58 <LoRA_Write_Register>

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}

08001032 <LoRA_parsePacket>:


int LoRA_parsePacket(){
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 800103c:	2012      	movs	r0, #18
 800103e:	f7ff fe63 	bl	8000d08 <LoRA_Read_Register>
 8001042:	4603      	mov	r3, r0
 8001044:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8001046:	f7ff ff69 	bl	8000f1c <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	b2db      	uxtb	r3, r3
 800104e:	4619      	mov	r1, r3
 8001050:	2012      	movs	r0, #18
 8001052:	f7ff fe81 	bl	8000d58 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800105c:	2b00      	cmp	r3, #0
 800105e:	d016      	beq.n	800108e <LoRA_parsePacket+0x5c>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	f003 0320 	and.w	r3, r3, #32
 8001066:	2b00      	cmp	r3, #0
 8001068:	d111      	bne.n	800108e <LoRA_parsePacket+0x5c>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 800106a:	2013      	movs	r0, #19
 800106c:	f7ff fe4c 	bl	8000d08 <LoRA_Read_Register>
 8001070:	4603      	mov	r3, r0
 8001072:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
 8001074:	2010      	movs	r0, #16
 8001076:	f7ff fe47 	bl	8000d08 <LoRA_Read_Register>
 800107a:	4603      	mov	r3, r0
 800107c:	4619      	mov	r1, r3
 800107e:	200d      	movs	r0, #13
 8001080:	f7ff fe6a 	bl	8000d58 <LoRA_Write_Register>
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8001084:	2185      	movs	r1, #133	; 0x85
 8001086:	2001      	movs	r0, #1
 8001088:	f7ff fe66 	bl	8000d58 <LoRA_Write_Register>
 800108c:	e00d      	b.n	80010aa <LoRA_parsePacket+0x78>

		//LoRA_idle();
	} else if (LoRA_Read_Register(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS)){
 800108e:	2001      	movs	r0, #1
 8001090:	f7ff fe3a 	bl	8000d08 <LoRA_Read_Register>
 8001094:	4603      	mov	r3, r0
 8001096:	2b85      	cmp	r3, #133	; 0x85
 8001098:	d007      	beq.n	80010aa <LoRA_parsePacket+0x78>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 800109a:	2100      	movs	r1, #0
 800109c:	200d      	movs	r0, #13
 800109e:	f7ff fe5b 	bl	8000d58 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 80010a2:	2185      	movs	r1, #133	; 0x85
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fe57 	bl	8000d58 <LoRA_Write_Register>
	}
	return packetLenght;
 80010aa:	687b      	ldr	r3, [r7, #4]

}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <LoRA_sendPacket>:

void LoRA_sendPacket(char * data){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	LoRA_idle();
 80010bc:	f7ff fec0 	bl	8000e40 <LoRA_idle>
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 80010c0:	2012      	movs	r0, #18
 80010c2:	f7ff fe21 	bl	8000d08 <LoRA_Read_Register>
 80010c6:	4603      	mov	r3, r0
 80010c8:	60bb      	str	r3, [r7, #8]
	/*char debug[250];
	sprintf(debug, "here: %d\n", (irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK));
	CDC_Transmit_HS(debug, strlen(debug));
	HAL_Delay(100);*/
	if(!((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0))
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <LoRA_sendPacket+0x2a>
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	f003 0320 	and.w	r3, r3, #32
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d022      	beq.n	8001124 <LoRA_sendPacket+0x70>
	{
		//CDC_Transmit_HS("here1\n", strlen("here1\n"));
		LoRA_beginPacket();
 80010de:	f7ff ff81 	bl	8000fe4 <LoRA_beginPacket>
    	for(int i = 0; i < strlen(data); i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	e00a      	b.n	80010fe <LoRA_sendPacket+0x4a>
    		LoRA_Write_Register(REG_FIFO, data[i]);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	2000      	movs	r0, #0
 80010f4:	f7ff fe30 	bl	8000d58 <LoRA_Write_Register>
    	for(int i = 0; i < strlen(data); i++){
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff f910 	bl	8000324 <strlen>
 8001104:	4602      	mov	r2, r0
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8ed      	bhi.n	80010e8 <LoRA_sendPacket+0x34>
    	}
    	LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff f909 	bl	8000324 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b2db      	uxtb	r3, r3
 8001116:	4619      	mov	r1, r3
 8001118:	2022      	movs	r0, #34	; 0x22
 800111a:	f7ff fe1d 	bl	8000d58 <LoRA_Write_Register>
    	LoRA_endPacket();
 800111e:	f7ff ff6f 	bl	8001000 <LoRA_endPacket>
 8001122:	e004      	b.n	800112e <LoRA_sendPacket+0x7a>
    	HAL_Delay(100);
    	CDC_Transmit_HS(sent, strlen(sent));*/
	}
	else {
		//CDC_Transmit_HS("here2\n", strlen("here2\n"));
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8001124:	2185      	movs	r1, #133	; 0x85
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff fe16 	bl	8000d58 <LoRA_Write_Register>
	}
	/*char sent[300];
	sprintf(sent, "\nsent: %s\n", data);
	HAL_Delay(100);
	CDC_Transmit_HS(sent, strlen(sent));*/
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <disarm>:
	int status = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
	return status;
}

int disarm(char* state)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 8001140:	2200      	movs	r2, #0
 8001142:	2102      	movs	r1, #2
 8001144:	4827      	ldr	r0, [pc, #156]	; (80011e4 <disarm+0xac>)
 8001146:	f006 ff29 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2104      	movs	r1, #4
 800114e:	4825      	ldr	r0, [pc, #148]	; (80011e4 <disarm+0xac>)
 8001150:	f006 ff24 	bl	8007f9c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2102      	movs	r1, #2
 8001158:	4823      	ldr	r0, [pc, #140]	; (80011e8 <disarm+0xb0>)
 800115a:	f006 ff1f 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001164:	4821      	ldr	r0, [pc, #132]	; (80011ec <disarm+0xb4>)
 8001166:	f006 ff19 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001170:	481e      	ldr	r0, [pc, #120]	; (80011ec <disarm+0xb4>)
 8001172:	f006 ff13 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800117c:	481b      	ldr	r0, [pc, #108]	; (80011ec <disarm+0xb4>)
 800117e:	f006 ff0d 	bl	8007f9c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2102      	movs	r1, #2
 8001186:	481a      	ldr	r0, [pc, #104]	; (80011f0 <disarm+0xb8>)
 8001188:	f006 ff08 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001192:	4818      	ldr	r0, [pc, #96]	; (80011f4 <disarm+0xbc>)
 8001194:	f006 ff02 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800119e:	4815      	ldr	r0, [pc, #84]	; (80011f4 <disarm+0xbc>)
 80011a0:	f006 fefc 	bl	8007f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011aa:	4812      	ldr	r0, [pc, #72]	; (80011f4 <disarm+0xbc>)
 80011ac:	f006 fef6 	bl	8007f9c <HAL_GPIO_WritePin>

  LED_Color_Data[7][0] = 255;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <disarm+0xc0>)
 80011b2:	22ff      	movs	r2, #255	; 0xff
 80011b4:	655a      	str	r2, [r3, #84]	; 0x54
  LED_Color_Data[7][1] = 0;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <disarm+0xc0>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	659a      	str	r2, [r3, #88]	; 0x58
  LED_Color_Data[7][2] = 0;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <disarm+0xc0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	65da      	str	r2, [r3, #92]	; 0x5c
  setLEDs();
 80011c2:	f7ff fbe9 	bl	8000998 <setLEDs>

  strcpy(state,"DISARMED");
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	490c      	ldr	r1, [pc, #48]	; (80011fc <disarm+0xc4>)
 80011ca:	461a      	mov	r2, r3
 80011cc:	460b      	mov	r3, r1
 80011ce:	cb03      	ldmia	r3!, {r0, r1}
 80011d0:	6010      	str	r0, [r2, #0]
 80011d2:	6051      	str	r1, [r2, #4]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	7213      	strb	r3, [r2, #8]
  return 0;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	58020000 	.word	0x58020000
 80011e8:	58020400 	.word	0x58020400
 80011ec:	58021400 	.word	0x58021400
 80011f0:	58021800 	.word	0x58021800
 80011f4:	58021000 	.word	0x58021000
 80011f8:	24000b50 	.word	0x24000b50
 80011fc:	08018314 	.word	0x08018314

08001200 <recv_packet>:
  setLEDs();
  return 0;
}

int recv_packet(char* LoRA_data, int max_length)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  int packet_length = LoRA_parsePacket();
 800120a:	f7ff ff12 	bl	8001032 <LoRA_parsePacket>
 800120e:	60b8      	str	r0, [r7, #8]
  if(max_length-1 < packet_length) //-1 for the null terminator
 8001210:	683a      	ldr	r2, [r7, #0]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	429a      	cmp	r2, r3
 8001216:	dc01      	bgt.n	800121c <recv_packet+0x1c>
  {
    return 0;
 8001218:	2300      	movs	r3, #0
 800121a:	e01c      	b.n	8001256 <recv_packet+0x56>
  }
  if(packet_length){
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d018      	beq.n	8001254 <recv_packet+0x54>
    for(int i = 0; i < packet_length; i++){
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	e00a      	b.n	800123e <recv_packet+0x3e>
      LoRA_data[i] = LoRA_Read_Register(0x00);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	18d4      	adds	r4, r2, r3
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fd6a 	bl	8000d08 <LoRA_Read_Register>
 8001234:	4603      	mov	r3, r0
 8001236:	7023      	strb	r3, [r4, #0]
    for(int i = 0; i < packet_length; i++){
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3301      	adds	r3, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	dbf0      	blt.n	8001228 <recv_packet+0x28>
    }
    LoRA_data[packet_length] = '\0';
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]

    /*char rec[300];
    sprintf(rec, "received: %s\n", LoRA_data);
    CDC_Transmit_HS(rec, strlen(rec));*/
    return packet_length;
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	e000      	b.n	8001256 <recv_packet+0x56>
  }
  else{
    return 0;
 8001254:	2300      	movs	r3, #0
  }
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bd90      	pop	{r4, r7, pc}

0800125e <reliable_send_packet>:

void reliable_send_packet(char *LoRA_data) {
 800125e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001262:	b087      	sub	sp, #28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	466b      	mov	r3, sp
 800126a:	461e      	mov	r6, r3
	uint16_t length = strlen(LoRA_data) + 1; //+1 for the \0
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff f859 	bl	8000324 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	b29b      	uxth	r3, r3
 8001276:	3301      	adds	r3, #1
 8001278:	827b      	strh	r3, [r7, #18]
	char acknowledge[length];
 800127a:	8a79      	ldrh	r1, [r7, #18]
 800127c:	460b      	mov	r3, r1
 800127e:	3b01      	subs	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	b28b      	uxth	r3, r1
 8001284:	2200      	movs	r2, #0
 8001286:	4698      	mov	r8, r3
 8001288:	4691      	mov	r9, r2
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	f04f 0300 	mov.w	r3, #0
 8001292:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001296:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800129a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800129e:	b28b      	uxth	r3, r1
 80012a0:	2200      	movs	r2, #0
 80012a2:	461c      	mov	r4, r3
 80012a4:	4615      	mov	r5, r2
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	f04f 0300 	mov.w	r3, #0
 80012ae:	00eb      	lsls	r3, r5, #3
 80012b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012b4:	00e2      	lsls	r2, r4, #3
 80012b6:	460b      	mov	r3, r1
 80012b8:	3307      	adds	r3, #7
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	ebad 0d03 	sub.w	sp, sp, r3
 80012c2:	466b      	mov	r3, sp
 80012c4:	3300      	adds	r3, #0
 80012c6:	60bb      	str	r3, [r7, #8]
	uint32_t lastTime = HAL_GetTick();
 80012c8:	f002 fbaa 	bl	8003a20 <HAL_GetTick>
 80012cc:	6178      	str	r0, [r7, #20]
	LoRA_sendPacket(LoRA_data);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fef0 	bl	80010b4 <LoRA_sendPacket>
	while (1) {

		if (recv_packet(acknowledge, length)) {
 80012d4:	8a7b      	ldrh	r3, [r7, #18]
 80012d6:	4619      	mov	r1, r3
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	f7ff ff91 	bl	8001200 <recv_packet>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d009      	beq.n	80012f8 <reliable_send_packet+0x9a>
			//cehck crc
			if (strcmp(acknowledge, LoRA_data) != 0) {
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f7ff f812 	bl	8000310 <strcmp>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d011      	beq.n	8001316 <reliable_send_packet+0xb8>
				LoRA_sendPacket(LoRA_data);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fede 	bl	80010b4 <LoRA_sendPacket>
			} else {
				break;
			}
		}

		if (HAL_GetTick() - lastTime > 1000) {
 80012f8:	f002 fb92 	bl	8003a20 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001306:	d9e5      	bls.n	80012d4 <reliable_send_packet+0x76>
			LoRA_sendPacket(LoRA_data);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fed3 	bl	80010b4 <LoRA_sendPacket>
			lastTime = HAL_GetTick();
 800130e:	f002 fb87 	bl	8003a20 <HAL_GetTick>
 8001312:	6178      	str	r0, [r7, #20]
		if (recv_packet(acknowledge, length)) {
 8001314:	e7de      	b.n	80012d4 <reliable_send_packet+0x76>
				break;
 8001316:	bf00      	nop
 8001318:	46b5      	mov	sp, r6
		}
	}
}
 800131a:	bf00      	nop
 800131c:	371c      	adds	r7, #28
 800131e:	46bd      	mov	sp, r7
 8001320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001324 <usbReceiveHandle>:

		reliable_send_packet(message);
	}
}

int usbReceiveHandle(char* output){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	uint32_t temp = usbBytesReady;
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <usbReceiveHandle+0x38>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	60fb      	str	r3, [r7, #12]

	if(temp > 0){
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00c      	beq.n	8001352 <usbReceiveHandle+0x2e>
		if(temp > 256){
			//crash(2);
		}
		memcpy(output, usbDataBuffer, temp);
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	4909      	ldr	r1, [pc, #36]	; (8001360 <usbReceiveHandle+0x3c>)
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f015 feff 	bl	8017140 <memcpy>
		output[temp] = '\0';
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
		usbBytesReady = 0;
 800134c:	4b03      	ldr	r3, [pc, #12]	; (800135c <usbReceiveHandle+0x38>)
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
	}
	return temp;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2400026c 	.word	0x2400026c
 8001360:	2400016c 	.word	0x2400016c
 8001364:	00000000 	.word	0x00000000

08001368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	f6ad 4d14 	subw	sp, sp, #3092	; 0xc14
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	FRESULT res; /* FatFs function common result code */
	uint32_t byteswritten, bytesread; /* File write/read counts */
	uint8_t wtext[] = "STM32 FATFS works great!"; /* File write buffer */
 8001370:	4bdd      	ldr	r3, [pc, #884]	; (80016e8 <main+0x380>)
 8001372:	f507 6439 	add.w	r4, r7, #2960	; 0xb90
 8001376:	461d      	mov	r5, r3
 8001378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001380:	c403      	stmia	r4!, {r0, r1}
 8001382:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001384:	f002 fac6 	bl	8003914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001388:	f000 fb4c 	bl	8001a24 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800138c:	f000 fbc2 	bl	8001b14 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001390:	f001 f94a 	bl	8002628 <MX_GPIO_Init>
  MX_DMA_Init();
 8001394:	f001 f8e8 	bl	8002568 <MX_DMA_Init>
  MX_SPI3_Init();
 8001398:	f000 fe42 	bl	8002020 <MX_SPI3_Init>
  MX_FDCAN3_Init();
 800139c:	f000 fcd2 	bl	8001d44 <MX_FDCAN3_Init>
  MX_USART6_UART_Init();
 80013a0:	f001 f896 	bl	80024d0 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80013a4:	f000 fbe8 	bl	8001b78 <MX_ADC1_Init>
  MX_TIM4_Init();
 80013a8:	f000 ff4c 	bl	8002244 <MX_TIM4_Init>
  MX_ADC3_Init();
 80013ac:	f000 fc5c 	bl	8001c68 <MX_ADC3_Init>
  MX_SPI2_Init();
 80013b0:	f000 fde0 	bl	8001f74 <MX_SPI2_Init>
  MX_I2C2_Init();
 80013b4:	f000 fd2a 	bl	8001e0c <MX_I2C2_Init>
  MX_TIM2_Init();
 80013b8:	f000 fe88 	bl	80020cc <MX_TIM2_Init>
  MX_TIM5_Init();
 80013bc:	f000 ffbe 	bl	800233c <MX_TIM5_Init>
  MX_TIM3_Init();
 80013c0:	f000 fedc 	bl	800217c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80013c4:	f015 f908 	bl	80165d8 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 80013c8:	f000 fd7e 	bl	8001ec8 <MX_SPI1_Init>
  MX_UART4_Init();
 80013cc:	f001 f834 	bl	8002438 <MX_UART4_Init>
  MX_FATFS_Init();
 80013d0:	f012 fe96 	bl	8014100 <MX_FATFS_Init>
  MX_SDMMC2_SD_Init();
 80013d4:	f000 fd5a 	bl	8001e8c <MX_SDMMC2_SD_Init>
  MX_TIM13_Init();
 80013d8:	f001 f80a 	bl	80023f0 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

	const int MAX = 50;
 80013dc:	2332      	movs	r3, #50	; 0x32
 80013de:	f8c7 3bf4 	str.w	r3, [r7, #3060]	; 0xbf4
	const double SPEED = 2.0/2000;
 80013e2:	a3bf      	add	r3, pc, #764	; (adr r3, 80016e0 <main+0x378>)
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f607 31e8 	addw	r1, r7, #3048	; 0xbe8
 80013ec:	e9c1 2300 	strd	r2, r3, [r1]
	const double r_offset = 0;
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	f507 613e 	add.w	r1, r7, #3040	; 0xbe0
 80013fc:	e9c1 2300 	strd	r2, r3, [r1]
	const double g_offset = 1;
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	4bb9      	ldr	r3, [pc, #740]	; (80016ec <main+0x384>)
 8001406:	f607 31d8 	addw	r1, r7, #3032	; 0xbd8
 800140a:	e9c1 2300 	strd	r2, r3, [r1]
	const double b_offset = 2;
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001416:	f507 613d 	add.w	r1, r7, #3024	; 0xbd0
 800141a:	e9c1 2300 	strd	r2, r3, [r1]

	LG2_Write_Register(0x10, 0b00111100); //Accelerometer setup - CTRL1_XL
 800141e:	213c      	movs	r1, #60	; 0x3c
 8001420:	2010      	movs	r0, #16
 8001422:	f7ff f9af 	bl	8000784 <LG2_Write_Register>
	LG2_Write_Register(0x11, 0b00110000); //Gyroscope setup - CTRL2_G
 8001426:	2130      	movs	r1, #48	; 0x30
 8001428:	2011      	movs	r0, #17
 800142a:	f7ff f9ab 	bl	8000784 <LG2_Write_Register>
	LG2_Write_Register(0x13, 0b00000100); //disables I2C - CTRL4_C
 800142e:	2104      	movs	r1, #4
 8001430:	2013      	movs	r0, #19
 8001432:	f7ff f9a7 	bl	8000784 <LG2_Write_Register>

	HAL_Delay(3000);
 8001436:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800143a:	f002 fafd 	bl	8003a38 <HAL_Delay>
	HG2_Write_Register(0x1C, 0b10111111);
 800143e:	21bf      	movs	r1, #191	; 0xbf
 8001440:	201c      	movs	r0, #28
 8001442:	f7ff f94b 	bl	80006dc <HG2_Write_Register>
	HAL_Delay(2);
 8001446:	2002      	movs	r0, #2
 8001448:	f002 faf6 	bl	8003a38 <HAL_Delay>

	HG2_Write_Register(0x1B, 0b01011000);
 800144c:	2158      	movs	r1, #88	; 0x58
 800144e:	201b      	movs	r0, #27
 8001450:	f7ff f944 	bl	80006dc <HG2_Write_Register>
	HG2_Write_Register(0x1B, 0b11011000);
 8001454:	21d8      	movs	r1, #216	; 0xd8
 8001456:	201b      	movs	r0, #27
 8001458:	f7ff f940 	bl	80006dc <HG2_Write_Register>

	float rotZ = 0;
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	f607 32cc 	addw	r2, r7, #3020	; 0xbcc
 8001464:	6013      	str	r3, [r2, #0]
	uint32_t lastTime = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c

	float calOmegaX = 0;
 800146c:	f04f 0300 	mov.w	r3, #0
 8001470:	f607 4208 	addw	r2, r7, #3080	; 0xc08
 8001474:	6013      	str	r3, [r2, #0]
	float calOmegaY = 0;
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	f607 4204 	addw	r2, r7, #3076	; 0xc04
 800147e:	6013      	str	r3, [r2, #0]
	float calOmegaZ = 0;
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	f507 6240 	add.w	r2, r7, #3072	; 0xc00
 8001488:	6013      	str	r3, [r2, #0]
	//HAL_Delay(2000);
	for(int i = 0; i < 500; i++){
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 8001490:	e02e      	b.n	80014f0 <main+0x188>
		calOmegaX += LG2_Get_Gyro_X();
 8001492:	f7ff f99f 	bl	80007d4 <LG2_Get_Gyro_X>
 8001496:	eeb0 7a40 	vmov.f32	s14, s0
 800149a:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014a6:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 80014aa:	edc3 7a00 	vstr	s15, [r3]
		calOmegaY += LG2_Get_Gyro_Y();
 80014ae:	f7ff f9c1 	bl	8000834 <LG2_Get_Gyro_Y>
 80014b2:	eeb0 7a40 	vmov.f32	s14, s0
 80014b6:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014c2:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 80014c6:	edc3 7a00 	vstr	s15, [r3]
		calOmegaZ += LG2_Get_Gyro_Z();
 80014ca:	f7ff f9e5 	bl	8000898 <LG2_Get_Gyro_Z>
 80014ce:	eeb0 7a40 	vmov.f32	s14, s0
 80014d2:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014de:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 80014e2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 500; i++){
 80014e6:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80014ea:	3301      	adds	r3, #1
 80014ec:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 80014f0:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80014f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014f8:	dbcb      	blt.n	8001492 <main+0x12a>

		//HAL_Delay(20);
	}
	calOmegaX /= 500;
 80014fa:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 80014fe:	ed93 7a00 	vldr	s14, [r3]
 8001502:	eddf 6a7b 	vldr	s13, [pc, #492]	; 80016f0 <main+0x388>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 800150e:	edc3 7a00 	vstr	s15, [r3]
	calOmegaY /= 500;
 8001512:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	eddf 6a75 	vldr	s13, [pc, #468]	; 80016f0 <main+0x388>
 800151e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001522:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 8001526:	edc3 7a00 	vstr	s15, [r3]
	calOmegaZ /= 500;
 800152a:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 800152e:	ed93 7a00 	vldr	s14, [r3]
 8001532:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80016f0 <main+0x388>
 8001536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153a:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 800153e:	edc3 7a00 	vstr	s15, [r3]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001542:	2201      	movs	r2, #1
 8001544:	2101      	movs	r1, #1
 8001546:	486b      	ldr	r0, [pc, #428]	; (80016f4 <main+0x38c>)
 8001548:	f006 fd28 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800154c:	20c8      	movs	r0, #200	; 0xc8
 800154e:	f002 fa73 	bl	8003a38 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2101      	movs	r1, #1
 8001556:	4867      	ldr	r0, [pc, #412]	; (80016f4 <main+0x38c>)
 8001558:	f006 fd20 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800155c:	20c8      	movs	r0, #200	; 0xc8
 800155e:	f002 fa6b 	bl	8003a38 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001562:	2201      	movs	r2, #1
 8001564:	2101      	movs	r1, #1
 8001566:	4863      	ldr	r0, [pc, #396]	; (80016f4 <main+0x38c>)
 8001568:	f006 fd18 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800156c:	20c8      	movs	r0, #200	; 0xc8
 800156e:	f002 fa63 	bl	8003a38 <HAL_Delay>


	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	2104      	movs	r1, #4
 8001576:	4860      	ldr	r0, [pc, #384]	; (80016f8 <main+0x390>)
 8001578:	f006 fd10 	bl	8007f9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 800157c:	2201      	movs	r2, #1
 800157e:	2108      	movs	r1, #8
 8001580:	485d      	ldr	r0, [pc, #372]	; (80016f8 <main+0x390>)
 8001582:	f006 fd0b 	bl	8007f9c <HAL_GPIO_WritePin>


    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001586:	2100      	movs	r1, #0
 8001588:	485c      	ldr	r0, [pc, #368]	; (80016fc <main+0x394>)
 800158a:	f00d ffc7 	bl	800f51c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800158e:	2104      	movs	r1, #4
 8001590:	485a      	ldr	r0, [pc, #360]	; (80016fc <main+0x394>)
 8001592:	f00d ffc3 	bl	800f51c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001596:	2108      	movs	r1, #8
 8001598:	4858      	ldr	r0, [pc, #352]	; (80016fc <main+0x394>)
 800159a:	f00d ffbf 	bl	800f51c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800159e:	210c      	movs	r1, #12
 80015a0:	4856      	ldr	r0, [pc, #344]	; (80016fc <main+0x394>)
 80015a2:	f00d ffbb 	bl	800f51c <HAL_TIM_PWM_Start>

    setServo(1, 90);
 80015a6:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8001700 <main+0x398>
 80015aa:	2001      	movs	r0, #1
 80015ac:	f7ff f9ac 	bl	8000908 <setServo>
    setServo(2, 180);
 80015b0:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8001704 <main+0x39c>
 80015b4:	2002      	movs	r0, #2
 80015b6:	f7ff f9a7 	bl	8000908 <setServo>
    setServo(3, 0);
 80015ba:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001708 <main+0x3a0>
 80015be:	2003      	movs	r0, #3
 80015c0:	f7ff f9a2 	bl	8000908 <setServo>
    setServo(4, 45);
 80015c4:	ed9f 0a51 	vldr	s0, [pc, #324]	; 800170c <main+0x3a4>
 80015c8:	2004      	movs	r0, #4
 80015ca:	f7ff f99d 	bl	8000908 <setServo>
//    				}
//    			}
//    		}
//    	}
//    	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
	  LoRA_begin(868000000);
 80015ce:	4850      	ldr	r0, [pc, #320]	; (8001710 <main+0x3a8>)
 80015d0:	f7ff fcb4 	bl	8000f3c <LoRA_begin>
		LoRA_sendPacket("whatever");
		HAL_Delay(1000);
	}
*/

	int connected = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 3bc8 	str.w	r3, [r7, #3016]	; 0xbc8
	long last_packet = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	f8c7 3bc4 	str.w	r3, [r7, #3012]	; 0xbc4
	int ARMED = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	f8c7 3bc0 	str.w	r3, [r7, #3008]	; 0xbc0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//HAL_ADC_Start_DMA(&hadc3, &read_Data, 1);

  int max_packet_count = 0;
 80015e6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015ea:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
  int stream_counter = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	f8c7 3bbc 	str.w	r3, [r7, #3004]	; 0xbbc
  char state[MAX_PAYLOAD_LENGHT] = "";
 80015f8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015fc:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	3304      	adds	r3, #4
 8001606:	22f6      	movs	r2, #246	; 0xf6
 8001608:	2100      	movs	r1, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f015 fd5c 	bl	80170c8 <memset>
  char command[MAX_PAYLOAD_LENGHT];
  char acknowledge[MAX_PAYLOAD_LENGHT];
  char previous_packet[MAX_PAYLOAD_LENGHT] = "";
 8001610:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001614:	f5a3 63db 	sub.w	r3, r3, #1752	; 0x6d8
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	3304      	adds	r3, #4
 800161e:	22f6      	movs	r2, #246	; 0xf6
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f015 fd50 	bl	80170c8 <memset>
  char recieved_packet[MAX_PAYLOAD_LENGHT];
  char response_packet[MAX_PAYLOAD_LENGHT];
  char sendMessage[MAX_PAYLOAD_LENGHT];
  int last = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	f8c7 3bb8 	str.w	r3, [r7, #3000]	; 0xbb8
  int packets_streamed = 50;
 800162e:	2332      	movs	r3, #50	; 0x32
 8001630:	f8c7 3bb4 	str.w	r3, [r7, #2996]	; 0xbb4
  int packetId;
  int have_recieved_anything = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
  char communication_state[50] = "SENDING RELIABLE";
 800163a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800163e:	f5a3 6620 	sub.w	r6, r3, #2560	; 0xa00
 8001642:	4b34      	ldr	r3, [pc, #208]	; (8001714 <main+0x3ac>)
 8001644:	4634      	mov	r4, r6
 8001646:	461d      	mov	r5, r3
 8001648:	6828      	ldr	r0, [r5, #0]
 800164a:	6869      	ldr	r1, [r5, #4]
 800164c:	68aa      	ldr	r2, [r5, #8]
 800164e:	68eb      	ldr	r3, [r5, #12]
 8001650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001652:	7c2b      	ldrb	r3, [r5, #16]
 8001654:	7023      	strb	r3, [r4, #0]
 8001656:	f106 0311 	add.w	r3, r6, #17
 800165a:	2221      	movs	r2, #33	; 0x21
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f015 fd32 	bl	80170c8 <memset>
  uint32_t previousTime = HAL_GetTick();
 8001664:	f002 f9dc 	bl	8003a20 <HAL_GetTick>
 8001668:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
  disarm(state);
 800166c:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fd61 	bl	8001138 <disarm>
  LoRA_begin(868000000);
 8001676:	4826      	ldr	r0, [pc, #152]	; (8001710 <main+0x3a8>)
 8001678:	f7ff fc60 	bl	8000f3c <LoRA_begin>
	sprintf(debug, "Debug: %s\n", input);
	CDC_Transmit_HS(debug, strlen(debug));
  }*/

while (1) {
    if(strcmp(communication_state,"RECEIVING RELIABLE") == 0)
 800167c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001680:	4925      	ldr	r1, [pc, #148]	; (8001718 <main+0x3b0>)
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fe44 	bl	8000310 <strcmp>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	f040 809c 	bne.w	80017c8 <main+0x460>
    {
      if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 8001690:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001694:	21fa      	movs	r1, #250	; 0xfa
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fdb2 	bl	8001200 <recv_packet>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f000 8080 	beq.w	80017a4 <main+0x43c>
      {
    	have_recieved_anything = 1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        previousTime = HAL_GetTick();
 80016aa:	f002 f9b9 	bl	8003a20 <HAL_GetTick>
 80016ae:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //HAL_Delay(100);
        //CDC_Transmit_HS("is arm 0succ\n", strlen("is arm 0succ\n"));
        //HAL_Delay(100);
        if(sscanf(recieved_packet, "$ %s", state) == 1)
 80016b2:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80016b6:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80016ba:	4918      	ldr	r1, [pc, #96]	; (800171c <main+0x3b4>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f015 fcd5 	bl	801706c <siscanf>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d12b      	bne.n	8001720 <main+0x3b8>
        {
          strcpy(communication_state,"SENDING RELIABLE");
 80016c8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80016cc:	4a11      	ldr	r2, [pc, #68]	; (8001714 <main+0x3ac>)
 80016ce:	461c      	mov	r4, r3
 80016d0:	4615      	mov	r5, r2
 80016d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d6:	682b      	ldr	r3, [r5, #0]
 80016d8:	7023      	strb	r3, [r4, #0]
 80016da:	e171      	b.n	80019c0 <main+0x658>
 80016dc:	f3af 8000 	nop.w
 80016e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80016e4:	3f50624d 	.word	0x3f50624d
 80016e8:	080183f0 	.word	0x080183f0
 80016ec:	3ff00000 	.word	0x3ff00000
 80016f0:	43fa0000 	.word	0x43fa0000
 80016f4:	58020c00 	.word	0x58020c00
 80016f8:	58021800 	.word	0x58021800
 80016fc:	24001168 	.word	0x24001168
 8001700:	42b40000 	.word	0x42b40000
 8001704:	43340000 	.word	0x43340000
 8001708:	00000000 	.word	0x00000000
 800170c:	42340000 	.word	0x42340000
 8001710:	33bca100 	.word	0x33bca100
 8001714:	0801837c 	.word	0x0801837c
 8001718:	08018360 	.word	0x08018360
 800171c:	08018374 	.word	0x08018374
        }
        else if(sscanf(recieved_packet, "! %d", &max_packet_count) == 1)
 8001720:	f607 1228 	addw	r2, r7, #2344	; 0x928
 8001724:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001728:	49b1      	ldr	r1, [pc, #708]	; (80019f0 <main+0x688>)
 800172a:	4618      	mov	r0, r3
 800172c:	f015 fc9e 	bl	801706c <siscanf>
 8001730:	4603      	mov	r3, r0
 8001732:	2b01      	cmp	r3, #1
 8001734:	d10b      	bne.n	800174e <main+0x3e6>
        {
          strcpy(communication_state,"SENDING STREAM");
 8001736:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800173a:	4aae      	ldr	r2, [pc, #696]	; (80019f4 <main+0x68c>)
 800173c:	461c      	mov	r4, r3
 800173e:	4613      	mov	r3, r2
 8001740:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001742:	c407      	stmia	r4!, {r0, r1, r2}
 8001744:	8023      	strh	r3, [r4, #0]
 8001746:	3402      	adds	r4, #2
 8001748:	0c1b      	lsrs	r3, r3, #16
 800174a:	7023      	strb	r3, [r4, #0]
 800174c:	e138      	b.n	80019c0 <main+0x658>
        }
        else if(strcmp(recieved_packet, previous_packet)==0)
 800174e:	f507 62a7 	add.w	r2, r7, #1336	; 0x538
 8001752:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fdd9 	bl	8000310 <strcmp>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d105      	bne.n	8001770 <main+0x408>
        {
          //send acknowledge again
          LoRA_sendPacket(recieved_packet);
 8001764:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fca3 	bl	80010b4 <LoRA_sendPacket>
 800176e:	e127      	b.n	80019c0 <main+0x658>
        }
        else
        {
          //CDC_Transmit_HS("is arm 1succ\n", strlen("is arm 1succ\n"));
          //HAL_Delay(100);
          strcpy(previous_packet, recieved_packet);
 8001770:	f207 423c 	addw	r2, r7, #1084	; 0x43c
 8001774:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8001778:	4611      	mov	r1, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f015 fcd8 	bl	8017130 <strcpy>
          //HAL_Delay(100);
          LoRA_sendPacket(recieved_packet);
 8001780:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fc95 	bl	80010b4 <LoRA_sendPacket>
          //HAL_Delay(100);
          CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 800178a:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fdc8 	bl	8000324 <strlen>
 8001794:	4602      	mov	r2, r0
 8001796:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f014 fff1 	bl	8016784 <CDC_Transmit_HS>
 80017a2:	e10d      	b.n	80019c0 <main+0x658>

        }
      } else if (HAL_GetTick()-previousTime > 1000)
 80017a4:	f002 f93c 	bl	8003a20 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	f8d7 3bf8 	ldr.w	r3, [r7, #3064]	; 0xbf8
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017b4:	f240 8104 	bls.w	80019c0 <main+0x658>
      /*else if((!have_recieved_anything && HAL_GetTick()-previousTime > 1000) ||
    		  (have_recieved_anything && HAL_GetTick()-previousTime > 5000))*/
      {
        previousTime = HAL_GetTick();
 80017b8:	f002 f932 	bl	8003a20 <HAL_GetTick>
 80017bc:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //give up SENDING
        //HAL_Delay(100);
        LoRA_sendPacket("$");
 80017c0:	488d      	ldr	r0, [pc, #564]	; (80019f8 <main+0x690>)
 80017c2:	f7ff fc77 	bl	80010b4 <LoRA_sendPacket>
 80017c6:	e0fb      	b.n	80019c0 <main+0x658>
      }
    }
    else if(strcmp(communication_state,"RECEIVING STREAM") == 0)
 80017c8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80017cc:	498b      	ldr	r1, [pc, #556]	; (80019fc <main+0x694>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe fd9e 	bl	8000310 <strcmp>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d14a      	bne.n	8001870 <main+0x508>
    {
      if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 80017da:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80017de:	21fa      	movs	r1, #250	; 0xfa
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fd0d 	bl	8001200 <recv_packet>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d025      	beq.n	8001838 <main+0x4d0>
      {
        previousTime = HAL_GetTick();
 80017ec:	f002 f918 	bl	8003a20 <HAL_GetTick>
 80017f0:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        if(sscanf(recieved_packet, "$ %s", state) == 1)
 80017f4:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80017f8:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80017fc:	4980      	ldr	r1, [pc, #512]	; (8001a00 <main+0x698>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f015 fc34 	bl	801706c <siscanf>
 8001804:	4603      	mov	r3, r0
 8001806:	2b01      	cmp	r3, #1
 8001808:	d109      	bne.n	800181e <main+0x4b6>
        {
          strcpy(communication_state,"SENDING RELIABLE");
 800180a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800180e:	4a7d      	ldr	r2, [pc, #500]	; (8001a04 <main+0x69c>)
 8001810:	461c      	mov	r4, r3
 8001812:	4615      	mov	r5, r2
 8001814:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001816:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001818:	682b      	ldr	r3, [r5, #0]
 800181a:	7023      	strb	r3, [r4, #0]
 800181c:	e0d0      	b.n	80019c0 <main+0x658>
        }
        else
        {
          CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 800181e:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fd7e 	bl	8000324 <strlen>
 8001828:	4602      	mov	r2, r0
 800182a:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f014 ffa7 	bl	8016784 <CDC_Transmit_HS>
 8001836:	e0c3      	b.n	80019c0 <main+0x658>
        }
      }
      else if(HAL_GetTick()-previousTime > 1000)
 8001838:	f002 f8f2 	bl	8003a20 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	f8d7 3bf8 	ldr.w	r3, [r7, #3064]	; 0xbf8
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001848:	f240 80ba 	bls.w	80019c0 <main+0x658>
      {
        previousTime = HAL_GetTick();
 800184c:	f002 f8e8 	bl	8003a20 <HAL_GetTick>
 8001850:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //give up SENDING
        sprintf(sendMessage, "! %d", packets_streamed);
 8001854:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001858:	f8d7 2bb4 	ldr.w	r2, [r7, #2996]	; 0xbb4
 800185c:	4964      	ldr	r1, [pc, #400]	; (80019f0 <main+0x688>)
 800185e:	4618      	mov	r0, r3
 8001860:	f015 fbe4 	bl	801702c <siprintf>
        LoRA_sendPacket(sendMessage);
 8001864:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fc23 	bl	80010b4 <LoRA_sendPacket>
 800186e:	e0a7      	b.n	80019c0 <main+0x658>
      }
    }
    else if(strcmp(communication_state,"SENDING STREAM") == 0)
 8001870:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001874:	495f      	ldr	r1, [pc, #380]	; (80019f4 <main+0x68c>)
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe fd4a 	bl	8000310 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d126      	bne.n	80018d0 <main+0x568>
    {
      if(max_packet_count == 0)
 8001882:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001886:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d113      	bne.n	80018b8 <main+0x550>
      {
        strcpy(communication_state,"RECEIVING RELIABLE");
 8001890:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001894:	4a5c      	ldr	r2, [pc, #368]	; (8001a08 <main+0x6a0>)
 8001896:	461c      	mov	r4, r3
 8001898:	4615      	mov	r5, r2
 800189a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800189c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800189e:	682b      	ldr	r3, [r5, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	8022      	strh	r2, [r4, #0]
 80018a4:	3402      	adds	r4, #2
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	7023      	strb	r3, [r4, #0]
        have_recieved_anything = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        LoRA_sendPacket("$");
 80018b0:	4851      	ldr	r0, [pc, #324]	; (80019f8 <main+0x690>)
 80018b2:	f7ff fbff 	bl	80010b4 <LoRA_sendPacket>
 80018b6:	e083      	b.n	80019c0 <main+0x658>
      }
      else
      {
        //send whatever
        max_packet_count--;
 80018b8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018bc:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	1e5a      	subs	r2, r3, #1
 80018c4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018c8:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	e077      	b.n	80019c0 <main+0x658>
      }

    }
    else if(strcmp(communication_state,"SENDING RELIABLE") == 0)
 80018d0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80018d4:	494b      	ldr	r1, [pc, #300]	; (8001a04 <main+0x69c>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fd1a 	bl	8000310 <strcmp>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d16e      	bne.n	80019c0 <main+0x658>
    {
    	reliable_send_packet("*");
 80018e2:	484a      	ldr	r0, [pc, #296]	; (8001a0c <main+0x6a4>)
 80018e4:	f7ff fcbb 	bl	800125e <reliable_send_packet>
    	sprintf(response_packet, "\nState of other board: %s\n", state);
 80018e8:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80018ec:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018f0:	4947      	ldr	r1, [pc, #284]	; (8001a10 <main+0x6a8>)
 80018f2:	4618      	mov	r0, r3
 80018f4:	f015 fb9a 	bl	801702c <siprintf>
	  	CDC_Transmit_HS(response_packet, strlen(response_packet));
 80018f8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fd11 	bl	8000324 <strlen>
 8001902:	4602      	mov	r2, r0
 8001904:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8001908:	4611      	mov	r1, r2
 800190a:	4618      	mov	r0, r3
 800190c:	f014 ff3a 	bl	8016784 <CDC_Transmit_HS>
	  	CDC_Transmit_HS("> ", strlen("> "));
 8001910:	2102      	movs	r1, #2
 8001912:	4840      	ldr	r0, [pc, #256]	; (8001a14 <main+0x6ac>)
 8001914:	f014 ff36 	bl	8016784 <CDC_Transmit_HS>
    	//get input
    	char input[usbBufferLen];
    	//usbReceiveHandle(input);

    	while(!usbReceiveHandle(input))
 8001918:	bf00      	nop
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fd01 	bl	8001324 <usbReceiveHandle>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0f8      	beq.n	800191a <main+0x5b2>
    	{}

      reliable_send_packet(input);
 8001928:	1d3b      	adds	r3, r7, #4
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fc97 	bl	800125e <reliable_send_packet>

	  	char debug[usbBufferLen+10];
	  	sprintf(debug, "%s\n", input);
 8001930:	1d3a      	adds	r2, r7, #4
 8001932:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001936:	4938      	ldr	r1, [pc, #224]	; (8001a18 <main+0x6b0>)
 8001938:	4618      	mov	r0, r3
 800193a:	f015 fb77 	bl	801702c <siprintf>
	  	CDC_Transmit_HS(debug, strlen(debug));
 800193e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fcee 	bl	8000324 <strlen>
 8001948:	4602      	mov	r2, r0
 800194a:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800194e:	4611      	mov	r1, r2
 8001950:	4618      	mov	r0, r3
 8001952:	f014 ff17 	bl	8016784 <CDC_Transmit_HS>

      if(strcmp(input,"FIRE")==0)
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	4930      	ldr	r1, [pc, #192]	; (8001a1c <main+0x6b4>)
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fcd8 	bl	8000310 <strcmp>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d116      	bne.n	8001994 <main+0x62c>
      {
        strcpy(communication_state,"RECEIVING STREAM");
 8001966:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800196a:	4a24      	ldr	r2, [pc, #144]	; (80019fc <main+0x694>)
 800196c:	461c      	mov	r4, r3
 800196e:	4615      	mov	r5, r2
 8001970:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001972:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001974:	682b      	ldr	r3, [r5, #0]
 8001976:	7023      	strb	r3, [r4, #0]
        sprintf(sendMessage, "! %d", packets_streamed);
 8001978:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800197c:	f8d7 2bb4 	ldr.w	r2, [r7, #2996]	; 0xbb4
 8001980:	491b      	ldr	r1, [pc, #108]	; (80019f0 <main+0x688>)
 8001982:	4618      	mov	r0, r3
 8001984:	f015 fb52 	bl	801702c <siprintf>
        LoRA_sendPacket(sendMessage);
 8001988:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fb91 	bl	80010b4 <LoRA_sendPacket>
 8001992:	e015      	b.n	80019c0 <main+0x658>
      }
      else
      {
        strcpy(communication_state,"RECEIVING RELIABLE");
 8001994:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001998:	4a1b      	ldr	r2, [pc, #108]	; (8001a08 <main+0x6a0>)
 800199a:	461c      	mov	r4, r3
 800199c:	4615      	mov	r5, r2
 800199e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019a2:	682b      	ldr	r3, [r5, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	8022      	strh	r2, [r4, #0]
 80019a8:	3402      	adds	r4, #2
 80019aa:	0c1b      	lsrs	r3, r3, #16
 80019ac:	7023      	strb	r3, [r4, #0]
        have_recieved_anything = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        HAL_Delay(100);
 80019b4:	2064      	movs	r0, #100	; 0x64
 80019b6:	f002 f83f 	bl	8003a38 <HAL_Delay>
        LoRA_sendPacket("$");
 80019ba:	480f      	ldr	r0, [pc, #60]	; (80019f8 <main+0x690>)
 80019bc:	f7ff fb7a 	bl	80010b4 <LoRA_sendPacket>
//			LED_Color_Data[i][0] = (uint32_t)MAX*triangle_space(color_offset+r_offset);
//			LED_Color_Data[i][1] = (uint32_t)MAX*triangle_space(color_offset+g_offset);
//			LED_Color_Data[i][2] = (uint32_t)MAX*triangle_space(color_offset+b_offset);
//		}

		float timeElapsed = ((float)(HAL_GetTick() - lastTime)) / 1000;
 80019c0:	f002 f82e 	bl	8003a20 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019d4:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001a20 <main+0x6b8>
 80019d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019dc:	f607 33ac 	addw	r3, r7, #2988	; 0xbac
 80019e0:	edc3 7a00 	vstr	s15, [r3]

		//float GyroX = LG2_Get_Gyro_X() - calOmegaX;
		//float GyroY = LG2_Get_Gyro_Y() - calOmegaY;
		//float GyroZ = LG2_Get_Gyro_Z() - calOmegaZ;

		lastTime = HAL_GetTick();
 80019e4:	f002 f81c 	bl	8003a20 <HAL_GetTick>
 80019e8:	f8c7 0c0c 	str.w	r0, [r7, #3084]	; 0xc0c
while (1) {
 80019ec:	e646      	b.n	800167c <main+0x314>
 80019ee:	bf00      	nop
 80019f0:	08018390 	.word	0x08018390
 80019f4:	08018398 	.word	0x08018398
 80019f8:	080183a8 	.word	0x080183a8
 80019fc:	080183ac 	.word	0x080183ac
 8001a00:	08018374 	.word	0x08018374
 8001a04:	0801837c 	.word	0x0801837c
 8001a08:	08018360 	.word	0x08018360
 8001a0c:	080183c0 	.word	0x080183c0
 8001a10:	080183c4 	.word	0x080183c4
 8001a14:	080183e0 	.word	0x080183e0
 8001a18:	080183e4 	.word	0x080183e4
 8001a1c:	080183e8 	.word	0x080183e8
 8001a20:	447a0000 	.word	0x447a0000

08001a24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b09c      	sub	sp, #112	; 0x70
 8001a28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a2e:	224c      	movs	r2, #76	; 0x4c
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f015 fb48 	bl	80170c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f015 fb42 	bl	80170c8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001a44:	2002      	movs	r0, #2
 8001a46:	f007 febd 	bl	80097c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	603b      	str	r3, [r7, #0]
 8001a4e:	4b30      	ldr	r3, [pc, #192]	; (8001b10 <SystemClock_Config+0xec>)
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a56:	4a2e      	ldr	r2, [pc, #184]	; (8001b10 <SystemClock_Config+0xec>)
 8001a58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a5c:	6193      	str	r3, [r2, #24]
 8001a5e:	4b2c      	ldr	r3, [pc, #176]	; (8001b10 <SystemClock_Config+0xec>)
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001a6a:	bf00      	nop
 8001a6c:	4b28      	ldr	r3, [pc, #160]	; (8001b10 <SystemClock_Config+0xec>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a78:	d1f8      	bne.n	8001a6c <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001a7a:	2322      	movs	r3, #34	; 0x22
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001a82:	2340      	movs	r3, #64	; 0x40
 8001a84:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001a86:	2301      	movs	r3, #1
 8001a88:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a92:	2304      	movs	r3, #4
 8001a94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001a96:	230c      	movs	r3, #12
 8001a98:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 12;
 8001a9e:	230c      	movs	r3, #12
 8001aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001aa6:	230c      	movs	r3, #12
 8001aa8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f007 fece 	bl	8009858 <HAL_RCC_OscConfig>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001ac2:	f000 ff1b 	bl	80028fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac6:	233f      	movs	r3, #63	; 0x3f
 8001ac8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aca:	2303      	movs	r3, #3
 8001acc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001ad2:	2308      	movs	r3, #8
 8001ad4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001ad6:	2340      	movs	r3, #64	; 0x40
 8001ad8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001ada:	2340      	movs	r3, #64	; 0x40
 8001adc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001ae4:	2340      	movs	r3, #64	; 0x40
 8001ae6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2101      	movs	r1, #1
 8001aec:	4618      	mov	r0, r3
 8001aee:	f008 fa8d 	bl	800a00c <HAL_RCC_ClockConfig>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8001af8:	f000 ff00 	bl	80028fc <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001afc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001b00:	2100      	movs	r1, #0
 8001b02:	2000      	movs	r0, #0
 8001b04:	f008 fc38 	bl	800a378 <HAL_RCC_MCOConfig>
}
 8001b08:	bf00      	nop
 8001b0a:	3770      	adds	r7, #112	; 0x70
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	58024800 	.word	0x58024800

08001b14 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b0ae      	sub	sp, #184	; 0xb8
 8001b18:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b1a:	463b      	mov	r3, r7
 8001b1c:	22b8      	movs	r2, #184	; 0xb8
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4618      	mov	r0, r3
 8001b22:	f015 fad1 	bl	80170c8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI3
 8001b26:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001b32:	2304      	movs	r3, #4
 8001b34:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001b36:	230c      	movs	r3, #12
 8001b38:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001b3a:	2304      	movs	r3, #4
 8001b3c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001b42:	2302      	movs	r3, #2
 8001b44:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001b46:	23c0      	movs	r3, #192	; 0xc0
 8001b48:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001b52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b56:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b5e:	463b      	mov	r3, r7
 8001b60:	4618      	mov	r0, r3
 8001b62:	f008 fe49 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001b6c:	f000 fec6 	bl	80028fc <Error_Handler>
  }
}
 8001b70:	bf00      	nop
 8001b72:	37b8      	adds	r7, #184	; 0xb8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08c      	sub	sp, #48	; 0x30
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b8a:	463b      	mov	r3, r7
 8001b8c:	2224      	movs	r2, #36	; 0x24
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f015 fa99 	bl	80170c8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b96:	4b31      	ldr	r3, [pc, #196]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001b98:	4a31      	ldr	r2, [pc, #196]	; (8001c60 <MX_ADC1_Init+0xe8>)
 8001b9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001b9c:	4b2f      	ldr	r3, [pc, #188]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001b9e:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001ba2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001ba4:	4b2d      	ldr	r3, [pc, #180]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001baa:	4b2c      	ldr	r3, [pc, #176]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bb0:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bb2:	2204      	movs	r2, #4
 8001bb4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001bb6:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001bbc:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001bc2:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bc8:	4b24      	ldr	r3, [pc, #144]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bd0:	4b22      	ldr	r3, [pc, #136]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bd6:	4b21      	ldr	r3, [pc, #132]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001bdc:	4b1f      	ldr	r3, [pc, #124]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001be2:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001be8:	4b1c      	ldr	r3, [pc, #112]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8001bee:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bf6:	4819      	ldr	r0, [pc, #100]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001bf8:	f002 f99e 	bl	8003f38 <HAL_ADC_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001c02:	f000 fe7b 	bl	80028fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c06:	2300      	movs	r3, #0
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4812      	ldr	r0, [pc, #72]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001c12:	f003 f9d9 	bl	8004fc8 <HAL_ADCEx_MultiModeConfigChannel>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001c1c:	f000 fe6e 	bl	80028fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001c20:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <MX_ADC1_Init+0xec>)
 8001c22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c24:	2306      	movs	r3, #6
 8001c26:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c2c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001c30:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c32:	2304      	movs	r3, #4
 8001c34:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c40:	463b      	mov	r3, r7
 8001c42:	4619      	mov	r1, r3
 8001c44:	4805      	ldr	r0, [pc, #20]	; (8001c5c <MX_ADC1_Init+0xe4>)
 8001c46:	f002 fb7f 	bl	8004348 <HAL_ADC_ConfigChannel>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001c50:	f000 fe54 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c54:	bf00      	nop
 8001c56:	3730      	adds	r7, #48	; 0x30
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	24000bf8 	.word	0x24000bf8
 8001c60:	40022000 	.word	0x40022000
 8001c64:	2a000400 	.word	0x2a000400

08001c68 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	; 0x28
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2224      	movs	r2, #36	; 0x24
 8001c72:	2100      	movs	r1, #0
 8001c74:	4618      	mov	r0, r3
 8001c76:	f015 fa27 	bl	80170c8 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001c7a:	4b2f      	ldr	r3, [pc, #188]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001c7c:	4a2f      	ldr	r2, [pc, #188]	; (8001d3c <MX_ADC3_Init+0xd4>)
 8001c7e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001c80:	4b2d      	ldr	r3, [pc, #180]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001c82:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001c86:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c88:	4b2b      	ldr	r3, [pc, #172]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001c8a:	2208      	movs	r2, #8
 8001c8c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001c8e:	4b2a      	ldr	r3, [pc, #168]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c94:	4b28      	ldr	r3, [pc, #160]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c9a:	4b27      	ldr	r3, [pc, #156]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001c9c:	2204      	movs	r2, #4
 8001c9e:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001ca0:	4b25      	ldr	r3, [pc, #148]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001ca6:	4b24      	ldr	r3, [pc, #144]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8001cac:	4b22      	ldr	r3, [pc, #136]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001cb2:	4b21      	ldr	r3, [pc, #132]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cba:	4b1f      	ldr	r3, [pc, #124]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cc0:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001cce:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001cd4:	4b18      	ldr	r3, [pc, #96]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001ce0:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8001ce6:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001cee:	4812      	ldr	r0, [pc, #72]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001cf0:	f002 f922 	bl	8003f38 <HAL_ADC_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001cfa:	f000 fdff 	bl	80028fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cfe:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <MX_ADC3_Init+0xd8>)
 8001d00:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d02:	2306      	movs	r3, #6
 8001d04:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d0a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001d0e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d10:	2304      	movs	r3, #4
 8001d12:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4805      	ldr	r0, [pc, #20]	; (8001d38 <MX_ADC3_Init+0xd0>)
 8001d22:	f002 fb11 	bl	8004348 <HAL_ADC_ConfigChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8001d2c:	f000 fde6 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	; 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	24000c68 	.word	0x24000c68
 8001d3c:	58026000 	.word	0x58026000
 8001d40:	04300002 	.word	0x04300002

08001d44 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8001d48:	4b2e      	ldr	r3, [pc, #184]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d4a:	4a2f      	ldr	r2, [pc, #188]	; (8001e08 <MX_FDCAN3_Init+0xc4>)
 8001d4c:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001d4e:	4b2d      	ldr	r3, [pc, #180]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001d54:	4b2b      	ldr	r3, [pc, #172]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8001d5a:	4b2a      	ldr	r3, [pc, #168]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001d60:	4b28      	ldr	r3, [pc, #160]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8001d66:	4b27      	ldr	r3, [pc, #156]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 16;
 8001d6c:	4b25      	ldr	r3, [pc, #148]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d6e:	2210      	movs	r2, #16
 8001d70:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001d72:	4b24      	ldr	r3, [pc, #144]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 8001d78:	4b22      	ldr	r3, [pc, #136]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8001d7e:	4b21      	ldr	r3, [pc, #132]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d80:	2202      	movs	r2, #2
 8001d82:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001d84:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8001d8a:	4b1e      	ldr	r3, [pc, #120]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001d90:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001d96:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 8001d9c:	4b19      	ldr	r3, [pc, #100]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.StdFiltersNbr = 0;
 8001da2:	4b18      	ldr	r3, [pc, #96]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.ExtFiltersNbr = 0;
 8001da8:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001db6:	2204      	movs	r2, #4
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 8001dba:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001dc0:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dc2:	2204      	movs	r2, #4
 8001dc4:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dce:	2204      	movs	r2, #4
 8001dd0:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001de4:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001dec:	2204      	movs	r2, #4
 8001dee:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001df0:	4804      	ldr	r0, [pc, #16]	; (8001e04 <MX_FDCAN3_Init+0xc0>)
 8001df2:	f005 fbaf 	bl	8007554 <HAL_FDCAN_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 8001dfc:	f000 fd7e 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	24000dc8 	.word	0x24000dc8
 8001e08:	4000d400 	.word	0x4000d400

08001e0c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e10:	4b1b      	ldr	r3, [pc, #108]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e12:	4a1c      	ldr	r2, [pc, #112]	; (8001e84 <MX_I2C2_Init+0x78>)
 8001e14:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001e16:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e18:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <MX_I2C2_Init+0x7c>)
 8001e1a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001e1c:	4b18      	ldr	r3, [pc, #96]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e22:	4b17      	ldr	r3, [pc, #92]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e28:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001e2e:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e34:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e46:	480e      	ldr	r0, [pc, #56]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e48:	f006 f8c2 	bl	8007fd0 <HAL_I2C_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001e52:	f000 fd53 	bl	80028fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e56:	2100      	movs	r1, #0
 8001e58:	4809      	ldr	r0, [pc, #36]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e5a:	f006 f963 	bl	8008124 <HAL_I2CEx_ConfigAnalogFilter>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001e64:	f000 fd4a 	bl	80028fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_I2C2_Init+0x74>)
 8001e6c:	f006 f9a5 	bl	80081ba <HAL_I2CEx_ConfigDigitalFilter>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001e76:	f000 fd41 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	24000e68 	.word	0x24000e68
 8001e84:	40005800 	.word	0x40005800
 8001e88:	20303e5d 	.word	0x20303e5d

08001e8c <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <MX_SDMMC2_SD_Init+0x34>)
 8001e92:	4a0c      	ldr	r2, [pc, #48]	; (8001ec4 <MX_SDMMC2_SD_Init+0x38>)
 8001e94:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001e96:	4b0a      	ldr	r3, [pc, #40]	; (8001ec0 <MX_SDMMC2_SD_Init+0x34>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001e9c:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <MX_SDMMC2_SD_Init+0x34>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001ea2:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <MX_SDMMC2_SD_Init+0x34>)
 8001ea4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ea8:	60da      	str	r2, [r3, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001eaa:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <MX_SDMMC2_SD_Init+0x34>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  hsd2.Init.ClockDiv = 0;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <MX_SDMMC2_SD_Init+0x34>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	24000ebc 	.word	0x24000ebc
 8001ec4:	48022400 	.word	0x48022400

08001ec8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ecc:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001ece:	4a28      	ldr	r2, [pc, #160]	; (8001f70 <MX_SPI1_Init+0xa8>)
 8001ed0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ed2:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001ed4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ed8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001eda:	4b24      	ldr	r3, [pc, #144]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ee0:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001ee2:	2207      	movs	r2, #7
 8001ee4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ee6:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eec:	4b1f      	ldr	r3, [pc, #124]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ef2:	4b1e      	ldr	r3, [pc, #120]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001ef4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ef8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001efc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f02:	4b1a      	ldr	r3, [pc, #104]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f08:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f0e:	4b17      	ldr	r3, [pc, #92]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001f14:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f1a:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f20:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f22:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f28:	4b10      	ldr	r3, [pc, #64]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f34:	4b0d      	ldr	r3, [pc, #52]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f40:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f4c:	4b07      	ldr	r3, [pc, #28]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f52:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f58:	4804      	ldr	r0, [pc, #16]	; (8001f6c <MX_SPI1_Init+0xa4>)
 8001f5a:	f00c fc97 	bl	800e88c <HAL_SPI_Init>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001f64:	f000 fcca 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	24000f38 	.word	0x24000f38
 8001f70:	40013000 	.word	0x40013000

08001f74 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001f78:	4b27      	ldr	r3, [pc, #156]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001f7a:	4a28      	ldr	r2, [pc, #160]	; (800201c <MX_SPI2_Init+0xa8>)
 8001f7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f7e:	4b26      	ldr	r3, [pc, #152]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001f80:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001f84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f86:	4b24      	ldr	r3, [pc, #144]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f8c:	4b22      	ldr	r3, [pc, #136]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001f8e:	2207      	movs	r2, #7
 8001f90:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f92:	4b21      	ldr	r3, [pc, #132]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fa0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001fa4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001fa6:	4b1c      	ldr	r3, [pc, #112]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fa8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001fac:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fae:	4b1a      	ldr	r3, [pc, #104]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fb4:	4b18      	ldr	r3, [pc, #96]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fba:	4b17      	ldr	r3, [pc, #92]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001fc0:	4b15      	ldr	r3, [pc, #84]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001fc6:	4b14      	ldr	r3, [pc, #80]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fc8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fcc:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001fce:	4b12      	ldr	r3, [pc, #72]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001fd4:	4b10      	ldr	r3, [pc, #64]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fda:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fe0:	4b0d      	ldr	r3, [pc, #52]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001fe6:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001fec:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001ff8:	4b07      	ldr	r3, [pc, #28]	; (8002018 <MX_SPI2_Init+0xa4>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001ffe:	4b06      	ldr	r3, [pc, #24]	; (8002018 <MX_SPI2_Init+0xa4>)
 8002000:	2200      	movs	r2, #0
 8002002:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002004:	4804      	ldr	r0, [pc, #16]	; (8002018 <MX_SPI2_Init+0xa4>)
 8002006:	f00c fc41 	bl	800e88c <HAL_SPI_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8002010:	f000 fc74 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}
 8002018:	24000fc0 	.word	0x24000fc0
 800201c:	40003800 	.word	0x40003800

08002020 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002024:	4b27      	ldr	r3, [pc, #156]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002026:	4a28      	ldr	r2, [pc, #160]	; (80020c8 <MX_SPI3_Init+0xa8>)
 8002028:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800202a:	4b26      	ldr	r3, [pc, #152]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800202c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002030:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002032:	4b24      	ldr	r3, [pc, #144]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002038:	4b22      	ldr	r3, [pc, #136]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800203a:	2207      	movs	r2, #7
 800203c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800203e:	4b21      	ldr	r3, [pc, #132]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002044:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002046:	2200      	movs	r2, #0
 8002048:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800204a:	4b1e      	ldr	r3, [pc, #120]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800204c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002050:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002052:	4b1c      	ldr	r3, [pc, #112]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002054:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002058:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800205a:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800205c:	2200      	movs	r2, #0
 800205e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002060:	4b18      	ldr	r3, [pc, #96]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002062:	2200      	movs	r2, #0
 8002064:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002066:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002068:	2200      	movs	r2, #0
 800206a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800206c:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800206e:	2200      	movs	r2, #0
 8002070:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002072:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002074:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002078:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800207a:	4b12      	ldr	r3, [pc, #72]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800207c:	2200      	movs	r2, #0
 800207e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002080:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002082:	2200      	movs	r2, #0
 8002084:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002086:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002088:	2200      	movs	r2, #0
 800208a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800208c:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800208e:	2200      	movs	r2, #0
 8002090:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002092:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <MX_SPI3_Init+0xa4>)
 8002094:	2200      	movs	r2, #0
 8002096:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002098:	4b0a      	ldr	r3, [pc, #40]	; (80020c4 <MX_SPI3_Init+0xa4>)
 800209a:	2200      	movs	r2, #0
 800209c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <MX_SPI3_Init+0xa4>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80020a4:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <MX_SPI3_Init+0xa4>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80020aa:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <MX_SPI3_Init+0xa4>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80020b0:	4804      	ldr	r0, [pc, #16]	; (80020c4 <MX_SPI3_Init+0xa4>)
 80020b2:	f00c fbeb 	bl	800e88c <HAL_SPI_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80020bc:	f000 fc1e 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	24001048 	.word	0x24001048
 80020c8:	40003c00 	.word	0x40003c00

080020cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	; 0x28
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d2:	f107 031c 	add.w	r3, r7, #28
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]
 80020dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020de:	463b      	mov	r3, r7
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
 80020ec:	615a      	str	r2, [r3, #20]
 80020ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020f0:	4b21      	ldr	r3, [pc, #132]	; (8002178 <MX_TIM2_Init+0xac>)
 80020f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020f8:	4b1f      	ldr	r3, [pc, #124]	; (8002178 <MX_TIM2_Init+0xac>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fe:	4b1e      	ldr	r3, [pc, #120]	; (8002178 <MX_TIM2_Init+0xac>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90;
 8002104:	4b1c      	ldr	r3, [pc, #112]	; (8002178 <MX_TIM2_Init+0xac>)
 8002106:	225a      	movs	r2, #90	; 0x5a
 8002108:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210a:	4b1b      	ldr	r3, [pc, #108]	; (8002178 <MX_TIM2_Init+0xac>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002110:	4b19      	ldr	r3, [pc, #100]	; (8002178 <MX_TIM2_Init+0xac>)
 8002112:	2200      	movs	r2, #0
 8002114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002116:	4818      	ldr	r0, [pc, #96]	; (8002178 <MX_TIM2_Init+0xac>)
 8002118:	f00d f9a8 	bl	800f46c <HAL_TIM_PWM_Init>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002122:	f000 fbeb 	bl	80028fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800212e:	f107 031c 	add.w	r3, r7, #28
 8002132:	4619      	mov	r1, r3
 8002134:	4810      	ldr	r0, [pc, #64]	; (8002178 <MX_TIM2_Init+0xac>)
 8002136:	f00e fc2f 	bl	8010998 <HAL_TIMEx_MasterConfigSynchronization>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002140:	f000 fbdc 	bl	80028fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002144:	2360      	movs	r3, #96	; 0x60
 8002146:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002150:	2300      	movs	r3, #0
 8002152:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002154:	463b      	mov	r3, r7
 8002156:	2208      	movs	r2, #8
 8002158:	4619      	mov	r1, r3
 800215a:	4807      	ldr	r0, [pc, #28]	; (8002178 <MX_TIM2_Init+0xac>)
 800215c:	f00d fe4e 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002166:	f000 fbc9 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800216a:	4803      	ldr	r0, [pc, #12]	; (8002178 <MX_TIM2_Init+0xac>)
 800216c:	f001 f8e4 	bl	8003338 <HAL_TIM_MspPostInit>

}
 8002170:	bf00      	nop
 8002172:	3728      	adds	r7, #40	; 0x28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	240010d0 	.word	0x240010d0

0800217c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	; 0x28
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002182:	f107 031c 	add.w	r3, r7, #28
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800218e:	463b      	mov	r3, r7
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]
 800219a:	611a      	str	r2, [r3, #16]
 800219c:	615a      	str	r2, [r3, #20]
 800219e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021a0:	4b26      	ldr	r3, [pc, #152]	; (800223c <MX_TIM3_Init+0xc0>)
 80021a2:	4a27      	ldr	r2, [pc, #156]	; (8002240 <MX_TIM3_Init+0xc4>)
 80021a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021a6:	4b25      	ldr	r3, [pc, #148]	; (800223c <MX_TIM3_Init+0xc0>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ac:	4b23      	ldr	r3, [pc, #140]	; (800223c <MX_TIM3_Init+0xc0>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 90;
 80021b2:	4b22      	ldr	r3, [pc, #136]	; (800223c <MX_TIM3_Init+0xc0>)
 80021b4:	225a      	movs	r2, #90	; 0x5a
 80021b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b8:	4b20      	ldr	r3, [pc, #128]	; (800223c <MX_TIM3_Init+0xc0>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021be:	4b1f      	ldr	r3, [pc, #124]	; (800223c <MX_TIM3_Init+0xc0>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021c4:	481d      	ldr	r0, [pc, #116]	; (800223c <MX_TIM3_Init+0xc0>)
 80021c6:	f00d f951 	bl	800f46c <HAL_TIM_PWM_Init>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80021d0:	f000 fb94 	bl	80028fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d8:	2300      	movs	r3, #0
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021dc:	f107 031c 	add.w	r3, r7, #28
 80021e0:	4619      	mov	r1, r3
 80021e2:	4816      	ldr	r0, [pc, #88]	; (800223c <MX_TIM3_Init+0xc0>)
 80021e4:	f00e fbd8 	bl	8010998 <HAL_TIMEx_MasterConfigSynchronization>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021ee:	f000 fb85 	bl	80028fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021f2:	2360      	movs	r3, #96	; 0x60
 80021f4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021fa:	2300      	movs	r3, #0
 80021fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002202:	463b      	mov	r3, r7
 8002204:	2200      	movs	r2, #0
 8002206:	4619      	mov	r1, r3
 8002208:	480c      	ldr	r0, [pc, #48]	; (800223c <MX_TIM3_Init+0xc0>)
 800220a:	f00d fdf7 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002214:	f000 fb72 	bl	80028fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002218:	463b      	mov	r3, r7
 800221a:	2204      	movs	r2, #4
 800221c:	4619      	mov	r1, r3
 800221e:	4807      	ldr	r0, [pc, #28]	; (800223c <MX_TIM3_Init+0xc0>)
 8002220:	f00d fdec 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800222a:	f000 fb67 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800222e:	4803      	ldr	r0, [pc, #12]	; (800223c <MX_TIM3_Init+0xc0>)
 8002230:	f001 f882 	bl	8003338 <HAL_TIM_MspPostInit>

}
 8002234:	bf00      	nop
 8002236:	3728      	adds	r7, #40	; 0x28
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	2400111c 	.word	0x2400111c
 8002240:	40000400 	.word	0x40000400

08002244 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	; 0x28
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800224a:	f107 031c 	add.w	r3, r7, #28
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002256:	463b      	mov	r3, r7
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]
 8002264:	615a      	str	r2, [r3, #20]
 8002266:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002268:	4b32      	ldr	r3, [pc, #200]	; (8002334 <MX_TIM4_Init+0xf0>)
 800226a:	4a33      	ldr	r2, [pc, #204]	; (8002338 <MX_TIM4_Init+0xf4>)
 800226c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 28;
 800226e:	4b31      	ldr	r3, [pc, #196]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002270:	221c      	movs	r2, #28
 8002272:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002274:	4b2f      	ldr	r3, [pc, #188]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 800227a:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <MX_TIM4_Init+0xf0>)
 800227c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002280:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002282:	4b2c      	ldr	r3, [pc, #176]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002284:	2200      	movs	r2, #0
 8002286:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002288:	4b2a      	ldr	r3, [pc, #168]	; (8002334 <MX_TIM4_Init+0xf0>)
 800228a:	2200      	movs	r2, #0
 800228c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800228e:	4829      	ldr	r0, [pc, #164]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002290:	f00d f8ec 	bl	800f46c <HAL_TIM_PWM_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800229a:	f000 fb2f 	bl	80028fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229e:	2300      	movs	r3, #0
 80022a0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022a6:	f107 031c 	add.w	r3, r7, #28
 80022aa:	4619      	mov	r1, r3
 80022ac:	4821      	ldr	r0, [pc, #132]	; (8002334 <MX_TIM4_Init+0xf0>)
 80022ae:	f00e fb73 	bl	8010998 <HAL_TIMEx_MasterConfigSynchronization>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80022b8:	f000 fb20 	bl	80028fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022bc:	2360      	movs	r3, #96	; 0x60
 80022be:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022cc:	463b      	mov	r3, r7
 80022ce:	2200      	movs	r2, #0
 80022d0:	4619      	mov	r1, r3
 80022d2:	4818      	ldr	r0, [pc, #96]	; (8002334 <MX_TIM4_Init+0xf0>)
 80022d4:	f00d fd92 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80022de:	f000 fb0d 	bl	80028fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022e2:	463b      	mov	r3, r7
 80022e4:	2204      	movs	r2, #4
 80022e6:	4619      	mov	r1, r3
 80022e8:	4812      	ldr	r0, [pc, #72]	; (8002334 <MX_TIM4_Init+0xf0>)
 80022ea:	f00d fd87 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80022f4:	f000 fb02 	bl	80028fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022f8:	463b      	mov	r3, r7
 80022fa:	2208      	movs	r2, #8
 80022fc:	4619      	mov	r1, r3
 80022fe:	480d      	ldr	r0, [pc, #52]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002300:	f00d fd7c 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 800230a:	f000 faf7 	bl	80028fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800230e:	463b      	mov	r3, r7
 8002310:	220c      	movs	r2, #12
 8002312:	4619      	mov	r1, r3
 8002314:	4807      	ldr	r0, [pc, #28]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002316:	f00d fd71 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8002320:	f000 faec 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002324:	4803      	ldr	r0, [pc, #12]	; (8002334 <MX_TIM4_Init+0xf0>)
 8002326:	f001 f807 	bl	8003338 <HAL_TIM_MspPostInit>

}
 800232a:	bf00      	nop
 800232c:	3728      	adds	r7, #40	; 0x28
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	24001168 	.word	0x24001168
 8002338:	40000800 	.word	0x40000800

0800233c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	; 0x28
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800234e:	463b      	mov	r3, r7
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
 800235c:	615a      	str	r2, [r3, #20]
 800235e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002360:	4b21      	ldr	r3, [pc, #132]	; (80023e8 <MX_TIM5_Init+0xac>)
 8002362:	4a22      	ldr	r2, [pc, #136]	; (80023ec <MX_TIM5_Init+0xb0>)
 8002364:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002366:	4b20      	ldr	r3, [pc, #128]	; (80023e8 <MX_TIM5_Init+0xac>)
 8002368:	2200      	movs	r2, #0
 800236a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800236c:	4b1e      	ldr	r3, [pc, #120]	; (80023e8 <MX_TIM5_Init+0xac>)
 800236e:	2200      	movs	r2, #0
 8002370:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 90;
 8002372:	4b1d      	ldr	r3, [pc, #116]	; (80023e8 <MX_TIM5_Init+0xac>)
 8002374:	225a      	movs	r2, #90	; 0x5a
 8002376:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002378:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <MX_TIM5_Init+0xac>)
 800237a:	2200      	movs	r2, #0
 800237c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800237e:	4b1a      	ldr	r3, [pc, #104]	; (80023e8 <MX_TIM5_Init+0xac>)
 8002380:	2200      	movs	r2, #0
 8002382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002384:	4818      	ldr	r0, [pc, #96]	; (80023e8 <MX_TIM5_Init+0xac>)
 8002386:	f00d f871 	bl	800f46c <HAL_TIM_PWM_Init>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002390:	f000 fab4 	bl	80028fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800239c:	f107 031c 	add.w	r3, r7, #28
 80023a0:	4619      	mov	r1, r3
 80023a2:	4811      	ldr	r0, [pc, #68]	; (80023e8 <MX_TIM5_Init+0xac>)
 80023a4:	f00e faf8 	bl	8010998 <HAL_TIMEx_MasterConfigSynchronization>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80023ae:	f000 faa5 	bl	80028fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023b2:	2360      	movs	r3, #96	; 0x60
 80023b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023b6:	2300      	movs	r3, #0
 80023b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023c2:	463b      	mov	r3, r7
 80023c4:	220c      	movs	r2, #12
 80023c6:	4619      	mov	r1, r3
 80023c8:	4807      	ldr	r0, [pc, #28]	; (80023e8 <MX_TIM5_Init+0xac>)
 80023ca:	f00d fd17 	bl	800fdfc <HAL_TIM_PWM_ConfigChannel>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80023d4:	f000 fa92 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80023d8:	4803      	ldr	r0, [pc, #12]	; (80023e8 <MX_TIM5_Init+0xac>)
 80023da:	f000 ffad 	bl	8003338 <HAL_TIM_MspPostInit>

}
 80023de:	bf00      	nop
 80023e0:	3728      	adds	r7, #40	; 0x28
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	240011b4 	.word	0x240011b4
 80023ec:	40000c00 	.word	0x40000c00

080023f0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <MX_TIM13_Init+0x40>)
 80023f6:	4a0f      	ldr	r2, [pc, #60]	; (8002434 <MX_TIM13_Init+0x44>)
 80023f8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 95;
 80023fa:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <MX_TIM13_Init+0x40>)
 80023fc:	225f      	movs	r2, #95	; 0x5f
 80023fe:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002400:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <MX_TIM13_Init+0x40>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002406:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <MX_TIM13_Init+0x40>)
 8002408:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800240c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800240e:	4b08      	ldr	r3, [pc, #32]	; (8002430 <MX_TIM13_Init+0x40>)
 8002410:	2200      	movs	r2, #0
 8002412:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002414:	4b06      	ldr	r3, [pc, #24]	; (8002430 <MX_TIM13_Init+0x40>)
 8002416:	2200      	movs	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800241a:	4805      	ldr	r0, [pc, #20]	; (8002430 <MX_TIM13_Init+0x40>)
 800241c:	f00c ffcf 	bl	800f3be <HAL_TIM_Base_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8002426:	f000 fa69 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	24001200 	.word	0x24001200
 8002434:	40001c00 	.word	0x40001c00

08002438 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800243c:	4b22      	ldr	r3, [pc, #136]	; (80024c8 <MX_UART4_Init+0x90>)
 800243e:	4a23      	ldr	r2, [pc, #140]	; (80024cc <MX_UART4_Init+0x94>)
 8002440:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002442:	4b21      	ldr	r3, [pc, #132]	; (80024c8 <MX_UART4_Init+0x90>)
 8002444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002448:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800244a:	4b1f      	ldr	r3, [pc, #124]	; (80024c8 <MX_UART4_Init+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002450:	4b1d      	ldr	r3, [pc, #116]	; (80024c8 <MX_UART4_Init+0x90>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002456:	4b1c      	ldr	r3, [pc, #112]	; (80024c8 <MX_UART4_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800245c:	4b1a      	ldr	r3, [pc, #104]	; (80024c8 <MX_UART4_Init+0x90>)
 800245e:	220c      	movs	r2, #12
 8002460:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002462:	4b19      	ldr	r3, [pc, #100]	; (80024c8 <MX_UART4_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002468:	4b17      	ldr	r3, [pc, #92]	; (80024c8 <MX_UART4_Init+0x90>)
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246e:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <MX_UART4_Init+0x90>)
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002474:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <MX_UART4_Init+0x90>)
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800247a:	4b13      	ldr	r3, [pc, #76]	; (80024c8 <MX_UART4_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002480:	4811      	ldr	r0, [pc, #68]	; (80024c8 <MX_UART4_Init+0x90>)
 8002482:	f00e fb43 	bl	8010b0c <HAL_UART_Init>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800248c:	f000 fa36 	bl	80028fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002490:	2100      	movs	r1, #0
 8002492:	480d      	ldr	r0, [pc, #52]	; (80024c8 <MX_UART4_Init+0x90>)
 8002494:	f00f fc49 	bl	8011d2a <HAL_UARTEx_SetTxFifoThreshold>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800249e:	f000 fa2d 	bl	80028fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024a2:	2100      	movs	r1, #0
 80024a4:	4808      	ldr	r0, [pc, #32]	; (80024c8 <MX_UART4_Init+0x90>)
 80024a6:	f00f fc7e 	bl	8011da6 <HAL_UARTEx_SetRxFifoThreshold>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80024b0:	f000 fa24 	bl	80028fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80024b4:	4804      	ldr	r0, [pc, #16]	; (80024c8 <MX_UART4_Init+0x90>)
 80024b6:	f00f fbff 	bl	8011cb8 <HAL_UARTEx_DisableFifoMode>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80024c0:	f000 fa1c 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	240014a4 	.word	0x240014a4
 80024cc:	40004c00 	.word	0x40004c00

080024d0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80024d4:	4b22      	ldr	r3, [pc, #136]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024d6:	4a23      	ldr	r2, [pc, #140]	; (8002564 <MX_USART6_UART_Init+0x94>)
 80024d8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80024da:	4b21      	ldr	r3, [pc, #132]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024e0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80024e2:	4b1f      	ldr	r3, [pc, #124]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80024e8:	4b1d      	ldr	r3, [pc, #116]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80024ee:	4b1c      	ldr	r3, [pc, #112]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80024f4:	4b1a      	ldr	r3, [pc, #104]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024f6:	220c      	movs	r2, #12
 80024f8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024fa:	4b19      	ldr	r3, [pc, #100]	; (8002560 <MX_USART6_UART_Init+0x90>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002500:	4b17      	ldr	r3, [pc, #92]	; (8002560 <MX_USART6_UART_Init+0x90>)
 8002502:	2200      	movs	r2, #0
 8002504:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002506:	4b16      	ldr	r3, [pc, #88]	; (8002560 <MX_USART6_UART_Init+0x90>)
 8002508:	2200      	movs	r2, #0
 800250a:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800250c:	4b14      	ldr	r3, [pc, #80]	; (8002560 <MX_USART6_UART_Init+0x90>)
 800250e:	2200      	movs	r2, #0
 8002510:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002512:	4b13      	ldr	r3, [pc, #76]	; (8002560 <MX_USART6_UART_Init+0x90>)
 8002514:	2200      	movs	r2, #0
 8002516:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002518:	4811      	ldr	r0, [pc, #68]	; (8002560 <MX_USART6_UART_Init+0x90>)
 800251a:	f00e faf7 	bl	8010b0c <HAL_UART_Init>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8002524:	f000 f9ea 	bl	80028fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002528:	2100      	movs	r1, #0
 800252a:	480d      	ldr	r0, [pc, #52]	; (8002560 <MX_USART6_UART_Init+0x90>)
 800252c:	f00f fbfd 	bl	8011d2a <HAL_UARTEx_SetTxFifoThreshold>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8002536:	f000 f9e1 	bl	80028fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800253a:	2100      	movs	r1, #0
 800253c:	4808      	ldr	r0, [pc, #32]	; (8002560 <MX_USART6_UART_Init+0x90>)
 800253e:	f00f fc32 	bl	8011da6 <HAL_UARTEx_SetRxFifoThreshold>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8002548:	f000 f9d8 	bl	80028fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 800254c:	4804      	ldr	r0, [pc, #16]	; (8002560 <MX_USART6_UART_Init+0x90>)
 800254e:	f00f fbb3 	bl	8011cb8 <HAL_UARTEx_DisableFifoMode>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8002558:	f000 f9d0 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800255c:	bf00      	nop
 800255e:	bd80      	pop	{r7, pc}
 8002560:	24001538 	.word	0x24001538
 8002564:	40011400 	.word	0x40011400

08002568 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800256e:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <MX_DMA_Init+0xbc>)
 8002570:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002574:	4a2b      	ldr	r2, [pc, #172]	; (8002624 <MX_DMA_Init+0xbc>)
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800257e:	4b29      	ldr	r3, [pc, #164]	; (8002624 <MX_DMA_Init+0xbc>)
 8002580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	607b      	str	r3, [r7, #4]
 800258a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800258c:	4b25      	ldr	r3, [pc, #148]	; (8002624 <MX_DMA_Init+0xbc>)
 800258e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002592:	4a24      	ldr	r2, [pc, #144]	; (8002624 <MX_DMA_Init+0xbc>)
 8002594:	f043 0302 	orr.w	r3, r3, #2
 8002598:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800259c:	4b21      	ldr	r3, [pc, #132]	; (8002624 <MX_DMA_Init+0xbc>)
 800259e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80025aa:	2200      	movs	r2, #0
 80025ac:	2100      	movs	r1, #0
 80025ae:	200b      	movs	r0, #11
 80025b0:	f002 fec7 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80025b4:	200b      	movs	r0, #11
 80025b6:	f002 fede 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	200c      	movs	r0, #12
 80025c0:	f002 febf 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80025c4:	200c      	movs	r0, #12
 80025c6:	f002 fed6 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80025ca:	2200      	movs	r2, #0
 80025cc:	2100      	movs	r1, #0
 80025ce:	200d      	movs	r0, #13
 80025d0:	f002 feb7 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80025d4:	200d      	movs	r0, #13
 80025d6:	f002 fece 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80025da:	2200      	movs	r2, #0
 80025dc:	2100      	movs	r1, #0
 80025de:	200e      	movs	r0, #14
 80025e0:	f002 feaf 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80025e4:	200e      	movs	r0, #14
 80025e6:	f002 fec6 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2100      	movs	r1, #0
 80025ee:	200f      	movs	r0, #15
 80025f0:	f002 fea7 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80025f4:	200f      	movs	r0, #15
 80025f6:	f002 febe 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80025fa:	2200      	movs	r2, #0
 80025fc:	2100      	movs	r1, #0
 80025fe:	2010      	movs	r0, #16
 8002600:	f002 fe9f 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002604:	2010      	movs	r0, #16
 8002606:	f002 feb6 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	2046      	movs	r0, #70	; 0x46
 8002610:	f002 fe97 	bl	8005342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002614:	2046      	movs	r0, #70	; 0x46
 8002616:	f002 feae 	bl	8005376 <HAL_NVIC_EnableIRQ>

}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	58024400 	.word	0x58024400

08002628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b08c      	sub	sp, #48	; 0x30
 800262c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262e:	f107 031c 	add.w	r3, r7, #28
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	609a      	str	r2, [r3, #8]
 800263a:	60da      	str	r2, [r3, #12]
 800263c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800263e:	4ba7      	ldr	r3, [pc, #668]	; (80028dc <MX_GPIO_Init+0x2b4>)
 8002640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002644:	4aa5      	ldr	r2, [pc, #660]	; (80028dc <MX_GPIO_Init+0x2b4>)
 8002646:	f043 0310 	orr.w	r3, r3, #16
 800264a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800264e:	4ba3      	ldr	r3, [pc, #652]	; (80028dc <MX_GPIO_Init+0x2b4>)
 8002650:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	61bb      	str	r3, [r7, #24]
 800265a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800265c:	4b9f      	ldr	r3, [pc, #636]	; (80028dc <MX_GPIO_Init+0x2b4>)
 800265e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002662:	4a9e      	ldr	r2, [pc, #632]	; (80028dc <MX_GPIO_Init+0x2b4>)
 8002664:	f043 0320 	orr.w	r3, r3, #32
 8002668:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800266c:	4b9b      	ldr	r3, [pc, #620]	; (80028dc <MX_GPIO_Init+0x2b4>)
 800266e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002672:	f003 0320 	and.w	r3, r3, #32
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	4b98      	ldr	r3, [pc, #608]	; (80028dc <MX_GPIO_Init+0x2b4>)
 800267c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002680:	4a96      	ldr	r2, [pc, #600]	; (80028dc <MX_GPIO_Init+0x2b4>)
 8002682:	f043 0304 	orr.w	r3, r3, #4
 8002686:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800268a:	4b94      	ldr	r3, [pc, #592]	; (80028dc <MX_GPIO_Init+0x2b4>)
 800268c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002698:	4b90      	ldr	r3, [pc, #576]	; (80028dc <MX_GPIO_Init+0x2b4>)
 800269a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800269e:	4a8f      	ldr	r2, [pc, #572]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026a8:	4b8c      	ldr	r3, [pc, #560]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b6:	4b89      	ldr	r3, [pc, #548]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026bc:	4a87      	ldr	r2, [pc, #540]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026be:	f043 0302 	orr.w	r3, r3, #2
 80026c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026c6:	4b85      	ldr	r3, [pc, #532]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80026d4:	4b81      	ldr	r3, [pc, #516]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026da:	4a80      	ldr	r2, [pc, #512]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026e4:	4b7d      	ldr	r3, [pc, #500]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026f2:	4b7a      	ldr	r3, [pc, #488]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026f8:	4a78      	ldr	r2, [pc, #480]	; (80028dc <MX_GPIO_Init+0x2b4>)
 80026fa:	f043 0308 	orr.w	r3, r3, #8
 80026fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002702:	4b76      	ldr	r3, [pc, #472]	; (80028dc <MX_GPIO_Init+0x2b4>)
 8002704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002708:	f003 0308 	and.w	r3, r3, #8
 800270c:	603b      	str	r3, [r7, #0]
 800270e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin, GPIO_PIN_RESET);
 8002710:	2200      	movs	r2, #0
 8002712:	f241 5104 	movw	r1, #5380	; 0x1504
 8002716:	4872      	ldr	r0, [pc, #456]	; (80028e0 <MX_GPIO_Init+0x2b8>)
 8002718:	f005 fc40 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARM1_Pin|ARM2_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	f248 0106 	movw	r1, #32774	; 0x8006
 8002722:	4870      	ldr	r0, [pc, #448]	; (80028e4 <MX_GPIO_Init+0x2bc>)
 8002724:	f005 fc3a 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	2130      	movs	r1, #48	; 0x30
 800272c:	486e      	ldr	r0, [pc, #440]	; (80028e8 <MX_GPIO_Init+0x2c0>)
 800272e:	f005 fc35 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|PYRO1_Pin, GPIO_PIN_RESET);
 8002732:	2200      	movs	r2, #0
 8002734:	2103      	movs	r1, #3
 8002736:	486d      	ldr	r0, [pc, #436]	; (80028ec <MX_GPIO_Init+0x2c4>)
 8002738:	f005 fc30 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PYRO2_Pin|PYRO3_Pin|PYRO4_Pin, GPIO_PIN_RESET);
 800273c:	2200      	movs	r2, #0
 800273e:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002742:	486b      	ldr	r0, [pc, #428]	; (80028f0 <MX_GPIO_Init+0x2c8>)
 8002744:	f005 fc2a 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002748:	2200      	movs	r2, #0
 800274a:	210e      	movs	r1, #14
 800274c:	4869      	ldr	r0, [pc, #420]	; (80028f4 <MX_GPIO_Init+0x2cc>)
 800274e:	f005 fc25 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 8002752:	2201      	movs	r2, #1
 8002754:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002758:	4867      	ldr	r0, [pc, #412]	; (80028f8 <MX_GPIO_Init+0x2d0>)
 800275a:	f005 fc1f 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 800275e:	2200      	movs	r2, #0
 8002760:	2101      	movs	r1, #1
 8002762:	4865      	ldr	r0, [pc, #404]	; (80028f8 <MX_GPIO_Init+0x2d0>)
 8002764:	f005 fc1a 	bl	8007f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin;
 8002768:	f241 5304 	movw	r3, #5380	; 0x1504
 800276c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800276e:	2301      	movs	r3, #1
 8002770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002776:	2300      	movs	r3, #0
 8002778:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800277a:	f107 031c 	add.w	r3, r7, #28
 800277e:	4619      	mov	r1, r3
 8002780:	4857      	ldr	r0, [pc, #348]	; (80028e0 <MX_GPIO_Init+0x2b8>)
 8002782:	f005 fa4b 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARM1_Pin ARM2_Pin PA15 */
  GPIO_InitStruct.Pin = ARM1_Pin|ARM2_Pin|GPIO_PIN_15;
 8002786:	f248 0306 	movw	r3, #32774	; 0x8006
 800278a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800278c:	2301      	movs	r3, #1
 800278e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	2300      	movs	r3, #0
 8002796:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002798:	f107 031c 	add.w	r3, r7, #28
 800279c:	4619      	mov	r1, r3
 800279e:	4851      	ldr	r0, [pc, #324]	; (80028e4 <MX_GPIO_Init+0x2bc>)
 80027a0:	f005 fa3c 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80027a4:	2330      	movs	r3, #48	; 0x30
 80027a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a8:	2301      	movs	r3, #1
 80027aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b0:	2300      	movs	r3, #0
 80027b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b4:	f107 031c 	add.w	r3, r7, #28
 80027b8:	4619      	mov	r1, r3
 80027ba:	484b      	ldr	r0, [pc, #300]	; (80028e8 <MX_GPIO_Init+0x2c0>)
 80027bc:	f005 fa2e 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PYRO1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PYRO1_Pin;
 80027c0:	2303      	movs	r3, #3
 80027c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c4:	2301      	movs	r3, #1
 80027c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027cc:	2300      	movs	r3, #0
 80027ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d0:	f107 031c 	add.w	r3, r7, #28
 80027d4:	4619      	mov	r1, r3
 80027d6:	4845      	ldr	r0, [pc, #276]	; (80028ec <MX_GPIO_Init+0x2c4>)
 80027d8:	f005 fa20 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT1_Pin */
  GPIO_InitStruct.Pin = CONT1_Pin;
 80027dc:	2304      	movs	r3, #4
 80027de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e0:	2300      	movs	r3, #0
 80027e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027e4:	2301      	movs	r3, #1
 80027e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 80027e8:	f107 031c 	add.w	r3, r7, #28
 80027ec:	4619      	mov	r1, r3
 80027ee:	483f      	ldr	r0, [pc, #252]	; (80028ec <MX_GPIO_Init+0x2c4>)
 80027f0:	f005 fa14 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
  GPIO_InitStruct.Pin = PYRO2_Pin|PYRO3_Pin|PYRO4_Pin;
 80027f4:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 80027f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fa:	2301      	movs	r3, #1
 80027fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002802:	2300      	movs	r3, #0
 8002804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002806:	f107 031c 	add.w	r3, r7, #28
 800280a:	4619      	mov	r1, r3
 800280c:	4838      	ldr	r0, [pc, #224]	; (80028f0 <MX_GPIO_Init+0x2c8>)
 800280e:	f005 fa05 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT2_Pin CONT3_Pin */
  GPIO_InitStruct.Pin = CONT2_Pin|CONT3_Pin;
 8002812:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800281c:	2301      	movs	r3, #1
 800281e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	4619      	mov	r1, r3
 8002826:	4832      	ldr	r0, [pc, #200]	; (80028f0 <MX_GPIO_Init+0x2c8>)
 8002828:	f005 f9f8 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT4_Pin */
  GPIO_InitStruct.Pin = CONT4_Pin;
 800282c:	2301      	movs	r3, #1
 800282e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002830:	2300      	movs	r3, #0
 8002832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002834:	2301      	movs	r3, #1
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 8002838:	f107 031c 	add.w	r3, r7, #28
 800283c:	4619      	mov	r1, r3
 800283e:	482d      	ldr	r0, [pc, #180]	; (80028f4 <MX_GPIO_Init+0x2cc>)
 8002840:	f005 f9ec 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
  GPIO_InitStruct.Pin = PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3;
 8002844:	230e      	movs	r3, #14
 8002846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002848:	2301      	movs	r3, #1
 800284a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	2300      	movs	r3, #0
 800284e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002850:	2300      	movs	r3, #0
 8002852:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	4619      	mov	r1, r3
 800285a:	4826      	ldr	r0, [pc, #152]	; (80028f4 <MX_GPIO_Init+0x2cc>)
 800285c:	f005 f9de 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
  GPIO_InitStruct.Pin = CONT5_Pin|CONT6_Pin|CONT7_Pin|CONT8_Pin;
 8002860:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800286a:	2301      	movs	r3, #1
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800286e:	f107 031c 	add.w	r3, r7, #28
 8002872:	4619      	mov	r1, r3
 8002874:	481a      	ldr	r0, [pc, #104]	; (80028e0 <MX_GPIO_Init+0x2b8>)
 8002876:	f005 f9d1 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0;
 800287a:	f240 7301 	movw	r3, #1793	; 0x701
 800287e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002880:	2301      	movs	r3, #1
 8002882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002888:	2300      	movs	r3, #0
 800288a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800288c:	f107 031c 	add.w	r3, r7, #28
 8002890:	4619      	mov	r1, r3
 8002892:	4819      	ldr	r0, [pc, #100]	; (80028f8 <MX_GPIO_Init+0x2d0>)
 8002894:	f005 f9c2 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pin : Servo_ARM_CHECK_Pin */
  GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002898:	2310      	movs	r3, #16
 800289a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 80028a4:	f107 031c 	add.w	r3, r7, #28
 80028a8:	4619      	mov	r1, r3
 80028aa:	4812      	ldr	r0, [pc, #72]	; (80028f4 <MX_GPIO_Init+0x2cc>)
 80028ac:	f005 f9b6 	bl	8007c1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b6:	2302      	movs	r3, #2
 80028b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80028c2:	2300      	movs	r3, #0
 80028c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c6:	f107 031c 	add.w	r3, r7, #28
 80028ca:	4619      	mov	r1, r3
 80028cc:	4805      	ldr	r0, [pc, #20]	; (80028e4 <MX_GPIO_Init+0x2bc>)
 80028ce:	f005 f9a5 	bl	8007c1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028d2:	bf00      	nop
 80028d4:	3730      	adds	r7, #48	; 0x30
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	58024400 	.word	0x58024400
 80028e0:	58021000 	.word	0x58021000
 80028e4:	58020000 	.word	0x58020000
 80028e8:	58020800 	.word	0x58020800
 80028ec:	58020400 	.word	0x58020400
 80028f0:	58021400 	.word	0x58021400
 80028f4:	58021800 	.word	0x58021800
 80028f8:	58020c00 	.word	0x58020c00

080028fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002900:	b672      	cpsid	i
}
 8002902:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002904:	e7fe      	b.n	8002904 <Error_Handler+0x8>
	...

08002908 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290e:	4b0a      	ldr	r3, [pc, #40]	; (8002938 <HAL_MspInit+0x30>)
 8002910:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002914:	4a08      	ldr	r2, [pc, #32]	; (8002938 <HAL_MspInit+0x30>)
 8002916:	f043 0302 	orr.w	r3, r3, #2
 800291a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800291e:	4b06      	ldr	r3, [pc, #24]	; (8002938 <HAL_MspInit+0x30>)
 8002920:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	58024400 	.word	0x58024400

0800293c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b08c      	sub	sp, #48	; 0x30
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 031c 	add.w	r3, r7, #28
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a5d      	ldr	r2, [pc, #372]	; (8002ad0 <HAL_ADC_MspInit+0x194>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d159      	bne.n	8002a12 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800295e:	4b5d      	ldr	r3, [pc, #372]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002960:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002964:	4a5b      	ldr	r2, [pc, #364]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002966:	f043 0320 	orr.w	r3, r3, #32
 800296a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800296e:	4b59      	ldr	r3, [pc, #356]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002970:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	61bb      	str	r3, [r7, #24]
 800297a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800297c:	4b55      	ldr	r3, [pc, #340]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 800297e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002982:	4a54      	ldr	r2, [pc, #336]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002984:	f043 0304 	orr.w	r3, r3, #4
 8002988:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800298c:	4b51      	ldr	r3, [pc, #324]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 800298e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002992:	f003 0304 	and.w	r3, r3, #4
 8002996:	617b      	str	r3, [r7, #20]
 8002998:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = ARM_CHECK_Pin;
 800299a:	2301      	movs	r3, #1
 800299c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800299e:	2303      	movs	r3, #3
 80029a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 80029a6:	f107 031c 	add.w	r3, r7, #28
 80029aa:	4619      	mov	r1, r3
 80029ac:	484a      	ldr	r0, [pc, #296]	; (8002ad8 <HAL_ADC_MspInit+0x19c>)
 80029ae:	f005 f935 	bl	8007c1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 80029b2:	4b4a      	ldr	r3, [pc, #296]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029b4:	4a4a      	ldr	r2, [pc, #296]	; (8002ae0 <HAL_ADC_MspInit+0x1a4>)
 80029b6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80029b8:	4b48      	ldr	r3, [pc, #288]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029ba:	2209      	movs	r2, #9
 80029bc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029be:	4b47      	ldr	r3, [pc, #284]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029c4:	4b45      	ldr	r3, [pc, #276]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029ca:	4b44      	ldr	r3, [pc, #272]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029d2:	4b42      	ldr	r3, [pc, #264]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029da:	4b40      	ldr	r3, [pc, #256]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80029e2:	4b3e      	ldr	r3, [pc, #248]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029e8:	4b3c      	ldr	r3, [pc, #240]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ee:	4b3b      	ldr	r3, [pc, #236]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029f4:	4839      	ldr	r0, [pc, #228]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 80029f6:	f002 fcd9 	bl	80053ac <HAL_DMA_Init>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002a00:	f7ff ff7c 	bl	80028fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a35      	ldr	r2, [pc, #212]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 8002a08:	659a      	str	r2, [r3, #88]	; 0x58
 8002a0a:	4a34      	ldr	r2, [pc, #208]	; (8002adc <HAL_ADC_MspInit+0x1a0>)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002a10:	e059      	b.n	8002ac6 <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a33      	ldr	r2, [pc, #204]	; (8002ae4 <HAL_ADC_MspInit+0x1a8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d154      	bne.n	8002ac6 <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002a1c:	4b2d      	ldr	r3, [pc, #180]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a22:	4a2c      	ldr	r2, [pc, #176]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002a24:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a28:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a2c:	4b29      	ldr	r3, [pc, #164]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a36:	613b      	str	r3, [r7, #16]
 8002a38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3a:	4b26      	ldr	r3, [pc, #152]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a40:	4a24      	ldr	r2, [pc, #144]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002a42:	f043 0304 	orr.w	r3, r3, #4
 8002a46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a4a:	4b22      	ldr	r3, [pc, #136]	; (8002ad4 <HAL_ADC_MspInit+0x198>)
 8002a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	60fb      	str	r3, [r7, #12]
 8002a56:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002a58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002a5c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002a60:	f001 f80e 	bl	8003a80 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8002a64:	4b20      	ldr	r3, [pc, #128]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a66:	4a21      	ldr	r2, [pc, #132]	; (8002aec <HAL_ADC_MspInit+0x1b0>)
 8002a68:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002a6a:	4b1f      	ldr	r3, [pc, #124]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a6c:	2273      	movs	r2, #115	; 0x73
 8002a6e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a70:	4b1d      	ldr	r3, [pc, #116]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a76:	4b1c      	ldr	r3, [pc, #112]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002a7c:	4b1a      	ldr	r3, [pc, #104]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a82:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a84:	4b18      	ldr	r3, [pc, #96]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a8a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a8c:	4b16      	ldr	r3, [pc, #88]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a92:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002a94:	4b14      	ldr	r3, [pc, #80]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a9a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002a9c:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002a9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002aa2:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002aa4:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002aaa:	480f      	ldr	r0, [pc, #60]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002aac:	f002 fc7e 	bl	80053ac <HAL_DMA_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 8002ab6:	f7ff ff21 	bl	80028fc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a0a      	ldr	r2, [pc, #40]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002abe:	659a      	str	r2, [r3, #88]	; 0x58
 8002ac0:	4a09      	ldr	r2, [pc, #36]	; (8002ae8 <HAL_ADC_MspInit+0x1ac>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002ac6:	bf00      	nop
 8002ac8:	3730      	adds	r7, #48	; 0x30
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	40022000 	.word	0x40022000
 8002ad4:	58024400 	.word	0x58024400
 8002ad8:	58020800 	.word	0x58020800
 8002adc:	24000cd8 	.word	0x24000cd8
 8002ae0:	40020088 	.word	0x40020088
 8002ae4:	58026000 	.word	0x58026000
 8002ae8:	24000d50 	.word	0x24000d50
 8002aec:	400204b8 	.word	0x400204b8

08002af0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b0b8      	sub	sp, #224	; 0xe0
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	605a      	str	r2, [r3, #4]
 8002b02:	609a      	str	r2, [r3, #8]
 8002b04:	60da      	str	r2, [r3, #12]
 8002b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b08:	f107 0310 	add.w	r3, r7, #16
 8002b0c:	22b8      	movs	r2, #184	; 0xb8
 8002b0e:	2100      	movs	r1, #0
 8002b10:	4618      	mov	r0, r3
 8002b12:	f014 fad9 	bl	80170c8 <memset>
  if(hfdcan->Instance==FDCAN3)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a26      	ldr	r2, [pc, #152]	; (8002bb4 <HAL_FDCAN_MspInit+0xc4>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d145      	bne.n	8002bac <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002b20:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002b24:	f04f 0300 	mov.w	r3, #0
 8002b28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002b2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002b30:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b32:	f107 0310 	add.w	r3, r7, #16
 8002b36:	4618      	mov	r0, r3
 8002b38:	f007 fe5e 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8002b42:	f7ff fedb 	bl	80028fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002b46:	4b1c      	ldr	r3, [pc, #112]	; (8002bb8 <HAL_FDCAN_MspInit+0xc8>)
 8002b48:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002b4c:	4a1a      	ldr	r2, [pc, #104]	; (8002bb8 <HAL_FDCAN_MspInit+0xc8>)
 8002b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b52:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002b56:	4b18      	ldr	r3, [pc, #96]	; (8002bb8 <HAL_FDCAN_MspInit+0xc8>)
 8002b58:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b64:	4b14      	ldr	r3, [pc, #80]	; (8002bb8 <HAL_FDCAN_MspInit+0xc8>)
 8002b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b6a:	4a13      	ldr	r2, [pc, #76]	; (8002bb8 <HAL_FDCAN_MspInit+0xc8>)
 8002b6c:	f043 0320 	orr.w	r3, r3, #32
 8002b70:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b74:	4b10      	ldr	r3, [pc, #64]	; (8002bb8 <HAL_FDCAN_MspInit+0xc8>)
 8002b76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	60bb      	str	r3, [r7, #8]
 8002b80:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b82:	23c0      	movs	r3, #192	; 0xc0
 8002b84:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b94:	2300      	movs	r3, #0
 8002b96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ba0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4805      	ldr	r0, [pc, #20]	; (8002bbc <HAL_FDCAN_MspInit+0xcc>)
 8002ba8:	f005 f838 	bl	8007c1c <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8002bac:	bf00      	nop
 8002bae:	37e0      	adds	r7, #224	; 0xe0
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	4000d400 	.word	0x4000d400
 8002bb8:	58024400 	.word	0x58024400
 8002bbc:	58021400 	.word	0x58021400

08002bc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b0b8      	sub	sp, #224	; 0xe0
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
 8002bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bd8:	f107 0310 	add.w	r3, r7, #16
 8002bdc:	22b8      	movs	r2, #184	; 0xb8
 8002bde:	2100      	movs	r1, #0
 8002be0:	4618      	mov	r0, r3
 8002be2:	f014 fa71 	bl	80170c8 <memset>
  if(hi2c->Instance==I2C2)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a2a      	ldr	r2, [pc, #168]	; (8002c94 <HAL_I2C_MspInit+0xd4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d14d      	bne.n	8002c8c <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002bf0:	f04f 0208 	mov.w	r2, #8
 8002bf4:	f04f 0300 	mov.w	r3, #0
 8002bf8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c02:	f107 0310 	add.w	r3, r7, #16
 8002c06:	4618      	mov	r0, r3
 8002c08:	f007 fdf6 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002c12:	f7ff fe73 	bl	80028fc <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c16:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_I2C_MspInit+0xd8>)
 8002c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c1c:	4a1e      	ldr	r2, [pc, #120]	; (8002c98 <HAL_I2C_MspInit+0xd8>)
 8002c1e:	f043 0320 	orr.w	r3, r3, #32
 8002c22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c26:	4b1c      	ldr	r3, [pc, #112]	; (8002c98 <HAL_I2C_MspInit+0xd8>)
 8002c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c2c:	f003 0320 	and.w	r3, r3, #32
 8002c30:	60fb      	str	r3, [r7, #12]
 8002c32:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c34:	2303      	movs	r3, #3
 8002c36:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c3a:	2312      	movs	r3, #18
 8002c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c46:	2300      	movs	r3, #0
 8002c48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c52:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c56:	4619      	mov	r1, r3
 8002c58:	4810      	ldr	r0, [pc, #64]	; (8002c9c <HAL_I2C_MspInit+0xdc>)
 8002c5a:	f004 ffdf 	bl	8007c1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	; (8002c98 <HAL_I2C_MspInit+0xd8>)
 8002c60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c64:	4a0c      	ldr	r2, [pc, #48]	; (8002c98 <HAL_I2C_MspInit+0xd8>)
 8002c66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c6a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <HAL_I2C_MspInit+0xd8>)
 8002c70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2101      	movs	r1, #1
 8002c80:	2021      	movs	r0, #33	; 0x21
 8002c82:	f002 fb5e 	bl	8005342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002c86:	2021      	movs	r0, #33	; 0x21
 8002c88:	f002 fb75 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c8c:	bf00      	nop
 8002c8e:	37e0      	adds	r7, #224	; 0xe0
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40005800 	.word	0x40005800
 8002c98:	58024400 	.word	0x58024400
 8002c9c:	58021400 	.word	0x58021400

08002ca0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b0ba      	sub	sp, #232	; 0xe8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
 8002cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cb8:	f107 0318 	add.w	r3, r7, #24
 8002cbc:	22b8      	movs	r2, #184	; 0xb8
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f014 fa01 	bl	80170c8 <memset>
  if(hsd->Instance==SDMMC2)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a5d      	ldr	r2, [pc, #372]	; (8002e40 <HAL_SD_MspInit+0x1a0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	f040 80b3 	bne.w	8002e38 <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002cd2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ce2:	f107 0318 	add.w	r3, r7, #24
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f007 fd86 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8002cf2:	f7ff fe03 	bl	80028fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 8002cf6:	4b53      	ldr	r3, [pc, #332]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002cf8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002cfc:	4a51      	ldr	r2, [pc, #324]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002cfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d02:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8002d06:	4b4f      	ldr	r3, [pc, #316]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002d0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d10:	617b      	str	r3, [r7, #20]
 8002d12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d14:	4b4b      	ldr	r3, [pc, #300]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d1a:	4a4a      	ldr	r2, [pc, #296]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d1c:	f043 0308 	orr.w	r3, r3, #8
 8002d20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d24:	4b47      	ldr	r3, [pc, #284]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d32:	4b44      	ldr	r3, [pc, #272]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d38:	4a42      	ldr	r2, [pc, #264]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d42:	4b40      	ldr	r3, [pc, #256]	; (8002e44 <HAL_SD_MspInit+0x1a4>)
 8002d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d50:	2340      	movs	r3, #64	; 0x40
 8002d52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d56:	2302      	movs	r3, #2
 8002d58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d62:	2303      	movs	r3, #3
 8002d64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002d68:	230b      	movs	r3, #11
 8002d6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d6e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002d72:	4619      	mov	r1, r3
 8002d74:	4834      	ldr	r0, [pc, #208]	; (8002e48 <HAL_SD_MspInit+0x1a8>)
 8002d76:	f004 ff51 	bl	8007c1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002d7a:	2380      	movs	r3, #128	; 0x80
 8002d7c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	2302      	movs	r3, #2
 8002d82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d86:	2301      	movs	r3, #1
 8002d88:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002d92:	230b      	movs	r3, #11
 8002d94:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d98:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	482a      	ldr	r0, [pc, #168]	; (8002e48 <HAL_SD_MspInit+0x1a8>)
 8002da0:	f004 ff3c 	bl	8007c1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002da4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002da8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002db2:	2301      	movs	r3, #1
 8002db4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db8:	2303      	movs	r3, #3
 8002dba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002dbe:	230b      	movs	r3, #11
 8002dc0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002dc4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4820      	ldr	r0, [pc, #128]	; (8002e4c <HAL_SD_MspInit+0x1ac>)
 8002dcc:	f004 ff26 	bl	8007c1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002dd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dd4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de4:	2303      	movs	r3, #3
 8002de6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002dea:	230b      	movs	r3, #11
 8002dec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002df0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002df4:	4619      	mov	r1, r3
 8002df6:	4815      	ldr	r0, [pc, #84]	; (8002e4c <HAL_SD_MspInit+0x1ac>)
 8002df8:	f004 ff10 	bl	8007c1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002dfc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e04:	2302      	movs	r3, #2
 8002e06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e10:	2303      	movs	r3, #3
 8002e12:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 8002e16:	230a      	movs	r3, #10
 8002e18:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e1c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e20:	4619      	mov	r1, r3
 8002e22:	480a      	ldr	r0, [pc, #40]	; (8002e4c <HAL_SD_MspInit+0x1ac>)
 8002e24:	f004 fefa 	bl	8007c1c <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	207c      	movs	r0, #124	; 0x7c
 8002e2e:	f002 fa88 	bl	8005342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 8002e32:	207c      	movs	r0, #124	; 0x7c
 8002e34:	f002 fa9f 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 8002e38:	bf00      	nop
 8002e3a:	37e8      	adds	r7, #232	; 0xe8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	48022400 	.word	0x48022400
 8002e44:	58024400 	.word	0x58024400
 8002e48:	58020c00 	.word	0x58020c00
 8002e4c:	58021800 	.word	0x58021800

08002e50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08e      	sub	sp, #56	; 0x38
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a4f      	ldr	r2, [pc, #316]	; (8002fac <HAL_SPI_MspInit+0x15c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d12e      	bne.n	8002ed0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e72:	4b4f      	ldr	r3, [pc, #316]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002e74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e78:	4a4d      	ldr	r2, [pc, #308]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002e7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e7e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002e82:	4b4b      	ldr	r3, [pc, #300]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e8c:	623b      	str	r3, [r7, #32]
 8002e8e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e90:	4b47      	ldr	r3, [pc, #284]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e96:	4a46      	ldr	r2, [pc, #280]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ea0:	4b43      	ldr	r3, [pc, #268]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	61fb      	str	r3, [r7, #28]
 8002eac:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002eae:	23e0      	movs	r3, #224	; 0xe0
 8002eb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ebe:	2305      	movs	r3, #5
 8002ec0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	483a      	ldr	r0, [pc, #232]	; (8002fb4 <HAL_SPI_MspInit+0x164>)
 8002eca:	f004 fea7 	bl	8007c1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002ece:	e068      	b.n	8002fa2 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a38      	ldr	r2, [pc, #224]	; (8002fb8 <HAL_SPI_MspInit+0x168>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d12f      	bne.n	8002f3a <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002eda:	4b35      	ldr	r3, [pc, #212]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002edc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ee0:	4a33      	ldr	r2, [pc, #204]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002ee2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ee6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002eea:	4b31      	ldr	r3, [pc, #196]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002eec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ef0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ef4:	61bb      	str	r3, [r7, #24]
 8002ef6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ef8:	4b2d      	ldr	r3, [pc, #180]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002efe:	4a2c      	ldr	r2, [pc, #176]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f00:	f043 0302 	orr.w	r3, r3, #2
 8002f04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f08:	4b29      	ldr	r3, [pc, #164]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	617b      	str	r3, [r7, #20]
 8002f14:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002f16:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002f1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f24:	2300      	movs	r3, #0
 8002f26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f28:	2305      	movs	r3, #5
 8002f2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f30:	4619      	mov	r1, r3
 8002f32:	4822      	ldr	r0, [pc, #136]	; (8002fbc <HAL_SPI_MspInit+0x16c>)
 8002f34:	f004 fe72 	bl	8007c1c <HAL_GPIO_Init>
}
 8002f38:	e033      	b.n	8002fa2 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a20      	ldr	r2, [pc, #128]	; (8002fc0 <HAL_SPI_MspInit+0x170>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d12e      	bne.n	8002fa2 <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002f44:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f4a:	4a19      	ldr	r2, [pc, #100]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f50:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f54:	4b16      	ldr	r3, [pc, #88]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f62:	4b13      	ldr	r3, [pc, #76]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f68:	4a11      	ldr	r2, [pc, #68]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f6a:	f043 0304 	orr.w	r3, r3, #4
 8002f6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f72:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <HAL_SPI_MspInit+0x160>)
 8002f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002f80:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f86:	2302      	movs	r3, #2
 8002f88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f92:	2306      	movs	r3, #6
 8002f94:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4809      	ldr	r0, [pc, #36]	; (8002fc4 <HAL_SPI_MspInit+0x174>)
 8002f9e:	f004 fe3d 	bl	8007c1c <HAL_GPIO_Init>
}
 8002fa2:	bf00      	nop
 8002fa4:	3738      	adds	r7, #56	; 0x38
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40013000 	.word	0x40013000
 8002fb0:	58024400 	.word	0x58024400
 8002fb4:	58020000 	.word	0x58020000
 8002fb8:	40003800 	.word	0x40003800
 8002fbc:	58020400 	.word	0x58020400
 8002fc0:	40003c00 	.word	0x40003c00
 8002fc4:	58020800 	.word	0x58020800

08002fc8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08c      	sub	sp, #48	; 0x30
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd0:	f107 031c 	add.w	r3, r7, #28
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	605a      	str	r2, [r3, #4]
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	60da      	str	r2, [r3, #12]
 8002fde:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe8:	d15d      	bne.n	80030a6 <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fea:	4b8e      	ldr	r3, [pc, #568]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 8002fec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ff0:	4a8c      	ldr	r2, [pc, #560]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002ffa:	4b8a      	ldr	r3, [pc, #552]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 8002ffc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003000:	f003 0301 	and.w	r3, r3, #1
 8003004:	61bb      	str	r3, [r7, #24]
 8003006:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003008:	4b86      	ldr	r3, [pc, #536]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 800300a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800300e:	4a85      	ldr	r2, [pc, #532]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 8003010:	f043 0301 	orr.w	r3, r3, #1
 8003014:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003018:	4b82      	ldr	r3, [pc, #520]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 800301a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	617b      	str	r3, [r7, #20]
 8003024:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003026:	2301      	movs	r3, #1
 8003028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003032:	2300      	movs	r3, #0
 8003034:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003036:	2301      	movs	r3, #1
 8003038:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800303a:	f107 031c 	add.w	r3, r7, #28
 800303e:	4619      	mov	r1, r3
 8003040:	4879      	ldr	r0, [pc, #484]	; (8003228 <HAL_TIM_PWM_MspInit+0x260>)
 8003042:	f004 fdeb 	bl	8007c1c <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8003046:	4b79      	ldr	r3, [pc, #484]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003048:	4a79      	ldr	r2, [pc, #484]	; (8003230 <HAL_TIM_PWM_MspInit+0x268>)
 800304a:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 800304c:	4b77      	ldr	r3, [pc, #476]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 800304e:	2214      	movs	r2, #20
 8003050:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003052:	4b76      	ldr	r3, [pc, #472]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003054:	2240      	movs	r2, #64	; 0x40
 8003056:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003058:	4b74      	ldr	r3, [pc, #464]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 800305a:	2200      	movs	r2, #0
 800305c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800305e:	4b73      	ldr	r3, [pc, #460]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003060:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003064:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003066:	4b71      	ldr	r3, [pc, #452]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003068:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800306c:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800306e:	4b6f      	ldr	r3, [pc, #444]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003070:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003074:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8003076:	4b6d      	ldr	r3, [pc, #436]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003078:	2200      	movs	r2, #0
 800307a:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800307c:	4b6b      	ldr	r3, [pc, #428]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 800307e:	2200      	movs	r2, #0
 8003080:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003082:	4b6a      	ldr	r3, [pc, #424]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 8003084:	2200      	movs	r2, #0
 8003086:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8003088:	4868      	ldr	r0, [pc, #416]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 800308a:	f002 f98f 	bl	80053ac <HAL_DMA_Init>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 8003094:	f7ff fc32 	bl	80028fc <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a64      	ldr	r2, [pc, #400]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 800309c:	62da      	str	r2, [r3, #44]	; 0x2c
 800309e:	4a63      	ldr	r2, [pc, #396]	; (800322c <HAL_TIM_PWM_MspInit+0x264>)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80030a4:	e119      	b.n	80032da <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a62      	ldr	r2, [pc, #392]	; (8003234 <HAL_TIM_PWM_MspInit+0x26c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d16d      	bne.n	800318c <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030b0:	4b5c      	ldr	r3, [pc, #368]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 80030b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030b6:	4a5b      	ldr	r2, [pc, #364]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 80030b8:	f043 0302 	orr.w	r3, r3, #2
 80030bc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030c0:	4b58      	ldr	r3, [pc, #352]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 80030c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 80030ce:	4b5a      	ldr	r3, [pc, #360]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030d0:	4a5a      	ldr	r2, [pc, #360]	; (800323c <HAL_TIM_PWM_MspInit+0x274>)
 80030d2:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80030d4:	4b58      	ldr	r3, [pc, #352]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030d6:	2218      	movs	r2, #24
 80030d8:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030da:	4b57      	ldr	r3, [pc, #348]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030dc:	2240      	movs	r2, #64	; 0x40
 80030de:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80030e0:	4b55      	ldr	r3, [pc, #340]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80030e6:	4b54      	ldr	r3, [pc, #336]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030ec:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030ee:	4b52      	ldr	r3, [pc, #328]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030f4:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030f6:	4b50      	ldr	r3, [pc, #320]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 80030f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030fc:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 80030fe:	4b4e      	ldr	r3, [pc, #312]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 8003100:	2200      	movs	r2, #0
 8003102:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003104:	4b4c      	ldr	r3, [pc, #304]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 8003106:	2200      	movs	r2, #0
 8003108:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800310a:	4b4b      	ldr	r3, [pc, #300]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 800310c:	2200      	movs	r2, #0
 800310e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8003110:	4849      	ldr	r0, [pc, #292]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 8003112:	f002 f94b 	bl	80053ac <HAL_DMA_Init>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 800311c:	f7ff fbee 	bl	80028fc <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a45      	ldr	r2, [pc, #276]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 8003124:	629a      	str	r2, [r3, #40]	; 0x28
 8003126:	4a44      	ldr	r2, [pc, #272]	; (8003238 <HAL_TIM_PWM_MspInit+0x270>)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 800312c:	4b44      	ldr	r3, [pc, #272]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 800312e:	4a45      	ldr	r2, [pc, #276]	; (8003244 <HAL_TIM_PWM_MspInit+0x27c>)
 8003130:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8003132:	4b43      	ldr	r3, [pc, #268]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003134:	2217      	movs	r2, #23
 8003136:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003138:	4b41      	ldr	r3, [pc, #260]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 800313a:	2240      	movs	r2, #64	; 0x40
 800313c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800313e:	4b40      	ldr	r3, [pc, #256]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003140:	2200      	movs	r2, #0
 8003142:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003144:	4b3e      	ldr	r3, [pc, #248]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003146:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800314a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800314c:	4b3c      	ldr	r3, [pc, #240]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 800314e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003152:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003154:	4b3a      	ldr	r3, [pc, #232]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003156:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800315a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 800315c:	4b38      	ldr	r3, [pc, #224]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 800315e:	2200      	movs	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003162:	4b37      	ldr	r3, [pc, #220]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003164:	2200      	movs	r2, #0
 8003166:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003168:	4b35      	ldr	r3, [pc, #212]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 800316a:	2200      	movs	r2, #0
 800316c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 800316e:	4834      	ldr	r0, [pc, #208]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003170:	f002 f91c 	bl	80053ac <HAL_DMA_Init>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 800317a:	f7ff fbbf 	bl	80028fc <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a2f      	ldr	r2, [pc, #188]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003182:	625a      	str	r2, [r3, #36]	; 0x24
 8003184:	4a2e      	ldr	r2, [pc, #184]	; (8003240 <HAL_TIM_PWM_MspInit+0x278>)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6393      	str	r3, [r2, #56]	; 0x38
}
 800318a:	e0a6      	b.n	80032da <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a2d      	ldr	r2, [pc, #180]	; (8003248 <HAL_TIM_PWM_MspInit+0x280>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d15e      	bne.n	8003254 <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003196:	4b23      	ldr	r3, [pc, #140]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 8003198:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800319c:	4a21      	ldr	r2, [pc, #132]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 800319e:	f043 0304 	orr.w	r3, r3, #4
 80031a2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80031a6:	4b1f      	ldr	r3, [pc, #124]	; (8003224 <HAL_TIM_PWM_MspInit+0x25c>)
 80031a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	60fb      	str	r3, [r7, #12]
 80031b2:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 80031b4:	4b25      	ldr	r3, [pc, #148]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031b6:	4a26      	ldr	r2, [pc, #152]	; (8003250 <HAL_TIM_PWM_MspInit+0x288>)
 80031b8:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 80031ba:	4b24      	ldr	r3, [pc, #144]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031bc:	221f      	movs	r2, #31
 80031be:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031c0:	4b22      	ldr	r3, [pc, #136]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031c2:	2240      	movs	r2, #64	; 0x40
 80031c4:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80031c6:	4b21      	ldr	r3, [pc, #132]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80031cc:	4b1f      	ldr	r3, [pc, #124]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031d2:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031d4:	4b1d      	ldr	r3, [pc, #116]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031da:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031dc:	4b1b      	ldr	r3, [pc, #108]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031e2:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 80031e4:	4b19      	ldr	r3, [pc, #100]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80031ea:	4b18      	ldr	r3, [pc, #96]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031f0:	4b16      	ldr	r3, [pc, #88]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80031f6:	4815      	ldr	r0, [pc, #84]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 80031f8:	f002 f8d8 	bl	80053ac <HAL_DMA_Init>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 8003202:	f7ff fb7b 	bl	80028fc <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a10      	ldr	r2, [pc, #64]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 800320a:	62da      	str	r2, [r3, #44]	; 0x2c
 800320c:	4a0f      	ldr	r2, [pc, #60]	; (800324c <HAL_TIM_PWM_MspInit+0x284>)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003212:	2200      	movs	r2, #0
 8003214:	2100      	movs	r1, #0
 8003216:	201e      	movs	r0, #30
 8003218:	f002 f893 	bl	8005342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800321c:	201e      	movs	r0, #30
 800321e:	f002 f8aa 	bl	8005376 <HAL_NVIC_EnableIRQ>
}
 8003222:	e05a      	b.n	80032da <HAL_TIM_PWM_MspInit+0x312>
 8003224:	58024400 	.word	0x58024400
 8003228:	58020000 	.word	0x58020000
 800322c:	2400124c 	.word	0x2400124c
 8003230:	40020028 	.word	0x40020028
 8003234:	40000400 	.word	0x40000400
 8003238:	240012c4 	.word	0x240012c4
 800323c:	40020058 	.word	0x40020058
 8003240:	2400133c 	.word	0x2400133c
 8003244:	40020070 	.word	0x40020070
 8003248:	40000800 	.word	0x40000800
 800324c:	240013b4 	.word	0x240013b4
 8003250:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a22      	ldr	r2, [pc, #136]	; (80032e4 <HAL_TIM_PWM_MspInit+0x31c>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d13d      	bne.n	80032da <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800325e:	4b22      	ldr	r3, [pc, #136]	; (80032e8 <HAL_TIM_PWM_MspInit+0x320>)
 8003260:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003264:	4a20      	ldr	r2, [pc, #128]	; (80032e8 <HAL_TIM_PWM_MspInit+0x320>)
 8003266:	f043 0308 	orr.w	r3, r3, #8
 800326a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800326e:	4b1e      	ldr	r3, [pc, #120]	; (80032e8 <HAL_TIM_PWM_MspInit+0x320>)
 8003270:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003274:	f003 0308 	and.w	r3, r3, #8
 8003278:	60bb      	str	r3, [r7, #8]
 800327a:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 800327c:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 800327e:	4a1c      	ldr	r2, [pc, #112]	; (80032f0 <HAL_TIM_PWM_MspInit+0x328>)
 8003280:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 8003282:	4b1a      	ldr	r3, [pc, #104]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 8003284:	223a      	movs	r2, #58	; 0x3a
 8003286:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003288:	4b18      	ldr	r3, [pc, #96]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 800328a:	2240      	movs	r2, #64	; 0x40
 800328c:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800328e:	4b17      	ldr	r3, [pc, #92]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 8003290:	2200      	movs	r2, #0
 8003292:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8003294:	4b15      	ldr	r3, [pc, #84]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 8003296:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800329a:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800329c:	4b13      	ldr	r3, [pc, #76]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 800329e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032a2:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80032a4:	4b11      	ldr	r3, [pc, #68]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80032aa:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 80032ac:	4b0f      	ldr	r3, [pc, #60]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80032b2:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80032b8:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 80032be:	480b      	ldr	r0, [pc, #44]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032c0:	f002 f874 	bl	80053ac <HAL_DMA_Init>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 80032ca:	f7ff fb17 	bl	80028fc <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a06      	ldr	r2, [pc, #24]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032d2:	631a      	str	r2, [r3, #48]	; 0x30
 80032d4:	4a05      	ldr	r2, [pc, #20]	; (80032ec <HAL_TIM_PWM_MspInit+0x324>)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80032da:	bf00      	nop
 80032dc:	3730      	adds	r7, #48	; 0x30
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	40000c00 	.word	0x40000c00
 80032e8:	58024400 	.word	0x58024400
 80032ec:	2400142c 	.word	0x2400142c
 80032f0:	40020040 	.word	0x40020040

080032f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a0b      	ldr	r2, [pc, #44]	; (8003330 <HAL_TIM_Base_MspInit+0x3c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d10e      	bne.n	8003324 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003306:	4b0b      	ldr	r3, [pc, #44]	; (8003334 <HAL_TIM_Base_MspInit+0x40>)
 8003308:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800330c:	4a09      	ldr	r2, [pc, #36]	; (8003334 <HAL_TIM_Base_MspInit+0x40>)
 800330e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003312:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003316:	4b07      	ldr	r3, [pc, #28]	; (8003334 <HAL_TIM_Base_MspInit+0x40>)
 8003318:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800331c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8003324:	bf00      	nop
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40001c00 	.word	0x40001c00
 8003334:	58024400 	.word	0x58024400

08003338 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08c      	sub	sp, #48	; 0x30
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003340:	f107 031c 	add.w	r3, r7, #28
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	605a      	str	r2, [r3, #4]
 800334a:	609a      	str	r2, [r3, #8]
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003358:	d120      	bne.n	800339c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800335a:	4b52      	ldr	r3, [pc, #328]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 800335c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003360:	4a50      	ldr	r2, [pc, #320]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 8003362:	f043 0302 	orr.w	r3, r3, #2
 8003366:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800336a:	4b4e      	ldr	r3, [pc, #312]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 800336c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	61bb      	str	r3, [r7, #24]
 8003376:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800337c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337e:	2302      	movs	r3, #2
 8003380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003382:	2302      	movs	r3, #2
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003386:	2300      	movs	r3, #0
 8003388:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800338a:	2301      	movs	r3, #1
 800338c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800338e:	f107 031c 	add.w	r3, r7, #28
 8003392:	4619      	mov	r1, r3
 8003394:	4844      	ldr	r0, [pc, #272]	; (80034a8 <HAL_TIM_MspPostInit+0x170>)
 8003396:	f004 fc41 	bl	8007c1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800339a:	e07f      	b.n	800349c <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a42      	ldr	r2, [pc, #264]	; (80034ac <HAL_TIM_MspPostInit+0x174>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d11f      	bne.n	80033e6 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033a6:	4b3f      	ldr	r3, [pc, #252]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 80033a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033ac:	4a3d      	ldr	r2, [pc, #244]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 80033ae:	f043 0302 	orr.w	r3, r3, #2
 80033b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033b6:	4b3b      	ldr	r3, [pc, #236]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 80033b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80033c4:	2330      	movs	r3, #48	; 0x30
 80033c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c8:	2302      	movs	r3, #2
 80033ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033cc:	2302      	movs	r3, #2
 80033ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d0:	2300      	movs	r3, #0
 80033d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033d4:	2302      	movs	r3, #2
 80033d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d8:	f107 031c 	add.w	r3, r7, #28
 80033dc:	4619      	mov	r1, r3
 80033de:	4832      	ldr	r0, [pc, #200]	; (80034a8 <HAL_TIM_MspPostInit+0x170>)
 80033e0:	f004 fc1c 	bl	8007c1c <HAL_GPIO_Init>
}
 80033e4:	e05a      	b.n	800349c <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a31      	ldr	r2, [pc, #196]	; (80034b0 <HAL_TIM_MspPostInit+0x178>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d131      	bne.n	8003454 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033f0:	4b2c      	ldr	r3, [pc, #176]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 80033f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033f6:	4a2b      	ldr	r2, [pc, #172]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 80033f8:	f043 0308 	orr.w	r3, r3, #8
 80033fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003400:	4b28      	ldr	r3, [pc, #160]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 8003402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800340e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8003412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341c:	2300      	movs	r3, #0
 800341e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003420:	2302      	movs	r3, #2
 8003422:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003424:	f107 031c 	add.w	r3, r7, #28
 8003428:	4619      	mov	r1, r3
 800342a:	4822      	ldr	r0, [pc, #136]	; (80034b4 <HAL_TIM_MspPostInit+0x17c>)
 800342c:	f004 fbf6 	bl	8007c1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003430:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	2302      	movs	r3, #2
 8003438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800343a:	2302      	movs	r3, #2
 800343c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343e:	2300      	movs	r3, #0
 8003440:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003442:	2302      	movs	r3, #2
 8003444:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003446:	f107 031c 	add.w	r3, r7, #28
 800344a:	4619      	mov	r1, r3
 800344c:	4819      	ldr	r0, [pc, #100]	; (80034b4 <HAL_TIM_MspPostInit+0x17c>)
 800344e:	f004 fbe5 	bl	8007c1c <HAL_GPIO_Init>
}
 8003452:	e023      	b.n	800349c <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a17      	ldr	r2, [pc, #92]	; (80034b8 <HAL_TIM_MspPostInit+0x180>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d11e      	bne.n	800349c <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800345e:	4b11      	ldr	r3, [pc, #68]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 8003460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003464:	4a0f      	ldr	r2, [pc, #60]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800346e:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <HAL_TIM_MspPostInit+0x16c>)
 8003470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800347c:	2308      	movs	r3, #8
 800347e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003480:	2302      	movs	r3, #2
 8003482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003484:	2302      	movs	r3, #2
 8003486:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003488:	2300      	movs	r3, #0
 800348a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800348c:	2302      	movs	r3, #2
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003490:	f107 031c 	add.w	r3, r7, #28
 8003494:	4619      	mov	r1, r3
 8003496:	4809      	ldr	r0, [pc, #36]	; (80034bc <HAL_TIM_MspPostInit+0x184>)
 8003498:	f004 fbc0 	bl	8007c1c <HAL_GPIO_Init>
}
 800349c:	bf00      	nop
 800349e:	3730      	adds	r7, #48	; 0x30
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	58024400 	.word	0x58024400
 80034a8:	58020400 	.word	0x58020400
 80034ac:	40000400 	.word	0x40000400
 80034b0:	40000800 	.word	0x40000800
 80034b4:	58020c00 	.word	0x58020c00
 80034b8:	40000c00 	.word	0x40000c00
 80034bc:	58020000 	.word	0x58020000

080034c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b0ba      	sub	sp, #232	; 0xe8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034d8:	f107 0318 	add.w	r3, r7, #24
 80034dc:	22b8      	movs	r2, #184	; 0xb8
 80034de:	2100      	movs	r1, #0
 80034e0:	4618      	mov	r0, r3
 80034e2:	f013 fdf1 	bl	80170c8 <memset>
  if(huart->Instance==UART4)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a4d      	ldr	r2, [pc, #308]	; (8003620 <HAL_UART_MspInit+0x160>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d147      	bne.n	8003580 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80034f0:	f04f 0202 	mov.w	r2, #2
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003502:	f107 0318 	add.w	r3, r7, #24
 8003506:	4618      	mov	r0, r3
 8003508:	f007 f976 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003512:	f7ff f9f3 	bl	80028fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003516:	4b43      	ldr	r3, [pc, #268]	; (8003624 <HAL_UART_MspInit+0x164>)
 8003518:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800351c:	4a41      	ldr	r2, [pc, #260]	; (8003624 <HAL_UART_MspInit+0x164>)
 800351e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003522:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003526:	4b3f      	ldr	r3, [pc, #252]	; (8003624 <HAL_UART_MspInit+0x164>)
 8003528:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800352c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003534:	4b3b      	ldr	r3, [pc, #236]	; (8003624 <HAL_UART_MspInit+0x164>)
 8003536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800353a:	4a3a      	ldr	r2, [pc, #232]	; (8003624 <HAL_UART_MspInit+0x164>)
 800353c:	f043 0302 	orr.w	r3, r3, #2
 8003540:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003544:	4b37      	ldr	r3, [pc, #220]	; (8003624 <HAL_UART_MspInit+0x164>)
 8003546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	613b      	str	r3, [r7, #16]
 8003550:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003552:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003556:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355a:	2302      	movs	r3, #2
 800355c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003560:	2300      	movs	r3, #0
 8003562:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003566:	2300      	movs	r3, #0
 8003568:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800356c:	2308      	movs	r3, #8
 800356e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003572:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003576:	4619      	mov	r1, r3
 8003578:	482b      	ldr	r0, [pc, #172]	; (8003628 <HAL_UART_MspInit+0x168>)
 800357a:	f004 fb4f 	bl	8007c1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800357e:	e04a      	b.n	8003616 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a29      	ldr	r2, [pc, #164]	; (800362c <HAL_UART_MspInit+0x16c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d145      	bne.n	8003616 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800358a:	f04f 0201 	mov.w	r2, #1
 800358e:	f04f 0300 	mov.w	r3, #0
 8003592:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003596:	2300      	movs	r3, #0
 8003598:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800359c:	f107 0318 	add.w	r3, r7, #24
 80035a0:	4618      	mov	r0, r3
 80035a2:	f007 f929 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 80035ac:	f7ff f9a6 	bl	80028fc <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80035b0:	4b1c      	ldr	r3, [pc, #112]	; (8003624 <HAL_UART_MspInit+0x164>)
 80035b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035b6:	4a1b      	ldr	r2, [pc, #108]	; (8003624 <HAL_UART_MspInit+0x164>)
 80035b8:	f043 0320 	orr.w	r3, r3, #32
 80035bc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80035c0:	4b18      	ldr	r3, [pc, #96]	; (8003624 <HAL_UART_MspInit+0x164>)
 80035c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	60fb      	str	r3, [r7, #12]
 80035cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ce:	4b15      	ldr	r3, [pc, #84]	; (8003624 <HAL_UART_MspInit+0x164>)
 80035d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035d4:	4a13      	ldr	r2, [pc, #76]	; (8003624 <HAL_UART_MspInit+0x164>)
 80035d6:	f043 0304 	orr.w	r3, r3, #4
 80035da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035de:	4b11      	ldr	r3, [pc, #68]	; (8003624 <HAL_UART_MspInit+0x164>)
 80035e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035ec:	23c0      	movs	r3, #192	; 0xc0
 80035ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f2:	2302      	movs	r3, #2
 80035f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f8:	2300      	movs	r3, #0
 80035fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035fe:	2300      	movs	r3, #0
 8003600:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003604:	2307      	movs	r3, #7
 8003606:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800360a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800360e:	4619      	mov	r1, r3
 8003610:	4807      	ldr	r0, [pc, #28]	; (8003630 <HAL_UART_MspInit+0x170>)
 8003612:	f004 fb03 	bl	8007c1c <HAL_GPIO_Init>
}
 8003616:	bf00      	nop
 8003618:	37e8      	adds	r7, #232	; 0xe8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40004c00 	.word	0x40004c00
 8003624:	58024400 	.word	0x58024400
 8003628:	58020400 	.word	0x58020400
 800362c:	40011400 	.word	0x40011400
 8003630:	58020800 	.word	0x58020800

08003634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003638:	e7fe      	b.n	8003638 <NMI_Handler+0x4>

0800363a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800363e:	e7fe      	b.n	800363e <HardFault_Handler+0x4>

08003640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003644:	e7fe      	b.n	8003644 <MemManage_Handler+0x4>

08003646 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003646:	b480      	push	{r7}
 8003648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800364a:	e7fe      	b.n	800364a <BusFault_Handler+0x4>

0800364c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003650:	e7fe      	b.n	8003650 <UsageFault_Handler+0x4>

08003652 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003652:	b480      	push	{r7}
 8003654:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003656:	bf00      	nop
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003664:	bf00      	nop
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800366e:	b480      	push	{r7}
 8003670:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003672:	bf00      	nop
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003680:	f000 f9ba 	bl	80039f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003684:	bf00      	nop
 8003686:	bd80      	pop	{r7, pc}

08003688 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 800368c:	4802      	ldr	r0, [pc, #8]	; (8003698 <DMA1_Stream0_IRQHandler+0x10>)
 800368e:	f002 fc4f 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	240013b4 	.word	0x240013b4

0800369c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 80036a0:	4802      	ldr	r0, [pc, #8]	; (80036ac <DMA1_Stream1_IRQHandler+0x10>)
 80036a2:	f002 fc45 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	2400124c 	.word	0x2400124c

080036b0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 80036b4:	4802      	ldr	r0, [pc, #8]	; (80036c0 <DMA1_Stream2_IRQHandler+0x10>)
 80036b6:	f002 fc3b 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	2400142c 	.word	0x2400142c

080036c4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80036c8:	4802      	ldr	r0, [pc, #8]	; (80036d4 <DMA1_Stream3_IRQHandler+0x10>)
 80036ca:	f002 fc31 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	240012c4 	.word	0x240012c4

080036d8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 80036dc:	4802      	ldr	r0, [pc, #8]	; (80036e8 <DMA1_Stream4_IRQHandler+0x10>)
 80036de:	f002 fc27 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80036e2:	bf00      	nop
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	2400133c 	.word	0x2400133c

080036ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80036f0:	4802      	ldr	r0, [pc, #8]	; (80036fc <DMA1_Stream5_IRQHandler+0x10>)
 80036f2:	f002 fc1d 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	24000cd8 	.word	0x24000cd8

08003700 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003704:	4802      	ldr	r0, [pc, #8]	; (8003710 <TIM4_IRQHandler+0x10>)
 8003706:	f00c fa59 	bl	800fbbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800370a:	bf00      	nop
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	24001168 	.word	0x24001168

08003714 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003718:	4802      	ldr	r0, [pc, #8]	; (8003724 <I2C2_EV_IRQHandler+0x10>)
 800371a:	f004 fce9 	bl	80080f0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800371e:	bf00      	nop
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	24000e68 	.word	0x24000e68

08003728 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800372c:	4802      	ldr	r0, [pc, #8]	; (8003738 <DMA2_Stream7_IRQHandler+0x10>)
 800372e:	f002 fbff 	bl	8005f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	24000d50 	.word	0x24000d50

0800373c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003740:	4802      	ldr	r0, [pc, #8]	; (800374c <OTG_HS_IRQHandler+0x10>)
 8003742:	f004 fedf 	bl	8008504 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003746:	bf00      	nop
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	24002ad0 	.word	0x24002ad0

08003750 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8003754:	4802      	ldr	r0, [pc, #8]	; (8003760 <SDMMC2_IRQHandler+0x10>)
 8003756:	f009 fea5 	bl	800d4a4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 800375a:	bf00      	nop
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	24000ebc 	.word	0x24000ebc

08003764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800376c:	4a14      	ldr	r2, [pc, #80]	; (80037c0 <_sbrk+0x5c>)
 800376e:	4b15      	ldr	r3, [pc, #84]	; (80037c4 <_sbrk+0x60>)
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003778:	4b13      	ldr	r3, [pc, #76]	; (80037c8 <_sbrk+0x64>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d102      	bne.n	8003786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003780:	4b11      	ldr	r3, [pc, #68]	; (80037c8 <_sbrk+0x64>)
 8003782:	4a12      	ldr	r2, [pc, #72]	; (80037cc <_sbrk+0x68>)
 8003784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003786:	4b10      	ldr	r3, [pc, #64]	; (80037c8 <_sbrk+0x64>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	429a      	cmp	r2, r3
 8003792:	d207      	bcs.n	80037a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003794:	f013 fca0 	bl	80170d8 <__errno>
 8003798:	4603      	mov	r3, r0
 800379a:	220c      	movs	r2, #12
 800379c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	e009      	b.n	80037b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037a4:	4b08      	ldr	r3, [pc, #32]	; (80037c8 <_sbrk+0x64>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037aa:	4b07      	ldr	r3, [pc, #28]	; (80037c8 <_sbrk+0x64>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4413      	add	r3, r2
 80037b2:	4a05      	ldr	r2, [pc, #20]	; (80037c8 <_sbrk+0x64>)
 80037b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037b6:	68fb      	ldr	r3, [r7, #12]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	24050000 	.word	0x24050000
 80037c4:	00000800 	.word	0x00000800
 80037c8:	240015cc 	.word	0x240015cc
 80037cc:	24003348 	.word	0x24003348

080037d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80037d4:	4b32      	ldr	r3, [pc, #200]	; (80038a0 <SystemInit+0xd0>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037da:	4a31      	ldr	r2, [pc, #196]	; (80038a0 <SystemInit+0xd0>)
 80037dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80037e4:	4b2f      	ldr	r3, [pc, #188]	; (80038a4 <SystemInit+0xd4>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 030f 	and.w	r3, r3, #15
 80037ec:	2b06      	cmp	r3, #6
 80037ee:	d807      	bhi.n	8003800 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80037f0:	4b2c      	ldr	r3, [pc, #176]	; (80038a4 <SystemInit+0xd4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f023 030f 	bic.w	r3, r3, #15
 80037f8:	4a2a      	ldr	r2, [pc, #168]	; (80038a4 <SystemInit+0xd4>)
 80037fa:	f043 0307 	orr.w	r3, r3, #7
 80037fe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003800:	4b29      	ldr	r3, [pc, #164]	; (80038a8 <SystemInit+0xd8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a28      	ldr	r2, [pc, #160]	; (80038a8 <SystemInit+0xd8>)
 8003806:	f043 0301 	orr.w	r3, r3, #1
 800380a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800380c:	4b26      	ldr	r3, [pc, #152]	; (80038a8 <SystemInit+0xd8>)
 800380e:	2200      	movs	r2, #0
 8003810:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003812:	4b25      	ldr	r3, [pc, #148]	; (80038a8 <SystemInit+0xd8>)
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	4924      	ldr	r1, [pc, #144]	; (80038a8 <SystemInit+0xd8>)
 8003818:	4b24      	ldr	r3, [pc, #144]	; (80038ac <SystemInit+0xdc>)
 800381a:	4013      	ands	r3, r2
 800381c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800381e:	4b21      	ldr	r3, [pc, #132]	; (80038a4 <SystemInit+0xd4>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800382a:	4b1e      	ldr	r3, [pc, #120]	; (80038a4 <SystemInit+0xd4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 030f 	bic.w	r3, r3, #15
 8003832:	4a1c      	ldr	r2, [pc, #112]	; (80038a4 <SystemInit+0xd4>)
 8003834:	f043 0307 	orr.w	r3, r3, #7
 8003838:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800383a:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <SystemInit+0xd8>)
 800383c:	2200      	movs	r2, #0
 800383e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003840:	4b19      	ldr	r3, [pc, #100]	; (80038a8 <SystemInit+0xd8>)
 8003842:	2200      	movs	r2, #0
 8003844:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003846:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <SystemInit+0xd8>)
 8003848:	2200      	movs	r2, #0
 800384a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800384c:	4b16      	ldr	r3, [pc, #88]	; (80038a8 <SystemInit+0xd8>)
 800384e:	4a18      	ldr	r2, [pc, #96]	; (80038b0 <SystemInit+0xe0>)
 8003850:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003852:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <SystemInit+0xd8>)
 8003854:	4a17      	ldr	r2, [pc, #92]	; (80038b4 <SystemInit+0xe4>)
 8003856:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003858:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <SystemInit+0xd8>)
 800385a:	4a17      	ldr	r2, [pc, #92]	; (80038b8 <SystemInit+0xe8>)
 800385c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800385e:	4b12      	ldr	r3, [pc, #72]	; (80038a8 <SystemInit+0xd8>)
 8003860:	2200      	movs	r2, #0
 8003862:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003864:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <SystemInit+0xd8>)
 8003866:	4a14      	ldr	r2, [pc, #80]	; (80038b8 <SystemInit+0xe8>)
 8003868:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800386a:	4b0f      	ldr	r3, [pc, #60]	; (80038a8 <SystemInit+0xd8>)
 800386c:	2200      	movs	r2, #0
 800386e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003870:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <SystemInit+0xd8>)
 8003872:	4a11      	ldr	r2, [pc, #68]	; (80038b8 <SystemInit+0xe8>)
 8003874:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003876:	4b0c      	ldr	r3, [pc, #48]	; (80038a8 <SystemInit+0xd8>)
 8003878:	2200      	movs	r2, #0
 800387a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800387c:	4b0a      	ldr	r3, [pc, #40]	; (80038a8 <SystemInit+0xd8>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a09      	ldr	r2, [pc, #36]	; (80038a8 <SystemInit+0xd8>)
 8003882:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003886:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003888:	4b07      	ldr	r3, [pc, #28]	; (80038a8 <SystemInit+0xd8>)
 800388a:	2200      	movs	r2, #0
 800388c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800388e:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <SystemInit+0xec>)
 8003890:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003894:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003896:	bf00      	nop
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	e000ed00 	.word	0xe000ed00
 80038a4:	52002000 	.word	0x52002000
 80038a8:	58024400 	.word	0x58024400
 80038ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80038b0:	02020200 	.word	0x02020200
 80038b4:	01ff0000 	.word	0x01ff0000
 80038b8:	01010280 	.word	0x01010280
 80038bc:	52004000 	.word	0x52004000

080038c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80038c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80038c4:	f7ff ff84 	bl	80037d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038c8:	480c      	ldr	r0, [pc, #48]	; (80038fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038ca:	490d      	ldr	r1, [pc, #52]	; (8003900 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038cc:	4a0d      	ldr	r2, [pc, #52]	; (8003904 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038d0:	e002      	b.n	80038d8 <LoopCopyDataInit>

080038d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038d6:	3304      	adds	r3, #4

080038d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038dc:	d3f9      	bcc.n	80038d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038de:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038e0:	4c0a      	ldr	r4, [pc, #40]	; (800390c <LoopFillZerobss+0x22>)
  movs r3, #0
 80038e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038e4:	e001      	b.n	80038ea <LoopFillZerobss>

080038e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038e8:	3204      	adds	r2, #4

080038ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038ec:	d3fb      	bcc.n	80038e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038ee:	f013 fbf9 	bl	80170e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038f2:	f7fd fd39 	bl	8001368 <main>
  bx  lr
 80038f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038f8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80038fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003900:	24000150 	.word	0x24000150
  ldr r2, =_sidata
 8003904:	080186c8 	.word	0x080186c8
  ldr r2, =_sbss
 8003908:	24000150 	.word	0x24000150
  ldr r4, =_ebss
 800390c:	24003344 	.word	0x24003344

08003910 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003910:	e7fe      	b.n	8003910 <ADC3_IRQHandler>
	...

08003914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800391a:	2003      	movs	r0, #3
 800391c:	f001 fd06 	bl	800532c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003920:	f006 fd94 	bl	800a44c <HAL_RCC_GetSysClockFreq>
 8003924:	4602      	mov	r2, r0
 8003926:	4b15      	ldr	r3, [pc, #84]	; (800397c <HAL_Init+0x68>)
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	0a1b      	lsrs	r3, r3, #8
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	4913      	ldr	r1, [pc, #76]	; (8003980 <HAL_Init+0x6c>)
 8003932:	5ccb      	ldrb	r3, [r1, r3]
 8003934:	f003 031f 	and.w	r3, r3, #31
 8003938:	fa22 f303 	lsr.w	r3, r2, r3
 800393c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800393e:	4b0f      	ldr	r3, [pc, #60]	; (800397c <HAL_Init+0x68>)
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	f003 030f 	and.w	r3, r3, #15
 8003946:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <HAL_Init+0x6c>)
 8003948:	5cd3      	ldrb	r3, [r2, r3]
 800394a:	f003 031f 	and.w	r3, r3, #31
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	fa22 f303 	lsr.w	r3, r2, r3
 8003954:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <HAL_Init+0x70>)
 8003956:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003958:	4a0b      	ldr	r2, [pc, #44]	; (8003988 <HAL_Init+0x74>)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800395e:	200f      	movs	r0, #15
 8003960:	f000 f814 	bl	800398c <HAL_InitTick>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e002      	b.n	8003974 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800396e:	f7fe ffcb 	bl	8002908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	58024400 	.word	0x58024400
 8003980:	08018514 	.word	0x08018514
 8003984:	24000004 	.word	0x24000004
 8003988:	24000000 	.word	0x24000000

0800398c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003994:	4b15      	ldr	r3, [pc, #84]	; (80039ec <HAL_InitTick+0x60>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e021      	b.n	80039e4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80039a0:	4b13      	ldr	r3, [pc, #76]	; (80039f0 <HAL_InitTick+0x64>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4b11      	ldr	r3, [pc, #68]	; (80039ec <HAL_InitTick+0x60>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	4619      	mov	r1, r3
 80039aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80039b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b6:	4618      	mov	r0, r3
 80039b8:	f001 fceb 	bl	8005392 <HAL_SYSTICK_Config>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e00e      	b.n	80039e4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b0f      	cmp	r3, #15
 80039ca:	d80a      	bhi.n	80039e2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039cc:	2200      	movs	r2, #0
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	f04f 30ff 	mov.w	r0, #4294967295
 80039d4:	f001 fcb5 	bl	8005342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039d8:	4a06      	ldr	r2, [pc, #24]	; (80039f4 <HAL_InitTick+0x68>)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	e000      	b.n	80039e4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	2400000c 	.word	0x2400000c
 80039f0:	24000000 	.word	0x24000000
 80039f4:	24000008 	.word	0x24000008

080039f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039fc:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <HAL_IncTick+0x20>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <HAL_IncTick+0x24>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4413      	add	r3, r2
 8003a08:	4a04      	ldr	r2, [pc, #16]	; (8003a1c <HAL_IncTick+0x24>)
 8003a0a:	6013      	str	r3, [r2, #0]
}
 8003a0c:	bf00      	nop
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	2400000c 	.word	0x2400000c
 8003a1c:	240015d0 	.word	0x240015d0

08003a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return uwTick;
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <HAL_GetTick+0x14>)
 8003a26:	681b      	ldr	r3, [r3, #0]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	240015d0 	.word	0x240015d0

08003a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a40:	f7ff ffee 	bl	8003a20 <HAL_GetTick>
 8003a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a50:	d005      	beq.n	8003a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a52:	4b0a      	ldr	r3, [pc, #40]	; (8003a7c <HAL_Delay+0x44>)
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a5e:	bf00      	nop
 8003a60:	f7ff ffde 	bl	8003a20 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d8f7      	bhi.n	8003a60 <HAL_Delay+0x28>
  {
  }
}
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	2400000c 	.word	0x2400000c

08003a80 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003a8a:	4b07      	ldr	r3, [pc, #28]	; (8003aa8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	43db      	mvns	r3, r3
 8003a92:	401a      	ands	r2, r3
 8003a94:	4904      	ldr	r1, [pc, #16]	; (8003aa8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	604b      	str	r3, [r1, #4]
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	58000400 	.word	0x58000400

08003aac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	609a      	str	r2, [r3, #8]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
 8003ada:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	609a      	str	r2, [r3, #8]
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
 8003b20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3360      	adds	r3, #96	; 0x60
 8003b26:	461a      	mov	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4413      	add	r3, r2
 8003b2e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4a10      	ldr	r2, [pc, #64]	; (8003b74 <LL_ADC_SetOffset+0x60>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d10b      	bne.n	8003b50 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003b4e:	e00b      	b.n	8003b68 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	430b      	orrs	r3, r1
 8003b62:	431a      	orrs	r2, r3
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	601a      	str	r2, [r3, #0]
}
 8003b68:	bf00      	nop
 8003b6a:	371c      	adds	r7, #28
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	58026000 	.word	0x58026000

08003b78 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	3360      	adds	r3, #96	; 0x60
 8003b86:	461a      	mov	r2, r3
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3714      	adds	r7, #20
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	f003 031f 	and.w	r3, r3, #31
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	611a      	str	r2, [r3, #16]
}
 8003bca:	bf00      	nop
 8003bcc:	3714      	adds	r7, #20
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b087      	sub	sp, #28
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4a0c      	ldr	r2, [pc, #48]	; (8003c18 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d00e      	beq.n	8003c0a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	3360      	adds	r3, #96	; 0x60
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	4413      	add	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	431a      	orrs	r2, r3
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	601a      	str	r2, [r3, #0]
  }
}
 8003c0a:	bf00      	nop
 8003c0c:	371c      	adds	r7, #28
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	58026000 	.word	0x58026000

08003c1c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4a0c      	ldr	r2, [pc, #48]	; (8003c5c <LL_ADC_SetOffsetSaturation+0x40>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d10e      	bne.n	8003c4e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	3360      	adds	r3, #96	; 0x60
 8003c34:	461a      	mov	r2, r3
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	4413      	add	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	58026000 	.word	0x58026000

08003c60 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	4a0c      	ldr	r2, [pc, #48]	; (8003ca0 <LL_ADC_SetOffsetSign+0x40>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d10e      	bne.n	8003c92 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	3360      	adds	r3, #96	; 0x60
 8003c78:	461a      	mov	r2, r3
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8003c92:	bf00      	nop
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	58026000 	.word	0x58026000

08003ca4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b087      	sub	sp, #28
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	3360      	adds	r3, #96	; 0x60
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	4413      	add	r3, r2
 8003cbc:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a0c      	ldr	r2, [pc, #48]	; (8003cf4 <LL_ADC_SetOffsetState+0x50>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d108      	bne.n	8003cd8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	431a      	orrs	r2, r3
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8003cd6:	e007      	b.n	8003ce8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	601a      	str	r2, [r3, #0]
}
 8003ce8:	bf00      	nop
 8003cea:	371c      	adds	r7, #28
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	58026000 	.word	0x58026000

08003cf8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b087      	sub	sp, #28
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	3330      	adds	r3, #48	; 0x30
 8003d08:	461a      	mov	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	0a1b      	lsrs	r3, r3, #8
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	f003 030c 	and.w	r3, r3, #12
 8003d14:	4413      	add	r3, r2
 8003d16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	f003 031f 	and.w	r3, r3, #31
 8003d22:	211f      	movs	r1, #31
 8003d24:	fa01 f303 	lsl.w	r3, r1, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	401a      	ands	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	0e9b      	lsrs	r3, r3, #26
 8003d30:	f003 011f 	and.w	r1, r3, #31
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f003 031f 	and.w	r3, r3, #31
 8003d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003d44:	bf00      	nop
 8003d46:	371c      	adds	r7, #28
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	3314      	adds	r3, #20
 8003d60:	461a      	mov	r2, r3
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	0e5b      	lsrs	r3, r3, #25
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	4413      	add	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	0d1b      	lsrs	r3, r3, #20
 8003d78:	f003 031f 	and.w	r3, r3, #31
 8003d7c:	2107      	movs	r1, #7
 8003d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d82:	43db      	mvns	r3, r3
 8003d84:	401a      	ands	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	0d1b      	lsrs	r3, r3, #20
 8003d8a:	f003 031f 	and.w	r3, r3, #31
 8003d8e:	6879      	ldr	r1, [r7, #4]
 8003d90:	fa01 f303 	lsl.w	r3, r1, r3
 8003d94:	431a      	orrs	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003d9a:	bf00      	nop
 8003d9c:	371c      	adds	r7, #28
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
	...

08003da8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4a1a      	ldr	r2, [pc, #104]	; (8003e20 <LL_ADC_SetChannelSingleDiff+0x78>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d115      	bne.n	8003de8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dc8:	43db      	mvns	r3, r3
 8003dca:	401a      	ands	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f003 0318 	and.w	r3, r3, #24
 8003dd2:	4914      	ldr	r1, [pc, #80]	; (8003e24 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003dd4:	40d9      	lsrs	r1, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	400b      	ands	r3, r1
 8003dda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dde:	431a      	orrs	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003de6:	e014      	b.n	8003e12 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003df4:	43db      	mvns	r3, r3
 8003df6:	401a      	ands	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f003 0318 	and.w	r3, r3, #24
 8003dfe:	4909      	ldr	r1, [pc, #36]	; (8003e24 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003e00:	40d9      	lsrs	r1, r3
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	400b      	ands	r3, r1
 8003e06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003e12:	bf00      	nop
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	58026000 	.word	0x58026000
 8003e24:	000fffff 	.word	0x000fffff

08003e28 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003e36:	4013      	ands	r3, r2
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	6093      	str	r3, [r2, #8]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	5fffffc0 	.word	0x5fffffc0

08003e4c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e60:	d101      	bne.n	8003e66 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	4b05      	ldr	r3, [pc, #20]	; (8003e98 <LL_ADC_EnableInternalRegulator+0x24>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	6fffffc0 	.word	0x6fffffc0

08003e9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003eb0:	d101      	bne.n	8003eb6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d101      	bne.n	8003edc <LL_ADC_IsEnabled+0x18>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e000      	b.n	8003ede <LL_ADC_IsEnabled+0x1a>
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d101      	bne.n	8003f02 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003efe:	2301      	movs	r3, #1
 8003f00:	e000      	b.n	8003f04 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 0308 	and.w	r3, r3, #8
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d101      	bne.n	8003f28 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003f24:	2301      	movs	r3, #1
 8003f26:	e000      	b.n	8003f2a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b089      	sub	sp, #36	; 0x24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f40:	2300      	movs	r3, #0
 8003f42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e1ee      	b.n	8004330 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d109      	bne.n	8003f74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fe fceb 	bl	800293c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7ff ff67 	bl	8003e4c <LL_ADC_IsDeepPowerDownEnabled>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d004      	beq.n	8003f8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff ff4d 	bl	8003e28 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff ff82 	bl	8003e9c <LL_ADC_IsInternalRegulatorEnabled>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d114      	bne.n	8003fc8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff ff66 	bl	8003e74 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003fa8:	4b8e      	ldr	r3, [pc, #568]	; (80041e4 <HAL_ADC_Init+0x2ac>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	099b      	lsrs	r3, r3, #6
 8003fae:	4a8e      	ldr	r2, [pc, #568]	; (80041e8 <HAL_ADC_Init+0x2b0>)
 8003fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb4:	099b      	lsrs	r3, r3, #6
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003fba:	e002      	b.n	8003fc2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1f9      	bne.n	8003fbc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7ff ff65 	bl	8003e9c <LL_ADC_IsInternalRegulatorEnabled>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10d      	bne.n	8003ff4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fdc:	f043 0210 	orr.w	r2, r3, #16
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fe8:	f043 0201 	orr.w	r2, r3, #1
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff76 	bl	8003eea <LL_ADC_REG_IsConversionOngoing>
 8003ffe:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004004:	f003 0310 	and.w	r3, r3, #16
 8004008:	2b00      	cmp	r3, #0
 800400a:	f040 8188 	bne.w	800431e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	2b00      	cmp	r3, #0
 8004012:	f040 8184 	bne.w	800431e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800401a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800401e:	f043 0202 	orr.w	r2, r3, #2
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff ff4a 	bl	8003ec4 <LL_ADC_IsEnabled>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d136      	bne.n	80040a4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a6c      	ldr	r2, [pc, #432]	; (80041ec <HAL_ADC_Init+0x2b4>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d004      	beq.n	800404a <HAL_ADC_Init+0x112>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a6a      	ldr	r2, [pc, #424]	; (80041f0 <HAL_ADC_Init+0x2b8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d10e      	bne.n	8004068 <HAL_ADC_Init+0x130>
 800404a:	4868      	ldr	r0, [pc, #416]	; (80041ec <HAL_ADC_Init+0x2b4>)
 800404c:	f7ff ff3a 	bl	8003ec4 <LL_ADC_IsEnabled>
 8004050:	4604      	mov	r4, r0
 8004052:	4867      	ldr	r0, [pc, #412]	; (80041f0 <HAL_ADC_Init+0x2b8>)
 8004054:	f7ff ff36 	bl	8003ec4 <LL_ADC_IsEnabled>
 8004058:	4603      	mov	r3, r0
 800405a:	4323      	orrs	r3, r4
 800405c:	2b00      	cmp	r3, #0
 800405e:	bf0c      	ite	eq
 8004060:	2301      	moveq	r3, #1
 8004062:	2300      	movne	r3, #0
 8004064:	b2db      	uxtb	r3, r3
 8004066:	e008      	b.n	800407a <HAL_ADC_Init+0x142>
 8004068:	4862      	ldr	r0, [pc, #392]	; (80041f4 <HAL_ADC_Init+0x2bc>)
 800406a:	f7ff ff2b 	bl	8003ec4 <LL_ADC_IsEnabled>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	bf0c      	ite	eq
 8004074:	2301      	moveq	r3, #1
 8004076:	2300      	movne	r3, #0
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d012      	beq.n	80040a4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a5a      	ldr	r2, [pc, #360]	; (80041ec <HAL_ADC_Init+0x2b4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d004      	beq.n	8004092 <HAL_ADC_Init+0x15a>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a58      	ldr	r2, [pc, #352]	; (80041f0 <HAL_ADC_Init+0x2b8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d101      	bne.n	8004096 <HAL_ADC_Init+0x15e>
 8004092:	4a59      	ldr	r2, [pc, #356]	; (80041f8 <HAL_ADC_Init+0x2c0>)
 8004094:	e000      	b.n	8004098 <HAL_ADC_Init+0x160>
 8004096:	4a59      	ldr	r2, [pc, #356]	; (80041fc <HAL_ADC_Init+0x2c4>)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4619      	mov	r1, r3
 800409e:	4610      	mov	r0, r2
 80040a0:	f7ff fd04 	bl	8003aac <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a52      	ldr	r2, [pc, #328]	; (80041f4 <HAL_ADC_Init+0x2bc>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d129      	bne.n	8004102 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	7e5b      	ldrb	r3, [r3, #25]
 80040b2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80040b8:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80040be:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d013      	beq.n	80040f0 <HAL_ADC_Init+0x1b8>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b0c      	cmp	r3, #12
 80040ce:	d00d      	beq.n	80040ec <HAL_ADC_Init+0x1b4>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b1c      	cmp	r3, #28
 80040d6:	d007      	beq.n	80040e8 <HAL_ADC_Init+0x1b0>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b18      	cmp	r3, #24
 80040de:	d101      	bne.n	80040e4 <HAL_ADC_Init+0x1ac>
 80040e0:	2318      	movs	r3, #24
 80040e2:	e006      	b.n	80040f2 <HAL_ADC_Init+0x1ba>
 80040e4:	2300      	movs	r3, #0
 80040e6:	e004      	b.n	80040f2 <HAL_ADC_Init+0x1ba>
 80040e8:	2310      	movs	r3, #16
 80040ea:	e002      	b.n	80040f2 <HAL_ADC_Init+0x1ba>
 80040ec:	2308      	movs	r3, #8
 80040ee:	e000      	b.n	80040f2 <HAL_ADC_Init+0x1ba>
 80040f0:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80040f2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040fa:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80040fc:	4313      	orrs	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
 8004100:	e00e      	b.n	8004120 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	7e5b      	ldrb	r3, [r3, #25]
 8004106:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800410c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004112:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 3020 	ldrb.w	r3, [r3, #32]
 800411a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800411c:	4313      	orrs	r3, r2
 800411e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d106      	bne.n	8004138 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412e:	3b01      	subs	r3, #1
 8004130:	045b      	lsls	r3, r3, #17
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4313      	orrs	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413c:	2b00      	cmp	r3, #0
 800413e:	d009      	beq.n	8004154 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004144:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4313      	orrs	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a26      	ldr	r2, [pc, #152]	; (80041f4 <HAL_ADC_Init+0x2bc>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d115      	bne.n	800418a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	4b26      	ldr	r3, [pc, #152]	; (8004200 <HAL_ADC_Init+0x2c8>)
 8004166:	4013      	ands	r3, r2
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6812      	ldr	r2, [r2, #0]
 800416c:	69b9      	ldr	r1, [r7, #24]
 800416e:	430b      	orrs	r3, r1
 8004170:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	611a      	str	r2, [r3, #16]
 8004188:	e009      	b.n	800419e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68da      	ldr	r2, [r3, #12]
 8004190:	4b1c      	ldr	r3, [pc, #112]	; (8004204 <HAL_ADC_Init+0x2cc>)
 8004192:	4013      	ands	r3, r2
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	69b9      	ldr	r1, [r7, #24]
 800419a:	430b      	orrs	r3, r1
 800419c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fea1 	bl	8003eea <LL_ADC_REG_IsConversionOngoing>
 80041a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff feae 	bl	8003f10 <LL_ADC_INJ_IsConversionOngoing>
 80041b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f040 808e 	bne.w	80042da <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f040 808a 	bne.w	80042da <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a0a      	ldr	r2, [pc, #40]	; (80041f4 <HAL_ADC_Init+0x2bc>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d11b      	bne.n	8004208 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	7e1b      	ldrb	r3, [r3, #24]
 80041d4:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80041dc:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80041de:	4313      	orrs	r3, r2
 80041e0:	61bb      	str	r3, [r7, #24]
 80041e2:	e018      	b.n	8004216 <HAL_ADC_Init+0x2de>
 80041e4:	24000000 	.word	0x24000000
 80041e8:	053e2d63 	.word	0x053e2d63
 80041ec:	40022000 	.word	0x40022000
 80041f0:	40022100 	.word	0x40022100
 80041f4:	58026000 	.word	0x58026000
 80041f8:	40022300 	.word	0x40022300
 80041fc:	58026300 	.word	0x58026300
 8004200:	fff04007 	.word	0xfff04007
 8004204:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	7e1b      	ldrb	r3, [r3, #24]
 800420c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 8004212:	4313      	orrs	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	4b46      	ldr	r3, [pc, #280]	; (8004338 <HAL_ADC_Init+0x400>)
 800421e:	4013      	ands	r3, r2
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	69b9      	ldr	r1, [r7, #24]
 8004226:	430b      	orrs	r3, r1
 8004228:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004230:	2b01      	cmp	r3, #1
 8004232:	d137      	bne.n	80042a4 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004238:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a3f      	ldr	r2, [pc, #252]	; (800433c <HAL_ADC_Init+0x404>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d116      	bne.n	8004272 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	4b3d      	ldr	r3, [pc, #244]	; (8004340 <HAL_ADC_Init+0x408>)
 800424c:	4013      	ands	r3, r2
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004256:	4311      	orrs	r1, r2
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800425c:	4311      	orrs	r1, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004262:	430a      	orrs	r2, r1
 8004264:	431a      	orrs	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	611a      	str	r2, [r3, #16]
 8004270:	e020      	b.n	80042b4 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691a      	ldr	r2, [r3, #16]
 8004278:	4b32      	ldr	r3, [pc, #200]	; (8004344 <HAL_ADC_Init+0x40c>)
 800427a:	4013      	ands	r3, r2
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004280:	3a01      	subs	r2, #1
 8004282:	0411      	lsls	r1, r2, #16
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004288:	4311      	orrs	r1, r2
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800428e:	4311      	orrs	r1, r2
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004294:	430a      	orrs	r2, r1
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0201 	orr.w	r2, r2, #1
 80042a0:	611a      	str	r2, [r3, #16]
 80042a2:	e007      	b.n	80042b4 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0201 	bic.w	r2, r2, #1
 80042b2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a1b      	ldr	r2, [pc, #108]	; (800433c <HAL_ADC_Init+0x404>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d002      	beq.n	80042da <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 fd63 	bl	8004da0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d10c      	bne.n	80042fc <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e8:	f023 010f 	bic.w	r1, r3, #15
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	1e5a      	subs	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	631a      	str	r2, [r3, #48]	; 0x30
 80042fa:	e007      	b.n	800430c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 020f 	bic.w	r2, r2, #15
 800430a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004310:	f023 0303 	bic.w	r3, r3, #3
 8004314:	f043 0201 	orr.w	r2, r3, #1
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	661a      	str	r2, [r3, #96]	; 0x60
 800431c:	e007      	b.n	800432e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004322:	f043 0210 	orr.w	r2, r3, #16
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800432e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3724      	adds	r7, #36	; 0x24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd90      	pop	{r4, r7, pc}
 8004338:	ffffbffc 	.word	0xffffbffc
 800433c:	58026000 	.word	0x58026000
 8004340:	fc00f81f 	.word	0xfc00f81f
 8004344:	fc00f81e 	.word	0xfc00f81e

08004348 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004348:	b590      	push	{r4, r7, lr}
 800434a:	b0b9      	sub	sp, #228	; 0xe4
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004352:	2300      	movs	r3, #0
 8004354:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004358:	2300      	movs	r3, #0
 800435a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004362:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	4aa9      	ldr	r2, [pc, #676]	; (8004610 <HAL_ADC_ConfigChannel+0x2c8>)
 800436a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004372:	2b01      	cmp	r3, #1
 8004374:	d102      	bne.n	800437c <HAL_ADC_ConfigChannel+0x34>
 8004376:	2302      	movs	r3, #2
 8004378:	f000 bcfa 	b.w	8004d70 <HAL_ADC_ConfigChannel+0xa28>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4618      	mov	r0, r3
 800438a:	f7ff fdae 	bl	8003eea <LL_ADC_REG_IsConversionOngoing>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	f040 84de 	bne.w	8004d52 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a9e      	ldr	r2, [pc, #632]	; (8004614 <HAL_ADC_ConfigChannel+0x2cc>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d033      	beq.n	8004408 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d108      	bne.n	80043be <HAL_ADC_ConfigChannel+0x76>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	0e9b      	lsrs	r3, r3, #26
 80043b2:	f003 031f 	and.w	r3, r3, #31
 80043b6:	2201      	movs	r2, #1
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	e01d      	b.n	80043fa <HAL_ADC_ConfigChannel+0xb2>
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043ca:	fa93 f3a3 	rbit	r3, r3
 80043ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80043d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80043da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 80043e2:	2320      	movs	r3, #32
 80043e4:	e004      	b.n	80043f0 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 80043e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80043ea:	fab3 f383 	clz	r3, r3
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	f003 031f 	and.w	r3, r3, #31
 80043f4:	2201      	movs	r2, #1
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6812      	ldr	r2, [r2, #0]
 80043fe:	69d1      	ldr	r1, [r2, #28]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	430b      	orrs	r3, r1
 8004406:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6818      	ldr	r0, [r3, #0]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	461a      	mov	r2, r3
 8004416:	f7ff fc6f 	bl	8003cf8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f7ff fd63 	bl	8003eea <LL_ADC_REG_IsConversionOngoing>
 8004424:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff fd6f 	bl	8003f10 <LL_ADC_INJ_IsConversionOngoing>
 8004432:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800443a:	2b00      	cmp	r3, #0
 800443c:	f040 8270 	bne.w	8004920 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004440:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004444:	2b00      	cmp	r3, #0
 8004446:	f040 826b 	bne.w	8004920 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	6819      	ldr	r1, [r3, #0]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	461a      	mov	r2, r3
 8004458:	f7ff fc7a 	bl	8003d50 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a6c      	ldr	r2, [pc, #432]	; (8004614 <HAL_ADC_ConfigChannel+0x2cc>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d10d      	bne.n	8004482 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	695a      	ldr	r2, [r3, #20]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	08db      	lsrs	r3, r3, #3
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	005b      	lsls	r3, r3, #1
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004480:	e032      	b.n	80044e8 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004482:	4b65      	ldr	r3, [pc, #404]	; (8004618 <HAL_ADC_ConfigChannel+0x2d0>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800448a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800448e:	d10b      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x160>
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	695a      	ldr	r2, [r3, #20]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	089b      	lsrs	r3, r3, #2
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	e01d      	b.n	80044e4 <HAL_ADC_ConfigChannel+0x19c>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f003 0310 	and.w	r3, r3, #16
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10b      	bne.n	80044ce <HAL_ADC_ConfigChannel+0x186>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	695a      	ldr	r2, [r3, #20]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	089b      	lsrs	r3, r3, #2
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	e00a      	b.n	80044e4 <HAL_ADC_ConfigChannel+0x19c>
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	695a      	ldr	r2, [r3, #20]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	089b      	lsrs	r3, r3, #2
 80044da:	f003 0304 	and.w	r3, r3, #4
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	d048      	beq.n	8004582 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6818      	ldr	r0, [r3, #0]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	6919      	ldr	r1, [r3, #16]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004500:	f7ff fb08 	bl	8003b14 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a42      	ldr	r2, [pc, #264]	; (8004614 <HAL_ADC_ConfigChannel+0x2cc>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d119      	bne.n	8004542 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6818      	ldr	r0, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6919      	ldr	r1, [r3, #16]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	69db      	ldr	r3, [r3, #28]
 800451a:	461a      	mov	r2, r3
 800451c:	f7ff fba0 	bl	8003c60 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	6919      	ldr	r1, [r3, #16]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d102      	bne.n	8004538 <HAL_ADC_ConfigChannel+0x1f0>
 8004532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004536:	e000      	b.n	800453a <HAL_ADC_ConfigChannel+0x1f2>
 8004538:	2300      	movs	r3, #0
 800453a:	461a      	mov	r2, r3
 800453c:	f7ff fb6e 	bl	8003c1c <LL_ADC_SetOffsetSaturation>
 8004540:	e1ee      	b.n	8004920 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6919      	ldr	r1, [r3, #16]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004550:	2b01      	cmp	r3, #1
 8004552:	d102      	bne.n	800455a <HAL_ADC_ConfigChannel+0x212>
 8004554:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004558:	e000      	b.n	800455c <HAL_ADC_ConfigChannel+0x214>
 800455a:	2300      	movs	r3, #0
 800455c:	461a      	mov	r2, r3
 800455e:	f7ff fb3b 	bl	8003bd8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6818      	ldr	r0, [r3, #0]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	6919      	ldr	r1, [r3, #16]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	7e1b      	ldrb	r3, [r3, #24]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d102      	bne.n	8004578 <HAL_ADC_ConfigChannel+0x230>
 8004572:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004576:	e000      	b.n	800457a <HAL_ADC_ConfigChannel+0x232>
 8004578:	2300      	movs	r3, #0
 800457a:	461a      	mov	r2, r3
 800457c:	f7ff fb12 	bl	8003ba4 <LL_ADC_SetDataRightShift>
 8004580:	e1ce      	b.n	8004920 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a23      	ldr	r2, [pc, #140]	; (8004614 <HAL_ADC_ConfigChannel+0x2cc>)
 8004588:	4293      	cmp	r3, r2
 800458a:	f040 8181 	bne.w	8004890 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff faef 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 800459a:	4603      	mov	r3, r0
 800459c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10a      	bne.n	80045ba <HAL_ADC_ConfigChannel+0x272>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2100      	movs	r1, #0
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff fae4 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 80045b0:	4603      	mov	r3, r0
 80045b2:	0e9b      	lsrs	r3, r3, #26
 80045b4:	f003 021f 	and.w	r2, r3, #31
 80045b8:	e01e      	b.n	80045f8 <HAL_ADC_ConfigChannel+0x2b0>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2100      	movs	r1, #0
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff fad9 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80045d0:	fa93 f3a3 	rbit	r3, r3
 80045d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 80045d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80045dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 80045e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 80045e8:	2320      	movs	r3, #32
 80045ea:	e004      	b.n	80045f6 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 80045ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045f0:	fab3 f383 	clz	r3, r3
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	461a      	mov	r2, r3
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10b      	bne.n	800461c <HAL_ADC_ConfigChannel+0x2d4>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0e9b      	lsrs	r3, r3, #26
 800460a:	f003 031f 	and.w	r3, r3, #31
 800460e:	e01e      	b.n	800464e <HAL_ADC_ConfigChannel+0x306>
 8004610:	47ff0000 	.word	0x47ff0000
 8004614:	58026000 	.word	0x58026000
 8004618:	5c001000 	.word	0x5c001000
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004628:	fa93 f3a3 	rbit	r3, r3
 800462c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004630:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004634:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004638:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d101      	bne.n	8004644 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8004640:	2320      	movs	r3, #32
 8004642:	e004      	b.n	800464e <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8004644:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004648:	fab3 f383 	clz	r3, r3
 800464c:	b2db      	uxtb	r3, r3
 800464e:	429a      	cmp	r2, r3
 8004650:	d106      	bne.n	8004660 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2200      	movs	r2, #0
 8004658:	2100      	movs	r1, #0
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff fb22 	bl	8003ca4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2101      	movs	r1, #1
 8004666:	4618      	mov	r0, r3
 8004668:	f7ff fa86 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 800466c:	4603      	mov	r3, r0
 800466e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10a      	bne.n	800468c <HAL_ADC_ConfigChannel+0x344>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2101      	movs	r1, #1
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff fa7b 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 8004682:	4603      	mov	r3, r0
 8004684:	0e9b      	lsrs	r3, r3, #26
 8004686:	f003 021f 	and.w	r2, r3, #31
 800468a:	e01e      	b.n	80046ca <HAL_ADC_ConfigChannel+0x382>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2101      	movs	r1, #1
 8004692:	4618      	mov	r0, r3
 8004694:	f7ff fa70 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 8004698:	4603      	mov	r3, r0
 800469a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80046a2:	fa93 f3a3 	rbit	r3, r3
 80046a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80046aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80046b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 80046ba:	2320      	movs	r3, #32
 80046bc:	e004      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 80046be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80046c2:	fab3 f383 	clz	r3, r3
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	461a      	mov	r2, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d105      	bne.n	80046e2 <HAL_ADC_ConfigChannel+0x39a>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	0e9b      	lsrs	r3, r3, #26
 80046dc:	f003 031f 	and.w	r3, r3, #31
 80046e0:	e018      	b.n	8004714 <HAL_ADC_ConfigChannel+0x3cc>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046ee:	fa93 f3a3 	rbit	r3, r3
 80046f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80046f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80046fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8004706:	2320      	movs	r3, #32
 8004708:	e004      	b.n	8004714 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 800470a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800470e:	fab3 f383 	clz	r3, r3
 8004712:	b2db      	uxtb	r3, r3
 8004714:	429a      	cmp	r2, r3
 8004716:	d106      	bne.n	8004726 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2200      	movs	r2, #0
 800471e:	2101      	movs	r1, #1
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff fabf 	bl	8003ca4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2102      	movs	r1, #2
 800472c:	4618      	mov	r0, r3
 800472e:	f7ff fa23 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 8004732:	4603      	mov	r3, r0
 8004734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10a      	bne.n	8004752 <HAL_ADC_ConfigChannel+0x40a>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2102      	movs	r1, #2
 8004742:	4618      	mov	r0, r3
 8004744:	f7ff fa18 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 8004748:	4603      	mov	r3, r0
 800474a:	0e9b      	lsrs	r3, r3, #26
 800474c:	f003 021f 	and.w	r2, r3, #31
 8004750:	e01e      	b.n	8004790 <HAL_ADC_ConfigChannel+0x448>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2102      	movs	r1, #2
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff fa0d 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 800475e:	4603      	mov	r3, r0
 8004760:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004764:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004768:	fa93 f3a3 	rbit	r3, r3
 800476c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004770:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004774:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004778:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8004780:	2320      	movs	r3, #32
 8004782:	e004      	b.n	800478e <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8004784:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004788:	fab3 f383 	clz	r3, r3
 800478c:	b2db      	uxtb	r3, r3
 800478e:	461a      	mov	r2, r3
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004798:	2b00      	cmp	r3, #0
 800479a:	d105      	bne.n	80047a8 <HAL_ADC_ConfigChannel+0x460>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	0e9b      	lsrs	r3, r3, #26
 80047a2:	f003 031f 	and.w	r3, r3, #31
 80047a6:	e014      	b.n	80047d2 <HAL_ADC_ConfigChannel+0x48a>
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80047b0:	fa93 f3a3 	rbit	r3, r3
 80047b4:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80047b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80047bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 80047c4:	2320      	movs	r3, #32
 80047c6:	e004      	b.n	80047d2 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80047c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047cc:	fab3 f383 	clz	r3, r3
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d106      	bne.n	80047e4 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2200      	movs	r2, #0
 80047dc:	2102      	movs	r1, #2
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff fa60 	bl	8003ca4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2103      	movs	r1, #3
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff f9c4 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10a      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x4c8>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2103      	movs	r1, #3
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff f9b9 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 8004806:	4603      	mov	r3, r0
 8004808:	0e9b      	lsrs	r3, r3, #26
 800480a:	f003 021f 	and.w	r2, r3, #31
 800480e:	e017      	b.n	8004840 <HAL_ADC_ConfigChannel+0x4f8>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2103      	movs	r1, #3
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff f9ae 	bl	8003b78 <LL_ADC_GetOffsetChannel>
 800481c:	4603      	mov	r3, r0
 800481e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004820:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004822:	fa93 f3a3 	rbit	r3, r3
 8004826:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004828:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800482a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800482c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004832:	2320      	movs	r3, #32
 8004834:	e003      	b.n	800483e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004836:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004838:	fab3 f383 	clz	r3, r3
 800483c:	b2db      	uxtb	r3, r3
 800483e:	461a      	mov	r2, r3
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004848:	2b00      	cmp	r3, #0
 800484a:	d105      	bne.n	8004858 <HAL_ADC_ConfigChannel+0x510>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	0e9b      	lsrs	r3, r3, #26
 8004852:	f003 031f 	and.w	r3, r3, #31
 8004856:	e011      	b.n	800487c <HAL_ADC_ConfigChannel+0x534>
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004860:	fa93 f3a3 	rbit	r3, r3
 8004864:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004866:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004868:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800486a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8004870:	2320      	movs	r3, #32
 8004872:	e003      	b.n	800487c <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8004874:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004876:	fab3 f383 	clz	r3, r3
 800487a:	b2db      	uxtb	r3, r3
 800487c:	429a      	cmp	r2, r3
 800487e:	d14f      	bne.n	8004920 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2200      	movs	r2, #0
 8004886:	2103      	movs	r1, #3
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff fa0b 	bl	8003ca4 <LL_ADC_SetOffsetState>
 800488e:	e047      	b.n	8004920 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004896:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	069b      	lsls	r3, r3, #26
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d107      	bne.n	80048b4 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80048b2:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	069b      	lsls	r3, r3, #26
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d107      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80048d6:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	069b      	lsls	r3, r3, #26
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d107      	bne.n	80048fc <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80048fa:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004902:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	069b      	lsls	r3, r3, #26
 800490c:	429a      	cmp	r2, r3
 800490e:	d107      	bne.n	8004920 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800491e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff facd 	bl	8003ec4 <LL_ADC_IsEnabled>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	f040 8219 	bne.w	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	6819      	ldr	r1, [r3, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	461a      	mov	r2, r3
 8004940:	f7ff fa32 	bl	8003da8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	4aa1      	ldr	r2, [pc, #644]	; (8004bd0 <HAL_ADC_ConfigChannel+0x888>)
 800494a:	4293      	cmp	r3, r2
 800494c:	f040 812e 	bne.w	8004bac <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10b      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x630>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	0e9b      	lsrs	r3, r3, #26
 8004966:	3301      	adds	r3, #1
 8004968:	f003 031f 	and.w	r3, r3, #31
 800496c:	2b09      	cmp	r3, #9
 800496e:	bf94      	ite	ls
 8004970:	2301      	movls	r3, #1
 8004972:	2300      	movhi	r3, #0
 8004974:	b2db      	uxtb	r3, r3
 8004976:	e019      	b.n	80049ac <HAL_ADC_ConfigChannel+0x664>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004980:	fa93 f3a3 	rbit	r3, r3
 8004984:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004986:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004988:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800498a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8004990:	2320      	movs	r3, #32
 8004992:	e003      	b.n	800499c <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8004994:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004996:	fab3 f383 	clz	r3, r3
 800499a:	b2db      	uxtb	r3, r3
 800499c:	3301      	adds	r3, #1
 800499e:	f003 031f 	and.w	r3, r3, #31
 80049a2:	2b09      	cmp	r3, #9
 80049a4:	bf94      	ite	ls
 80049a6:	2301      	movls	r3, #1
 80049a8:	2300      	movhi	r3, #0
 80049aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d079      	beq.n	8004aa4 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d107      	bne.n	80049cc <HAL_ADC_ConfigChannel+0x684>
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	0e9b      	lsrs	r3, r3, #26
 80049c2:	3301      	adds	r3, #1
 80049c4:	069b      	lsls	r3, r3, #26
 80049c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049ca:	e015      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x6b0>
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049d4:	fa93 f3a3 	rbit	r3, r3
 80049d8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80049da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049dc:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80049de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 80049e4:	2320      	movs	r3, #32
 80049e6:	e003      	b.n	80049f0 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 80049e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049ea:	fab3 f383 	clz	r3, r3
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	3301      	adds	r3, #1
 80049f2:	069b      	lsls	r3, r3, #26
 80049f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d109      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x6d0>
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	0e9b      	lsrs	r3, r3, #26
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	f003 031f 	and.w	r3, r3, #31
 8004a10:	2101      	movs	r1, #1
 8004a12:	fa01 f303 	lsl.w	r3, r1, r3
 8004a16:	e017      	b.n	8004a48 <HAL_ADC_ConfigChannel+0x700>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a20:	fa93 f3a3 	rbit	r3, r3
 8004a24:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004a26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a28:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004a2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8004a30:	2320      	movs	r3, #32
 8004a32:	e003      	b.n	8004a3c <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8004a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a36:	fab3 f383 	clz	r3, r3
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f303 	lsl.w	r3, r1, r3
 8004a48:	ea42 0103 	orr.w	r1, r2, r3
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10a      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x726>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	0e9b      	lsrs	r3, r3, #26
 8004a5e:	3301      	adds	r3, #1
 8004a60:	f003 021f 	and.w	r2, r3, #31
 8004a64:	4613      	mov	r3, r2
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	4413      	add	r3, r2
 8004a6a:	051b      	lsls	r3, r3, #20
 8004a6c:	e018      	b.n	8004aa0 <HAL_ADC_ConfigChannel+0x758>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a76:	fa93 f3a3 	rbit	r3, r3
 8004a7a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8004a86:	2320      	movs	r3, #32
 8004a88:	e003      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8004a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8c:	fab3 f383 	clz	r3, r3
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	3301      	adds	r3, #1
 8004a94:	f003 021f 	and.w	r2, r3, #31
 8004a98:	4613      	mov	r3, r2
 8004a9a:	005b      	lsls	r3, r3, #1
 8004a9c:	4413      	add	r3, r2
 8004a9e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004aa0:	430b      	orrs	r3, r1
 8004aa2:	e07e      	b.n	8004ba2 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d107      	bne.n	8004ac0 <HAL_ADC_ConfigChannel+0x778>
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	0e9b      	lsrs	r3, r3, #26
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	069b      	lsls	r3, r3, #26
 8004aba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004abe:	e015      	b.n	8004aec <HAL_ADC_ConfigChannel+0x7a4>
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac8:	fa93 f3a3 	rbit	r3, r3
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8004ad8:	2320      	movs	r3, #32
 8004ada:	e003      	b.n	8004ae4 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8004adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ade:	fab3 f383 	clz	r3, r3
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	069b      	lsls	r3, r3, #26
 8004ae8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d109      	bne.n	8004b0c <HAL_ADC_ConfigChannel+0x7c4>
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	0e9b      	lsrs	r3, r3, #26
 8004afe:	3301      	adds	r3, #1
 8004b00:	f003 031f 	and.w	r3, r3, #31
 8004b04:	2101      	movs	r1, #1
 8004b06:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0a:	e017      	b.n	8004b3c <HAL_ADC_ConfigChannel+0x7f4>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	fa93 f3a3 	rbit	r3, r3
 8004b18:	61bb      	str	r3, [r7, #24]
  return result;
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8004b24:	2320      	movs	r3, #32
 8004b26:	e003      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	fab3 f383 	clz	r3, r3
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	3301      	adds	r3, #1
 8004b32:	f003 031f 	and.w	r3, r3, #31
 8004b36:	2101      	movs	r1, #1
 8004b38:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3c:	ea42 0103 	orr.w	r1, r2, r3
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10d      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x820>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	0e9b      	lsrs	r3, r3, #26
 8004b52:	3301      	adds	r3, #1
 8004b54:	f003 021f 	and.w	r2, r3, #31
 8004b58:	4613      	mov	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	4413      	add	r3, r2
 8004b5e:	3b1e      	subs	r3, #30
 8004b60:	051b      	lsls	r3, r3, #20
 8004b62:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b66:	e01b      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x858>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	fa93 f3a3 	rbit	r3, r3
 8004b74:	60fb      	str	r3, [r7, #12]
  return result;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8004b80:	2320      	movs	r3, #32
 8004b82:	e003      	b.n	8004b8c <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	fab3 f383 	clz	r3, r3
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	f003 021f 	and.w	r2, r3, #31
 8004b92:	4613      	mov	r3, r2
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	4413      	add	r3, r2
 8004b98:	3b1e      	subs	r3, #30
 8004b9a:	051b      	lsls	r3, r3, #20
 8004b9c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	6892      	ldr	r2, [r2, #8]
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	f7ff f8d2 	bl	8003d50 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f280 80d7 	bge.w	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a06      	ldr	r2, [pc, #24]	; (8004bd4 <HAL_ADC_ConfigChannel+0x88c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d004      	beq.n	8004bca <HAL_ADC_ConfigChannel+0x882>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a04      	ldr	r2, [pc, #16]	; (8004bd8 <HAL_ADC_ConfigChannel+0x890>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d10a      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x898>
 8004bca:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <HAL_ADC_ConfigChannel+0x894>)
 8004bcc:	e009      	b.n	8004be2 <HAL_ADC_ConfigChannel+0x89a>
 8004bce:	bf00      	nop
 8004bd0:	47ff0000 	.word	0x47ff0000
 8004bd4:	40022000 	.word	0x40022000
 8004bd8:	40022100 	.word	0x40022100
 8004bdc:	40022300 	.word	0x40022300
 8004be0:	4b65      	ldr	r3, [pc, #404]	; (8004d78 <HAL_ADC_ConfigChannel+0xa30>)
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7fe ff88 	bl	8003af8 <LL_ADC_GetCommonPathInternalCh>
 8004be8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a62      	ldr	r2, [pc, #392]	; (8004d7c <HAL_ADC_ConfigChannel+0xa34>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_ADC_ConfigChannel+0x8b8>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a61      	ldr	r2, [pc, #388]	; (8004d80 <HAL_ADC_ConfigChannel+0xa38>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d10e      	bne.n	8004c1e <HAL_ADC_ConfigChannel+0x8d6>
 8004c00:	485e      	ldr	r0, [pc, #376]	; (8004d7c <HAL_ADC_ConfigChannel+0xa34>)
 8004c02:	f7ff f95f 	bl	8003ec4 <LL_ADC_IsEnabled>
 8004c06:	4604      	mov	r4, r0
 8004c08:	485d      	ldr	r0, [pc, #372]	; (8004d80 <HAL_ADC_ConfigChannel+0xa38>)
 8004c0a:	f7ff f95b 	bl	8003ec4 <LL_ADC_IsEnabled>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4323      	orrs	r3, r4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bf0c      	ite	eq
 8004c16:	2301      	moveq	r3, #1
 8004c18:	2300      	movne	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	e008      	b.n	8004c30 <HAL_ADC_ConfigChannel+0x8e8>
 8004c1e:	4859      	ldr	r0, [pc, #356]	; (8004d84 <HAL_ADC_ConfigChannel+0xa3c>)
 8004c20:	f7ff f950 	bl	8003ec4 <LL_ADC_IsEnabled>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	bf0c      	ite	eq
 8004c2a:	2301      	moveq	r3, #1
 8004c2c:	2300      	movne	r3, #0
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8084 	beq.w	8004d3e <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a53      	ldr	r2, [pc, #332]	; (8004d88 <HAL_ADC_ConfigChannel+0xa40>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d132      	bne.n	8004ca6 <HAL_ADC_ConfigChannel+0x95e>
 8004c40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d12c      	bne.n	8004ca6 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a4c      	ldr	r2, [pc, #304]	; (8004d84 <HAL_ADC_ConfigChannel+0xa3c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	f040 8086 	bne.w	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a47      	ldr	r2, [pc, #284]	; (8004d7c <HAL_ADC_ConfigChannel+0xa34>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d004      	beq.n	8004c6c <HAL_ADC_ConfigChannel+0x924>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a46      	ldr	r2, [pc, #280]	; (8004d80 <HAL_ADC_ConfigChannel+0xa38>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d101      	bne.n	8004c70 <HAL_ADC_ConfigChannel+0x928>
 8004c6c:	4a47      	ldr	r2, [pc, #284]	; (8004d8c <HAL_ADC_ConfigChannel+0xa44>)
 8004c6e:	e000      	b.n	8004c72 <HAL_ADC_ConfigChannel+0x92a>
 8004c70:	4a41      	ldr	r2, [pc, #260]	; (8004d78 <HAL_ADC_ConfigChannel+0xa30>)
 8004c72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c76:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	f7fe ff28 	bl	8003ad2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c82:	4b43      	ldr	r3, [pc, #268]	; (8004d90 <HAL_ADC_ConfigChannel+0xa48>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	4a42      	ldr	r2, [pc, #264]	; (8004d94 <HAL_ADC_ConfigChannel+0xa4c>)
 8004c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8e:	099b      	lsrs	r3, r3, #6
 8004c90:	3301      	adds	r3, #1
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004c96:	e002      	b.n	8004c9e <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1f9      	bne.n	8004c98 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ca4:	e05e      	b.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a3b      	ldr	r2, [pc, #236]	; (8004d98 <HAL_ADC_ConfigChannel+0xa50>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d120      	bne.n	8004cf2 <HAL_ADC_ConfigChannel+0x9aa>
 8004cb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d11a      	bne.n	8004cf2 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a30      	ldr	r2, [pc, #192]	; (8004d84 <HAL_ADC_ConfigChannel+0xa3c>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d14e      	bne.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a2c      	ldr	r2, [pc, #176]	; (8004d7c <HAL_ADC_ConfigChannel+0xa34>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d004      	beq.n	8004cda <HAL_ADC_ConfigChannel+0x992>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a2a      	ldr	r2, [pc, #168]	; (8004d80 <HAL_ADC_ConfigChannel+0xa38>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d101      	bne.n	8004cde <HAL_ADC_ConfigChannel+0x996>
 8004cda:	4a2c      	ldr	r2, [pc, #176]	; (8004d8c <HAL_ADC_ConfigChannel+0xa44>)
 8004cdc:	e000      	b.n	8004ce0 <HAL_ADC_ConfigChannel+0x998>
 8004cde:	4a26      	ldr	r2, [pc, #152]	; (8004d78 <HAL_ADC_ConfigChannel+0xa30>)
 8004ce0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004ce4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ce8:	4619      	mov	r1, r3
 8004cea:	4610      	mov	r0, r2
 8004cec:	f7fe fef1 	bl	8003ad2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004cf0:	e038      	b.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a29      	ldr	r2, [pc, #164]	; (8004d9c <HAL_ADC_ConfigChannel+0xa54>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d133      	bne.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
 8004cfc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d12d      	bne.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a1d      	ldr	r2, [pc, #116]	; (8004d84 <HAL_ADC_ConfigChannel+0xa3c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d128      	bne.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a19      	ldr	r2, [pc, #100]	; (8004d7c <HAL_ADC_ConfigChannel+0xa34>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d004      	beq.n	8004d26 <HAL_ADC_ConfigChannel+0x9de>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a17      	ldr	r2, [pc, #92]	; (8004d80 <HAL_ADC_ConfigChannel+0xa38>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d101      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x9e2>
 8004d26:	4a19      	ldr	r2, [pc, #100]	; (8004d8c <HAL_ADC_ConfigChannel+0xa44>)
 8004d28:	e000      	b.n	8004d2c <HAL_ADC_ConfigChannel+0x9e4>
 8004d2a:	4a13      	ldr	r2, [pc, #76]	; (8004d78 <HAL_ADC_ConfigChannel+0xa30>)
 8004d2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d34:	4619      	mov	r1, r3
 8004d36:	4610      	mov	r0, r2
 8004d38:	f7fe fecb 	bl	8003ad2 <LL_ADC_SetCommonPathInternalCh>
 8004d3c:	e012      	b.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d42:	f043 0220 	orr.w	r2, r3, #32
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8004d50:	e008      	b.n	8004d64 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d56:	f043 0220 	orr.w	r2, r3, #32
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004d6c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	37e4      	adds	r7, #228	; 0xe4
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd90      	pop	{r4, r7, pc}
 8004d78:	58026300 	.word	0x58026300
 8004d7c:	40022000 	.word	0x40022000
 8004d80:	40022100 	.word	0x40022100
 8004d84:	58026000 	.word	0x58026000
 8004d88:	c7520000 	.word	0xc7520000
 8004d8c:	40022300 	.word	0x40022300
 8004d90:	24000000 	.word	0x24000000
 8004d94:	053e2d63 	.word	0x053e2d63
 8004d98:	c3210000 	.word	0xc3210000
 8004d9c:	cb840000 	.word	0xcb840000

08004da0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a6c      	ldr	r2, [pc, #432]	; (8004f60 <ADC_ConfigureBoostMode+0x1c0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d004      	beq.n	8004dbc <ADC_ConfigureBoostMode+0x1c>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a6b      	ldr	r2, [pc, #428]	; (8004f64 <ADC_ConfigureBoostMode+0x1c4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d109      	bne.n	8004dd0 <ADC_ConfigureBoostMode+0x30>
 8004dbc:	4b6a      	ldr	r3, [pc, #424]	; (8004f68 <ADC_ConfigureBoostMode+0x1c8>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	bf14      	ite	ne
 8004dc8:	2301      	movne	r3, #1
 8004dca:	2300      	moveq	r3, #0
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	e008      	b.n	8004de2 <ADC_ConfigureBoostMode+0x42>
 8004dd0:	4b66      	ldr	r3, [pc, #408]	; (8004f6c <ADC_ConfigureBoostMode+0x1cc>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	bf14      	ite	ne
 8004ddc:	2301      	movne	r3, #1
 8004dde:	2300      	moveq	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d01c      	beq.n	8004e20 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004de6:	f005 fcab 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 8004dea:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004df4:	d010      	beq.n	8004e18 <ADC_ConfigureBoostMode+0x78>
 8004df6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004dfa:	d873      	bhi.n	8004ee4 <ADC_ConfigureBoostMode+0x144>
 8004dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e00:	d002      	beq.n	8004e08 <ADC_ConfigureBoostMode+0x68>
 8004e02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e06:	d16d      	bne.n	8004ee4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	0c1b      	lsrs	r3, r3, #16
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e14:	60fb      	str	r3, [r7, #12]
        break;
 8004e16:	e068      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	60fb      	str	r3, [r7, #12]
        break;
 8004e1e:	e064      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004e20:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004e24:	f04f 0100 	mov.w	r1, #0
 8004e28:	f006 fe86 	bl	800bb38 <HAL_RCCEx_GetPeriphCLKFreq>
 8004e2c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004e36:	d051      	beq.n	8004edc <ADC_ConfigureBoostMode+0x13c>
 8004e38:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004e3c:	d854      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e3e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004e42:	d047      	beq.n	8004ed4 <ADC_ConfigureBoostMode+0x134>
 8004e44:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004e48:	d84e      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e4a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004e4e:	d03d      	beq.n	8004ecc <ADC_ConfigureBoostMode+0x12c>
 8004e50:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004e54:	d848      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e5a:	d033      	beq.n	8004ec4 <ADC_ConfigureBoostMode+0x124>
 8004e5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e60:	d842      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e62:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004e66:	d029      	beq.n	8004ebc <ADC_ConfigureBoostMode+0x11c>
 8004e68:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004e6c:	d83c      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e6e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004e72:	d01a      	beq.n	8004eaa <ADC_ConfigureBoostMode+0x10a>
 8004e74:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004e78:	d836      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e7a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e7e:	d014      	beq.n	8004eaa <ADC_ConfigureBoostMode+0x10a>
 8004e80:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e84:	d830      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e8a:	d00e      	beq.n	8004eaa <ADC_ConfigureBoostMode+0x10a>
 8004e8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e90:	d82a      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e92:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e96:	d008      	beq.n	8004eaa <ADC_ConfigureBoostMode+0x10a>
 8004e98:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e9c:	d824      	bhi.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
 8004e9e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004ea2:	d002      	beq.n	8004eaa <ADC_ConfigureBoostMode+0x10a>
 8004ea4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004ea8:	d11e      	bne.n	8004ee8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	0c9b      	lsrs	r3, r3, #18
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb8:	60fb      	str	r3, [r7, #12]
        break;
 8004eba:	e016      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	091b      	lsrs	r3, r3, #4
 8004ec0:	60fb      	str	r3, [r7, #12]
        break;
 8004ec2:	e012      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	095b      	lsrs	r3, r3, #5
 8004ec8:	60fb      	str	r3, [r7, #12]
        break;
 8004eca:	e00e      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	099b      	lsrs	r3, r3, #6
 8004ed0:	60fb      	str	r3, [r7, #12]
        break;
 8004ed2:	e00a      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	09db      	lsrs	r3, r3, #7
 8004ed8:	60fb      	str	r3, [r7, #12]
        break;
 8004eda:	e006      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	0a1b      	lsrs	r3, r3, #8
 8004ee0:	60fb      	str	r3, [r7, #12]
        break;
 8004ee2:	e002      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
        break;
 8004ee4:	bf00      	nop
 8004ee6:	e000      	b.n	8004eea <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004ee8:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	085b      	lsrs	r3, r3, #1
 8004eee:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4a1f      	ldr	r2, [pc, #124]	; (8004f70 <ADC_ConfigureBoostMode+0x1d0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d808      	bhi.n	8004f0a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004f06:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004f08:	e025      	b.n	8004f56 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	4a19      	ldr	r2, [pc, #100]	; (8004f74 <ADC_ConfigureBoostMode+0x1d4>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d80a      	bhi.n	8004f28 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f24:	609a      	str	r2, [r3, #8]
}
 8004f26:	e016      	b.n	8004f56 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	4a13      	ldr	r2, [pc, #76]	; (8004f78 <ADC_ConfigureBoostMode+0x1d8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d80a      	bhi.n	8004f46 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f42:	609a      	str	r2, [r3, #8]
}
 8004f44:	e007      	b.n	8004f56 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004f54:	609a      	str	r2, [r3, #8]
}
 8004f56:	bf00      	nop
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	40022000 	.word	0x40022000
 8004f64:	40022100 	.word	0x40022100
 8004f68:	40022300 	.word	0x40022300
 8004f6c:	58026300 	.word	0x58026300
 8004f70:	005f5e10 	.word	0x005f5e10
 8004f74:	00bebc20 	.word	0x00bebc20
 8004f78:	017d7840 	.word	0x017d7840

08004f7c <LL_ADC_IsEnabled>:
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d101      	bne.n	8004f94 <LL_ADC_IsEnabled+0x18>
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <LL_ADC_IsEnabled+0x1a>
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <LL_ADC_REG_IsConversionOngoing>:
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b083      	sub	sp, #12
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f003 0304 	and.w	r3, r3, #4
 8004fb2:	2b04      	cmp	r3, #4
 8004fb4:	d101      	bne.n	8004fba <LL_ADC_REG_IsConversionOngoing+0x18>
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e000      	b.n	8004fbc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004fc8:	b590      	push	{r4, r7, lr}
 8004fca:	b0a3      	sub	sp, #140	; 0x8c
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d101      	bne.n	8004fe6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e0c1      	b.n	800516a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a5e      	ldr	r2, [pc, #376]	; (8005174 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d102      	bne.n	8005006 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005000:	4b5d      	ldr	r3, [pc, #372]	; (8005178 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005002:	60fb      	str	r3, [r7, #12]
 8005004:	e001      	b.n	800500a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005006:	2300      	movs	r3, #0
 8005008:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10b      	bne.n	8005028 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005014:	f043 0220 	orr.w	r2, r3, #32
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e0a0      	b.n	800516a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4618      	mov	r0, r3
 800502c:	f7ff ffb9 	bl	8004fa2 <LL_ADC_REG_IsConversionOngoing>
 8005030:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff ffb2 	bl	8004fa2 <LL_ADC_REG_IsConversionOngoing>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	f040 8081 	bne.w	8005148 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005046:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800504a:	2b00      	cmp	r3, #0
 800504c:	d17c      	bne.n	8005148 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a48      	ldr	r2, [pc, #288]	; (8005174 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d004      	beq.n	8005062 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a46      	ldr	r2, [pc, #280]	; (8005178 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d101      	bne.n	8005066 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8005062:	4b46      	ldr	r3, [pc, #280]	; (800517c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005064:	e000      	b.n	8005068 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005066:	4b46      	ldr	r3, [pc, #280]	; (8005180 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005068:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d039      	beq.n	80050e6 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005072:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	431a      	orrs	r2, r3
 8005080:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005082:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a3a      	ldr	r2, [pc, #232]	; (8005174 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d004      	beq.n	8005098 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a39      	ldr	r2, [pc, #228]	; (8005178 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d10e      	bne.n	80050b6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005098:	4836      	ldr	r0, [pc, #216]	; (8005174 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800509a:	f7ff ff6f 	bl	8004f7c <LL_ADC_IsEnabled>
 800509e:	4604      	mov	r4, r0
 80050a0:	4835      	ldr	r0, [pc, #212]	; (8005178 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80050a2:	f7ff ff6b 	bl	8004f7c <LL_ADC_IsEnabled>
 80050a6:	4603      	mov	r3, r0
 80050a8:	4323      	orrs	r3, r4
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	bf0c      	ite	eq
 80050ae:	2301      	moveq	r3, #1
 80050b0:	2300      	movne	r3, #0
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	e008      	b.n	80050c8 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80050b6:	4833      	ldr	r0, [pc, #204]	; (8005184 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80050b8:	f7ff ff60 	bl	8004f7c <LL_ADC_IsEnabled>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	bf0c      	ite	eq
 80050c2:	2301      	moveq	r3, #1
 80050c4:	2300      	movne	r3, #0
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d047      	beq.n	800515c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80050cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050ce:	689a      	ldr	r2, [r3, #8]
 80050d0:	4b2d      	ldr	r3, [pc, #180]	; (8005188 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80050d2:	4013      	ands	r3, r2
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	6811      	ldr	r1, [r2, #0]
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	6892      	ldr	r2, [r2, #8]
 80050dc:	430a      	orrs	r2, r1
 80050de:	431a      	orrs	r2, r3
 80050e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050e2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050e4:	e03a      	b.n	800515c <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80050e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050f0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a1f      	ldr	r2, [pc, #124]	; (8005174 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d004      	beq.n	8005106 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a1d      	ldr	r2, [pc, #116]	; (8005178 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d10e      	bne.n	8005124 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8005106:	481b      	ldr	r0, [pc, #108]	; (8005174 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005108:	f7ff ff38 	bl	8004f7c <LL_ADC_IsEnabled>
 800510c:	4604      	mov	r4, r0
 800510e:	481a      	ldr	r0, [pc, #104]	; (8005178 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005110:	f7ff ff34 	bl	8004f7c <LL_ADC_IsEnabled>
 8005114:	4603      	mov	r3, r0
 8005116:	4323      	orrs	r3, r4
 8005118:	2b00      	cmp	r3, #0
 800511a:	bf0c      	ite	eq
 800511c:	2301      	moveq	r3, #1
 800511e:	2300      	movne	r3, #0
 8005120:	b2db      	uxtb	r3, r3
 8005122:	e008      	b.n	8005136 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8005124:	4817      	ldr	r0, [pc, #92]	; (8005184 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005126:	f7ff ff29 	bl	8004f7c <LL_ADC_IsEnabled>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	bf0c      	ite	eq
 8005130:	2301      	moveq	r3, #1
 8005132:	2300      	movne	r3, #0
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d010      	beq.n	800515c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800513a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800513c:	689a      	ldr	r2, [r3, #8]
 800513e:	4b12      	ldr	r3, [pc, #72]	; (8005188 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005140:	4013      	ands	r3, r2
 8005142:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005144:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005146:	e009      	b.n	800515c <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800514c:	f043 0220 	orr.w	r2, r3, #32
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800515a:	e000      	b.n	800515e <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800515c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005166:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800516a:	4618      	mov	r0, r3
 800516c:	378c      	adds	r7, #140	; 0x8c
 800516e:	46bd      	mov	sp, r7
 8005170:	bd90      	pop	{r4, r7, pc}
 8005172:	bf00      	nop
 8005174:	40022000 	.word	0x40022000
 8005178:	40022100 	.word	0x40022100
 800517c:	40022300 	.word	0x40022300
 8005180:	58026300 	.word	0x58026300
 8005184:	58026000 	.word	0x58026000
 8005188:	fffff0e0 	.word	0xfffff0e0

0800518c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800519c:	4b0b      	ldr	r3, [pc, #44]	; (80051cc <__NVIC_SetPriorityGrouping+0x40>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80051a8:	4013      	ands	r3, r2
 80051aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80051b4:	4b06      	ldr	r3, [pc, #24]	; (80051d0 <__NVIC_SetPriorityGrouping+0x44>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051ba:	4a04      	ldr	r2, [pc, #16]	; (80051cc <__NVIC_SetPriorityGrouping+0x40>)
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	60d3      	str	r3, [r2, #12]
}
 80051c0:	bf00      	nop
 80051c2:	3714      	adds	r7, #20
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	e000ed00 	.word	0xe000ed00
 80051d0:	05fa0000 	.word	0x05fa0000

080051d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051d8:	4b04      	ldr	r3, [pc, #16]	; (80051ec <__NVIC_GetPriorityGrouping+0x18>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	0a1b      	lsrs	r3, r3, #8
 80051de:	f003 0307 	and.w	r3, r3, #7
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	e000ed00 	.word	0xe000ed00

080051f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	4603      	mov	r3, r0
 80051f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	db0b      	blt.n	800521a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005202:	88fb      	ldrh	r3, [r7, #6]
 8005204:	f003 021f 	and.w	r2, r3, #31
 8005208:	4907      	ldr	r1, [pc, #28]	; (8005228 <__NVIC_EnableIRQ+0x38>)
 800520a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800520e:	095b      	lsrs	r3, r3, #5
 8005210:	2001      	movs	r0, #1
 8005212:	fa00 f202 	lsl.w	r2, r0, r2
 8005216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800521a:	bf00      	nop
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	e000e100 	.word	0xe000e100

0800522c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	4603      	mov	r3, r0
 8005234:	6039      	str	r1, [r7, #0]
 8005236:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800523c:	2b00      	cmp	r3, #0
 800523e:	db0a      	blt.n	8005256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	b2da      	uxtb	r2, r3
 8005244:	490c      	ldr	r1, [pc, #48]	; (8005278 <__NVIC_SetPriority+0x4c>)
 8005246:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800524a:	0112      	lsls	r2, r2, #4
 800524c:	b2d2      	uxtb	r2, r2
 800524e:	440b      	add	r3, r1
 8005250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005254:	e00a      	b.n	800526c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	b2da      	uxtb	r2, r3
 800525a:	4908      	ldr	r1, [pc, #32]	; (800527c <__NVIC_SetPriority+0x50>)
 800525c:	88fb      	ldrh	r3, [r7, #6]
 800525e:	f003 030f 	and.w	r3, r3, #15
 8005262:	3b04      	subs	r3, #4
 8005264:	0112      	lsls	r2, r2, #4
 8005266:	b2d2      	uxtb	r2, r2
 8005268:	440b      	add	r3, r1
 800526a:	761a      	strb	r2, [r3, #24]
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	e000e100 	.word	0xe000e100
 800527c:	e000ed00 	.word	0xe000ed00

08005280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005280:	b480      	push	{r7}
 8005282:	b089      	sub	sp, #36	; 0x24
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f1c3 0307 	rsb	r3, r3, #7
 800529a:	2b04      	cmp	r3, #4
 800529c:	bf28      	it	cs
 800529e:	2304      	movcs	r3, #4
 80052a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	3304      	adds	r3, #4
 80052a6:	2b06      	cmp	r3, #6
 80052a8:	d902      	bls.n	80052b0 <NVIC_EncodePriority+0x30>
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	3b03      	subs	r3, #3
 80052ae:	e000      	b.n	80052b2 <NVIC_EncodePriority+0x32>
 80052b0:	2300      	movs	r3, #0
 80052b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052b4:	f04f 32ff 	mov.w	r2, #4294967295
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	fa02 f303 	lsl.w	r3, r2, r3
 80052be:	43da      	mvns	r2, r3
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	401a      	ands	r2, r3
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052c8:	f04f 31ff 	mov.w	r1, #4294967295
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	fa01 f303 	lsl.w	r3, r1, r3
 80052d2:	43d9      	mvns	r1, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052d8:	4313      	orrs	r3, r2
         );
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3724      	adds	r7, #36	; 0x24
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
	...

080052e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052f8:	d301      	bcc.n	80052fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052fa:	2301      	movs	r3, #1
 80052fc:	e00f      	b.n	800531e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052fe:	4a0a      	ldr	r2, [pc, #40]	; (8005328 <SysTick_Config+0x40>)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	3b01      	subs	r3, #1
 8005304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005306:	210f      	movs	r1, #15
 8005308:	f04f 30ff 	mov.w	r0, #4294967295
 800530c:	f7ff ff8e 	bl	800522c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005310:	4b05      	ldr	r3, [pc, #20]	; (8005328 <SysTick_Config+0x40>)
 8005312:	2200      	movs	r2, #0
 8005314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005316:	4b04      	ldr	r3, [pc, #16]	; (8005328 <SysTick_Config+0x40>)
 8005318:	2207      	movs	r2, #7
 800531a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3708      	adds	r7, #8
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	e000e010 	.word	0xe000e010

0800532c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff ff29 	bl	800518c <__NVIC_SetPriorityGrouping>
}
 800533a:	bf00      	nop
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b086      	sub	sp, #24
 8005346:	af00      	add	r7, sp, #0
 8005348:	4603      	mov	r3, r0
 800534a:	60b9      	str	r1, [r7, #8]
 800534c:	607a      	str	r2, [r7, #4]
 800534e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005350:	f7ff ff40 	bl	80051d4 <__NVIC_GetPriorityGrouping>
 8005354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	68b9      	ldr	r1, [r7, #8]
 800535a:	6978      	ldr	r0, [r7, #20]
 800535c:	f7ff ff90 	bl	8005280 <NVIC_EncodePriority>
 8005360:	4602      	mov	r2, r0
 8005362:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005366:	4611      	mov	r1, r2
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff ff5f 	bl	800522c <__NVIC_SetPriority>
}
 800536e:	bf00      	nop
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b082      	sub	sp, #8
 800537a:	af00      	add	r7, sp, #0
 800537c:	4603      	mov	r3, r0
 800537e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005380:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff ff33 	bl	80051f0 <__NVIC_EnableIRQ>
}
 800538a:	bf00      	nop
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b082      	sub	sp, #8
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7ff ffa4 	bl	80052e8 <SysTick_Config>
 80053a0:	4603      	mov	r3, r0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3708      	adds	r7, #8
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
	...

080053ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80053b4:	f7fe fb34 	bl	8003a20 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d101      	bne.n	80053c4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e312      	b.n	80059ea <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a66      	ldr	r2, [pc, #408]	; (8005564 <HAL_DMA_Init+0x1b8>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d04a      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a65      	ldr	r2, [pc, #404]	; (8005568 <HAL_DMA_Init+0x1bc>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d045      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a63      	ldr	r2, [pc, #396]	; (800556c <HAL_DMA_Init+0x1c0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d040      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a62      	ldr	r2, [pc, #392]	; (8005570 <HAL_DMA_Init+0x1c4>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d03b      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a60      	ldr	r2, [pc, #384]	; (8005574 <HAL_DMA_Init+0x1c8>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d036      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a5f      	ldr	r2, [pc, #380]	; (8005578 <HAL_DMA_Init+0x1cc>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d031      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a5d      	ldr	r2, [pc, #372]	; (800557c <HAL_DMA_Init+0x1d0>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d02c      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a5c      	ldr	r2, [pc, #368]	; (8005580 <HAL_DMA_Init+0x1d4>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d027      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a5a      	ldr	r2, [pc, #360]	; (8005584 <HAL_DMA_Init+0x1d8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d022      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a59      	ldr	r2, [pc, #356]	; (8005588 <HAL_DMA_Init+0x1dc>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d01d      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a57      	ldr	r2, [pc, #348]	; (800558c <HAL_DMA_Init+0x1e0>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d018      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a56      	ldr	r2, [pc, #344]	; (8005590 <HAL_DMA_Init+0x1e4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d013      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a54      	ldr	r2, [pc, #336]	; (8005594 <HAL_DMA_Init+0x1e8>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00e      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a53      	ldr	r2, [pc, #332]	; (8005598 <HAL_DMA_Init+0x1ec>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d009      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a51      	ldr	r2, [pc, #324]	; (800559c <HAL_DMA_Init+0x1f0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d004      	beq.n	8005464 <HAL_DMA_Init+0xb8>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a50      	ldr	r2, [pc, #320]	; (80055a0 <HAL_DMA_Init+0x1f4>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d101      	bne.n	8005468 <HAL_DMA_Init+0xbc>
 8005464:	2301      	movs	r3, #1
 8005466:	e000      	b.n	800546a <HAL_DMA_Init+0xbe>
 8005468:	2300      	movs	r3, #0
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 813c 	beq.w	80056e8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a37      	ldr	r2, [pc, #220]	; (8005564 <HAL_DMA_Init+0x1b8>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d04a      	beq.n	8005520 <HAL_DMA_Init+0x174>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a36      	ldr	r2, [pc, #216]	; (8005568 <HAL_DMA_Init+0x1bc>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d045      	beq.n	8005520 <HAL_DMA_Init+0x174>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a34      	ldr	r2, [pc, #208]	; (800556c <HAL_DMA_Init+0x1c0>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d040      	beq.n	8005520 <HAL_DMA_Init+0x174>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a33      	ldr	r2, [pc, #204]	; (8005570 <HAL_DMA_Init+0x1c4>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d03b      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a31      	ldr	r2, [pc, #196]	; (8005574 <HAL_DMA_Init+0x1c8>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d036      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a30      	ldr	r2, [pc, #192]	; (8005578 <HAL_DMA_Init+0x1cc>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d031      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a2e      	ldr	r2, [pc, #184]	; (800557c <HAL_DMA_Init+0x1d0>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d02c      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a2d      	ldr	r2, [pc, #180]	; (8005580 <HAL_DMA_Init+0x1d4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d027      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a2b      	ldr	r2, [pc, #172]	; (8005584 <HAL_DMA_Init+0x1d8>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d022      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a2a      	ldr	r2, [pc, #168]	; (8005588 <HAL_DMA_Init+0x1dc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d01d      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a28      	ldr	r2, [pc, #160]	; (800558c <HAL_DMA_Init+0x1e0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d018      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a27      	ldr	r2, [pc, #156]	; (8005590 <HAL_DMA_Init+0x1e4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d013      	beq.n	8005520 <HAL_DMA_Init+0x174>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a25      	ldr	r2, [pc, #148]	; (8005594 <HAL_DMA_Init+0x1e8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d00e      	beq.n	8005520 <HAL_DMA_Init+0x174>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a24      	ldr	r2, [pc, #144]	; (8005598 <HAL_DMA_Init+0x1ec>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d009      	beq.n	8005520 <HAL_DMA_Init+0x174>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a22      	ldr	r2, [pc, #136]	; (800559c <HAL_DMA_Init+0x1f0>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d004      	beq.n	8005520 <HAL_DMA_Init+0x174>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a21      	ldr	r2, [pc, #132]	; (80055a0 <HAL_DMA_Init+0x1f4>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d108      	bne.n	8005532 <HAL_DMA_Init+0x186>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f022 0201 	bic.w	r2, r2, #1
 800552e:	601a      	str	r2, [r3, #0]
 8005530:	e007      	b.n	8005542 <HAL_DMA_Init+0x196>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0201 	bic.w	r2, r2, #1
 8005540:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005542:	e02f      	b.n	80055a4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005544:	f7fe fa6c 	bl	8003a20 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	2b05      	cmp	r3, #5
 8005550:	d928      	bls.n	80055a4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2220      	movs	r2, #32
 8005556:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2203      	movs	r2, #3
 800555c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e242      	b.n	80059ea <HAL_DMA_Init+0x63e>
 8005564:	40020010 	.word	0x40020010
 8005568:	40020028 	.word	0x40020028
 800556c:	40020040 	.word	0x40020040
 8005570:	40020058 	.word	0x40020058
 8005574:	40020070 	.word	0x40020070
 8005578:	40020088 	.word	0x40020088
 800557c:	400200a0 	.word	0x400200a0
 8005580:	400200b8 	.word	0x400200b8
 8005584:	40020410 	.word	0x40020410
 8005588:	40020428 	.word	0x40020428
 800558c:	40020440 	.word	0x40020440
 8005590:	40020458 	.word	0x40020458
 8005594:	40020470 	.word	0x40020470
 8005598:	40020488 	.word	0x40020488
 800559c:	400204a0 	.word	0x400204a0
 80055a0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1c8      	bne.n	8005544 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	4b83      	ldr	r3, [pc, #524]	; (80057cc <HAL_DMA_Init+0x420>)
 80055be:	4013      	ands	r3, r2
 80055c0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80055ca:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055e2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d107      	bne.n	8005608 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005600:	4313      	orrs	r3, r2
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	4313      	orrs	r3, r2
 8005606:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	2b28      	cmp	r3, #40	; 0x28
 800560e:	d903      	bls.n	8005618 <HAL_DMA_Init+0x26c>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	2b2e      	cmp	r3, #46	; 0x2e
 8005616:	d91f      	bls.n	8005658 <HAL_DMA_Init+0x2ac>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b3e      	cmp	r3, #62	; 0x3e
 800561e:	d903      	bls.n	8005628 <HAL_DMA_Init+0x27c>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2b42      	cmp	r3, #66	; 0x42
 8005626:	d917      	bls.n	8005658 <HAL_DMA_Init+0x2ac>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	2b46      	cmp	r3, #70	; 0x46
 800562e:	d903      	bls.n	8005638 <HAL_DMA_Init+0x28c>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2b48      	cmp	r3, #72	; 0x48
 8005636:	d90f      	bls.n	8005658 <HAL_DMA_Init+0x2ac>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	2b4e      	cmp	r3, #78	; 0x4e
 800563e:	d903      	bls.n	8005648 <HAL_DMA_Init+0x29c>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2b52      	cmp	r3, #82	; 0x52
 8005646:	d907      	bls.n	8005658 <HAL_DMA_Init+0x2ac>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b73      	cmp	r3, #115	; 0x73
 800564e:	d905      	bls.n	800565c <HAL_DMA_Init+0x2b0>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	2b77      	cmp	r3, #119	; 0x77
 8005656:	d801      	bhi.n	800565c <HAL_DMA_Init+0x2b0>
 8005658:	2301      	movs	r3, #1
 800565a:	e000      	b.n	800565e <HAL_DMA_Init+0x2b2>
 800565c:	2300      	movs	r3, #0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005668:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f023 0307 	bic.w	r3, r3, #7
 8005680:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	2b04      	cmp	r3, #4
 8005692:	d117      	bne.n	80056c4 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00e      	beq.n	80056c4 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f001 fdca 	bl	8007240 <DMA_CheckFifoParam>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d008      	beq.n	80056c4 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2240      	movs	r2, #64	; 0x40
 80056b6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e192      	b.n	80059ea <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f001 fd05 	bl	80070dc <DMA_CalcBaseAndBitshift>
 80056d2:	4603      	mov	r3, r0
 80056d4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056da:	f003 031f 	and.w	r3, r3, #31
 80056de:	223f      	movs	r2, #63	; 0x3f
 80056e0:	409a      	lsls	r2, r3
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	609a      	str	r2, [r3, #8]
 80056e6:	e0c8      	b.n	800587a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a38      	ldr	r2, [pc, #224]	; (80057d0 <HAL_DMA_Init+0x424>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d022      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a37      	ldr	r2, [pc, #220]	; (80057d4 <HAL_DMA_Init+0x428>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d01d      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a35      	ldr	r2, [pc, #212]	; (80057d8 <HAL_DMA_Init+0x42c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d018      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a34      	ldr	r2, [pc, #208]	; (80057dc <HAL_DMA_Init+0x430>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d013      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a32      	ldr	r2, [pc, #200]	; (80057e0 <HAL_DMA_Init+0x434>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00e      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a31      	ldr	r2, [pc, #196]	; (80057e4 <HAL_DMA_Init+0x438>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d009      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a2f      	ldr	r2, [pc, #188]	; (80057e8 <HAL_DMA_Init+0x43c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d004      	beq.n	8005738 <HAL_DMA_Init+0x38c>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a2e      	ldr	r2, [pc, #184]	; (80057ec <HAL_DMA_Init+0x440>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d101      	bne.n	800573c <HAL_DMA_Init+0x390>
 8005738:	2301      	movs	r3, #1
 800573a:	e000      	b.n	800573e <HAL_DMA_Init+0x392>
 800573c:	2300      	movs	r3, #0
 800573e:	2b00      	cmp	r3, #0
 8005740:	f000 8092 	beq.w	8005868 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a21      	ldr	r2, [pc, #132]	; (80057d0 <HAL_DMA_Init+0x424>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d021      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a20      	ldr	r2, [pc, #128]	; (80057d4 <HAL_DMA_Init+0x428>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d01c      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a1e      	ldr	r2, [pc, #120]	; (80057d8 <HAL_DMA_Init+0x42c>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d017      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a1d      	ldr	r2, [pc, #116]	; (80057dc <HAL_DMA_Init+0x430>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d012      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a1b      	ldr	r2, [pc, #108]	; (80057e0 <HAL_DMA_Init+0x434>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d00d      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a1a      	ldr	r2, [pc, #104]	; (80057e4 <HAL_DMA_Init+0x438>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d008      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a18      	ldr	r2, [pc, #96]	; (80057e8 <HAL_DMA_Init+0x43c>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d003      	beq.n	8005792 <HAL_DMA_Init+0x3e6>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a17      	ldr	r2, [pc, #92]	; (80057ec <HAL_DMA_Init+0x440>)
 8005790:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	4b10      	ldr	r3, [pc, #64]	; (80057f0 <HAL_DMA_Init+0x444>)
 80057ae:	4013      	ands	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	2b40      	cmp	r3, #64	; 0x40
 80057b8:	d01c      	beq.n	80057f4 <HAL_DMA_Init+0x448>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	2b80      	cmp	r3, #128	; 0x80
 80057c0:	d102      	bne.n	80057c8 <HAL_DMA_Init+0x41c>
 80057c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80057c6:	e016      	b.n	80057f6 <HAL_DMA_Init+0x44a>
 80057c8:	2300      	movs	r3, #0
 80057ca:	e014      	b.n	80057f6 <HAL_DMA_Init+0x44a>
 80057cc:	fe10803f 	.word	0xfe10803f
 80057d0:	58025408 	.word	0x58025408
 80057d4:	5802541c 	.word	0x5802541c
 80057d8:	58025430 	.word	0x58025430
 80057dc:	58025444 	.word	0x58025444
 80057e0:	58025458 	.word	0x58025458
 80057e4:	5802546c 	.word	0x5802546c
 80057e8:	58025480 	.word	0x58025480
 80057ec:	58025494 	.word	0x58025494
 80057f0:	fffe000f 	.word	0xfffe000f
 80057f4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	68d2      	ldr	r2, [r2, #12]
 80057fa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80057fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005804:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800580c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005814:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800581c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005824:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4313      	orrs	r3, r2
 800582a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	461a      	mov	r2, r3
 800583a:	4b6e      	ldr	r3, [pc, #440]	; (80059f4 <HAL_DMA_Init+0x648>)
 800583c:	4413      	add	r3, r2
 800583e:	4a6e      	ldr	r2, [pc, #440]	; (80059f8 <HAL_DMA_Init+0x64c>)
 8005840:	fba2 2303 	umull	r2, r3, r2, r3
 8005844:	091b      	lsrs	r3, r3, #4
 8005846:	009a      	lsls	r2, r3, #2
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f001 fc45 	bl	80070dc <DMA_CalcBaseAndBitshift>
 8005852:	4603      	mov	r3, r0
 8005854:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800585a:	f003 031f 	and.w	r3, r3, #31
 800585e:	2201      	movs	r2, #1
 8005860:	409a      	lsls	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	605a      	str	r2, [r3, #4]
 8005866:	e008      	b.n	800587a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2240      	movs	r2, #64	; 0x40
 800586c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2203      	movs	r2, #3
 8005872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e0b7      	b.n	80059ea <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a5f      	ldr	r2, [pc, #380]	; (80059fc <HAL_DMA_Init+0x650>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d072      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a5d      	ldr	r2, [pc, #372]	; (8005a00 <HAL_DMA_Init+0x654>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d06d      	beq.n	800596a <HAL_DMA_Init+0x5be>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a5c      	ldr	r2, [pc, #368]	; (8005a04 <HAL_DMA_Init+0x658>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d068      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a5a      	ldr	r2, [pc, #360]	; (8005a08 <HAL_DMA_Init+0x65c>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d063      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a59      	ldr	r2, [pc, #356]	; (8005a0c <HAL_DMA_Init+0x660>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d05e      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a57      	ldr	r2, [pc, #348]	; (8005a10 <HAL_DMA_Init+0x664>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d059      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a56      	ldr	r2, [pc, #344]	; (8005a14 <HAL_DMA_Init+0x668>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d054      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a54      	ldr	r2, [pc, #336]	; (8005a18 <HAL_DMA_Init+0x66c>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d04f      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a53      	ldr	r2, [pc, #332]	; (8005a1c <HAL_DMA_Init+0x670>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d04a      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a51      	ldr	r2, [pc, #324]	; (8005a20 <HAL_DMA_Init+0x674>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d045      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a50      	ldr	r2, [pc, #320]	; (8005a24 <HAL_DMA_Init+0x678>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d040      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a4e      	ldr	r2, [pc, #312]	; (8005a28 <HAL_DMA_Init+0x67c>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d03b      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a4d      	ldr	r2, [pc, #308]	; (8005a2c <HAL_DMA_Init+0x680>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d036      	beq.n	800596a <HAL_DMA_Init+0x5be>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a4b      	ldr	r2, [pc, #300]	; (8005a30 <HAL_DMA_Init+0x684>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d031      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a4a      	ldr	r2, [pc, #296]	; (8005a34 <HAL_DMA_Init+0x688>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d02c      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a48      	ldr	r2, [pc, #288]	; (8005a38 <HAL_DMA_Init+0x68c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d027      	beq.n	800596a <HAL_DMA_Init+0x5be>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a47      	ldr	r2, [pc, #284]	; (8005a3c <HAL_DMA_Init+0x690>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d022      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a45      	ldr	r2, [pc, #276]	; (8005a40 <HAL_DMA_Init+0x694>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d01d      	beq.n	800596a <HAL_DMA_Init+0x5be>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a44      	ldr	r2, [pc, #272]	; (8005a44 <HAL_DMA_Init+0x698>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d018      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a42      	ldr	r2, [pc, #264]	; (8005a48 <HAL_DMA_Init+0x69c>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a41      	ldr	r2, [pc, #260]	; (8005a4c <HAL_DMA_Init+0x6a0>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00e      	beq.n	800596a <HAL_DMA_Init+0x5be>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a3f      	ldr	r2, [pc, #252]	; (8005a50 <HAL_DMA_Init+0x6a4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d009      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a3e      	ldr	r2, [pc, #248]	; (8005a54 <HAL_DMA_Init+0x6a8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d004      	beq.n	800596a <HAL_DMA_Init+0x5be>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a3c      	ldr	r2, [pc, #240]	; (8005a58 <HAL_DMA_Init+0x6ac>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d101      	bne.n	800596e <HAL_DMA_Init+0x5c2>
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <HAL_DMA_Init+0x5c4>
 800596e:	2300      	movs	r3, #0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d032      	beq.n	80059da <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f001 fcdf 	bl	8007338 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	2b80      	cmp	r3, #128	; 0x80
 8005980:	d102      	bne.n	8005988 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005990:	b2d2      	uxtb	r2, r2
 8005992:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800599c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d010      	beq.n	80059c8 <HAL_DMA_Init+0x61c>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	2b08      	cmp	r3, #8
 80059ac:	d80c      	bhi.n	80059c8 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f001 fd5c 	bl	800746c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059b8:	2200      	movs	r2, #0
 80059ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80059c4:	605a      	str	r2, [r3, #4]
 80059c6:	e008      	b.n	80059da <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3718      	adds	r7, #24
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	a7fdabf8 	.word	0xa7fdabf8
 80059f8:	cccccccd 	.word	0xcccccccd
 80059fc:	40020010 	.word	0x40020010
 8005a00:	40020028 	.word	0x40020028
 8005a04:	40020040 	.word	0x40020040
 8005a08:	40020058 	.word	0x40020058
 8005a0c:	40020070 	.word	0x40020070
 8005a10:	40020088 	.word	0x40020088
 8005a14:	400200a0 	.word	0x400200a0
 8005a18:	400200b8 	.word	0x400200b8
 8005a1c:	40020410 	.word	0x40020410
 8005a20:	40020428 	.word	0x40020428
 8005a24:	40020440 	.word	0x40020440
 8005a28:	40020458 	.word	0x40020458
 8005a2c:	40020470 	.word	0x40020470
 8005a30:	40020488 	.word	0x40020488
 8005a34:	400204a0 	.word	0x400204a0
 8005a38:	400204b8 	.word	0x400204b8
 8005a3c:	58025408 	.word	0x58025408
 8005a40:	5802541c 	.word	0x5802541c
 8005a44:	58025430 	.word	0x58025430
 8005a48:	58025444 	.word	0x58025444
 8005a4c:	58025458 	.word	0x58025458
 8005a50:	5802546c 	.word	0x5802546c
 8005a54:	58025480 	.word	0x58025480
 8005a58:	58025494 	.word	0x58025494

08005a5c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
 8005a68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e226      	b.n	8005ec6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d101      	bne.n	8005a86 <HAL_DMA_Start_IT+0x2a>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e21f      	b.n	8005ec6 <HAL_DMA_Start_IT+0x46a>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	f040 820a 	bne.w	8005eb0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a68      	ldr	r2, [pc, #416]	; (8005c50 <HAL_DMA_Start_IT+0x1f4>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d04a      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a66      	ldr	r2, [pc, #408]	; (8005c54 <HAL_DMA_Start_IT+0x1f8>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d045      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a65      	ldr	r2, [pc, #404]	; (8005c58 <HAL_DMA_Start_IT+0x1fc>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d040      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a63      	ldr	r2, [pc, #396]	; (8005c5c <HAL_DMA_Start_IT+0x200>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d03b      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a62      	ldr	r2, [pc, #392]	; (8005c60 <HAL_DMA_Start_IT+0x204>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d036      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a60      	ldr	r2, [pc, #384]	; (8005c64 <HAL_DMA_Start_IT+0x208>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d031      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a5f      	ldr	r2, [pc, #380]	; (8005c68 <HAL_DMA_Start_IT+0x20c>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d02c      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a5d      	ldr	r2, [pc, #372]	; (8005c6c <HAL_DMA_Start_IT+0x210>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d027      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a5c      	ldr	r2, [pc, #368]	; (8005c70 <HAL_DMA_Start_IT+0x214>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d022      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a5a      	ldr	r2, [pc, #360]	; (8005c74 <HAL_DMA_Start_IT+0x218>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d01d      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a59      	ldr	r2, [pc, #356]	; (8005c78 <HAL_DMA_Start_IT+0x21c>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d018      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a57      	ldr	r2, [pc, #348]	; (8005c7c <HAL_DMA_Start_IT+0x220>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d013      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a56      	ldr	r2, [pc, #344]	; (8005c80 <HAL_DMA_Start_IT+0x224>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00e      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a54      	ldr	r2, [pc, #336]	; (8005c84 <HAL_DMA_Start_IT+0x228>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d009      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a53      	ldr	r2, [pc, #332]	; (8005c88 <HAL_DMA_Start_IT+0x22c>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d004      	beq.n	8005b4a <HAL_DMA_Start_IT+0xee>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a51      	ldr	r2, [pc, #324]	; (8005c8c <HAL_DMA_Start_IT+0x230>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d108      	bne.n	8005b5c <HAL_DMA_Start_IT+0x100>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0201 	bic.w	r2, r2, #1
 8005b58:	601a      	str	r2, [r3, #0]
 8005b5a:	e007      	b.n	8005b6c <HAL_DMA_Start_IT+0x110>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0201 	bic.w	r2, r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	68b9      	ldr	r1, [r7, #8]
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f001 f906 	bl	8006d84 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a34      	ldr	r2, [pc, #208]	; (8005c50 <HAL_DMA_Start_IT+0x1f4>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d04a      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a33      	ldr	r2, [pc, #204]	; (8005c54 <HAL_DMA_Start_IT+0x1f8>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d045      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a31      	ldr	r2, [pc, #196]	; (8005c58 <HAL_DMA_Start_IT+0x1fc>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d040      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a30      	ldr	r2, [pc, #192]	; (8005c5c <HAL_DMA_Start_IT+0x200>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d03b      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a2e      	ldr	r2, [pc, #184]	; (8005c60 <HAL_DMA_Start_IT+0x204>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d036      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a2d      	ldr	r2, [pc, #180]	; (8005c64 <HAL_DMA_Start_IT+0x208>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d031      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a2b      	ldr	r2, [pc, #172]	; (8005c68 <HAL_DMA_Start_IT+0x20c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d02c      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a2a      	ldr	r2, [pc, #168]	; (8005c6c <HAL_DMA_Start_IT+0x210>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d027      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a28      	ldr	r2, [pc, #160]	; (8005c70 <HAL_DMA_Start_IT+0x214>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d022      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a27      	ldr	r2, [pc, #156]	; (8005c74 <HAL_DMA_Start_IT+0x218>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d01d      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a25      	ldr	r2, [pc, #148]	; (8005c78 <HAL_DMA_Start_IT+0x21c>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d018      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a24      	ldr	r2, [pc, #144]	; (8005c7c <HAL_DMA_Start_IT+0x220>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d013      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a22      	ldr	r2, [pc, #136]	; (8005c80 <HAL_DMA_Start_IT+0x224>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00e      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a21      	ldr	r2, [pc, #132]	; (8005c84 <HAL_DMA_Start_IT+0x228>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d009      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1f      	ldr	r2, [pc, #124]	; (8005c88 <HAL_DMA_Start_IT+0x22c>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d004      	beq.n	8005c18 <HAL_DMA_Start_IT+0x1bc>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a1e      	ldr	r2, [pc, #120]	; (8005c8c <HAL_DMA_Start_IT+0x230>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d101      	bne.n	8005c1c <HAL_DMA_Start_IT+0x1c0>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e000      	b.n	8005c1e <HAL_DMA_Start_IT+0x1c2>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d036      	beq.n	8005c90 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f023 021e 	bic.w	r2, r3, #30
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0216 	orr.w	r2, r2, #22
 8005c34:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d03e      	beq.n	8005cbc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f042 0208 	orr.w	r2, r2, #8
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	e035      	b.n	8005cbc <HAL_DMA_Start_IT+0x260>
 8005c50:	40020010 	.word	0x40020010
 8005c54:	40020028 	.word	0x40020028
 8005c58:	40020040 	.word	0x40020040
 8005c5c:	40020058 	.word	0x40020058
 8005c60:	40020070 	.word	0x40020070
 8005c64:	40020088 	.word	0x40020088
 8005c68:	400200a0 	.word	0x400200a0
 8005c6c:	400200b8 	.word	0x400200b8
 8005c70:	40020410 	.word	0x40020410
 8005c74:	40020428 	.word	0x40020428
 8005c78:	40020440 	.word	0x40020440
 8005c7c:	40020458 	.word	0x40020458
 8005c80:	40020470 	.word	0x40020470
 8005c84:	40020488 	.word	0x40020488
 8005c88:	400204a0 	.word	0x400204a0
 8005c8c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f023 020e 	bic.w	r2, r3, #14
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f042 020a 	orr.w	r2, r2, #10
 8005ca2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d007      	beq.n	8005cbc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0204 	orr.w	r2, r2, #4
 8005cba:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a83      	ldr	r2, [pc, #524]	; (8005ed0 <HAL_DMA_Start_IT+0x474>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d072      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a82      	ldr	r2, [pc, #520]	; (8005ed4 <HAL_DMA_Start_IT+0x478>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d06d      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a80      	ldr	r2, [pc, #512]	; (8005ed8 <HAL_DMA_Start_IT+0x47c>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d068      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a7f      	ldr	r2, [pc, #508]	; (8005edc <HAL_DMA_Start_IT+0x480>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d063      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a7d      	ldr	r2, [pc, #500]	; (8005ee0 <HAL_DMA_Start_IT+0x484>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d05e      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a7c      	ldr	r2, [pc, #496]	; (8005ee4 <HAL_DMA_Start_IT+0x488>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d059      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a7a      	ldr	r2, [pc, #488]	; (8005ee8 <HAL_DMA_Start_IT+0x48c>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d054      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a79      	ldr	r2, [pc, #484]	; (8005eec <HAL_DMA_Start_IT+0x490>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d04f      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a77      	ldr	r2, [pc, #476]	; (8005ef0 <HAL_DMA_Start_IT+0x494>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d04a      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a76      	ldr	r2, [pc, #472]	; (8005ef4 <HAL_DMA_Start_IT+0x498>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d045      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a74      	ldr	r2, [pc, #464]	; (8005ef8 <HAL_DMA_Start_IT+0x49c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d040      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a73      	ldr	r2, [pc, #460]	; (8005efc <HAL_DMA_Start_IT+0x4a0>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d03b      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a71      	ldr	r2, [pc, #452]	; (8005f00 <HAL_DMA_Start_IT+0x4a4>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d036      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a70      	ldr	r2, [pc, #448]	; (8005f04 <HAL_DMA_Start_IT+0x4a8>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d031      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a6e      	ldr	r2, [pc, #440]	; (8005f08 <HAL_DMA_Start_IT+0x4ac>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d02c      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a6d      	ldr	r2, [pc, #436]	; (8005f0c <HAL_DMA_Start_IT+0x4b0>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d027      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a6b      	ldr	r2, [pc, #428]	; (8005f10 <HAL_DMA_Start_IT+0x4b4>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d022      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a6a      	ldr	r2, [pc, #424]	; (8005f14 <HAL_DMA_Start_IT+0x4b8>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d01d      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a68      	ldr	r2, [pc, #416]	; (8005f18 <HAL_DMA_Start_IT+0x4bc>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d018      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a67      	ldr	r2, [pc, #412]	; (8005f1c <HAL_DMA_Start_IT+0x4c0>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d013      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a65      	ldr	r2, [pc, #404]	; (8005f20 <HAL_DMA_Start_IT+0x4c4>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d00e      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a64      	ldr	r2, [pc, #400]	; (8005f24 <HAL_DMA_Start_IT+0x4c8>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d009      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a62      	ldr	r2, [pc, #392]	; (8005f28 <HAL_DMA_Start_IT+0x4cc>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d004      	beq.n	8005dac <HAL_DMA_Start_IT+0x350>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a61      	ldr	r2, [pc, #388]	; (8005f2c <HAL_DMA_Start_IT+0x4d0>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d101      	bne.n	8005db0 <HAL_DMA_Start_IT+0x354>
 8005dac:	2301      	movs	r3, #1
 8005dae:	e000      	b.n	8005db2 <HAL_DMA_Start_IT+0x356>
 8005db0:	2300      	movs	r3, #0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d01a      	beq.n	8005dec <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dd2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d007      	beq.n	8005dec <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005de6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dea:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a37      	ldr	r2, [pc, #220]	; (8005ed0 <HAL_DMA_Start_IT+0x474>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d04a      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a36      	ldr	r2, [pc, #216]	; (8005ed4 <HAL_DMA_Start_IT+0x478>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d045      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a34      	ldr	r2, [pc, #208]	; (8005ed8 <HAL_DMA_Start_IT+0x47c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d040      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a33      	ldr	r2, [pc, #204]	; (8005edc <HAL_DMA_Start_IT+0x480>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d03b      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a31      	ldr	r2, [pc, #196]	; (8005ee0 <HAL_DMA_Start_IT+0x484>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d036      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a30      	ldr	r2, [pc, #192]	; (8005ee4 <HAL_DMA_Start_IT+0x488>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d031      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a2e      	ldr	r2, [pc, #184]	; (8005ee8 <HAL_DMA_Start_IT+0x48c>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d02c      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a2d      	ldr	r2, [pc, #180]	; (8005eec <HAL_DMA_Start_IT+0x490>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d027      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a2b      	ldr	r2, [pc, #172]	; (8005ef0 <HAL_DMA_Start_IT+0x494>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d022      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a2a      	ldr	r2, [pc, #168]	; (8005ef4 <HAL_DMA_Start_IT+0x498>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d01d      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a28      	ldr	r2, [pc, #160]	; (8005ef8 <HAL_DMA_Start_IT+0x49c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d018      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a27      	ldr	r2, [pc, #156]	; (8005efc <HAL_DMA_Start_IT+0x4a0>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d013      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a25      	ldr	r2, [pc, #148]	; (8005f00 <HAL_DMA_Start_IT+0x4a4>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d00e      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a24      	ldr	r2, [pc, #144]	; (8005f04 <HAL_DMA_Start_IT+0x4a8>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d009      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a22      	ldr	r2, [pc, #136]	; (8005f08 <HAL_DMA_Start_IT+0x4ac>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d004      	beq.n	8005e8c <HAL_DMA_Start_IT+0x430>
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a21      	ldr	r2, [pc, #132]	; (8005f0c <HAL_DMA_Start_IT+0x4b0>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d108      	bne.n	8005e9e <HAL_DMA_Start_IT+0x442>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0201 	orr.w	r2, r2, #1
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	e012      	b.n	8005ec4 <HAL_DMA_Start_IT+0x468>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f042 0201 	orr.w	r2, r2, #1
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	e009      	b.n	8005ec4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005eb6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	40020010 	.word	0x40020010
 8005ed4:	40020028 	.word	0x40020028
 8005ed8:	40020040 	.word	0x40020040
 8005edc:	40020058 	.word	0x40020058
 8005ee0:	40020070 	.word	0x40020070
 8005ee4:	40020088 	.word	0x40020088
 8005ee8:	400200a0 	.word	0x400200a0
 8005eec:	400200b8 	.word	0x400200b8
 8005ef0:	40020410 	.word	0x40020410
 8005ef4:	40020428 	.word	0x40020428
 8005ef8:	40020440 	.word	0x40020440
 8005efc:	40020458 	.word	0x40020458
 8005f00:	40020470 	.word	0x40020470
 8005f04:	40020488 	.word	0x40020488
 8005f08:	400204a0 	.word	0x400204a0
 8005f0c:	400204b8 	.word	0x400204b8
 8005f10:	58025408 	.word	0x58025408
 8005f14:	5802541c 	.word	0x5802541c
 8005f18:	58025430 	.word	0x58025430
 8005f1c:	58025444 	.word	0x58025444
 8005f20:	58025458 	.word	0x58025458
 8005f24:	5802546c 	.word	0x5802546c
 8005f28:	58025480 	.word	0x58025480
 8005f2c:	58025494 	.word	0x58025494

08005f30 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b08a      	sub	sp, #40	; 0x28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005f3c:	4b67      	ldr	r3, [pc, #412]	; (80060dc <HAL_DMA_IRQHandler+0x1ac>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a67      	ldr	r2, [pc, #412]	; (80060e0 <HAL_DMA_IRQHandler+0x1b0>)
 8005f42:	fba2 2303 	umull	r2, r3, r2, r3
 8005f46:	0a9b      	lsrs	r3, r3, #10
 8005f48:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f4e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f54:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a5f      	ldr	r2, [pc, #380]	; (80060e4 <HAL_DMA_IRQHandler+0x1b4>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d04a      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a5d      	ldr	r2, [pc, #372]	; (80060e8 <HAL_DMA_IRQHandler+0x1b8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d045      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a5c      	ldr	r2, [pc, #368]	; (80060ec <HAL_DMA_IRQHandler+0x1bc>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d040      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a5a      	ldr	r2, [pc, #360]	; (80060f0 <HAL_DMA_IRQHandler+0x1c0>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d03b      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a59      	ldr	r2, [pc, #356]	; (80060f4 <HAL_DMA_IRQHandler+0x1c4>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d036      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a57      	ldr	r2, [pc, #348]	; (80060f8 <HAL_DMA_IRQHandler+0x1c8>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d031      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a56      	ldr	r2, [pc, #344]	; (80060fc <HAL_DMA_IRQHandler+0x1cc>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d02c      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a54      	ldr	r2, [pc, #336]	; (8006100 <HAL_DMA_IRQHandler+0x1d0>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d027      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a53      	ldr	r2, [pc, #332]	; (8006104 <HAL_DMA_IRQHandler+0x1d4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d022      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a51      	ldr	r2, [pc, #324]	; (8006108 <HAL_DMA_IRQHandler+0x1d8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d01d      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a50      	ldr	r2, [pc, #320]	; (800610c <HAL_DMA_IRQHandler+0x1dc>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d018      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a4e      	ldr	r2, [pc, #312]	; (8006110 <HAL_DMA_IRQHandler+0x1e0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d013      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a4d      	ldr	r2, [pc, #308]	; (8006114 <HAL_DMA_IRQHandler+0x1e4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00e      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a4b      	ldr	r2, [pc, #300]	; (8006118 <HAL_DMA_IRQHandler+0x1e8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d009      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a4a      	ldr	r2, [pc, #296]	; (800611c <HAL_DMA_IRQHandler+0x1ec>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d004      	beq.n	8006002 <HAL_DMA_IRQHandler+0xd2>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a48      	ldr	r2, [pc, #288]	; (8006120 <HAL_DMA_IRQHandler+0x1f0>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d101      	bne.n	8006006 <HAL_DMA_IRQHandler+0xd6>
 8006002:	2301      	movs	r3, #1
 8006004:	e000      	b.n	8006008 <HAL_DMA_IRQHandler+0xd8>
 8006006:	2300      	movs	r3, #0
 8006008:	2b00      	cmp	r3, #0
 800600a:	f000 842b 	beq.w	8006864 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006012:	f003 031f 	and.w	r3, r3, #31
 8006016:	2208      	movs	r2, #8
 8006018:	409a      	lsls	r2, r3
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	4013      	ands	r3, r2
 800601e:	2b00      	cmp	r3, #0
 8006020:	f000 80a2 	beq.w	8006168 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a2e      	ldr	r2, [pc, #184]	; (80060e4 <HAL_DMA_IRQHandler+0x1b4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d04a      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a2d      	ldr	r2, [pc, #180]	; (80060e8 <HAL_DMA_IRQHandler+0x1b8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d045      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a2b      	ldr	r2, [pc, #172]	; (80060ec <HAL_DMA_IRQHandler+0x1bc>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d040      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a2a      	ldr	r2, [pc, #168]	; (80060f0 <HAL_DMA_IRQHandler+0x1c0>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d03b      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a28      	ldr	r2, [pc, #160]	; (80060f4 <HAL_DMA_IRQHandler+0x1c4>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d036      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a27      	ldr	r2, [pc, #156]	; (80060f8 <HAL_DMA_IRQHandler+0x1c8>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d031      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a25      	ldr	r2, [pc, #148]	; (80060fc <HAL_DMA_IRQHandler+0x1cc>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d02c      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a24      	ldr	r2, [pc, #144]	; (8006100 <HAL_DMA_IRQHandler+0x1d0>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d027      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a22      	ldr	r2, [pc, #136]	; (8006104 <HAL_DMA_IRQHandler+0x1d4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d022      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a21      	ldr	r2, [pc, #132]	; (8006108 <HAL_DMA_IRQHandler+0x1d8>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d01d      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1f      	ldr	r2, [pc, #124]	; (800610c <HAL_DMA_IRQHandler+0x1dc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d018      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1e      	ldr	r2, [pc, #120]	; (8006110 <HAL_DMA_IRQHandler+0x1e0>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d013      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1c      	ldr	r2, [pc, #112]	; (8006114 <HAL_DMA_IRQHandler+0x1e4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d00e      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1b      	ldr	r2, [pc, #108]	; (8006118 <HAL_DMA_IRQHandler+0x1e8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d009      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a19      	ldr	r2, [pc, #100]	; (800611c <HAL_DMA_IRQHandler+0x1ec>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d004      	beq.n	80060c4 <HAL_DMA_IRQHandler+0x194>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a18      	ldr	r2, [pc, #96]	; (8006120 <HAL_DMA_IRQHandler+0x1f0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d12f      	bne.n	8006124 <HAL_DMA_IRQHandler+0x1f4>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0304 	and.w	r3, r3, #4
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	bf14      	ite	ne
 80060d2:	2301      	movne	r3, #1
 80060d4:	2300      	moveq	r3, #0
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	e02e      	b.n	8006138 <HAL_DMA_IRQHandler+0x208>
 80060da:	bf00      	nop
 80060dc:	24000000 	.word	0x24000000
 80060e0:	1b4e81b5 	.word	0x1b4e81b5
 80060e4:	40020010 	.word	0x40020010
 80060e8:	40020028 	.word	0x40020028
 80060ec:	40020040 	.word	0x40020040
 80060f0:	40020058 	.word	0x40020058
 80060f4:	40020070 	.word	0x40020070
 80060f8:	40020088 	.word	0x40020088
 80060fc:	400200a0 	.word	0x400200a0
 8006100:	400200b8 	.word	0x400200b8
 8006104:	40020410 	.word	0x40020410
 8006108:	40020428 	.word	0x40020428
 800610c:	40020440 	.word	0x40020440
 8006110:	40020458 	.word	0x40020458
 8006114:	40020470 	.word	0x40020470
 8006118:	40020488 	.word	0x40020488
 800611c:	400204a0 	.word	0x400204a0
 8006120:	400204b8 	.word	0x400204b8
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0308 	and.w	r3, r3, #8
 800612e:	2b00      	cmp	r3, #0
 8006130:	bf14      	ite	ne
 8006132:	2301      	movne	r3, #1
 8006134:	2300      	moveq	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b00      	cmp	r3, #0
 800613a:	d015      	beq.n	8006168 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 0204 	bic.w	r2, r2, #4
 800614a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006150:	f003 031f 	and.w	r3, r3, #31
 8006154:	2208      	movs	r2, #8
 8006156:	409a      	lsls	r2, r3
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006160:	f043 0201 	orr.w	r2, r3, #1
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800616c:	f003 031f 	and.w	r3, r3, #31
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	fa22 f303 	lsr.w	r3, r2, r3
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d06e      	beq.n	800625c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a69      	ldr	r2, [pc, #420]	; (8006328 <HAL_DMA_IRQHandler+0x3f8>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d04a      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a67      	ldr	r2, [pc, #412]	; (800632c <HAL_DMA_IRQHandler+0x3fc>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d045      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a66      	ldr	r2, [pc, #408]	; (8006330 <HAL_DMA_IRQHandler+0x400>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d040      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a64      	ldr	r2, [pc, #400]	; (8006334 <HAL_DMA_IRQHandler+0x404>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d03b      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a63      	ldr	r2, [pc, #396]	; (8006338 <HAL_DMA_IRQHandler+0x408>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d036      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a61      	ldr	r2, [pc, #388]	; (800633c <HAL_DMA_IRQHandler+0x40c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d031      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a60      	ldr	r2, [pc, #384]	; (8006340 <HAL_DMA_IRQHandler+0x410>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d02c      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a5e      	ldr	r2, [pc, #376]	; (8006344 <HAL_DMA_IRQHandler+0x414>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d027      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a5d      	ldr	r2, [pc, #372]	; (8006348 <HAL_DMA_IRQHandler+0x418>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d022      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a5b      	ldr	r2, [pc, #364]	; (800634c <HAL_DMA_IRQHandler+0x41c>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d01d      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a5a      	ldr	r2, [pc, #360]	; (8006350 <HAL_DMA_IRQHandler+0x420>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d018      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a58      	ldr	r2, [pc, #352]	; (8006354 <HAL_DMA_IRQHandler+0x424>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d013      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a57      	ldr	r2, [pc, #348]	; (8006358 <HAL_DMA_IRQHandler+0x428>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00e      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a55      	ldr	r2, [pc, #340]	; (800635c <HAL_DMA_IRQHandler+0x42c>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d009      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a54      	ldr	r2, [pc, #336]	; (8006360 <HAL_DMA_IRQHandler+0x430>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d004      	beq.n	800621e <HAL_DMA_IRQHandler+0x2ee>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a52      	ldr	r2, [pc, #328]	; (8006364 <HAL_DMA_IRQHandler+0x434>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d10a      	bne.n	8006234 <HAL_DMA_IRQHandler+0x304>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006228:	2b00      	cmp	r3, #0
 800622a:	bf14      	ite	ne
 800622c:	2301      	movne	r3, #1
 800622e:	2300      	moveq	r3, #0
 8006230:	b2db      	uxtb	r3, r3
 8006232:	e003      	b.n	800623c <HAL_DMA_IRQHandler+0x30c>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2300      	movs	r3, #0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00d      	beq.n	800625c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006244:	f003 031f 	and.w	r3, r3, #31
 8006248:	2201      	movs	r2, #1
 800624a:	409a      	lsls	r2, r3
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006254:	f043 0202 	orr.w	r2, r3, #2
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006260:	f003 031f 	and.w	r3, r3, #31
 8006264:	2204      	movs	r2, #4
 8006266:	409a      	lsls	r2, r3
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	4013      	ands	r3, r2
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 808f 	beq.w	8006390 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a2c      	ldr	r2, [pc, #176]	; (8006328 <HAL_DMA_IRQHandler+0x3f8>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d04a      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a2a      	ldr	r2, [pc, #168]	; (800632c <HAL_DMA_IRQHandler+0x3fc>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d045      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a29      	ldr	r2, [pc, #164]	; (8006330 <HAL_DMA_IRQHandler+0x400>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d040      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a27      	ldr	r2, [pc, #156]	; (8006334 <HAL_DMA_IRQHandler+0x404>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d03b      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a26      	ldr	r2, [pc, #152]	; (8006338 <HAL_DMA_IRQHandler+0x408>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d036      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a24      	ldr	r2, [pc, #144]	; (800633c <HAL_DMA_IRQHandler+0x40c>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d031      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a23      	ldr	r2, [pc, #140]	; (8006340 <HAL_DMA_IRQHandler+0x410>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d02c      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a21      	ldr	r2, [pc, #132]	; (8006344 <HAL_DMA_IRQHandler+0x414>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d027      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a20      	ldr	r2, [pc, #128]	; (8006348 <HAL_DMA_IRQHandler+0x418>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d022      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a1e      	ldr	r2, [pc, #120]	; (800634c <HAL_DMA_IRQHandler+0x41c>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d01d      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a1d      	ldr	r2, [pc, #116]	; (8006350 <HAL_DMA_IRQHandler+0x420>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d018      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a1b      	ldr	r2, [pc, #108]	; (8006354 <HAL_DMA_IRQHandler+0x424>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d013      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a1a      	ldr	r2, [pc, #104]	; (8006358 <HAL_DMA_IRQHandler+0x428>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d00e      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a18      	ldr	r2, [pc, #96]	; (800635c <HAL_DMA_IRQHandler+0x42c>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d009      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a17      	ldr	r2, [pc, #92]	; (8006360 <HAL_DMA_IRQHandler+0x430>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d004      	beq.n	8006312 <HAL_DMA_IRQHandler+0x3e2>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a15      	ldr	r2, [pc, #84]	; (8006364 <HAL_DMA_IRQHandler+0x434>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d12a      	bne.n	8006368 <HAL_DMA_IRQHandler+0x438>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0302 	and.w	r3, r3, #2
 800631c:	2b00      	cmp	r3, #0
 800631e:	bf14      	ite	ne
 8006320:	2301      	movne	r3, #1
 8006322:	2300      	moveq	r3, #0
 8006324:	b2db      	uxtb	r3, r3
 8006326:	e023      	b.n	8006370 <HAL_DMA_IRQHandler+0x440>
 8006328:	40020010 	.word	0x40020010
 800632c:	40020028 	.word	0x40020028
 8006330:	40020040 	.word	0x40020040
 8006334:	40020058 	.word	0x40020058
 8006338:	40020070 	.word	0x40020070
 800633c:	40020088 	.word	0x40020088
 8006340:	400200a0 	.word	0x400200a0
 8006344:	400200b8 	.word	0x400200b8
 8006348:	40020410 	.word	0x40020410
 800634c:	40020428 	.word	0x40020428
 8006350:	40020440 	.word	0x40020440
 8006354:	40020458 	.word	0x40020458
 8006358:	40020470 	.word	0x40020470
 800635c:	40020488 	.word	0x40020488
 8006360:	400204a0 	.word	0x400204a0
 8006364:	400204b8 	.word	0x400204b8
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2300      	movs	r3, #0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00d      	beq.n	8006390 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006378:	f003 031f 	and.w	r3, r3, #31
 800637c:	2204      	movs	r2, #4
 800637e:	409a      	lsls	r2, r3
 8006380:	6a3b      	ldr	r3, [r7, #32]
 8006382:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006388:	f043 0204 	orr.w	r2, r3, #4
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006394:	f003 031f 	and.w	r3, r3, #31
 8006398:	2210      	movs	r2, #16
 800639a:	409a      	lsls	r2, r3
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	4013      	ands	r3, r2
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80a6 	beq.w	80064f2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a85      	ldr	r2, [pc, #532]	; (80065c0 <HAL_DMA_IRQHandler+0x690>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d04a      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a83      	ldr	r2, [pc, #524]	; (80065c4 <HAL_DMA_IRQHandler+0x694>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d045      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a82      	ldr	r2, [pc, #520]	; (80065c8 <HAL_DMA_IRQHandler+0x698>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d040      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a80      	ldr	r2, [pc, #512]	; (80065cc <HAL_DMA_IRQHandler+0x69c>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d03b      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a7f      	ldr	r2, [pc, #508]	; (80065d0 <HAL_DMA_IRQHandler+0x6a0>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d036      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a7d      	ldr	r2, [pc, #500]	; (80065d4 <HAL_DMA_IRQHandler+0x6a4>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d031      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a7c      	ldr	r2, [pc, #496]	; (80065d8 <HAL_DMA_IRQHandler+0x6a8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d02c      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a7a      	ldr	r2, [pc, #488]	; (80065dc <HAL_DMA_IRQHandler+0x6ac>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d027      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a79      	ldr	r2, [pc, #484]	; (80065e0 <HAL_DMA_IRQHandler+0x6b0>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d022      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a77      	ldr	r2, [pc, #476]	; (80065e4 <HAL_DMA_IRQHandler+0x6b4>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d01d      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a76      	ldr	r2, [pc, #472]	; (80065e8 <HAL_DMA_IRQHandler+0x6b8>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d018      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a74      	ldr	r2, [pc, #464]	; (80065ec <HAL_DMA_IRQHandler+0x6bc>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d013      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a73      	ldr	r2, [pc, #460]	; (80065f0 <HAL_DMA_IRQHandler+0x6c0>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d00e      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a71      	ldr	r2, [pc, #452]	; (80065f4 <HAL_DMA_IRQHandler+0x6c4>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d009      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a70      	ldr	r2, [pc, #448]	; (80065f8 <HAL_DMA_IRQHandler+0x6c8>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <HAL_DMA_IRQHandler+0x516>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a6e      	ldr	r2, [pc, #440]	; (80065fc <HAL_DMA_IRQHandler+0x6cc>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d10a      	bne.n	800645c <HAL_DMA_IRQHandler+0x52c>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	bf14      	ite	ne
 8006454:	2301      	movne	r3, #1
 8006456:	2300      	moveq	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	e009      	b.n	8006470 <HAL_DMA_IRQHandler+0x540>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0304 	and.w	r3, r3, #4
 8006466:	2b00      	cmp	r3, #0
 8006468:	bf14      	ite	ne
 800646a:	2301      	movne	r3, #1
 800646c:	2300      	moveq	r3, #0
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	d03e      	beq.n	80064f2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006478:	f003 031f 	and.w	r3, r3, #31
 800647c:	2210      	movs	r2, #16
 800647e:	409a      	lsls	r2, r3
 8006480:	6a3b      	ldr	r3, [r7, #32]
 8006482:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d018      	beq.n	80064c4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d108      	bne.n	80064b2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d024      	beq.n	80064f2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	4798      	blx	r3
 80064b0:	e01f      	b.n	80064f2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d01b      	beq.n	80064f2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	4798      	blx	r3
 80064c2:	e016      	b.n	80064f2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d107      	bne.n	80064e2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 0208 	bic.w	r2, r2, #8
 80064e0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f6:	f003 031f 	and.w	r3, r3, #31
 80064fa:	2220      	movs	r2, #32
 80064fc:	409a      	lsls	r2, r3
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	4013      	ands	r3, r2
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 8110 	beq.w	8006728 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a2c      	ldr	r2, [pc, #176]	; (80065c0 <HAL_DMA_IRQHandler+0x690>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d04a      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a2b      	ldr	r2, [pc, #172]	; (80065c4 <HAL_DMA_IRQHandler+0x694>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d045      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a29      	ldr	r2, [pc, #164]	; (80065c8 <HAL_DMA_IRQHandler+0x698>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d040      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a28      	ldr	r2, [pc, #160]	; (80065cc <HAL_DMA_IRQHandler+0x69c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d03b      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a26      	ldr	r2, [pc, #152]	; (80065d0 <HAL_DMA_IRQHandler+0x6a0>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d036      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a25      	ldr	r2, [pc, #148]	; (80065d4 <HAL_DMA_IRQHandler+0x6a4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d031      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a23      	ldr	r2, [pc, #140]	; (80065d8 <HAL_DMA_IRQHandler+0x6a8>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d02c      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a22      	ldr	r2, [pc, #136]	; (80065dc <HAL_DMA_IRQHandler+0x6ac>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d027      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a20      	ldr	r2, [pc, #128]	; (80065e0 <HAL_DMA_IRQHandler+0x6b0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d022      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a1f      	ldr	r2, [pc, #124]	; (80065e4 <HAL_DMA_IRQHandler+0x6b4>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d01d      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a1d      	ldr	r2, [pc, #116]	; (80065e8 <HAL_DMA_IRQHandler+0x6b8>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d018      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a1c      	ldr	r2, [pc, #112]	; (80065ec <HAL_DMA_IRQHandler+0x6bc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d013      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a1a      	ldr	r2, [pc, #104]	; (80065f0 <HAL_DMA_IRQHandler+0x6c0>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00e      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a19      	ldr	r2, [pc, #100]	; (80065f4 <HAL_DMA_IRQHandler+0x6c4>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d009      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a17      	ldr	r2, [pc, #92]	; (80065f8 <HAL_DMA_IRQHandler+0x6c8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d004      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x678>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a16      	ldr	r2, [pc, #88]	; (80065fc <HAL_DMA_IRQHandler+0x6cc>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d12b      	bne.n	8006600 <HAL_DMA_IRQHandler+0x6d0>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0310 	and.w	r3, r3, #16
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	bf14      	ite	ne
 80065b6:	2301      	movne	r3, #1
 80065b8:	2300      	moveq	r3, #0
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	e02a      	b.n	8006614 <HAL_DMA_IRQHandler+0x6e4>
 80065be:	bf00      	nop
 80065c0:	40020010 	.word	0x40020010
 80065c4:	40020028 	.word	0x40020028
 80065c8:	40020040 	.word	0x40020040
 80065cc:	40020058 	.word	0x40020058
 80065d0:	40020070 	.word	0x40020070
 80065d4:	40020088 	.word	0x40020088
 80065d8:	400200a0 	.word	0x400200a0
 80065dc:	400200b8 	.word	0x400200b8
 80065e0:	40020410 	.word	0x40020410
 80065e4:	40020428 	.word	0x40020428
 80065e8:	40020440 	.word	0x40020440
 80065ec:	40020458 	.word	0x40020458
 80065f0:	40020470 	.word	0x40020470
 80065f4:	40020488 	.word	0x40020488
 80065f8:	400204a0 	.word	0x400204a0
 80065fc:	400204b8 	.word	0x400204b8
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	bf14      	ite	ne
 800660e:	2301      	movne	r3, #1
 8006610:	2300      	moveq	r3, #0
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b00      	cmp	r3, #0
 8006616:	f000 8087 	beq.w	8006728 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800661e:	f003 031f 	and.w	r3, r3, #31
 8006622:	2220      	movs	r2, #32
 8006624:	409a      	lsls	r2, r3
 8006626:	6a3b      	ldr	r3, [r7, #32]
 8006628:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b04      	cmp	r3, #4
 8006634:	d139      	bne.n	80066aa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f022 0216 	bic.w	r2, r2, #22
 8006644:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695a      	ldr	r2, [r3, #20]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006654:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	2b00      	cmp	r3, #0
 800665c:	d103      	bne.n	8006666 <HAL_DMA_IRQHandler+0x736>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f022 0208 	bic.w	r2, r2, #8
 8006674:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800667a:	f003 031f 	and.w	r3, r3, #31
 800667e:	223f      	movs	r2, #63	; 0x3f
 8006680:	409a      	lsls	r2, r3
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 834a 	beq.w	8006d34 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	4798      	blx	r3
          }
          return;
 80066a8:	e344      	b.n	8006d34 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d018      	beq.n	80066ea <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d108      	bne.n	80066d8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d02c      	beq.n	8006728 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	4798      	blx	r3
 80066d6:	e027      	b.n	8006728 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d023      	beq.n	8006728 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	4798      	blx	r3
 80066e8:	e01e      	b.n	8006728 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10f      	bne.n	8006718 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 0210 	bic.w	r2, r2, #16
 8006706:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 8306 	beq.w	8006d3e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 8088 	beq.w	8006850 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2204      	movs	r2, #4
 8006744:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a7a      	ldr	r2, [pc, #488]	; (8006938 <HAL_DMA_IRQHandler+0xa08>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d04a      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a79      	ldr	r2, [pc, #484]	; (800693c <HAL_DMA_IRQHandler+0xa0c>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d045      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a77      	ldr	r2, [pc, #476]	; (8006940 <HAL_DMA_IRQHandler+0xa10>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d040      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a76      	ldr	r2, [pc, #472]	; (8006944 <HAL_DMA_IRQHandler+0xa14>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d03b      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a74      	ldr	r2, [pc, #464]	; (8006948 <HAL_DMA_IRQHandler+0xa18>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d036      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a73      	ldr	r2, [pc, #460]	; (800694c <HAL_DMA_IRQHandler+0xa1c>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d031      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a71      	ldr	r2, [pc, #452]	; (8006950 <HAL_DMA_IRQHandler+0xa20>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d02c      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a70      	ldr	r2, [pc, #448]	; (8006954 <HAL_DMA_IRQHandler+0xa24>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d027      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a6e      	ldr	r2, [pc, #440]	; (8006958 <HAL_DMA_IRQHandler+0xa28>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d022      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a6d      	ldr	r2, [pc, #436]	; (800695c <HAL_DMA_IRQHandler+0xa2c>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d01d      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a6b      	ldr	r2, [pc, #428]	; (8006960 <HAL_DMA_IRQHandler+0xa30>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d018      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a6a      	ldr	r2, [pc, #424]	; (8006964 <HAL_DMA_IRQHandler+0xa34>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d013      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a68      	ldr	r2, [pc, #416]	; (8006968 <HAL_DMA_IRQHandler+0xa38>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00e      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a67      	ldr	r2, [pc, #412]	; (800696c <HAL_DMA_IRQHandler+0xa3c>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d009      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a65      	ldr	r2, [pc, #404]	; (8006970 <HAL_DMA_IRQHandler+0xa40>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d004      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x8b8>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a64      	ldr	r2, [pc, #400]	; (8006974 <HAL_DMA_IRQHandler+0xa44>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d108      	bne.n	80067fa <HAL_DMA_IRQHandler+0x8ca>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f022 0201 	bic.w	r2, r2, #1
 80067f6:	601a      	str	r2, [r3, #0]
 80067f8:	e007      	b.n	800680a <HAL_DMA_IRQHandler+0x8da>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 0201 	bic.w	r2, r2, #1
 8006808:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3301      	adds	r3, #1
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006812:	429a      	cmp	r2, r3
 8006814:	d307      	bcc.n	8006826 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1f2      	bne.n	800680a <HAL_DMA_IRQHandler+0x8da>
 8006824:	e000      	b.n	8006828 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006826:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d004      	beq.n	8006840 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2203      	movs	r2, #3
 800683a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800683e:	e003      	b.n	8006848 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006854:	2b00      	cmp	r3, #0
 8006856:	f000 8272 	beq.w	8006d3e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	4798      	blx	r3
 8006862:	e26c      	b.n	8006d3e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a43      	ldr	r2, [pc, #268]	; (8006978 <HAL_DMA_IRQHandler+0xa48>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d022      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a42      	ldr	r2, [pc, #264]	; (800697c <HAL_DMA_IRQHandler+0xa4c>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d01d      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a40      	ldr	r2, [pc, #256]	; (8006980 <HAL_DMA_IRQHandler+0xa50>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d018      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a3f      	ldr	r2, [pc, #252]	; (8006984 <HAL_DMA_IRQHandler+0xa54>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d013      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a3d      	ldr	r2, [pc, #244]	; (8006988 <HAL_DMA_IRQHandler+0xa58>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d00e      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a3c      	ldr	r2, [pc, #240]	; (800698c <HAL_DMA_IRQHandler+0xa5c>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d009      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a3a      	ldr	r2, [pc, #232]	; (8006990 <HAL_DMA_IRQHandler+0xa60>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d004      	beq.n	80068b4 <HAL_DMA_IRQHandler+0x984>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a39      	ldr	r2, [pc, #228]	; (8006994 <HAL_DMA_IRQHandler+0xa64>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d101      	bne.n	80068b8 <HAL_DMA_IRQHandler+0x988>
 80068b4:	2301      	movs	r3, #1
 80068b6:	e000      	b.n	80068ba <HAL_DMA_IRQHandler+0x98a>
 80068b8:	2300      	movs	r3, #0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 823f 	beq.w	8006d3e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068cc:	f003 031f 	and.w	r3, r3, #31
 80068d0:	2204      	movs	r2, #4
 80068d2:	409a      	lsls	r2, r3
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	4013      	ands	r3, r2
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 80cd 	beq.w	8006a78 <HAL_DMA_IRQHandler+0xb48>
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f003 0304 	and.w	r3, r3, #4
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	f000 80c7 	beq.w	8006a78 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068ee:	f003 031f 	and.w	r3, r3, #31
 80068f2:	2204      	movs	r2, #4
 80068f4:	409a      	lsls	r2, r3
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d049      	beq.n	8006998 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d109      	bne.n	8006922 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006912:	2b00      	cmp	r3, #0
 8006914:	f000 8210 	beq.w	8006d38 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006920:	e20a      	b.n	8006d38 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 8206 	beq.w	8006d38 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006934:	e200      	b.n	8006d38 <HAL_DMA_IRQHandler+0xe08>
 8006936:	bf00      	nop
 8006938:	40020010 	.word	0x40020010
 800693c:	40020028 	.word	0x40020028
 8006940:	40020040 	.word	0x40020040
 8006944:	40020058 	.word	0x40020058
 8006948:	40020070 	.word	0x40020070
 800694c:	40020088 	.word	0x40020088
 8006950:	400200a0 	.word	0x400200a0
 8006954:	400200b8 	.word	0x400200b8
 8006958:	40020410 	.word	0x40020410
 800695c:	40020428 	.word	0x40020428
 8006960:	40020440 	.word	0x40020440
 8006964:	40020458 	.word	0x40020458
 8006968:	40020470 	.word	0x40020470
 800696c:	40020488 	.word	0x40020488
 8006970:	400204a0 	.word	0x400204a0
 8006974:	400204b8 	.word	0x400204b8
 8006978:	58025408 	.word	0x58025408
 800697c:	5802541c 	.word	0x5802541c
 8006980:	58025430 	.word	0x58025430
 8006984:	58025444 	.word	0x58025444
 8006988:	58025458 	.word	0x58025458
 800698c:	5802546c 	.word	0x5802546c
 8006990:	58025480 	.word	0x58025480
 8006994:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f003 0320 	and.w	r3, r3, #32
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d160      	bne.n	8006a64 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a7f      	ldr	r2, [pc, #508]	; (8006ba4 <HAL_DMA_IRQHandler+0xc74>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d04a      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a7d      	ldr	r2, [pc, #500]	; (8006ba8 <HAL_DMA_IRQHandler+0xc78>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d045      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a7c      	ldr	r2, [pc, #496]	; (8006bac <HAL_DMA_IRQHandler+0xc7c>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d040      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a7a      	ldr	r2, [pc, #488]	; (8006bb0 <HAL_DMA_IRQHandler+0xc80>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d03b      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a79      	ldr	r2, [pc, #484]	; (8006bb4 <HAL_DMA_IRQHandler+0xc84>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d036      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a77      	ldr	r2, [pc, #476]	; (8006bb8 <HAL_DMA_IRQHandler+0xc88>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d031      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a76      	ldr	r2, [pc, #472]	; (8006bbc <HAL_DMA_IRQHandler+0xc8c>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d02c      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a74      	ldr	r2, [pc, #464]	; (8006bc0 <HAL_DMA_IRQHandler+0xc90>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d027      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a73      	ldr	r2, [pc, #460]	; (8006bc4 <HAL_DMA_IRQHandler+0xc94>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d022      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a71      	ldr	r2, [pc, #452]	; (8006bc8 <HAL_DMA_IRQHandler+0xc98>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d01d      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a70      	ldr	r2, [pc, #448]	; (8006bcc <HAL_DMA_IRQHandler+0xc9c>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d018      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a6e      	ldr	r2, [pc, #440]	; (8006bd0 <HAL_DMA_IRQHandler+0xca0>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d013      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a6d      	ldr	r2, [pc, #436]	; (8006bd4 <HAL_DMA_IRQHandler+0xca4>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00e      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a6b      	ldr	r2, [pc, #428]	; (8006bd8 <HAL_DMA_IRQHandler+0xca8>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d009      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a6a      	ldr	r2, [pc, #424]	; (8006bdc <HAL_DMA_IRQHandler+0xcac>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d004      	beq.n	8006a42 <HAL_DMA_IRQHandler+0xb12>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a68      	ldr	r2, [pc, #416]	; (8006be0 <HAL_DMA_IRQHandler+0xcb0>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d108      	bne.n	8006a54 <HAL_DMA_IRQHandler+0xb24>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0208 	bic.w	r2, r2, #8
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	e007      	b.n	8006a64 <HAL_DMA_IRQHandler+0xb34>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 0204 	bic.w	r2, r2, #4
 8006a62:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f000 8165 	beq.w	8006d38 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a76:	e15f      	b.n	8006d38 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a7c:	f003 031f 	and.w	r3, r3, #31
 8006a80:	2202      	movs	r2, #2
 8006a82:	409a      	lsls	r2, r3
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	4013      	ands	r3, r2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f000 80c5 	beq.w	8006c18 <HAL_DMA_IRQHandler+0xce8>
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 80bf 	beq.w	8006c18 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a9e:	f003 031f 	and.w	r3, r3, #31
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	409a      	lsls	r2, r3
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d018      	beq.n	8006ae6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d109      	bne.n	8006ad2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 813a 	beq.w	8006d3c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ad0:	e134      	b.n	8006d3c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	f000 8130 	beq.w	8006d3c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ae4:	e12a      	b.n	8006d3c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f003 0320 	and.w	r3, r3, #32
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f040 8089 	bne.w	8006c04 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a2b      	ldr	r2, [pc, #172]	; (8006ba4 <HAL_DMA_IRQHandler+0xc74>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d04a      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a29      	ldr	r2, [pc, #164]	; (8006ba8 <HAL_DMA_IRQHandler+0xc78>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d045      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a28      	ldr	r2, [pc, #160]	; (8006bac <HAL_DMA_IRQHandler+0xc7c>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d040      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a26      	ldr	r2, [pc, #152]	; (8006bb0 <HAL_DMA_IRQHandler+0xc80>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d03b      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a25      	ldr	r2, [pc, #148]	; (8006bb4 <HAL_DMA_IRQHandler+0xc84>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d036      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a23      	ldr	r2, [pc, #140]	; (8006bb8 <HAL_DMA_IRQHandler+0xc88>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d031      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a22      	ldr	r2, [pc, #136]	; (8006bbc <HAL_DMA_IRQHandler+0xc8c>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d02c      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a20      	ldr	r2, [pc, #128]	; (8006bc0 <HAL_DMA_IRQHandler+0xc90>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d027      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a1f      	ldr	r2, [pc, #124]	; (8006bc4 <HAL_DMA_IRQHandler+0xc94>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d022      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a1d      	ldr	r2, [pc, #116]	; (8006bc8 <HAL_DMA_IRQHandler+0xc98>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d01d      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a1c      	ldr	r2, [pc, #112]	; (8006bcc <HAL_DMA_IRQHandler+0xc9c>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d018      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a1a      	ldr	r2, [pc, #104]	; (8006bd0 <HAL_DMA_IRQHandler+0xca0>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d013      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a19      	ldr	r2, [pc, #100]	; (8006bd4 <HAL_DMA_IRQHandler+0xca4>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d00e      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a17      	ldr	r2, [pc, #92]	; (8006bd8 <HAL_DMA_IRQHandler+0xca8>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d009      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a16      	ldr	r2, [pc, #88]	; (8006bdc <HAL_DMA_IRQHandler+0xcac>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d004      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xc62>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a14      	ldr	r2, [pc, #80]	; (8006be0 <HAL_DMA_IRQHandler+0xcb0>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d128      	bne.n	8006be4 <HAL_DMA_IRQHandler+0xcb4>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f022 0214 	bic.w	r2, r2, #20
 8006ba0:	601a      	str	r2, [r3, #0]
 8006ba2:	e027      	b.n	8006bf4 <HAL_DMA_IRQHandler+0xcc4>
 8006ba4:	40020010 	.word	0x40020010
 8006ba8:	40020028 	.word	0x40020028
 8006bac:	40020040 	.word	0x40020040
 8006bb0:	40020058 	.word	0x40020058
 8006bb4:	40020070 	.word	0x40020070
 8006bb8:	40020088 	.word	0x40020088
 8006bbc:	400200a0 	.word	0x400200a0
 8006bc0:	400200b8 	.word	0x400200b8
 8006bc4:	40020410 	.word	0x40020410
 8006bc8:	40020428 	.word	0x40020428
 8006bcc:	40020440 	.word	0x40020440
 8006bd0:	40020458 	.word	0x40020458
 8006bd4:	40020470 	.word	0x40020470
 8006bd8:	40020488 	.word	0x40020488
 8006bdc:	400204a0 	.word	0x400204a0
 8006be0:	400204b8 	.word	0x400204b8
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f022 020a 	bic.w	r2, r2, #10
 8006bf2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 8097 	beq.w	8006d3c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c16:	e091      	b.n	8006d3c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c1c:	f003 031f 	and.w	r3, r3, #31
 8006c20:	2208      	movs	r2, #8
 8006c22:	409a      	lsls	r2, r3
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	4013      	ands	r3, r2
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f000 8088 	beq.w	8006d3e <HAL_DMA_IRQHandler+0xe0e>
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f003 0308 	and.w	r3, r3, #8
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f000 8082 	beq.w	8006d3e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a41      	ldr	r2, [pc, #260]	; (8006d44 <HAL_DMA_IRQHandler+0xe14>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d04a      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a3f      	ldr	r2, [pc, #252]	; (8006d48 <HAL_DMA_IRQHandler+0xe18>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d045      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a3e      	ldr	r2, [pc, #248]	; (8006d4c <HAL_DMA_IRQHandler+0xe1c>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d040      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a3c      	ldr	r2, [pc, #240]	; (8006d50 <HAL_DMA_IRQHandler+0xe20>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d03b      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a3b      	ldr	r2, [pc, #236]	; (8006d54 <HAL_DMA_IRQHandler+0xe24>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d036      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a39      	ldr	r2, [pc, #228]	; (8006d58 <HAL_DMA_IRQHandler+0xe28>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d031      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a38      	ldr	r2, [pc, #224]	; (8006d5c <HAL_DMA_IRQHandler+0xe2c>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d02c      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a36      	ldr	r2, [pc, #216]	; (8006d60 <HAL_DMA_IRQHandler+0xe30>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d027      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a35      	ldr	r2, [pc, #212]	; (8006d64 <HAL_DMA_IRQHandler+0xe34>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d022      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a33      	ldr	r2, [pc, #204]	; (8006d68 <HAL_DMA_IRQHandler+0xe38>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d01d      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a32      	ldr	r2, [pc, #200]	; (8006d6c <HAL_DMA_IRQHandler+0xe3c>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d018      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a30      	ldr	r2, [pc, #192]	; (8006d70 <HAL_DMA_IRQHandler+0xe40>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d013      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a2f      	ldr	r2, [pc, #188]	; (8006d74 <HAL_DMA_IRQHandler+0xe44>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d00e      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a2d      	ldr	r2, [pc, #180]	; (8006d78 <HAL_DMA_IRQHandler+0xe48>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d009      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a2c      	ldr	r2, [pc, #176]	; (8006d7c <HAL_DMA_IRQHandler+0xe4c>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d004      	beq.n	8006cda <HAL_DMA_IRQHandler+0xdaa>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a2a      	ldr	r2, [pc, #168]	; (8006d80 <HAL_DMA_IRQHandler+0xe50>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d108      	bne.n	8006cec <HAL_DMA_IRQHandler+0xdbc>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 021c 	bic.w	r2, r2, #28
 8006ce8:	601a      	str	r2, [r3, #0]
 8006cea:	e007      	b.n	8006cfc <HAL_DMA_IRQHandler+0xdcc>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f022 020e 	bic.w	r2, r2, #14
 8006cfa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d00:	f003 031f 	and.w	r3, r3, #31
 8006d04:	2201      	movs	r2, #1
 8006d06:	409a      	lsls	r2, r3
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d009      	beq.n	8006d3e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	4798      	blx	r3
 8006d32:	e004      	b.n	8006d3e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006d34:	bf00      	nop
 8006d36:	e002      	b.n	8006d3e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d38:	bf00      	nop
 8006d3a:	e000      	b.n	8006d3e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d3c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006d3e:	3728      	adds	r7, #40	; 0x28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	40020010 	.word	0x40020010
 8006d48:	40020028 	.word	0x40020028
 8006d4c:	40020040 	.word	0x40020040
 8006d50:	40020058 	.word	0x40020058
 8006d54:	40020070 	.word	0x40020070
 8006d58:	40020088 	.word	0x40020088
 8006d5c:	400200a0 	.word	0x400200a0
 8006d60:	400200b8 	.word	0x400200b8
 8006d64:	40020410 	.word	0x40020410
 8006d68:	40020428 	.word	0x40020428
 8006d6c:	40020440 	.word	0x40020440
 8006d70:	40020458 	.word	0x40020458
 8006d74:	40020470 	.word	0x40020470
 8006d78:	40020488 	.word	0x40020488
 8006d7c:	400204a0 	.word	0x400204a0
 8006d80:	400204b8 	.word	0x400204b8

08006d84 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b087      	sub	sp, #28
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	607a      	str	r2, [r7, #4]
 8006d90:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d96:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d9c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a7f      	ldr	r2, [pc, #508]	; (8006fa0 <DMA_SetConfig+0x21c>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d072      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a7d      	ldr	r2, [pc, #500]	; (8006fa4 <DMA_SetConfig+0x220>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d06d      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a7c      	ldr	r2, [pc, #496]	; (8006fa8 <DMA_SetConfig+0x224>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d068      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a7a      	ldr	r2, [pc, #488]	; (8006fac <DMA_SetConfig+0x228>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d063      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a79      	ldr	r2, [pc, #484]	; (8006fb0 <DMA_SetConfig+0x22c>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d05e      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a77      	ldr	r2, [pc, #476]	; (8006fb4 <DMA_SetConfig+0x230>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d059      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a76      	ldr	r2, [pc, #472]	; (8006fb8 <DMA_SetConfig+0x234>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d054      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a74      	ldr	r2, [pc, #464]	; (8006fbc <DMA_SetConfig+0x238>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d04f      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a73      	ldr	r2, [pc, #460]	; (8006fc0 <DMA_SetConfig+0x23c>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d04a      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a71      	ldr	r2, [pc, #452]	; (8006fc4 <DMA_SetConfig+0x240>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d045      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a70      	ldr	r2, [pc, #448]	; (8006fc8 <DMA_SetConfig+0x244>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d040      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a6e      	ldr	r2, [pc, #440]	; (8006fcc <DMA_SetConfig+0x248>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d03b      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a6d      	ldr	r2, [pc, #436]	; (8006fd0 <DMA_SetConfig+0x24c>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d036      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a6b      	ldr	r2, [pc, #428]	; (8006fd4 <DMA_SetConfig+0x250>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d031      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a6a      	ldr	r2, [pc, #424]	; (8006fd8 <DMA_SetConfig+0x254>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d02c      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a68      	ldr	r2, [pc, #416]	; (8006fdc <DMA_SetConfig+0x258>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d027      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a67      	ldr	r2, [pc, #412]	; (8006fe0 <DMA_SetConfig+0x25c>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d022      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a65      	ldr	r2, [pc, #404]	; (8006fe4 <DMA_SetConfig+0x260>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d01d      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a64      	ldr	r2, [pc, #400]	; (8006fe8 <DMA_SetConfig+0x264>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d018      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a62      	ldr	r2, [pc, #392]	; (8006fec <DMA_SetConfig+0x268>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d013      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a61      	ldr	r2, [pc, #388]	; (8006ff0 <DMA_SetConfig+0x26c>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d00e      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a5f      	ldr	r2, [pc, #380]	; (8006ff4 <DMA_SetConfig+0x270>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d009      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a5e      	ldr	r2, [pc, #376]	; (8006ff8 <DMA_SetConfig+0x274>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d004      	beq.n	8006e8e <DMA_SetConfig+0x10a>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a5c      	ldr	r2, [pc, #368]	; (8006ffc <DMA_SetConfig+0x278>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d101      	bne.n	8006e92 <DMA_SetConfig+0x10e>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e000      	b.n	8006e94 <DMA_SetConfig+0x110>
 8006e92:	2300      	movs	r3, #0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d00d      	beq.n	8006eb4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006ea0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d004      	beq.n	8006eb4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006eb2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a39      	ldr	r2, [pc, #228]	; (8006fa0 <DMA_SetConfig+0x21c>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d04a      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a38      	ldr	r2, [pc, #224]	; (8006fa4 <DMA_SetConfig+0x220>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d045      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a36      	ldr	r2, [pc, #216]	; (8006fa8 <DMA_SetConfig+0x224>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d040      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a35      	ldr	r2, [pc, #212]	; (8006fac <DMA_SetConfig+0x228>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d03b      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a33      	ldr	r2, [pc, #204]	; (8006fb0 <DMA_SetConfig+0x22c>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d036      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a32      	ldr	r2, [pc, #200]	; (8006fb4 <DMA_SetConfig+0x230>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d031      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a30      	ldr	r2, [pc, #192]	; (8006fb8 <DMA_SetConfig+0x234>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d02c      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a2f      	ldr	r2, [pc, #188]	; (8006fbc <DMA_SetConfig+0x238>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d027      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a2d      	ldr	r2, [pc, #180]	; (8006fc0 <DMA_SetConfig+0x23c>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d022      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a2c      	ldr	r2, [pc, #176]	; (8006fc4 <DMA_SetConfig+0x240>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d01d      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a2a      	ldr	r2, [pc, #168]	; (8006fc8 <DMA_SetConfig+0x244>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d018      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a29      	ldr	r2, [pc, #164]	; (8006fcc <DMA_SetConfig+0x248>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d013      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a27      	ldr	r2, [pc, #156]	; (8006fd0 <DMA_SetConfig+0x24c>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d00e      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a26      	ldr	r2, [pc, #152]	; (8006fd4 <DMA_SetConfig+0x250>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d009      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a24      	ldr	r2, [pc, #144]	; (8006fd8 <DMA_SetConfig+0x254>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d004      	beq.n	8006f54 <DMA_SetConfig+0x1d0>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a23      	ldr	r2, [pc, #140]	; (8006fdc <DMA_SetConfig+0x258>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d101      	bne.n	8006f58 <DMA_SetConfig+0x1d4>
 8006f54:	2301      	movs	r3, #1
 8006f56:	e000      	b.n	8006f5a <DMA_SetConfig+0x1d6>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d059      	beq.n	8007012 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f62:	f003 031f 	and.w	r3, r3, #31
 8006f66:	223f      	movs	r2, #63	; 0x3f
 8006f68:	409a      	lsls	r2, r3
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f7c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	2b40      	cmp	r3, #64	; 0x40
 8006f8c:	d138      	bne.n	8007000 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006f9e:	e086      	b.n	80070ae <DMA_SetConfig+0x32a>
 8006fa0:	40020010 	.word	0x40020010
 8006fa4:	40020028 	.word	0x40020028
 8006fa8:	40020040 	.word	0x40020040
 8006fac:	40020058 	.word	0x40020058
 8006fb0:	40020070 	.word	0x40020070
 8006fb4:	40020088 	.word	0x40020088
 8006fb8:	400200a0 	.word	0x400200a0
 8006fbc:	400200b8 	.word	0x400200b8
 8006fc0:	40020410 	.word	0x40020410
 8006fc4:	40020428 	.word	0x40020428
 8006fc8:	40020440 	.word	0x40020440
 8006fcc:	40020458 	.word	0x40020458
 8006fd0:	40020470 	.word	0x40020470
 8006fd4:	40020488 	.word	0x40020488
 8006fd8:	400204a0 	.word	0x400204a0
 8006fdc:	400204b8 	.word	0x400204b8
 8006fe0:	58025408 	.word	0x58025408
 8006fe4:	5802541c 	.word	0x5802541c
 8006fe8:	58025430 	.word	0x58025430
 8006fec:	58025444 	.word	0x58025444
 8006ff0:	58025458 	.word	0x58025458
 8006ff4:	5802546c 	.word	0x5802546c
 8006ff8:	58025480 	.word	0x58025480
 8006ffc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	60da      	str	r2, [r3, #12]
}
 8007010:	e04d      	b.n	80070ae <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a29      	ldr	r2, [pc, #164]	; (80070bc <DMA_SetConfig+0x338>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d022      	beq.n	8007062 <DMA_SetConfig+0x2de>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a27      	ldr	r2, [pc, #156]	; (80070c0 <DMA_SetConfig+0x33c>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d01d      	beq.n	8007062 <DMA_SetConfig+0x2de>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a26      	ldr	r2, [pc, #152]	; (80070c4 <DMA_SetConfig+0x340>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d018      	beq.n	8007062 <DMA_SetConfig+0x2de>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a24      	ldr	r2, [pc, #144]	; (80070c8 <DMA_SetConfig+0x344>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d013      	beq.n	8007062 <DMA_SetConfig+0x2de>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a23      	ldr	r2, [pc, #140]	; (80070cc <DMA_SetConfig+0x348>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d00e      	beq.n	8007062 <DMA_SetConfig+0x2de>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a21      	ldr	r2, [pc, #132]	; (80070d0 <DMA_SetConfig+0x34c>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d009      	beq.n	8007062 <DMA_SetConfig+0x2de>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a20      	ldr	r2, [pc, #128]	; (80070d4 <DMA_SetConfig+0x350>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d004      	beq.n	8007062 <DMA_SetConfig+0x2de>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a1e      	ldr	r2, [pc, #120]	; (80070d8 <DMA_SetConfig+0x354>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d101      	bne.n	8007066 <DMA_SetConfig+0x2e2>
 8007062:	2301      	movs	r3, #1
 8007064:	e000      	b.n	8007068 <DMA_SetConfig+0x2e4>
 8007066:	2300      	movs	r3, #0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d020      	beq.n	80070ae <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007070:	f003 031f 	and.w	r3, r3, #31
 8007074:	2201      	movs	r2, #1
 8007076:	409a      	lsls	r2, r3
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	683a      	ldr	r2, [r7, #0]
 8007082:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	2b40      	cmp	r3, #64	; 0x40
 800708a:	d108      	bne.n	800709e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68ba      	ldr	r2, [r7, #8]
 800709a:	60da      	str	r2, [r3, #12]
}
 800709c:	e007      	b.n	80070ae <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	60da      	str	r2, [r3, #12]
}
 80070ae:	bf00      	nop
 80070b0:	371c      	adds	r7, #28
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	58025408 	.word	0x58025408
 80070c0:	5802541c 	.word	0x5802541c
 80070c4:	58025430 	.word	0x58025430
 80070c8:	58025444 	.word	0x58025444
 80070cc:	58025458 	.word	0x58025458
 80070d0:	5802546c 	.word	0x5802546c
 80070d4:	58025480 	.word	0x58025480
 80070d8:	58025494 	.word	0x58025494

080070dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a42      	ldr	r2, [pc, #264]	; (80071f4 <DMA_CalcBaseAndBitshift+0x118>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d04a      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a41      	ldr	r2, [pc, #260]	; (80071f8 <DMA_CalcBaseAndBitshift+0x11c>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d045      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a3f      	ldr	r2, [pc, #252]	; (80071fc <DMA_CalcBaseAndBitshift+0x120>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d040      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a3e      	ldr	r2, [pc, #248]	; (8007200 <DMA_CalcBaseAndBitshift+0x124>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d03b      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a3c      	ldr	r2, [pc, #240]	; (8007204 <DMA_CalcBaseAndBitshift+0x128>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d036      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a3b      	ldr	r2, [pc, #236]	; (8007208 <DMA_CalcBaseAndBitshift+0x12c>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d031      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a39      	ldr	r2, [pc, #228]	; (800720c <DMA_CalcBaseAndBitshift+0x130>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d02c      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a38      	ldr	r2, [pc, #224]	; (8007210 <DMA_CalcBaseAndBitshift+0x134>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d027      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a36      	ldr	r2, [pc, #216]	; (8007214 <DMA_CalcBaseAndBitshift+0x138>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d022      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a35      	ldr	r2, [pc, #212]	; (8007218 <DMA_CalcBaseAndBitshift+0x13c>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d01d      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a33      	ldr	r2, [pc, #204]	; (800721c <DMA_CalcBaseAndBitshift+0x140>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d018      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a32      	ldr	r2, [pc, #200]	; (8007220 <DMA_CalcBaseAndBitshift+0x144>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d013      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a30      	ldr	r2, [pc, #192]	; (8007224 <DMA_CalcBaseAndBitshift+0x148>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d00e      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a2f      	ldr	r2, [pc, #188]	; (8007228 <DMA_CalcBaseAndBitshift+0x14c>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d009      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a2d      	ldr	r2, [pc, #180]	; (800722c <DMA_CalcBaseAndBitshift+0x150>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d004      	beq.n	8007184 <DMA_CalcBaseAndBitshift+0xa8>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a2c      	ldr	r2, [pc, #176]	; (8007230 <DMA_CalcBaseAndBitshift+0x154>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d101      	bne.n	8007188 <DMA_CalcBaseAndBitshift+0xac>
 8007184:	2301      	movs	r3, #1
 8007186:	e000      	b.n	800718a <DMA_CalcBaseAndBitshift+0xae>
 8007188:	2300      	movs	r3, #0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d024      	beq.n	80071d8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	b2db      	uxtb	r3, r3
 8007194:	3b10      	subs	r3, #16
 8007196:	4a27      	ldr	r2, [pc, #156]	; (8007234 <DMA_CalcBaseAndBitshift+0x158>)
 8007198:	fba2 2303 	umull	r2, r3, r2, r3
 800719c:	091b      	lsrs	r3, r3, #4
 800719e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f003 0307 	and.w	r3, r3, #7
 80071a6:	4a24      	ldr	r2, [pc, #144]	; (8007238 <DMA_CalcBaseAndBitshift+0x15c>)
 80071a8:	5cd3      	ldrb	r3, [r2, r3]
 80071aa:	461a      	mov	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2b03      	cmp	r3, #3
 80071b4:	d908      	bls.n	80071c8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	461a      	mov	r2, r3
 80071bc:	4b1f      	ldr	r3, [pc, #124]	; (800723c <DMA_CalcBaseAndBitshift+0x160>)
 80071be:	4013      	ands	r3, r2
 80071c0:	1d1a      	adds	r2, r3, #4
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	659a      	str	r2, [r3, #88]	; 0x58
 80071c6:	e00d      	b.n	80071e4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	461a      	mov	r2, r3
 80071ce:	4b1b      	ldr	r3, [pc, #108]	; (800723c <DMA_CalcBaseAndBitshift+0x160>)
 80071d0:	4013      	ands	r3, r2
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	6593      	str	r3, [r2, #88]	; 0x58
 80071d6:	e005      	b.n	80071e4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3714      	adds	r7, #20
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr
 80071f4:	40020010 	.word	0x40020010
 80071f8:	40020028 	.word	0x40020028
 80071fc:	40020040 	.word	0x40020040
 8007200:	40020058 	.word	0x40020058
 8007204:	40020070 	.word	0x40020070
 8007208:	40020088 	.word	0x40020088
 800720c:	400200a0 	.word	0x400200a0
 8007210:	400200b8 	.word	0x400200b8
 8007214:	40020410 	.word	0x40020410
 8007218:	40020428 	.word	0x40020428
 800721c:	40020440 	.word	0x40020440
 8007220:	40020458 	.word	0x40020458
 8007224:	40020470 	.word	0x40020470
 8007228:	40020488 	.word	0x40020488
 800722c:	400204a0 	.word	0x400204a0
 8007230:	400204b8 	.word	0x400204b8
 8007234:	aaaaaaab 	.word	0xaaaaaaab
 8007238:	08018524 	.word	0x08018524
 800723c:	fffffc00 	.word	0xfffffc00

08007240 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007248:	2300      	movs	r3, #0
 800724a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d120      	bne.n	8007296 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007258:	2b03      	cmp	r3, #3
 800725a:	d858      	bhi.n	800730e <DMA_CheckFifoParam+0xce>
 800725c:	a201      	add	r2, pc, #4	; (adr r2, 8007264 <DMA_CheckFifoParam+0x24>)
 800725e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007262:	bf00      	nop
 8007264:	08007275 	.word	0x08007275
 8007268:	08007287 	.word	0x08007287
 800726c:	08007275 	.word	0x08007275
 8007270:	0800730f 	.word	0x0800730f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007278:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d048      	beq.n	8007312 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007284:	e045      	b.n	8007312 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800728e:	d142      	bne.n	8007316 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007294:	e03f      	b.n	8007316 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	699b      	ldr	r3, [r3, #24]
 800729a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800729e:	d123      	bne.n	80072e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a4:	2b03      	cmp	r3, #3
 80072a6:	d838      	bhi.n	800731a <DMA_CheckFifoParam+0xda>
 80072a8:	a201      	add	r2, pc, #4	; (adr r2, 80072b0 <DMA_CheckFifoParam+0x70>)
 80072aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ae:	bf00      	nop
 80072b0:	080072c1 	.word	0x080072c1
 80072b4:	080072c7 	.word	0x080072c7
 80072b8:	080072c1 	.word	0x080072c1
 80072bc:	080072d9 	.word	0x080072d9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	73fb      	strb	r3, [r7, #15]
        break;
 80072c4:	e030      	b.n	8007328 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d025      	beq.n	800731e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80072d6:	e022      	b.n	800731e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80072e0:	d11f      	bne.n	8007322 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80072e6:	e01c      	b.n	8007322 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d902      	bls.n	80072f6 <DMA_CheckFifoParam+0xb6>
 80072f0:	2b03      	cmp	r3, #3
 80072f2:	d003      	beq.n	80072fc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80072f4:	e018      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	73fb      	strb	r3, [r7, #15]
        break;
 80072fa:	e015      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007300:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00e      	beq.n	8007326 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	73fb      	strb	r3, [r7, #15]
    break;
 800730c:	e00b      	b.n	8007326 <DMA_CheckFifoParam+0xe6>
        break;
 800730e:	bf00      	nop
 8007310:	e00a      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        break;
 8007312:	bf00      	nop
 8007314:	e008      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        break;
 8007316:	bf00      	nop
 8007318:	e006      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        break;
 800731a:	bf00      	nop
 800731c:	e004      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        break;
 800731e:	bf00      	nop
 8007320:	e002      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
        break;
 8007322:	bf00      	nop
 8007324:	e000      	b.n	8007328 <DMA_CheckFifoParam+0xe8>
    break;
 8007326:	bf00      	nop
    }
  }

  return status;
 8007328:	7bfb      	ldrb	r3, [r7, #15]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop

08007338 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a38      	ldr	r2, [pc, #224]	; (800742c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d022      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a36      	ldr	r2, [pc, #216]	; (8007430 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d01d      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a35      	ldr	r2, [pc, #212]	; (8007434 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d018      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a33      	ldr	r2, [pc, #204]	; (8007438 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d013      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a32      	ldr	r2, [pc, #200]	; (800743c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d00e      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a30      	ldr	r2, [pc, #192]	; (8007440 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d009      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a2f      	ldr	r2, [pc, #188]	; (8007444 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d004      	beq.n	8007396 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a2d      	ldr	r2, [pc, #180]	; (8007448 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d101      	bne.n	800739a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007396:	2301      	movs	r3, #1
 8007398:	e000      	b.n	800739c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800739a:	2300      	movs	r3, #0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d01a      	beq.n	80073d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	3b08      	subs	r3, #8
 80073a8:	4a28      	ldr	r2, [pc, #160]	; (800744c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80073aa:	fba2 2303 	umull	r2, r3, r2, r3
 80073ae:	091b      	lsrs	r3, r3, #4
 80073b0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	4b26      	ldr	r3, [pc, #152]	; (8007450 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80073b6:	4413      	add	r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	461a      	mov	r2, r3
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4a24      	ldr	r2, [pc, #144]	; (8007454 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80073c4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f003 031f 	and.w	r3, r3, #31
 80073cc:	2201      	movs	r2, #1
 80073ce:	409a      	lsls	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80073d4:	e024      	b.n	8007420 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	3b10      	subs	r3, #16
 80073de:	4a1e      	ldr	r2, [pc, #120]	; (8007458 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80073e0:	fba2 2303 	umull	r2, r3, r2, r3
 80073e4:	091b      	lsrs	r3, r3, #4
 80073e6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	4a1c      	ldr	r2, [pc, #112]	; (800745c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d806      	bhi.n	80073fe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	4a1b      	ldr	r2, [pc, #108]	; (8007460 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d902      	bls.n	80073fe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	3308      	adds	r3, #8
 80073fc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	4b18      	ldr	r3, [pc, #96]	; (8007464 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007402:	4413      	add	r3, r2
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	461a      	mov	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a16      	ldr	r2, [pc, #88]	; (8007468 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007410:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f003 031f 	and.w	r3, r3, #31
 8007418:	2201      	movs	r2, #1
 800741a:	409a      	lsls	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007420:	bf00      	nop
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr
 800742c:	58025408 	.word	0x58025408
 8007430:	5802541c 	.word	0x5802541c
 8007434:	58025430 	.word	0x58025430
 8007438:	58025444 	.word	0x58025444
 800743c:	58025458 	.word	0x58025458
 8007440:	5802546c 	.word	0x5802546c
 8007444:	58025480 	.word	0x58025480
 8007448:	58025494 	.word	0x58025494
 800744c:	cccccccd 	.word	0xcccccccd
 8007450:	16009600 	.word	0x16009600
 8007454:	58025880 	.word	0x58025880
 8007458:	aaaaaaab 	.word	0xaaaaaaab
 800745c:	400204b8 	.word	0x400204b8
 8007460:	4002040f 	.word	0x4002040f
 8007464:	10008200 	.word	0x10008200
 8007468:	40020880 	.word	0x40020880

0800746c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	b2db      	uxtb	r3, r3
 800747a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d04a      	beq.n	8007518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2b08      	cmp	r3, #8
 8007486:	d847      	bhi.n	8007518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a25      	ldr	r2, [pc, #148]	; (8007524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d022      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a24      	ldr	r2, [pc, #144]	; (8007528 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d01d      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a22      	ldr	r2, [pc, #136]	; (800752c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d018      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a21      	ldr	r2, [pc, #132]	; (8007530 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d013      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a1f      	ldr	r2, [pc, #124]	; (8007534 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d00e      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a1e      	ldr	r2, [pc, #120]	; (8007538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d009      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a1c      	ldr	r2, [pc, #112]	; (800753c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d004      	beq.n	80074d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a1b      	ldr	r2, [pc, #108]	; (8007540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d101      	bne.n	80074dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80074d8:	2301      	movs	r3, #1
 80074da:	e000      	b.n	80074de <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80074dc:	2300      	movs	r3, #0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d00a      	beq.n	80074f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	4b17      	ldr	r3, [pc, #92]	; (8007544 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80074e6:	4413      	add	r3, r2
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	461a      	mov	r2, r3
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a15      	ldr	r2, [pc, #84]	; (8007548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80074f4:	671a      	str	r2, [r3, #112]	; 0x70
 80074f6:	e009      	b.n	800750c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4b14      	ldr	r3, [pc, #80]	; (800754c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80074fc:	4413      	add	r3, r2
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	461a      	mov	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a11      	ldr	r2, [pc, #68]	; (8007550 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800750a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	3b01      	subs	r3, #1
 8007510:	2201      	movs	r2, #1
 8007512:	409a      	lsls	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007518:	bf00      	nop
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr
 8007524:	58025408 	.word	0x58025408
 8007528:	5802541c 	.word	0x5802541c
 800752c:	58025430 	.word	0x58025430
 8007530:	58025444 	.word	0x58025444
 8007534:	58025458 	.word	0x58025458
 8007538:	5802546c 	.word	0x5802546c
 800753c:	58025480 	.word	0x58025480
 8007540:	58025494 	.word	0x58025494
 8007544:	1600963f 	.word	0x1600963f
 8007548:	58025940 	.word	0x58025940
 800754c:	1000823f 	.word	0x1000823f
 8007550:	40020940 	.word	0x40020940

08007554 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b098      	sub	sp, #96	; 0x60
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800755c:	4a84      	ldr	r2, [pc, #528]	; (8007770 <HAL_FDCAN_Init+0x21c>)
 800755e:	f107 030c 	add.w	r3, r7, #12
 8007562:	4611      	mov	r1, r2
 8007564:	224c      	movs	r2, #76	; 0x4c
 8007566:	4618      	mov	r0, r3
 8007568:	f00f fdea 	bl	8017140 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e1c6      	b.n	8007904 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a7e      	ldr	r2, [pc, #504]	; (8007774 <HAL_FDCAN_Init+0x220>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d106      	bne.n	800758e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007588:	461a      	mov	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d106      	bne.n	80075a8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7fb faa4 	bl	8002af0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	699a      	ldr	r2, [r3, #24]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f022 0210 	bic.w	r2, r2, #16
 80075b6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075b8:	f7fc fa32 	bl	8003a20 <HAL_GetTick>
 80075bc:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80075be:	e014      	b.n	80075ea <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80075c0:	f7fc fa2e 	bl	8003a20 <HAL_GetTick>
 80075c4:	4602      	mov	r2, r0
 80075c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	2b0a      	cmp	r3, #10
 80075cc:	d90d      	bls.n	80075ea <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80075d4:	f043 0201 	orr.w	r2, r3, #1
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2203      	movs	r2, #3
 80075e2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e18c      	b.n	8007904 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	699b      	ldr	r3, [r3, #24]
 80075f0:	f003 0308 	and.w	r3, r3, #8
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d0e3      	beq.n	80075c0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	699a      	ldr	r2, [r3, #24]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f042 0201 	orr.w	r2, r2, #1
 8007606:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007608:	f7fc fa0a 	bl	8003a20 <HAL_GetTick>
 800760c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800760e:	e014      	b.n	800763a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007610:	f7fc fa06 	bl	8003a20 <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b0a      	cmp	r3, #10
 800761c:	d90d      	bls.n	800763a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007624:	f043 0201 	orr.w	r2, r3, #1
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2203      	movs	r2, #3
 8007632:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e164      	b.n	8007904 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0e3      	beq.n	8007610 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	699a      	ldr	r2, [r3, #24]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f042 0202 	orr.w	r2, r2, #2
 8007656:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	7c1b      	ldrb	r3, [r3, #16]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d108      	bne.n	8007672 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	699a      	ldr	r2, [r3, #24]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800766e:	619a      	str	r2, [r3, #24]
 8007670:	e007      	b.n	8007682 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	699a      	ldr	r2, [r3, #24]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007680:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	7c5b      	ldrb	r3, [r3, #17]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d108      	bne.n	800769c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	699a      	ldr	r2, [r3, #24]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007698:	619a      	str	r2, [r3, #24]
 800769a:	e007      	b.n	80076ac <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	699a      	ldr	r2, [r3, #24]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80076aa:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	7c9b      	ldrb	r3, [r3, #18]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d108      	bne.n	80076c6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	699a      	ldr	r2, [r3, #24]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076c2:	619a      	str	r2, [r3, #24]
 80076c4:	e007      	b.n	80076d6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	699a      	ldr	r2, [r3, #24]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076d4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	699b      	ldr	r3, [r3, #24]
 80076dc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689a      	ldr	r2, [r3, #8]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	430a      	orrs	r2, r1
 80076ea:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	699a      	ldr	r2, [r3, #24]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80076fa:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	691a      	ldr	r2, [r3, #16]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f022 0210 	bic.w	r2, r2, #16
 800770a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d108      	bne.n	8007726 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	699a      	ldr	r2, [r3, #24]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f042 0204 	orr.w	r2, r2, #4
 8007722:	619a      	str	r2, [r3, #24]
 8007724:	e030      	b.n	8007788 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d02c      	beq.n	8007788 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	2b02      	cmp	r3, #2
 8007734:	d020      	beq.n	8007778 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	699a      	ldr	r2, [r3, #24]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007744:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	691a      	ldr	r2, [r3, #16]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f042 0210 	orr.w	r2, r2, #16
 8007754:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	2b03      	cmp	r3, #3
 800775c:	d114      	bne.n	8007788 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	699a      	ldr	r2, [r3, #24]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f042 0220 	orr.w	r2, r2, #32
 800776c:	619a      	str	r2, [r3, #24]
 800776e:	e00b      	b.n	8007788 <HAL_FDCAN_Init+0x234>
 8007770:	08018410 	.word	0x08018410
 8007774:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699a      	ldr	r2, [r3, #24]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f042 0220 	orr.w	r2, r2, #32
 8007786:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	3b01      	subs	r3, #1
 800778e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	69db      	ldr	r3, [r3, #28]
 8007794:	3b01      	subs	r3, #1
 8007796:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007798:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80077a0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	695b      	ldr	r3, [r3, #20]
 80077a8:	3b01      	subs	r3, #1
 80077aa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80077b0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80077b2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077bc:	d115      	bne.n	80077ea <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c8:	3b01      	subs	r3, #1
 80077ca:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077cc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d2:	3b01      	subs	r3, #1
 80077d4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80077d6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077de:	3b01      	subs	r3, #1
 80077e0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80077e6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077e8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00a      	beq.n	8007808 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007810:	4413      	add	r3, r2
 8007812:	2b00      	cmp	r3, #0
 8007814:	d011      	beq.n	800783a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800781e:	f023 0107 	bic.w	r1, r3, #7
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	3360      	adds	r3, #96	; 0x60
 800782a:	443b      	add	r3, r7
 800782c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	430a      	orrs	r2, r1
 8007836:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783e:	2b00      	cmp	r3, #0
 8007840:	d011      	beq.n	8007866 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800784a:	f023 0107 	bic.w	r1, r3, #7
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	3360      	adds	r3, #96	; 0x60
 8007856:	443b      	add	r3, r7
 8007858:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	430a      	orrs	r2, r1
 8007862:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800786a:	2b00      	cmp	r3, #0
 800786c:	d012      	beq.n	8007894 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8007876:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	3360      	adds	r3, #96	; 0x60
 8007882:	443b      	add	r3, r7
 8007884:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007888:	011a      	lsls	r2, r3, #4
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	430a      	orrs	r2, r1
 8007890:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007898:	2b00      	cmp	r3, #0
 800789a:	d012      	beq.n	80078c2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80078a4:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	3360      	adds	r3, #96	; 0x60
 80078b0:	443b      	add	r3, r7
 80078b2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80078b6:	021a      	lsls	r2, r3, #8
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	430a      	orrs	r2, r1
 80078be:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a11      	ldr	r2, [pc, #68]	; (800790c <HAL_FDCAN_Init+0x3b8>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d107      	bne.n	80078dc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	689a      	ldr	r2, [r3, #8]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f022 0203 	bic.w	r2, r2, #3
 80078da:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f80b 	bl	8007910 <FDCAN_CalcultateRamBlockAddresses>
 80078fa:	4603      	mov	r3, r0
 80078fc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8007900:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8007904:	4618      	mov	r0, r3
 8007906:	3760      	adds	r7, #96	; 0x60
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	4000a000 	.word	0x4000a000

08007910 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800791c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007926:	4ba7      	ldr	r3, [pc, #668]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007928:	4013      	ands	r3, r2
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	0091      	lsls	r1, r2, #2
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	6812      	ldr	r2, [r2, #0]
 8007932:	430b      	orrs	r3, r1
 8007934:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007940:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007948:	041a      	lsls	r2, r3, #16
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	4413      	add	r3, r2
 800795c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007966:	4b97      	ldr	r3, [pc, #604]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007968:	4013      	ands	r3, r2
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	0091      	lsls	r1, r2, #2
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	6812      	ldr	r2, [r2, #0]
 8007972:	430b      	orrs	r3, r1
 8007974:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007980:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007988:	041a      	lsls	r2, r3, #16
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	430a      	orrs	r2, r1
 8007990:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007998:	005b      	lsls	r3, r3, #1
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	4413      	add	r3, r2
 800799e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80079a8:	4b86      	ldr	r3, [pc, #536]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079aa:	4013      	ands	r3, r2
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	0091      	lsls	r1, r2, #2
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	6812      	ldr	r2, [r2, #0]
 80079b4:	430b      	orrs	r3, r1
 80079b6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80079c2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ca:	041a      	lsls	r2, r3, #16
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	430a      	orrs	r2, r1
 80079d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80079de:	fb02 f303 	mul.w	r3, r2, r3
 80079e2:	68ba      	ldr	r2, [r7, #8]
 80079e4:	4413      	add	r3, r2
 80079e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80079f0:	4b74      	ldr	r3, [pc, #464]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079f2:	4013      	ands	r3, r2
 80079f4:	68ba      	ldr	r2, [r7, #8]
 80079f6:	0091      	lsls	r1, r2, #2
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	6812      	ldr	r2, [r2, #0]
 80079fc:	430b      	orrs	r3, r1
 80079fe:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007a0a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a12:	041a      	lsls	r2, r3, #16
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	430a      	orrs	r2, r1
 8007a1a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007a26:	fb02 f303 	mul.w	r3, r2, r3
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8007a38:	4b62      	ldr	r3, [pc, #392]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	68ba      	ldr	r2, [r7, #8]
 8007a3e:	0091      	lsls	r1, r2, #2
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	6812      	ldr	r2, [r2, #0]
 8007a44:	430b      	orrs	r3, r1
 8007a46:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007a52:	fb02 f303 	mul.w	r3, r2, r3
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	4413      	add	r3, r2
 8007a5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007a64:	4b57      	ldr	r3, [pc, #348]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a66:	4013      	ands	r3, r2
 8007a68:	68ba      	ldr	r2, [r7, #8]
 8007a6a:	0091      	lsls	r1, r2, #2
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	6812      	ldr	r2, [r2, #0]
 8007a70:	430b      	orrs	r3, r1
 8007a72:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007a7e:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a86:	041a      	lsls	r2, r3, #16
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a96:	005b      	lsls	r3, r3, #1
 8007a98:	68ba      	ldr	r2, [r7, #8]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007aa6:	4b47      	ldr	r3, [pc, #284]	; (8007bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	68ba      	ldr	r2, [r7, #8]
 8007aac:	0091      	lsls	r1, r2, #2
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	6812      	ldr	r2, [r2, #0]
 8007ab2:	430b      	orrs	r3, r1
 8007ab4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007ac0:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ac8:	041a      	lsls	r2, r3, #16
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007adc:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ae4:	061a      	lsls	r2, r3, #24
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	430a      	orrs	r2, r1
 8007aec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007af4:	4b34      	ldr	r3, [pc, #208]	; (8007bc8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007af6:	4413      	add	r3, r2
 8007af8:	009a      	lsls	r2, r3, #2
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	441a      	add	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b16:	00db      	lsls	r3, r3, #3
 8007b18:	441a      	add	r2, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b26:	6879      	ldr	r1, [r7, #4]
 8007b28:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8007b2a:	fb01 f303 	mul.w	r3, r1, r3
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	441a      	add	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b3e:	6879      	ldr	r1, [r7, #4]
 8007b40:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8007b42:	fb01 f303 	mul.w	r3, r1, r3
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	441a      	add	r2, r3
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b56:	6879      	ldr	r1, [r7, #4]
 8007b58:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8007b5a:	fb01 f303 	mul.w	r3, r1, r3
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	441a      	add	r2, r3
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b72:	00db      	lsls	r3, r3, #3
 8007b74:	441a      	add	r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b86:	6879      	ldr	r1, [r7, #4]
 8007b88:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007b8a:	fb01 f303 	mul.w	r3, r1, r3
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	441a      	add	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ba2:	6879      	ldr	r1, [r7, #4]
 8007ba4:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007ba6:	fb01 f303 	mul.w	r3, r1, r3
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	441a      	add	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bba:	4a04      	ldr	r2, [pc, #16]	; (8007bcc <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d915      	bls.n	8007bec <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007bc0:	e006      	b.n	8007bd0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007bc2:	bf00      	nop
 8007bc4:	ffff0003 	.word	0xffff0003
 8007bc8:	10002b00 	.word	0x10002b00
 8007bcc:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007bd6:	f043 0220 	orr.w	r2, r3, #32
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2203      	movs	r2, #3
 8007be4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	e010      	b.n	8007c0e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bf0:	60fb      	str	r3, [r7, #12]
 8007bf2:	e005      	b.n	8007c00 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	3304      	adds	r3, #4
 8007bfe:	60fb      	str	r3, [r7, #12]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d3f3      	bcc.n	8007bf4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr
 8007c1a:	bf00      	nop

08007c1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b089      	sub	sp, #36	; 0x24
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007c26:	2300      	movs	r3, #0
 8007c28:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007c2a:	4b86      	ldr	r3, [pc, #536]	; (8007e44 <HAL_GPIO_Init+0x228>)
 8007c2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007c2e:	e18c      	b.n	8007f4a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	2101      	movs	r1, #1
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	fa01 f303 	lsl.w	r3, r1, r3
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f000 817e 	beq.w	8007f44 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	f003 0303 	and.w	r3, r3, #3
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d005      	beq.n	8007c60 <HAL_GPIO_Init+0x44>
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	f003 0303 	and.w	r3, r3, #3
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d130      	bne.n	8007cc2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	005b      	lsls	r3, r3, #1
 8007c6a:	2203      	movs	r2, #3
 8007c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c70:	43db      	mvns	r3, r3
 8007c72:	69ba      	ldr	r2, [r7, #24]
 8007c74:	4013      	ands	r3, r2
 8007c76:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	68da      	ldr	r2, [r3, #12]
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	005b      	lsls	r3, r3, #1
 8007c80:	fa02 f303 	lsl.w	r3, r2, r3
 8007c84:	69ba      	ldr	r2, [r7, #24]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	69ba      	ldr	r2, [r7, #24]
 8007c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c96:	2201      	movs	r2, #1
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9e:	43db      	mvns	r3, r3
 8007ca0:	69ba      	ldr	r2, [r7, #24]
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	091b      	lsrs	r3, r3, #4
 8007cac:	f003 0201 	and.w	r2, r3, #1
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb6:	69ba      	ldr	r2, [r7, #24]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	69ba      	ldr	r2, [r7, #24]
 8007cc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f003 0303 	and.w	r3, r3, #3
 8007cca:	2b03      	cmp	r3, #3
 8007ccc:	d017      	beq.n	8007cfe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	2203      	movs	r2, #3
 8007cda:	fa02 f303 	lsl.w	r3, r2, r3
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	69ba      	ldr	r2, [r7, #24]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	689a      	ldr	r2, [r3, #8]
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	005b      	lsls	r3, r3, #1
 8007cee:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	69ba      	ldr	r2, [r7, #24]
 8007cfc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	f003 0303 	and.w	r3, r3, #3
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d123      	bne.n	8007d52 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	08da      	lsrs	r2, r3, #3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	3208      	adds	r2, #8
 8007d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	f003 0307 	and.w	r3, r3, #7
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	220f      	movs	r2, #15
 8007d22:	fa02 f303 	lsl.w	r3, r2, r3
 8007d26:	43db      	mvns	r3, r3
 8007d28:	69ba      	ldr	r2, [r7, #24]
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	691a      	ldr	r2, [r3, #16]
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	f003 0307 	and.w	r3, r3, #7
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d3e:	69ba      	ldr	r2, [r7, #24]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	08da      	lsrs	r2, r3, #3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	3208      	adds	r2, #8
 8007d4c:	69b9      	ldr	r1, [r7, #24]
 8007d4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	005b      	lsls	r3, r3, #1
 8007d5c:	2203      	movs	r2, #3
 8007d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d62:	43db      	mvns	r3, r3
 8007d64:	69ba      	ldr	r2, [r7, #24]
 8007d66:	4013      	ands	r3, r2
 8007d68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	f003 0203 	and.w	r2, r3, #3
 8007d72:	69fb      	ldr	r3, [r7, #28]
 8007d74:	005b      	lsls	r3, r3, #1
 8007d76:	fa02 f303 	lsl.w	r3, r2, r3
 8007d7a:	69ba      	ldr	r2, [r7, #24]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	69ba      	ldr	r2, [r7, #24]
 8007d84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f000 80d8 	beq.w	8007f44 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d94:	4b2c      	ldr	r3, [pc, #176]	; (8007e48 <HAL_GPIO_Init+0x22c>)
 8007d96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d9a:	4a2b      	ldr	r2, [pc, #172]	; (8007e48 <HAL_GPIO_Init+0x22c>)
 8007d9c:	f043 0302 	orr.w	r3, r3, #2
 8007da0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007da4:	4b28      	ldr	r3, [pc, #160]	; (8007e48 <HAL_GPIO_Init+0x22c>)
 8007da6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007daa:	f003 0302 	and.w	r3, r3, #2
 8007dae:	60fb      	str	r3, [r7, #12]
 8007db0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007db2:	4a26      	ldr	r2, [pc, #152]	; (8007e4c <HAL_GPIO_Init+0x230>)
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	089b      	lsrs	r3, r3, #2
 8007db8:	3302      	adds	r3, #2
 8007dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	f003 0303 	and.w	r3, r3, #3
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	220f      	movs	r2, #15
 8007dca:	fa02 f303 	lsl.w	r3, r2, r3
 8007dce:	43db      	mvns	r3, r3
 8007dd0:	69ba      	ldr	r2, [r7, #24]
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a1d      	ldr	r2, [pc, #116]	; (8007e50 <HAL_GPIO_Init+0x234>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d04a      	beq.n	8007e74 <HAL_GPIO_Init+0x258>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a1c      	ldr	r2, [pc, #112]	; (8007e54 <HAL_GPIO_Init+0x238>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d02b      	beq.n	8007e3e <HAL_GPIO_Init+0x222>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a1b      	ldr	r2, [pc, #108]	; (8007e58 <HAL_GPIO_Init+0x23c>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d025      	beq.n	8007e3a <HAL_GPIO_Init+0x21e>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a1a      	ldr	r2, [pc, #104]	; (8007e5c <HAL_GPIO_Init+0x240>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01f      	beq.n	8007e36 <HAL_GPIO_Init+0x21a>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a19      	ldr	r2, [pc, #100]	; (8007e60 <HAL_GPIO_Init+0x244>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d019      	beq.n	8007e32 <HAL_GPIO_Init+0x216>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a18      	ldr	r2, [pc, #96]	; (8007e64 <HAL_GPIO_Init+0x248>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d013      	beq.n	8007e2e <HAL_GPIO_Init+0x212>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a17      	ldr	r2, [pc, #92]	; (8007e68 <HAL_GPIO_Init+0x24c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00d      	beq.n	8007e2a <HAL_GPIO_Init+0x20e>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a16      	ldr	r2, [pc, #88]	; (8007e6c <HAL_GPIO_Init+0x250>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d007      	beq.n	8007e26 <HAL_GPIO_Init+0x20a>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a15      	ldr	r2, [pc, #84]	; (8007e70 <HAL_GPIO_Init+0x254>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d101      	bne.n	8007e22 <HAL_GPIO_Init+0x206>
 8007e1e:	2309      	movs	r3, #9
 8007e20:	e029      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e22:	230a      	movs	r3, #10
 8007e24:	e027      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e26:	2307      	movs	r3, #7
 8007e28:	e025      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e2a:	2306      	movs	r3, #6
 8007e2c:	e023      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e2e:	2305      	movs	r3, #5
 8007e30:	e021      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e32:	2304      	movs	r3, #4
 8007e34:	e01f      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e36:	2303      	movs	r3, #3
 8007e38:	e01d      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e3a:	2302      	movs	r3, #2
 8007e3c:	e01b      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e019      	b.n	8007e76 <HAL_GPIO_Init+0x25a>
 8007e42:	bf00      	nop
 8007e44:	58000080 	.word	0x58000080
 8007e48:	58024400 	.word	0x58024400
 8007e4c:	58000400 	.word	0x58000400
 8007e50:	58020000 	.word	0x58020000
 8007e54:	58020400 	.word	0x58020400
 8007e58:	58020800 	.word	0x58020800
 8007e5c:	58020c00 	.word	0x58020c00
 8007e60:	58021000 	.word	0x58021000
 8007e64:	58021400 	.word	0x58021400
 8007e68:	58021800 	.word	0x58021800
 8007e6c:	58021c00 	.word	0x58021c00
 8007e70:	58022400 	.word	0x58022400
 8007e74:	2300      	movs	r3, #0
 8007e76:	69fa      	ldr	r2, [r7, #28]
 8007e78:	f002 0203 	and.w	r2, r2, #3
 8007e7c:	0092      	lsls	r2, r2, #2
 8007e7e:	4093      	lsls	r3, r2
 8007e80:	69ba      	ldr	r2, [r7, #24]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e86:	4938      	ldr	r1, [pc, #224]	; (8007f68 <HAL_GPIO_Init+0x34c>)
 8007e88:	69fb      	ldr	r3, [r7, #28]
 8007e8a:	089b      	lsrs	r3, r3, #2
 8007e8c:	3302      	adds	r3, #2
 8007e8e:	69ba      	ldr	r2, [r7, #24]
 8007e90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	43db      	mvns	r3, r3
 8007ea0:	69ba      	ldr	r2, [r7, #24]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d003      	beq.n	8007eba <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007eb2:	69ba      	ldr	r2, [r7, #24]
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007eba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007ec2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	43db      	mvns	r3, r3
 8007ece:	69ba      	ldr	r2, [r7, #24]
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d003      	beq.n	8007ee8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007ee0:	69ba      	ldr	r2, [r7, #24]
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007ee8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007eec:	69bb      	ldr	r3, [r7, #24]
 8007eee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	43db      	mvns	r3, r3
 8007efa:	69ba      	ldr	r2, [r7, #24]
 8007efc:	4013      	ands	r3, r2
 8007efe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8007f0c:	69ba      	ldr	r2, [r7, #24]
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	69ba      	ldr	r2, [r7, #24]
 8007f18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	43db      	mvns	r3, r3
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	4013      	ands	r3, r2
 8007f28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8007f36:	69ba      	ldr	r2, [r7, #24]
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	69ba      	ldr	r2, [r7, #24]
 8007f42:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	3301      	adds	r3, #1
 8007f48:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	fa22 f303 	lsr.w	r3, r2, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f47f ae6b 	bne.w	8007c30 <HAL_GPIO_Init+0x14>
  }
}
 8007f5a:	bf00      	nop
 8007f5c:	bf00      	nop
 8007f5e:	3724      	adds	r7, #36	; 0x24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	58000400 	.word	0x58000400

08007f6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b085      	sub	sp, #20
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	460b      	mov	r3, r1
 8007f76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	691a      	ldr	r2, [r3, #16]
 8007f7c:	887b      	ldrh	r3, [r7, #2]
 8007f7e:	4013      	ands	r3, r2
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f84:	2301      	movs	r3, #1
 8007f86:	73fb      	strb	r3, [r7, #15]
 8007f88:	e001      	b.n	8007f8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	807b      	strh	r3, [r7, #2]
 8007fa8:	4613      	mov	r3, r2
 8007faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007fac:	787b      	ldrb	r3, [r7, #1]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d003      	beq.n	8007fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007fb2:	887a      	ldrh	r2, [r7, #2]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007fb8:	e003      	b.n	8007fc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007fba:	887b      	ldrh	r3, [r7, #2]
 8007fbc:	041a      	lsls	r2, r3, #16
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	619a      	str	r2, [r3, #24]
}
 8007fc2:	bf00      	nop
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
	...

08007fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d101      	bne.n	8007fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e07f      	b.n	80080e2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d106      	bne.n	8007ffc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7fa fde2 	bl	8002bc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2224      	movs	r2, #36	; 0x24
 8008000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0201 	bic.w	r2, r2, #1
 8008012:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685a      	ldr	r2, [r3, #4]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008020:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	689a      	ldr	r2, [r3, #8]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008030:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d107      	bne.n	800804a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	689a      	ldr	r2, [r3, #8]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008046:	609a      	str	r2, [r3, #8]
 8008048:	e006      	b.n	8008058 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	689a      	ldr	r2, [r3, #8]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008056:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	2b02      	cmp	r3, #2
 800805e:	d104      	bne.n	800806a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008068:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	6859      	ldr	r1, [r3, #4]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	4b1d      	ldr	r3, [pc, #116]	; (80080ec <HAL_I2C_Init+0x11c>)
 8008076:	430b      	orrs	r3, r1
 8008078:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008088:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	691a      	ldr	r2, [r3, #16]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	430a      	orrs	r2, r1
 80080a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	69d9      	ldr	r1, [r3, #28]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6a1a      	ldr	r2, [r3, #32]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	430a      	orrs	r2, r1
 80080b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f042 0201 	orr.w	r2, r2, #1
 80080c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2220      	movs	r2, #32
 80080ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3708      	adds	r7, #8
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	02008000 	.word	0x02008000

080080f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	699b      	ldr	r3, [r3, #24]
 80080fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800810c:	2b00      	cmp	r3, #0
 800810e:	d005      	beq.n	800811c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	68f9      	ldr	r1, [r7, #12]
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	4798      	blx	r3
  }
}
 800811c:	bf00      	nop
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008124:	b480      	push	{r7}
 8008126:	b083      	sub	sp, #12
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008134:	b2db      	uxtb	r3, r3
 8008136:	2b20      	cmp	r3, #32
 8008138:	d138      	bne.n	80081ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008140:	2b01      	cmp	r3, #1
 8008142:	d101      	bne.n	8008148 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008144:	2302      	movs	r3, #2
 8008146:	e032      	b.n	80081ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2224      	movs	r2, #36	; 0x24
 8008154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f022 0201 	bic.w	r2, r2, #1
 8008166:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008176:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	6819      	ldr	r1, [r3, #0]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	430a      	orrs	r2, r1
 8008186:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f042 0201 	orr.w	r2, r2, #1
 8008196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2220      	movs	r2, #32
 800819c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	e000      	b.n	80081ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80081ac:	2302      	movs	r3, #2
  }
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	370c      	adds	r7, #12
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr

080081ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80081ba:	b480      	push	{r7}
 80081bc:	b085      	sub	sp, #20
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	2b20      	cmp	r3, #32
 80081ce:	d139      	bne.n	8008244 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d101      	bne.n	80081de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80081da:	2302      	movs	r3, #2
 80081dc:	e033      	b.n	8008246 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2224      	movs	r2, #36	; 0x24
 80081ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f022 0201 	bic.w	r2, r2, #1
 80081fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800820c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	021b      	lsls	r3, r3, #8
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	4313      	orrs	r3, r2
 8008216:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f042 0201 	orr.w	r2, r2, #1
 800822e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2220      	movs	r2, #32
 8008234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008240:	2300      	movs	r3, #0
 8008242:	e000      	b.n	8008246 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008244:	2302      	movs	r3, #2
  }
}
 8008246:	4618      	mov	r0, r3
 8008248:	3714      	adds	r7, #20
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008252:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008254:	b08f      	sub	sp, #60	; 0x3c
 8008256:	af0a      	add	r7, sp, #40	; 0x28
 8008258:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e116      	b.n	8008492 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d106      	bne.n	8008284 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f00e fbc8 	bl	8016a14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2203      	movs	r2, #3
 8008288:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008294:	2b00      	cmp	r3, #0
 8008296:	d102      	bne.n	800829e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4618      	mov	r0, r3
 80082a4:	f00a fcf7 	bl	8012c96 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	603b      	str	r3, [r7, #0]
 80082ae:	687e      	ldr	r6, [r7, #4]
 80082b0:	466d      	mov	r5, sp
 80082b2:	f106 0410 	add.w	r4, r6, #16
 80082b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80082b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80082ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80082bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80082be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80082c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80082c6:	1d33      	adds	r3, r6, #4
 80082c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082ca:	6838      	ldr	r0, [r7, #0]
 80082cc:	f00a fbc2 	bl	8012a54 <USB_CoreInit>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d005      	beq.n	80082e2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2202      	movs	r2, #2
 80082da:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e0d7      	b.n	8008492 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2100      	movs	r1, #0
 80082e8:	4618      	mov	r0, r3
 80082ea:	f00a fce5 	bl	8012cb8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082ee:	2300      	movs	r3, #0
 80082f0:	73fb      	strb	r3, [r7, #15]
 80082f2:	e04a      	b.n	800838a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80082f4:	7bfa      	ldrb	r2, [r7, #15]
 80082f6:	6879      	ldr	r1, [r7, #4]
 80082f8:	4613      	mov	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	4413      	add	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	440b      	add	r3, r1
 8008302:	333d      	adds	r3, #61	; 0x3d
 8008304:	2201      	movs	r2, #1
 8008306:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008308:	7bfa      	ldrb	r2, [r7, #15]
 800830a:	6879      	ldr	r1, [r7, #4]
 800830c:	4613      	mov	r3, r2
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	4413      	add	r3, r2
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	440b      	add	r3, r1
 8008316:	333c      	adds	r3, #60	; 0x3c
 8008318:	7bfa      	ldrb	r2, [r7, #15]
 800831a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800831c:	7bfa      	ldrb	r2, [r7, #15]
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	b298      	uxth	r0, r3
 8008322:	6879      	ldr	r1, [r7, #4]
 8008324:	4613      	mov	r3, r2
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	4413      	add	r3, r2
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	440b      	add	r3, r1
 800832e:	3356      	adds	r3, #86	; 0x56
 8008330:	4602      	mov	r2, r0
 8008332:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008334:	7bfa      	ldrb	r2, [r7, #15]
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	4613      	mov	r3, r2
 800833a:	00db      	lsls	r3, r3, #3
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	440b      	add	r3, r1
 8008342:	3340      	adds	r3, #64	; 0x40
 8008344:	2200      	movs	r2, #0
 8008346:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008348:	7bfa      	ldrb	r2, [r7, #15]
 800834a:	6879      	ldr	r1, [r7, #4]
 800834c:	4613      	mov	r3, r2
 800834e:	00db      	lsls	r3, r3, #3
 8008350:	4413      	add	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	440b      	add	r3, r1
 8008356:	3344      	adds	r3, #68	; 0x44
 8008358:	2200      	movs	r2, #0
 800835a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800835c:	7bfa      	ldrb	r2, [r7, #15]
 800835e:	6879      	ldr	r1, [r7, #4]
 8008360:	4613      	mov	r3, r2
 8008362:	00db      	lsls	r3, r3, #3
 8008364:	4413      	add	r3, r2
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	440b      	add	r3, r1
 800836a:	3348      	adds	r3, #72	; 0x48
 800836c:	2200      	movs	r2, #0
 800836e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008370:	7bfa      	ldrb	r2, [r7, #15]
 8008372:	6879      	ldr	r1, [r7, #4]
 8008374:	4613      	mov	r3, r2
 8008376:	00db      	lsls	r3, r3, #3
 8008378:	4413      	add	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	440b      	add	r3, r1
 800837e:	334c      	adds	r3, #76	; 0x4c
 8008380:	2200      	movs	r2, #0
 8008382:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008384:	7bfb      	ldrb	r3, [r7, #15]
 8008386:	3301      	adds	r3, #1
 8008388:	73fb      	strb	r3, [r7, #15]
 800838a:	7bfa      	ldrb	r2, [r7, #15]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	429a      	cmp	r2, r3
 8008392:	d3af      	bcc.n	80082f4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008394:	2300      	movs	r3, #0
 8008396:	73fb      	strb	r3, [r7, #15]
 8008398:	e044      	b.n	8008424 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800839a:	7bfa      	ldrb	r2, [r7, #15]
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	4613      	mov	r3, r2
 80083a0:	00db      	lsls	r3, r3, #3
 80083a2:	4413      	add	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	440b      	add	r3, r1
 80083a8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80083ac:	2200      	movs	r2, #0
 80083ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80083b0:	7bfa      	ldrb	r2, [r7, #15]
 80083b2:	6879      	ldr	r1, [r7, #4]
 80083b4:	4613      	mov	r3, r2
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	4413      	add	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	440b      	add	r3, r1
 80083be:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80083c2:	7bfa      	ldrb	r2, [r7, #15]
 80083c4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80083c6:	7bfa      	ldrb	r2, [r7, #15]
 80083c8:	6879      	ldr	r1, [r7, #4]
 80083ca:	4613      	mov	r3, r2
 80083cc:	00db      	lsls	r3, r3, #3
 80083ce:	4413      	add	r3, r2
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	440b      	add	r3, r1
 80083d4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80083d8:	2200      	movs	r2, #0
 80083da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80083dc:	7bfa      	ldrb	r2, [r7, #15]
 80083de:	6879      	ldr	r1, [r7, #4]
 80083e0:	4613      	mov	r3, r2
 80083e2:	00db      	lsls	r3, r3, #3
 80083e4:	4413      	add	r3, r2
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	440b      	add	r3, r1
 80083ea:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80083ee:	2200      	movs	r2, #0
 80083f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80083f2:	7bfa      	ldrb	r2, [r7, #15]
 80083f4:	6879      	ldr	r1, [r7, #4]
 80083f6:	4613      	mov	r3, r2
 80083f8:	00db      	lsls	r3, r3, #3
 80083fa:	4413      	add	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	440b      	add	r3, r1
 8008400:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008404:	2200      	movs	r2, #0
 8008406:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008408:	7bfa      	ldrb	r2, [r7, #15]
 800840a:	6879      	ldr	r1, [r7, #4]
 800840c:	4613      	mov	r3, r2
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	440b      	add	r3, r1
 8008416:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800841a:	2200      	movs	r2, #0
 800841c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800841e:	7bfb      	ldrb	r3, [r7, #15]
 8008420:	3301      	adds	r3, #1
 8008422:	73fb      	strb	r3, [r7, #15]
 8008424:	7bfa      	ldrb	r2, [r7, #15]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	429a      	cmp	r2, r3
 800842c:	d3b5      	bcc.n	800839a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	603b      	str	r3, [r7, #0]
 8008434:	687e      	ldr	r6, [r7, #4]
 8008436:	466d      	mov	r5, sp
 8008438:	f106 0410 	add.w	r4, r6, #16
 800843c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800843e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008440:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008442:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008444:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008448:	e885 0003 	stmia.w	r5, {r0, r1}
 800844c:	1d33      	adds	r3, r6, #4
 800844e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008450:	6838      	ldr	r0, [r7, #0]
 8008452:	f00a fc7d 	bl	8012d50 <USB_DevInit>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d005      	beq.n	8008468 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2202      	movs	r2, #2
 8008460:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e014      	b.n	8008492 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847c:	2b01      	cmp	r3, #1
 800847e:	d102      	bne.n	8008486 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f001 f96f 	bl	8009764 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4618      	mov	r0, r3
 800848c:	f00b fcbf 	bl	8013e0e <USB_DevDisconnect>

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800849a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b084      	sub	sp, #16
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d101      	bne.n	80084b6 <HAL_PCD_Start+0x1c>
 80084b2:	2302      	movs	r3, #2
 80084b4:	e022      	b.n	80084fc <HAL_PCD_Start+0x62>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d109      	bne.n	80084de <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d105      	bne.n	80084de <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4618      	mov	r0, r3
 80084e4:	f00a fbc6 	bl	8012c74 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4618      	mov	r0, r3
 80084ee:	f00b fc6d 	bl	8013dcc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008504:	b590      	push	{r4, r7, lr}
 8008506:	b08d      	sub	sp, #52	; 0x34
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4618      	mov	r0, r3
 800851c:	f00b fd2b 	bl	8013f76 <USB_GetMode>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	f040 84b7 	bne.w	8008e96 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4618      	mov	r0, r3
 800852e:	f00b fc8f 	bl	8013e50 <USB_ReadInterrupts>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 84ad 	beq.w	8008e94 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	0a1b      	lsrs	r3, r3, #8
 8008544:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4618      	mov	r0, r3
 8008554:	f00b fc7c 	bl	8013e50 <USB_ReadInterrupts>
 8008558:	4603      	mov	r3, r0
 800855a:	f003 0302 	and.w	r3, r3, #2
 800855e:	2b02      	cmp	r3, #2
 8008560:	d107      	bne.n	8008572 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	695a      	ldr	r2, [r3, #20]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f002 0202 	and.w	r2, r2, #2
 8008570:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f00b fc6a 	bl	8013e50 <USB_ReadInterrupts>
 800857c:	4603      	mov	r3, r0
 800857e:	f003 0310 	and.w	r3, r3, #16
 8008582:	2b10      	cmp	r3, #16
 8008584:	d161      	bne.n	800864a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	699a      	ldr	r2, [r3, #24]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f022 0210 	bic.w	r2, r2, #16
 8008594:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008596:	6a3b      	ldr	r3, [r7, #32]
 8008598:	6a1b      	ldr	r3, [r3, #32]
 800859a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	f003 020f 	and.w	r2, r3, #15
 80085a2:	4613      	mov	r3, r2
 80085a4:	00db      	lsls	r3, r3, #3
 80085a6:	4413      	add	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	4413      	add	r3, r2
 80085b2:	3304      	adds	r3, #4
 80085b4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	0c5b      	lsrs	r3, r3, #17
 80085ba:	f003 030f 	and.w	r3, r3, #15
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d124      	bne.n	800860c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80085c2:	69ba      	ldr	r2, [r7, #24]
 80085c4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80085c8:	4013      	ands	r3, r2
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d035      	beq.n	800863a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	091b      	lsrs	r3, r3, #4
 80085d6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80085d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085dc:	b29b      	uxth	r3, r3
 80085de:	461a      	mov	r2, r3
 80085e0:	6a38      	ldr	r0, [r7, #32]
 80085e2:	f00b faa1 	bl	8013b28 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	68da      	ldr	r2, [r3, #12]
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	091b      	lsrs	r3, r3, #4
 80085ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085f2:	441a      	add	r2, r3
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	695a      	ldr	r2, [r3, #20]
 80085fc:	69bb      	ldr	r3, [r7, #24]
 80085fe:	091b      	lsrs	r3, r3, #4
 8008600:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008604:	441a      	add	r2, r3
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	615a      	str	r2, [r3, #20]
 800860a:	e016      	b.n	800863a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	0c5b      	lsrs	r3, r3, #17
 8008610:	f003 030f 	and.w	r3, r3, #15
 8008614:	2b06      	cmp	r3, #6
 8008616:	d110      	bne.n	800863a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800861e:	2208      	movs	r2, #8
 8008620:	4619      	mov	r1, r3
 8008622:	6a38      	ldr	r0, [r7, #32]
 8008624:	f00b fa80 	bl	8013b28 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	695a      	ldr	r2, [r3, #20]
 800862c:	69bb      	ldr	r3, [r7, #24]
 800862e:	091b      	lsrs	r3, r3, #4
 8008630:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008634:	441a      	add	r2, r3
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	699a      	ldr	r2, [r3, #24]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f042 0210 	orr.w	r2, r2, #16
 8008648:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4618      	mov	r0, r3
 8008650:	f00b fbfe 	bl	8013e50 <USB_ReadInterrupts>
 8008654:	4603      	mov	r3, r0
 8008656:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800865a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800865e:	f040 80a7 	bne.w	80087b0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008662:	2300      	movs	r3, #0
 8008664:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4618      	mov	r0, r3
 800866c:	f00b fc03 	bl	8013e76 <USB_ReadDevAllOutEpInterrupt>
 8008670:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008672:	e099      	b.n	80087a8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	2b00      	cmp	r3, #0
 800867c:	f000 808e 	beq.w	800879c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008686:	b2d2      	uxtb	r2, r2
 8008688:	4611      	mov	r1, r2
 800868a:	4618      	mov	r0, r3
 800868c:	f00b fc27 	bl	8013ede <USB_ReadDevOutEPInterrupt>
 8008690:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f003 0301 	and.w	r3, r3, #1
 8008698:	2b00      	cmp	r3, #0
 800869a:	d00c      	beq.n	80086b6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	015a      	lsls	r2, r3, #5
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	4413      	add	r3, r2
 80086a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a8:	461a      	mov	r2, r3
 80086aa:	2301      	movs	r3, #1
 80086ac:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80086ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fed1 	bl	8009458 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	f003 0308 	and.w	r3, r3, #8
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00c      	beq.n	80086da <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80086c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c2:	015a      	lsls	r2, r3, #5
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	4413      	add	r3, r2
 80086c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086cc:	461a      	mov	r2, r3
 80086ce:	2308      	movs	r3, #8
 80086d0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80086d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 ffa7 	bl	8009628 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	f003 0310 	and.w	r3, r3, #16
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d008      	beq.n	80086f6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80086e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e6:	015a      	lsls	r2, r3, #5
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	4413      	add	r3, r2
 80086ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086f0:	461a      	mov	r2, r3
 80086f2:	2310      	movs	r3, #16
 80086f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d030      	beq.n	8008762 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008708:	2b80      	cmp	r3, #128	; 0x80
 800870a:	d109      	bne.n	8008720 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	69fa      	ldr	r2, [r7, #28]
 8008716:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800871a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800871e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008722:	4613      	mov	r3, r2
 8008724:	00db      	lsls	r3, r3, #3
 8008726:	4413      	add	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	4413      	add	r3, r2
 8008732:	3304      	adds	r3, #4
 8008734:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	78db      	ldrb	r3, [r3, #3]
 800873a:	2b01      	cmp	r3, #1
 800873c:	d108      	bne.n	8008750 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	2200      	movs	r2, #0
 8008742:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	b2db      	uxtb	r3, r3
 8008748:	4619      	mov	r1, r3
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f00e fa5a 	bl	8016c04 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008752:	015a      	lsls	r2, r3, #5
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	4413      	add	r3, r2
 8008758:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800875c:	461a      	mov	r2, r3
 800875e:	2302      	movs	r3, #2
 8008760:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	f003 0320 	and.w	r3, r3, #32
 8008768:	2b00      	cmp	r3, #0
 800876a:	d008      	beq.n	800877e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800876c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876e:	015a      	lsls	r2, r3, #5
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	4413      	add	r3, r2
 8008774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008778:	461a      	mov	r2, r3
 800877a:	2320      	movs	r3, #32
 800877c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008784:	2b00      	cmp	r3, #0
 8008786:	d009      	beq.n	800879c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878a:	015a      	lsls	r2, r3, #5
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	4413      	add	r3, r2
 8008790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008794:	461a      	mov	r2, r3
 8008796:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800879a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800879c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879e:	3301      	adds	r3, #1
 80087a0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80087a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a4:	085b      	lsrs	r3, r3, #1
 80087a6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80087a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f47f af62 	bne.w	8008674 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4618      	mov	r0, r3
 80087b6:	f00b fb4b 	bl	8013e50 <USB_ReadInterrupts>
 80087ba:	4603      	mov	r3, r0
 80087bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80087c4:	f040 80db 	bne.w	800897e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4618      	mov	r0, r3
 80087ce:	f00b fb6c 	bl	8013eaa <USB_ReadDevAllInEpInterrupt>
 80087d2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80087d4:	2300      	movs	r3, #0
 80087d6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80087d8:	e0cd      	b.n	8008976 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80087da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f000 80c2 	beq.w	800896a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087ec:	b2d2      	uxtb	r2, r2
 80087ee:	4611      	mov	r1, r2
 80087f0:	4618      	mov	r0, r3
 80087f2:	f00b fb92 	bl	8013f1a <USB_ReadDevInEPInterrupt>
 80087f6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d057      	beq.n	80088b2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008804:	f003 030f 	and.w	r3, r3, #15
 8008808:	2201      	movs	r2, #1
 800880a:	fa02 f303 	lsl.w	r3, r2, r3
 800880e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008816:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	43db      	mvns	r3, r3
 800881c:	69f9      	ldr	r1, [r7, #28]
 800881e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008822:	4013      	ands	r3, r2
 8008824:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008828:	015a      	lsls	r2, r3, #5
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	4413      	add	r3, r2
 800882e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008832:	461a      	mov	r2, r3
 8008834:	2301      	movs	r3, #1
 8008836:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	2b01      	cmp	r3, #1
 800883e:	d132      	bne.n	80088a6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008840:	6879      	ldr	r1, [r7, #4]
 8008842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008844:	4613      	mov	r3, r2
 8008846:	00db      	lsls	r3, r3, #3
 8008848:	4413      	add	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	440b      	add	r3, r1
 800884e:	3348      	adds	r3, #72	; 0x48
 8008850:	6819      	ldr	r1, [r3, #0]
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008856:	4613      	mov	r3, r2
 8008858:	00db      	lsls	r3, r3, #3
 800885a:	4413      	add	r3, r2
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	4403      	add	r3, r0
 8008860:	3344      	adds	r3, #68	; 0x44
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4419      	add	r1, r3
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800886a:	4613      	mov	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4403      	add	r3, r0
 8008874:	3348      	adds	r3, #72	; 0x48
 8008876:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887a:	2b00      	cmp	r3, #0
 800887c:	d113      	bne.n	80088a6 <HAL_PCD_IRQHandler+0x3a2>
 800887e:	6879      	ldr	r1, [r7, #4]
 8008880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008882:	4613      	mov	r3, r2
 8008884:	00db      	lsls	r3, r3, #3
 8008886:	4413      	add	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	440b      	add	r3, r1
 800888c:	334c      	adds	r3, #76	; 0x4c
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d108      	bne.n	80088a6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6818      	ldr	r0, [r3, #0]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800889e:	461a      	mov	r2, r3
 80088a0:	2101      	movs	r1, #1
 80088a2:	f00b fb9b 	bl	8013fdc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80088a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	4619      	mov	r1, r3
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f00e f924 	bl	8016afa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	f003 0308 	and.w	r3, r3, #8
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d008      	beq.n	80088ce <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80088bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088be:	015a      	lsls	r2, r3, #5
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	4413      	add	r3, r2
 80088c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088c8:	461a      	mov	r2, r3
 80088ca:	2308      	movs	r3, #8
 80088cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	f003 0310 	and.w	r3, r3, #16
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d008      	beq.n	80088ea <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80088d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088da:	015a      	lsls	r2, r3, #5
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	4413      	add	r3, r2
 80088e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088e4:	461a      	mov	r2, r3
 80088e6:	2310      	movs	r3, #16
 80088e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d008      	beq.n	8008906 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80088f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008900:	461a      	mov	r2, r3
 8008902:	2340      	movs	r3, #64	; 0x40
 8008904:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	f003 0302 	and.w	r3, r3, #2
 800890c:	2b00      	cmp	r3, #0
 800890e:	d023      	beq.n	8008958 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008910:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008912:	6a38      	ldr	r0, [r7, #32]
 8008914:	f00a fb7a 	bl	801300c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8008918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800891a:	4613      	mov	r3, r2
 800891c:	00db      	lsls	r3, r3, #3
 800891e:	4413      	add	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	3338      	adds	r3, #56	; 0x38
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	4413      	add	r3, r2
 8008928:	3304      	adds	r3, #4
 800892a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	78db      	ldrb	r3, [r3, #3]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d108      	bne.n	8008946 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2200      	movs	r2, #0
 8008938:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800893a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893c:	b2db      	uxtb	r3, r3
 800893e:	4619      	mov	r1, r3
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f00e f971 	bl	8016c28 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	4413      	add	r3, r2
 800894e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008952:	461a      	mov	r2, r3
 8008954:	2302      	movs	r3, #2
 8008956:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895e:	2b00      	cmp	r3, #0
 8008960:	d003      	beq.n	800896a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008962:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fcea 	bl	800933e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800896a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896c:	3301      	adds	r3, #1
 800896e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008972:	085b      	lsrs	r3, r3, #1
 8008974:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008978:	2b00      	cmp	r3, #0
 800897a:	f47f af2e 	bne.w	80087da <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4618      	mov	r0, r3
 8008984:	f00b fa64 	bl	8013e50 <USB_ReadInterrupts>
 8008988:	4603      	mov	r3, r0
 800898a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800898e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008992:	d122      	bne.n	80089da <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	69fa      	ldr	r2, [r7, #28]
 800899e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089a2:	f023 0301 	bic.w	r3, r3, #1
 80089a6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	d108      	bne.n	80089c4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80089ba:	2100      	movs	r1, #0
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 fef5 	bl	80097ac <HAL_PCDEx_LPM_Callback>
 80089c2:	e002      	b.n	80089ca <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f00e f90f 	bl	8016be8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	695a      	ldr	r2, [r3, #20]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80089d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f00b fa36 	bl	8013e50 <USB_ReadInterrupts>
 80089e4:	4603      	mov	r3, r0
 80089e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089ee:	d112      	bne.n	8008a16 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f6:	689b      	ldr	r3, [r3, #8]
 80089f8:	f003 0301 	and.w	r3, r3, #1
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d102      	bne.n	8008a06 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f00e f8cb 	bl	8016b9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	695a      	ldr	r2, [r3, #20]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008a14:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f00b fa18 	bl	8013e50 <USB_ReadInterrupts>
 8008a20:	4603      	mov	r3, r0
 8008a22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a2a:	d121      	bne.n	8008a70 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	695a      	ldr	r2, [r3, #20]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008a3a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d111      	bne.n	8008a6a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a54:	089b      	lsrs	r3, r3, #2
 8008a56:	f003 020f 	and.w	r2, r3, #15
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008a60:	2101      	movs	r1, #1
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fea2 	bl	80097ac <HAL_PCDEx_LPM_Callback>
 8008a68:	e002      	b.n	8008a70 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f00e f896 	bl	8016b9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4618      	mov	r0, r3
 8008a76:	f00b f9eb 	bl	8013e50 <USB_ReadInterrupts>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a84:	f040 80b7 	bne.w	8008bf6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a88:	69fb      	ldr	r3, [r7, #28]
 8008a8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	69fa      	ldr	r2, [r7, #28]
 8008a92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a96:	f023 0301 	bic.w	r3, r3, #1
 8008a9a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2110      	movs	r1, #16
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f00a fab2 	bl	801300c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008aac:	e046      	b.n	8008b3c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aba:	461a      	mov	r2, r3
 8008abc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ac0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac4:	015a      	lsls	r2, r3, #5
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	4413      	add	r3, r2
 8008aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ad2:	0151      	lsls	r1, r2, #5
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	440a      	add	r2, r1
 8008ad8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008adc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ae0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ae4:	015a      	lsls	r2, r3, #5
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	4413      	add	r3, r2
 8008aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aee:	461a      	mov	r2, r3
 8008af0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008af4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b06:	0151      	lsls	r1, r2, #5
 8008b08:	69fa      	ldr	r2, [r7, #28]
 8008b0a:	440a      	add	r2, r1
 8008b0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b10:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b18:	015a      	lsls	r2, r3, #5
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b26:	0151      	lsls	r1, r2, #5
 8008b28:	69fa      	ldr	r2, [r7, #28]
 8008b2a:	440a      	add	r2, r1
 8008b2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b30:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008b34:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b38:	3301      	adds	r3, #1
 8008b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d3b3      	bcc.n	8008aae <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008b46:	69fb      	ldr	r3, [r7, #28]
 8008b48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4c:	69db      	ldr	r3, [r3, #28]
 8008b4e:	69fa      	ldr	r2, [r7, #28]
 8008b50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b54:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008b58:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d016      	beq.n	8008b90 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b6c:	69fa      	ldr	r2, [r7, #28]
 8008b6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b72:	f043 030b 	orr.w	r3, r3, #11
 8008b76:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b82:	69fa      	ldr	r2, [r7, #28]
 8008b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b88:	f043 030b 	orr.w	r3, r3, #11
 8008b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8008b8e:	e015      	b.n	8008bbc <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008b90:	69fb      	ldr	r3, [r7, #28]
 8008b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b96:	695a      	ldr	r2, [r3, #20]
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	f242 032b 	movw	r3, #8235	; 0x202b
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bae:	691b      	ldr	r3, [r3, #16]
 8008bb0:	69fa      	ldr	r2, [r7, #28]
 8008bb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bb6:	f043 030b 	orr.w	r3, r3, #11
 8008bba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	69fa      	ldr	r2, [r7, #28]
 8008bc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008bce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6818      	ldr	r0, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008be0:	461a      	mov	r2, r3
 8008be2:	f00b f9fb 	bl	8013fdc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	695a      	ldr	r2, [r3, #20]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008bf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f00b f928 	bl	8013e50 <USB_ReadInterrupts>
 8008c00:	4603      	mov	r3, r0
 8008c02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c0a:	d124      	bne.n	8008c56 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4618      	mov	r0, r3
 8008c12:	f00b f9bf 	bl	8013f94 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f00a fa73 	bl	8013106 <USB_GetDevSpeed>
 8008c20:	4603      	mov	r3, r0
 8008c22:	461a      	mov	r2, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681c      	ldr	r4, [r3, #0]
 8008c2c:	f001 fd88 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 8008c30:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	461a      	mov	r2, r3
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	f009 ff78 	bl	8012b30 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f00d ff82 	bl	8016b4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	695a      	ldr	r2, [r3, #20]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008c54:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f00b f8f8 	bl	8013e50 <USB_ReadInterrupts>
 8008c60:	4603      	mov	r3, r0
 8008c62:	f003 0308 	and.w	r3, r3, #8
 8008c66:	2b08      	cmp	r3, #8
 8008c68:	d10a      	bne.n	8008c80 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f00d ff5f 	bl	8016b2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	695a      	ldr	r2, [r3, #20]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f002 0208 	and.w	r2, r2, #8
 8008c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4618      	mov	r0, r3
 8008c86:	f00b f8e3 	bl	8013e50 <USB_ReadInterrupts>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c90:	2b80      	cmp	r3, #128	; 0x80
 8008c92:	d122      	bne.n	8008cda <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008c94:	6a3b      	ldr	r3, [r7, #32]
 8008c96:	699b      	ldr	r3, [r3, #24]
 8008c98:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8008ca4:	e014      	b.n	8008cd0 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008ca6:	6879      	ldr	r1, [r7, #4]
 8008ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008caa:	4613      	mov	r3, r2
 8008cac:	00db      	lsls	r3, r3, #3
 8008cae:	4413      	add	r3, r2
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	440b      	add	r3, r1
 8008cb4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d105      	bne.n	8008cca <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 fb09 	bl	80092dc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ccc:	3301      	adds	r3, #1
 8008cce:	627b      	str	r3, [r7, #36]	; 0x24
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d3e5      	bcc.n	8008ca6 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f00b f8b6 	bl	8013e50 <USB_ReadInterrupts>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cee:	d13b      	bne.n	8008d68 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8008cf4:	e02b      	b.n	8008d4e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d06:	6879      	ldr	r1, [r7, #4]
 8008d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d0a:	4613      	mov	r3, r2
 8008d0c:	00db      	lsls	r3, r3, #3
 8008d0e:	4413      	add	r3, r2
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	440b      	add	r3, r1
 8008d14:	3340      	adds	r3, #64	; 0x40
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d115      	bne.n	8008d48 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008d1c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	da12      	bge.n	8008d48 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008d22:	6879      	ldr	r1, [r7, #4]
 8008d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d26:	4613      	mov	r3, r2
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	4413      	add	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	440b      	add	r3, r1
 8008d30:	333f      	adds	r3, #63	; 0x3f
 8008d32:	2201      	movs	r2, #1
 8008d34:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	4619      	mov	r1, r3
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 faca 	bl	80092dc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d3ce      	bcc.n	8008cf6 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	695a      	ldr	r2, [r3, #20]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008d66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f00b f86f 	bl	8013e50 <USB_ReadInterrupts>
 8008d72:	4603      	mov	r3, r0
 8008d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d7c:	d155      	bne.n	8008e2a <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d7e:	2301      	movs	r3, #1
 8008d80:	627b      	str	r3, [r7, #36]	; 0x24
 8008d82:	e045      	b.n	8008e10 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	015a      	lsls	r2, r3, #5
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	4413      	add	r3, r2
 8008d8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d98:	4613      	mov	r3, r2
 8008d9a:	00db      	lsls	r3, r3, #3
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	440b      	add	r3, r1
 8008da2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d12e      	bne.n	8008e0a <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008dac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	da2b      	bge.n	8008e0a <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008dbe:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d121      	bne.n	8008e0a <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008dc6:	6879      	ldr	r1, [r7, #4]
 8008dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dca:	4613      	mov	r3, r2
 8008dcc:	00db      	lsls	r3, r3, #3
 8008dce:	4413      	add	r3, r2
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	440b      	add	r3, r1
 8008dd4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008dd8:	2201      	movs	r2, #1
 8008dda:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008ddc:	6a3b      	ldr	r3, [r7, #32]
 8008dde:	699b      	ldr	r3, [r3, #24]
 8008de0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008de4:	6a3b      	ldr	r3, [r7, #32]
 8008de6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008de8:	6a3b      	ldr	r3, [r7, #32]
 8008dea:	695b      	ldr	r3, [r3, #20]
 8008dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d10a      	bne.n	8008e0a <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008df4:	69fb      	ldr	r3, [r7, #28]
 8008df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	69fa      	ldr	r2, [r7, #28]
 8008dfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008e06:	6053      	str	r3, [r2, #4]
            break;
 8008e08:	e007      	b.n	8008e1a <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d3b4      	bcc.n	8008d84 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	695a      	ldr	r2, [r3, #20]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008e28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f00b f80e 	bl	8013e50 <USB_ReadInterrupts>
 8008e34:	4603      	mov	r3, r0
 8008e36:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e3e:	d10a      	bne.n	8008e56 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f00d ff03 	bl	8016c4c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	695a      	ldr	r2, [r3, #20]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f00a fff8 	bl	8013e50 <USB_ReadInterrupts>
 8008e60:	4603      	mov	r3, r0
 8008e62:	f003 0304 	and.w	r3, r3, #4
 8008e66:	2b04      	cmp	r3, #4
 8008e68:	d115      	bne.n	8008e96 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d002      	beq.n	8008e82 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f00d fef3 	bl	8016c68 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	6859      	ldr	r1, [r3, #4]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	69ba      	ldr	r2, [r7, #24]
 8008e8e:	430a      	orrs	r2, r1
 8008e90:	605a      	str	r2, [r3, #4]
 8008e92:	e000      	b.n	8008e96 <HAL_PCD_IRQHandler+0x992>
      return;
 8008e94:	bf00      	nop
    }
  }
}
 8008e96:	3734      	adds	r7, #52	; 0x34
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd90      	pop	{r4, r7, pc}

08008e9c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d101      	bne.n	8008eb6 <HAL_PCD_SetAddress+0x1a>
 8008eb2:	2302      	movs	r3, #2
 8008eb4:	e013      	b.n	8008ede <HAL_PCD_SetAddress+0x42>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	78fa      	ldrb	r2, [r7, #3]
 8008ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	78fa      	ldrb	r2, [r7, #3]
 8008ecc:	4611      	mov	r1, r2
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f00a ff56 	bl	8013d80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008edc:	2300      	movs	r3, #0
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3708      	adds	r7, #8
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b084      	sub	sp, #16
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
 8008eee:	4608      	mov	r0, r1
 8008ef0:	4611      	mov	r1, r2
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	70fb      	strb	r3, [r7, #3]
 8008ef8:	460b      	mov	r3, r1
 8008efa:	803b      	strh	r3, [r7, #0]
 8008efc:	4613      	mov	r3, r2
 8008efe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008f00:	2300      	movs	r3, #0
 8008f02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	da0f      	bge.n	8008f2c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f0c:	78fb      	ldrb	r3, [r7, #3]
 8008f0e:	f003 020f 	and.w	r2, r3, #15
 8008f12:	4613      	mov	r3, r2
 8008f14:	00db      	lsls	r3, r3, #3
 8008f16:	4413      	add	r3, r2
 8008f18:	009b      	lsls	r3, r3, #2
 8008f1a:	3338      	adds	r3, #56	; 0x38
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	4413      	add	r3, r2
 8008f20:	3304      	adds	r3, #4
 8008f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2201      	movs	r2, #1
 8008f28:	705a      	strb	r2, [r3, #1]
 8008f2a:	e00f      	b.n	8008f4c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f2c:	78fb      	ldrb	r3, [r7, #3]
 8008f2e:	f003 020f 	and.w	r2, r3, #15
 8008f32:	4613      	mov	r3, r2
 8008f34:	00db      	lsls	r3, r3, #3
 8008f36:	4413      	add	r3, r2
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	4413      	add	r3, r2
 8008f42:	3304      	adds	r3, #4
 8008f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f4c:	78fb      	ldrb	r3, [r7, #3]
 8008f4e:	f003 030f 	and.w	r3, r3, #15
 8008f52:	b2da      	uxtb	r2, r3
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f58:	883a      	ldrh	r2, [r7, #0]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	78ba      	ldrb	r2, [r7, #2]
 8008f62:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	785b      	ldrb	r3, [r3, #1]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d004      	beq.n	8008f76 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f76:	78bb      	ldrb	r3, [r7, #2]
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d102      	bne.n	8008f82 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d101      	bne.n	8008f90 <HAL_PCD_EP_Open+0xaa>
 8008f8c:	2302      	movs	r3, #2
 8008f8e:	e00e      	b.n	8008fae <HAL_PCD_EP_Open+0xc8>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68f9      	ldr	r1, [r7, #12]
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f00a f8d6 	bl	8013150 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008fac:	7afb      	ldrb	r3, [r7, #11]
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b084      	sub	sp, #16
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008fc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	da0f      	bge.n	8008fea <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fca:	78fb      	ldrb	r3, [r7, #3]
 8008fcc:	f003 020f 	and.w	r2, r3, #15
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	00db      	lsls	r3, r3, #3
 8008fd4:	4413      	add	r3, r2
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	3338      	adds	r3, #56	; 0x38
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	4413      	add	r3, r2
 8008fde:	3304      	adds	r3, #4
 8008fe0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	705a      	strb	r2, [r3, #1]
 8008fe8:	e00f      	b.n	800900a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fea:	78fb      	ldrb	r3, [r7, #3]
 8008fec:	f003 020f 	and.w	r2, r3, #15
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	00db      	lsls	r3, r3, #3
 8008ff4:	4413      	add	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	4413      	add	r3, r2
 8009000:	3304      	adds	r3, #4
 8009002:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800900a:	78fb      	ldrb	r3, [r7, #3]
 800900c:	f003 030f 	and.w	r3, r3, #15
 8009010:	b2da      	uxtb	r2, r3
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800901c:	2b01      	cmp	r3, #1
 800901e:	d101      	bne.n	8009024 <HAL_PCD_EP_Close+0x6e>
 8009020:	2302      	movs	r3, #2
 8009022:	e00e      	b.n	8009042 <HAL_PCD_EP_Close+0x8c>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2201      	movs	r2, #1
 8009028:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68f9      	ldr	r1, [r7, #12]
 8009032:	4618      	mov	r0, r3
 8009034:	f00a f914 	bl	8013260 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b086      	sub	sp, #24
 800904e:	af00      	add	r7, sp, #0
 8009050:	60f8      	str	r0, [r7, #12]
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	603b      	str	r3, [r7, #0]
 8009056:	460b      	mov	r3, r1
 8009058:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800905a:	7afb      	ldrb	r3, [r7, #11]
 800905c:	f003 020f 	and.w	r2, r3, #15
 8009060:	4613      	mov	r3, r2
 8009062:	00db      	lsls	r3, r3, #3
 8009064:	4413      	add	r3, r2
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800906c:	68fa      	ldr	r2, [r7, #12]
 800906e:	4413      	add	r3, r2
 8009070:	3304      	adds	r3, #4
 8009072:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	687a      	ldr	r2, [r7, #4]
 8009078:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	683a      	ldr	r2, [r7, #0]
 800907e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	2200      	movs	r2, #0
 8009084:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2200      	movs	r2, #0
 800908a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800908c:	7afb      	ldrb	r3, [r7, #11]
 800908e:	f003 030f 	and.w	r3, r3, #15
 8009092:	b2da      	uxtb	r2, r3
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d102      	bne.n	80090a6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	6818      	ldr	r0, [r3, #0]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	461a      	mov	r2, r3
 80090b2:	6979      	ldr	r1, [r7, #20]
 80090b4:	f00a f9b0 	bl	8013418 <USB_EPStartXfer>

  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3718      	adds	r7, #24
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80090c2:	b480      	push	{r7}
 80090c4:	b083      	sub	sp, #12
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
 80090ca:	460b      	mov	r3, r1
 80090cc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090ce:	78fb      	ldrb	r3, [r7, #3]
 80090d0:	f003 020f 	and.w	r2, r3, #15
 80090d4:	6879      	ldr	r1, [r7, #4]
 80090d6:	4613      	mov	r3, r2
 80090d8:	00db      	lsls	r3, r3, #3
 80090da:	4413      	add	r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	440b      	add	r3, r1
 80090e0:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80090e4:	681b      	ldr	r3, [r3, #0]
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	370c      	adds	r7, #12
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr

080090f2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b086      	sub	sp, #24
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	60f8      	str	r0, [r7, #12]
 80090fa:	607a      	str	r2, [r7, #4]
 80090fc:	603b      	str	r3, [r7, #0]
 80090fe:	460b      	mov	r3, r1
 8009100:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009102:	7afb      	ldrb	r3, [r7, #11]
 8009104:	f003 020f 	and.w	r2, r3, #15
 8009108:	4613      	mov	r3, r2
 800910a:	00db      	lsls	r3, r3, #3
 800910c:	4413      	add	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	3338      	adds	r3, #56	; 0x38
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	4413      	add	r3, r2
 8009116:	3304      	adds	r3, #4
 8009118:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	683a      	ldr	r2, [r7, #0]
 8009124:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2200      	movs	r2, #0
 800912a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	2201      	movs	r2, #1
 8009130:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009132:	7afb      	ldrb	r3, [r7, #11]
 8009134:	f003 030f 	and.w	r3, r3, #15
 8009138:	b2da      	uxtb	r2, r3
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d102      	bne.n	800914c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	6818      	ldr	r0, [r3, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	b2db      	uxtb	r3, r3
 8009156:	461a      	mov	r2, r3
 8009158:	6979      	ldr	r1, [r7, #20]
 800915a:	f00a f95d 	bl	8013418 <USB_EPStartXfer>

  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3718      	adds	r7, #24
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	460b      	mov	r3, r1
 8009172:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009174:	78fb      	ldrb	r3, [r7, #3]
 8009176:	f003 020f 	and.w	r2, r3, #15
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	429a      	cmp	r2, r3
 8009180:	d901      	bls.n	8009186 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	e050      	b.n	8009228 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009186:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800918a:	2b00      	cmp	r3, #0
 800918c:	da0f      	bge.n	80091ae <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800918e:	78fb      	ldrb	r3, [r7, #3]
 8009190:	f003 020f 	and.w	r2, r3, #15
 8009194:	4613      	mov	r3, r2
 8009196:	00db      	lsls	r3, r3, #3
 8009198:	4413      	add	r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	3338      	adds	r3, #56	; 0x38
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	4413      	add	r3, r2
 80091a2:	3304      	adds	r3, #4
 80091a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2201      	movs	r2, #1
 80091aa:	705a      	strb	r2, [r3, #1]
 80091ac:	e00d      	b.n	80091ca <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80091ae:	78fa      	ldrb	r2, [r7, #3]
 80091b0:	4613      	mov	r3, r2
 80091b2:	00db      	lsls	r3, r3, #3
 80091b4:	4413      	add	r3, r2
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	4413      	add	r3, r2
 80091c0:	3304      	adds	r3, #4
 80091c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2200      	movs	r2, #0
 80091c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091d0:	78fb      	ldrb	r3, [r7, #3]
 80091d2:	f003 030f 	and.w	r3, r3, #15
 80091d6:	b2da      	uxtb	r2, r3
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d101      	bne.n	80091ea <HAL_PCD_EP_SetStall+0x82>
 80091e6:	2302      	movs	r3, #2
 80091e8:	e01e      	b.n	8009228 <HAL_PCD_EP_SetStall+0xc0>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2201      	movs	r2, #1
 80091ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	68f9      	ldr	r1, [r7, #12]
 80091f8:	4618      	mov	r0, r3
 80091fa:	f00a fced 	bl	8013bd8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80091fe:	78fb      	ldrb	r3, [r7, #3]
 8009200:	f003 030f 	and.w	r3, r3, #15
 8009204:	2b00      	cmp	r3, #0
 8009206:	d10a      	bne.n	800921e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6818      	ldr	r0, [r3, #0]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	b2d9      	uxtb	r1, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009218:	461a      	mov	r2, r3
 800921a:	f00a fedf 	bl	8013fdc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009226:	2300      	movs	r3, #0
}
 8009228:	4618      	mov	r0, r3
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b084      	sub	sp, #16
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	460b      	mov	r3, r1
 800923a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800923c:	78fb      	ldrb	r3, [r7, #3]
 800923e:	f003 020f 	and.w	r2, r3, #15
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	429a      	cmp	r2, r3
 8009248:	d901      	bls.n	800924e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e042      	b.n	80092d4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800924e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009252:	2b00      	cmp	r3, #0
 8009254:	da0f      	bge.n	8009276 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009256:	78fb      	ldrb	r3, [r7, #3]
 8009258:	f003 020f 	and.w	r2, r3, #15
 800925c:	4613      	mov	r3, r2
 800925e:	00db      	lsls	r3, r3, #3
 8009260:	4413      	add	r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	3338      	adds	r3, #56	; 0x38
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	4413      	add	r3, r2
 800926a:	3304      	adds	r3, #4
 800926c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2201      	movs	r2, #1
 8009272:	705a      	strb	r2, [r3, #1]
 8009274:	e00f      	b.n	8009296 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009276:	78fb      	ldrb	r3, [r7, #3]
 8009278:	f003 020f 	and.w	r2, r3, #15
 800927c:	4613      	mov	r3, r2
 800927e:	00db      	lsls	r3, r3, #3
 8009280:	4413      	add	r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009288:	687a      	ldr	r2, [r7, #4]
 800928a:	4413      	add	r3, r2
 800928c:	3304      	adds	r3, #4
 800928e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2200      	movs	r2, #0
 8009294:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2200      	movs	r2, #0
 800929a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800929c:	78fb      	ldrb	r3, [r7, #3]
 800929e:	f003 030f 	and.w	r3, r3, #15
 80092a2:	b2da      	uxtb	r2, r3
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d101      	bne.n	80092b6 <HAL_PCD_EP_ClrStall+0x86>
 80092b2:	2302      	movs	r3, #2
 80092b4:	e00e      	b.n	80092d4 <HAL_PCD_EP_ClrStall+0xa4>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	68f9      	ldr	r1, [r7, #12]
 80092c4:	4618      	mov	r0, r3
 80092c6:	f00a fcf5 	bl	8013cb4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	460b      	mov	r3, r1
 80092e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80092e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	da0c      	bge.n	800930a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	f003 020f 	and.w	r2, r3, #15
 80092f6:	4613      	mov	r3, r2
 80092f8:	00db      	lsls	r3, r3, #3
 80092fa:	4413      	add	r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	3338      	adds	r3, #56	; 0x38
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	4413      	add	r3, r2
 8009304:	3304      	adds	r3, #4
 8009306:	60fb      	str	r3, [r7, #12]
 8009308:	e00c      	b.n	8009324 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800930a:	78fb      	ldrb	r3, [r7, #3]
 800930c:	f003 020f 	and.w	r2, r3, #15
 8009310:	4613      	mov	r3, r2
 8009312:	00db      	lsls	r3, r3, #3
 8009314:	4413      	add	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	4413      	add	r3, r2
 8009320:	3304      	adds	r3, #4
 8009322:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68f9      	ldr	r1, [r7, #12]
 800932a:	4618      	mov	r0, r3
 800932c:	f00a fb14 	bl	8013958 <USB_EPStopXfer>
 8009330:	4603      	mov	r3, r0
 8009332:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009334:	7afb      	ldrb	r3, [r7, #11]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800933e:	b580      	push	{r7, lr}
 8009340:	b08a      	sub	sp, #40	; 0x28
 8009342:	af02      	add	r7, sp, #8
 8009344:	6078      	str	r0, [r7, #4]
 8009346:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009352:	683a      	ldr	r2, [r7, #0]
 8009354:	4613      	mov	r3, r2
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	4413      	add	r3, r2
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	3338      	adds	r3, #56	; 0x38
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	4413      	add	r3, r2
 8009362:	3304      	adds	r3, #4
 8009364:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	695a      	ldr	r2, [r3, #20]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	429a      	cmp	r2, r3
 8009370:	d901      	bls.n	8009376 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009372:	2301      	movs	r3, #1
 8009374:	e06c      	b.n	8009450 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	691a      	ldr	r2, [r3, #16]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	695b      	ldr	r3, [r3, #20]
 800937e:	1ad3      	subs	r3, r2, r3
 8009380:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	69fa      	ldr	r2, [r7, #28]
 8009388:	429a      	cmp	r2, r3
 800938a:	d902      	bls.n	8009392 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	689b      	ldr	r3, [r3, #8]
 8009390:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	3303      	adds	r3, #3
 8009396:	089b      	lsrs	r3, r3, #2
 8009398:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800939a:	e02b      	b.n	80093f4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	691a      	ldr	r2, [r3, #16]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	695b      	ldr	r3, [r3, #20]
 80093a4:	1ad3      	subs	r3, r2, r3
 80093a6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	69fa      	ldr	r2, [r7, #28]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d902      	bls.n	80093b8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	689b      	ldr	r3, [r3, #8]
 80093b6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80093b8:	69fb      	ldr	r3, [r7, #28]
 80093ba:	3303      	adds	r3, #3
 80093bc:	089b      	lsrs	r3, r3, #2
 80093be:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	68d9      	ldr	r1, [r3, #12]
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	b2da      	uxtb	r2, r3
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	4603      	mov	r3, r0
 80093d6:	6978      	ldr	r0, [r7, #20]
 80093d8:	f00a fb68 	bl	8013aac <USB_WritePacket>

    ep->xfer_buff  += len;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	68da      	ldr	r2, [r3, #12]
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	441a      	add	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	695a      	ldr	r2, [r3, #20]
 80093ec:	69fb      	ldr	r3, [r7, #28]
 80093ee:	441a      	add	r2, r3
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	015a      	lsls	r2, r3, #5
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	4413      	add	r3, r2
 80093fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009400:	699b      	ldr	r3, [r3, #24]
 8009402:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009404:	69ba      	ldr	r2, [r7, #24]
 8009406:	429a      	cmp	r2, r3
 8009408:	d809      	bhi.n	800941e <PCD_WriteEmptyTxFifo+0xe0>
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	695a      	ldr	r2, [r3, #20]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009412:	429a      	cmp	r2, r3
 8009414:	d203      	bcs.n	800941e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	691b      	ldr	r3, [r3, #16]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d1be      	bne.n	800939c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	691a      	ldr	r2, [r3, #16]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	429a      	cmp	r2, r3
 8009428:	d811      	bhi.n	800944e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	f003 030f 	and.w	r3, r3, #15
 8009430:	2201      	movs	r2, #1
 8009432:	fa02 f303 	lsl.w	r3, r2, r3
 8009436:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800943e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	43db      	mvns	r3, r3
 8009444:	6939      	ldr	r1, [r7, #16]
 8009446:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800944a:	4013      	ands	r3, r2
 800944c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800944e:	2300      	movs	r3, #0
}
 8009450:	4618      	mov	r0, r3
 8009452:	3720      	adds	r7, #32
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b088      	sub	sp, #32
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	333c      	adds	r3, #60	; 0x3c
 8009470:	3304      	adds	r3, #4
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	015a      	lsls	r2, r3, #5
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	4413      	add	r3, r2
 800947e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	2b01      	cmp	r3, #1
 800948c:	d17b      	bne.n	8009586 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	f003 0308 	and.w	r3, r3, #8
 8009494:	2b00      	cmp	r3, #0
 8009496:	d015      	beq.n	80094c4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	4a61      	ldr	r2, [pc, #388]	; (8009620 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800949c:	4293      	cmp	r3, r2
 800949e:	f240 80b9 	bls.w	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f000 80b3 	beq.w	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	015a      	lsls	r2, r3, #5
 80094b2:	69bb      	ldr	r3, [r7, #24]
 80094b4:	4413      	add	r3, r2
 80094b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094ba:	461a      	mov	r2, r3
 80094bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094c0:	6093      	str	r3, [r2, #8]
 80094c2:	e0a7      	b.n	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	f003 0320 	and.w	r3, r3, #32
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d009      	beq.n	80094e2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	015a      	lsls	r2, r3, #5
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	4413      	add	r3, r2
 80094d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094da:	461a      	mov	r2, r3
 80094dc:	2320      	movs	r3, #32
 80094de:	6093      	str	r3, [r2, #8]
 80094e0:	e098      	b.n	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f040 8093 	bne.w	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	4a4b      	ldr	r2, [pc, #300]	; (8009620 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d90f      	bls.n	8009516 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d00a      	beq.n	8009516 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	015a      	lsls	r2, r3, #5
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	4413      	add	r3, r2
 8009508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800950c:	461a      	mov	r2, r3
 800950e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009512:	6093      	str	r3, [r2, #8]
 8009514:	e07e      	b.n	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8009516:	683a      	ldr	r2, [r7, #0]
 8009518:	4613      	mov	r3, r2
 800951a:	00db      	lsls	r3, r3, #3
 800951c:	4413      	add	r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	4413      	add	r3, r2
 8009528:	3304      	adds	r3, #4
 800952a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	6a1a      	ldr	r2, [r3, #32]
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	0159      	lsls	r1, r3, #5
 8009534:	69bb      	ldr	r3, [r7, #24]
 8009536:	440b      	add	r3, r1
 8009538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009542:	1ad2      	subs	r2, r2, r3
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d114      	bne.n	8009578 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	691b      	ldr	r3, [r3, #16]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d109      	bne.n	800956a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6818      	ldr	r0, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009560:	461a      	mov	r2, r3
 8009562:	2101      	movs	r1, #1
 8009564:	f00a fd3a 	bl	8013fdc <USB_EP0_OutStart>
 8009568:	e006      	b.n	8009578 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	68da      	ldr	r2, [r3, #12]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	695b      	ldr	r3, [r3, #20]
 8009572:	441a      	add	r2, r3
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	b2db      	uxtb	r3, r3
 800957c:	4619      	mov	r1, r3
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f00d faa0 	bl	8016ac4 <HAL_PCD_DataOutStageCallback>
 8009584:	e046      	b.n	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	4a26      	ldr	r2, [pc, #152]	; (8009624 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d124      	bne.n	80095d8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009594:	2b00      	cmp	r3, #0
 8009596:	d00a      	beq.n	80095ae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	015a      	lsls	r2, r3, #5
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	4413      	add	r3, r2
 80095a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a4:	461a      	mov	r2, r3
 80095a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095aa:	6093      	str	r3, [r2, #8]
 80095ac:	e032      	b.n	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	f003 0320 	and.w	r3, r3, #32
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d008      	beq.n	80095ca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	015a      	lsls	r2, r3, #5
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	4413      	add	r3, r2
 80095c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c4:	461a      	mov	r2, r3
 80095c6:	2320      	movs	r3, #32
 80095c8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	b2db      	uxtb	r3, r3
 80095ce:	4619      	mov	r1, r3
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f00d fa77 	bl	8016ac4 <HAL_PCD_DataOutStageCallback>
 80095d6:	e01d      	b.n	8009614 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d114      	bne.n	8009608 <PCD_EP_OutXfrComplete_int+0x1b0>
 80095de:	6879      	ldr	r1, [r7, #4]
 80095e0:	683a      	ldr	r2, [r7, #0]
 80095e2:	4613      	mov	r3, r2
 80095e4:	00db      	lsls	r3, r3, #3
 80095e6:	4413      	add	r3, r2
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	440b      	add	r3, r1
 80095ec:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d108      	bne.n	8009608 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6818      	ldr	r0, [r3, #0]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009600:	461a      	mov	r2, r3
 8009602:	2100      	movs	r1, #0
 8009604:	f00a fcea 	bl	8013fdc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	b2db      	uxtb	r3, r3
 800960c:	4619      	mov	r1, r3
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f00d fa58 	bl	8016ac4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009614:	2300      	movs	r3, #0
}
 8009616:	4618      	mov	r0, r3
 8009618:	3720      	adds	r7, #32
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	4f54300a 	.word	0x4f54300a
 8009624:	4f54310a 	.word	0x4f54310a

08009628 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	333c      	adds	r3, #60	; 0x3c
 8009640:	3304      	adds	r3, #4
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	015a      	lsls	r2, r3, #5
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	4413      	add	r3, r2
 800964e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	4a15      	ldr	r2, [pc, #84]	; (80096b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d90e      	bls.n	800967c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009664:	2b00      	cmp	r3, #0
 8009666:	d009      	beq.n	800967c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	015a      	lsls	r2, r3, #5
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	4413      	add	r3, r2
 8009670:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009674:	461a      	mov	r2, r3
 8009676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800967a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f00d fa0f 	bl	8016aa0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	4a0a      	ldr	r2, [pc, #40]	; (80096b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d90c      	bls.n	80096a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	2b01      	cmp	r3, #1
 8009690:	d108      	bne.n	80096a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6818      	ldr	r0, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800969c:	461a      	mov	r2, r3
 800969e:	2101      	movs	r1, #1
 80096a0:	f00a fc9c 	bl	8013fdc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3718      	adds	r7, #24
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	4f54300a 	.word	0x4f54300a

080096b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
 80096c0:	4613      	mov	r3, r2
 80096c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80096cc:	78fb      	ldrb	r3, [r7, #3]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d107      	bne.n	80096e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80096d2:	883b      	ldrh	r3, [r7, #0]
 80096d4:	0419      	lsls	r1, r3, #16
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	68ba      	ldr	r2, [r7, #8]
 80096dc:	430a      	orrs	r2, r1
 80096de:	629a      	str	r2, [r3, #40]	; 0x28
 80096e0:	e028      	b.n	8009734 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096e8:	0c1b      	lsrs	r3, r3, #16
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	4413      	add	r3, r2
 80096ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096f0:	2300      	movs	r3, #0
 80096f2:	73fb      	strb	r3, [r7, #15]
 80096f4:	e00d      	b.n	8009712 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	7bfb      	ldrb	r3, [r7, #15]
 80096fc:	3340      	adds	r3, #64	; 0x40
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	0c1b      	lsrs	r3, r3, #16
 8009706:	68ba      	ldr	r2, [r7, #8]
 8009708:	4413      	add	r3, r2
 800970a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800970c:	7bfb      	ldrb	r3, [r7, #15]
 800970e:	3301      	adds	r3, #1
 8009710:	73fb      	strb	r3, [r7, #15]
 8009712:	7bfa      	ldrb	r2, [r7, #15]
 8009714:	78fb      	ldrb	r3, [r7, #3]
 8009716:	3b01      	subs	r3, #1
 8009718:	429a      	cmp	r2, r3
 800971a:	d3ec      	bcc.n	80096f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800971c:	883b      	ldrh	r3, [r7, #0]
 800971e:	0418      	lsls	r0, r3, #16
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6819      	ldr	r1, [r3, #0]
 8009724:	78fb      	ldrb	r3, [r7, #3]
 8009726:	3b01      	subs	r3, #1
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	4302      	orrs	r2, r0
 800972c:	3340      	adds	r3, #64	; 0x40
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	440b      	add	r3, r1
 8009732:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3714      	adds	r7, #20
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr

08009742 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009742:	b480      	push	{r7}
 8009744:	b083      	sub	sp, #12
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	460b      	mov	r3, r1
 800974c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	887a      	ldrh	r2, [r7, #2]
 8009754:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2201      	movs	r2, #1
 8009776:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009792:	4b05      	ldr	r3, [pc, #20]	; (80097a8 <HAL_PCDEx_ActivateLPM+0x44>)
 8009794:	4313      	orrs	r3, r2
 8009796:	68fa      	ldr	r2, [r7, #12]
 8009798:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	3714      	adds	r7, #20
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr
 80097a8:	10000003 	.word	0x10000003

080097ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b083      	sub	sp, #12
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	460b      	mov	r3, r1
 80097b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80097b8:	bf00      	nop
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80097cc:	4b19      	ldr	r3, [pc, #100]	; (8009834 <HAL_PWREx_ConfigSupply+0x70>)
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	f003 0304 	and.w	r3, r3, #4
 80097d4:	2b04      	cmp	r3, #4
 80097d6:	d00a      	beq.n	80097ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80097d8:	4b16      	ldr	r3, [pc, #88]	; (8009834 <HAL_PWREx_ConfigSupply+0x70>)
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	f003 0307 	and.w	r3, r3, #7
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d001      	beq.n	80097ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e01f      	b.n	800982a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80097ea:	2300      	movs	r3, #0
 80097ec:	e01d      	b.n	800982a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80097ee:	4b11      	ldr	r3, [pc, #68]	; (8009834 <HAL_PWREx_ConfigSupply+0x70>)
 80097f0:	68db      	ldr	r3, [r3, #12]
 80097f2:	f023 0207 	bic.w	r2, r3, #7
 80097f6:	490f      	ldr	r1, [pc, #60]	; (8009834 <HAL_PWREx_ConfigSupply+0x70>)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4313      	orrs	r3, r2
 80097fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80097fe:	f7fa f90f 	bl	8003a20 <HAL_GetTick>
 8009802:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009804:	e009      	b.n	800981a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009806:	f7fa f90b 	bl	8003a20 <HAL_GetTick>
 800980a:	4602      	mov	r2, r0
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	1ad3      	subs	r3, r2, r3
 8009810:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009814:	d901      	bls.n	800981a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009816:	2301      	movs	r3, #1
 8009818:	e007      	b.n	800982a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800981a:	4b06      	ldr	r3, [pc, #24]	; (8009834 <HAL_PWREx_ConfigSupply+0x70>)
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009822:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009826:	d1ee      	bne.n	8009806 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009828:	2300      	movs	r3, #0
}
 800982a:	4618      	mov	r0, r3
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	58024800 	.word	0x58024800

08009838 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8009838:	b480      	push	{r7}
 800983a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800983c:	4b05      	ldr	r3, [pc, #20]	; (8009854 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	4a04      	ldr	r2, [pc, #16]	; (8009854 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009842:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009846:	60d3      	str	r3, [r2, #12]
}
 8009848:	bf00      	nop
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	58024800 	.word	0x58024800

08009858 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b08c      	sub	sp, #48	; 0x30
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d101      	bne.n	800986a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	e3c8      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f003 0301 	and.w	r3, r3, #1
 8009872:	2b00      	cmp	r3, #0
 8009874:	f000 8087 	beq.w	8009986 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009878:	4b88      	ldr	r3, [pc, #544]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 800987a:	691b      	ldr	r3, [r3, #16]
 800987c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009880:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009882:	4b86      	ldr	r3, [pc, #536]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009886:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800988a:	2b10      	cmp	r3, #16
 800988c:	d007      	beq.n	800989e <HAL_RCC_OscConfig+0x46>
 800988e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009890:	2b18      	cmp	r3, #24
 8009892:	d110      	bne.n	80098b6 <HAL_RCC_OscConfig+0x5e>
 8009894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009896:	f003 0303 	and.w	r3, r3, #3
 800989a:	2b02      	cmp	r3, #2
 800989c:	d10b      	bne.n	80098b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800989e:	4b7f      	ldr	r3, [pc, #508]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d06c      	beq.n	8009984 <HAL_RCC_OscConfig+0x12c>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d168      	bne.n	8009984 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e3a2      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098be:	d106      	bne.n	80098ce <HAL_RCC_OscConfig+0x76>
 80098c0:	4b76      	ldr	r3, [pc, #472]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a75      	ldr	r2, [pc, #468]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098ca:	6013      	str	r3, [r2, #0]
 80098cc:	e02e      	b.n	800992c <HAL_RCC_OscConfig+0xd4>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d10c      	bne.n	80098f0 <HAL_RCC_OscConfig+0x98>
 80098d6:	4b71      	ldr	r3, [pc, #452]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a70      	ldr	r2, [pc, #448]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098e0:	6013      	str	r3, [r2, #0]
 80098e2:	4b6e      	ldr	r3, [pc, #440]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a6d      	ldr	r2, [pc, #436]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	e01d      	b.n	800992c <HAL_RCC_OscConfig+0xd4>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80098f8:	d10c      	bne.n	8009914 <HAL_RCC_OscConfig+0xbc>
 80098fa:	4b68      	ldr	r3, [pc, #416]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a67      	ldr	r2, [pc, #412]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009900:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009904:	6013      	str	r3, [r2, #0]
 8009906:	4b65      	ldr	r3, [pc, #404]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a64      	ldr	r2, [pc, #400]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 800990c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009910:	6013      	str	r3, [r2, #0]
 8009912:	e00b      	b.n	800992c <HAL_RCC_OscConfig+0xd4>
 8009914:	4b61      	ldr	r3, [pc, #388]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a60      	ldr	r2, [pc, #384]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 800991a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800991e:	6013      	str	r3, [r2, #0]
 8009920:	4b5e      	ldr	r3, [pc, #376]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a5d      	ldr	r2, [pc, #372]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800992a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d013      	beq.n	800995c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009934:	f7fa f874 	bl	8003a20 <HAL_GetTick>
 8009938:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800993a:	e008      	b.n	800994e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800993c:	f7fa f870 	bl	8003a20 <HAL_GetTick>
 8009940:	4602      	mov	r2, r0
 8009942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	2b64      	cmp	r3, #100	; 0x64
 8009948:	d901      	bls.n	800994e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800994a:	2303      	movs	r3, #3
 800994c:	e356      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800994e:	4b53      	ldr	r3, [pc, #332]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009956:	2b00      	cmp	r3, #0
 8009958:	d0f0      	beq.n	800993c <HAL_RCC_OscConfig+0xe4>
 800995a:	e014      	b.n	8009986 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800995c:	f7fa f860 	bl	8003a20 <HAL_GetTick>
 8009960:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009962:	e008      	b.n	8009976 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009964:	f7fa f85c 	bl	8003a20 <HAL_GetTick>
 8009968:	4602      	mov	r2, r0
 800996a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996c:	1ad3      	subs	r3, r2, r3
 800996e:	2b64      	cmp	r3, #100	; 0x64
 8009970:	d901      	bls.n	8009976 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e342      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009976:	4b49      	ldr	r3, [pc, #292]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1f0      	bne.n	8009964 <HAL_RCC_OscConfig+0x10c>
 8009982:	e000      	b.n	8009986 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 0302 	and.w	r3, r3, #2
 800998e:	2b00      	cmp	r3, #0
 8009990:	f000 808c 	beq.w	8009aac <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009994:	4b41      	ldr	r3, [pc, #260]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800999c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800999e:	4b3f      	ldr	r3, [pc, #252]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80099a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80099a4:	6a3b      	ldr	r3, [r7, #32]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d007      	beq.n	80099ba <HAL_RCC_OscConfig+0x162>
 80099aa:	6a3b      	ldr	r3, [r7, #32]
 80099ac:	2b18      	cmp	r3, #24
 80099ae:	d137      	bne.n	8009a20 <HAL_RCC_OscConfig+0x1c8>
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	f003 0303 	and.w	r3, r3, #3
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d132      	bne.n	8009a20 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099ba:	4b38      	ldr	r3, [pc, #224]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f003 0304 	and.w	r3, r3, #4
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d005      	beq.n	80099d2 <HAL_RCC_OscConfig+0x17a>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	68db      	ldr	r3, [r3, #12]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d101      	bne.n	80099d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	e314      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80099d2:	4b32      	ldr	r3, [pc, #200]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f023 0219 	bic.w	r2, r3, #25
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	492f      	ldr	r1, [pc, #188]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 80099e0:	4313      	orrs	r3, r2
 80099e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099e4:	f7fa f81c 	bl	8003a20 <HAL_GetTick>
 80099e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099ea:	e008      	b.n	80099fe <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099ec:	f7fa f818 	bl	8003a20 <HAL_GetTick>
 80099f0:	4602      	mov	r2, r0
 80099f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f4:	1ad3      	subs	r3, r2, r3
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	d901      	bls.n	80099fe <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80099fa:	2303      	movs	r3, #3
 80099fc:	e2fe      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099fe:	4b27      	ldr	r3, [pc, #156]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f003 0304 	and.w	r3, r3, #4
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d0f0      	beq.n	80099ec <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a0a:	4b24      	ldr	r3, [pc, #144]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	061b      	lsls	r3, r3, #24
 8009a18:	4920      	ldr	r1, [pc, #128]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a1e:	e045      	b.n	8009aac <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d026      	beq.n	8009a76 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a28:	4b1c      	ldr	r3, [pc, #112]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f023 0219 	bic.w	r2, r3, #25
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	4919      	ldr	r1, [pc, #100]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a36:	4313      	orrs	r3, r2
 8009a38:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a3a:	f7f9 fff1 	bl	8003a20 <HAL_GetTick>
 8009a3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a40:	e008      	b.n	8009a54 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a42:	f7f9 ffed 	bl	8003a20 <HAL_GetTick>
 8009a46:	4602      	mov	r2, r0
 8009a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4a:	1ad3      	subs	r3, r2, r3
 8009a4c:	2b02      	cmp	r3, #2
 8009a4e:	d901      	bls.n	8009a54 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009a50:	2303      	movs	r3, #3
 8009a52:	e2d3      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a54:	4b11      	ldr	r3, [pc, #68]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f003 0304 	and.w	r3, r3, #4
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d0f0      	beq.n	8009a42 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a60:	4b0e      	ldr	r3, [pc, #56]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a62:	685b      	ldr	r3, [r3, #4]
 8009a64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	691b      	ldr	r3, [r3, #16]
 8009a6c:	061b      	lsls	r3, r3, #24
 8009a6e:	490b      	ldr	r1, [pc, #44]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a70:	4313      	orrs	r3, r2
 8009a72:	604b      	str	r3, [r1, #4]
 8009a74:	e01a      	b.n	8009aac <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a76:	4b09      	ldr	r3, [pc, #36]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a08      	ldr	r2, [pc, #32]	; (8009a9c <HAL_RCC_OscConfig+0x244>)
 8009a7c:	f023 0301 	bic.w	r3, r3, #1
 8009a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a82:	f7f9 ffcd 	bl	8003a20 <HAL_GetTick>
 8009a86:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009a88:	e00a      	b.n	8009aa0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a8a:	f7f9 ffc9 	bl	8003a20 <HAL_GetTick>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a92:	1ad3      	subs	r3, r2, r3
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	d903      	bls.n	8009aa0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	e2af      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
 8009a9c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009aa0:	4b96      	ldr	r3, [pc, #600]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f003 0304 	and.w	r3, r3, #4
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1ee      	bne.n	8009a8a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f003 0310 	and.w	r3, r3, #16
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d06a      	beq.n	8009b8e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ab8:	4b90      	ldr	r3, [pc, #576]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ac0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009ac2:	4b8e      	ldr	r3, [pc, #568]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ac6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	2b08      	cmp	r3, #8
 8009acc:	d007      	beq.n	8009ade <HAL_RCC_OscConfig+0x286>
 8009ace:	69bb      	ldr	r3, [r7, #24]
 8009ad0:	2b18      	cmp	r3, #24
 8009ad2:	d11b      	bne.n	8009b0c <HAL_RCC_OscConfig+0x2b4>
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	f003 0303 	and.w	r3, r3, #3
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d116      	bne.n	8009b0c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009ade:	4b87      	ldr	r3, [pc, #540]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d005      	beq.n	8009af6 <HAL_RCC_OscConfig+0x29e>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	2b80      	cmp	r3, #128	; 0x80
 8009af0:	d001      	beq.n	8009af6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e282      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009af6:	4b81      	ldr	r3, [pc, #516]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009af8:	68db      	ldr	r3, [r3, #12]
 8009afa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a1b      	ldr	r3, [r3, #32]
 8009b02:	061b      	lsls	r3, r3, #24
 8009b04:	497d      	ldr	r1, [pc, #500]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b06:	4313      	orrs	r3, r2
 8009b08:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b0a:	e040      	b.n	8009b8e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	69db      	ldr	r3, [r3, #28]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d023      	beq.n	8009b5c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009b14:	4b79      	ldr	r3, [pc, #484]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a78      	ldr	r2, [pc, #480]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b20:	f7f9 ff7e 	bl	8003a20 <HAL_GetTick>
 8009b24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b26:	e008      	b.n	8009b3a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b28:	f7f9 ff7a 	bl	8003a20 <HAL_GetTick>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b30:	1ad3      	subs	r3, r2, r3
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d901      	bls.n	8009b3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	e260      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b3a:	4b70      	ldr	r3, [pc, #448]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d0f0      	beq.n	8009b28 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b46:	4b6d      	ldr	r3, [pc, #436]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b48:	68db      	ldr	r3, [r3, #12]
 8009b4a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6a1b      	ldr	r3, [r3, #32]
 8009b52:	061b      	lsls	r3, r3, #24
 8009b54:	4969      	ldr	r1, [pc, #420]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b56:	4313      	orrs	r3, r2
 8009b58:	60cb      	str	r3, [r1, #12]
 8009b5a:	e018      	b.n	8009b8e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009b5c:	4b67      	ldr	r3, [pc, #412]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a66      	ldr	r2, [pc, #408]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b68:	f7f9 ff5a 	bl	8003a20 <HAL_GetTick>
 8009b6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b6e:	e008      	b.n	8009b82 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b70:	f7f9 ff56 	bl	8003a20 <HAL_GetTick>
 8009b74:	4602      	mov	r2, r0
 8009b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b78:	1ad3      	subs	r3, r2, r3
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d901      	bls.n	8009b82 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009b7e:	2303      	movs	r3, #3
 8009b80:	e23c      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b82:	4b5e      	ldr	r3, [pc, #376]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d1f0      	bne.n	8009b70 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f003 0308 	and.w	r3, r3, #8
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d036      	beq.n	8009c08 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	695b      	ldr	r3, [r3, #20]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d019      	beq.n	8009bd6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ba2:	4b56      	ldr	r3, [pc, #344]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ba6:	4a55      	ldr	r2, [pc, #340]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ba8:	f043 0301 	orr.w	r3, r3, #1
 8009bac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bae:	f7f9 ff37 	bl	8003a20 <HAL_GetTick>
 8009bb2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bb4:	e008      	b.n	8009bc8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bb6:	f7f9 ff33 	bl	8003a20 <HAL_GetTick>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbe:	1ad3      	subs	r3, r2, r3
 8009bc0:	2b02      	cmp	r3, #2
 8009bc2:	d901      	bls.n	8009bc8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009bc4:	2303      	movs	r3, #3
 8009bc6:	e219      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bc8:	4b4c      	ldr	r3, [pc, #304]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009bca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bcc:	f003 0302 	and.w	r3, r3, #2
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d0f0      	beq.n	8009bb6 <HAL_RCC_OscConfig+0x35e>
 8009bd4:	e018      	b.n	8009c08 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bd6:	4b49      	ldr	r3, [pc, #292]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bda:	4a48      	ldr	r2, [pc, #288]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009bdc:	f023 0301 	bic.w	r3, r3, #1
 8009be0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009be2:	f7f9 ff1d 	bl	8003a20 <HAL_GetTick>
 8009be6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009be8:	e008      	b.n	8009bfc <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bea:	f7f9 ff19 	bl	8003a20 <HAL_GetTick>
 8009bee:	4602      	mov	r2, r0
 8009bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf2:	1ad3      	subs	r3, r2, r3
 8009bf4:	2b02      	cmp	r3, #2
 8009bf6:	d901      	bls.n	8009bfc <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009bf8:	2303      	movs	r3, #3
 8009bfa:	e1ff      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009bfc:	4b3f      	ldr	r3, [pc, #252]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c00:	f003 0302 	and.w	r3, r3, #2
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1f0      	bne.n	8009bea <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f003 0320 	and.w	r3, r3, #32
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d036      	beq.n	8009c82 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	699b      	ldr	r3, [r3, #24]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d019      	beq.n	8009c50 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009c1c:	4b37      	ldr	r3, [pc, #220]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a36      	ldr	r2, [pc, #216]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009c22:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009c26:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c28:	f7f9 fefa 	bl	8003a20 <HAL_GetTick>
 8009c2c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c2e:	e008      	b.n	8009c42 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c30:	f7f9 fef6 	bl	8003a20 <HAL_GetTick>
 8009c34:	4602      	mov	r2, r0
 8009c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d901      	bls.n	8009c42 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e1dc      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c42:	4b2e      	ldr	r3, [pc, #184]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d0f0      	beq.n	8009c30 <HAL_RCC_OscConfig+0x3d8>
 8009c4e:	e018      	b.n	8009c82 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c50:	4b2a      	ldr	r3, [pc, #168]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4a29      	ldr	r2, [pc, #164]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c5a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c5c:	f7f9 fee0 	bl	8003a20 <HAL_GetTick>
 8009c60:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c62:	e008      	b.n	8009c76 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c64:	f7f9 fedc 	bl	8003a20 <HAL_GetTick>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c6c:	1ad3      	subs	r3, r2, r3
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d901      	bls.n	8009c76 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009c72:	2303      	movs	r3, #3
 8009c74:	e1c2      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c76:	4b21      	ldr	r3, [pc, #132]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1f0      	bne.n	8009c64 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f003 0304 	and.w	r3, r3, #4
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	f000 8086 	beq.w	8009d9c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009c90:	4b1b      	ldr	r3, [pc, #108]	; (8009d00 <HAL_RCC_OscConfig+0x4a8>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a1a      	ldr	r2, [pc, #104]	; (8009d00 <HAL_RCC_OscConfig+0x4a8>)
 8009c96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c9a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009c9c:	f7f9 fec0 	bl	8003a20 <HAL_GetTick>
 8009ca0:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009ca2:	e008      	b.n	8009cb6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ca4:	f7f9 febc 	bl	8003a20 <HAL_GetTick>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cac:	1ad3      	subs	r3, r2, r3
 8009cae:	2b64      	cmp	r3, #100	; 0x64
 8009cb0:	d901      	bls.n	8009cb6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e1a2      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009cb6:	4b12      	ldr	r3, [pc, #72]	; (8009d00 <HAL_RCC_OscConfig+0x4a8>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0f0      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	689b      	ldr	r3, [r3, #8]
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d106      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x480>
 8009cca:	4b0c      	ldr	r3, [pc, #48]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cce:	4a0b      	ldr	r2, [pc, #44]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009cd0:	f043 0301 	orr.w	r3, r3, #1
 8009cd4:	6713      	str	r3, [r2, #112]	; 0x70
 8009cd6:	e032      	b.n	8009d3e <HAL_RCC_OscConfig+0x4e6>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d111      	bne.n	8009d04 <HAL_RCC_OscConfig+0x4ac>
 8009ce0:	4b06      	ldr	r3, [pc, #24]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ce4:	4a05      	ldr	r2, [pc, #20]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009ce6:	f023 0301 	bic.w	r3, r3, #1
 8009cea:	6713      	str	r3, [r2, #112]	; 0x70
 8009cec:	4b03      	ldr	r3, [pc, #12]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cf0:	4a02      	ldr	r2, [pc, #8]	; (8009cfc <HAL_RCC_OscConfig+0x4a4>)
 8009cf2:	f023 0304 	bic.w	r3, r3, #4
 8009cf6:	6713      	str	r3, [r2, #112]	; 0x70
 8009cf8:	e021      	b.n	8009d3e <HAL_RCC_OscConfig+0x4e6>
 8009cfa:	bf00      	nop
 8009cfc:	58024400 	.word	0x58024400
 8009d00:	58024800 	.word	0x58024800
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	689b      	ldr	r3, [r3, #8]
 8009d08:	2b05      	cmp	r3, #5
 8009d0a:	d10c      	bne.n	8009d26 <HAL_RCC_OscConfig+0x4ce>
 8009d0c:	4b83      	ldr	r3, [pc, #524]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d10:	4a82      	ldr	r2, [pc, #520]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d12:	f043 0304 	orr.w	r3, r3, #4
 8009d16:	6713      	str	r3, [r2, #112]	; 0x70
 8009d18:	4b80      	ldr	r3, [pc, #512]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d1c:	4a7f      	ldr	r2, [pc, #508]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d1e:	f043 0301 	orr.w	r3, r3, #1
 8009d22:	6713      	str	r3, [r2, #112]	; 0x70
 8009d24:	e00b      	b.n	8009d3e <HAL_RCC_OscConfig+0x4e6>
 8009d26:	4b7d      	ldr	r3, [pc, #500]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d2a:	4a7c      	ldr	r2, [pc, #496]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d2c:	f023 0301 	bic.w	r3, r3, #1
 8009d30:	6713      	str	r3, [r2, #112]	; 0x70
 8009d32:	4b7a      	ldr	r3, [pc, #488]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d36:	4a79      	ldr	r2, [pc, #484]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d38:	f023 0304 	bic.w	r3, r3, #4
 8009d3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d015      	beq.n	8009d72 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d46:	f7f9 fe6b 	bl	8003a20 <HAL_GetTick>
 8009d4a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d4c:	e00a      	b.n	8009d64 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d4e:	f7f9 fe67 	bl	8003a20 <HAL_GetTick>
 8009d52:	4602      	mov	r2, r0
 8009d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d901      	bls.n	8009d64 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009d60:	2303      	movs	r3, #3
 8009d62:	e14b      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d64:	4b6d      	ldr	r3, [pc, #436]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d68:	f003 0302 	and.w	r3, r3, #2
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d0ee      	beq.n	8009d4e <HAL_RCC_OscConfig+0x4f6>
 8009d70:	e014      	b.n	8009d9c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d72:	f7f9 fe55 	bl	8003a20 <HAL_GetTick>
 8009d76:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d78:	e00a      	b.n	8009d90 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d7a:	f7f9 fe51 	bl	8003a20 <HAL_GetTick>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d82:	1ad3      	subs	r3, r2, r3
 8009d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d901      	bls.n	8009d90 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009d8c:	2303      	movs	r3, #3
 8009d8e:	e135      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d90:	4b62      	ldr	r3, [pc, #392]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d94:	f003 0302 	and.w	r3, r3, #2
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d1ee      	bne.n	8009d7a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	f000 812a 	beq.w	8009ffa <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009da6:	4b5d      	ldr	r3, [pc, #372]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009dae:	2b18      	cmp	r3, #24
 8009db0:	f000 80ba 	beq.w	8009f28 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	f040 8095 	bne.w	8009ee8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009dbe:	4b57      	ldr	r3, [pc, #348]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a56      	ldr	r2, [pc, #344]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009dc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dca:	f7f9 fe29 	bl	8003a20 <HAL_GetTick>
 8009dce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009dd0:	e008      	b.n	8009de4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dd2:	f7f9 fe25 	bl	8003a20 <HAL_GetTick>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dda:	1ad3      	subs	r3, r2, r3
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	d901      	bls.n	8009de4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009de0:	2303      	movs	r3, #3
 8009de2:	e10b      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009de4:	4b4d      	ldr	r3, [pc, #308]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d1f0      	bne.n	8009dd2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009df0:	4b4a      	ldr	r3, [pc, #296]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009df2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009df4:	4b4a      	ldr	r3, [pc, #296]	; (8009f20 <HAL_RCC_OscConfig+0x6c8>)
 8009df6:	4013      	ands	r3, r2
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009dfc:	687a      	ldr	r2, [r7, #4]
 8009dfe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009e00:	0112      	lsls	r2, r2, #4
 8009e02:	430a      	orrs	r2, r1
 8009e04:	4945      	ldr	r1, [pc, #276]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e06:	4313      	orrs	r3, r2
 8009e08:	628b      	str	r3, [r1, #40]	; 0x28
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e18:	3b01      	subs	r3, #1
 8009e1a:	025b      	lsls	r3, r3, #9
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	431a      	orrs	r2, r3
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e24:	3b01      	subs	r3, #1
 8009e26:	041b      	lsls	r3, r3, #16
 8009e28:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009e2c:	431a      	orrs	r2, r3
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e32:	3b01      	subs	r3, #1
 8009e34:	061b      	lsls	r3, r3, #24
 8009e36:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009e3a:	4938      	ldr	r1, [pc, #224]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009e40:	4b36      	ldr	r3, [pc, #216]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e44:	4a35      	ldr	r2, [pc, #212]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e46:	f023 0301 	bic.w	r3, r3, #1
 8009e4a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009e4c:	4b33      	ldr	r3, [pc, #204]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e50:	4b34      	ldr	r3, [pc, #208]	; (8009f24 <HAL_RCC_OscConfig+0x6cc>)
 8009e52:	4013      	ands	r3, r2
 8009e54:	687a      	ldr	r2, [r7, #4]
 8009e56:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009e58:	00d2      	lsls	r2, r2, #3
 8009e5a:	4930      	ldr	r1, [pc, #192]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009e60:	4b2e      	ldr	r3, [pc, #184]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e64:	f023 020c 	bic.w	r2, r3, #12
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e6c:	492b      	ldr	r1, [pc, #172]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009e72:	4b2a      	ldr	r3, [pc, #168]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e76:	f023 0202 	bic.w	r2, r3, #2
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e7e:	4927      	ldr	r1, [pc, #156]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e80:	4313      	orrs	r3, r2
 8009e82:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e84:	4b25      	ldr	r3, [pc, #148]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e88:	4a24      	ldr	r2, [pc, #144]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e90:	4b22      	ldr	r3, [pc, #136]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e94:	4a21      	ldr	r2, [pc, #132]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009e9c:	4b1f      	ldr	r3, [pc, #124]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ea0:	4a1e      	ldr	r2, [pc, #120]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009ea2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ea6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009ea8:	4b1c      	ldr	r3, [pc, #112]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eac:	4a1b      	ldr	r2, [pc, #108]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009eae:	f043 0301 	orr.w	r3, r3, #1
 8009eb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009eb4:	4b19      	ldr	r3, [pc, #100]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a18      	ldr	r2, [pc, #96]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009eba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ec0:	f7f9 fdae 	bl	8003a20 <HAL_GetTick>
 8009ec4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ec6:	e008      	b.n	8009eda <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ec8:	f7f9 fdaa 	bl	8003a20 <HAL_GetTick>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d901      	bls.n	8009eda <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	e090      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009eda:	4b10      	ldr	r3, [pc, #64]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d0f0      	beq.n	8009ec8 <HAL_RCC_OscConfig+0x670>
 8009ee6:	e088      	b.n	8009ffa <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ee8:	4b0c      	ldr	r3, [pc, #48]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a0b      	ldr	r2, [pc, #44]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009eee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ef4:	f7f9 fd94 	bl	8003a20 <HAL_GetTick>
 8009ef8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009efa:	e008      	b.n	8009f0e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009efc:	f7f9 fd90 	bl	8003a20 <HAL_GetTick>
 8009f00:	4602      	mov	r2, r0
 8009f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f04:	1ad3      	subs	r3, r2, r3
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	d901      	bls.n	8009f0e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e076      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f0e:	4b03      	ldr	r3, [pc, #12]	; (8009f1c <HAL_RCC_OscConfig+0x6c4>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d1f0      	bne.n	8009efc <HAL_RCC_OscConfig+0x6a4>
 8009f1a:	e06e      	b.n	8009ffa <HAL_RCC_OscConfig+0x7a2>
 8009f1c:	58024400 	.word	0x58024400
 8009f20:	fffffc0c 	.word	0xfffffc0c
 8009f24:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009f28:	4b36      	ldr	r3, [pc, #216]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f2c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009f2e:	4b35      	ldr	r3, [pc, #212]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f32:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d031      	beq.n	8009fa0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	f003 0203 	and.w	r2, r3, #3
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d12a      	bne.n	8009fa0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	091b      	lsrs	r3, r3, #4
 8009f4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d122      	bne.n	8009fa0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f64:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d11a      	bne.n	8009fa0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	0a5b      	lsrs	r3, r3, #9
 8009f6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f76:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d111      	bne.n	8009fa0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	0c1b      	lsrs	r3, r3, #16
 8009f80:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f88:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d108      	bne.n	8009fa0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	0e1b      	lsrs	r3, r3, #24
 8009f92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f9a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d001      	beq.n	8009fa4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e02b      	b.n	8009ffc <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009fa4:	4b17      	ldr	r3, [pc, #92]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fa8:	08db      	lsrs	r3, r3, #3
 8009faa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fb4:	693a      	ldr	r2, [r7, #16]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d01f      	beq.n	8009ffa <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009fba:	4b12      	ldr	r3, [pc, #72]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fbe:	4a11      	ldr	r2, [pc, #68]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009fc0:	f023 0301 	bic.w	r3, r3, #1
 8009fc4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009fc6:	f7f9 fd2b 	bl	8003a20 <HAL_GetTick>
 8009fca:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009fcc:	bf00      	nop
 8009fce:	f7f9 fd27 	bl	8003a20 <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d0f9      	beq.n	8009fce <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009fda:	4b0a      	ldr	r3, [pc, #40]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009fdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fde:	4b0a      	ldr	r3, [pc, #40]	; (800a008 <HAL_RCC_OscConfig+0x7b0>)
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009fe6:	00d2      	lsls	r2, r2, #3
 8009fe8:	4906      	ldr	r1, [pc, #24]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009fea:	4313      	orrs	r3, r2
 8009fec:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009fee:	4b05      	ldr	r3, [pc, #20]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff2:	4a04      	ldr	r2, [pc, #16]	; (800a004 <HAL_RCC_OscConfig+0x7ac>)
 8009ff4:	f043 0301 	orr.w	r3, r3, #1
 8009ff8:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3730      	adds	r7, #48	; 0x30
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	58024400 	.word	0x58024400
 800a008:	ffff0007 	.word	0xffff0007

0800a00c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b086      	sub	sp, #24
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d101      	bne.n	800a020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a01c:	2301      	movs	r3, #1
 800a01e:	e19c      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a020:	4b8a      	ldr	r3, [pc, #552]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 030f 	and.w	r3, r3, #15
 800a028:	683a      	ldr	r2, [r7, #0]
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d910      	bls.n	800a050 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a02e:	4b87      	ldr	r3, [pc, #540]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f023 020f 	bic.w	r2, r3, #15
 800a036:	4985      	ldr	r1, [pc, #532]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	4313      	orrs	r3, r2
 800a03c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a03e:	4b83      	ldr	r3, [pc, #524]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f003 030f 	and.w	r3, r3, #15
 800a046:	683a      	ldr	r2, [r7, #0]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d001      	beq.n	800a050 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e184      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f003 0304 	and.w	r3, r3, #4
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d010      	beq.n	800a07e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	691a      	ldr	r2, [r3, #16]
 800a060:	4b7b      	ldr	r3, [pc, #492]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a062:	699b      	ldr	r3, [r3, #24]
 800a064:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a068:	429a      	cmp	r2, r3
 800a06a:	d908      	bls.n	800a07e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a06c:	4b78      	ldr	r3, [pc, #480]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a06e:	699b      	ldr	r3, [r3, #24]
 800a070:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	4975      	ldr	r1, [pc, #468]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a07a:	4313      	orrs	r3, r2
 800a07c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 0308 	and.w	r3, r3, #8
 800a086:	2b00      	cmp	r3, #0
 800a088:	d010      	beq.n	800a0ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	695a      	ldr	r2, [r3, #20]
 800a08e:	4b70      	ldr	r3, [pc, #448]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a090:	69db      	ldr	r3, [r3, #28]
 800a092:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a096:	429a      	cmp	r2, r3
 800a098:	d908      	bls.n	800a0ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a09a:	4b6d      	ldr	r3, [pc, #436]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a09c:	69db      	ldr	r3, [r3, #28]
 800a09e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	695b      	ldr	r3, [r3, #20]
 800a0a6:	496a      	ldr	r1, [pc, #424]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 0310 	and.w	r3, r3, #16
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d010      	beq.n	800a0da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	699a      	ldr	r2, [r3, #24]
 800a0bc:	4b64      	ldr	r3, [pc, #400]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a0be:	69db      	ldr	r3, [r3, #28]
 800a0c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d908      	bls.n	800a0da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a0c8:	4b61      	ldr	r3, [pc, #388]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a0ca:	69db      	ldr	r3, [r3, #28]
 800a0cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	699b      	ldr	r3, [r3, #24]
 800a0d4:	495e      	ldr	r1, [pc, #376]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f003 0320 	and.w	r3, r3, #32
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d010      	beq.n	800a108 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	69da      	ldr	r2, [r3, #28]
 800a0ea:	4b59      	ldr	r3, [pc, #356]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a0ec:	6a1b      	ldr	r3, [r3, #32]
 800a0ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d908      	bls.n	800a108 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a0f6:	4b56      	ldr	r3, [pc, #344]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a0f8:	6a1b      	ldr	r3, [r3, #32]
 800a0fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	69db      	ldr	r3, [r3, #28]
 800a102:	4953      	ldr	r1, [pc, #332]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a104:	4313      	orrs	r3, r2
 800a106:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 0302 	and.w	r3, r3, #2
 800a110:	2b00      	cmp	r3, #0
 800a112:	d010      	beq.n	800a136 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68da      	ldr	r2, [r3, #12]
 800a118:	4b4d      	ldr	r3, [pc, #308]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a11a:	699b      	ldr	r3, [r3, #24]
 800a11c:	f003 030f 	and.w	r3, r3, #15
 800a120:	429a      	cmp	r2, r3
 800a122:	d908      	bls.n	800a136 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a124:	4b4a      	ldr	r3, [pc, #296]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a126:	699b      	ldr	r3, [r3, #24]
 800a128:	f023 020f 	bic.w	r2, r3, #15
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	4947      	ldr	r1, [pc, #284]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a132:	4313      	orrs	r3, r2
 800a134:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 0301 	and.w	r3, r3, #1
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d055      	beq.n	800a1ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a142:	4b43      	ldr	r3, [pc, #268]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a144:	699b      	ldr	r3, [r3, #24]
 800a146:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	4940      	ldr	r1, [pc, #256]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a150:	4313      	orrs	r3, r2
 800a152:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	2b02      	cmp	r3, #2
 800a15a:	d107      	bne.n	800a16c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a15c:	4b3c      	ldr	r3, [pc, #240]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a164:	2b00      	cmp	r3, #0
 800a166:	d121      	bne.n	800a1ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	e0f6      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b03      	cmp	r3, #3
 800a172:	d107      	bne.n	800a184 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a174:	4b36      	ldr	r3, [pc, #216]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d115      	bne.n	800a1ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e0ea      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d107      	bne.n	800a19c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a18c:	4b30      	ldr	r3, [pc, #192]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a194:	2b00      	cmp	r3, #0
 800a196:	d109      	bne.n	800a1ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a198:	2301      	movs	r3, #1
 800a19a:	e0de      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a19c:	4b2c      	ldr	r3, [pc, #176]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 0304 	and.w	r3, r3, #4
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d101      	bne.n	800a1ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e0d6      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a1ac:	4b28      	ldr	r3, [pc, #160]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	f023 0207 	bic.w	r2, r3, #7
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	4925      	ldr	r1, [pc, #148]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1be:	f7f9 fc2f 	bl	8003a20 <HAL_GetTick>
 800a1c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1c4:	e00a      	b.n	800a1dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1c6:	f7f9 fc2b 	bl	8003a20 <HAL_GetTick>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	1ad3      	subs	r3, r2, r3
 800a1d0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d901      	bls.n	800a1dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a1d8:	2303      	movs	r3, #3
 800a1da:	e0be      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1dc:	4b1c      	ldr	r3, [pc, #112]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	00db      	lsls	r3, r3, #3
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d1eb      	bne.n	800a1c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 0302 	and.w	r3, r3, #2
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d010      	beq.n	800a21c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	68da      	ldr	r2, [r3, #12]
 800a1fe:	4b14      	ldr	r3, [pc, #80]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a200:	699b      	ldr	r3, [r3, #24]
 800a202:	f003 030f 	and.w	r3, r3, #15
 800a206:	429a      	cmp	r2, r3
 800a208:	d208      	bcs.n	800a21c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a20a:	4b11      	ldr	r3, [pc, #68]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a20c:	699b      	ldr	r3, [r3, #24]
 800a20e:	f023 020f 	bic.w	r2, r3, #15
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	68db      	ldr	r3, [r3, #12]
 800a216:	490e      	ldr	r1, [pc, #56]	; (800a250 <HAL_RCC_ClockConfig+0x244>)
 800a218:	4313      	orrs	r3, r2
 800a21a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a21c:	4b0b      	ldr	r3, [pc, #44]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f003 030f 	and.w	r3, r3, #15
 800a224:	683a      	ldr	r2, [r7, #0]
 800a226:	429a      	cmp	r2, r3
 800a228:	d214      	bcs.n	800a254 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a22a:	4b08      	ldr	r3, [pc, #32]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f023 020f 	bic.w	r2, r3, #15
 800a232:	4906      	ldr	r1, [pc, #24]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	4313      	orrs	r3, r2
 800a238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a23a:	4b04      	ldr	r3, [pc, #16]	; (800a24c <HAL_RCC_ClockConfig+0x240>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f003 030f 	and.w	r3, r3, #15
 800a242:	683a      	ldr	r2, [r7, #0]
 800a244:	429a      	cmp	r2, r3
 800a246:	d005      	beq.n	800a254 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	e086      	b.n	800a35a <HAL_RCC_ClockConfig+0x34e>
 800a24c:	52002000 	.word	0x52002000
 800a250:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 0304 	and.w	r3, r3, #4
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d010      	beq.n	800a282 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	691a      	ldr	r2, [r3, #16]
 800a264:	4b3f      	ldr	r3, [pc, #252]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a266:	699b      	ldr	r3, [r3, #24]
 800a268:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d208      	bcs.n	800a282 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a270:	4b3c      	ldr	r3, [pc, #240]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a272:	699b      	ldr	r3, [r3, #24]
 800a274:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	691b      	ldr	r3, [r3, #16]
 800a27c:	4939      	ldr	r1, [pc, #228]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a27e:	4313      	orrs	r3, r2
 800a280:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f003 0308 	and.w	r3, r3, #8
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d010      	beq.n	800a2b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	695a      	ldr	r2, [r3, #20]
 800a292:	4b34      	ldr	r3, [pc, #208]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a294:	69db      	ldr	r3, [r3, #28]
 800a296:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d208      	bcs.n	800a2b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a29e:	4b31      	ldr	r3, [pc, #196]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2a0:	69db      	ldr	r3, [r3, #28]
 800a2a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	695b      	ldr	r3, [r3, #20]
 800a2aa:	492e      	ldr	r1, [pc, #184]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 0310 	and.w	r3, r3, #16
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d010      	beq.n	800a2de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	699a      	ldr	r2, [r3, #24]
 800a2c0:	4b28      	ldr	r3, [pc, #160]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2c2:	69db      	ldr	r3, [r3, #28]
 800a2c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d208      	bcs.n	800a2de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a2cc:	4b25      	ldr	r3, [pc, #148]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2ce:	69db      	ldr	r3, [r3, #28]
 800a2d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	699b      	ldr	r3, [r3, #24]
 800a2d8:	4922      	ldr	r1, [pc, #136]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 0320 	and.w	r3, r3, #32
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d010      	beq.n	800a30c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	69da      	ldr	r2, [r3, #28]
 800a2ee:	4b1d      	ldr	r3, [pc, #116]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2f0:	6a1b      	ldr	r3, [r3, #32]
 800a2f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d208      	bcs.n	800a30c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a2fa:	4b1a      	ldr	r3, [pc, #104]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a2fc:	6a1b      	ldr	r3, [r3, #32]
 800a2fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	69db      	ldr	r3, [r3, #28]
 800a306:	4917      	ldr	r1, [pc, #92]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a308:	4313      	orrs	r3, r2
 800a30a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a30c:	f000 f89e 	bl	800a44c <HAL_RCC_GetSysClockFreq>
 800a310:	4602      	mov	r2, r0
 800a312:	4b14      	ldr	r3, [pc, #80]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a314:	699b      	ldr	r3, [r3, #24]
 800a316:	0a1b      	lsrs	r3, r3, #8
 800a318:	f003 030f 	and.w	r3, r3, #15
 800a31c:	4912      	ldr	r1, [pc, #72]	; (800a368 <HAL_RCC_ClockConfig+0x35c>)
 800a31e:	5ccb      	ldrb	r3, [r1, r3]
 800a320:	f003 031f 	and.w	r3, r3, #31
 800a324:	fa22 f303 	lsr.w	r3, r2, r3
 800a328:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a32a:	4b0e      	ldr	r3, [pc, #56]	; (800a364 <HAL_RCC_ClockConfig+0x358>)
 800a32c:	699b      	ldr	r3, [r3, #24]
 800a32e:	f003 030f 	and.w	r3, r3, #15
 800a332:	4a0d      	ldr	r2, [pc, #52]	; (800a368 <HAL_RCC_ClockConfig+0x35c>)
 800a334:	5cd3      	ldrb	r3, [r2, r3]
 800a336:	f003 031f 	and.w	r3, r3, #31
 800a33a:	693a      	ldr	r2, [r7, #16]
 800a33c:	fa22 f303 	lsr.w	r3, r2, r3
 800a340:	4a0a      	ldr	r2, [pc, #40]	; (800a36c <HAL_RCC_ClockConfig+0x360>)
 800a342:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a344:	4a0a      	ldr	r2, [pc, #40]	; (800a370 <HAL_RCC_ClockConfig+0x364>)
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a34a:	4b0a      	ldr	r3, [pc, #40]	; (800a374 <HAL_RCC_ClockConfig+0x368>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4618      	mov	r0, r3
 800a350:	f7f9 fb1c 	bl	800398c <HAL_InitTick>
 800a354:	4603      	mov	r3, r0
 800a356:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a358:	7bfb      	ldrb	r3, [r7, #15]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3718      	adds	r7, #24
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	58024400 	.word	0x58024400
 800a368:	08018514 	.word	0x08018514
 800a36c:	24000004 	.word	0x24000004
 800a370:	24000000 	.word	0x24000000
 800a374:	24000008 	.word	0x24000008

0800a378 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b08c      	sub	sp, #48	; 0x30
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d12a      	bne.n	800a3e0 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800a38a:	4b2d      	ldr	r3, [pc, #180]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a38c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a390:	4a2b      	ldr	r2, [pc, #172]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a392:	f043 0301 	orr.w	r3, r3, #1
 800a396:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a39a:	4b29      	ldr	r3, [pc, #164]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a39c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a3a0:	f003 0301 	and.w	r3, r3, #1
 800a3a4:	61bb      	str	r3, [r7, #24]
 800a3a6:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800a3a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a3ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3ae:	2302      	movs	r3, #2
 800a3b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3b2:	2303      	movs	r3, #3
 800a3b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a3be:	f107 031c 	add.w	r3, r7, #28
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	481f      	ldr	r0, [pc, #124]	; (800a444 <HAL_RCC_MCOConfig+0xcc>)
 800a3c6:	f7fd fc29 	bl	8007c1c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800a3ca:	4b1d      	ldr	r3, [pc, #116]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a3cc:	691b      	ldr	r3, [r3, #16]
 800a3ce:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800a3d2:	68b9      	ldr	r1, [r7, #8]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	430b      	orrs	r3, r1
 800a3d8:	4919      	ldr	r1, [pc, #100]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a3da:	4313      	orrs	r3, r2
 800a3dc:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800a3de:	e02a      	b.n	800a436 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800a3e0:	4b17      	ldr	r3, [pc, #92]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a3e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a3e6:	4a16      	ldr	r2, [pc, #88]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a3e8:	f043 0304 	orr.w	r3, r3, #4
 800a3ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a3f0:	4b13      	ldr	r3, [pc, #76]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a3f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a3f6:	f003 0304 	and.w	r3, r3, #4
 800a3fa:	617b      	str	r3, [r7, #20]
 800a3fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800a3fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a404:	2302      	movs	r3, #2
 800a406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a408:	2303      	movs	r3, #3
 800a40a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a40c:	2300      	movs	r3, #0
 800a40e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a410:	2300      	movs	r3, #0
 800a412:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800a414:	f107 031c 	add.w	r3, r7, #28
 800a418:	4619      	mov	r1, r3
 800a41a:	480b      	ldr	r0, [pc, #44]	; (800a448 <HAL_RCC_MCOConfig+0xd0>)
 800a41c:	f7fd fbfe 	bl	8007c1c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800a420:	4b07      	ldr	r3, [pc, #28]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a422:	691b      	ldr	r3, [r3, #16]
 800a424:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	01d9      	lsls	r1, r3, #7
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	430b      	orrs	r3, r1
 800a430:	4903      	ldr	r1, [pc, #12]	; (800a440 <HAL_RCC_MCOConfig+0xc8>)
 800a432:	4313      	orrs	r3, r2
 800a434:	610b      	str	r3, [r1, #16]
}
 800a436:	bf00      	nop
 800a438:	3730      	adds	r7, #48	; 0x30
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	58024400 	.word	0x58024400
 800a444:	58020000 	.word	0x58020000
 800a448:	58020800 	.word	0x58020800

0800a44c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b089      	sub	sp, #36	; 0x24
 800a450:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a452:	4bb3      	ldr	r3, [pc, #716]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a454:	691b      	ldr	r3, [r3, #16]
 800a456:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a45a:	2b18      	cmp	r3, #24
 800a45c:	f200 8155 	bhi.w	800a70a <HAL_RCC_GetSysClockFreq+0x2be>
 800a460:	a201      	add	r2, pc, #4	; (adr r2, 800a468 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a466:	bf00      	nop
 800a468:	0800a4cd 	.word	0x0800a4cd
 800a46c:	0800a70b 	.word	0x0800a70b
 800a470:	0800a70b 	.word	0x0800a70b
 800a474:	0800a70b 	.word	0x0800a70b
 800a478:	0800a70b 	.word	0x0800a70b
 800a47c:	0800a70b 	.word	0x0800a70b
 800a480:	0800a70b 	.word	0x0800a70b
 800a484:	0800a70b 	.word	0x0800a70b
 800a488:	0800a4f3 	.word	0x0800a4f3
 800a48c:	0800a70b 	.word	0x0800a70b
 800a490:	0800a70b 	.word	0x0800a70b
 800a494:	0800a70b 	.word	0x0800a70b
 800a498:	0800a70b 	.word	0x0800a70b
 800a49c:	0800a70b 	.word	0x0800a70b
 800a4a0:	0800a70b 	.word	0x0800a70b
 800a4a4:	0800a70b 	.word	0x0800a70b
 800a4a8:	0800a4f9 	.word	0x0800a4f9
 800a4ac:	0800a70b 	.word	0x0800a70b
 800a4b0:	0800a70b 	.word	0x0800a70b
 800a4b4:	0800a70b 	.word	0x0800a70b
 800a4b8:	0800a70b 	.word	0x0800a70b
 800a4bc:	0800a70b 	.word	0x0800a70b
 800a4c0:	0800a70b 	.word	0x0800a70b
 800a4c4:	0800a70b 	.word	0x0800a70b
 800a4c8:	0800a4ff 	.word	0x0800a4ff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4cc:	4b94      	ldr	r3, [pc, #592]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f003 0320 	and.w	r3, r3, #32
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d009      	beq.n	800a4ec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4d8:	4b91      	ldr	r3, [pc, #580]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	08db      	lsrs	r3, r3, #3
 800a4de:	f003 0303 	and.w	r3, r3, #3
 800a4e2:	4a90      	ldr	r2, [pc, #576]	; (800a724 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a4e8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a4ea:	e111      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a4ec:	4b8d      	ldr	r3, [pc, #564]	; (800a724 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4ee:	61bb      	str	r3, [r7, #24]
      break;
 800a4f0:	e10e      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a4f2:	4b8d      	ldr	r3, [pc, #564]	; (800a728 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a4f4:	61bb      	str	r3, [r7, #24]
      break;
 800a4f6:	e10b      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a4f8:	4b8c      	ldr	r3, [pc, #560]	; (800a72c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a4fa:	61bb      	str	r3, [r7, #24]
      break;
 800a4fc:	e108      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a4fe:	4b88      	ldr	r3, [pc, #544]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a502:	f003 0303 	and.w	r3, r3, #3
 800a506:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a508:	4b85      	ldr	r3, [pc, #532]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50c:	091b      	lsrs	r3, r3, #4
 800a50e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a512:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a514:	4b82      	ldr	r3, [pc, #520]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a518:	f003 0301 	and.w	r3, r3, #1
 800a51c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a51e:	4b80      	ldr	r3, [pc, #512]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a522:	08db      	lsrs	r3, r3, #3
 800a524:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a528:	68fa      	ldr	r2, [r7, #12]
 800a52a:	fb02 f303 	mul.w	r3, r2, r3
 800a52e:	ee07 3a90 	vmov	s15, r3
 800a532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a536:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f000 80e1 	beq.w	800a704 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	2b02      	cmp	r3, #2
 800a546:	f000 8083 	beq.w	800a650 <HAL_RCC_GetSysClockFreq+0x204>
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	2b02      	cmp	r3, #2
 800a54e:	f200 80a1 	bhi.w	800a694 <HAL_RCC_GetSysClockFreq+0x248>
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d003      	beq.n	800a560 <HAL_RCC_GetSysClockFreq+0x114>
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	2b01      	cmp	r3, #1
 800a55c:	d056      	beq.n	800a60c <HAL_RCC_GetSysClockFreq+0x1c0>
 800a55e:	e099      	b.n	800a694 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a560:	4b6f      	ldr	r3, [pc, #444]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0320 	and.w	r3, r3, #32
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d02d      	beq.n	800a5c8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a56c:	4b6c      	ldr	r3, [pc, #432]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	08db      	lsrs	r3, r3, #3
 800a572:	f003 0303 	and.w	r3, r3, #3
 800a576:	4a6b      	ldr	r2, [pc, #428]	; (800a724 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a578:	fa22 f303 	lsr.w	r3, r2, r3
 800a57c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	ee07 3a90 	vmov	s15, r3
 800a584:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	ee07 3a90 	vmov	s15, r3
 800a58e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a596:	4b62      	ldr	r3, [pc, #392]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a59a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a59e:	ee07 3a90 	vmov	s15, r3
 800a5a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5a6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5aa:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a730 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5c2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a5c6:	e087      	b.n	800a6d8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	ee07 3a90 	vmov	s15, r3
 800a5ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5d2:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a734 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a5d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5da:	4b51      	ldr	r3, [pc, #324]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5e2:	ee07 3a90 	vmov	s15, r3
 800a5e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5ea:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5ee:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a730 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a602:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a606:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a60a:	e065      	b.n	800a6d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	ee07 3a90 	vmov	s15, r3
 800a612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a616:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a738 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a61a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a61e:	4b40      	ldr	r3, [pc, #256]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a626:	ee07 3a90 	vmov	s15, r3
 800a62a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a62e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a632:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a730 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a63a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a63e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a64a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a64e:	e043      	b.n	800a6d8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	ee07 3a90 	vmov	s15, r3
 800a656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a65a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a73c <HAL_RCC_GetSysClockFreq+0x2f0>
 800a65e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a662:	4b2f      	ldr	r3, [pc, #188]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a66a:	ee07 3a90 	vmov	s15, r3
 800a66e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a672:	ed97 6a02 	vldr	s12, [r7, #8]
 800a676:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a730 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a67a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a67e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a682:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a68a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a68e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a692:	e021      	b.n	800a6d8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	ee07 3a90 	vmov	s15, r3
 800a69a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a69e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a738 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a6a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6a6:	4b1e      	ldr	r3, [pc, #120]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6ae:	ee07 3a90 	vmov	s15, r3
 800a6b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6b6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6ba:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a730 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a6d6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a6d8:	4b11      	ldr	r3, [pc, #68]	; (800a720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6dc:	0a5b      	lsrs	r3, r3, #9
 800a6de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	ee07 3a90 	vmov	s15, r3
 800a6ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a6f0:	edd7 6a07 	vldr	s13, [r7, #28]
 800a6f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6fc:	ee17 3a90 	vmov	r3, s15
 800a700:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a702:	e005      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a704:	2300      	movs	r3, #0
 800a706:	61bb      	str	r3, [r7, #24]
      break;
 800a708:	e002      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a70a:	4b07      	ldr	r3, [pc, #28]	; (800a728 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a70c:	61bb      	str	r3, [r7, #24]
      break;
 800a70e:	bf00      	nop
  }

  return sysclockfreq;
 800a710:	69bb      	ldr	r3, [r7, #24]
}
 800a712:	4618      	mov	r0, r3
 800a714:	3724      	adds	r7, #36	; 0x24
 800a716:	46bd      	mov	sp, r7
 800a718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71c:	4770      	bx	lr
 800a71e:	bf00      	nop
 800a720:	58024400 	.word	0x58024400
 800a724:	03d09000 	.word	0x03d09000
 800a728:	003d0900 	.word	0x003d0900
 800a72c:	02faf080 	.word	0x02faf080
 800a730:	46000000 	.word	0x46000000
 800a734:	4c742400 	.word	0x4c742400
 800a738:	4a742400 	.word	0x4a742400
 800a73c:	4c3ebc20 	.word	0x4c3ebc20

0800a740 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a746:	f7ff fe81 	bl	800a44c <HAL_RCC_GetSysClockFreq>
 800a74a:	4602      	mov	r2, r0
 800a74c:	4b10      	ldr	r3, [pc, #64]	; (800a790 <HAL_RCC_GetHCLKFreq+0x50>)
 800a74e:	699b      	ldr	r3, [r3, #24]
 800a750:	0a1b      	lsrs	r3, r3, #8
 800a752:	f003 030f 	and.w	r3, r3, #15
 800a756:	490f      	ldr	r1, [pc, #60]	; (800a794 <HAL_RCC_GetHCLKFreq+0x54>)
 800a758:	5ccb      	ldrb	r3, [r1, r3]
 800a75a:	f003 031f 	and.w	r3, r3, #31
 800a75e:	fa22 f303 	lsr.w	r3, r2, r3
 800a762:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a764:	4b0a      	ldr	r3, [pc, #40]	; (800a790 <HAL_RCC_GetHCLKFreq+0x50>)
 800a766:	699b      	ldr	r3, [r3, #24]
 800a768:	f003 030f 	and.w	r3, r3, #15
 800a76c:	4a09      	ldr	r2, [pc, #36]	; (800a794 <HAL_RCC_GetHCLKFreq+0x54>)
 800a76e:	5cd3      	ldrb	r3, [r2, r3]
 800a770:	f003 031f 	and.w	r3, r3, #31
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	fa22 f303 	lsr.w	r3, r2, r3
 800a77a:	4a07      	ldr	r2, [pc, #28]	; (800a798 <HAL_RCC_GetHCLKFreq+0x58>)
 800a77c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a77e:	4a07      	ldr	r2, [pc, #28]	; (800a79c <HAL_RCC_GetHCLKFreq+0x5c>)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a784:	4b04      	ldr	r3, [pc, #16]	; (800a798 <HAL_RCC_GetHCLKFreq+0x58>)
 800a786:	681b      	ldr	r3, [r3, #0]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3708      	adds	r7, #8
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}
 800a790:	58024400 	.word	0x58024400
 800a794:	08018514 	.word	0x08018514
 800a798:	24000004 	.word	0x24000004
 800a79c:	24000000 	.word	0x24000000

0800a7a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a7a4:	f7ff ffcc 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	4b06      	ldr	r3, [pc, #24]	; (800a7c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a7ac:	69db      	ldr	r3, [r3, #28]
 800a7ae:	091b      	lsrs	r3, r3, #4
 800a7b0:	f003 0307 	and.w	r3, r3, #7
 800a7b4:	4904      	ldr	r1, [pc, #16]	; (800a7c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a7b6:	5ccb      	ldrb	r3, [r1, r3]
 800a7b8:	f003 031f 	and.w	r3, r3, #31
 800a7bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	58024400 	.word	0x58024400
 800a7c8:	08018514 	.word	0x08018514

0800a7cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a7d0:	f7ff ffb6 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	4b06      	ldr	r3, [pc, #24]	; (800a7f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a7d8:	69db      	ldr	r3, [r3, #28]
 800a7da:	0a1b      	lsrs	r3, r3, #8
 800a7dc:	f003 0307 	and.w	r3, r3, #7
 800a7e0:	4904      	ldr	r1, [pc, #16]	; (800a7f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a7e2:	5ccb      	ldrb	r3, [r1, r3]
 800a7e4:	f003 031f 	and.w	r3, r3, #31
 800a7e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	58024400 	.word	0x58024400
 800a7f4:	08018514 	.word	0x08018514

0800a7f8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a7f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7fc:	b0c6      	sub	sp, #280	; 0x118
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a804:	2300      	movs	r3, #0
 800a806:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a80a:	2300      	movs	r3, #0
 800a80c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a810:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a818:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a81c:	2500      	movs	r5, #0
 800a81e:	ea54 0305 	orrs.w	r3, r4, r5
 800a822:	d049      	beq.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a824:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a828:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a82a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a82e:	d02f      	beq.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a830:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a834:	d828      	bhi.n	800a888 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a836:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a83a:	d01a      	beq.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a83c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a840:	d822      	bhi.n	800a888 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a842:	2b00      	cmp	r3, #0
 800a844:	d003      	beq.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a84a:	d007      	beq.n	800a85c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a84c:	e01c      	b.n	800a888 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a84e:	4bab      	ldr	r3, [pc, #684]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a852:	4aaa      	ldr	r2, [pc, #680]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a858:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a85a:	e01a      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a85c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a860:	3308      	adds	r3, #8
 800a862:	2102      	movs	r1, #2
 800a864:	4618      	mov	r0, r3
 800a866:	f002 fa49 	bl	800ccfc <RCCEx_PLL2_Config>
 800a86a:	4603      	mov	r3, r0
 800a86c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a870:	e00f      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a872:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a876:	3328      	adds	r3, #40	; 0x28
 800a878:	2102      	movs	r1, #2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f002 faf0 	bl	800ce60 <RCCEx_PLL3_Config>
 800a880:	4603      	mov	r3, r0
 800a882:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a886:	e004      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a888:	2301      	movs	r3, #1
 800a88a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a88e:	e000      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a890:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a892:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10a      	bne.n	800a8b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a89a:	4b98      	ldr	r3, [pc, #608]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a89c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a89e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a8a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8a8:	4a94      	ldr	r2, [pc, #592]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8aa:	430b      	orrs	r3, r1
 800a8ac:	6513      	str	r3, [r2, #80]	; 0x50
 800a8ae:	e003      	b.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8b0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a8b4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a8b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c0:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800a8c4:	f04f 0900 	mov.w	r9, #0
 800a8c8:	ea58 0309 	orrs.w	r3, r8, r9
 800a8cc:	d047      	beq.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a8ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8d4:	2b04      	cmp	r3, #4
 800a8d6:	d82a      	bhi.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a8d8:	a201      	add	r2, pc, #4	; (adr r2, 800a8e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a8da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8de:	bf00      	nop
 800a8e0:	0800a8f5 	.word	0x0800a8f5
 800a8e4:	0800a903 	.word	0x0800a903
 800a8e8:	0800a919 	.word	0x0800a919
 800a8ec:	0800a937 	.word	0x0800a937
 800a8f0:	0800a937 	.word	0x0800a937
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8f4:	4b81      	ldr	r3, [pc, #516]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8f8:	4a80      	ldr	r2, [pc, #512]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a900:	e01a      	b.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a902:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a906:	3308      	adds	r3, #8
 800a908:	2100      	movs	r1, #0
 800a90a:	4618      	mov	r0, r3
 800a90c:	f002 f9f6 	bl	800ccfc <RCCEx_PLL2_Config>
 800a910:	4603      	mov	r3, r0
 800a912:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a916:	e00f      	b.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a918:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a91c:	3328      	adds	r3, #40	; 0x28
 800a91e:	2100      	movs	r1, #0
 800a920:	4618      	mov	r0, r3
 800a922:	f002 fa9d 	bl	800ce60 <RCCEx_PLL3_Config>
 800a926:	4603      	mov	r3, r0
 800a928:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a92c:	e004      	b.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a934:	e000      	b.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a936:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a938:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d10a      	bne.n	800a956 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a940:	4b6e      	ldr	r3, [pc, #440]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a944:	f023 0107 	bic.w	r1, r3, #7
 800a948:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a94c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a94e:	4a6b      	ldr	r2, [pc, #428]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a950:	430b      	orrs	r3, r1
 800a952:	6513      	str	r3, [r2, #80]	; 0x50
 800a954:	e003      	b.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a956:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a95a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a95e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a966:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800a96a:	f04f 0b00 	mov.w	fp, #0
 800a96e:	ea5a 030b 	orrs.w	r3, sl, fp
 800a972:	d05b      	beq.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a974:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a978:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a97c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a980:	d03b      	beq.n	800a9fa <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a982:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a986:	d834      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a988:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a98c:	d037      	beq.n	800a9fe <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a98e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a992:	d82e      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a994:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a998:	d033      	beq.n	800aa02 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a99a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a99e:	d828      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a9a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9a4:	d01a      	beq.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a9a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9aa:	d822      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d003      	beq.n	800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a9b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a9b4:	d007      	beq.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a9b6:	e01c      	b.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9b8:	4b50      	ldr	r3, [pc, #320]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9bc:	4a4f      	ldr	r2, [pc, #316]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9c4:	e01e      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9ca:	3308      	adds	r3, #8
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f002 f994 	bl	800ccfc <RCCEx_PLL2_Config>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a9da:	e013      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a9dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9e0:	3328      	adds	r3, #40	; 0x28
 800a9e2:	2100      	movs	r1, #0
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f002 fa3b 	bl	800ce60 <RCCEx_PLL3_Config>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9f0:	e008      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a9f8:	e004      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9fa:	bf00      	nop
 800a9fc:	e002      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9fe:	bf00      	nop
 800aa00:	e000      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800aa02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa04:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d10b      	bne.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800aa0c:	4b3b      	ldr	r3, [pc, #236]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa10:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800aa14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800aa1c:	4a37      	ldr	r2, [pc, #220]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa1e:	430b      	orrs	r3, r1
 800aa20:	6593      	str	r3, [r2, #88]	; 0x58
 800aa22:	e003      	b.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa24:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aa28:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800aa2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa34:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800aa38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800aa42:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800aa46:	460b      	mov	r3, r1
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	d05d      	beq.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800aa4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa50:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aa54:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800aa58:	d03b      	beq.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800aa5a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800aa5e:	d834      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aa64:	d037      	beq.n	800aad6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800aa66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aa6a:	d82e      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa6c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aa70:	d033      	beq.n	800aada <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800aa72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aa76:	d828      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa7c:	d01a      	beq.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800aa7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa82:	d822      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d003      	beq.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800aa88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aa8c:	d007      	beq.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800aa8e:	e01c      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa90:	4b1a      	ldr	r3, [pc, #104]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa94:	4a19      	ldr	r2, [pc, #100]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa9c:	e01e      	b.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaa2:	3308      	adds	r3, #8
 800aaa4:	2100      	movs	r1, #0
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f002 f928 	bl	800ccfc <RCCEx_PLL2_Config>
 800aaac:	4603      	mov	r3, r0
 800aaae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aab2:	e013      	b.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aab8:	3328      	adds	r3, #40	; 0x28
 800aaba:	2100      	movs	r1, #0
 800aabc:	4618      	mov	r0, r3
 800aabe:	f002 f9cf 	bl	800ce60 <RCCEx_PLL3_Config>
 800aac2:	4603      	mov	r3, r0
 800aac4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aac8:	e008      	b.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aad0:	e004      	b.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aad2:	bf00      	nop
 800aad4:	e002      	b.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aad6:	bf00      	nop
 800aad8:	e000      	b.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aada:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aadc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d10d      	bne.n	800ab00 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aae4:	4b05      	ldr	r3, [pc, #20]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aae6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aae8:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800aaec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaf0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aaf4:	4a01      	ldr	r2, [pc, #4]	; (800aafc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aaf6:	430b      	orrs	r3, r1
 800aaf8:	6593      	str	r3, [r2, #88]	; 0x58
 800aafa:	e005      	b.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800aafc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab04:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ab08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab10:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ab14:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ab1e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ab22:	460b      	mov	r3, r1
 800ab24:	4313      	orrs	r3, r2
 800ab26:	d03a      	beq.n	800ab9e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800ab28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab2e:	2b30      	cmp	r3, #48	; 0x30
 800ab30:	d01f      	beq.n	800ab72 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800ab32:	2b30      	cmp	r3, #48	; 0x30
 800ab34:	d819      	bhi.n	800ab6a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ab36:	2b20      	cmp	r3, #32
 800ab38:	d00c      	beq.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800ab3a:	2b20      	cmp	r3, #32
 800ab3c:	d815      	bhi.n	800ab6a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d019      	beq.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ab42:	2b10      	cmp	r3, #16
 800ab44:	d111      	bne.n	800ab6a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab46:	4baa      	ldr	r3, [pc, #680]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab4a:	4aa9      	ldr	r2, [pc, #676]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ab52:	e011      	b.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab58:	3308      	adds	r3, #8
 800ab5a:	2102      	movs	r1, #2
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f002 f8cd 	bl	800ccfc <RCCEx_PLL2_Config>
 800ab62:	4603      	mov	r3, r0
 800ab64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ab68:	e006      	b.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ab70:	e002      	b.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ab72:	bf00      	nop
 800ab74:	e000      	b.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ab76:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab78:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d10a      	bne.n	800ab96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ab80:	4b9b      	ldr	r3, [pc, #620]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab84:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ab88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab8e:	4a98      	ldr	r2, [pc, #608]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab90:	430b      	orrs	r3, r1
 800ab92:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab94:	e003      	b.n	800ab9e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab96:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab9a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ab9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba6:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800abaa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800abae:	2300      	movs	r3, #0
 800abb0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800abb4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800abb8:	460b      	mov	r3, r1
 800abba:	4313      	orrs	r3, r2
 800abbc:	d051      	beq.n	800ac62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800abbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abc4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abc8:	d035      	beq.n	800ac36 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800abca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abce:	d82e      	bhi.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800abd0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800abd4:	d031      	beq.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x442>
 800abd6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800abda:	d828      	bhi.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800abdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abe0:	d01a      	beq.n	800ac18 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800abe2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abe6:	d822      	bhi.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d003      	beq.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800abec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abf0:	d007      	beq.n	800ac02 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800abf2:	e01c      	b.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abf4:	4b7e      	ldr	r3, [pc, #504]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf8:	4a7d      	ldr	r2, [pc, #500]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800abfe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ac00:	e01c      	b.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac06:	3308      	adds	r3, #8
 800ac08:	2100      	movs	r1, #0
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f002 f876 	bl	800ccfc <RCCEx_PLL2_Config>
 800ac10:	4603      	mov	r3, r0
 800ac12:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ac16:	e011      	b.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ac18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac1c:	3328      	adds	r3, #40	; 0x28
 800ac1e:	2100      	movs	r1, #0
 800ac20:	4618      	mov	r0, r3
 800ac22:	f002 f91d 	bl	800ce60 <RCCEx_PLL3_Config>
 800ac26:	4603      	mov	r3, r0
 800ac28:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ac2c:	e006      	b.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ac34:	e002      	b.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800ac36:	bf00      	nop
 800ac38:	e000      	b.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800ac3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac3c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d10a      	bne.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ac44:	4b6a      	ldr	r3, [pc, #424]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac48:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800ac4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac52:	4a67      	ldr	r2, [pc, #412]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac54:	430b      	orrs	r3, r1
 800ac56:	6513      	str	r3, [r2, #80]	; 0x50
 800ac58:	e003      	b.n	800ac62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac5a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ac5e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ac62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6a:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800ac6e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ac72:	2300      	movs	r3, #0
 800ac74:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ac78:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	d053      	beq.n	800ad2a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ac82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ac8c:	d033      	beq.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800ac8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ac92:	d82c      	bhi.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac94:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ac98:	d02f      	beq.n	800acfa <HAL_RCCEx_PeriphCLKConfig+0x502>
 800ac9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ac9e:	d826      	bhi.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800aca0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800aca4:	d02b      	beq.n	800acfe <HAL_RCCEx_PeriphCLKConfig+0x506>
 800aca6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800acaa:	d820      	bhi.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800acac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800acb0:	d012      	beq.n	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800acb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800acb6:	d81a      	bhi.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d022      	beq.n	800ad02 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800acbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800acc0:	d115      	bne.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800acc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acc6:	3308      	adds	r3, #8
 800acc8:	2101      	movs	r1, #1
 800acca:	4618      	mov	r0, r3
 800accc:	f002 f816 	bl	800ccfc <RCCEx_PLL2_Config>
 800acd0:	4603      	mov	r3, r0
 800acd2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800acd6:	e015      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800acd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acdc:	3328      	adds	r3, #40	; 0x28
 800acde:	2101      	movs	r1, #1
 800ace0:	4618      	mov	r0, r3
 800ace2:	f002 f8bd 	bl	800ce60 <RCCEx_PLL3_Config>
 800ace6:	4603      	mov	r3, r0
 800ace8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800acec:	e00a      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800acf4:	e006      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acf6:	bf00      	nop
 800acf8:	e004      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acfa:	bf00      	nop
 800acfc:	e002      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acfe:	bf00      	nop
 800ad00:	e000      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ad02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad04:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d10a      	bne.n	800ad22 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ad0c:	4b38      	ldr	r3, [pc, #224]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad10:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800ad14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad1a:	4a35      	ldr	r2, [pc, #212]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad1c:	430b      	orrs	r3, r1
 800ad1e:	6513      	str	r3, [r2, #80]	; 0x50
 800ad20:	e003      	b.n	800ad2a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad22:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ad26:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ad2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad32:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800ad36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ad40:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ad44:	460b      	mov	r3, r1
 800ad46:	4313      	orrs	r3, r2
 800ad48:	d058      	beq.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ad4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ad52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ad56:	d033      	beq.n	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800ad58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ad5c:	d82c      	bhi.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad62:	d02f      	beq.n	800adc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800ad64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad68:	d826      	bhi.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad6a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ad6e:	d02b      	beq.n	800adc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800ad70:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ad74:	d820      	bhi.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad7a:	d012      	beq.n	800ada2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800ad7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad80:	d81a      	bhi.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d022      	beq.n	800adcc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ad86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad8a:	d115      	bne.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad90:	3308      	adds	r3, #8
 800ad92:	2101      	movs	r1, #1
 800ad94:	4618      	mov	r0, r3
 800ad96:	f001 ffb1 	bl	800ccfc <RCCEx_PLL2_Config>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ada0:	e015      	b.n	800adce <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ada2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ada6:	3328      	adds	r3, #40	; 0x28
 800ada8:	2101      	movs	r1, #1
 800adaa:	4618      	mov	r0, r3
 800adac:	f002 f858 	bl	800ce60 <RCCEx_PLL3_Config>
 800adb0:	4603      	mov	r3, r0
 800adb2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800adb6:	e00a      	b.n	800adce <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800adb8:	2301      	movs	r3, #1
 800adba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800adbe:	e006      	b.n	800adce <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adc0:	bf00      	nop
 800adc2:	e004      	b.n	800adce <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adc4:	bf00      	nop
 800adc6:	e002      	b.n	800adce <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adc8:	bf00      	nop
 800adca:	e000      	b.n	800adce <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adce:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800add2:	2b00      	cmp	r3, #0
 800add4:	d10e      	bne.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800add6:	4b06      	ldr	r3, [pc, #24]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800add8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adda:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800adde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ade2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ade6:	4a02      	ldr	r2, [pc, #8]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ade8:	430b      	orrs	r3, r1
 800adea:	6593      	str	r3, [r2, #88]	; 0x58
 800adec:	e006      	b.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x604>
 800adee:	bf00      	nop
 800adf0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adf4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800adf8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800adfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae04:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800ae08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ae12:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	d037      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ae1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae26:	d00e      	beq.n	800ae46 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800ae28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae2c:	d816      	bhi.n	800ae5c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d018      	beq.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800ae32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae36:	d111      	bne.n	800ae5c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae38:	4bc4      	ldr	r3, [pc, #784]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae3c:	4ac3      	ldr	r2, [pc, #780]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae42:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ae44:	e00f      	b.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae4a:	3308      	adds	r3, #8
 800ae4c:	2101      	movs	r1, #1
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f001 ff54 	bl	800ccfc <RCCEx_PLL2_Config>
 800ae54:	4603      	mov	r3, r0
 800ae56:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ae5a:	e004      	b.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ae62:	e000      	b.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800ae64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae66:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d10a      	bne.n	800ae84 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ae6e:	4bb7      	ldr	r3, [pc, #732]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae72:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800ae76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae7c:	4ab3      	ldr	r2, [pc, #716]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae7e:	430b      	orrs	r3, r1
 800ae80:	6513      	str	r3, [r2, #80]	; 0x50
 800ae82:	e003      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae84:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae88:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ae8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae94:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800ae98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aea2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800aea6:	460b      	mov	r3, r1
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	d039      	beq.n	800af20 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800aeac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aeb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aeb2:	2b03      	cmp	r3, #3
 800aeb4:	d81c      	bhi.n	800aef0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800aeb6:	a201      	add	r2, pc, #4	; (adr r2, 800aebc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800aeb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aebc:	0800aef9 	.word	0x0800aef9
 800aec0:	0800aecd 	.word	0x0800aecd
 800aec4:	0800aedb 	.word	0x0800aedb
 800aec8:	0800aef9 	.word	0x0800aef9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aecc:	4b9f      	ldr	r3, [pc, #636]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed0:	4a9e      	ldr	r2, [pc, #632]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aed2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aed6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aed8:	e00f      	b.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aeda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aede:	3308      	adds	r3, #8
 800aee0:	2102      	movs	r1, #2
 800aee2:	4618      	mov	r0, r3
 800aee4:	f001 ff0a 	bl	800ccfc <RCCEx_PLL2_Config>
 800aee8:	4603      	mov	r3, r0
 800aeea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aeee:	e004      	b.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aef0:	2301      	movs	r3, #1
 800aef2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aef6:	e000      	b.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800aef8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aefa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d10a      	bne.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800af02:	4b92      	ldr	r3, [pc, #584]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af06:	f023 0103 	bic.w	r1, r3, #3
 800af0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af10:	4a8e      	ldr	r2, [pc, #568]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af12:	430b      	orrs	r3, r1
 800af14:	64d3      	str	r3, [r2, #76]	; 0x4c
 800af16:	e003      	b.n	800af20 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af18:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af1c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800af20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af28:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800af2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af30:	2300      	movs	r3, #0
 800af32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800af36:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800af3a:	460b      	mov	r3, r1
 800af3c:	4313      	orrs	r3, r2
 800af3e:	f000 8099 	beq.w	800b074 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af42:	4b83      	ldr	r3, [pc, #524]	; (800b150 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a82      	ldr	r2, [pc, #520]	; (800b150 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800af4e:	f7f8 fd67 	bl	8003a20 <HAL_GetTick>
 800af52:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af56:	e00b      	b.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af58:	f7f8 fd62 	bl	8003a20 <HAL_GetTick>
 800af5c:	4602      	mov	r2, r0
 800af5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800af62:	1ad3      	subs	r3, r2, r3
 800af64:	2b64      	cmp	r3, #100	; 0x64
 800af66:	d903      	bls.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800af68:	2303      	movs	r3, #3
 800af6a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800af6e:	e005      	b.n	800af7c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af70:	4b77      	ldr	r3, [pc, #476]	; (800b150 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d0ed      	beq.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800af7c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af80:	2b00      	cmp	r3, #0
 800af82:	d173      	bne.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800af84:	4b71      	ldr	r3, [pc, #452]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800af88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af8c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800af90:	4053      	eors	r3, r2
 800af92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af96:	2b00      	cmp	r3, #0
 800af98:	d015      	beq.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800af9a:	4b6c      	ldr	r3, [pc, #432]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afa2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800afa6:	4b69      	ldr	r3, [pc, #420]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afaa:	4a68      	ldr	r2, [pc, #416]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800afb0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800afb2:	4b66      	ldr	r3, [pc, #408]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afb6:	4a65      	ldr	r2, [pc, #404]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800afbc:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800afbe:	4a63      	ldr	r2, [pc, #396]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800afc4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800afc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800afce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afd2:	d118      	bne.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afd4:	f7f8 fd24 	bl	8003a20 <HAL_GetTick>
 800afd8:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800afdc:	e00d      	b.n	800affa <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800afde:	f7f8 fd1f 	bl	8003a20 <HAL_GetTick>
 800afe2:	4602      	mov	r2, r0
 800afe4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800afe8:	1ad2      	subs	r2, r2, r3
 800afea:	f241 3388 	movw	r3, #5000	; 0x1388
 800afee:	429a      	cmp	r2, r3
 800aff0:	d903      	bls.n	800affa <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800aff2:	2303      	movs	r3, #3
 800aff4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800aff8:	e005      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800affa:	4b54      	ldr	r3, [pc, #336]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800affc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800affe:	f003 0302 	and.w	r3, r3, #2
 800b002:	2b00      	cmp	r3, #0
 800b004:	d0eb      	beq.n	800afde <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800b006:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d129      	bne.n	800b062 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b00e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b012:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b01a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b01e:	d10e      	bne.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0x846>
 800b020:	4b4a      	ldr	r3, [pc, #296]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b022:	691b      	ldr	r3, [r3, #16]
 800b024:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b028:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b02c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b030:	091a      	lsrs	r2, r3, #4
 800b032:	4b48      	ldr	r3, [pc, #288]	; (800b154 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800b034:	4013      	ands	r3, r2
 800b036:	4a45      	ldr	r2, [pc, #276]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b038:	430b      	orrs	r3, r1
 800b03a:	6113      	str	r3, [r2, #16]
 800b03c:	e005      	b.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800b03e:	4b43      	ldr	r3, [pc, #268]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b040:	691b      	ldr	r3, [r3, #16]
 800b042:	4a42      	ldr	r2, [pc, #264]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b044:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b048:	6113      	str	r3, [r2, #16]
 800b04a:	4b40      	ldr	r3, [pc, #256]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b04c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b04e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b052:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b05a:	4a3c      	ldr	r2, [pc, #240]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b05c:	430b      	orrs	r3, r1
 800b05e:	6713      	str	r3, [r2, #112]	; 0x70
 800b060:	e008      	b.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b062:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b066:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800b06a:	e003      	b.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b06c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b070:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b074:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b07c:	f002 0301 	and.w	r3, r2, #1
 800b080:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b084:	2300      	movs	r3, #0
 800b086:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b08a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b08e:	460b      	mov	r3, r1
 800b090:	4313      	orrs	r3, r2
 800b092:	f000 808f 	beq.w	800b1b4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b096:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b09a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b09c:	2b28      	cmp	r3, #40	; 0x28
 800b09e:	d871      	bhi.n	800b184 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800b0a0:	a201      	add	r2, pc, #4	; (adr r2, 800b0a8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800b0a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0a6:	bf00      	nop
 800b0a8:	0800b18d 	.word	0x0800b18d
 800b0ac:	0800b185 	.word	0x0800b185
 800b0b0:	0800b185 	.word	0x0800b185
 800b0b4:	0800b185 	.word	0x0800b185
 800b0b8:	0800b185 	.word	0x0800b185
 800b0bc:	0800b185 	.word	0x0800b185
 800b0c0:	0800b185 	.word	0x0800b185
 800b0c4:	0800b185 	.word	0x0800b185
 800b0c8:	0800b159 	.word	0x0800b159
 800b0cc:	0800b185 	.word	0x0800b185
 800b0d0:	0800b185 	.word	0x0800b185
 800b0d4:	0800b185 	.word	0x0800b185
 800b0d8:	0800b185 	.word	0x0800b185
 800b0dc:	0800b185 	.word	0x0800b185
 800b0e0:	0800b185 	.word	0x0800b185
 800b0e4:	0800b185 	.word	0x0800b185
 800b0e8:	0800b16f 	.word	0x0800b16f
 800b0ec:	0800b185 	.word	0x0800b185
 800b0f0:	0800b185 	.word	0x0800b185
 800b0f4:	0800b185 	.word	0x0800b185
 800b0f8:	0800b185 	.word	0x0800b185
 800b0fc:	0800b185 	.word	0x0800b185
 800b100:	0800b185 	.word	0x0800b185
 800b104:	0800b185 	.word	0x0800b185
 800b108:	0800b18d 	.word	0x0800b18d
 800b10c:	0800b185 	.word	0x0800b185
 800b110:	0800b185 	.word	0x0800b185
 800b114:	0800b185 	.word	0x0800b185
 800b118:	0800b185 	.word	0x0800b185
 800b11c:	0800b185 	.word	0x0800b185
 800b120:	0800b185 	.word	0x0800b185
 800b124:	0800b185 	.word	0x0800b185
 800b128:	0800b18d 	.word	0x0800b18d
 800b12c:	0800b185 	.word	0x0800b185
 800b130:	0800b185 	.word	0x0800b185
 800b134:	0800b185 	.word	0x0800b185
 800b138:	0800b185 	.word	0x0800b185
 800b13c:	0800b185 	.word	0x0800b185
 800b140:	0800b185 	.word	0x0800b185
 800b144:	0800b185 	.word	0x0800b185
 800b148:	0800b18d 	.word	0x0800b18d
 800b14c:	58024400 	.word	0x58024400
 800b150:	58024800 	.word	0x58024800
 800b154:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b158:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b15c:	3308      	adds	r3, #8
 800b15e:	2101      	movs	r1, #1
 800b160:	4618      	mov	r0, r3
 800b162:	f001 fdcb 	bl	800ccfc <RCCEx_PLL2_Config>
 800b166:	4603      	mov	r3, r0
 800b168:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b16c:	e00f      	b.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b16e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b172:	3328      	adds	r3, #40	; 0x28
 800b174:	2101      	movs	r1, #1
 800b176:	4618      	mov	r0, r3
 800b178:	f001 fe72 	bl	800ce60 <RCCEx_PLL3_Config>
 800b17c:	4603      	mov	r3, r0
 800b17e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b182:	e004      	b.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b184:	2301      	movs	r3, #1
 800b186:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b18a:	e000      	b.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800b18c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b18e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b192:	2b00      	cmp	r3, #0
 800b194:	d10a      	bne.n	800b1ac <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b196:	4bbf      	ldr	r3, [pc, #764]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b19a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b19e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b1a4:	4abb      	ldr	r2, [pc, #748]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b1a6:	430b      	orrs	r3, r1
 800b1a8:	6553      	str	r3, [r2, #84]	; 0x54
 800b1aa:	e003      	b.n	800b1b4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b1b0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b1b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1bc:	f002 0302 	and.w	r3, r2, #2
 800b1c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b1ca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	d041      	beq.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b1d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1da:	2b05      	cmp	r3, #5
 800b1dc:	d824      	bhi.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800b1de:	a201      	add	r2, pc, #4	; (adr r2, 800b1e4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800b1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1e4:	0800b231 	.word	0x0800b231
 800b1e8:	0800b1fd 	.word	0x0800b1fd
 800b1ec:	0800b213 	.word	0x0800b213
 800b1f0:	0800b231 	.word	0x0800b231
 800b1f4:	0800b231 	.word	0x0800b231
 800b1f8:	0800b231 	.word	0x0800b231
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b1fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b200:	3308      	adds	r3, #8
 800b202:	2101      	movs	r1, #1
 800b204:	4618      	mov	r0, r3
 800b206:	f001 fd79 	bl	800ccfc <RCCEx_PLL2_Config>
 800b20a:	4603      	mov	r3, r0
 800b20c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b210:	e00f      	b.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b212:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b216:	3328      	adds	r3, #40	; 0x28
 800b218:	2101      	movs	r1, #1
 800b21a:	4618      	mov	r0, r3
 800b21c:	f001 fe20 	bl	800ce60 <RCCEx_PLL3_Config>
 800b220:	4603      	mov	r3, r0
 800b222:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b226:	e004      	b.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b228:	2301      	movs	r3, #1
 800b22a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b22e:	e000      	b.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800b230:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b232:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b236:	2b00      	cmp	r3, #0
 800b238:	d10a      	bne.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b23a:	4b96      	ldr	r3, [pc, #600]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b23c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b23e:	f023 0107 	bic.w	r1, r3, #7
 800b242:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b248:	4a92      	ldr	r2, [pc, #584]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b24a:	430b      	orrs	r3, r1
 800b24c:	6553      	str	r3, [r2, #84]	; 0x54
 800b24e:	e003      	b.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b250:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b254:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b258:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b260:	f002 0304 	and.w	r3, r2, #4
 800b264:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b268:	2300      	movs	r3, #0
 800b26a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b26e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b272:	460b      	mov	r3, r1
 800b274:	4313      	orrs	r3, r2
 800b276:	d044      	beq.n	800b302 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b278:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b27c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b280:	2b05      	cmp	r3, #5
 800b282:	d825      	bhi.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800b284:	a201      	add	r2, pc, #4	; (adr r2, 800b28c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800b286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b28a:	bf00      	nop
 800b28c:	0800b2d9 	.word	0x0800b2d9
 800b290:	0800b2a5 	.word	0x0800b2a5
 800b294:	0800b2bb 	.word	0x0800b2bb
 800b298:	0800b2d9 	.word	0x0800b2d9
 800b29c:	0800b2d9 	.word	0x0800b2d9
 800b2a0:	0800b2d9 	.word	0x0800b2d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b2a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2a8:	3308      	adds	r3, #8
 800b2aa:	2101      	movs	r1, #1
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f001 fd25 	bl	800ccfc <RCCEx_PLL2_Config>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b2b8:	e00f      	b.n	800b2da <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b2ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2be:	3328      	adds	r3, #40	; 0x28
 800b2c0:	2101      	movs	r1, #1
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f001 fdcc 	bl	800ce60 <RCCEx_PLL3_Config>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b2ce:	e004      	b.n	800b2da <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b2d6:	e000      	b.n	800b2da <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800b2d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2da:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d10b      	bne.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b2e2:	4b6c      	ldr	r3, [pc, #432]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2e6:	f023 0107 	bic.w	r1, r3, #7
 800b2ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2f2:	4a68      	ldr	r2, [pc, #416]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2f4:	430b      	orrs	r3, r1
 800b2f6:	6593      	str	r3, [r2, #88]	; 0x58
 800b2f8:	e003      	b.n	800b302 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2fa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2fe:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b302:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30a:	f002 0320 	and.w	r3, r2, #32
 800b30e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b312:	2300      	movs	r3, #0
 800b314:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b318:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b31c:	460b      	mov	r3, r1
 800b31e:	4313      	orrs	r3, r2
 800b320:	d055      	beq.n	800b3ce <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b322:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b326:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b32a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b32e:	d033      	beq.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800b330:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b334:	d82c      	bhi.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b33a:	d02f      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800b33c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b340:	d826      	bhi.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b342:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b346:	d02b      	beq.n	800b3a0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800b348:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b34c:	d820      	bhi.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b34e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b352:	d012      	beq.n	800b37a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800b354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b358:	d81a      	bhi.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d022      	beq.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800b35e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b362:	d115      	bne.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b364:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b368:	3308      	adds	r3, #8
 800b36a:	2100      	movs	r1, #0
 800b36c:	4618      	mov	r0, r3
 800b36e:	f001 fcc5 	bl	800ccfc <RCCEx_PLL2_Config>
 800b372:	4603      	mov	r3, r0
 800b374:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b378:	e015      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b37e:	3328      	adds	r3, #40	; 0x28
 800b380:	2102      	movs	r1, #2
 800b382:	4618      	mov	r0, r3
 800b384:	f001 fd6c 	bl	800ce60 <RCCEx_PLL3_Config>
 800b388:	4603      	mov	r3, r0
 800b38a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b38e:	e00a      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b396:	e006      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b398:	bf00      	nop
 800b39a:	e004      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b39c:	bf00      	nop
 800b39e:	e002      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b3a0:	bf00      	nop
 800b3a2:	e000      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b3a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3a6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10b      	bne.n	800b3c6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b3ae:	4b39      	ldr	r3, [pc, #228]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b3b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3b2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b3b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b3be:	4a35      	ldr	r2, [pc, #212]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b3c0:	430b      	orrs	r3, r1
 800b3c2:	6553      	str	r3, [r2, #84]	; 0x54
 800b3c4:	e003      	b.n	800b3ce <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3c6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b3ca:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b3ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d6:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b3da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b3de:	2300      	movs	r3, #0
 800b3e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b3e4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b3e8:	460b      	mov	r3, r1
 800b3ea:	4313      	orrs	r3, r2
 800b3ec:	d058      	beq.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b3ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b3f6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b3fa:	d033      	beq.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800b3fc:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b400:	d82c      	bhi.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b406:	d02f      	beq.n	800b468 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800b408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b40c:	d826      	bhi.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b40e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b412:	d02b      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800b414:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b418:	d820      	bhi.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b41a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b41e:	d012      	beq.n	800b446 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800b420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b424:	d81a      	bhi.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b426:	2b00      	cmp	r3, #0
 800b428:	d022      	beq.n	800b470 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800b42a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b42e:	d115      	bne.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b430:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b434:	3308      	adds	r3, #8
 800b436:	2100      	movs	r1, #0
 800b438:	4618      	mov	r0, r3
 800b43a:	f001 fc5f 	bl	800ccfc <RCCEx_PLL2_Config>
 800b43e:	4603      	mov	r3, r0
 800b440:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b444:	e015      	b.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b446:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b44a:	3328      	adds	r3, #40	; 0x28
 800b44c:	2102      	movs	r1, #2
 800b44e:	4618      	mov	r0, r3
 800b450:	f001 fd06 	bl	800ce60 <RCCEx_PLL3_Config>
 800b454:	4603      	mov	r3, r0
 800b456:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b45a:	e00a      	b.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b45c:	2301      	movs	r3, #1
 800b45e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b462:	e006      	b.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b464:	bf00      	nop
 800b466:	e004      	b.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b468:	bf00      	nop
 800b46a:	e002      	b.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b46c:	bf00      	nop
 800b46e:	e000      	b.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b470:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b472:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b476:	2b00      	cmp	r3, #0
 800b478:	d10e      	bne.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b47a:	4b06      	ldr	r3, [pc, #24]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b47c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b47e:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b482:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b486:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b48a:	4a02      	ldr	r2, [pc, #8]	; (800b494 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b48c:	430b      	orrs	r3, r1
 800b48e:	6593      	str	r3, [r2, #88]	; 0x58
 800b490:	e006      	b.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800b492:	bf00      	nop
 800b494:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b498:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b49c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b4a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a8:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b4ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b4b6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b4ba:	460b      	mov	r3, r1
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	d055      	beq.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b4c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b4c8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b4cc:	d033      	beq.n	800b536 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b4ce:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b4d2:	d82c      	bhi.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4d8:	d02f      	beq.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b4da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4de:	d826      	bhi.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4e0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b4e4:	d02b      	beq.n	800b53e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b4e6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b4ea:	d820      	bhi.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b4f0:	d012      	beq.n	800b518 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b4f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b4f6:	d81a      	bhi.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d022      	beq.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b4fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b500:	d115      	bne.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b502:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b506:	3308      	adds	r3, #8
 800b508:	2100      	movs	r1, #0
 800b50a:	4618      	mov	r0, r3
 800b50c:	f001 fbf6 	bl	800ccfc <RCCEx_PLL2_Config>
 800b510:	4603      	mov	r3, r0
 800b512:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b516:	e015      	b.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b518:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b51c:	3328      	adds	r3, #40	; 0x28
 800b51e:	2102      	movs	r1, #2
 800b520:	4618      	mov	r0, r3
 800b522:	f001 fc9d 	bl	800ce60 <RCCEx_PLL3_Config>
 800b526:	4603      	mov	r3, r0
 800b528:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b52c:	e00a      	b.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b534:	e006      	b.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b536:	bf00      	nop
 800b538:	e004      	b.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b53a:	bf00      	nop
 800b53c:	e002      	b.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b53e:	bf00      	nop
 800b540:	e000      	b.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b542:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b544:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d10b      	bne.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b54c:	4ba0      	ldr	r3, [pc, #640]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b54e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b550:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b554:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b558:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b55c:	4a9c      	ldr	r2, [pc, #624]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b55e:	430b      	orrs	r3, r1
 800b560:	6593      	str	r3, [r2, #88]	; 0x58
 800b562:	e003      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b564:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b568:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b56c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b574:	f002 0308 	and.w	r3, r2, #8
 800b578:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b57c:	2300      	movs	r3, #0
 800b57e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b582:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b586:	460b      	mov	r3, r1
 800b588:	4313      	orrs	r3, r2
 800b58a:	d01e      	beq.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b590:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b598:	d10c      	bne.n	800b5b4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b59e:	3328      	adds	r3, #40	; 0x28
 800b5a0:	2102      	movs	r1, #2
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f001 fc5c 	bl	800ce60 <RCCEx_PLL3_Config>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b5b4:	4b86      	ldr	r3, [pc, #536]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5b8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b5bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b5c4:	4a82      	ldr	r2, [pc, #520]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5c6:	430b      	orrs	r3, r1
 800b5c8:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b5ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d2:	f002 0310 	and.w	r3, r2, #16
 800b5d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b5da:	2300      	movs	r3, #0
 800b5dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b5e0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	d01e      	beq.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b5ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b5f6:	d10c      	bne.n	800b612 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b5f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5fc:	3328      	adds	r3, #40	; 0x28
 800b5fe:	2102      	movs	r1, #2
 800b600:	4618      	mov	r0, r3
 800b602:	f001 fc2d 	bl	800ce60 <RCCEx_PLL3_Config>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d002      	beq.n	800b612 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b612:	4b6f      	ldr	r3, [pc, #444]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b616:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b61a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b61e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b622:	4a6b      	ldr	r2, [pc, #428]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b624:	430b      	orrs	r3, r1
 800b626:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b628:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b630:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b634:	67bb      	str	r3, [r7, #120]	; 0x78
 800b636:	2300      	movs	r3, #0
 800b638:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b63a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b63e:	460b      	mov	r3, r1
 800b640:	4313      	orrs	r3, r2
 800b642:	d03e      	beq.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b644:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b648:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b64c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b650:	d022      	beq.n	800b698 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b652:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b656:	d81b      	bhi.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d003      	beq.n	800b664 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b65c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b660:	d00b      	beq.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b662:	e015      	b.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b664:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b668:	3308      	adds	r3, #8
 800b66a:	2100      	movs	r1, #0
 800b66c:	4618      	mov	r0, r3
 800b66e:	f001 fb45 	bl	800ccfc <RCCEx_PLL2_Config>
 800b672:	4603      	mov	r3, r0
 800b674:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b678:	e00f      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b67a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b67e:	3328      	adds	r3, #40	; 0x28
 800b680:	2102      	movs	r1, #2
 800b682:	4618      	mov	r0, r3
 800b684:	f001 fbec 	bl	800ce60 <RCCEx_PLL3_Config>
 800b688:	4603      	mov	r3, r0
 800b68a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b68e:	e004      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b690:	2301      	movs	r3, #1
 800b692:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b696:	e000      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b69a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d10b      	bne.n	800b6ba <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b6a2:	4b4b      	ldr	r3, [pc, #300]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6a6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b6aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b6b2:	4a47      	ldr	r2, [pc, #284]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6b4:	430b      	orrs	r3, r1
 800b6b6:	6593      	str	r3, [r2, #88]	; 0x58
 800b6b8:	e003      	b.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6ba:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b6be:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b6c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ca:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b6ce:	673b      	str	r3, [r7, #112]	; 0x70
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	677b      	str	r3, [r7, #116]	; 0x74
 800b6d4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b6d8:	460b      	mov	r3, r1
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	d03b      	beq.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b6de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b6e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b6ea:	d01f      	beq.n	800b72c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b6ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b6f0:	d818      	bhi.n	800b724 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b6f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6f6:	d003      	beq.n	800b700 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b6f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b6fc:	d007      	beq.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b6fe:	e011      	b.n	800b724 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b700:	4b33      	ldr	r3, [pc, #204]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b704:	4a32      	ldr	r2, [pc, #200]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b706:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b70a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b70c:	e00f      	b.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b70e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b712:	3328      	adds	r3, #40	; 0x28
 800b714:	2101      	movs	r1, #1
 800b716:	4618      	mov	r0, r3
 800b718:	f001 fba2 	bl	800ce60 <RCCEx_PLL3_Config>
 800b71c:	4603      	mov	r3, r0
 800b71e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b722:	e004      	b.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b724:	2301      	movs	r3, #1
 800b726:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b72a:	e000      	b.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b72c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b72e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b732:	2b00      	cmp	r3, #0
 800b734:	d10b      	bne.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b736:	4b26      	ldr	r3, [pc, #152]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b73a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b73e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b742:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b746:	4a22      	ldr	r2, [pc, #136]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b748:	430b      	orrs	r3, r1
 800b74a:	6553      	str	r3, [r2, #84]	; 0x54
 800b74c:	e003      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b74e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b752:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b756:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b75e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b762:	66bb      	str	r3, [r7, #104]	; 0x68
 800b764:	2300      	movs	r3, #0
 800b766:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b768:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b76c:	460b      	mov	r3, r1
 800b76e:	4313      	orrs	r3, r2
 800b770:	d034      	beq.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b772:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d003      	beq.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b77c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b780:	d007      	beq.n	800b792 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b782:	e011      	b.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b784:	4b12      	ldr	r3, [pc, #72]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b788:	4a11      	ldr	r2, [pc, #68]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b78a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b78e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b790:	e00e      	b.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b792:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b796:	3308      	adds	r3, #8
 800b798:	2102      	movs	r1, #2
 800b79a:	4618      	mov	r0, r3
 800b79c:	f001 faae 	bl	800ccfc <RCCEx_PLL2_Config>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b7a6:	e003      	b.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b7ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7b0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d10d      	bne.n	800b7d4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b7b8:	4b05      	ldr	r3, [pc, #20]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b7c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7c6:	4a02      	ldr	r2, [pc, #8]	; (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7c8:	430b      	orrs	r3, r1
 800b7ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b7cc:	e006      	b.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b7ce:	bf00      	nop
 800b7d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7d8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b7dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e4:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b7e8:	663b      	str	r3, [r7, #96]	; 0x60
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	667b      	str	r3, [r7, #100]	; 0x64
 800b7ee:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800b7f2:	460b      	mov	r3, r1
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	d00c      	beq.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b7f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7fc:	3328      	adds	r3, #40	; 0x28
 800b7fe:	2102      	movs	r1, #2
 800b800:	4618      	mov	r0, r3
 800b802:	f001 fb2d 	bl	800ce60 <RCCEx_PLL3_Config>
 800b806:	4603      	mov	r3, r0
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d002      	beq.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b80c:	2301      	movs	r3, #1
 800b80e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b812:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800b81e:	65bb      	str	r3, [r7, #88]	; 0x58
 800b820:	2300      	movs	r3, #0
 800b822:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b824:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800b828:	460b      	mov	r3, r1
 800b82a:	4313      	orrs	r3, r2
 800b82c:	d036      	beq.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b82e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b832:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b834:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b838:	d018      	beq.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b83a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b83e:	d811      	bhi.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b840:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b844:	d014      	beq.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b84a:	d80b      	bhi.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d011      	beq.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b854:	d106      	bne.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b856:	4bb7      	ldr	r3, [pc, #732]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b85a:	4ab6      	ldr	r2, [pc, #728]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b85c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b860:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b862:	e008      	b.n	800b876 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b86a:	e004      	b.n	800b876 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b86c:	bf00      	nop
 800b86e:	e002      	b.n	800b876 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b870:	bf00      	nop
 800b872:	e000      	b.n	800b876 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b874:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b876:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10a      	bne.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b87e:	4bad      	ldr	r3, [pc, #692]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b882:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b886:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b88a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b88c:	4aa9      	ldr	r2, [pc, #676]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b88e:	430b      	orrs	r3, r1
 800b890:	6553      	str	r3, [r2, #84]	; 0x54
 800b892:	e003      	b.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b894:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b898:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b89c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800b8a8:	653b      	str	r3, [r7, #80]	; 0x50
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	657b      	str	r3, [r7, #84]	; 0x54
 800b8ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	4313      	orrs	r3, r2
 800b8b6:	d009      	beq.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b8b8:	4b9e      	ldr	r3, [pc, #632]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8bc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b8c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8c6:	4a9b      	ldr	r2, [pc, #620]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8c8:	430b      	orrs	r3, r1
 800b8ca:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d4:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800b8d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8da:	2300      	movs	r3, #0
 800b8dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b8de:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	4313      	orrs	r3, r2
 800b8e6:	d009      	beq.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b8e8:	4b92      	ldr	r3, [pc, #584]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8ec:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800b8f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8f6:	4a8f      	ldr	r2, [pc, #572]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8f8:	430b      	orrs	r3, r1
 800b8fa:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b8fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b904:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800b908:	643b      	str	r3, [r7, #64]	; 0x40
 800b90a:	2300      	movs	r3, #0
 800b90c:	647b      	str	r3, [r7, #68]	; 0x44
 800b90e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800b912:	460b      	mov	r3, r1
 800b914:	4313      	orrs	r3, r2
 800b916:	d00e      	beq.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b918:	4b86      	ldr	r3, [pc, #536]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b91a:	691b      	ldr	r3, [r3, #16]
 800b91c:	4a85      	ldr	r2, [pc, #532]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b91e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b922:	6113      	str	r3, [r2, #16]
 800b924:	4b83      	ldr	r3, [pc, #524]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b926:	6919      	ldr	r1, [r3, #16]
 800b928:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b92c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b930:	4a80      	ldr	r2, [pc, #512]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b932:	430b      	orrs	r3, r1
 800b934:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b936:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93e:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800b942:	63bb      	str	r3, [r7, #56]	; 0x38
 800b944:	2300      	movs	r3, #0
 800b946:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b948:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800b94c:	460b      	mov	r3, r1
 800b94e:	4313      	orrs	r3, r2
 800b950:	d009      	beq.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b952:	4b78      	ldr	r3, [pc, #480]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b956:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b95a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b95e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b960:	4a74      	ldr	r2, [pc, #464]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b962:	430b      	orrs	r3, r1
 800b964:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b966:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96e:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800b972:	633b      	str	r3, [r7, #48]	; 0x30
 800b974:	2300      	movs	r3, #0
 800b976:	637b      	str	r3, [r7, #52]	; 0x34
 800b978:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800b97c:	460b      	mov	r3, r1
 800b97e:	4313      	orrs	r3, r2
 800b980:	d00a      	beq.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b982:	4b6c      	ldr	r3, [pc, #432]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b986:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800b98a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b98e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b992:	4a68      	ldr	r2, [pc, #416]	; (800bb34 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b994:	430b      	orrs	r3, r1
 800b996:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b998:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	62b9      	str	r1, [r7, #40]	; 0x28
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b9aa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	d011      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9b8:	3308      	adds	r3, #8
 800b9ba:	2100      	movs	r1, #0
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f001 f99d 	bl	800ccfc <RCCEx_PLL2_Config>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b9c8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d003      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9d0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9d4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b9d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e0:	2100      	movs	r1, #0
 800b9e2:	6239      	str	r1, [r7, #32]
 800b9e4:	f003 0302 	and.w	r3, r3, #2
 800b9e8:	627b      	str	r3, [r7, #36]	; 0x24
 800b9ea:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	d011      	beq.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9f8:	3308      	adds	r3, #8
 800b9fa:	2101      	movs	r1, #1
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f001 f97d 	bl	800ccfc <RCCEx_PLL2_Config>
 800ba02:	4603      	mov	r3, r0
 800ba04:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ba08:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d003      	beq.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba10:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba14:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ba18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	2100      	movs	r1, #0
 800ba22:	61b9      	str	r1, [r7, #24]
 800ba24:	f003 0304 	and.w	r3, r3, #4
 800ba28:	61fb      	str	r3, [r7, #28]
 800ba2a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ba2e:	460b      	mov	r3, r1
 800ba30:	4313      	orrs	r3, r2
 800ba32:	d011      	beq.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba38:	3308      	adds	r3, #8
 800ba3a:	2102      	movs	r1, #2
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f001 f95d 	bl	800ccfc <RCCEx_PLL2_Config>
 800ba42:	4603      	mov	r3, r0
 800ba44:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ba48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d003      	beq.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba50:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba54:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ba58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	2100      	movs	r1, #0
 800ba62:	6139      	str	r1, [r7, #16]
 800ba64:	f003 0308 	and.w	r3, r3, #8
 800ba68:	617b      	str	r3, [r7, #20]
 800ba6a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ba6e:	460b      	mov	r3, r1
 800ba70:	4313      	orrs	r3, r2
 800ba72:	d011      	beq.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba78:	3328      	adds	r3, #40	; 0x28
 800ba7a:	2100      	movs	r1, #0
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f001 f9ef 	bl	800ce60 <RCCEx_PLL3_Config>
 800ba82:	4603      	mov	r3, r0
 800ba84:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800ba88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d003      	beq.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba90:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba94:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ba98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	2100      	movs	r1, #0
 800baa2:	60b9      	str	r1, [r7, #8]
 800baa4:	f003 0310 	and.w	r3, r3, #16
 800baa8:	60fb      	str	r3, [r7, #12]
 800baaa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800baae:	460b      	mov	r3, r1
 800bab0:	4313      	orrs	r3, r2
 800bab2:	d011      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bab8:	3328      	adds	r3, #40	; 0x28
 800baba:	2101      	movs	r1, #1
 800babc:	4618      	mov	r0, r3
 800babe:	f001 f9cf 	bl	800ce60 <RCCEx_PLL3_Config>
 800bac2:	4603      	mov	r3, r0
 800bac4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800bac8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d003      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bad0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bad4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800badc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae0:	2100      	movs	r1, #0
 800bae2:	6039      	str	r1, [r7, #0]
 800bae4:	f003 0320 	and.w	r3, r3, #32
 800bae8:	607b      	str	r3, [r7, #4]
 800baea:	e9d7 1200 	ldrd	r1, r2, [r7]
 800baee:	460b      	mov	r3, r1
 800baf0:	4313      	orrs	r3, r2
 800baf2:	d011      	beq.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800baf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baf8:	3328      	adds	r3, #40	; 0x28
 800bafa:	2102      	movs	r1, #2
 800bafc:	4618      	mov	r0, r3
 800bafe:	f001 f9af 	bl	800ce60 <RCCEx_PLL3_Config>
 800bb02:	4603      	mov	r3, r0
 800bb04:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800bb08:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d003      	beq.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb10:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb14:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800bb18:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d101      	bne.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800bb20:	2300      	movs	r3, #0
 800bb22:	e000      	b.n	800bb26 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb32:	bf00      	nop
 800bb34:	58024400 	.word	0x58024400

0800bb38 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b090      	sub	sp, #64	; 0x40
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bb42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb46:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bb4a:	430b      	orrs	r3, r1
 800bb4c:	f040 8094 	bne.w	800bc78 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bb50:	4b9b      	ldr	r3, [pc, #620]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb54:	f003 0307 	and.w	r3, r3, #7
 800bb58:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bb5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb5c:	2b04      	cmp	r3, #4
 800bb5e:	f200 8087 	bhi.w	800bc70 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bb62:	a201      	add	r2, pc, #4	; (adr r2, 800bb68 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bb64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb68:	0800bb7d 	.word	0x0800bb7d
 800bb6c:	0800bba5 	.word	0x0800bba5
 800bb70:	0800bbcd 	.word	0x0800bbcd
 800bb74:	0800bc69 	.word	0x0800bc69
 800bb78:	0800bbf5 	.word	0x0800bbf5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bb7c:	4b90      	ldr	r3, [pc, #576]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bb88:	d108      	bne.n	800bb9c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bb8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f000 ff62 	bl	800ca58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bb94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb96:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb98:	f000 bc93 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bba0:	f000 bc8f 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bba4:	4b86      	ldr	r3, [pc, #536]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bbac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bbb0:	d108      	bne.n	800bbc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbb2:	f107 0318 	add.w	r3, r7, #24
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f000 fca6 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bbbc:	69bb      	ldr	r3, [r7, #24]
 800bbbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbc0:	f000 bc7f 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bbc8:	f000 bc7b 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bbcc:	4b7c      	ldr	r3, [pc, #496]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bbd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bbd8:	d108      	bne.n	800bbec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bbda:	f107 030c 	add.w	r3, r7, #12
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f000 fde6 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbe8:	f000 bc6b 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bbec:	2300      	movs	r3, #0
 800bbee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bbf0:	f000 bc67 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bbf4:	4b72      	ldr	r3, [pc, #456]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbf8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bbfc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bbfe:	4b70      	ldr	r3, [pc, #448]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f003 0304 	and.w	r3, r3, #4
 800bc06:	2b04      	cmp	r3, #4
 800bc08:	d10c      	bne.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bc0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d109      	bne.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc10:	4b6b      	ldr	r3, [pc, #428]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	08db      	lsrs	r3, r3, #3
 800bc16:	f003 0303 	and.w	r3, r3, #3
 800bc1a:	4a6a      	ldr	r2, [pc, #424]	; (800bdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bc1c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc20:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc22:	e01f      	b.n	800bc64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bc24:	4b66      	ldr	r3, [pc, #408]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc30:	d106      	bne.n	800bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bc32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc38:	d102      	bne.n	800bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bc3a:	4b63      	ldr	r3, [pc, #396]	; (800bdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bc3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc3e:	e011      	b.n	800bc64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bc40:	4b5f      	ldr	r3, [pc, #380]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bc4c:	d106      	bne.n	800bc5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bc4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc54:	d102      	bne.n	800bc5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bc56:	4b5d      	ldr	r3, [pc, #372]	; (800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc58:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc5a:	e003      	b.n	800bc64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bc60:	f000 bc2f 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bc64:	f000 bc2d 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bc68:	4b59      	ldr	r3, [pc, #356]	; (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bc6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc6c:	f000 bc29 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bc70:	2300      	movs	r3, #0
 800bc72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc74:	f000 bc25 	b.w	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bc78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc7c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800bc80:	430b      	orrs	r3, r1
 800bc82:	f040 80a7 	bne.w	800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bc86:	4b4e      	ldr	r3, [pc, #312]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc8a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800bc8e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bc96:	d054      	beq.n	800bd42 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800bc98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bc9e:	f200 808b 	bhi.w	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bca8:	f000 8083 	beq.w	800bdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800bcac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcae:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bcb2:	f200 8081 	bhi.w	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bcb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bcbc:	d02f      	beq.n	800bd1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bcbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bcc4:	d878      	bhi.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bcc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d004      	beq.n	800bcd6 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800bccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bcd2:	d012      	beq.n	800bcfa <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800bcd4:	e070      	b.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bcd6:	4b3a      	ldr	r3, [pc, #232]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bcde:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bce2:	d107      	bne.n	800bcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bce8:	4618      	mov	r0, r3
 800bcea:	f000 feb5 	bl	800ca58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bcee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcf2:	e3e6      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bcf8:	e3e3      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bcfa:	4b31      	ldr	r3, [pc, #196]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bd02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bd06:	d107      	bne.n	800bd18 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd08:	f107 0318 	add.w	r3, r7, #24
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f000 fbfb 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bd12:	69bb      	ldr	r3, [r7, #24]
 800bd14:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd16:	e3d4      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd18:	2300      	movs	r3, #0
 800bd1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd1c:	e3d1      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bd1e:	4b28      	ldr	r3, [pc, #160]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bd26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd2a:	d107      	bne.n	800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd2c:	f107 030c 	add.w	r3, r7, #12
 800bd30:	4618      	mov	r0, r3
 800bd32:	f000 fd3d 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd3a:	e3c2      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd40:	e3bf      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd42:	4b1f      	ldr	r3, [pc, #124]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bd4a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd4c:	4b1c      	ldr	r3, [pc, #112]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f003 0304 	and.w	r3, r3, #4
 800bd54:	2b04      	cmp	r3, #4
 800bd56:	d10c      	bne.n	800bd72 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800bd58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d109      	bne.n	800bd72 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd5e:	4b18      	ldr	r3, [pc, #96]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	08db      	lsrs	r3, r3, #3
 800bd64:	f003 0303 	and.w	r3, r3, #3
 800bd68:	4a16      	ldr	r2, [pc, #88]	; (800bdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bd6a:	fa22 f303 	lsr.w	r3, r2, r3
 800bd6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd70:	e01e      	b.n	800bdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd72:	4b13      	ldr	r3, [pc, #76]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd7e:	d106      	bne.n	800bd8e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800bd80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd86:	d102      	bne.n	800bd8e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd88:	4b0f      	ldr	r3, [pc, #60]	; (800bdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bd8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd8c:	e010      	b.n	800bdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd8e:	4b0c      	ldr	r3, [pc, #48]	; (800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd9a:	d106      	bne.n	800bdaa <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800bd9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bda2:	d102      	bne.n	800bdaa <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bda4:	4b09      	ldr	r3, [pc, #36]	; (800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bda6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bda8:	e002      	b.n	800bdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bdae:	e388      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bdb0:	e387      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bdb2:	4b07      	ldr	r3, [pc, #28]	; (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bdb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdb6:	e384      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdbc:	e381      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bdbe:	bf00      	nop
 800bdc0:	58024400 	.word	0x58024400
 800bdc4:	03d09000 	.word	0x03d09000
 800bdc8:	003d0900 	.word	0x003d0900
 800bdcc:	02faf080 	.word	0x02faf080
 800bdd0:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bdd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdd8:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800bddc:	430b      	orrs	r3, r1
 800bdde:	f040 809c 	bne.w	800bf1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800bde2:	4b9e      	ldr	r3, [pc, #632]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bde4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bde6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800bdea:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bdec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bdf2:	d054      	beq.n	800be9e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800bdf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bdfa:	f200 808b 	bhi.w	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bdfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be00:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800be04:	f000 8083 	beq.w	800bf0e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800be08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be0a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800be0e:	f200 8081 	bhi.w	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800be12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be18:	d02f      	beq.n	800be7a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800be1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be20:	d878      	bhi.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800be22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be24:	2b00      	cmp	r3, #0
 800be26:	d004      	beq.n	800be32 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800be28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be2a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800be2e:	d012      	beq.n	800be56 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800be30:	e070      	b.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800be32:	4b8a      	ldr	r3, [pc, #552]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be3e:	d107      	bne.n	800be50 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800be44:	4618      	mov	r0, r3
 800be46:	f000 fe07 	bl	800ca58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be4e:	e338      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be50:	2300      	movs	r3, #0
 800be52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be54:	e335      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be56:	4b81      	ldr	r3, [pc, #516]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800be5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800be62:	d107      	bne.n	800be74 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be64:	f107 0318 	add.w	r3, r7, #24
 800be68:	4618      	mov	r0, r3
 800be6a:	f000 fb4d 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800be6e:	69bb      	ldr	r3, [r7, #24]
 800be70:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be72:	e326      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be74:	2300      	movs	r3, #0
 800be76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be78:	e323      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be7a:	4b78      	ldr	r3, [pc, #480]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800be82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be86:	d107      	bne.n	800be98 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be88:	f107 030c 	add.w	r3, r7, #12
 800be8c:	4618      	mov	r0, r3
 800be8e:	f000 fc8f 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be96:	e314      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be98:	2300      	movs	r3, #0
 800be9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be9c:	e311      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be9e:	4b6f      	ldr	r3, [pc, #444]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bea2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bea6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bea8:	4b6c      	ldr	r3, [pc, #432]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f003 0304 	and.w	r3, r3, #4
 800beb0:	2b04      	cmp	r3, #4
 800beb2:	d10c      	bne.n	800bece <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800beb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d109      	bne.n	800bece <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800beba:	4b68      	ldr	r3, [pc, #416]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	08db      	lsrs	r3, r3, #3
 800bec0:	f003 0303 	and.w	r3, r3, #3
 800bec4:	4a66      	ldr	r2, [pc, #408]	; (800c060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bec6:	fa22 f303 	lsr.w	r3, r2, r3
 800beca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800becc:	e01e      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bece:	4b63      	ldr	r3, [pc, #396]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bed6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800beda:	d106      	bne.n	800beea <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800bedc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bede:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bee2:	d102      	bne.n	800beea <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bee4:	4b5f      	ldr	r3, [pc, #380]	; (800c064 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bee8:	e010      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800beea:	4b5c      	ldr	r3, [pc, #368]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bef2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bef6:	d106      	bne.n	800bf06 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800bef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800befa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800befe:	d102      	bne.n	800bf06 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bf00:	4b59      	ldr	r3, [pc, #356]	; (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf02:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf04:	e002      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bf06:	2300      	movs	r3, #0
 800bf08:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bf0a:	e2da      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bf0c:	e2d9      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bf0e:	4b57      	ldr	r3, [pc, #348]	; (800c06c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bf10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf12:	e2d6      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bf14:	2300      	movs	r3, #0
 800bf16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf18:	e2d3      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800bf1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf1e:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800bf22:	430b      	orrs	r3, r1
 800bf24:	f040 80a7 	bne.w	800c076 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800bf28:	4b4c      	ldr	r3, [pc, #304]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf2c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800bf30:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bf32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf38:	d055      	beq.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800bf3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf40:	f200 8096 	bhi.w	800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf46:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bf4a:	f000 8084 	beq.w	800c056 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800bf4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf50:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bf54:	f200 808c 	bhi.w	800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf5e:	d030      	beq.n	800bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800bf60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf66:	f200 8083 	bhi.w	800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d004      	beq.n	800bf7a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800bf70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf76:	d012      	beq.n	800bf9e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800bf78:	e07a      	b.n	800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf7a:	4b38      	ldr	r3, [pc, #224]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf86:	d107      	bne.n	800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f000 fd63 	bl	800ca58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf94:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf96:	e294      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf9c:	e291      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf9e:	4b2f      	ldr	r3, [pc, #188]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bfa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bfaa:	d107      	bne.n	800bfbc <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfac:	f107 0318 	add.w	r3, r7, #24
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	f000 faa9 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bfb6:	69bb      	ldr	r3, [r7, #24]
 800bfb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfba:	e282      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfc0:	e27f      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bfc2:	4b26      	ldr	r3, [pc, #152]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bfca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bfce:	d107      	bne.n	800bfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bfd0:	f107 030c 	add.w	r3, r7, #12
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f000 fbeb 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfde:	e270      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfe4:	e26d      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bfe6:	4b1d      	ldr	r3, [pc, #116]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bfee:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bff0:	4b1a      	ldr	r3, [pc, #104]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f003 0304 	and.w	r3, r3, #4
 800bff8:	2b04      	cmp	r3, #4
 800bffa:	d10c      	bne.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d109      	bne.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c002:	4b16      	ldr	r3, [pc, #88]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	08db      	lsrs	r3, r3, #3
 800c008:	f003 0303 	and.w	r3, r3, #3
 800c00c:	4a14      	ldr	r2, [pc, #80]	; (800c060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800c00e:	fa22 f303 	lsr.w	r3, r2, r3
 800c012:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c014:	e01e      	b.n	800c054 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c016:	4b11      	ldr	r3, [pc, #68]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c01e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c022:	d106      	bne.n	800c032 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800c024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c026:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c02a:	d102      	bne.n	800c032 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c02c:	4b0d      	ldr	r3, [pc, #52]	; (800c064 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800c02e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c030:	e010      	b.n	800c054 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c032:	4b0a      	ldr	r3, [pc, #40]	; (800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c03a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c03e:	d106      	bne.n	800c04e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800c040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c042:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c046:	d102      	bne.n	800c04e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c048:	4b07      	ldr	r3, [pc, #28]	; (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c04a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c04c:	e002      	b.n	800c054 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c04e:	2300      	movs	r3, #0
 800c050:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c052:	e236      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c054:	e235      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c056:	4b05      	ldr	r3, [pc, #20]	; (800c06c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c058:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c05a:	e232      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c05c:	58024400 	.word	0x58024400
 800c060:	03d09000 	.word	0x03d09000
 800c064:	003d0900 	.word	0x003d0900
 800c068:	02faf080 	.word	0x02faf080
 800c06c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800c070:	2300      	movs	r3, #0
 800c072:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c074:	e225      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c076:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c07a:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c07e:	430b      	orrs	r3, r1
 800c080:	f040 8085 	bne.w	800c18e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c084:	4b9c      	ldr	r3, [pc, #624]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c088:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c08c:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c08e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c094:	d06b      	beq.n	800c16e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800c096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c09c:	d874      	bhi.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c0a4:	d056      	beq.n	800c154 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800c0a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c0ac:	d86c      	bhi.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c0b4:	d03b      	beq.n	800c12e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800c0b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c0bc:	d864      	bhi.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c0be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0c4:	d021      	beq.n	800c10a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800c0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0cc:	d85c      	bhi.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d004      	beq.n	800c0de <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800c0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0da:	d004      	beq.n	800c0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800c0dc:	e054      	b.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c0de:	f7fe fb5f 	bl	800a7a0 <HAL_RCC_GetPCLK1Freq>
 800c0e2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c0e4:	e1ed      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0e6:	4b84      	ldr	r3, [pc, #528]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c0f2:	d107      	bne.n	800c104 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0f4:	f107 0318 	add.w	r3, r7, #24
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f000 fa05 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c0fe:	69fb      	ldr	r3, [r7, #28]
 800c100:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c102:	e1de      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c104:	2300      	movs	r3, #0
 800c106:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c108:	e1db      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c10a:	4b7b      	ldr	r3, [pc, #492]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c112:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c116:	d107      	bne.n	800c128 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c118:	f107 030c 	add.w	r3, r7, #12
 800c11c:	4618      	mov	r0, r3
 800c11e:	f000 fb47 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c126:	e1cc      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c128:	2300      	movs	r3, #0
 800c12a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c12c:	e1c9      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c12e:	4b72      	ldr	r3, [pc, #456]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f003 0304 	and.w	r3, r3, #4
 800c136:	2b04      	cmp	r3, #4
 800c138:	d109      	bne.n	800c14e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c13a:	4b6f      	ldr	r3, [pc, #444]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	08db      	lsrs	r3, r3, #3
 800c140:	f003 0303 	and.w	r3, r3, #3
 800c144:	4a6d      	ldr	r2, [pc, #436]	; (800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c146:	fa22 f303 	lsr.w	r3, r2, r3
 800c14a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c14c:	e1b9      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c14e:	2300      	movs	r3, #0
 800c150:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c152:	e1b6      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c154:	4b68      	ldr	r3, [pc, #416]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c15c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c160:	d102      	bne.n	800c168 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800c162:	4b67      	ldr	r3, [pc, #412]	; (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c164:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c166:	e1ac      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c168:	2300      	movs	r3, #0
 800c16a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c16c:	e1a9      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c16e:	4b62      	ldr	r3, [pc, #392]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c176:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c17a:	d102      	bne.n	800c182 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800c17c:	4b61      	ldr	r3, [pc, #388]	; (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c17e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c180:	e19f      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c182:	2300      	movs	r3, #0
 800c184:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c186:	e19c      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c188:	2300      	movs	r3, #0
 800c18a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c18c:	e199      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c18e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c192:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c196:	430b      	orrs	r3, r1
 800c198:	d173      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c19a:	4b57      	ldr	r3, [pc, #348]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c19c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c19e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c1a2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c1a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c1aa:	d02f      	beq.n	800c20c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800c1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c1b2:	d863      	bhi.n	800c27c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800c1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d004      	beq.n	800c1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800c1ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1c0:	d012      	beq.n	800c1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800c1c2:	e05b      	b.n	800c27c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1c4:	4b4c      	ldr	r3, [pc, #304]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c1d0:	d107      	bne.n	800c1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1d2:	f107 0318 	add.w	r3, r7, #24
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f000 f996 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c1dc:	69bb      	ldr	r3, [r7, #24]
 800c1de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1e0:	e16f      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1e6:	e16c      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c1e8:	4b43      	ldr	r3, [pc, #268]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c1f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c1f4:	d107      	bne.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c1f6:	f107 030c 	add.w	r3, r7, #12
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f000 fad8 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c200:	697b      	ldr	r3, [r7, #20]
 800c202:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c204:	e15d      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c206:	2300      	movs	r3, #0
 800c208:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c20a:	e15a      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c20c:	4b3a      	ldr	r3, [pc, #232]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c20e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c210:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c214:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c216:	4b38      	ldr	r3, [pc, #224]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f003 0304 	and.w	r3, r3, #4
 800c21e:	2b04      	cmp	r3, #4
 800c220:	d10c      	bne.n	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800c222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c224:	2b00      	cmp	r3, #0
 800c226:	d109      	bne.n	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c228:	4b33      	ldr	r3, [pc, #204]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	08db      	lsrs	r3, r3, #3
 800c22e:	f003 0303 	and.w	r3, r3, #3
 800c232:	4a32      	ldr	r2, [pc, #200]	; (800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c234:	fa22 f303 	lsr.w	r3, r2, r3
 800c238:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c23a:	e01e      	b.n	800c27a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c23c:	4b2e      	ldr	r3, [pc, #184]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c248:	d106      	bne.n	800c258 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800c24a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c24c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c250:	d102      	bne.n	800c258 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c252:	4b2b      	ldr	r3, [pc, #172]	; (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c254:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c256:	e010      	b.n	800c27a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c258:	4b27      	ldr	r3, [pc, #156]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c260:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c264:	d106      	bne.n	800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800c266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c268:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c26c:	d102      	bne.n	800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c26e:	4b25      	ldr	r3, [pc, #148]	; (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c270:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c272:	e002      	b.n	800c27a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c274:	2300      	movs	r3, #0
 800c276:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c278:	e123      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c27a:	e122      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c27c:	2300      	movs	r3, #0
 800c27e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c280:	e11f      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c282:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c286:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c28a:	430b      	orrs	r3, r1
 800c28c:	d13c      	bne.n	800c308 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c28e:	4b1a      	ldr	r3, [pc, #104]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c292:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c296:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d004      	beq.n	800c2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c29e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2a4:	d012      	beq.n	800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800c2a6:	e023      	b.n	800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c2a8:	4b13      	ldr	r3, [pc, #76]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c2b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c2b4:	d107      	bne.n	800c2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c2b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f000 fbcc 	bl	800ca58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c2c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2c4:	e0fd      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2ca:	e0fa      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2cc:	4b0a      	ldr	r3, [pc, #40]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c2d8:	d107      	bne.n	800c2ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2da:	f107 0318 	add.w	r3, r7, #24
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f000 f912 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c2e4:	6a3b      	ldr	r3, [r7, #32]
 800c2e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2e8:	e0eb      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2ee:	e0e8      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2f4:	e0e5      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c2f6:	bf00      	nop
 800c2f8:	58024400 	.word	0x58024400
 800c2fc:	03d09000 	.word	0x03d09000
 800c300:	003d0900 	.word	0x003d0900
 800c304:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c30c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c310:	430b      	orrs	r3, r1
 800c312:	f040 8085 	bne.w	800c420 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c316:	4b6d      	ldr	r3, [pc, #436]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c31a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c31e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c322:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c326:	d06b      	beq.n	800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800c328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c32e:	d874      	bhi.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c336:	d056      	beq.n	800c3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800c338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c33a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c33e:	d86c      	bhi.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c342:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c346:	d03b      	beq.n	800c3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800c348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c34a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c34e:	d864      	bhi.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c352:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c356:	d021      	beq.n	800c39c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c35a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c35e:	d85c      	bhi.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c362:	2b00      	cmp	r3, #0
 800c364:	d004      	beq.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800c366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c368:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c36c:	d004      	beq.n	800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c36e:	e054      	b.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c370:	f000 f8b4 	bl	800c4dc <HAL_RCCEx_GetD3PCLK1Freq>
 800c374:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c376:	e0a4      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c378:	4b54      	ldr	r3, [pc, #336]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c380:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c384:	d107      	bne.n	800c396 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c386:	f107 0318 	add.w	r3, r7, #24
 800c38a:	4618      	mov	r0, r3
 800c38c:	f000 f8bc 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c394:	e095      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c396:	2300      	movs	r3, #0
 800c398:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c39a:	e092      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c39c:	4b4b      	ldr	r3, [pc, #300]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c3a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3a8:	d107      	bne.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3aa:	f107 030c 	add.w	r3, r7, #12
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	f000 f9fe 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3b8:	e083      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3be:	e080      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c3c0:	4b42      	ldr	r3, [pc, #264]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f003 0304 	and.w	r3, r3, #4
 800c3c8:	2b04      	cmp	r3, #4
 800c3ca:	d109      	bne.n	800c3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3cc:	4b3f      	ldr	r3, [pc, #252]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	08db      	lsrs	r3, r3, #3
 800c3d2:	f003 0303 	and.w	r3, r3, #3
 800c3d6:	4a3e      	ldr	r2, [pc, #248]	; (800c4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800c3d8:	fa22 f303 	lsr.w	r3, r2, r3
 800c3dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3de:	e070      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3e4:	e06d      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c3e6:	4b39      	ldr	r3, [pc, #228]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3f2:	d102      	bne.n	800c3fa <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800c3f4:	4b37      	ldr	r3, [pc, #220]	; (800c4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800c3f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3f8:	e063      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3fe:	e060      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c400:	4b32      	ldr	r3, [pc, #200]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c408:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c40c:	d102      	bne.n	800c414 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800c40e:	4b32      	ldr	r3, [pc, #200]	; (800c4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c410:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c412:	e056      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c414:	2300      	movs	r3, #0
 800c416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c418:	e053      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c41a:	2300      	movs	r3, #0
 800c41c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c41e:	e050      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c420:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c424:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c428:	430b      	orrs	r3, r1
 800c42a:	d148      	bne.n	800c4be <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c42c:	4b27      	ldr	r3, [pc, #156]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c42e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c430:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c434:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c438:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c43c:	d02a      	beq.n	800c494 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800c43e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c440:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c444:	d838      	bhi.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800c446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d004      	beq.n	800c456 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c44c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c44e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c452:	d00d      	beq.n	800c470 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800c454:	e030      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c456:	4b1d      	ldr	r3, [pc, #116]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c45e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c462:	d102      	bne.n	800c46a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800c464:	4b1c      	ldr	r3, [pc, #112]	; (800c4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c466:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c468:	e02b      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c46a:	2300      	movs	r3, #0
 800c46c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c46e:	e028      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c470:	4b16      	ldr	r3, [pc, #88]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c478:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c47c:	d107      	bne.n	800c48e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c47e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c482:	4618      	mov	r0, r3
 800c484:	f000 fae8 	bl	800ca58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c48a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c48c:	e019      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c48e:	2300      	movs	r3, #0
 800c490:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c492:	e016      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c494:	4b0d      	ldr	r3, [pc, #52]	; (800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c49c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4a0:	d107      	bne.n	800c4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c4a2:	f107 0318 	add.w	r3, r7, #24
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f000 f82e 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c4ac:	69fb      	ldr	r3, [r7, #28]
 800c4ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4b0:	e007      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4b6:	e004      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4bc:	e001      	b.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c4c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3740      	adds	r7, #64	; 0x40
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd80      	pop	{r7, pc}
 800c4cc:	58024400 	.word	0x58024400
 800c4d0:	03d09000 	.word	0x03d09000
 800c4d4:	003d0900 	.word	0x003d0900
 800c4d8:	02faf080 	.word	0x02faf080

0800c4dc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c4e0:	f7fe f92e 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 800c4e4:	4602      	mov	r2, r0
 800c4e6:	4b06      	ldr	r3, [pc, #24]	; (800c500 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c4e8:	6a1b      	ldr	r3, [r3, #32]
 800c4ea:	091b      	lsrs	r3, r3, #4
 800c4ec:	f003 0307 	and.w	r3, r3, #7
 800c4f0:	4904      	ldr	r1, [pc, #16]	; (800c504 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c4f2:	5ccb      	ldrb	r3, [r1, r3]
 800c4f4:	f003 031f 	and.w	r3, r3, #31
 800c4f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	58024400 	.word	0x58024400
 800c504:	08018514 	.word	0x08018514

0800c508 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c508:	b480      	push	{r7}
 800c50a:	b089      	sub	sp, #36	; 0x24
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c510:	4ba1      	ldr	r3, [pc, #644]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c514:	f003 0303 	and.w	r3, r3, #3
 800c518:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c51a:	4b9f      	ldr	r3, [pc, #636]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c51c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c51e:	0b1b      	lsrs	r3, r3, #12
 800c520:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c524:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c526:	4b9c      	ldr	r3, [pc, #624]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c52a:	091b      	lsrs	r3, r3, #4
 800c52c:	f003 0301 	and.w	r3, r3, #1
 800c530:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c532:	4b99      	ldr	r3, [pc, #612]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c536:	08db      	lsrs	r3, r3, #3
 800c538:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c53c:	693a      	ldr	r2, [r7, #16]
 800c53e:	fb02 f303 	mul.w	r3, r2, r3
 800c542:	ee07 3a90 	vmov	s15, r3
 800c546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c54a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	2b00      	cmp	r3, #0
 800c552:	f000 8111 	beq.w	800c778 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c556:	69bb      	ldr	r3, [r7, #24]
 800c558:	2b02      	cmp	r3, #2
 800c55a:	f000 8083 	beq.w	800c664 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c55e:	69bb      	ldr	r3, [r7, #24]
 800c560:	2b02      	cmp	r3, #2
 800c562:	f200 80a1 	bhi.w	800c6a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c566:	69bb      	ldr	r3, [r7, #24]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d003      	beq.n	800c574 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c56c:	69bb      	ldr	r3, [r7, #24]
 800c56e:	2b01      	cmp	r3, #1
 800c570:	d056      	beq.n	800c620 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c572:	e099      	b.n	800c6a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c574:	4b88      	ldr	r3, [pc, #544]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f003 0320 	and.w	r3, r3, #32
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d02d      	beq.n	800c5dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c580:	4b85      	ldr	r3, [pc, #532]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	08db      	lsrs	r3, r3, #3
 800c586:	f003 0303 	and.w	r3, r3, #3
 800c58a:	4a84      	ldr	r2, [pc, #528]	; (800c79c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c58c:	fa22 f303 	lsr.w	r3, r2, r3
 800c590:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	ee07 3a90 	vmov	s15, r3
 800c598:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	ee07 3a90 	vmov	s15, r3
 800c5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5aa:	4b7b      	ldr	r3, [pc, #492]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5b2:	ee07 3a90 	vmov	s15, r3
 800c5b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5be:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c7a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c5c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c5ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c5da:	e087      	b.n	800c6ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	ee07 3a90 	vmov	s15, r3
 800c5e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5e6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c5ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5ee:	4b6a      	ldr	r3, [pc, #424]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5f6:	ee07 3a90 	vmov	s15, r3
 800c5fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800c602:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c7a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c60a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c60e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c61a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c61e:	e065      	b.n	800c6ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	ee07 3a90 	vmov	s15, r3
 800c626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c62a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c7a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c62e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c632:	4b59      	ldr	r3, [pc, #356]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c63a:	ee07 3a90 	vmov	s15, r3
 800c63e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c642:	ed97 6a03 	vldr	s12, [r7, #12]
 800c646:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c7a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c64a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c64e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c652:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c65a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c65e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c662:	e043      	b.n	800c6ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	ee07 3a90 	vmov	s15, r3
 800c66a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c66e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c7ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c676:	4b48      	ldr	r3, [pc, #288]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c67a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c67e:	ee07 3a90 	vmov	s15, r3
 800c682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c686:	ed97 6a03 	vldr	s12, [r7, #12]
 800c68a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c7a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c68e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c696:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c69a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c69e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6a6:	e021      	b.n	800c6ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	ee07 3a90 	vmov	s15, r3
 800c6ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6b2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c7a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c6b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6ba:	4b37      	ldr	r3, [pc, #220]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6c2:	ee07 3a90 	vmov	s15, r3
 800c6c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6ce:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c7a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c6d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c6ec:	4b2a      	ldr	r3, [pc, #168]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6f0:	0a5b      	lsrs	r3, r3, #9
 800c6f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6f6:	ee07 3a90 	vmov	s15, r3
 800c6fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c702:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c706:	edd7 6a07 	vldr	s13, [r7, #28]
 800c70a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c70e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c712:	ee17 2a90 	vmov	r2, s15
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c71a:	4b1f      	ldr	r3, [pc, #124]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c71c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c71e:	0c1b      	lsrs	r3, r3, #16
 800c720:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c724:	ee07 3a90 	vmov	s15, r3
 800c728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c72c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c730:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c734:	edd7 6a07 	vldr	s13, [r7, #28]
 800c738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c73c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c740:	ee17 2a90 	vmov	r2, s15
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c748:	4b13      	ldr	r3, [pc, #76]	; (800c798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c74a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c74c:	0e1b      	lsrs	r3, r3, #24
 800c74e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c752:	ee07 3a90 	vmov	s15, r3
 800c756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c75a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c75e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c762:	edd7 6a07 	vldr	s13, [r7, #28]
 800c766:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c76a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c76e:	ee17 2a90 	vmov	r2, s15
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c776:	e008      	b.n	800c78a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2200      	movs	r2, #0
 800c77c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2200      	movs	r2, #0
 800c782:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	609a      	str	r2, [r3, #8]
}
 800c78a:	bf00      	nop
 800c78c:	3724      	adds	r7, #36	; 0x24
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop
 800c798:	58024400 	.word	0x58024400
 800c79c:	03d09000 	.word	0x03d09000
 800c7a0:	46000000 	.word	0x46000000
 800c7a4:	4c742400 	.word	0x4c742400
 800c7a8:	4a742400 	.word	0x4a742400
 800c7ac:	4c3ebc20 	.word	0x4c3ebc20

0800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b089      	sub	sp, #36	; 0x24
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c7b8:	4ba1      	ldr	r3, [pc, #644]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7bc:	f003 0303 	and.w	r3, r3, #3
 800c7c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c7c2:	4b9f      	ldr	r3, [pc, #636]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7c6:	0d1b      	lsrs	r3, r3, #20
 800c7c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c7cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c7ce:	4b9c      	ldr	r3, [pc, #624]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d2:	0a1b      	lsrs	r3, r3, #8
 800c7d4:	f003 0301 	and.w	r3, r3, #1
 800c7d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c7da:	4b99      	ldr	r3, [pc, #612]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7de:	08db      	lsrs	r3, r3, #3
 800c7e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c7e4:	693a      	ldr	r2, [r7, #16]
 800c7e6:	fb02 f303 	mul.w	r3, r2, r3
 800c7ea:	ee07 3a90 	vmov	s15, r3
 800c7ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	f000 8111 	beq.w	800ca20 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c7fe:	69bb      	ldr	r3, [r7, #24]
 800c800:	2b02      	cmp	r3, #2
 800c802:	f000 8083 	beq.w	800c90c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c806:	69bb      	ldr	r3, [r7, #24]
 800c808:	2b02      	cmp	r3, #2
 800c80a:	f200 80a1 	bhi.w	800c950 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c80e:	69bb      	ldr	r3, [r7, #24]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d003      	beq.n	800c81c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	2b01      	cmp	r3, #1
 800c818:	d056      	beq.n	800c8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c81a:	e099      	b.n	800c950 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c81c:	4b88      	ldr	r3, [pc, #544]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f003 0320 	and.w	r3, r3, #32
 800c824:	2b00      	cmp	r3, #0
 800c826:	d02d      	beq.n	800c884 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c828:	4b85      	ldr	r3, [pc, #532]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	08db      	lsrs	r3, r3, #3
 800c82e:	f003 0303 	and.w	r3, r3, #3
 800c832:	4a84      	ldr	r2, [pc, #528]	; (800ca44 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c834:	fa22 f303 	lsr.w	r3, r2, r3
 800c838:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	ee07 3a90 	vmov	s15, r3
 800c840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	ee07 3a90 	vmov	s15, r3
 800c84a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c84e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c852:	4b7b      	ldr	r3, [pc, #492]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c85a:	ee07 3a90 	vmov	s15, r3
 800c85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c862:	ed97 6a03 	vldr	s12, [r7, #12]
 800c866:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ca48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c86a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c86e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c872:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c87e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c882:	e087      	b.n	800c994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c884:	697b      	ldr	r3, [r7, #20]
 800c886:	ee07 3a90 	vmov	s15, r3
 800c88a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c88e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ca4c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c896:	4b6a      	ldr	r3, [pc, #424]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c89a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c89e:	ee07 3a90 	vmov	s15, r3
 800c8a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ca48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8c6:	e065      	b.n	800c994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c8c8:	697b      	ldr	r3, [r7, #20]
 800c8ca:	ee07 3a90 	vmov	s15, r3
 800c8ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ca50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c8d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8da:	4b59      	ldr	r3, [pc, #356]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8e2:	ee07 3a90 	vmov	s15, r3
 800c8e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ca48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c902:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c906:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c90a:	e043      	b.n	800c994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	ee07 3a90 	vmov	s15, r3
 800c912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c916:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ca54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c91a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c91e:	4b48      	ldr	r3, [pc, #288]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c926:	ee07 3a90 	vmov	s15, r3
 800c92a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c92e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c932:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ca48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c93a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c93e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c94a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c94e:	e021      	b.n	800c994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	ee07 3a90 	vmov	s15, r3
 800c956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c95a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ca50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c95e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c962:	4b37      	ldr	r3, [pc, #220]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c96a:	ee07 3a90 	vmov	s15, r3
 800c96e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c972:	ed97 6a03 	vldr	s12, [r7, #12]
 800c976:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ca48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c97a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c97e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c982:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c98a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c98e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c992:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c994:	4b2a      	ldr	r3, [pc, #168]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c998:	0a5b      	lsrs	r3, r3, #9
 800c99a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c99e:	ee07 3a90 	vmov	s15, r3
 800c9a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c9aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9ba:	ee17 2a90 	vmov	r2, s15
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c9c2:	4b1f      	ldr	r3, [pc, #124]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9c6:	0c1b      	lsrs	r3, r3, #16
 800c9c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9cc:	ee07 3a90 	vmov	s15, r3
 800c9d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c9d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9dc:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9e8:	ee17 2a90 	vmov	r2, s15
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c9f0:	4b13      	ldr	r3, [pc, #76]	; (800ca40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9f4:	0e1b      	lsrs	r3, r3, #24
 800c9f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9fa:	ee07 3a90 	vmov	s15, r3
 800c9fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca06:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca0a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca16:	ee17 2a90 	vmov	r2, s15
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ca1e:	e008      	b.n	800ca32 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2200      	movs	r2, #0
 800ca24:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	609a      	str	r2, [r3, #8]
}
 800ca32:	bf00      	nop
 800ca34:	3724      	adds	r7, #36	; 0x24
 800ca36:	46bd      	mov	sp, r7
 800ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3c:	4770      	bx	lr
 800ca3e:	bf00      	nop
 800ca40:	58024400 	.word	0x58024400
 800ca44:	03d09000 	.word	0x03d09000
 800ca48:	46000000 	.word	0x46000000
 800ca4c:	4c742400 	.word	0x4c742400
 800ca50:	4a742400 	.word	0x4a742400
 800ca54:	4c3ebc20 	.word	0x4c3ebc20

0800ca58 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b089      	sub	sp, #36	; 0x24
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ca60:	4ba0      	ldr	r3, [pc, #640]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca64:	f003 0303 	and.w	r3, r3, #3
 800ca68:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ca6a:	4b9e      	ldr	r3, [pc, #632]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca6e:	091b      	lsrs	r3, r3, #4
 800ca70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ca74:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ca76:	4b9b      	ldr	r3, [pc, #620]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca7a:	f003 0301 	and.w	r3, r3, #1
 800ca7e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ca80:	4b98      	ldr	r3, [pc, #608]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca84:	08db      	lsrs	r3, r3, #3
 800ca86:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca8a:	693a      	ldr	r2, [r7, #16]
 800ca8c:	fb02 f303 	mul.w	r3, r2, r3
 800ca90:	ee07 3a90 	vmov	s15, r3
 800ca94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca98:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ca9c:	697b      	ldr	r3, [r7, #20]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	f000 8111 	beq.w	800ccc6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800caa4:	69bb      	ldr	r3, [r7, #24]
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	f000 8083 	beq.w	800cbb2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800caac:	69bb      	ldr	r3, [r7, #24]
 800caae:	2b02      	cmp	r3, #2
 800cab0:	f200 80a1 	bhi.w	800cbf6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d003      	beq.n	800cac2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	2b01      	cmp	r3, #1
 800cabe:	d056      	beq.n	800cb6e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800cac0:	e099      	b.n	800cbf6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cac2:	4b88      	ldr	r3, [pc, #544]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f003 0320 	and.w	r3, r3, #32
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d02d      	beq.n	800cb2a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cace:	4b85      	ldr	r3, [pc, #532]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	08db      	lsrs	r3, r3, #3
 800cad4:	f003 0303 	and.w	r3, r3, #3
 800cad8:	4a83      	ldr	r2, [pc, #524]	; (800cce8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800cada:	fa22 f303 	lsr.w	r3, r2, r3
 800cade:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	ee07 3a90 	vmov	s15, r3
 800cae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	ee07 3a90 	vmov	s15, r3
 800caf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800caf8:	4b7a      	ldr	r3, [pc, #488]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cafa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cafc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb00:	ee07 3a90 	vmov	s15, r3
 800cb04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb08:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb0c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800ccec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb18:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb20:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb24:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cb28:	e087      	b.n	800cc3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	ee07 3a90 	vmov	s15, r3
 800cb30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb34:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800ccf0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cb38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb3c:	4b69      	ldr	r3, [pc, #420]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb44:	ee07 3a90 	vmov	s15, r3
 800cb48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb4c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb50:	eddf 5a66 	vldr	s11, [pc, #408]	; 800ccec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb5c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb64:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb6c:	e065      	b.n	800cc3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	ee07 3a90 	vmov	s15, r3
 800cb74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb78:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800ccf4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cb7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb80:	4b58      	ldr	r3, [pc, #352]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb88:	ee07 3a90 	vmov	s15, r3
 800cb8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb90:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb94:	eddf 5a55 	vldr	s11, [pc, #340]	; 800ccec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cba0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cba4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbb0:	e043      	b.n	800cc3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	ee07 3a90 	vmov	s15, r3
 800cbb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbbc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800ccf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cbc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbc4:	4b47      	ldr	r3, [pc, #284]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbcc:	ee07 3a90 	vmov	s15, r3
 800cbd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbd4:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbd8:	eddf 5a44 	vldr	s11, [pc, #272]	; 800ccec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cbdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbe4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbf0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbf4:	e021      	b.n	800cc3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	ee07 3a90 	vmov	s15, r3
 800cbfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc00:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800ccf0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cc04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc08:	4b36      	ldr	r3, [pc, #216]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc10:	ee07 3a90 	vmov	s15, r3
 800cc14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc18:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc1c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800ccec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc30:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc34:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc38:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cc3a:	4b2a      	ldr	r3, [pc, #168]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc3e:	0a5b      	lsrs	r3, r3, #9
 800cc40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc44:	ee07 3a90 	vmov	s15, r3
 800cc48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc50:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc54:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc60:	ee17 2a90 	vmov	r2, s15
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cc68:	4b1e      	ldr	r3, [pc, #120]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc6c:	0c1b      	lsrs	r3, r3, #16
 800cc6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc72:	ee07 3a90 	vmov	s15, r3
 800cc76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc82:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc8e:	ee17 2a90 	vmov	r2, s15
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cc96:	4b13      	ldr	r3, [pc, #76]	; (800cce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc9a:	0e1b      	lsrs	r3, r3, #24
 800cc9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cca0:	ee07 3a90 	vmov	s15, r3
 800cca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cca8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ccac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ccb0:	edd7 6a07 	vldr	s13, [r7, #28]
 800ccb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ccb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ccbc:	ee17 2a90 	vmov	r2, s15
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ccc4:	e008      	b.n	800ccd8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2200      	movs	r2, #0
 800ccd0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	609a      	str	r2, [r3, #8]
}
 800ccd8:	bf00      	nop
 800ccda:	3724      	adds	r7, #36	; 0x24
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce2:	4770      	bx	lr
 800cce4:	58024400 	.word	0x58024400
 800cce8:	03d09000 	.word	0x03d09000
 800ccec:	46000000 	.word	0x46000000
 800ccf0:	4c742400 	.word	0x4c742400
 800ccf4:	4a742400 	.word	0x4a742400
 800ccf8:	4c3ebc20 	.word	0x4c3ebc20

0800ccfc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
 800cd04:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cd06:	2300      	movs	r3, #0
 800cd08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cd0a:	4b53      	ldr	r3, [pc, #332]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd0e:	f003 0303 	and.w	r3, r3, #3
 800cd12:	2b03      	cmp	r3, #3
 800cd14:	d101      	bne.n	800cd1a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cd16:	2301      	movs	r3, #1
 800cd18:	e099      	b.n	800ce4e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cd1a:	4b4f      	ldr	r3, [pc, #316]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	4a4e      	ldr	r2, [pc, #312]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd20:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cd24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd26:	f7f6 fe7b 	bl	8003a20 <HAL_GetTick>
 800cd2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cd2c:	e008      	b.n	800cd40 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cd2e:	f7f6 fe77 	bl	8003a20 <HAL_GetTick>
 800cd32:	4602      	mov	r2, r0
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	1ad3      	subs	r3, r2, r3
 800cd38:	2b02      	cmp	r3, #2
 800cd3a:	d901      	bls.n	800cd40 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	e086      	b.n	800ce4e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cd40:	4b45      	ldr	r3, [pc, #276]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d1f0      	bne.n	800cd2e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cd4c:	4b42      	ldr	r3, [pc, #264]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd50:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	031b      	lsls	r3, r3, #12
 800cd5a:	493f      	ldr	r1, [pc, #252]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	628b      	str	r3, [r1, #40]	; 0x28
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	3b01      	subs	r3, #1
 800cd66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	689b      	ldr	r3, [r3, #8]
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	025b      	lsls	r3, r3, #9
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	431a      	orrs	r2, r3
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	68db      	ldr	r3, [r3, #12]
 800cd7a:	3b01      	subs	r3, #1
 800cd7c:	041b      	lsls	r3, r3, #16
 800cd7e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cd82:	431a      	orrs	r2, r3
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	691b      	ldr	r3, [r3, #16]
 800cd88:	3b01      	subs	r3, #1
 800cd8a:	061b      	lsls	r3, r3, #24
 800cd8c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cd90:	4931      	ldr	r1, [pc, #196]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd92:	4313      	orrs	r3, r2
 800cd94:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cd96:	4b30      	ldr	r3, [pc, #192]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cd98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd9a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	695b      	ldr	r3, [r3, #20]
 800cda2:	492d      	ldr	r1, [pc, #180]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cda4:	4313      	orrs	r3, r2
 800cda6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cda8:	4b2b      	ldr	r3, [pc, #172]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdac:	f023 0220 	bic.w	r2, r3, #32
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	699b      	ldr	r3, [r3, #24]
 800cdb4:	4928      	ldr	r1, [pc, #160]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdb6:	4313      	orrs	r3, r2
 800cdb8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cdba:	4b27      	ldr	r3, [pc, #156]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdbe:	4a26      	ldr	r2, [pc, #152]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdc0:	f023 0310 	bic.w	r3, r3, #16
 800cdc4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cdc6:	4b24      	ldr	r3, [pc, #144]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cdca:	4b24      	ldr	r3, [pc, #144]	; (800ce5c <RCCEx_PLL2_Config+0x160>)
 800cdcc:	4013      	ands	r3, r2
 800cdce:	687a      	ldr	r2, [r7, #4]
 800cdd0:	69d2      	ldr	r2, [r2, #28]
 800cdd2:	00d2      	lsls	r2, r2, #3
 800cdd4:	4920      	ldr	r1, [pc, #128]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cdda:	4b1f      	ldr	r3, [pc, #124]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdde:	4a1e      	ldr	r2, [pc, #120]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cde0:	f043 0310 	orr.w	r3, r3, #16
 800cde4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d106      	bne.n	800cdfa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cdec:	4b1a      	ldr	r3, [pc, #104]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdf0:	4a19      	ldr	r2, [pc, #100]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800cdf2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cdf6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cdf8:	e00f      	b.n	800ce1a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	2b01      	cmp	r3, #1
 800cdfe:	d106      	bne.n	800ce0e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ce00:	4b15      	ldr	r3, [pc, #84]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce04:	4a14      	ldr	r2, [pc, #80]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ce0c:	e005      	b.n	800ce1a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ce0e:	4b12      	ldr	r3, [pc, #72]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce12:	4a11      	ldr	r2, [pc, #68]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce18:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ce1a:	4b0f      	ldr	r3, [pc, #60]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	4a0e      	ldr	r2, [pc, #56]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ce24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce26:	f7f6 fdfb 	bl	8003a20 <HAL_GetTick>
 800ce2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ce2c:	e008      	b.n	800ce40 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ce2e:	f7f6 fdf7 	bl	8003a20 <HAL_GetTick>
 800ce32:	4602      	mov	r2, r0
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	1ad3      	subs	r3, r2, r3
 800ce38:	2b02      	cmp	r3, #2
 800ce3a:	d901      	bls.n	800ce40 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ce3c:	2303      	movs	r3, #3
 800ce3e:	e006      	b.n	800ce4e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ce40:	4b05      	ldr	r3, [pc, #20]	; (800ce58 <RCCEx_PLL2_Config+0x15c>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d0f0      	beq.n	800ce2e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ce4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3710      	adds	r7, #16
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
 800ce56:	bf00      	nop
 800ce58:	58024400 	.word	0x58024400
 800ce5c:	ffff0007 	.word	0xffff0007

0800ce60 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b084      	sub	sp, #16
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
 800ce68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ce6e:	4b53      	ldr	r3, [pc, #332]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800ce70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce72:	f003 0303 	and.w	r3, r3, #3
 800ce76:	2b03      	cmp	r3, #3
 800ce78:	d101      	bne.n	800ce7e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	e099      	b.n	800cfb2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ce7e:	4b4f      	ldr	r3, [pc, #316]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	4a4e      	ldr	r2, [pc, #312]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800ce84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ce88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce8a:	f7f6 fdc9 	bl	8003a20 <HAL_GetTick>
 800ce8e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce90:	e008      	b.n	800cea4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ce92:	f7f6 fdc5 	bl	8003a20 <HAL_GetTick>
 800ce96:	4602      	mov	r2, r0
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	1ad3      	subs	r3, r2, r3
 800ce9c:	2b02      	cmp	r3, #2
 800ce9e:	d901      	bls.n	800cea4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cea0:	2303      	movs	r3, #3
 800cea2:	e086      	b.n	800cfb2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cea4:	4b45      	ldr	r3, [pc, #276]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d1f0      	bne.n	800ce92 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ceb0:	4b42      	ldr	r3, [pc, #264]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800ceb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ceb4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	051b      	lsls	r3, r3, #20
 800cebe:	493f      	ldr	r1, [pc, #252]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cec0:	4313      	orrs	r3, r2
 800cec2:	628b      	str	r3, [r1, #40]	; 0x28
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	685b      	ldr	r3, [r3, #4]
 800cec8:	3b01      	subs	r3, #1
 800ceca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	689b      	ldr	r3, [r3, #8]
 800ced2:	3b01      	subs	r3, #1
 800ced4:	025b      	lsls	r3, r3, #9
 800ced6:	b29b      	uxth	r3, r3
 800ced8:	431a      	orrs	r2, r3
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	68db      	ldr	r3, [r3, #12]
 800cede:	3b01      	subs	r3, #1
 800cee0:	041b      	lsls	r3, r3, #16
 800cee2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cee6:	431a      	orrs	r2, r3
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	691b      	ldr	r3, [r3, #16]
 800ceec:	3b01      	subs	r3, #1
 800ceee:	061b      	lsls	r3, r3, #24
 800cef0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cef4:	4931      	ldr	r1, [pc, #196]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cef6:	4313      	orrs	r3, r2
 800cef8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800cefa:	4b30      	ldr	r3, [pc, #192]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cefc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cefe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	695b      	ldr	r3, [r3, #20]
 800cf06:	492d      	ldr	r1, [pc, #180]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cf0c:	4b2b      	ldr	r3, [pc, #172]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf10:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	699b      	ldr	r3, [r3, #24]
 800cf18:	4928      	ldr	r1, [pc, #160]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf1a:	4313      	orrs	r3, r2
 800cf1c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cf1e:	4b27      	ldr	r3, [pc, #156]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf22:	4a26      	ldr	r2, [pc, #152]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf28:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800cf2a:	4b24      	ldr	r3, [pc, #144]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf2e:	4b24      	ldr	r3, [pc, #144]	; (800cfc0 <RCCEx_PLL3_Config+0x160>)
 800cf30:	4013      	ands	r3, r2
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	69d2      	ldr	r2, [r2, #28]
 800cf36:	00d2      	lsls	r2, r2, #3
 800cf38:	4920      	ldr	r1, [pc, #128]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf3a:	4313      	orrs	r3, r2
 800cf3c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cf3e:	4b1f      	ldr	r3, [pc, #124]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf42:	4a1e      	ldr	r2, [pc, #120]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf48:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d106      	bne.n	800cf5e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cf50:	4b1a      	ldr	r3, [pc, #104]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf54:	4a19      	ldr	r2, [pc, #100]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cf5a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cf5c:	e00f      	b.n	800cf7e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d106      	bne.n	800cf72 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cf64:	4b15      	ldr	r3, [pc, #84]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf68:	4a14      	ldr	r2, [pc, #80]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf6a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cf6e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cf70:	e005      	b.n	800cf7e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cf72:	4b12      	ldr	r3, [pc, #72]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf76:	4a11      	ldr	r2, [pc, #68]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cf7c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cf7e:	4b0f      	ldr	r3, [pc, #60]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4a0e      	ldr	r2, [pc, #56]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cf84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf8a:	f7f6 fd49 	bl	8003a20 <HAL_GetTick>
 800cf8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf90:	e008      	b.n	800cfa4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cf92:	f7f6 fd45 	bl	8003a20 <HAL_GetTick>
 800cf96:	4602      	mov	r2, r0
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	1ad3      	subs	r3, r2, r3
 800cf9c:	2b02      	cmp	r3, #2
 800cf9e:	d901      	bls.n	800cfa4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cfa0:	2303      	movs	r3, #3
 800cfa2:	e006      	b.n	800cfb2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cfa4:	4b05      	ldr	r3, [pc, #20]	; (800cfbc <RCCEx_PLL3_Config+0x15c>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d0f0      	beq.n	800cf92 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cfb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	3710      	adds	r7, #16
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	bd80      	pop	{r7, pc}
 800cfba:	bf00      	nop
 800cfbc:	58024400 	.word	0x58024400
 800cfc0:	ffff0007 	.word	0xffff0007

0800cfc4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b08a      	sub	sp, #40	; 0x28
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d101      	bne.n	800cfd6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e075      	b.n	800d0c2 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cfdc:	b2db      	uxtb	r3, r3
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d105      	bne.n	800cfee <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cfe8:	6878      	ldr	r0, [r7, #4]
 800cfea:	f7f5 fe59 	bl	8002ca0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2204      	movs	r2, #4
 800cff2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	f000 f868 	bl	800d0cc <HAL_SD_InitCard>
 800cffc:	4603      	mov	r3, r0
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d001      	beq.n	800d006 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d002:	2301      	movs	r3, #1
 800d004:	e05d      	b.n	800d0c2 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800d006:	f107 0308 	add.w	r3, r7, #8
 800d00a:	4619      	mov	r1, r3
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f000 fdaf 	bl	800db70 <HAL_SD_GetCardStatus>
 800d012:	4603      	mov	r3, r0
 800d014:	2b00      	cmp	r3, #0
 800d016:	d001      	beq.n	800d01c <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800d018:	2301      	movs	r3, #1
 800d01a:	e052      	b.n	800d0c2 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800d01c:	7e3b      	ldrb	r3, [r7, #24]
 800d01e:	b2db      	uxtb	r3, r3
 800d020:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800d022:	7e7b      	ldrb	r3, [r7, #25]
 800d024:	b2db      	uxtb	r3, r3
 800d026:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	d10a      	bne.n	800d046 <HAL_SD_Init+0x82>
 800d030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d032:	2b00      	cmp	r3, #0
 800d034:	d102      	bne.n	800d03c <HAL_SD_Init+0x78>
 800d036:	6a3b      	ldr	r3, [r7, #32]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d004      	beq.n	800d046 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d042:	659a      	str	r2, [r3, #88]	; 0x58
 800d044:	e00b      	b.n	800d05e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d04a:	2b01      	cmp	r3, #1
 800d04c:	d104      	bne.n	800d058 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d054:	659a      	str	r2, [r3, #88]	; 0x58
 800d056:	e002      	b.n	800d05e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2200      	movs	r2, #0
 800d05c:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	68db      	ldr	r3, [r3, #12]
 800d062:	4619      	mov	r1, r3
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 fe6d 	bl	800dd44 <HAL_SD_ConfigWideBusOperation>
 800d06a:	4603      	mov	r3, r0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d001      	beq.n	800d074 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800d070:	2301      	movs	r3, #1
 800d072:	e026      	b.n	800d0c2 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800d074:	f7f6 fcd4 	bl	8003a20 <HAL_GetTick>
 800d078:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d07a:	e011      	b.n	800d0a0 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d07c:	f7f6 fcd0 	bl	8003a20 <HAL_GetTick>
 800d080:	4602      	mov	r2, r0
 800d082:	69fb      	ldr	r3, [r7, #28]
 800d084:	1ad3      	subs	r3, r2, r3
 800d086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d08a:	d109      	bne.n	800d0a0 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d092:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2201      	movs	r2, #1
 800d098:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800d09c:	2303      	movs	r3, #3
 800d09e:	e010      	b.n	800d0c2 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f000 ff61 	bl	800df68 <HAL_SD_GetCardState>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	2b04      	cmp	r3, #4
 800d0aa:	d1e7      	bne.n	800d07c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800d0c0:	2300      	movs	r3, #0
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3728      	adds	r7, #40	; 0x28
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
	...

0800d0cc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d0cc:	b590      	push	{r4, r7, lr}
 800d0ce:	b08d      	sub	sp, #52	; 0x34
 800d0d0:	af02      	add	r7, sp, #8
 800d0d2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d0e4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800d0e8:	f04f 0100 	mov.w	r1, #0
 800d0ec:	f7fe fd24 	bl	800bb38 <HAL_RCCEx_GetPeriphCLKFreq>
 800d0f0:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d109      	bne.n	800d10c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d106:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d108:	2301      	movs	r3, #1
 800d10a:	e070      	b.n	800d1ee <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800d10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10e:	0a1b      	lsrs	r3, r3, #8
 800d110:	4a39      	ldr	r2, [pc, #228]	; (800d1f8 <HAL_SD_InitCard+0x12c>)
 800d112:	fba2 2303 	umull	r2, r3, r2, r3
 800d116:	091b      	lsrs	r3, r3, #4
 800d118:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681c      	ldr	r4, [r3, #0]
 800d11e:	466a      	mov	r2, sp
 800d120:	f107 0318 	add.w	r3, r7, #24
 800d124:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d128:	e882 0003 	stmia.w	r2, {r0, r1}
 800d12c:	f107 030c 	add.w	r3, r7, #12
 800d130:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d132:	4620      	mov	r0, r4
 800d134:	f004 fec4 	bl	8011ec0 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	4618      	mov	r0, r3
 800d13e:	f004 ff07 	bl	8011f50 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800d142:	69fb      	ldr	r3, [r7, #28]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d005      	beq.n	800d154 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800d148:	69fb      	ldr	r3, [r7, #28]
 800d14a:	005b      	lsls	r3, r3, #1
 800d14c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d14e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d152:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800d154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d156:	2b00      	cmp	r3, #0
 800d158:	d007      	beq.n	800d16a <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800d15a:	4a28      	ldr	r2, [pc, #160]	; (800d1fc <HAL_SD_InitCard+0x130>)
 800d15c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d15e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d162:	3301      	adds	r3, #1
 800d164:	4618      	mov	r0, r3
 800d166:	f7f6 fc67 	bl	8003a38 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f000 ffea 	bl	800e144 <SD_PowerON>
 800d170:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d172:	6a3b      	ldr	r3, [r7, #32]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d00b      	beq.n	800d190 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2201      	movs	r2, #1
 800d17c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d184:	6a3b      	ldr	r3, [r7, #32]
 800d186:	431a      	orrs	r2, r3
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d18c:	2301      	movs	r3, #1
 800d18e:	e02e      	b.n	800d1ee <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f000 ff09 	bl	800dfa8 <SD_InitCard>
 800d196:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d198:	6a3b      	ldr	r3, [r7, #32]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00b      	beq.n	800d1b6 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2201      	movs	r2, #1
 800d1a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d1aa:	6a3b      	ldr	r3, [r7, #32]
 800d1ac:	431a      	orrs	r2, r3
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d1b2:	2301      	movs	r3, #1
 800d1b4:	e01b      	b.n	800d1ee <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f004 ff5c 	bl	801207c <SDMMC_CmdBlockLength>
 800d1c4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d1c6:	6a3b      	ldr	r3, [r7, #32]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d00f      	beq.n	800d1ec <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	4a0b      	ldr	r2, [pc, #44]	; (800d200 <HAL_SD_InitCard+0x134>)
 800d1d2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d1d8:	6a3b      	ldr	r3, [r7, #32]
 800d1da:	431a      	orrs	r2, r3
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	e000      	b.n	800d1ee <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800d1ec:	2300      	movs	r3, #0
}
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	372c      	adds	r7, #44	; 0x2c
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	bd90      	pop	{r4, r7, pc}
 800d1f6:	bf00      	nop
 800d1f8:	014f8b59 	.word	0x014f8b59
 800d1fc:	00012110 	.word	0x00012110
 800d200:	1fe00fff 	.word	0x1fe00fff

0800d204 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b08c      	sub	sp, #48	; 0x30
 800d208:	af00      	add	r7, sp, #0
 800d20a:	60f8      	str	r0, [r7, #12]
 800d20c:	60b9      	str	r1, [r7, #8]
 800d20e:	607a      	str	r2, [r7, #4]
 800d210:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d107      	bne.n	800d22c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d220:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d228:	2301      	movs	r3, #1
 800d22a:	e08d      	b.n	800d348 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d232:	b2db      	uxtb	r3, r3
 800d234:	2b01      	cmp	r3, #1
 800d236:	f040 8086 	bne.w	800d346 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	2200      	movs	r2, #0
 800d23e:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	441a      	add	r2, r3
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d907      	bls.n	800d25e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d252:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d25a:	2301      	movs	r3, #1
 800d25c:	e074      	b.n	800d348 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	2203      	movs	r2, #3
 800d262:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	2200      	movs	r2, #0
 800d26c:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	68ba      	ldr	r2, [r7, #8]
 800d272:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	025a      	lsls	r2, r3, #9
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d280:	2b01      	cmp	r3, #1
 800d282:	d002      	beq.n	800d28a <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800d284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d286:	025b      	lsls	r3, r3, #9
 800d288:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d28a:	f04f 33ff 	mov.w	r3, #4294967295
 800d28e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	025b      	lsls	r3, r3, #9
 800d294:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d296:	2390      	movs	r3, #144	; 0x90
 800d298:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d29a:	2302      	movs	r3, #2
 800d29c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f107 0210 	add.w	r2, r7, #16
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f004 feb7 	bl	8012024 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	68da      	ldr	r2, [r3, #12]
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d2c4:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	68ba      	ldr	r2, [r7, #8]
 800d2cc:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	2b01      	cmp	r3, #1
 800d2da:	d90a      	bls.n	800d2f2 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2282      	movs	r2, #130	; 0x82
 800d2e0:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	f004 ff0d 	bl	8012108 <SDMMC_CmdReadMultiBlock>
 800d2ee:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d2f0:	e009      	b.n	800d306 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2281      	movs	r2, #129	; 0x81
 800d2f6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d2fe:	4618      	mov	r0, r3
 800d300:	f004 fedf 	bl	80120c2 <SDMMC_CmdReadSingleBlock>
 800d304:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d012      	beq.n	800d332 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	4a0f      	ldr	r2, [pc, #60]	; (800d350 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800d312:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d31a:	431a      	orrs	r2, r3
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	2201      	movs	r2, #1
 800d324:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	2200      	movs	r2, #0
 800d32c:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800d32e:	2301      	movs	r3, #1
 800d330:	e00a      	b.n	800d348 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800d340:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800d342:	2300      	movs	r3, #0
 800d344:	e000      	b.n	800d348 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800d346:	2302      	movs	r3, #2
  }
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3730      	adds	r7, #48	; 0x30
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}
 800d350:	1fe00fff 	.word	0x1fe00fff

0800d354 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b08c      	sub	sp, #48	; 0x30
 800d358:	af00      	add	r7, sp, #0
 800d35a:	60f8      	str	r0, [r7, #12]
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	607a      	str	r2, [r7, #4]
 800d360:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d107      	bne.n	800d37c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d370:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d378:	2301      	movs	r3, #1
 800d37a:	e08d      	b.n	800d498 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d382:	b2db      	uxtb	r3, r3
 800d384:	2b01      	cmp	r3, #1
 800d386:	f040 8086 	bne.w	800d496 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	2200      	movs	r2, #0
 800d38e:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d390:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	441a      	add	r2, r3
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d39a:	429a      	cmp	r2, r3
 800d39c:	d907      	bls.n	800d3ae <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d3a2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d3aa:	2301      	movs	r3, #1
 800d3ac:	e074      	b.n	800d498 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2203      	movs	r2, #3
 800d3b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	68ba      	ldr	r2, [r7, #8]
 800d3c2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	025a      	lsls	r2, r3, #9
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3d0:	2b01      	cmp	r3, #1
 800d3d2:	d002      	beq.n	800d3da <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800d3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3d6:	025b      	lsls	r3, r3, #9
 800d3d8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d3da:	f04f 33ff 	mov.w	r3, #4294967295
 800d3de:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	025b      	lsls	r3, r3, #9
 800d3e4:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d3e6:	2390      	movs	r3, #144	; 0x90
 800d3e8:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f107 0210 	add.w	r2, r7, #16
 800d3fe:	4611      	mov	r1, r2
 800d400:	4618      	mov	r0, r3
 800d402:	f004 fe0f 	bl	8012024 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	68da      	ldr	r2, [r3, #12]
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d414:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	68ba      	ldr	r2, [r7, #8]
 800d41c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	2201      	movs	r2, #1
 800d424:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	2b01      	cmp	r3, #1
 800d42a:	d90a      	bls.n	800d442 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	22a0      	movs	r2, #160	; 0xa0
 800d430:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d438:	4618      	mov	r0, r3
 800d43a:	f004 feab 	bl	8012194 <SDMMC_CmdWriteMultiBlock>
 800d43e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d440:	e009      	b.n	800d456 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2290      	movs	r2, #144	; 0x90
 800d446:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d44e:	4618      	mov	r0, r3
 800d450:	f004 fe7d 	bl	801214e <SDMMC_CmdWriteSingleBlock>
 800d454:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d012      	beq.n	800d482 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	4a0f      	ldr	r2, [pc, #60]	; (800d4a0 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800d462:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d46a:	431a      	orrs	r2, r3
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2201      	movs	r2, #1
 800d474:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2200      	movs	r2, #0
 800d47c:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800d47e:	2301      	movs	r3, #1
 800d480:	e00a      	b.n	800d498 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800d490:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d492:	2300      	movs	r3, #0
 800d494:	e000      	b.n	800d498 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800d496:	2302      	movs	r3, #2
  }
}
 800d498:	4618      	mov	r0, r3
 800d49a:	3730      	adds	r7, #48	; 0x30
 800d49c:	46bd      	mov	sp, r7
 800d49e:	bd80      	pop	{r7, pc}
 800d4a0:	1fe00fff 	.word	0x1fe00fff

0800d4a4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4b0:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d008      	beq.n	800d4d2 <HAL_SD_IRQHandler+0x2e>
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	f003 0308 	and.w	r3, r3, #8
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d003      	beq.n	800d4d2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f001 f926 	bl	800e71c <SD_Read_IT>
 800d4d0:	e19a      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	f000 80ac 	beq.w	800d63a <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d4ea:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681a      	ldr	r2, [r3, #0]
 800d4f6:	4b59      	ldr	r3, [pc, #356]	; (800d65c <HAL_SD_IRQHandler+0x1b8>)
 800d4f8:	400b      	ands	r3, r1
 800d4fa:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d50a:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	68da      	ldr	r2, [r3, #12]
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d51a:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	f003 0308 	and.w	r3, r3, #8
 800d522:	2b00      	cmp	r3, #0
 800d524:	d038      	beq.n	800d598 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	f003 0302 	and.w	r3, r3, #2
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d104      	bne.n	800d53a <HAL_SD_IRQHandler+0x96>
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	f003 0320 	and.w	r3, r3, #32
 800d536:	2b00      	cmp	r3, #0
 800d538:	d011      	beq.n	800d55e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	4618      	mov	r0, r3
 800d540:	f004 fe4c 	bl	80121dc <SDMMC_CmdStopTransfer>
 800d544:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d008      	beq.n	800d55e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	431a      	orrs	r2, r3
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f000 f95b 	bl	800d814 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	4a3f      	ldr	r2, [pc, #252]	; (800d660 <HAL_SD_IRQHandler+0x1bc>)
 800d564:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2201      	movs	r2, #1
 800d56a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2200      	movs	r2, #0
 800d572:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	f003 0301 	and.w	r3, r3, #1
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d104      	bne.n	800d588 <HAL_SD_IRQHandler+0xe4>
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	f003 0302 	and.w	r3, r3, #2
 800d584:	2b00      	cmp	r3, #0
 800d586:	d003      	beq.n	800d590 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f006 fe4d 	bl	8014228 <HAL_SD_RxCpltCallback>
 800d58e:	e13b      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	f006 fe3f 	bl	8014214 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d596:	e137      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	f000 8132 	beq.w	800d808 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	f003 0302 	and.w	r3, r3, #2
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d104      	bne.n	800d5d0 <HAL_SD_IRQHandler+0x12c>
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f003 0320 	and.w	r3, r3, #32
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d011      	beq.n	800d5f4 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f004 fe01 	bl	80121dc <SDMMC_CmdStopTransfer>
 800d5da:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d5dc:	68bb      	ldr	r3, [r7, #8]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d008      	beq.n	800d5f4 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d5e6:	68bb      	ldr	r3, [r7, #8]
 800d5e8:	431a      	orrs	r2, r3
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f000 f910 	bl	800d814 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2201      	movs	r2, #1
 800d5f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2200      	movs	r2, #0
 800d600:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f003 0310 	and.w	r3, r3, #16
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d104      	bne.n	800d616 <HAL_SD_IRQHandler+0x172>
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f003 0320 	and.w	r3, r3, #32
 800d612:	2b00      	cmp	r3, #0
 800d614:	d002      	beq.n	800d61c <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f006 fdfc 	bl	8014214 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	f003 0301 	and.w	r3, r3, #1
 800d622:	2b00      	cmp	r3, #0
 800d624:	d105      	bne.n	800d632 <HAL_SD_IRQHandler+0x18e>
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f003 0302 	and.w	r3, r3, #2
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	f000 80eb 	beq.w	800d808 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f006 fdf8 	bl	8014228 <HAL_SD_RxCpltCallback>
}
 800d638:	e0e6      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d640:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d644:	2b00      	cmp	r3, #0
 800d646:	d00d      	beq.n	800d664 <HAL_SD_IRQHandler+0x1c0>
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f003 0308 	and.w	r3, r3, #8
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d008      	beq.n	800d664 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f001 f8a8 	bl	800e7a8 <SD_Write_IT>
 800d658:	e0d6      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
 800d65a:	bf00      	nop
 800d65c:	ffff3ec5 	.word	0xffff3ec5
 800d660:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d66a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d66e:	2b00      	cmp	r3, #0
 800d670:	f000 809d 	beq.w	800d7ae <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d67a:	f003 0302 	and.w	r3, r3, #2
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d005      	beq.n	800d68e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d686:	f043 0202 	orr.w	r2, r3, #2
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d694:	f003 0308 	and.w	r3, r3, #8
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d005      	beq.n	800d6a8 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6a0:	f043 0208 	orr.w	r2, r3, #8
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6ae:	f003 0320 	and.w	r3, r3, #32
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d005      	beq.n	800d6c2 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6ba:	f043 0220 	orr.w	r2, r3, #32
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6c8:	f003 0310 	and.w	r3, r3, #16
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d005      	beq.n	800d6dc <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6d4:	f043 0210 	orr.w	r2, r3, #16
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	4a4b      	ldr	r2, [pc, #300]	; (800d810 <HAL_SD_IRQHandler+0x36c>)
 800d6e2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d6f2:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	68da      	ldr	r2, [r3, #12]
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d702:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d712:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	68da      	ldr	r2, [r3, #12]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d722:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4618      	mov	r0, r3
 800d72a:	f004 fd57 	bl	80121dc <SDMMC_CmdStopTransfer>
 800d72e:	4602      	mov	r2, r0
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d734:	431a      	orrs	r2, r3
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	68da      	ldr	r2, [r3, #12]
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d748:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d752:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	f003 0308 	and.w	r3, r3, #8
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d00a      	beq.n	800d774 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2201      	movs	r2, #1
 800d762:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2200      	movs	r2, #0
 800d76a:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	f000 f851 	bl	800d814 <HAL_SD_ErrorCallback>
}
 800d772:	e049      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d044      	beq.n	800d808 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d782:	2b00      	cmp	r3, #0
 800d784:	d040      	beq.n	800d808 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d794:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	2200      	movs	r2, #0
 800d79c:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2201      	movs	r2, #1
 800d7a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	f000 f834 	bl	800d814 <HAL_SD_ErrorCallback>
}
 800d7ac:	e02c      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d025      	beq.n	800d808 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7c4:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7cc:	f003 0304 	and.w	r3, r3, #4
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d10c      	bne.n	800d7ee <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	f003 0320 	and.w	r3, r3, #32
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d003      	beq.n	800d7e6 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f001 f84a 	bl	800e878 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800d7e4:	e010      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800d7e6:	6878      	ldr	r0, [r7, #4]
 800d7e8:	f001 f832 	bl	800e850 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800d7ec:	e00c      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	f003 0320 	and.w	r3, r3, #32
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d003      	beq.n	800d800 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f001 f833 	bl	800e864 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800d7fe:	e003      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f001 f81b 	bl	800e83c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800d806:	e7ff      	b.n	800d808 <HAL_SD_IRQHandler+0x364>
 800d808:	bf00      	nop
 800d80a:	3710      	adds	r7, #16
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}
 800d810:	18000f3a 	.word	0x18000f3a

0800d814 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d814:	b480      	push	{r7}
 800d816:	b083      	sub	sp, #12
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d81c:	bf00      	nop
 800d81e:	370c      	adds	r7, #12
 800d820:	46bd      	mov	sp, r7
 800d822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d826:	4770      	bx	lr

0800d828 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d828:	b480      	push	{r7}
 800d82a:	b083      	sub	sp, #12
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d836:	0f9b      	lsrs	r3, r3, #30
 800d838:	b2da      	uxtb	r2, r3
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d842:	0e9b      	lsrs	r3, r3, #26
 800d844:	b2db      	uxtb	r3, r3
 800d846:	f003 030f 	and.w	r3, r3, #15
 800d84a:	b2da      	uxtb	r2, r3
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d854:	0e1b      	lsrs	r3, r3, #24
 800d856:	b2db      	uxtb	r3, r3
 800d858:	f003 0303 	and.w	r3, r3, #3
 800d85c:	b2da      	uxtb	r2, r3
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d866:	0c1b      	lsrs	r3, r3, #16
 800d868:	b2da      	uxtb	r2, r3
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d872:	0a1b      	lsrs	r3, r3, #8
 800d874:	b2da      	uxtb	r2, r3
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d87e:	b2da      	uxtb	r2, r3
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d888:	0d1b      	lsrs	r3, r3, #20
 800d88a:	b29a      	uxth	r2, r3
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d894:	0c1b      	lsrs	r3, r3, #16
 800d896:	b2db      	uxtb	r3, r3
 800d898:	f003 030f 	and.w	r3, r3, #15
 800d89c:	b2da      	uxtb	r2, r3
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8a6:	0bdb      	lsrs	r3, r3, #15
 800d8a8:	b2db      	uxtb	r3, r3
 800d8aa:	f003 0301 	and.w	r3, r3, #1
 800d8ae:	b2da      	uxtb	r2, r3
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8b8:	0b9b      	lsrs	r3, r3, #14
 800d8ba:	b2db      	uxtb	r3, r3
 800d8bc:	f003 0301 	and.w	r3, r3, #1
 800d8c0:	b2da      	uxtb	r2, r3
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8ca:	0b5b      	lsrs	r3, r3, #13
 800d8cc:	b2db      	uxtb	r3, r3
 800d8ce:	f003 0301 	and.w	r3, r3, #1
 800d8d2:	b2da      	uxtb	r2, r3
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8dc:	0b1b      	lsrs	r3, r3, #12
 800d8de:	b2db      	uxtb	r3, r3
 800d8e0:	f003 0301 	and.w	r3, r3, #1
 800d8e4:	b2da      	uxtb	r2, r3
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d163      	bne.n	800d9c0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8fc:	009a      	lsls	r2, r3, #2
 800d8fe:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d902:	4013      	ands	r3, r2
 800d904:	687a      	ldr	r2, [r7, #4]
 800d906:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800d908:	0f92      	lsrs	r2, r2, #30
 800d90a:	431a      	orrs	r2, r3
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d914:	0edb      	lsrs	r3, r3, #27
 800d916:	b2db      	uxtb	r3, r3
 800d918:	f003 0307 	and.w	r3, r3, #7
 800d91c:	b2da      	uxtb	r2, r3
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d926:	0e1b      	lsrs	r3, r3, #24
 800d928:	b2db      	uxtb	r3, r3
 800d92a:	f003 0307 	and.w	r3, r3, #7
 800d92e:	b2da      	uxtb	r2, r3
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d938:	0d5b      	lsrs	r3, r3, #21
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	f003 0307 	and.w	r3, r3, #7
 800d940:	b2da      	uxtb	r2, r3
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d94a:	0c9b      	lsrs	r3, r3, #18
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	f003 0307 	and.w	r3, r3, #7
 800d952:	b2da      	uxtb	r2, r3
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d95c:	0bdb      	lsrs	r3, r3, #15
 800d95e:	b2db      	uxtb	r3, r3
 800d960:	f003 0307 	and.w	r3, r3, #7
 800d964:	b2da      	uxtb	r2, r3
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	691b      	ldr	r3, [r3, #16]
 800d96e:	1c5a      	adds	r2, r3, #1
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	7e1b      	ldrb	r3, [r3, #24]
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	f003 0307 	and.w	r3, r3, #7
 800d97e:	3302      	adds	r3, #2
 800d980:	2201      	movs	r2, #1
 800d982:	fa02 f303 	lsl.w	r3, r2, r3
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d98a:	fb03 f202 	mul.w	r2, r3, r2
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	7a1b      	ldrb	r3, [r3, #8]
 800d996:	b2db      	uxtb	r3, r3
 800d998:	f003 030f 	and.w	r3, r3, #15
 800d99c:	2201      	movs	r2, #1
 800d99e:	409a      	lsls	r2, r3
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9a8:	687a      	ldr	r2, [r7, #4]
 800d9aa:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800d9ac:	0a52      	lsrs	r2, r2, #9
 800d9ae:	fb03 f202 	mul.w	r2, r3, r2
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9bc:	655a      	str	r2, [r3, #84]	; 0x54
 800d9be:	e031      	b.n	800da24 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d11d      	bne.n	800da04 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d9cc:	041b      	lsls	r3, r3, #16
 800d9ce:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d9d6:	0c1b      	lsrs	r3, r3, #16
 800d9d8:	431a      	orrs	r2, r3
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	691b      	ldr	r3, [r3, #16]
 800d9e2:	3301      	adds	r3, #1
 800d9e4:	029a      	lsls	r2, r3, #10
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9f8:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	655a      	str	r2, [r3, #84]	; 0x54
 800da02:	e00f      	b.n	800da24 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	4a58      	ldr	r2, [pc, #352]	; (800db6c <HAL_SD_GetCardCSD+0x344>)
 800da0a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da10:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2201      	movs	r2, #1
 800da1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800da20:	2301      	movs	r3, #1
 800da22:	e09d      	b.n	800db60 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da28:	0b9b      	lsrs	r3, r3, #14
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	f003 0301 	and.w	r3, r3, #1
 800da30:	b2da      	uxtb	r2, r3
 800da32:	683b      	ldr	r3, [r7, #0]
 800da34:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da3a:	09db      	lsrs	r3, r3, #7
 800da3c:	b2db      	uxtb	r3, r3
 800da3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da42:	b2da      	uxtb	r2, r3
 800da44:	683b      	ldr	r3, [r7, #0]
 800da46:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da4c:	b2db      	uxtb	r3, r3
 800da4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da52:	b2da      	uxtb	r2, r3
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da5c:	0fdb      	lsrs	r3, r3, #31
 800da5e:	b2da      	uxtb	r2, r3
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da68:	0f5b      	lsrs	r3, r3, #29
 800da6a:	b2db      	uxtb	r3, r3
 800da6c:	f003 0303 	and.w	r3, r3, #3
 800da70:	b2da      	uxtb	r2, r3
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da7a:	0e9b      	lsrs	r3, r3, #26
 800da7c:	b2db      	uxtb	r3, r3
 800da7e:	f003 0307 	and.w	r3, r3, #7
 800da82:	b2da      	uxtb	r2, r3
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da8c:	0d9b      	lsrs	r3, r3, #22
 800da8e:	b2db      	uxtb	r3, r3
 800da90:	f003 030f 	and.w	r3, r3, #15
 800da94:	b2da      	uxtb	r2, r3
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da9e:	0d5b      	lsrs	r3, r3, #21
 800daa0:	b2db      	uxtb	r3, r3
 800daa2:	f003 0301 	and.w	r3, r3, #1
 800daa6:	b2da      	uxtb	r2, r3
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800daae:	683b      	ldr	r3, [r7, #0]
 800dab0:	2200      	movs	r2, #0
 800dab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daba:	0c1b      	lsrs	r3, r3, #16
 800dabc:	b2db      	uxtb	r3, r3
 800dabe:	f003 0301 	and.w	r3, r3, #1
 800dac2:	b2da      	uxtb	r2, r3
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dace:	0bdb      	lsrs	r3, r3, #15
 800dad0:	b2db      	uxtb	r3, r3
 800dad2:	f003 0301 	and.w	r3, r3, #1
 800dad6:	b2da      	uxtb	r2, r3
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dae2:	0b9b      	lsrs	r3, r3, #14
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	f003 0301 	and.w	r3, r3, #1
 800daea:	b2da      	uxtb	r2, r3
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daf6:	0b5b      	lsrs	r3, r3, #13
 800daf8:	b2db      	uxtb	r3, r3
 800dafa:	f003 0301 	and.w	r3, r3, #1
 800dafe:	b2da      	uxtb	r2, r3
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db0a:	0b1b      	lsrs	r3, r3, #12
 800db0c:	b2db      	uxtb	r3, r3
 800db0e:	f003 0301 	and.w	r3, r3, #1
 800db12:	b2da      	uxtb	r2, r3
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db1e:	0a9b      	lsrs	r3, r3, #10
 800db20:	b2db      	uxtb	r3, r3
 800db22:	f003 0303 	and.w	r3, r3, #3
 800db26:	b2da      	uxtb	r2, r3
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db32:	0a1b      	lsrs	r3, r3, #8
 800db34:	b2db      	uxtb	r3, r3
 800db36:	f003 0303 	and.w	r3, r3, #3
 800db3a:	b2da      	uxtb	r2, r3
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db46:	085b      	lsrs	r3, r3, #1
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db4e:	b2da      	uxtb	r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	2201      	movs	r2, #1
 800db5a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	370c      	adds	r7, #12
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr
 800db6c:	1fe00fff 	.word	0x1fe00fff

0800db70 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b094      	sub	sp, #80	; 0x50
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
 800db78:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800db7a:	2300      	movs	r3, #0
 800db7c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800db86:	b2db      	uxtb	r3, r3
 800db88:	2b03      	cmp	r3, #3
 800db8a:	d101      	bne.n	800db90 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800db8c:	2301      	movs	r3, #1
 800db8e:	e0a7      	b.n	800dce0 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800db90:	f107 0308 	add.w	r3, r7, #8
 800db94:	4619      	mov	r1, r3
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f000 fb62 	bl	800e260 <SD_SendSDStatus>
 800db9c:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800db9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d011      	beq.n	800dbc8 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4a4f      	ldr	r2, [pc, #316]	; (800dce8 <HAL_SD_GetCardStatus+0x178>)
 800dbaa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dbb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dbb2:	431a      	orrs	r2, r3
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2201      	movs	r2, #1
 800dbbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800dbc0:	2301      	movs	r3, #1
 800dbc2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800dbc6:	e070      	b.n	800dcaa <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	099b      	lsrs	r3, r3, #6
 800dbcc:	b2db      	uxtb	r3, r3
 800dbce:	f003 0303 	and.w	r3, r3, #3
 800dbd2:	b2da      	uxtb	r2, r3
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800dbd8:	68bb      	ldr	r3, [r7, #8]
 800dbda:	095b      	lsrs	r3, r3, #5
 800dbdc:	b2db      	uxtb	r3, r3
 800dbde:	f003 0301 	and.w	r3, r3, #1
 800dbe2:	b2da      	uxtb	r2, r3
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	0a1b      	lsrs	r3, r3, #8
 800dbec:	b29b      	uxth	r3, r3
 800dbee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dbf2:	b29a      	uxth	r2, r3
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	0e1b      	lsrs	r3, r3, #24
 800dbf8:	b29b      	uxth	r3, r3
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	b29a      	uxth	r2, r3
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	061a      	lsls	r2, r3, #24
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	021b      	lsls	r3, r3, #8
 800dc0a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dc0e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	0a1b      	lsrs	r3, r3, #8
 800dc14:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc18:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	0e1b      	lsrs	r3, r3, #24
 800dc1e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	b2da      	uxtb	r2, r3
 800dc28:	683b      	ldr	r3, [r7, #0]
 800dc2a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800dc2c:	693b      	ldr	r3, [r7, #16]
 800dc2e:	0a1b      	lsrs	r3, r3, #8
 800dc30:	b2da      	uxtb	r2, r3
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	0d1b      	lsrs	r3, r3, #20
 800dc3a:	b2db      	uxtb	r3, r3
 800dc3c:	f003 030f 	and.w	r3, r3, #15
 800dc40:	b2da      	uxtb	r2, r3
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800dc46:	693b      	ldr	r3, [r7, #16]
 800dc48:	0c1b      	lsrs	r3, r3, #16
 800dc4a:	b29b      	uxth	r3, r3
 800dc4c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dc50:	b29a      	uxth	r2, r3
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	b29b      	uxth	r3, r3
 800dc56:	b2db      	uxtb	r3, r3
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	b29a      	uxth	r2, r3
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800dc62:	697b      	ldr	r3, [r7, #20]
 800dc64:	0a9b      	lsrs	r3, r3, #10
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dc6c:	b2da      	uxtb	r2, r3
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	0a1b      	lsrs	r3, r3, #8
 800dc76:	b2db      	uxtb	r3, r3
 800dc78:	f003 0303 	and.w	r3, r3, #3
 800dc7c:	b2da      	uxtb	r2, r3
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	091b      	lsrs	r3, r3, #4
 800dc86:	b2db      	uxtb	r3, r3
 800dc88:	f003 030f 	and.w	r3, r3, #15
 800dc8c:	b2da      	uxtb	r2, r3
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	b2db      	uxtb	r3, r3
 800dc96:	f003 030f 	and.w	r3, r3, #15
 800dc9a:	b2da      	uxtb	r2, r3
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800dca0:	69bb      	ldr	r3, [r7, #24]
 800dca2:	0e1b      	lsrs	r3, r3, #24
 800dca4:	b2da      	uxtb	r2, r3
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f004 f9e2 	bl	801207c <SDMMC_CmdBlockLength>
 800dcb8:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dcba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d00d      	beq.n	800dcdc <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	4a08      	ldr	r2, [pc, #32]	; (800dce8 <HAL_SD_GetCardStatus+0x178>)
 800dcc6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dccc:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2201      	movs	r2, #1
 800dcd2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800dcdc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800dce0:	4618      	mov	r0, r3
 800dce2:	3750      	adds	r7, #80	; 0x50
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}
 800dce8:	1fe00fff 	.word	0x1fe00fff

0800dcec <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800dcec:	b480      	push	{r7}
 800dcee:	b083      	sub	sp, #12
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
 800dcf4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800dd36:	2300      	movs	r3, #0
}
 800dd38:	4618      	mov	r0, r3
 800dd3a:	370c      	adds	r7, #12
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd42:	4770      	bx	lr

0800dd44 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dd44:	b590      	push	{r4, r7, lr}
 800dd46:	b08d      	sub	sp, #52	; 0x34
 800dd48:	af02      	add	r7, sp, #8
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800dd4e:	2300      	movs	r3, #0
 800dd50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2203      	movs	r2, #3
 800dd58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd60:	2b03      	cmp	r3, #3
 800dd62:	d02e      	beq.n	800ddc2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dd6a:	d106      	bne.n	800dd7a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	635a      	str	r2, [r3, #52]	; 0x34
 800dd78:	e029      	b.n	800ddce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dd80:	d10a      	bne.n	800dd98 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dd82:	6878      	ldr	r0, [r7, #4]
 800dd84:	f000 fb64 	bl	800e450 <SD_WideBus_Enable>
 800dd88:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dd8e:	6a3b      	ldr	r3, [r7, #32]
 800dd90:	431a      	orrs	r2, r3
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	635a      	str	r2, [r3, #52]	; 0x34
 800dd96:	e01a      	b.n	800ddce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d10a      	bne.n	800ddb4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dd9e:	6878      	ldr	r0, [r7, #4]
 800dda0:	f000 fba1 	bl	800e4e6 <SD_WideBus_Disable>
 800dda4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ddaa:	6a3b      	ldr	r3, [r7, #32]
 800ddac:	431a      	orrs	r2, r3
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	635a      	str	r2, [r3, #52]	; 0x34
 800ddb2:	e00c      	b.n	800ddce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddb8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	635a      	str	r2, [r3, #52]	; 0x34
 800ddc0:	e005      	b.n	800ddce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddc6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d007      	beq.n	800dde6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	4a5f      	ldr	r2, [pc, #380]	; (800df58 <HAL_SD_ConfigWideBusOperation+0x214>)
 800dddc:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800ddde:	2301      	movs	r3, #1
 800dde0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dde4:	e096      	b.n	800df14 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800dde6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800ddea:	f04f 0100 	mov.w	r1, #0
 800ddee:	f7fd fea3 	bl	800bb38 <HAL_RCCEx_GetPeriphCLKFreq>
 800ddf2:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800ddf4:	69fb      	ldr	r3, [r7, #28]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	f000 8083 	beq.w	800df02 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	685b      	ldr	r3, [r3, #4]
 800de00:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	689b      	ldr	r3, [r3, #8]
 800de06:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	691b      	ldr	r3, [r3, #16]
 800de10:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	695a      	ldr	r2, [r3, #20]
 800de16:	69fb      	ldr	r3, [r7, #28]
 800de18:	4950      	ldr	r1, [pc, #320]	; (800df5c <HAL_SD_ConfigWideBusOperation+0x218>)
 800de1a:	fba1 1303 	umull	r1, r3, r1, r3
 800de1e:	0e1b      	lsrs	r3, r3, #24
 800de20:	429a      	cmp	r2, r3
 800de22:	d303      	bcc.n	800de2c <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	695b      	ldr	r3, [r3, #20]
 800de28:	61bb      	str	r3, [r7, #24]
 800de2a:	e05a      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de34:	d103      	bne.n	800de3e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	695b      	ldr	r3, [r3, #20]
 800de3a:	61bb      	str	r3, [r7, #24]
 800de3c:	e051      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de46:	d126      	bne.n	800de96 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	695b      	ldr	r3, [r3, #20]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d10e      	bne.n	800de6e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	4a43      	ldr	r2, [pc, #268]	; (800df60 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800de54:	4293      	cmp	r3, r2
 800de56:	d906      	bls.n	800de66 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800de58:	69fb      	ldr	r3, [r7, #28]
 800de5a:	4a40      	ldr	r2, [pc, #256]	; (800df5c <HAL_SD_ConfigWideBusOperation+0x218>)
 800de5c:	fba2 2303 	umull	r2, r3, r2, r3
 800de60:	0e5b      	lsrs	r3, r3, #25
 800de62:	61bb      	str	r3, [r7, #24]
 800de64:	e03d      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	695b      	ldr	r3, [r3, #20]
 800de6a:	61bb      	str	r3, [r7, #24]
 800de6c:	e039      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	695b      	ldr	r3, [r3, #20]
 800de72:	005b      	lsls	r3, r3, #1
 800de74:	69fa      	ldr	r2, [r7, #28]
 800de76:	fbb2 f3f3 	udiv	r3, r2, r3
 800de7a:	4a39      	ldr	r2, [pc, #228]	; (800df60 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800de7c:	4293      	cmp	r3, r2
 800de7e:	d906      	bls.n	800de8e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800de80:	69fb      	ldr	r3, [r7, #28]
 800de82:	4a36      	ldr	r2, [pc, #216]	; (800df5c <HAL_SD_ConfigWideBusOperation+0x218>)
 800de84:	fba2 2303 	umull	r2, r3, r2, r3
 800de88:	0e5b      	lsrs	r3, r3, #25
 800de8a:	61bb      	str	r3, [r7, #24]
 800de8c:	e029      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	695b      	ldr	r3, [r3, #20]
 800de92:	61bb      	str	r3, [r7, #24]
 800de94:	e025      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	695b      	ldr	r3, [r3, #20]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d10e      	bne.n	800debc <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800de9e:	69fb      	ldr	r3, [r7, #28]
 800dea0:	4a30      	ldr	r2, [pc, #192]	; (800df64 <HAL_SD_ConfigWideBusOperation+0x220>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d906      	bls.n	800deb4 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800dea6:	69fb      	ldr	r3, [r7, #28]
 800dea8:	4a2c      	ldr	r2, [pc, #176]	; (800df5c <HAL_SD_ConfigWideBusOperation+0x218>)
 800deaa:	fba2 2303 	umull	r2, r3, r2, r3
 800deae:	0e1b      	lsrs	r3, r3, #24
 800deb0:	61bb      	str	r3, [r7, #24]
 800deb2:	e016      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	695b      	ldr	r3, [r3, #20]
 800deb8:	61bb      	str	r3, [r7, #24]
 800deba:	e012      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	695b      	ldr	r3, [r3, #20]
 800dec0:	005b      	lsls	r3, r3, #1
 800dec2:	69fa      	ldr	r2, [r7, #28]
 800dec4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dec8:	4a26      	ldr	r2, [pc, #152]	; (800df64 <HAL_SD_ConfigWideBusOperation+0x220>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d906      	bls.n	800dedc <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800dece:	69fb      	ldr	r3, [r7, #28]
 800ded0:	4a22      	ldr	r2, [pc, #136]	; (800df5c <HAL_SD_ConfigWideBusOperation+0x218>)
 800ded2:	fba2 2303 	umull	r2, r3, r2, r3
 800ded6:	0e1b      	lsrs	r3, r3, #24
 800ded8:	61bb      	str	r3, [r7, #24]
 800deda:	e002      	b.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	695b      	ldr	r3, [r3, #20]
 800dee0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681c      	ldr	r4, [r3, #0]
 800dee6:	466a      	mov	r2, sp
 800dee8:	f107 0314 	add.w	r3, r7, #20
 800deec:	e893 0003 	ldmia.w	r3, {r0, r1}
 800def0:	e882 0003 	stmia.w	r2, {r0, r1}
 800def4:	f107 0308 	add.w	r3, r7, #8
 800def8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800defa:	4620      	mov	r0, r4
 800defc:	f003 ffe0 	bl	8011ec0 <SDMMC_Init>
 800df00:	e008      	b.n	800df14 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df06:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800df0e:	2301      	movs	r3, #1
 800df10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df1c:	4618      	mov	r0, r3
 800df1e:	f004 f8ad 	bl	801207c <SDMMC_CmdBlockLength>
 800df22:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df24:	6a3b      	ldr	r3, [r7, #32]
 800df26:	2b00      	cmp	r3, #0
 800df28:	d00c      	beq.n	800df44 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	4a0a      	ldr	r2, [pc, #40]	; (800df58 <HAL_SD_ConfigWideBusOperation+0x214>)
 800df30:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800df36:	6a3b      	ldr	r3, [r7, #32]
 800df38:	431a      	orrs	r2, r3
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800df3e:	2301      	movs	r3, #1
 800df40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2201      	movs	r2, #1
 800df48:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800df4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800df50:	4618      	mov	r0, r3
 800df52:	372c      	adds	r7, #44	; 0x2c
 800df54:	46bd      	mov	sp, r7
 800df56:	bd90      	pop	{r4, r7, pc}
 800df58:	1fe00fff 	.word	0x1fe00fff
 800df5c:	55e63b89 	.word	0x55e63b89
 800df60:	02faf080 	.word	0x02faf080
 800df64:	017d7840 	.word	0x017d7840

0800df68 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b086      	sub	sp, #24
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800df70:	2300      	movs	r3, #0
 800df72:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800df74:	f107 030c 	add.w	r3, r7, #12
 800df78:	4619      	mov	r1, r3
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 fa40 	bl	800e400 <SD_SendStatus>
 800df80:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df82:	697b      	ldr	r3, [r7, #20]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d005      	beq.n	800df94 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	431a      	orrs	r2, r3
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	0a5b      	lsrs	r3, r3, #9
 800df98:	f003 030f 	and.w	r3, r3, #15
 800df9c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800df9e:	693b      	ldr	r3, [r7, #16]
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3718      	adds	r7, #24
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b090      	sub	sp, #64	; 0x40
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800dfb4:	f7f5 fd34 	bl	8003a20 <HAL_GetTick>
 800dfb8:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f003 ffd7 	bl	8011f72 <SDMMC_GetPowerState>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d102      	bne.n	800dfd0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dfca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800dfce:	e0b5      	b.n	800e13c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfd4:	2b03      	cmp	r3, #3
 800dfd6:	d02e      	beq.n	800e036 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f004 fa22 	bl	8012426 <SDMMC_CmdSendCID>
 800dfe2:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800dfe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d001      	beq.n	800dfee <SD_InitCard+0x46>
    {
      return errorstate;
 800dfea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfec:	e0a6      	b.n	800e13c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	2100      	movs	r1, #0
 800dff4:	4618      	mov	r0, r3
 800dff6:	f004 f802 	bl	8011ffe <SDMMC_GetResponse>
 800dffa:	4602      	mov	r2, r0
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	2104      	movs	r1, #4
 800e006:	4618      	mov	r0, r3
 800e008:	f003 fff9 	bl	8011ffe <SDMMC_GetResponse>
 800e00c:	4602      	mov	r2, r0
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	2108      	movs	r1, #8
 800e018:	4618      	mov	r0, r3
 800e01a:	f003 fff0 	bl	8011ffe <SDMMC_GetResponse>
 800e01e:	4602      	mov	r2, r0
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	210c      	movs	r1, #12
 800e02a:	4618      	mov	r0, r3
 800e02c:	f003 ffe7 	bl	8011ffe <SDMMC_GetResponse>
 800e030:	4602      	mov	r2, r0
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e03a:	2b03      	cmp	r3, #3
 800e03c:	d01d      	beq.n	800e07a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800e03e:	e019      	b.n	800e074 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	f107 020a 	add.w	r2, r7, #10
 800e048:	4611      	mov	r1, r2
 800e04a:	4618      	mov	r0, r3
 800e04c:	f004 fa2a 	bl	80124a4 <SDMMC_CmdSetRelAdd>
 800e050:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800e052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e054:	2b00      	cmp	r3, #0
 800e056:	d001      	beq.n	800e05c <SD_InitCard+0xb4>
      {
        return errorstate;
 800e058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e05a:	e06f      	b.n	800e13c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800e05c:	f7f5 fce0 	bl	8003a20 <HAL_GetTick>
 800e060:	4602      	mov	r2, r0
 800e062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e064:	1ad3      	subs	r3, r2, r3
 800e066:	f241 3287 	movw	r2, #4999	; 0x1387
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d902      	bls.n	800e074 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800e06e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e072:	e063      	b.n	800e13c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800e074:	897b      	ldrh	r3, [r7, #10]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d0e2      	beq.n	800e040 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e07e:	2b03      	cmp	r3, #3
 800e080:	d036      	beq.n	800e0f0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e082:	897b      	ldrh	r3, [r7, #10]
 800e084:	461a      	mov	r2, r3
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681a      	ldr	r2, [r3, #0]
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e092:	041b      	lsls	r3, r3, #16
 800e094:	4619      	mov	r1, r3
 800e096:	4610      	mov	r0, r2
 800e098:	f004 f9e4 	bl	8012464 <SDMMC_CmdSendCSD>
 800e09c:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800e09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d001      	beq.n	800e0a8 <SD_InitCard+0x100>
    {
      return errorstate;
 800e0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0a6:	e049      	b.n	800e13c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f003 ffa5 	bl	8011ffe <SDMMC_GetResponse>
 800e0b4:	4602      	mov	r2, r0
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	2104      	movs	r1, #4
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f003 ff9c 	bl	8011ffe <SDMMC_GetResponse>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	2108      	movs	r1, #8
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f003 ff93 	bl	8011ffe <SDMMC_GetResponse>
 800e0d8:	4602      	mov	r2, r0
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	210c      	movs	r1, #12
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	f003 ff8a 	bl	8011ffe <SDMMC_GetResponse>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	2104      	movs	r1, #4
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f003 ff81 	bl	8011ffe <SDMMC_GetResponse>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	0d1a      	lsrs	r2, r3, #20
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e104:	f107 030c 	add.w	r3, r7, #12
 800e108:	4619      	mov	r1, r3
 800e10a:	6878      	ldr	r0, [r7, #4]
 800e10c:	f7ff fb8c 	bl	800d828 <HAL_SD_GetCardCSD>
 800e110:	4603      	mov	r3, r0
 800e112:	2b00      	cmp	r3, #0
 800e114:	d002      	beq.n	800e11c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e116:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e11a:	e00f      	b.n	800e13c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681a      	ldr	r2, [r3, #0]
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e124:	041b      	lsls	r3, r3, #16
 800e126:	4619      	mov	r1, r3
 800e128:	4610      	mov	r0, r2
 800e12a:	f004 f893 	bl	8012254 <SDMMC_CmdSelDesel>
 800e12e:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800e130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e132:	2b00      	cmp	r3, #0
 800e134:	d001      	beq.n	800e13a <SD_InitCard+0x192>
  {
    return errorstate;
 800e136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e138:	e000      	b.n	800e13c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e13a:	2300      	movs	r3, #0
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3740      	adds	r7, #64	; 0x40
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}

0800e144 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b086      	sub	sp, #24
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e14c:	2300      	movs	r3, #0
 800e14e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800e150:	2300      	movs	r3, #0
 800e152:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800e154:	2300      	movs	r3, #0
 800e156:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	4618      	mov	r0, r3
 800e15e:	f004 f89c 	bl	801229a <SDMMC_CmdGoIdleState>
 800e162:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d001      	beq.n	800e16e <SD_PowerON+0x2a>
  {
    return errorstate;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	e072      	b.n	800e254 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	4618      	mov	r0, r3
 800e174:	f004 f8af 	bl	80122d6 <SDMMC_CmdOperCond>
 800e178:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e180:	d10d      	bne.n	800e19e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2200      	movs	r2, #0
 800e186:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	4618      	mov	r0, r3
 800e18e:	f004 f884 	bl	801229a <SDMMC_CmdGoIdleState>
 800e192:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d004      	beq.n	800e1a4 <SD_PowerON+0x60>
    {
      return errorstate;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	e05a      	b.n	800e254 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	2201      	movs	r2, #1
 800e1a2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	d137      	bne.n	800e21c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	2100      	movs	r1, #0
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	f004 f8af 	bl	8012316 <SDMMC_CmdAppCommand>
 800e1b8:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d02d      	beq.n	800e21c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e1c4:	e046      	b.n	800e254 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	2100      	movs	r1, #0
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f004 f8a2 	bl	8012316 <SDMMC_CmdAppCommand>
 800e1d2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d001      	beq.n	800e1de <SD_PowerON+0x9a>
    {
      return errorstate;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	e03a      	b.n	800e254 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	491e      	ldr	r1, [pc, #120]	; (800e25c <SD_PowerON+0x118>)
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f004 f8b9 	bl	801235c <SDMMC_CmdAppOperCommand>
 800e1ea:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d002      	beq.n	800e1f8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e1f6:	e02d      	b.n	800e254 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	2100      	movs	r1, #0
 800e1fe:	4618      	mov	r0, r3
 800e200:	f003 fefd 	bl	8011ffe <SDMMC_GetResponse>
 800e204:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	0fdb      	lsrs	r3, r3, #31
 800e20a:	2b01      	cmp	r3, #1
 800e20c:	d101      	bne.n	800e212 <SD_PowerON+0xce>
 800e20e:	2301      	movs	r3, #1
 800e210:	e000      	b.n	800e214 <SD_PowerON+0xd0>
 800e212:	2300      	movs	r3, #0
 800e214:	613b      	str	r3, [r7, #16]

    count++;
 800e216:	68bb      	ldr	r3, [r7, #8]
 800e218:	3301      	adds	r3, #1
 800e21a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e222:	4293      	cmp	r3, r2
 800e224:	d802      	bhi.n	800e22c <SD_PowerON+0xe8>
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d0cc      	beq.n	800e1c6 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e232:	4293      	cmp	r3, r2
 800e234:	d902      	bls.n	800e23c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e236:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e23a:	e00b      	b.n	800e254 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2200      	movs	r2, #0
 800e240:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d002      	beq.n	800e252 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2201      	movs	r2, #1
 800e250:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800e252:	2300      	movs	r3, #0
}
 800e254:	4618      	mov	r0, r3
 800e256:	3718      	adds	r7, #24
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}
 800e25c:	c1100000 	.word	0xc1100000

0800e260 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800e260:	b580      	push	{r7, lr}
 800e262:	b08c      	sub	sp, #48	; 0x30
 800e264:	af00      	add	r7, sp, #0
 800e266:	6078      	str	r0, [r7, #4]
 800e268:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e26a:	f7f5 fbd9 	bl	8003a20 <HAL_GetTick>
 800e26e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	2100      	movs	r1, #0
 800e27a:	4618      	mov	r0, r3
 800e27c:	f003 febf 	bl	8011ffe <SDMMC_GetResponse>
 800e280:	4603      	mov	r3, r0
 800e282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e286:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e28a:	d102      	bne.n	800e292 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e28c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e290:	e0b0      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2140      	movs	r1, #64	; 0x40
 800e298:	4618      	mov	r0, r3
 800e29a:	f003 feef 	bl	801207c <SDMMC_CmdBlockLength>
 800e29e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e2a0:	6a3b      	ldr	r3, [r7, #32]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d005      	beq.n	800e2b2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e2ae:	6a3b      	ldr	r3, [r7, #32]
 800e2b0:	e0a0      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681a      	ldr	r2, [r3, #0]
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2ba:	041b      	lsls	r3, r3, #16
 800e2bc:	4619      	mov	r1, r3
 800e2be:	4610      	mov	r0, r2
 800e2c0:	f004 f829 	bl	8012316 <SDMMC_CmdAppCommand>
 800e2c4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e2c6:	6a3b      	ldr	r3, [r7, #32]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d005      	beq.n	800e2d8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e2d4:	6a3b      	ldr	r3, [r7, #32]
 800e2d6:	e08d      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e2d8:	f04f 33ff 	mov.w	r3, #4294967295
 800e2dc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800e2de:	2340      	movs	r3, #64	; 0x40
 800e2e0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800e2e2:	2360      	movs	r3, #96	; 0x60
 800e2e4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e2e6:	2302      	movs	r3, #2
 800e2e8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	f107 0208 	add.w	r2, r7, #8
 800e2fa:	4611      	mov	r1, r2
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f003 fe91 	bl	8012024 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	4618      	mov	r0, r3
 800e308:	f004 f911 	bl	801252e <SDMMC_CmdStatusRegister>
 800e30c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e30e:	6a3b      	ldr	r3, [r7, #32]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d02b      	beq.n	800e36c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e31c:	6a3b      	ldr	r3, [r7, #32]
 800e31e:	e069      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e326:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d013      	beq.n	800e356 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800e32e:	2300      	movs	r3, #0
 800e330:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e332:	e00d      	b.n	800e350 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4618      	mov	r0, r3
 800e33a:	f003 fdeb 	bl	8011f14 <SDMMC_ReadFIFO>
 800e33e:	4602      	mov	r2, r0
 800e340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e342:	601a      	str	r2, [r3, #0]
        pData++;
 800e344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e346:	3304      	adds	r3, #4
 800e348:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800e34a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e34c:	3301      	adds	r3, #1
 800e34e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e352:	2b07      	cmp	r3, #7
 800e354:	d9ee      	bls.n	800e334 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e356:	f7f5 fb63 	bl	8003a20 <HAL_GetTick>
 800e35a:	4602      	mov	r2, r0
 800e35c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e35e:	1ad3      	subs	r3, r2, r3
 800e360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e364:	d102      	bne.n	800e36c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e366:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e36a:	e043      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e372:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800e376:	2b00      	cmp	r3, #0
 800e378:	d0d2      	beq.n	800e320 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e380:	f003 0308 	and.w	r3, r3, #8
 800e384:	2b00      	cmp	r3, #0
 800e386:	d001      	beq.n	800e38c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e388:	2308      	movs	r3, #8
 800e38a:	e033      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e392:	f003 0302 	and.w	r3, r3, #2
 800e396:	2b00      	cmp	r3, #0
 800e398:	d001      	beq.n	800e39e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e39a:	2302      	movs	r3, #2
 800e39c:	e02a      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3a4:	f003 0320 	and.w	r3, r3, #32
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d017      	beq.n	800e3dc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800e3ac:	2320      	movs	r3, #32
 800e3ae:	e021      	b.n	800e3f4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f003 fdad 	bl	8011f14 <SDMMC_ReadFIFO>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3be:	601a      	str	r2, [r3, #0]
    pData++;
 800e3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3c2:	3304      	adds	r3, #4
 800e3c4:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e3c6:	f7f5 fb2b 	bl	8003a20 <HAL_GetTick>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3ce:	1ad3      	subs	r3, r2, r3
 800e3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3d4:	d102      	bne.n	800e3dc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e3d6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e3da:	e00b      	b.n	800e3f4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d1e2      	bne.n	800e3b0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	4a03      	ldr	r2, [pc, #12]	; (800e3fc <SD_SendSDStatus+0x19c>)
 800e3f0:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800e3f2:	2300      	movs	r3, #0
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3730      	adds	r7, #48	; 0x30
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}
 800e3fc:	18000f3a 	.word	0x18000f3a

0800e400 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b084      	sub	sp, #16
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
 800e408:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d102      	bne.n	800e416 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e410:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e414:	e018      	b.n	800e448 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e41e:	041b      	lsls	r3, r3, #16
 800e420:	4619      	mov	r1, r3
 800e422:	4610      	mov	r0, r2
 800e424:	f004 f860 	bl	80124e8 <SDMMC_CmdSendStatus>
 800e428:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d001      	beq.n	800e434 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	e009      	b.n	800e448 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	2100      	movs	r1, #0
 800e43a:	4618      	mov	r0, r3
 800e43c:	f003 fddf 	bl	8011ffe <SDMMC_GetResponse>
 800e440:	4602      	mov	r2, r0
 800e442:	683b      	ldr	r3, [r7, #0]
 800e444:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e446:	2300      	movs	r3, #0
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3710      	adds	r7, #16
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}

0800e450 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b086      	sub	sp, #24
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e458:	2300      	movs	r3, #0
 800e45a:	60fb      	str	r3, [r7, #12]
 800e45c:	2300      	movs	r3, #0
 800e45e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2100      	movs	r1, #0
 800e466:	4618      	mov	r0, r3
 800e468:	f003 fdc9 	bl	8011ffe <SDMMC_GetResponse>
 800e46c:	4603      	mov	r3, r0
 800e46e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e472:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e476:	d102      	bne.n	800e47e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e478:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e47c:	e02f      	b.n	800e4de <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e47e:	f107 030c 	add.w	r3, r7, #12
 800e482:	4619      	mov	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f000 f879 	bl	800e57c <SD_FindSCR>
 800e48a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d001      	beq.n	800e496 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e492:	697b      	ldr	r3, [r7, #20]
 800e494:	e023      	b.n	800e4de <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e496:	693b      	ldr	r3, [r7, #16]
 800e498:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d01c      	beq.n	800e4da <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681a      	ldr	r2, [r3, #0]
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e4a8:	041b      	lsls	r3, r3, #16
 800e4aa:	4619      	mov	r1, r3
 800e4ac:	4610      	mov	r0, r2
 800e4ae:	f003 ff32 	bl	8012316 <SDMMC_CmdAppCommand>
 800e4b2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e4b4:	697b      	ldr	r3, [r7, #20]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d001      	beq.n	800e4be <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	e00f      	b.n	800e4de <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	2102      	movs	r1, #2
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f003 ff69 	bl	801239c <SDMMC_CmdBusWidth>
 800e4ca:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e4cc:	697b      	ldr	r3, [r7, #20]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d001      	beq.n	800e4d6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	e003      	b.n	800e4de <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	e001      	b.n	800e4de <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e4da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3718      	adds	r7, #24
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}

0800e4e6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e4e6:	b580      	push	{r7, lr}
 800e4e8:	b086      	sub	sp, #24
 800e4ea:	af00      	add	r7, sp, #0
 800e4ec:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	60fb      	str	r3, [r7, #12]
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	2100      	movs	r1, #0
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f003 fd7e 	bl	8011ffe <SDMMC_GetResponse>
 800e502:	4603      	mov	r3, r0
 800e504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e508:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e50c:	d102      	bne.n	800e514 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e50e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e512:	e02f      	b.n	800e574 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e514:	f107 030c 	add.w	r3, r7, #12
 800e518:	4619      	mov	r1, r3
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f000 f82e 	bl	800e57c <SD_FindSCR>
 800e520:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e522:	697b      	ldr	r3, [r7, #20]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d001      	beq.n	800e52c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e528:	697b      	ldr	r3, [r7, #20]
 800e52a:	e023      	b.n	800e574 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e52c:	693b      	ldr	r3, [r7, #16]
 800e52e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e532:	2b00      	cmp	r3, #0
 800e534:	d01c      	beq.n	800e570 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681a      	ldr	r2, [r3, #0]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e53e:	041b      	lsls	r3, r3, #16
 800e540:	4619      	mov	r1, r3
 800e542:	4610      	mov	r0, r2
 800e544:	f003 fee7 	bl	8012316 <SDMMC_CmdAppCommand>
 800e548:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d001      	beq.n	800e554 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	e00f      	b.n	800e574 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	2100      	movs	r1, #0
 800e55a:	4618      	mov	r0, r3
 800e55c:	f003 ff1e 	bl	801239c <SDMMC_CmdBusWidth>
 800e560:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d001      	beq.n	800e56c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e568:	697b      	ldr	r3, [r7, #20]
 800e56a:	e003      	b.n	800e574 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e56c:	2300      	movs	r3, #0
 800e56e:	e001      	b.n	800e574 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e570:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e574:	4618      	mov	r0, r3
 800e576:	3718      	adds	r7, #24
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b08e      	sub	sp, #56	; 0x38
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
 800e584:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e586:	f7f5 fa4b 	bl	8003a20 <HAL_GetTick>
 800e58a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e58c:	2300      	movs	r3, #0
 800e58e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e590:	2300      	movs	r3, #0
 800e592:	60bb      	str	r3, [r7, #8]
 800e594:	2300      	movs	r3, #0
 800e596:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	2108      	movs	r1, #8
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f003 fd6a 	bl	801207c <SDMMC_CmdBlockLength>
 800e5a8:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d001      	beq.n	800e5b4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e5b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b2:	e0ad      	b.n	800e710 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681a      	ldr	r2, [r3, #0]
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5bc:	041b      	lsls	r3, r3, #16
 800e5be:	4619      	mov	r1, r3
 800e5c0:	4610      	mov	r0, r2
 800e5c2:	f003 fea8 	bl	8012316 <SDMMC_CmdAppCommand>
 800e5c6:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d001      	beq.n	800e5d2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5d0:	e09e      	b.n	800e710 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e5d2:	f04f 33ff 	mov.w	r3, #4294967295
 800e5d6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e5d8:	2308      	movs	r3, #8
 800e5da:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e5dc:	2330      	movs	r3, #48	; 0x30
 800e5de:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e5e0:	2302      	movs	r3, #2
 800e5e2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	f107 0210 	add.w	r2, r7, #16
 800e5f4:	4611      	mov	r1, r2
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f003 fd14 	bl	8012024 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	4618      	mov	r0, r3
 800e602:	f003 feee 	bl	80123e2 <SDMMC_CmdSendSCR>
 800e606:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d027      	beq.n	800e65e <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e610:	e07e      	b.n	800e710 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e618:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d113      	bne.n	800e648 <SD_FindSCR+0xcc>
 800e620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e622:	2b00      	cmp	r3, #0
 800e624:	d110      	bne.n	800e648 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	4618      	mov	r0, r3
 800e62c:	f003 fc72 	bl	8011f14 <SDMMC_ReadFIFO>
 800e630:	4603      	mov	r3, r0
 800e632:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	4618      	mov	r0, r3
 800e63a:	f003 fc6b 	bl	8011f14 <SDMMC_ReadFIFO>
 800e63e:	4603      	mov	r3, r0
 800e640:	60fb      	str	r3, [r7, #12]
      index++;
 800e642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e644:	3301      	adds	r3, #1
 800e646:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e648:	f7f5 f9ea 	bl	8003a20 <HAL_GetTick>
 800e64c:	4602      	mov	r2, r0
 800e64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e650:	1ad3      	subs	r3, r2, r3
 800e652:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e656:	d102      	bne.n	800e65e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e658:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e65c:	e058      	b.n	800e710 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e664:	f240 532a 	movw	r3, #1322	; 0x52a
 800e668:	4013      	ands	r3, r2
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d0d1      	beq.n	800e612 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e674:	f003 0308 	and.w	r3, r3, #8
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d005      	beq.n	800e688 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	2208      	movs	r2, #8
 800e682:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e684:	2308      	movs	r3, #8
 800e686:	e043      	b.n	800e710 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e68e:	f003 0302 	and.w	r3, r3, #2
 800e692:	2b00      	cmp	r3, #0
 800e694:	d005      	beq.n	800e6a2 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	2202      	movs	r2, #2
 800e69c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e69e:	2302      	movs	r3, #2
 800e6a0:	e036      	b.n	800e710 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6a8:	f003 0320 	and.w	r3, r3, #32
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d005      	beq.n	800e6bc <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	2220      	movs	r2, #32
 800e6b6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e6b8:	2320      	movs	r3, #32
 800e6ba:	e029      	b.n	800e710 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	4a15      	ldr	r2, [pc, #84]	; (800e718 <SD_FindSCR+0x19c>)
 800e6c2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	061a      	lsls	r2, r3, #24
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	021b      	lsls	r3, r3, #8
 800e6cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e6d0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	0a1b      	lsrs	r3, r3, #8
 800e6d6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e6da:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	0e1b      	lsrs	r3, r3, #24
 800e6e0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e6e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e4:	601a      	str	r2, [r3, #0]
    scr++;
 800e6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e8:	3304      	adds	r3, #4
 800e6ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	061a      	lsls	r2, r3, #24
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	021b      	lsls	r3, r3, #8
 800e6f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e6f8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	0a1b      	lsrs	r3, r3, #8
 800e6fe:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e702:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e704:	68bb      	ldr	r3, [r7, #8]
 800e706:	0e1b      	lsrs	r3, r3, #24
 800e708:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e70c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e70e:	2300      	movs	r3, #0
}
 800e710:	4618      	mov	r0, r3
 800e712:	3738      	adds	r7, #56	; 0x38
 800e714:	46bd      	mov	sp, r7
 800e716:	bd80      	pop	{r7, pc}
 800e718:	18000f3a 	.word	0x18000f3a

0800e71c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b086      	sub	sp, #24
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e728:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e72e:	2b1f      	cmp	r3, #31
 800e730:	d936      	bls.n	800e7a0 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800e732:	2300      	movs	r3, #0
 800e734:	617b      	str	r3, [r7, #20]
 800e736:	e027      	b.n	800e788 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	4618      	mov	r0, r3
 800e73e:	f003 fbe9 	bl	8011f14 <SDMMC_ReadFIFO>
 800e742:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	b2da      	uxtb	r2, r3
 800e748:	693b      	ldr	r3, [r7, #16]
 800e74a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e74c:	693b      	ldr	r3, [r7, #16]
 800e74e:	3301      	adds	r3, #1
 800e750:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	0a1b      	lsrs	r3, r3, #8
 800e756:	b2da      	uxtb	r2, r3
 800e758:	693b      	ldr	r3, [r7, #16]
 800e75a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e75c:	693b      	ldr	r3, [r7, #16]
 800e75e:	3301      	adds	r3, #1
 800e760:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	0c1b      	lsrs	r3, r3, #16
 800e766:	b2da      	uxtb	r2, r3
 800e768:	693b      	ldr	r3, [r7, #16]
 800e76a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e76c:	693b      	ldr	r3, [r7, #16]
 800e76e:	3301      	adds	r3, #1
 800e770:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	0e1b      	lsrs	r3, r3, #24
 800e776:	b2da      	uxtb	r2, r3
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e77c:	693b      	ldr	r3, [r7, #16]
 800e77e:	3301      	adds	r3, #1
 800e780:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	3301      	adds	r3, #1
 800e786:	617b      	str	r3, [r7, #20]
 800e788:	697b      	ldr	r3, [r7, #20]
 800e78a:	2b07      	cmp	r3, #7
 800e78c:	d9d4      	bls.n	800e738 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	693a      	ldr	r2, [r7, #16]
 800e792:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e798:	f1a3 0220 	sub.w	r2, r3, #32
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800e7a0:	bf00      	nop
 800e7a2:	3718      	adds	r7, #24
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	bd80      	pop	{r7, pc}

0800e7a8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b086      	sub	sp, #24
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	69db      	ldr	r3, [r3, #28]
 800e7b4:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6a1b      	ldr	r3, [r3, #32]
 800e7ba:	2b1f      	cmp	r3, #31
 800e7bc:	d93a      	bls.n	800e834 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800e7be:	2300      	movs	r3, #0
 800e7c0:	617b      	str	r3, [r7, #20]
 800e7c2:	e02b      	b.n	800e81c <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	781b      	ldrb	r3, [r3, #0]
 800e7c8:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	3301      	adds	r3, #1
 800e7ce:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e7d0:	693b      	ldr	r3, [r7, #16]
 800e7d2:	781b      	ldrb	r3, [r3, #0]
 800e7d4:	021a      	lsls	r2, r3, #8
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	4313      	orrs	r3, r2
 800e7da:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7dc:	693b      	ldr	r3, [r7, #16]
 800e7de:	3301      	adds	r3, #1
 800e7e0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e7e2:	693b      	ldr	r3, [r7, #16]
 800e7e4:	781b      	ldrb	r3, [r3, #0]
 800e7e6:	041a      	lsls	r2, r3, #16
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	4313      	orrs	r3, r2
 800e7ec:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	3301      	adds	r3, #1
 800e7f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	061a      	lsls	r2, r3, #24
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	4313      	orrs	r3, r2
 800e7fe:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e800:	693b      	ldr	r3, [r7, #16]
 800e802:	3301      	adds	r3, #1
 800e804:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f107 020c 	add.w	r2, r7, #12
 800e80e:	4611      	mov	r1, r2
 800e810:	4618      	mov	r0, r3
 800e812:	f003 fb8c 	bl	8011f2e <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800e816:	697b      	ldr	r3, [r7, #20]
 800e818:	3301      	adds	r3, #1
 800e81a:	617b      	str	r3, [r7, #20]
 800e81c:	697b      	ldr	r3, [r7, #20]
 800e81e:	2b07      	cmp	r3, #7
 800e820:	d9d0      	bls.n	800e7c4 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	693a      	ldr	r2, [r7, #16]
 800e826:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	6a1b      	ldr	r3, [r3, #32]
 800e82c:	f1a3 0220 	sub.w	r2, r3, #32
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	621a      	str	r2, [r3, #32]
  }
}
 800e834:	bf00      	nop
 800e836:	3718      	adds	r7, #24
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}

0800e83c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b083      	sub	sp, #12
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e844:	bf00      	nop
 800e846:	370c      	adds	r7, #12
 800e848:	46bd      	mov	sp, r7
 800e84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84e:	4770      	bx	lr

0800e850 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e850:	b480      	push	{r7}
 800e852:	b083      	sub	sp, #12
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e858:	bf00      	nop
 800e85a:	370c      	adds	r7, #12
 800e85c:	46bd      	mov	sp, r7
 800e85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e862:	4770      	bx	lr

0800e864 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e864:	b480      	push	{r7}
 800e866:	b083      	sub	sp, #12
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e86c:	bf00      	nop
 800e86e:	370c      	adds	r7, #12
 800e870:	46bd      	mov	sp, r7
 800e872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e876:	4770      	bx	lr

0800e878 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e878:	b480      	push	{r7}
 800e87a:	b083      	sub	sp, #12
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e880:	bf00      	nop
 800e882:	370c      	adds	r7, #12
 800e884:	46bd      	mov	sp, r7
 800e886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88a:	4770      	bx	lr

0800e88c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b084      	sub	sp, #16
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d101      	bne.n	800e89e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e89a:	2301      	movs	r3, #1
 800e89c:	e10f      	b.n	800eabe <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	4a87      	ldr	r2, [pc, #540]	; (800eac8 <HAL_SPI_Init+0x23c>)
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	d00f      	beq.n	800e8ce <HAL_SPI_Init+0x42>
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	4a86      	ldr	r2, [pc, #536]	; (800eacc <HAL_SPI_Init+0x240>)
 800e8b4:	4293      	cmp	r3, r2
 800e8b6:	d00a      	beq.n	800e8ce <HAL_SPI_Init+0x42>
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	4a84      	ldr	r2, [pc, #528]	; (800ead0 <HAL_SPI_Init+0x244>)
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d005      	beq.n	800e8ce <HAL_SPI_Init+0x42>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	68db      	ldr	r3, [r3, #12]
 800e8c6:	2b0f      	cmp	r3, #15
 800e8c8:	d901      	bls.n	800e8ce <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	e0f7      	b.n	800eabe <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e8ce:	6878      	ldr	r0, [r7, #4]
 800e8d0:	f000 fd5a 	bl	800f388 <SPI_GetPacketSize>
 800e8d4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	4a7b      	ldr	r2, [pc, #492]	; (800eac8 <HAL_SPI_Init+0x23c>)
 800e8dc:	4293      	cmp	r3, r2
 800e8de:	d00c      	beq.n	800e8fa <HAL_SPI_Init+0x6e>
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	4a79      	ldr	r2, [pc, #484]	; (800eacc <HAL_SPI_Init+0x240>)
 800e8e6:	4293      	cmp	r3, r2
 800e8e8:	d007      	beq.n	800e8fa <HAL_SPI_Init+0x6e>
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	4a78      	ldr	r2, [pc, #480]	; (800ead0 <HAL_SPI_Init+0x244>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d002      	beq.n	800e8fa <HAL_SPI_Init+0x6e>
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2b08      	cmp	r3, #8
 800e8f8:	d811      	bhi.n	800e91e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e8fe:	4a72      	ldr	r2, [pc, #456]	; (800eac8 <HAL_SPI_Init+0x23c>)
 800e900:	4293      	cmp	r3, r2
 800e902:	d009      	beq.n	800e918 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	4a70      	ldr	r2, [pc, #448]	; (800eacc <HAL_SPI_Init+0x240>)
 800e90a:	4293      	cmp	r3, r2
 800e90c:	d004      	beq.n	800e918 <HAL_SPI_Init+0x8c>
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	4a6f      	ldr	r2, [pc, #444]	; (800ead0 <HAL_SPI_Init+0x244>)
 800e914:	4293      	cmp	r3, r2
 800e916:	d104      	bne.n	800e922 <HAL_SPI_Init+0x96>
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	2b10      	cmp	r3, #16
 800e91c:	d901      	bls.n	800e922 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e91e:	2301      	movs	r3, #1
 800e920:	e0cd      	b.n	800eabe <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e928:	b2db      	uxtb	r3, r3
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d106      	bne.n	800e93c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	2200      	movs	r2, #0
 800e932:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e936:	6878      	ldr	r0, [r7, #4]
 800e938:	f7f4 fa8a 	bl	8002e50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	2202      	movs	r2, #2
 800e940:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	681a      	ldr	r2, [r3, #0]
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	f022 0201 	bic.w	r2, r2, #1
 800e952:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	689b      	ldr	r3, [r3, #8]
 800e95a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800e95e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	699b      	ldr	r3, [r3, #24]
 800e964:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e968:	d119      	bne.n	800e99e <HAL_SPI_Init+0x112>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	685b      	ldr	r3, [r3, #4]
 800e96e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e972:	d103      	bne.n	800e97c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d008      	beq.n	800e98e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e980:	2b00      	cmp	r3, #0
 800e982:	d10c      	bne.n	800e99e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e988:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e98c:	d107      	bne.n	800e99e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	681a      	ldr	r2, [r3, #0]
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e99c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	685b      	ldr	r3, [r3, #4]
 800e9a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d00f      	beq.n	800e9ca <HAL_SPI_Init+0x13e>
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	68db      	ldr	r3, [r3, #12]
 800e9ae:	2b06      	cmp	r3, #6
 800e9b0:	d90b      	bls.n	800e9ca <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	430a      	orrs	r2, r1
 800e9c6:	601a      	str	r2, [r3, #0]
 800e9c8:	e007      	b.n	800e9da <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	681a      	ldr	r2, [r3, #0]
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e9d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	69da      	ldr	r2, [r3, #28]
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9e2:	431a      	orrs	r2, r3
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	431a      	orrs	r2, r3
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9ec:	ea42 0103 	orr.w	r1, r2, r3
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	68da      	ldr	r2, [r3, #12]
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	430a      	orrs	r2, r1
 800e9fa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea04:	431a      	orrs	r2, r3
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea0a:	431a      	orrs	r2, r3
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	699b      	ldr	r3, [r3, #24]
 800ea10:	431a      	orrs	r2, r3
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	691b      	ldr	r3, [r3, #16]
 800ea16:	431a      	orrs	r2, r3
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	695b      	ldr	r3, [r3, #20]
 800ea1c:	431a      	orrs	r2, r3
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	6a1b      	ldr	r3, [r3, #32]
 800ea22:	431a      	orrs	r2, r3
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	685b      	ldr	r3, [r3, #4]
 800ea28:	431a      	orrs	r2, r3
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea2e:	431a      	orrs	r2, r3
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	689b      	ldr	r3, [r3, #8]
 800ea34:	431a      	orrs	r2, r3
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea3a:	ea42 0103 	orr.w	r1, r2, r3
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	430a      	orrs	r2, r1
 800ea48:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	685b      	ldr	r3, [r3, #4]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d113      	bne.n	800ea7a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	689b      	ldr	r3, [r3, #8]
 800ea58:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ea64:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	689b      	ldr	r3, [r3, #8]
 800ea6c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ea78:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	f022 0201 	bic.w	r2, r2, #1
 800ea88:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	685b      	ldr	r3, [r3, #4]
 800ea8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d00a      	beq.n	800eaac <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	68db      	ldr	r3, [r3, #12]
 800ea9c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	430a      	orrs	r2, r1
 800eaaa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2200      	movs	r2, #0
 800eab0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2201      	movs	r2, #1
 800eab8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800eabc:	2300      	movs	r3, #0
}
 800eabe:	4618      	mov	r0, r3
 800eac0:	3710      	adds	r7, #16
 800eac2:	46bd      	mov	sp, r7
 800eac4:	bd80      	pop	{r7, pc}
 800eac6:	bf00      	nop
 800eac8:	40013000 	.word	0x40013000
 800eacc:	40003800 	.word	0x40003800
 800ead0:	40003c00 	.word	0x40003c00

0800ead4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b08a      	sub	sp, #40	; 0x28
 800ead8:	af02      	add	r7, sp, #8
 800eada:	60f8      	str	r0, [r7, #12]
 800eadc:	60b9      	str	r1, [r7, #8]
 800eade:	603b      	str	r3, [r7, #0]
 800eae0:	4613      	mov	r3, r2
 800eae2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	3320      	adds	r3, #32
 800eaea:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800eaec:	2300      	movs	r3, #0
 800eaee:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eaf6:	2b01      	cmp	r3, #1
 800eaf8:	d101      	bne.n	800eafe <HAL_SPI_Transmit+0x2a>
 800eafa:	2302      	movs	r3, #2
 800eafc:	e1e1      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2201      	movs	r2, #1
 800eb02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eb06:	f7f4 ff8b 	bl	8003a20 <HAL_GetTick>
 800eb0a:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800eb12:	b2db      	uxtb	r3, r3
 800eb14:	2b01      	cmp	r3, #1
 800eb16:	d007      	beq.n	800eb28 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800eb18:	2302      	movs	r3, #2
 800eb1a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800eb24:	7efb      	ldrb	r3, [r7, #27]
 800eb26:	e1cc      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800eb28:	68bb      	ldr	r3, [r7, #8]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d002      	beq.n	800eb34 <HAL_SPI_Transmit+0x60>
 800eb2e:	88fb      	ldrh	r3, [r7, #6]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d107      	bne.n	800eb44 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800eb34:	2301      	movs	r3, #1
 800eb36:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800eb40:	7efb      	ldrb	r3, [r7, #27]
 800eb42:	e1be      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	2203      	movs	r2, #3
 800eb48:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	2200      	movs	r2, #0
 800eb50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	68ba      	ldr	r2, [r7, #8]
 800eb58:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	88fa      	ldrh	r2, [r7, #6]
 800eb5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	88fa      	ldrh	r2, [r7, #6]
 800eb66:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	2200      	movs	r2, #0
 800eb74:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	2200      	movs	r2, #0
 800eb84:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2200      	movs	r2, #0
 800eb8a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	689b      	ldr	r3, [r3, #8]
 800eb90:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800eb94:	d108      	bne.n	800eba8 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	681a      	ldr	r2, [r3, #0]
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eba4:	601a      	str	r2, [r3, #0]
 800eba6:	e009      	b.n	800ebbc <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	68db      	ldr	r3, [r3, #12]
 800ebae:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ebba:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	685a      	ldr	r2, [r3, #4]
 800ebc2:	4b96      	ldr	r3, [pc, #600]	; (800ee1c <HAL_SPI_Transmit+0x348>)
 800ebc4:	4013      	ands	r3, r2
 800ebc6:	88f9      	ldrh	r1, [r7, #6]
 800ebc8:	68fa      	ldr	r2, [r7, #12]
 800ebca:	6812      	ldr	r2, [r2, #0]
 800ebcc:	430b      	orrs	r3, r1
 800ebce:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	681a      	ldr	r2, [r3, #0]
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	f042 0201 	orr.w	r2, r2, #1
 800ebde:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	685b      	ldr	r3, [r3, #4]
 800ebe4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ebe8:	d107      	bne.n	800ebfa <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	681a      	ldr	r2, [r3, #0]
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ebf8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	68db      	ldr	r3, [r3, #12]
 800ebfe:	2b0f      	cmp	r3, #15
 800ec00:	d947      	bls.n	800ec92 <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ec02:	e03f      	b.n	800ec84 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	695b      	ldr	r3, [r3, #20]
 800ec0a:	f003 0302 	and.w	r3, r3, #2
 800ec0e:	2b02      	cmp	r3, #2
 800ec10:	d114      	bne.n	800ec3c <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	6812      	ldr	r2, [r2, #0]
 800ec1c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec22:	1d1a      	adds	r2, r3, #4
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ec2e:	b29b      	uxth	r3, r3
 800ec30:	3b01      	subs	r3, #1
 800ec32:	b29a      	uxth	r2, r3
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ec3a:	e023      	b.n	800ec84 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec3c:	f7f4 fef0 	bl	8003a20 <HAL_GetTick>
 800ec40:	4602      	mov	r2, r0
 800ec42:	697b      	ldr	r3, [r7, #20]
 800ec44:	1ad3      	subs	r3, r2, r3
 800ec46:	683a      	ldr	r2, [r7, #0]
 800ec48:	429a      	cmp	r2, r3
 800ec4a:	d803      	bhi.n	800ec54 <HAL_SPI_Transmit+0x180>
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec52:	d102      	bne.n	800ec5a <HAL_SPI_Transmit+0x186>
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d114      	bne.n	800ec84 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ec5a:	68f8      	ldr	r0, [r7, #12]
 800ec5c:	f000 fac6 	bl	800f1ec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	2200      	movs	r2, #0
 800ec64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ec6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ec80:	2303      	movs	r3, #3
 800ec82:	e11e      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ec8a:	b29b      	uxth	r3, r3
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d1b9      	bne.n	800ec04 <HAL_SPI_Transmit+0x130>
 800ec90:	e0f1      	b.n	800ee76 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	68db      	ldr	r3, [r3, #12]
 800ec96:	2b07      	cmp	r3, #7
 800ec98:	f240 80e6 	bls.w	800ee68 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ec9c:	e05d      	b.n	800ed5a <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	695b      	ldr	r3, [r3, #20]
 800eca4:	f003 0302 	and.w	r3, r3, #2
 800eca8:	2b02      	cmp	r3, #2
 800ecaa:	d132      	bne.n	800ed12 <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ecb2:	b29b      	uxth	r3, r3
 800ecb4:	2b01      	cmp	r3, #1
 800ecb6:	d918      	bls.n	800ecea <HAL_SPI_Transmit+0x216>
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d014      	beq.n	800ecea <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	6812      	ldr	r2, [r2, #0]
 800ecca:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecd0:	1d1a      	adds	r2, r3, #4
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ecdc:	b29b      	uxth	r3, r3
 800ecde:	3b02      	subs	r3, #2
 800ece0:	b29a      	uxth	r2, r3
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ece8:	e037      	b.n	800ed5a <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecee:	881a      	ldrh	r2, [r3, #0]
 800ecf0:	69fb      	ldr	r3, [r7, #28]
 800ecf2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecf8:	1c9a      	adds	r2, r3, #2
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed04:	b29b      	uxth	r3, r3
 800ed06:	3b01      	subs	r3, #1
 800ed08:	b29a      	uxth	r2, r3
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ed10:	e023      	b.n	800ed5a <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ed12:	f7f4 fe85 	bl	8003a20 <HAL_GetTick>
 800ed16:	4602      	mov	r2, r0
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	1ad3      	subs	r3, r2, r3
 800ed1c:	683a      	ldr	r2, [r7, #0]
 800ed1e:	429a      	cmp	r2, r3
 800ed20:	d803      	bhi.n	800ed2a <HAL_SPI_Transmit+0x256>
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed28:	d102      	bne.n	800ed30 <HAL_SPI_Transmit+0x25c>
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d114      	bne.n	800ed5a <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ed30:	68f8      	ldr	r0, [r7, #12]
 800ed32:	f000 fa5b 	bl	800f1ec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	2200      	movs	r2, #0
 800ed3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ed44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2201      	movs	r2, #1
 800ed52:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ed56:	2303      	movs	r3, #3
 800ed58:	e0b3      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed60:	b29b      	uxth	r3, r3
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d19b      	bne.n	800ec9e <HAL_SPI_Transmit+0x1ca>
 800ed66:	e086      	b.n	800ee76 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	695b      	ldr	r3, [r3, #20]
 800ed6e:	f003 0302 	and.w	r3, r3, #2
 800ed72:	2b02      	cmp	r3, #2
 800ed74:	d154      	bne.n	800ee20 <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed7c:	b29b      	uxth	r3, r3
 800ed7e:	2b03      	cmp	r3, #3
 800ed80:	d918      	bls.n	800edb4 <HAL_SPI_Transmit+0x2e0>
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed86:	2b40      	cmp	r3, #64	; 0x40
 800ed88:	d914      	bls.n	800edb4 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	6812      	ldr	r2, [r2, #0]
 800ed94:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed9a:	1d1a      	adds	r2, r3, #4
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800eda6:	b29b      	uxth	r3, r3
 800eda8:	3b04      	subs	r3, #4
 800edaa:	b29a      	uxth	r2, r3
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800edb2:	e059      	b.n	800ee68 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800edba:	b29b      	uxth	r3, r3
 800edbc:	2b01      	cmp	r3, #1
 800edbe:	d917      	bls.n	800edf0 <HAL_SPI_Transmit+0x31c>
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d013      	beq.n	800edf0 <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800edcc:	881a      	ldrh	r2, [r3, #0]
 800edce:	69fb      	ldr	r3, [r7, #28]
 800edd0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800edd6:	1c9a      	adds	r2, r3, #2
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ede2:	b29b      	uxth	r3, r3
 800ede4:	3b02      	subs	r3, #2
 800ede6:	b29a      	uxth	r2, r3
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800edee:	e03b      	b.n	800ee68 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	3320      	adds	r3, #32
 800edfa:	7812      	ldrb	r2, [r2, #0]
 800edfc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee02:	1c5a      	adds	r2, r3, #1
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee0e:	b29b      	uxth	r3, r3
 800ee10:	3b01      	subs	r3, #1
 800ee12:	b29a      	uxth	r2, r3
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ee1a:	e025      	b.n	800ee68 <HAL_SPI_Transmit+0x394>
 800ee1c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee20:	f7f4 fdfe 	bl	8003a20 <HAL_GetTick>
 800ee24:	4602      	mov	r2, r0
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	1ad3      	subs	r3, r2, r3
 800ee2a:	683a      	ldr	r2, [r7, #0]
 800ee2c:	429a      	cmp	r2, r3
 800ee2e:	d803      	bhi.n	800ee38 <HAL_SPI_Transmit+0x364>
 800ee30:	683b      	ldr	r3, [r7, #0]
 800ee32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee36:	d102      	bne.n	800ee3e <HAL_SPI_Transmit+0x36a>
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d114      	bne.n	800ee68 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ee3e:	68f8      	ldr	r0, [r7, #12]
 800ee40:	f000 f9d4 	bl	800f1ec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	2200      	movs	r2, #0
 800ee48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	2201      	movs	r2, #1
 800ee60:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ee64:	2303      	movs	r3, #3
 800ee66:	e02c      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee6e:	b29b      	uxth	r3, r3
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	f47f af79 	bne.w	800ed68 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	9300      	str	r3, [sp, #0]
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	2108      	movs	r1, #8
 800ee80:	68f8      	ldr	r0, [r7, #12]
 800ee82:	f000 fa53 	bl	800f32c <SPI_WaitOnFlagUntilTimeout>
 800ee86:	4603      	mov	r3, r0
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d007      	beq.n	800ee9c <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee92:	f043 0220 	orr.w	r2, r3, #32
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ee9c:	68f8      	ldr	r0, [r7, #12]
 800ee9e:	f000 f9a5 	bl	800f1ec <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	2200      	movs	r2, #0
 800eea6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	2201      	movs	r2, #1
 800eeae:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d001      	beq.n	800eec0 <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800eebc:	2301      	movs	r3, #1
 800eebe:	e000      	b.n	800eec2 <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800eec0:	7efb      	ldrb	r3, [r7, #27]
}
 800eec2:	4618      	mov	r0, r3
 800eec4:	3720      	adds	r7, #32
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}
 800eeca:	bf00      	nop

0800eecc <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eecc:	b580      	push	{r7, lr}
 800eece:	b088      	sub	sp, #32
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	60f8      	str	r0, [r7, #12]
 800eed4:	60b9      	str	r1, [r7, #8]
 800eed6:	603b      	str	r3, [r7, #0]
 800eed8:	4613      	mov	r3, r2
 800eeda:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800eedc:	2300      	movs	r3, #0
 800eede:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	3330      	adds	r3, #48	; 0x30
 800eee6:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eeee:	2b01      	cmp	r3, #1
 800eef0:	d101      	bne.n	800eef6 <HAL_SPI_Receive+0x2a>
 800eef2:	2302      	movs	r3, #2
 800eef4:	e173      	b.n	800f1de <HAL_SPI_Receive+0x312>
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2201      	movs	r2, #1
 800eefa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eefe:	f7f4 fd8f 	bl	8003a20 <HAL_GetTick>
 800ef02:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	2b01      	cmp	r3, #1
 800ef0e:	d007      	beq.n	800ef20 <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800ef10:	2302      	movs	r3, #2
 800ef12:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	2200      	movs	r2, #0
 800ef18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ef1c:	7ffb      	ldrb	r3, [r7, #31]
 800ef1e:	e15e      	b.n	800f1de <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d002      	beq.n	800ef2c <HAL_SPI_Receive+0x60>
 800ef26:	88fb      	ldrh	r3, [r7, #6]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d107      	bne.n	800ef3c <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	2200      	movs	r2, #0
 800ef34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ef38:	7ffb      	ldrb	r3, [r7, #31]
 800ef3a:	e150      	b.n	800f1de <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	2204      	movs	r2, #4
 800ef40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	2200      	movs	r2, #0
 800ef48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	68ba      	ldr	r2, [r7, #8]
 800ef50:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	88fa      	ldrh	r2, [r7, #6]
 800ef56:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	88fa      	ldrh	r2, [r7, #6]
 800ef5e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	2200      	movs	r2, #0
 800ef66:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	2200      	movs	r2, #0
 800ef74:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	2200      	movs	r2, #0
 800ef82:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	689b      	ldr	r3, [r3, #8]
 800ef88:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800ef8c:	d108      	bne.n	800efa0 <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	681a      	ldr	r2, [r3, #0]
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ef9c:	601a      	str	r2, [r3, #0]
 800ef9e:	e009      	b.n	800efb4 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	68db      	ldr	r3, [r3, #12]
 800efa6:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800efb2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	685a      	ldr	r2, [r3, #4]
 800efba:	4b8b      	ldr	r3, [pc, #556]	; (800f1e8 <HAL_SPI_Receive+0x31c>)
 800efbc:	4013      	ands	r3, r2
 800efbe:	88f9      	ldrh	r1, [r7, #6]
 800efc0:	68fa      	ldr	r2, [r7, #12]
 800efc2:	6812      	ldr	r2, [r2, #0]
 800efc4:	430b      	orrs	r3, r1
 800efc6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	681a      	ldr	r2, [r3, #0]
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	f042 0201 	orr.w	r2, r2, #1
 800efd6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	685b      	ldr	r3, [r3, #4]
 800efdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800efe0:	d107      	bne.n	800eff2 <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	681a      	ldr	r2, [r3, #0]
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800eff0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	68db      	ldr	r3, [r3, #12]
 800eff6:	2b0f      	cmp	r3, #15
 800eff8:	d948      	bls.n	800f08c <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800effa:	e040      	b.n	800f07e <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	695a      	ldr	r2, [r3, #20]
 800f002:	f248 0308 	movw	r3, #32776	; 0x8008
 800f006:	4013      	ands	r3, r2
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d014      	beq.n	800f036 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	681a      	ldr	r2, [r3, #0]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f014:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800f016:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f01c:	1d1a      	adds	r2, r3, #4
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f028:	b29b      	uxth	r3, r3
 800f02a:	3b01      	subs	r3, #1
 800f02c:	b29a      	uxth	r2, r3
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f034:	e023      	b.n	800f07e <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f036:	f7f4 fcf3 	bl	8003a20 <HAL_GetTick>
 800f03a:	4602      	mov	r2, r0
 800f03c:	697b      	ldr	r3, [r7, #20]
 800f03e:	1ad3      	subs	r3, r2, r3
 800f040:	683a      	ldr	r2, [r7, #0]
 800f042:	429a      	cmp	r2, r3
 800f044:	d803      	bhi.n	800f04e <HAL_SPI_Receive+0x182>
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f04c:	d102      	bne.n	800f054 <HAL_SPI_Receive+0x188>
 800f04e:	683b      	ldr	r3, [r7, #0]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d114      	bne.n	800f07e <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f054:	68f8      	ldr	r0, [r7, #12]
 800f056:	f000 f8c9 	bl	800f1ec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	2200      	movs	r2, #0
 800f05e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f068:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	2201      	movs	r2, #1
 800f076:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f07a:	2303      	movs	r3, #3
 800f07c:	e0af      	b.n	800f1de <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f084:	b29b      	uxth	r3, r3
 800f086:	2b00      	cmp	r3, #0
 800f088:	d1b8      	bne.n	800effc <HAL_SPI_Receive+0x130>
 800f08a:	e095      	b.n	800f1b8 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	68db      	ldr	r3, [r3, #12]
 800f090:	2b07      	cmp	r3, #7
 800f092:	f240 808b 	bls.w	800f1ac <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800f096:	e03f      	b.n	800f118 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	695b      	ldr	r3, [r3, #20]
 800f09e:	f003 0301 	and.w	r3, r3, #1
 800f0a2:	2b01      	cmp	r3, #1
 800f0a4:	d114      	bne.n	800f0d0 <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f0aa:	69ba      	ldr	r2, [r7, #24]
 800f0ac:	8812      	ldrh	r2, [r2, #0]
 800f0ae:	b292      	uxth	r2, r2
 800f0b0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f0b6:	1c9a      	adds	r2, r3, #2
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f0c2:	b29b      	uxth	r3, r3
 800f0c4:	3b01      	subs	r3, #1
 800f0c6:	b29a      	uxth	r2, r3
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f0ce:	e023      	b.n	800f118 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f0d0:	f7f4 fca6 	bl	8003a20 <HAL_GetTick>
 800f0d4:	4602      	mov	r2, r0
 800f0d6:	697b      	ldr	r3, [r7, #20]
 800f0d8:	1ad3      	subs	r3, r2, r3
 800f0da:	683a      	ldr	r2, [r7, #0]
 800f0dc:	429a      	cmp	r2, r3
 800f0de:	d803      	bhi.n	800f0e8 <HAL_SPI_Receive+0x21c>
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0e6:	d102      	bne.n	800f0ee <HAL_SPI_Receive+0x222>
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d114      	bne.n	800f118 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f0ee:	68f8      	ldr	r0, [r7, #12]
 800f0f0:	f000 f87c 	bl	800f1ec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f102:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	2201      	movs	r2, #1
 800f110:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f114:	2303      	movs	r3, #3
 800f116:	e062      	b.n	800f1de <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f11e:	b29b      	uxth	r3, r3
 800f120:	2b00      	cmp	r3, #0
 800f122:	d1b9      	bne.n	800f098 <HAL_SPI_Receive+0x1cc>
 800f124:	e048      	b.n	800f1b8 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	695b      	ldr	r3, [r3, #20]
 800f12c:	f003 0301 	and.w	r3, r3, #1
 800f130:	2b01      	cmp	r3, #1
 800f132:	d117      	bne.n	800f164 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f140:	7812      	ldrb	r2, [r2, #0]
 800f142:	b2d2      	uxtb	r2, r2
 800f144:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f14a:	1c5a      	adds	r2, r3, #1
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f156:	b29b      	uxth	r3, r3
 800f158:	3b01      	subs	r3, #1
 800f15a:	b29a      	uxth	r2, r3
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f162:	e023      	b.n	800f1ac <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f164:	f7f4 fc5c 	bl	8003a20 <HAL_GetTick>
 800f168:	4602      	mov	r2, r0
 800f16a:	697b      	ldr	r3, [r7, #20]
 800f16c:	1ad3      	subs	r3, r2, r3
 800f16e:	683a      	ldr	r2, [r7, #0]
 800f170:	429a      	cmp	r2, r3
 800f172:	d803      	bhi.n	800f17c <HAL_SPI_Receive+0x2b0>
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f17a:	d102      	bne.n	800f182 <HAL_SPI_Receive+0x2b6>
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d114      	bne.n	800f1ac <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f182:	68f8      	ldr	r0, [r7, #12]
 800f184:	f000 f832 	bl	800f1ec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	2200      	movs	r2, #0
 800f18c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f196:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f1a8:	2303      	movs	r3, #3
 800f1aa:	e018      	b.n	800f1de <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f1b2:	b29b      	uxth	r3, r3
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1b6      	bne.n	800f126 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800f1b8:	68f8      	ldr	r0, [r7, #12]
 800f1ba:	f000 f817 	bl	800f1ec <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	2201      	movs	r2, #1
 800f1ca:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d001      	beq.n	800f1dc <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 800f1d8:	2301      	movs	r3, #1
 800f1da:	e000      	b.n	800f1de <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 800f1dc:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	3720      	adds	r7, #32
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	ffff0000 	.word	0xffff0000

0800f1ec <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b085      	sub	sp, #20
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	695b      	ldr	r3, [r3, #20]
 800f1fa:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	699a      	ldr	r2, [r3, #24]
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	f042 0208 	orr.w	r2, r2, #8
 800f20a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	699a      	ldr	r2, [r3, #24]
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	f042 0210 	orr.w	r2, r2, #16
 800f21a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	681a      	ldr	r2, [r3, #0]
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f022 0201 	bic.w	r2, r2, #1
 800f22a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	6919      	ldr	r1, [r3, #16]
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681a      	ldr	r2, [r3, #0]
 800f236:	4b3c      	ldr	r3, [pc, #240]	; (800f328 <SPI_CloseTransfer+0x13c>)
 800f238:	400b      	ands	r3, r1
 800f23a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	689a      	ldr	r2, [r3, #8]
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800f24a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f252:	b2db      	uxtb	r3, r3
 800f254:	2b04      	cmp	r3, #4
 800f256:	d014      	beq.n	800f282 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	f003 0320 	and.w	r3, r3, #32
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d00f      	beq.n	800f282 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f268:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	699a      	ldr	r2, [r3, #24]
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	f042 0220 	orr.w	r2, r2, #32
 800f280:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f288:	b2db      	uxtb	r3, r3
 800f28a:	2b03      	cmp	r3, #3
 800f28c:	d014      	beq.n	800f2b8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f294:	2b00      	cmp	r3, #0
 800f296:	d00f      	beq.n	800f2b8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f29e:	f043 0204 	orr.w	r2, r3, #4
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	699a      	ldr	r2, [r3, #24]
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f2b6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d00f      	beq.n	800f2e2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f2c8:	f043 0201 	orr.w	r2, r3, #1
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	699a      	ldr	r2, [r3, #24]
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f2e0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d00f      	beq.n	800f30c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f2f2:	f043 0208 	orr.w	r2, r3, #8
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	699a      	ldr	r2, [r3, #24]
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f30a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2200      	movs	r2, #0
 800f310:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	2200      	movs	r2, #0
 800f318:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800f31c:	bf00      	nop
 800f31e:	3714      	adds	r7, #20
 800f320:	46bd      	mov	sp, r7
 800f322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f326:	4770      	bx	lr
 800f328:	fffffc90 	.word	0xfffffc90

0800f32c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b084      	sub	sp, #16
 800f330:	af00      	add	r7, sp, #0
 800f332:	60f8      	str	r0, [r7, #12]
 800f334:	60b9      	str	r1, [r7, #8]
 800f336:	603b      	str	r3, [r7, #0]
 800f338:	4613      	mov	r3, r2
 800f33a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f33c:	e010      	b.n	800f360 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f33e:	f7f4 fb6f 	bl	8003a20 <HAL_GetTick>
 800f342:	4602      	mov	r2, r0
 800f344:	69bb      	ldr	r3, [r7, #24]
 800f346:	1ad3      	subs	r3, r2, r3
 800f348:	683a      	ldr	r2, [r7, #0]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d803      	bhi.n	800f356 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f34e:	683b      	ldr	r3, [r7, #0]
 800f350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f354:	d102      	bne.n	800f35c <SPI_WaitOnFlagUntilTimeout+0x30>
 800f356:	683b      	ldr	r3, [r7, #0]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d101      	bne.n	800f360 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f35c:	2303      	movs	r3, #3
 800f35e:	e00f      	b.n	800f380 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	695a      	ldr	r2, [r3, #20]
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	4013      	ands	r3, r2
 800f36a:	68ba      	ldr	r2, [r7, #8]
 800f36c:	429a      	cmp	r2, r3
 800f36e:	bf0c      	ite	eq
 800f370:	2301      	moveq	r3, #1
 800f372:	2300      	movne	r3, #0
 800f374:	b2db      	uxtb	r3, r3
 800f376:	461a      	mov	r2, r3
 800f378:	79fb      	ldrb	r3, [r7, #7]
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d0df      	beq.n	800f33e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f37e:	2300      	movs	r3, #0
}
 800f380:	4618      	mov	r0, r3
 800f382:	3710      	adds	r7, #16
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}

0800f388 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f394:	095b      	lsrs	r3, r3, #5
 800f396:	3301      	adds	r3, #1
 800f398:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	68db      	ldr	r3, [r3, #12]
 800f39e:	3301      	adds	r3, #1
 800f3a0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f3a2:	68bb      	ldr	r3, [r7, #8]
 800f3a4:	3307      	adds	r3, #7
 800f3a6:	08db      	lsrs	r3, r3, #3
 800f3a8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	68fa      	ldr	r2, [r7, #12]
 800f3ae:	fb02 f303 	mul.w	r3, r2, r3
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3714      	adds	r7, #20
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3bc:	4770      	bx	lr

0800f3be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f3be:	b580      	push	{r7, lr}
 800f3c0:	b082      	sub	sp, #8
 800f3c2:	af00      	add	r7, sp, #0
 800f3c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d101      	bne.n	800f3d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f3cc:	2301      	movs	r3, #1
 800f3ce:	e049      	b.n	800f464 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f3d6:	b2db      	uxtb	r3, r3
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d106      	bne.n	800f3ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	2200      	movs	r2, #0
 800f3e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f3e4:	6878      	ldr	r0, [r7, #4]
 800f3e6:	f7f3 ff85 	bl	80032f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	2202      	movs	r2, #2
 800f3ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681a      	ldr	r2, [r3, #0]
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	3304      	adds	r3, #4
 800f3fa:	4619      	mov	r1, r3
 800f3fc:	4610      	mov	r0, r2
 800f3fe:	f000 ff29 	bl	8010254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	2201      	movs	r2, #1
 800f406:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	2201      	movs	r2, #1
 800f40e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	2201      	movs	r2, #1
 800f416:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2201      	movs	r2, #1
 800f41e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2201      	movs	r2, #1
 800f426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	2201      	movs	r2, #1
 800f42e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	2201      	movs	r2, #1
 800f436:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2201      	movs	r2, #1
 800f43e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2201      	movs	r2, #1
 800f446:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2201      	movs	r2, #1
 800f44e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	2201      	movs	r2, #1
 800f456:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2201      	movs	r2, #1
 800f45e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f462:	2300      	movs	r3, #0
}
 800f464:	4618      	mov	r0, r3
 800f466:	3708      	adds	r7, #8
 800f468:	46bd      	mov	sp, r7
 800f46a:	bd80      	pop	{r7, pc}

0800f46c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b082      	sub	sp, #8
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d101      	bne.n	800f47e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f47a:	2301      	movs	r3, #1
 800f47c:	e049      	b.n	800f512 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f484:	b2db      	uxtb	r3, r3
 800f486:	2b00      	cmp	r3, #0
 800f488:	d106      	bne.n	800f498 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2200      	movs	r2, #0
 800f48e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f492:	6878      	ldr	r0, [r7, #4]
 800f494:	f7f3 fd98 	bl	8002fc8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2202      	movs	r2, #2
 800f49c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681a      	ldr	r2, [r3, #0]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	3304      	adds	r3, #4
 800f4a8:	4619      	mov	r1, r3
 800f4aa:	4610      	mov	r0, r2
 800f4ac:	f000 fed2 	bl	8010254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2201      	movs	r2, #1
 800f4c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2201      	movs	r2, #1
 800f4d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	2201      	movs	r2, #1
 800f4dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	2201      	movs	r2, #1
 800f4e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2201      	movs	r2, #1
 800f4fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	2201      	movs	r2, #1
 800f504:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2201      	movs	r2, #1
 800f50c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f510:	2300      	movs	r3, #0
}
 800f512:	4618      	mov	r0, r3
 800f514:	3708      	adds	r7, #8
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
	...

0800f51c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b084      	sub	sp, #16
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d109      	bne.n	800f540 <HAL_TIM_PWM_Start+0x24>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f532:	b2db      	uxtb	r3, r3
 800f534:	2b01      	cmp	r3, #1
 800f536:	bf14      	ite	ne
 800f538:	2301      	movne	r3, #1
 800f53a:	2300      	moveq	r3, #0
 800f53c:	b2db      	uxtb	r3, r3
 800f53e:	e03c      	b.n	800f5ba <HAL_TIM_PWM_Start+0x9e>
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	2b04      	cmp	r3, #4
 800f544:	d109      	bne.n	800f55a <HAL_TIM_PWM_Start+0x3e>
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f54c:	b2db      	uxtb	r3, r3
 800f54e:	2b01      	cmp	r3, #1
 800f550:	bf14      	ite	ne
 800f552:	2301      	movne	r3, #1
 800f554:	2300      	moveq	r3, #0
 800f556:	b2db      	uxtb	r3, r3
 800f558:	e02f      	b.n	800f5ba <HAL_TIM_PWM_Start+0x9e>
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	2b08      	cmp	r3, #8
 800f55e:	d109      	bne.n	800f574 <HAL_TIM_PWM_Start+0x58>
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f566:	b2db      	uxtb	r3, r3
 800f568:	2b01      	cmp	r3, #1
 800f56a:	bf14      	ite	ne
 800f56c:	2301      	movne	r3, #1
 800f56e:	2300      	moveq	r3, #0
 800f570:	b2db      	uxtb	r3, r3
 800f572:	e022      	b.n	800f5ba <HAL_TIM_PWM_Start+0x9e>
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	2b0c      	cmp	r3, #12
 800f578:	d109      	bne.n	800f58e <HAL_TIM_PWM_Start+0x72>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f580:	b2db      	uxtb	r3, r3
 800f582:	2b01      	cmp	r3, #1
 800f584:	bf14      	ite	ne
 800f586:	2301      	movne	r3, #1
 800f588:	2300      	moveq	r3, #0
 800f58a:	b2db      	uxtb	r3, r3
 800f58c:	e015      	b.n	800f5ba <HAL_TIM_PWM_Start+0x9e>
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	2b10      	cmp	r3, #16
 800f592:	d109      	bne.n	800f5a8 <HAL_TIM_PWM_Start+0x8c>
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f59a:	b2db      	uxtb	r3, r3
 800f59c:	2b01      	cmp	r3, #1
 800f59e:	bf14      	ite	ne
 800f5a0:	2301      	movne	r3, #1
 800f5a2:	2300      	moveq	r3, #0
 800f5a4:	b2db      	uxtb	r3, r3
 800f5a6:	e008      	b.n	800f5ba <HAL_TIM_PWM_Start+0x9e>
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f5ae:	b2db      	uxtb	r3, r3
 800f5b0:	2b01      	cmp	r3, #1
 800f5b2:	bf14      	ite	ne
 800f5b4:	2301      	movne	r3, #1
 800f5b6:	2300      	moveq	r3, #0
 800f5b8:	b2db      	uxtb	r3, r3
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d001      	beq.n	800f5c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f5be:	2301      	movs	r3, #1
 800f5c0:	e0ab      	b.n	800f71a <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d104      	bne.n	800f5d2 <HAL_TIM_PWM_Start+0xb6>
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	2202      	movs	r2, #2
 800f5cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f5d0:	e023      	b.n	800f61a <HAL_TIM_PWM_Start+0xfe>
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	2b04      	cmp	r3, #4
 800f5d6:	d104      	bne.n	800f5e2 <HAL_TIM_PWM_Start+0xc6>
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	2202      	movs	r2, #2
 800f5dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f5e0:	e01b      	b.n	800f61a <HAL_TIM_PWM_Start+0xfe>
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	2b08      	cmp	r3, #8
 800f5e6:	d104      	bne.n	800f5f2 <HAL_TIM_PWM_Start+0xd6>
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2202      	movs	r2, #2
 800f5ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f5f0:	e013      	b.n	800f61a <HAL_TIM_PWM_Start+0xfe>
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	2b0c      	cmp	r3, #12
 800f5f6:	d104      	bne.n	800f602 <HAL_TIM_PWM_Start+0xe6>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2202      	movs	r2, #2
 800f5fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f600:	e00b      	b.n	800f61a <HAL_TIM_PWM_Start+0xfe>
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	2b10      	cmp	r3, #16
 800f606:	d104      	bne.n	800f612 <HAL_TIM_PWM_Start+0xf6>
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	2202      	movs	r2, #2
 800f60c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f610:	e003      	b.n	800f61a <HAL_TIM_PWM_Start+0xfe>
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2202      	movs	r2, #2
 800f616:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	2201      	movs	r2, #1
 800f620:	6839      	ldr	r1, [r7, #0]
 800f622:	4618      	mov	r0, r3
 800f624:	f001 f992 	bl	801094c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	4a3d      	ldr	r2, [pc, #244]	; (800f724 <HAL_TIM_PWM_Start+0x208>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d013      	beq.n	800f65a <HAL_TIM_PWM_Start+0x13e>
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	4a3c      	ldr	r2, [pc, #240]	; (800f728 <HAL_TIM_PWM_Start+0x20c>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d00e      	beq.n	800f65a <HAL_TIM_PWM_Start+0x13e>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	4a3a      	ldr	r2, [pc, #232]	; (800f72c <HAL_TIM_PWM_Start+0x210>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d009      	beq.n	800f65a <HAL_TIM_PWM_Start+0x13e>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	4a39      	ldr	r2, [pc, #228]	; (800f730 <HAL_TIM_PWM_Start+0x214>)
 800f64c:	4293      	cmp	r3, r2
 800f64e:	d004      	beq.n	800f65a <HAL_TIM_PWM_Start+0x13e>
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	4a37      	ldr	r2, [pc, #220]	; (800f734 <HAL_TIM_PWM_Start+0x218>)
 800f656:	4293      	cmp	r3, r2
 800f658:	d101      	bne.n	800f65e <HAL_TIM_PWM_Start+0x142>
 800f65a:	2301      	movs	r3, #1
 800f65c:	e000      	b.n	800f660 <HAL_TIM_PWM_Start+0x144>
 800f65e:	2300      	movs	r3, #0
 800f660:	2b00      	cmp	r3, #0
 800f662:	d007      	beq.n	800f674 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f672:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	4a2a      	ldr	r2, [pc, #168]	; (800f724 <HAL_TIM_PWM_Start+0x208>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d02c      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f686:	d027      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	4a2a      	ldr	r2, [pc, #168]	; (800f738 <HAL_TIM_PWM_Start+0x21c>)
 800f68e:	4293      	cmp	r3, r2
 800f690:	d022      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	4a29      	ldr	r2, [pc, #164]	; (800f73c <HAL_TIM_PWM_Start+0x220>)
 800f698:	4293      	cmp	r3, r2
 800f69a:	d01d      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	4a27      	ldr	r2, [pc, #156]	; (800f740 <HAL_TIM_PWM_Start+0x224>)
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	d018      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	4a1f      	ldr	r2, [pc, #124]	; (800f728 <HAL_TIM_PWM_Start+0x20c>)
 800f6ac:	4293      	cmp	r3, r2
 800f6ae:	d013      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	4a23      	ldr	r2, [pc, #140]	; (800f744 <HAL_TIM_PWM_Start+0x228>)
 800f6b6:	4293      	cmp	r3, r2
 800f6b8:	d00e      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	4a1b      	ldr	r2, [pc, #108]	; (800f72c <HAL_TIM_PWM_Start+0x210>)
 800f6c0:	4293      	cmp	r3, r2
 800f6c2:	d009      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	4a1f      	ldr	r2, [pc, #124]	; (800f748 <HAL_TIM_PWM_Start+0x22c>)
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d004      	beq.n	800f6d8 <HAL_TIM_PWM_Start+0x1bc>
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	4a1e      	ldr	r2, [pc, #120]	; (800f74c <HAL_TIM_PWM_Start+0x230>)
 800f6d4:	4293      	cmp	r3, r2
 800f6d6:	d115      	bne.n	800f704 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	689a      	ldr	r2, [r3, #8]
 800f6de:	4b1c      	ldr	r3, [pc, #112]	; (800f750 <HAL_TIM_PWM_Start+0x234>)
 800f6e0:	4013      	ands	r3, r2
 800f6e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	2b06      	cmp	r3, #6
 800f6e8:	d015      	beq.n	800f716 <HAL_TIM_PWM_Start+0x1fa>
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f6f0:	d011      	beq.n	800f716 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	681a      	ldr	r2, [r3, #0]
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	f042 0201 	orr.w	r2, r2, #1
 800f700:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f702:	e008      	b.n	800f716 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	681a      	ldr	r2, [r3, #0]
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	f042 0201 	orr.w	r2, r2, #1
 800f712:	601a      	str	r2, [r3, #0]
 800f714:	e000      	b.n	800f718 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f716:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f718:	2300      	movs	r3, #0
}
 800f71a:	4618      	mov	r0, r3
 800f71c:	3710      	adds	r7, #16
 800f71e:	46bd      	mov	sp, r7
 800f720:	bd80      	pop	{r7, pc}
 800f722:	bf00      	nop
 800f724:	40010000 	.word	0x40010000
 800f728:	40010400 	.word	0x40010400
 800f72c:	40014000 	.word	0x40014000
 800f730:	40014400 	.word	0x40014400
 800f734:	40014800 	.word	0x40014800
 800f738:	40000400 	.word	0x40000400
 800f73c:	40000800 	.word	0x40000800
 800f740:	40000c00 	.word	0x40000c00
 800f744:	40001800 	.word	0x40001800
 800f748:	4000e000 	.word	0x4000e000
 800f74c:	4000e400 	.word	0x4000e400
 800f750:	00010007 	.word	0x00010007

0800f754 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800f754:	b580      	push	{r7, lr}
 800f756:	b086      	sub	sp, #24
 800f758:	af00      	add	r7, sp, #0
 800f75a:	60f8      	str	r0, [r7, #12]
 800f75c:	60b9      	str	r1, [r7, #8]
 800f75e:	607a      	str	r2, [r7, #4]
 800f760:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800f762:	2300      	movs	r3, #0
 800f764:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800f766:	68bb      	ldr	r3, [r7, #8]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d109      	bne.n	800f780 <HAL_TIM_PWM_Start_DMA+0x2c>
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f772:	b2db      	uxtb	r3, r3
 800f774:	2b02      	cmp	r3, #2
 800f776:	bf0c      	ite	eq
 800f778:	2301      	moveq	r3, #1
 800f77a:	2300      	movne	r3, #0
 800f77c:	b2db      	uxtb	r3, r3
 800f77e:	e03c      	b.n	800f7fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800f780:	68bb      	ldr	r3, [r7, #8]
 800f782:	2b04      	cmp	r3, #4
 800f784:	d109      	bne.n	800f79a <HAL_TIM_PWM_Start_DMA+0x46>
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f78c:	b2db      	uxtb	r3, r3
 800f78e:	2b02      	cmp	r3, #2
 800f790:	bf0c      	ite	eq
 800f792:	2301      	moveq	r3, #1
 800f794:	2300      	movne	r3, #0
 800f796:	b2db      	uxtb	r3, r3
 800f798:	e02f      	b.n	800f7fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	2b08      	cmp	r3, #8
 800f79e:	d109      	bne.n	800f7b4 <HAL_TIM_PWM_Start_DMA+0x60>
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f7a6:	b2db      	uxtb	r3, r3
 800f7a8:	2b02      	cmp	r3, #2
 800f7aa:	bf0c      	ite	eq
 800f7ac:	2301      	moveq	r3, #1
 800f7ae:	2300      	movne	r3, #0
 800f7b0:	b2db      	uxtb	r3, r3
 800f7b2:	e022      	b.n	800f7fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800f7b4:	68bb      	ldr	r3, [r7, #8]
 800f7b6:	2b0c      	cmp	r3, #12
 800f7b8:	d109      	bne.n	800f7ce <HAL_TIM_PWM_Start_DMA+0x7a>
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f7c0:	b2db      	uxtb	r3, r3
 800f7c2:	2b02      	cmp	r3, #2
 800f7c4:	bf0c      	ite	eq
 800f7c6:	2301      	moveq	r3, #1
 800f7c8:	2300      	movne	r3, #0
 800f7ca:	b2db      	uxtb	r3, r3
 800f7cc:	e015      	b.n	800f7fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800f7ce:	68bb      	ldr	r3, [r7, #8]
 800f7d0:	2b10      	cmp	r3, #16
 800f7d2:	d109      	bne.n	800f7e8 <HAL_TIM_PWM_Start_DMA+0x94>
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f7da:	b2db      	uxtb	r3, r3
 800f7dc:	2b02      	cmp	r3, #2
 800f7de:	bf0c      	ite	eq
 800f7e0:	2301      	moveq	r3, #1
 800f7e2:	2300      	movne	r3, #0
 800f7e4:	b2db      	uxtb	r3, r3
 800f7e6:	e008      	b.n	800f7fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f7ee:	b2db      	uxtb	r3, r3
 800f7f0:	2b02      	cmp	r3, #2
 800f7f2:	bf0c      	ite	eq
 800f7f4:	2301      	moveq	r3, #1
 800f7f6:	2300      	movne	r3, #0
 800f7f8:	b2db      	uxtb	r3, r3
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d001      	beq.n	800f802 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800f7fe:	2302      	movs	r3, #2
 800f800:	e1ba      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800f802:	68bb      	ldr	r3, [r7, #8]
 800f804:	2b00      	cmp	r3, #0
 800f806:	d109      	bne.n	800f81c <HAL_TIM_PWM_Start_DMA+0xc8>
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	2b01      	cmp	r3, #1
 800f812:	bf0c      	ite	eq
 800f814:	2301      	moveq	r3, #1
 800f816:	2300      	movne	r3, #0
 800f818:	b2db      	uxtb	r3, r3
 800f81a:	e03c      	b.n	800f896 <HAL_TIM_PWM_Start_DMA+0x142>
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	2b04      	cmp	r3, #4
 800f820:	d109      	bne.n	800f836 <HAL_TIM_PWM_Start_DMA+0xe2>
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f828:	b2db      	uxtb	r3, r3
 800f82a:	2b01      	cmp	r3, #1
 800f82c:	bf0c      	ite	eq
 800f82e:	2301      	moveq	r3, #1
 800f830:	2300      	movne	r3, #0
 800f832:	b2db      	uxtb	r3, r3
 800f834:	e02f      	b.n	800f896 <HAL_TIM_PWM_Start_DMA+0x142>
 800f836:	68bb      	ldr	r3, [r7, #8]
 800f838:	2b08      	cmp	r3, #8
 800f83a:	d109      	bne.n	800f850 <HAL_TIM_PWM_Start_DMA+0xfc>
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f842:	b2db      	uxtb	r3, r3
 800f844:	2b01      	cmp	r3, #1
 800f846:	bf0c      	ite	eq
 800f848:	2301      	moveq	r3, #1
 800f84a:	2300      	movne	r3, #0
 800f84c:	b2db      	uxtb	r3, r3
 800f84e:	e022      	b.n	800f896 <HAL_TIM_PWM_Start_DMA+0x142>
 800f850:	68bb      	ldr	r3, [r7, #8]
 800f852:	2b0c      	cmp	r3, #12
 800f854:	d109      	bne.n	800f86a <HAL_TIM_PWM_Start_DMA+0x116>
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f85c:	b2db      	uxtb	r3, r3
 800f85e:	2b01      	cmp	r3, #1
 800f860:	bf0c      	ite	eq
 800f862:	2301      	moveq	r3, #1
 800f864:	2300      	movne	r3, #0
 800f866:	b2db      	uxtb	r3, r3
 800f868:	e015      	b.n	800f896 <HAL_TIM_PWM_Start_DMA+0x142>
 800f86a:	68bb      	ldr	r3, [r7, #8]
 800f86c:	2b10      	cmp	r3, #16
 800f86e:	d109      	bne.n	800f884 <HAL_TIM_PWM_Start_DMA+0x130>
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f876:	b2db      	uxtb	r3, r3
 800f878:	2b01      	cmp	r3, #1
 800f87a:	bf0c      	ite	eq
 800f87c:	2301      	moveq	r3, #1
 800f87e:	2300      	movne	r3, #0
 800f880:	b2db      	uxtb	r3, r3
 800f882:	e008      	b.n	800f896 <HAL_TIM_PWM_Start_DMA+0x142>
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f88a:	b2db      	uxtb	r3, r3
 800f88c:	2b01      	cmp	r3, #1
 800f88e:	bf0c      	ite	eq
 800f890:	2301      	moveq	r3, #1
 800f892:	2300      	movne	r3, #0
 800f894:	b2db      	uxtb	r3, r3
 800f896:	2b00      	cmp	r3, #0
 800f898:	d034      	beq.n	800f904 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d002      	beq.n	800f8a6 <HAL_TIM_PWM_Start_DMA+0x152>
 800f8a0:	887b      	ldrh	r3, [r7, #2]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d101      	bne.n	800f8aa <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800f8a6:	2301      	movs	r3, #1
 800f8a8:	e166      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f8aa:	68bb      	ldr	r3, [r7, #8]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d104      	bne.n	800f8ba <HAL_TIM_PWM_Start_DMA+0x166>
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	2202      	movs	r2, #2
 800f8b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f8b8:	e026      	b.n	800f908 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8ba:	68bb      	ldr	r3, [r7, #8]
 800f8bc:	2b04      	cmp	r3, #4
 800f8be:	d104      	bne.n	800f8ca <HAL_TIM_PWM_Start_DMA+0x176>
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	2202      	movs	r2, #2
 800f8c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f8c8:	e01e      	b.n	800f908 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8ca:	68bb      	ldr	r3, [r7, #8]
 800f8cc:	2b08      	cmp	r3, #8
 800f8ce:	d104      	bne.n	800f8da <HAL_TIM_PWM_Start_DMA+0x186>
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2202      	movs	r2, #2
 800f8d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f8d8:	e016      	b.n	800f908 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8da:	68bb      	ldr	r3, [r7, #8]
 800f8dc:	2b0c      	cmp	r3, #12
 800f8de:	d104      	bne.n	800f8ea <HAL_TIM_PWM_Start_DMA+0x196>
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	2202      	movs	r2, #2
 800f8e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f8e8:	e00e      	b.n	800f908 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8ea:	68bb      	ldr	r3, [r7, #8]
 800f8ec:	2b10      	cmp	r3, #16
 800f8ee:	d104      	bne.n	800f8fa <HAL_TIM_PWM_Start_DMA+0x1a6>
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	2202      	movs	r2, #2
 800f8f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f8f8:	e006      	b.n	800f908 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	2202      	movs	r2, #2
 800f8fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f902:	e001      	b.n	800f908 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800f904:	2301      	movs	r3, #1
 800f906:	e137      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 800f908:	68bb      	ldr	r3, [r7, #8]
 800f90a:	2b0c      	cmp	r3, #12
 800f90c:	f200 80ae 	bhi.w	800fa6c <HAL_TIM_PWM_Start_DMA+0x318>
 800f910:	a201      	add	r2, pc, #4	; (adr r2, 800f918 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800f912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f916:	bf00      	nop
 800f918:	0800f94d 	.word	0x0800f94d
 800f91c:	0800fa6d 	.word	0x0800fa6d
 800f920:	0800fa6d 	.word	0x0800fa6d
 800f924:	0800fa6d 	.word	0x0800fa6d
 800f928:	0800f995 	.word	0x0800f995
 800f92c:	0800fa6d 	.word	0x0800fa6d
 800f930:	0800fa6d 	.word	0x0800fa6d
 800f934:	0800fa6d 	.word	0x0800fa6d
 800f938:	0800f9dd 	.word	0x0800f9dd
 800f93c:	0800fa6d 	.word	0x0800fa6d
 800f940:	0800fa6d 	.word	0x0800fa6d
 800f944:	0800fa6d 	.word	0x0800fa6d
 800f948:	0800fa25 	.word	0x0800fa25
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f950:	4a8b      	ldr	r2, [pc, #556]	; (800fb80 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f952:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f958:	4a8a      	ldr	r2, [pc, #552]	; (800fb84 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f95a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f960:	4a89      	ldr	r2, [pc, #548]	; (800fb88 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f962:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800f968:	6879      	ldr	r1, [r7, #4]
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	3334      	adds	r3, #52	; 0x34
 800f970:	461a      	mov	r2, r3
 800f972:	887b      	ldrh	r3, [r7, #2]
 800f974:	f7f6 f872 	bl	8005a5c <HAL_DMA_Start_IT>
 800f978:	4603      	mov	r3, r0
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f97e:	2301      	movs	r3, #1
 800f980:	e0fa      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	68da      	ldr	r2, [r3, #12]
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f990:	60da      	str	r2, [r3, #12]
      break;
 800f992:	e06e      	b.n	800fa72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f998:	4a79      	ldr	r2, [pc, #484]	; (800fb80 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f99a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f9a0:	4a78      	ldr	r2, [pc, #480]	; (800fb84 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f9a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f9a8:	4a77      	ldr	r2, [pc, #476]	; (800fb88 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f9aa:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800f9b0:	6879      	ldr	r1, [r7, #4]
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	3338      	adds	r3, #56	; 0x38
 800f9b8:	461a      	mov	r2, r3
 800f9ba:	887b      	ldrh	r3, [r7, #2]
 800f9bc:	f7f6 f84e 	bl	8005a5c <HAL_DMA_Start_IT>
 800f9c0:	4603      	mov	r3, r0
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d001      	beq.n	800f9ca <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f9c6:	2301      	movs	r3, #1
 800f9c8:	e0d6      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	68da      	ldr	r2, [r3, #12]
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f9d8:	60da      	str	r2, [r3, #12]
      break;
 800f9da:	e04a      	b.n	800fa72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9e0:	4a67      	ldr	r2, [pc, #412]	; (800fb80 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f9e2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9e8:	4a66      	ldr	r2, [pc, #408]	; (800fb84 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f9ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9f0:	4a65      	ldr	r2, [pc, #404]	; (800fb88 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f9f2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800f9f8:	6879      	ldr	r1, [r7, #4]
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	333c      	adds	r3, #60	; 0x3c
 800fa00:	461a      	mov	r2, r3
 800fa02:	887b      	ldrh	r3, [r7, #2]
 800fa04:	f7f6 f82a 	bl	8005a5c <HAL_DMA_Start_IT>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d001      	beq.n	800fa12 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800fa0e:	2301      	movs	r3, #1
 800fa10:	e0b2      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	68da      	ldr	r2, [r3, #12]
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fa20:	60da      	str	r2, [r3, #12]
      break;
 800fa22:	e026      	b.n	800fa72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa28:	4a55      	ldr	r2, [pc, #340]	; (800fb80 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800fa2a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa30:	4a54      	ldr	r2, [pc, #336]	; (800fb84 <HAL_TIM_PWM_Start_DMA+0x430>)
 800fa32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa38:	4a53      	ldr	r2, [pc, #332]	; (800fb88 <HAL_TIM_PWM_Start_DMA+0x434>)
 800fa3a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fa40:	6879      	ldr	r1, [r7, #4]
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	3340      	adds	r3, #64	; 0x40
 800fa48:	461a      	mov	r2, r3
 800fa4a:	887b      	ldrh	r3, [r7, #2]
 800fa4c:	f7f6 f806 	bl	8005a5c <HAL_DMA_Start_IT>
 800fa50:	4603      	mov	r3, r0
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d001      	beq.n	800fa5a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800fa56:	2301      	movs	r3, #1
 800fa58:	e08e      	b.n	800fb78 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	68da      	ldr	r2, [r3, #12]
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800fa68:	60da      	str	r2, [r3, #12]
      break;
 800fa6a:	e002      	b.n	800fa72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800fa6c:	2301      	movs	r3, #1
 800fa6e:	75fb      	strb	r3, [r7, #23]
      break;
 800fa70:	bf00      	nop
  }

  if (status == HAL_OK)
 800fa72:	7dfb      	ldrb	r3, [r7, #23]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d17e      	bne.n	800fb76 <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	2201      	movs	r2, #1
 800fa7e:	68b9      	ldr	r1, [r7, #8]
 800fa80:	4618      	mov	r0, r3
 800fa82:	f000 ff63 	bl	801094c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	4a40      	ldr	r2, [pc, #256]	; (800fb8c <HAL_TIM_PWM_Start_DMA+0x438>)
 800fa8c:	4293      	cmp	r3, r2
 800fa8e:	d013      	beq.n	800fab8 <HAL_TIM_PWM_Start_DMA+0x364>
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	4a3e      	ldr	r2, [pc, #248]	; (800fb90 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800fa96:	4293      	cmp	r3, r2
 800fa98:	d00e      	beq.n	800fab8 <HAL_TIM_PWM_Start_DMA+0x364>
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	4a3d      	ldr	r2, [pc, #244]	; (800fb94 <HAL_TIM_PWM_Start_DMA+0x440>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d009      	beq.n	800fab8 <HAL_TIM_PWM_Start_DMA+0x364>
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	4a3b      	ldr	r2, [pc, #236]	; (800fb98 <HAL_TIM_PWM_Start_DMA+0x444>)
 800faaa:	4293      	cmp	r3, r2
 800faac:	d004      	beq.n	800fab8 <HAL_TIM_PWM_Start_DMA+0x364>
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	4a3a      	ldr	r2, [pc, #232]	; (800fb9c <HAL_TIM_PWM_Start_DMA+0x448>)
 800fab4:	4293      	cmp	r3, r2
 800fab6:	d101      	bne.n	800fabc <HAL_TIM_PWM_Start_DMA+0x368>
 800fab8:	2301      	movs	r3, #1
 800faba:	e000      	b.n	800fabe <HAL_TIM_PWM_Start_DMA+0x36a>
 800fabc:	2300      	movs	r3, #0
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d007      	beq.n	800fad2 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fad0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	4a2d      	ldr	r2, [pc, #180]	; (800fb8c <HAL_TIM_PWM_Start_DMA+0x438>)
 800fad8:	4293      	cmp	r3, r2
 800fada:	d02c      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fae4:	d027      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	4a2d      	ldr	r2, [pc, #180]	; (800fba0 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800faec:	4293      	cmp	r3, r2
 800faee:	d022      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	4a2b      	ldr	r2, [pc, #172]	; (800fba4 <HAL_TIM_PWM_Start_DMA+0x450>)
 800faf6:	4293      	cmp	r3, r2
 800faf8:	d01d      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	4a2a      	ldr	r2, [pc, #168]	; (800fba8 <HAL_TIM_PWM_Start_DMA+0x454>)
 800fb00:	4293      	cmp	r3, r2
 800fb02:	d018      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	4a21      	ldr	r2, [pc, #132]	; (800fb90 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800fb0a:	4293      	cmp	r3, r2
 800fb0c:	d013      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	4a26      	ldr	r2, [pc, #152]	; (800fbac <HAL_TIM_PWM_Start_DMA+0x458>)
 800fb14:	4293      	cmp	r3, r2
 800fb16:	d00e      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	4a1d      	ldr	r2, [pc, #116]	; (800fb94 <HAL_TIM_PWM_Start_DMA+0x440>)
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d009      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	4a22      	ldr	r2, [pc, #136]	; (800fbb0 <HAL_TIM_PWM_Start_DMA+0x45c>)
 800fb28:	4293      	cmp	r3, r2
 800fb2a:	d004      	beq.n	800fb36 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	4a20      	ldr	r2, [pc, #128]	; (800fbb4 <HAL_TIM_PWM_Start_DMA+0x460>)
 800fb32:	4293      	cmp	r3, r2
 800fb34:	d115      	bne.n	800fb62 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	689a      	ldr	r2, [r3, #8]
 800fb3c:	4b1e      	ldr	r3, [pc, #120]	; (800fbb8 <HAL_TIM_PWM_Start_DMA+0x464>)
 800fb3e:	4013      	ands	r3, r2
 800fb40:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fb42:	693b      	ldr	r3, [r7, #16]
 800fb44:	2b06      	cmp	r3, #6
 800fb46:	d015      	beq.n	800fb74 <HAL_TIM_PWM_Start_DMA+0x420>
 800fb48:	693b      	ldr	r3, [r7, #16]
 800fb4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fb4e:	d011      	beq.n	800fb74 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	681a      	ldr	r2, [r3, #0]
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	f042 0201 	orr.w	r2, r2, #1
 800fb5e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fb60:	e008      	b.n	800fb74 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	681a      	ldr	r2, [r3, #0]
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	f042 0201 	orr.w	r2, r2, #1
 800fb70:	601a      	str	r2, [r3, #0]
 800fb72:	e000      	b.n	800fb76 <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fb74:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800fb76:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb78:	4618      	mov	r0, r3
 800fb7a:	3718      	adds	r7, #24
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	bd80      	pop	{r7, pc}
 800fb80:	08010143 	.word	0x08010143
 800fb84:	080101eb 	.word	0x080101eb
 800fb88:	080100b1 	.word	0x080100b1
 800fb8c:	40010000 	.word	0x40010000
 800fb90:	40010400 	.word	0x40010400
 800fb94:	40014000 	.word	0x40014000
 800fb98:	40014400 	.word	0x40014400
 800fb9c:	40014800 	.word	0x40014800
 800fba0:	40000400 	.word	0x40000400
 800fba4:	40000800 	.word	0x40000800
 800fba8:	40000c00 	.word	0x40000c00
 800fbac:	40001800 	.word	0x40001800
 800fbb0:	4000e000 	.word	0x4000e000
 800fbb4:	4000e400 	.word	0x4000e400
 800fbb8:	00010007 	.word	0x00010007

0800fbbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b082      	sub	sp, #8
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	691b      	ldr	r3, [r3, #16]
 800fbca:	f003 0302 	and.w	r3, r3, #2
 800fbce:	2b02      	cmp	r3, #2
 800fbd0:	d122      	bne.n	800fc18 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	68db      	ldr	r3, [r3, #12]
 800fbd8:	f003 0302 	and.w	r3, r3, #2
 800fbdc:	2b02      	cmp	r3, #2
 800fbde:	d11b      	bne.n	800fc18 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f06f 0202 	mvn.w	r2, #2
 800fbe8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	2201      	movs	r2, #1
 800fbee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	699b      	ldr	r3, [r3, #24]
 800fbf6:	f003 0303 	and.w	r3, r3, #3
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d003      	beq.n	800fc06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fbfe:	6878      	ldr	r0, [r7, #4]
 800fc00:	f000 fa24 	bl	801004c <HAL_TIM_IC_CaptureCallback>
 800fc04:	e005      	b.n	800fc12 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc06:	6878      	ldr	r0, [r7, #4]
 800fc08:	f000 fa16 	bl	8010038 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc0c:	6878      	ldr	r0, [r7, #4]
 800fc0e:	f000 fa27 	bl	8010060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2200      	movs	r2, #0
 800fc16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	691b      	ldr	r3, [r3, #16]
 800fc1e:	f003 0304 	and.w	r3, r3, #4
 800fc22:	2b04      	cmp	r3, #4
 800fc24:	d122      	bne.n	800fc6c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	68db      	ldr	r3, [r3, #12]
 800fc2c:	f003 0304 	and.w	r3, r3, #4
 800fc30:	2b04      	cmp	r3, #4
 800fc32:	d11b      	bne.n	800fc6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	f06f 0204 	mvn.w	r2, #4
 800fc3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2202      	movs	r2, #2
 800fc42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	699b      	ldr	r3, [r3, #24]
 800fc4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d003      	beq.n	800fc5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc52:	6878      	ldr	r0, [r7, #4]
 800fc54:	f000 f9fa 	bl	801004c <HAL_TIM_IC_CaptureCallback>
 800fc58:	e005      	b.n	800fc66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc5a:	6878      	ldr	r0, [r7, #4]
 800fc5c:	f000 f9ec 	bl	8010038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc60:	6878      	ldr	r0, [r7, #4]
 800fc62:	f000 f9fd 	bl	8010060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	2200      	movs	r2, #0
 800fc6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	691b      	ldr	r3, [r3, #16]
 800fc72:	f003 0308 	and.w	r3, r3, #8
 800fc76:	2b08      	cmp	r3, #8
 800fc78:	d122      	bne.n	800fcc0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	68db      	ldr	r3, [r3, #12]
 800fc80:	f003 0308 	and.w	r3, r3, #8
 800fc84:	2b08      	cmp	r3, #8
 800fc86:	d11b      	bne.n	800fcc0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f06f 0208 	mvn.w	r2, #8
 800fc90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	2204      	movs	r2, #4
 800fc96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	69db      	ldr	r3, [r3, #28]
 800fc9e:	f003 0303 	and.w	r3, r3, #3
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d003      	beq.n	800fcae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fca6:	6878      	ldr	r0, [r7, #4]
 800fca8:	f000 f9d0 	bl	801004c <HAL_TIM_IC_CaptureCallback>
 800fcac:	e005      	b.n	800fcba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f000 f9c2 	bl	8010038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fcb4:	6878      	ldr	r0, [r7, #4]
 800fcb6:	f000 f9d3 	bl	8010060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	f003 0310 	and.w	r3, r3, #16
 800fcca:	2b10      	cmp	r3, #16
 800fccc:	d122      	bne.n	800fd14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	68db      	ldr	r3, [r3, #12]
 800fcd4:	f003 0310 	and.w	r3, r3, #16
 800fcd8:	2b10      	cmp	r3, #16
 800fcda:	d11b      	bne.n	800fd14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	f06f 0210 	mvn.w	r2, #16
 800fce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	2208      	movs	r2, #8
 800fcea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	69db      	ldr	r3, [r3, #28]
 800fcf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d003      	beq.n	800fd02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fcfa:	6878      	ldr	r0, [r7, #4]
 800fcfc:	f000 f9a6 	bl	801004c <HAL_TIM_IC_CaptureCallback>
 800fd00:	e005      	b.n	800fd0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fd02:	6878      	ldr	r0, [r7, #4]
 800fd04:	f000 f998 	bl	8010038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fd08:	6878      	ldr	r0, [r7, #4]
 800fd0a:	f000 f9a9 	bl	8010060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2200      	movs	r2, #0
 800fd12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	691b      	ldr	r3, [r3, #16]
 800fd1a:	f003 0301 	and.w	r3, r3, #1
 800fd1e:	2b01      	cmp	r3, #1
 800fd20:	d10e      	bne.n	800fd40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	68db      	ldr	r3, [r3, #12]
 800fd28:	f003 0301 	and.w	r3, r3, #1
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d107      	bne.n	800fd40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	f06f 0201 	mvn.w	r2, #1
 800fd38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fd3a:	6878      	ldr	r0, [r7, #4]
 800fd3c:	f000 f972 	bl	8010024 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	691b      	ldr	r3, [r3, #16]
 800fd46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd4a:	2b80      	cmp	r3, #128	; 0x80
 800fd4c:	d10e      	bne.n	800fd6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	68db      	ldr	r3, [r3, #12]
 800fd54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd58:	2b80      	cmp	r3, #128	; 0x80
 800fd5a:	d107      	bne.n	800fd6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800fd64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f000 febc 	bl	8010ae4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	691b      	ldr	r3, [r3, #16]
 800fd72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fd76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd7a:	d10e      	bne.n	800fd9a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	68db      	ldr	r3, [r3, #12]
 800fd82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd86:	2b80      	cmp	r3, #128	; 0x80
 800fd88:	d107      	bne.n	800fd9a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800fd92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800fd94:	6878      	ldr	r0, [r7, #4]
 800fd96:	f000 feaf 	bl	8010af8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	691b      	ldr	r3, [r3, #16]
 800fda0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fda4:	2b40      	cmp	r3, #64	; 0x40
 800fda6:	d10e      	bne.n	800fdc6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	68db      	ldr	r3, [r3, #12]
 800fdae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fdb2:	2b40      	cmp	r3, #64	; 0x40
 800fdb4:	d107      	bne.n	800fdc6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fdbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fdc0:	6878      	ldr	r0, [r7, #4]
 800fdc2:	f000 f961 	bl	8010088 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	691b      	ldr	r3, [r3, #16]
 800fdcc:	f003 0320 	and.w	r3, r3, #32
 800fdd0:	2b20      	cmp	r3, #32
 800fdd2:	d10e      	bne.n	800fdf2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	68db      	ldr	r3, [r3, #12]
 800fdda:	f003 0320 	and.w	r3, r3, #32
 800fdde:	2b20      	cmp	r3, #32
 800fde0:	d107      	bne.n	800fdf2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	f06f 0220 	mvn.w	r2, #32
 800fdea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fdec:	6878      	ldr	r0, [r7, #4]
 800fdee:	f000 fe6f 	bl	8010ad0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fdf2:	bf00      	nop
 800fdf4:	3708      	adds	r7, #8
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	bd80      	pop	{r7, pc}
	...

0800fdfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b086      	sub	sp, #24
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	60f8      	str	r0, [r7, #12]
 800fe04:	60b9      	str	r1, [r7, #8]
 800fe06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d101      	bne.n	800fe1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fe16:	2302      	movs	r3, #2
 800fe18:	e0ff      	b.n	801001a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	2201      	movs	r2, #1
 800fe1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2b14      	cmp	r3, #20
 800fe26:	f200 80f0 	bhi.w	801000a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fe2a:	a201      	add	r2, pc, #4	; (adr r2, 800fe30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fe2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe30:	0800fe85 	.word	0x0800fe85
 800fe34:	0801000b 	.word	0x0801000b
 800fe38:	0801000b 	.word	0x0801000b
 800fe3c:	0801000b 	.word	0x0801000b
 800fe40:	0800fec5 	.word	0x0800fec5
 800fe44:	0801000b 	.word	0x0801000b
 800fe48:	0801000b 	.word	0x0801000b
 800fe4c:	0801000b 	.word	0x0801000b
 800fe50:	0800ff07 	.word	0x0800ff07
 800fe54:	0801000b 	.word	0x0801000b
 800fe58:	0801000b 	.word	0x0801000b
 800fe5c:	0801000b 	.word	0x0801000b
 800fe60:	0800ff47 	.word	0x0800ff47
 800fe64:	0801000b 	.word	0x0801000b
 800fe68:	0801000b 	.word	0x0801000b
 800fe6c:	0801000b 	.word	0x0801000b
 800fe70:	0800ff89 	.word	0x0800ff89
 800fe74:	0801000b 	.word	0x0801000b
 800fe78:	0801000b 	.word	0x0801000b
 800fe7c:	0801000b 	.word	0x0801000b
 800fe80:	0800ffc9 	.word	0x0800ffc9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	68b9      	ldr	r1, [r7, #8]
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	f000 fa88 	bl	80103a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	699a      	ldr	r2, [r3, #24]
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	f042 0208 	orr.w	r2, r2, #8
 800fe9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	699a      	ldr	r2, [r3, #24]
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	f022 0204 	bic.w	r2, r2, #4
 800feae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	6999      	ldr	r1, [r3, #24]
 800feb6:	68bb      	ldr	r3, [r7, #8]
 800feb8:	691a      	ldr	r2, [r3, #16]
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	430a      	orrs	r2, r1
 800fec0:	619a      	str	r2, [r3, #24]
      break;
 800fec2:	e0a5      	b.n	8010010 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	68b9      	ldr	r1, [r7, #8]
 800feca:	4618      	mov	r0, r3
 800fecc:	f000 faf8 	bl	80104c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	699a      	ldr	r2, [r3, #24]
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fede:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	699a      	ldr	r2, [r3, #24]
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800feee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	6999      	ldr	r1, [r3, #24]
 800fef6:	68bb      	ldr	r3, [r7, #8]
 800fef8:	691b      	ldr	r3, [r3, #16]
 800fefa:	021a      	lsls	r2, r3, #8
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	430a      	orrs	r2, r1
 800ff02:	619a      	str	r2, [r3, #24]
      break;
 800ff04:	e084      	b.n	8010010 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	68b9      	ldr	r1, [r7, #8]
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f000 fb61 	bl	80105d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	69da      	ldr	r2, [r3, #28]
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	f042 0208 	orr.w	r2, r2, #8
 800ff20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	69da      	ldr	r2, [r3, #28]
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	f022 0204 	bic.w	r2, r2, #4
 800ff30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	69d9      	ldr	r1, [r3, #28]
 800ff38:	68bb      	ldr	r3, [r7, #8]
 800ff3a:	691a      	ldr	r2, [r3, #16]
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	430a      	orrs	r2, r1
 800ff42:	61da      	str	r2, [r3, #28]
      break;
 800ff44:	e064      	b.n	8010010 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	68b9      	ldr	r1, [r7, #8]
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f000 fbc9 	bl	80106e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	69da      	ldr	r2, [r3, #28]
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ff60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	69da      	ldr	r2, [r3, #28]
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ff70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	69d9      	ldr	r1, [r3, #28]
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	691b      	ldr	r3, [r3, #16]
 800ff7c:	021a      	lsls	r2, r3, #8
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	430a      	orrs	r2, r1
 800ff84:	61da      	str	r2, [r3, #28]
      break;
 800ff86:	e043      	b.n	8010010 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	68b9      	ldr	r1, [r7, #8]
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f000 fc12 	bl	80107b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	f042 0208 	orr.w	r2, r2, #8
 800ffa2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	f022 0204 	bic.w	r2, r2, #4
 800ffb2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ffba:	68bb      	ldr	r3, [r7, #8]
 800ffbc:	691a      	ldr	r2, [r3, #16]
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	430a      	orrs	r2, r1
 800ffc4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ffc6:	e023      	b.n	8010010 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	68b9      	ldr	r1, [r7, #8]
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f000 fc56 	bl	8010880 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ffe2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fff2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	691b      	ldr	r3, [r3, #16]
 800fffe:	021a      	lsls	r2, r3, #8
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	430a      	orrs	r2, r1
 8010006:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010008:	e002      	b.n	8010010 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801000a:	2301      	movs	r3, #1
 801000c:	75fb      	strb	r3, [r7, #23]
      break;
 801000e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	2200      	movs	r2, #0
 8010014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010018:	7dfb      	ldrb	r3, [r7, #23]
}
 801001a:	4618      	mov	r0, r3
 801001c:	3718      	adds	r7, #24
 801001e:	46bd      	mov	sp, r7
 8010020:	bd80      	pop	{r7, pc}
 8010022:	bf00      	nop

08010024 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010024:	b480      	push	{r7}
 8010026:	b083      	sub	sp, #12
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 801002c:	bf00      	nop
 801002e:	370c      	adds	r7, #12
 8010030:	46bd      	mov	sp, r7
 8010032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010036:	4770      	bx	lr

08010038 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010038:	b480      	push	{r7}
 801003a:	b083      	sub	sp, #12
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010040:	bf00      	nop
 8010042:	370c      	adds	r7, #12
 8010044:	46bd      	mov	sp, r7
 8010046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004a:	4770      	bx	lr

0801004c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801004c:	b480      	push	{r7}
 801004e:	b083      	sub	sp, #12
 8010050:	af00      	add	r7, sp, #0
 8010052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010054:	bf00      	nop
 8010056:	370c      	adds	r7, #12
 8010058:	46bd      	mov	sp, r7
 801005a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005e:	4770      	bx	lr

08010060 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010060:	b480      	push	{r7}
 8010062:	b083      	sub	sp, #12
 8010064:	af00      	add	r7, sp, #0
 8010066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010068:	bf00      	nop
 801006a:	370c      	adds	r7, #12
 801006c:	46bd      	mov	sp, r7
 801006e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010072:	4770      	bx	lr

08010074 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8010074:	b480      	push	{r7}
 8010076:	b083      	sub	sp, #12
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 801007c:	bf00      	nop
 801007e:	370c      	adds	r7, #12
 8010080:	46bd      	mov	sp, r7
 8010082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010086:	4770      	bx	lr

08010088 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010088:	b480      	push	{r7}
 801008a:	b083      	sub	sp, #12
 801008c:	af00      	add	r7, sp, #0
 801008e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010090:	bf00      	nop
 8010092:	370c      	adds	r7, #12
 8010094:	46bd      	mov	sp, r7
 8010096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009a:	4770      	bx	lr

0801009c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 801009c:	b480      	push	{r7}
 801009e:	b083      	sub	sp, #12
 80100a0:	af00      	add	r7, sp, #0
 80100a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80100a4:	bf00      	nop
 80100a6:	370c      	adds	r7, #12
 80100a8:	46bd      	mov	sp, r7
 80100aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ae:	4770      	bx	lr

080100b0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b084      	sub	sp, #16
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100bc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100c2:	687a      	ldr	r2, [r7, #4]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d107      	bne.n	80100d8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	2201      	movs	r2, #1
 80100cc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	2201      	movs	r2, #1
 80100d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80100d6:	e02a      	b.n	801012e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100dc:	687a      	ldr	r2, [r7, #4]
 80100de:	429a      	cmp	r2, r3
 80100e0:	d107      	bne.n	80100f2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	2202      	movs	r2, #2
 80100e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	2201      	movs	r2, #1
 80100ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80100f0:	e01d      	b.n	801012e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100f6:	687a      	ldr	r2, [r7, #4]
 80100f8:	429a      	cmp	r2, r3
 80100fa:	d107      	bne.n	801010c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	2204      	movs	r2, #4
 8010100:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	2201      	movs	r2, #1
 8010106:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801010a:	e010      	b.n	801012e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010110:	687a      	ldr	r2, [r7, #4]
 8010112:	429a      	cmp	r2, r3
 8010114:	d107      	bne.n	8010126 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	2208      	movs	r2, #8
 801011a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	2201      	movs	r2, #1
 8010120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010124:	e003      	b.n	801012e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	2201      	movs	r2, #1
 801012a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801012e:	68f8      	ldr	r0, [r7, #12]
 8010130:	f7ff ffb4 	bl	801009c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	2200      	movs	r2, #0
 8010138:	771a      	strb	r2, [r3, #28]
}
 801013a:	bf00      	nop
 801013c:	3710      	adds	r7, #16
 801013e:	46bd      	mov	sp, r7
 8010140:	bd80      	pop	{r7, pc}

08010142 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8010142:	b580      	push	{r7, lr}
 8010144:	b084      	sub	sp, #16
 8010146:	af00      	add	r7, sp, #0
 8010148:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801014e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010154:	687a      	ldr	r2, [r7, #4]
 8010156:	429a      	cmp	r2, r3
 8010158:	d10b      	bne.n	8010172 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2201      	movs	r2, #1
 801015e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	69db      	ldr	r3, [r3, #28]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d136      	bne.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	2201      	movs	r2, #1
 801016c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010170:	e031      	b.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010176:	687a      	ldr	r2, [r7, #4]
 8010178:	429a      	cmp	r2, r3
 801017a:	d10b      	bne.n	8010194 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	2202      	movs	r2, #2
 8010180:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	69db      	ldr	r3, [r3, #28]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d125      	bne.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	2201      	movs	r2, #1
 801018e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010192:	e020      	b.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010198:	687a      	ldr	r2, [r7, #4]
 801019a:	429a      	cmp	r2, r3
 801019c:	d10b      	bne.n	80101b6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	2204      	movs	r2, #4
 80101a2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	69db      	ldr	r3, [r3, #28]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d114      	bne.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	2201      	movs	r2, #1
 80101b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80101b4:	e00f      	b.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101ba:	687a      	ldr	r2, [r7, #4]
 80101bc:	429a      	cmp	r2, r3
 80101be:	d10a      	bne.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	2208      	movs	r2, #8
 80101c4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	69db      	ldr	r3, [r3, #28]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d103      	bne.n	80101d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	2201      	movs	r2, #1
 80101d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80101d6:	68f8      	ldr	r0, [r7, #12]
 80101d8:	f7ff ff42 	bl	8010060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	2200      	movs	r2, #0
 80101e0:	771a      	strb	r2, [r3, #28]
}
 80101e2:	bf00      	nop
 80101e4:	3710      	adds	r7, #16
 80101e6:	46bd      	mov	sp, r7
 80101e8:	bd80      	pop	{r7, pc}

080101ea <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80101ea:	b580      	push	{r7, lr}
 80101ec:	b084      	sub	sp, #16
 80101ee:	af00      	add	r7, sp, #0
 80101f0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80101f6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101fc:	687a      	ldr	r2, [r7, #4]
 80101fe:	429a      	cmp	r2, r3
 8010200:	d103      	bne.n	801020a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	2201      	movs	r2, #1
 8010206:	771a      	strb	r2, [r3, #28]
 8010208:	e019      	b.n	801023e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801020e:	687a      	ldr	r2, [r7, #4]
 8010210:	429a      	cmp	r2, r3
 8010212:	d103      	bne.n	801021c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	2202      	movs	r2, #2
 8010218:	771a      	strb	r2, [r3, #28]
 801021a:	e010      	b.n	801023e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010220:	687a      	ldr	r2, [r7, #4]
 8010222:	429a      	cmp	r2, r3
 8010224:	d103      	bne.n	801022e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	2204      	movs	r2, #4
 801022a:	771a      	strb	r2, [r3, #28]
 801022c:	e007      	b.n	801023e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010232:	687a      	ldr	r2, [r7, #4]
 8010234:	429a      	cmp	r2, r3
 8010236:	d102      	bne.n	801023e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	2208      	movs	r2, #8
 801023c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 801023e:	68f8      	ldr	r0, [r7, #12]
 8010240:	f7ff ff18 	bl	8010074 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	2200      	movs	r2, #0
 8010248:	771a      	strb	r2, [r3, #28]
}
 801024a:	bf00      	nop
 801024c:	3710      	adds	r7, #16
 801024e:	46bd      	mov	sp, r7
 8010250:	bd80      	pop	{r7, pc}
	...

08010254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010254:	b480      	push	{r7}
 8010256:	b085      	sub	sp, #20
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
 801025c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	4a44      	ldr	r2, [pc, #272]	; (8010378 <TIM_Base_SetConfig+0x124>)
 8010268:	4293      	cmp	r3, r2
 801026a:	d013      	beq.n	8010294 <TIM_Base_SetConfig+0x40>
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010272:	d00f      	beq.n	8010294 <TIM_Base_SetConfig+0x40>
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	4a41      	ldr	r2, [pc, #260]	; (801037c <TIM_Base_SetConfig+0x128>)
 8010278:	4293      	cmp	r3, r2
 801027a:	d00b      	beq.n	8010294 <TIM_Base_SetConfig+0x40>
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	4a40      	ldr	r2, [pc, #256]	; (8010380 <TIM_Base_SetConfig+0x12c>)
 8010280:	4293      	cmp	r3, r2
 8010282:	d007      	beq.n	8010294 <TIM_Base_SetConfig+0x40>
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	4a3f      	ldr	r2, [pc, #252]	; (8010384 <TIM_Base_SetConfig+0x130>)
 8010288:	4293      	cmp	r3, r2
 801028a:	d003      	beq.n	8010294 <TIM_Base_SetConfig+0x40>
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	4a3e      	ldr	r2, [pc, #248]	; (8010388 <TIM_Base_SetConfig+0x134>)
 8010290:	4293      	cmp	r3, r2
 8010292:	d108      	bne.n	80102a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801029a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	685b      	ldr	r3, [r3, #4]
 80102a0:	68fa      	ldr	r2, [r7, #12]
 80102a2:	4313      	orrs	r3, r2
 80102a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	4a33      	ldr	r2, [pc, #204]	; (8010378 <TIM_Base_SetConfig+0x124>)
 80102aa:	4293      	cmp	r3, r2
 80102ac:	d027      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80102b4:	d023      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	4a30      	ldr	r2, [pc, #192]	; (801037c <TIM_Base_SetConfig+0x128>)
 80102ba:	4293      	cmp	r3, r2
 80102bc:	d01f      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	4a2f      	ldr	r2, [pc, #188]	; (8010380 <TIM_Base_SetConfig+0x12c>)
 80102c2:	4293      	cmp	r3, r2
 80102c4:	d01b      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	4a2e      	ldr	r2, [pc, #184]	; (8010384 <TIM_Base_SetConfig+0x130>)
 80102ca:	4293      	cmp	r3, r2
 80102cc:	d017      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	4a2d      	ldr	r2, [pc, #180]	; (8010388 <TIM_Base_SetConfig+0x134>)
 80102d2:	4293      	cmp	r3, r2
 80102d4:	d013      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	4a2c      	ldr	r2, [pc, #176]	; (801038c <TIM_Base_SetConfig+0x138>)
 80102da:	4293      	cmp	r3, r2
 80102dc:	d00f      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	4a2b      	ldr	r2, [pc, #172]	; (8010390 <TIM_Base_SetConfig+0x13c>)
 80102e2:	4293      	cmp	r3, r2
 80102e4:	d00b      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	4a2a      	ldr	r2, [pc, #168]	; (8010394 <TIM_Base_SetConfig+0x140>)
 80102ea:	4293      	cmp	r3, r2
 80102ec:	d007      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	4a29      	ldr	r2, [pc, #164]	; (8010398 <TIM_Base_SetConfig+0x144>)
 80102f2:	4293      	cmp	r3, r2
 80102f4:	d003      	beq.n	80102fe <TIM_Base_SetConfig+0xaa>
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	4a28      	ldr	r2, [pc, #160]	; (801039c <TIM_Base_SetConfig+0x148>)
 80102fa:	4293      	cmp	r3, r2
 80102fc:	d108      	bne.n	8010310 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010306:	683b      	ldr	r3, [r7, #0]
 8010308:	68db      	ldr	r3, [r3, #12]
 801030a:	68fa      	ldr	r2, [r7, #12]
 801030c:	4313      	orrs	r3, r2
 801030e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	695b      	ldr	r3, [r3, #20]
 801031a:	4313      	orrs	r3, r2
 801031c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	68fa      	ldr	r2, [r7, #12]
 8010322:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	689a      	ldr	r2, [r3, #8]
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	681a      	ldr	r2, [r3, #0]
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	4a10      	ldr	r2, [pc, #64]	; (8010378 <TIM_Base_SetConfig+0x124>)
 8010338:	4293      	cmp	r3, r2
 801033a:	d00f      	beq.n	801035c <TIM_Base_SetConfig+0x108>
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	4a12      	ldr	r2, [pc, #72]	; (8010388 <TIM_Base_SetConfig+0x134>)
 8010340:	4293      	cmp	r3, r2
 8010342:	d00b      	beq.n	801035c <TIM_Base_SetConfig+0x108>
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	4a11      	ldr	r2, [pc, #68]	; (801038c <TIM_Base_SetConfig+0x138>)
 8010348:	4293      	cmp	r3, r2
 801034a:	d007      	beq.n	801035c <TIM_Base_SetConfig+0x108>
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	4a10      	ldr	r2, [pc, #64]	; (8010390 <TIM_Base_SetConfig+0x13c>)
 8010350:	4293      	cmp	r3, r2
 8010352:	d003      	beq.n	801035c <TIM_Base_SetConfig+0x108>
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	4a0f      	ldr	r2, [pc, #60]	; (8010394 <TIM_Base_SetConfig+0x140>)
 8010358:	4293      	cmp	r3, r2
 801035a:	d103      	bne.n	8010364 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	691a      	ldr	r2, [r3, #16]
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2201      	movs	r2, #1
 8010368:	615a      	str	r2, [r3, #20]
}
 801036a:	bf00      	nop
 801036c:	3714      	adds	r7, #20
 801036e:	46bd      	mov	sp, r7
 8010370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010374:	4770      	bx	lr
 8010376:	bf00      	nop
 8010378:	40010000 	.word	0x40010000
 801037c:	40000400 	.word	0x40000400
 8010380:	40000800 	.word	0x40000800
 8010384:	40000c00 	.word	0x40000c00
 8010388:	40010400 	.word	0x40010400
 801038c:	40014000 	.word	0x40014000
 8010390:	40014400 	.word	0x40014400
 8010394:	40014800 	.word	0x40014800
 8010398:	4000e000 	.word	0x4000e000
 801039c:	4000e400 	.word	0x4000e400

080103a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80103a0:	b480      	push	{r7}
 80103a2:	b087      	sub	sp, #28
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
 80103a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6a1b      	ldr	r3, [r3, #32]
 80103ae:	f023 0201 	bic.w	r2, r3, #1
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	6a1b      	ldr	r3, [r3, #32]
 80103ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	685b      	ldr	r3, [r3, #4]
 80103c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	699b      	ldr	r3, [r3, #24]
 80103c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80103c8:	68fa      	ldr	r2, [r7, #12]
 80103ca:	4b37      	ldr	r3, [pc, #220]	; (80104a8 <TIM_OC1_SetConfig+0x108>)
 80103cc:	4013      	ands	r3, r2
 80103ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	f023 0303 	bic.w	r3, r3, #3
 80103d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	68fa      	ldr	r2, [r7, #12]
 80103de:	4313      	orrs	r3, r2
 80103e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80103e2:	697b      	ldr	r3, [r7, #20]
 80103e4:	f023 0302 	bic.w	r3, r3, #2
 80103e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	689b      	ldr	r3, [r3, #8]
 80103ee:	697a      	ldr	r2, [r7, #20]
 80103f0:	4313      	orrs	r3, r2
 80103f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	4a2d      	ldr	r2, [pc, #180]	; (80104ac <TIM_OC1_SetConfig+0x10c>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d00f      	beq.n	801041c <TIM_OC1_SetConfig+0x7c>
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	4a2c      	ldr	r2, [pc, #176]	; (80104b0 <TIM_OC1_SetConfig+0x110>)
 8010400:	4293      	cmp	r3, r2
 8010402:	d00b      	beq.n	801041c <TIM_OC1_SetConfig+0x7c>
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	4a2b      	ldr	r2, [pc, #172]	; (80104b4 <TIM_OC1_SetConfig+0x114>)
 8010408:	4293      	cmp	r3, r2
 801040a:	d007      	beq.n	801041c <TIM_OC1_SetConfig+0x7c>
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	4a2a      	ldr	r2, [pc, #168]	; (80104b8 <TIM_OC1_SetConfig+0x118>)
 8010410:	4293      	cmp	r3, r2
 8010412:	d003      	beq.n	801041c <TIM_OC1_SetConfig+0x7c>
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	4a29      	ldr	r2, [pc, #164]	; (80104bc <TIM_OC1_SetConfig+0x11c>)
 8010418:	4293      	cmp	r3, r2
 801041a:	d10c      	bne.n	8010436 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	f023 0308 	bic.w	r3, r3, #8
 8010422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	68db      	ldr	r3, [r3, #12]
 8010428:	697a      	ldr	r2, [r7, #20]
 801042a:	4313      	orrs	r3, r2
 801042c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801042e:	697b      	ldr	r3, [r7, #20]
 8010430:	f023 0304 	bic.w	r3, r3, #4
 8010434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	4a1c      	ldr	r2, [pc, #112]	; (80104ac <TIM_OC1_SetConfig+0x10c>)
 801043a:	4293      	cmp	r3, r2
 801043c:	d00f      	beq.n	801045e <TIM_OC1_SetConfig+0xbe>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	4a1b      	ldr	r2, [pc, #108]	; (80104b0 <TIM_OC1_SetConfig+0x110>)
 8010442:	4293      	cmp	r3, r2
 8010444:	d00b      	beq.n	801045e <TIM_OC1_SetConfig+0xbe>
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	4a1a      	ldr	r2, [pc, #104]	; (80104b4 <TIM_OC1_SetConfig+0x114>)
 801044a:	4293      	cmp	r3, r2
 801044c:	d007      	beq.n	801045e <TIM_OC1_SetConfig+0xbe>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	4a19      	ldr	r2, [pc, #100]	; (80104b8 <TIM_OC1_SetConfig+0x118>)
 8010452:	4293      	cmp	r3, r2
 8010454:	d003      	beq.n	801045e <TIM_OC1_SetConfig+0xbe>
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	4a18      	ldr	r2, [pc, #96]	; (80104bc <TIM_OC1_SetConfig+0x11c>)
 801045a:	4293      	cmp	r3, r2
 801045c:	d111      	bne.n	8010482 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801045e:	693b      	ldr	r3, [r7, #16]
 8010460:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010464:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8010466:	693b      	ldr	r3, [r7, #16]
 8010468:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801046c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801046e:	683b      	ldr	r3, [r7, #0]
 8010470:	695b      	ldr	r3, [r3, #20]
 8010472:	693a      	ldr	r2, [r7, #16]
 8010474:	4313      	orrs	r3, r2
 8010476:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	699b      	ldr	r3, [r3, #24]
 801047c:	693a      	ldr	r2, [r7, #16]
 801047e:	4313      	orrs	r3, r2
 8010480:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	693a      	ldr	r2, [r7, #16]
 8010486:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	68fa      	ldr	r2, [r7, #12]
 801048c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801048e:	683b      	ldr	r3, [r7, #0]
 8010490:	685a      	ldr	r2, [r3, #4]
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	697a      	ldr	r2, [r7, #20]
 801049a:	621a      	str	r2, [r3, #32]
}
 801049c:	bf00      	nop
 801049e:	371c      	adds	r7, #28
 80104a0:	46bd      	mov	sp, r7
 80104a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a6:	4770      	bx	lr
 80104a8:	fffeff8f 	.word	0xfffeff8f
 80104ac:	40010000 	.word	0x40010000
 80104b0:	40010400 	.word	0x40010400
 80104b4:	40014000 	.word	0x40014000
 80104b8:	40014400 	.word	0x40014400
 80104bc:	40014800 	.word	0x40014800

080104c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80104c0:	b480      	push	{r7}
 80104c2:	b087      	sub	sp, #28
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
 80104c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	6a1b      	ldr	r3, [r3, #32]
 80104ce:	f023 0210 	bic.w	r2, r3, #16
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	6a1b      	ldr	r3, [r3, #32]
 80104da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	685b      	ldr	r3, [r3, #4]
 80104e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	699b      	ldr	r3, [r3, #24]
 80104e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80104e8:	68fa      	ldr	r2, [r7, #12]
 80104ea:	4b34      	ldr	r3, [pc, #208]	; (80105bc <TIM_OC2_SetConfig+0xfc>)
 80104ec:	4013      	ands	r3, r2
 80104ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80104f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80104f8:	683b      	ldr	r3, [r7, #0]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	021b      	lsls	r3, r3, #8
 80104fe:	68fa      	ldr	r2, [r7, #12]
 8010500:	4313      	orrs	r3, r2
 8010502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010504:	697b      	ldr	r3, [r7, #20]
 8010506:	f023 0320 	bic.w	r3, r3, #32
 801050a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801050c:	683b      	ldr	r3, [r7, #0]
 801050e:	689b      	ldr	r3, [r3, #8]
 8010510:	011b      	lsls	r3, r3, #4
 8010512:	697a      	ldr	r2, [r7, #20]
 8010514:	4313      	orrs	r3, r2
 8010516:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	4a29      	ldr	r2, [pc, #164]	; (80105c0 <TIM_OC2_SetConfig+0x100>)
 801051c:	4293      	cmp	r3, r2
 801051e:	d003      	beq.n	8010528 <TIM_OC2_SetConfig+0x68>
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	4a28      	ldr	r2, [pc, #160]	; (80105c4 <TIM_OC2_SetConfig+0x104>)
 8010524:	4293      	cmp	r3, r2
 8010526:	d10d      	bne.n	8010544 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010528:	697b      	ldr	r3, [r7, #20]
 801052a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801052e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010530:	683b      	ldr	r3, [r7, #0]
 8010532:	68db      	ldr	r3, [r3, #12]
 8010534:	011b      	lsls	r3, r3, #4
 8010536:	697a      	ldr	r2, [r7, #20]
 8010538:	4313      	orrs	r3, r2
 801053a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801053c:	697b      	ldr	r3, [r7, #20]
 801053e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010542:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	4a1e      	ldr	r2, [pc, #120]	; (80105c0 <TIM_OC2_SetConfig+0x100>)
 8010548:	4293      	cmp	r3, r2
 801054a:	d00f      	beq.n	801056c <TIM_OC2_SetConfig+0xac>
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	4a1d      	ldr	r2, [pc, #116]	; (80105c4 <TIM_OC2_SetConfig+0x104>)
 8010550:	4293      	cmp	r3, r2
 8010552:	d00b      	beq.n	801056c <TIM_OC2_SetConfig+0xac>
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	4a1c      	ldr	r2, [pc, #112]	; (80105c8 <TIM_OC2_SetConfig+0x108>)
 8010558:	4293      	cmp	r3, r2
 801055a:	d007      	beq.n	801056c <TIM_OC2_SetConfig+0xac>
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	4a1b      	ldr	r2, [pc, #108]	; (80105cc <TIM_OC2_SetConfig+0x10c>)
 8010560:	4293      	cmp	r3, r2
 8010562:	d003      	beq.n	801056c <TIM_OC2_SetConfig+0xac>
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	4a1a      	ldr	r2, [pc, #104]	; (80105d0 <TIM_OC2_SetConfig+0x110>)
 8010568:	4293      	cmp	r3, r2
 801056a:	d113      	bne.n	8010594 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801056c:	693b      	ldr	r3, [r7, #16]
 801056e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010572:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010574:	693b      	ldr	r3, [r7, #16]
 8010576:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801057a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	695b      	ldr	r3, [r3, #20]
 8010580:	009b      	lsls	r3, r3, #2
 8010582:	693a      	ldr	r2, [r7, #16]
 8010584:	4313      	orrs	r3, r2
 8010586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	699b      	ldr	r3, [r3, #24]
 801058c:	009b      	lsls	r3, r3, #2
 801058e:	693a      	ldr	r2, [r7, #16]
 8010590:	4313      	orrs	r3, r2
 8010592:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	693a      	ldr	r2, [r7, #16]
 8010598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	68fa      	ldr	r2, [r7, #12]
 801059e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	685a      	ldr	r2, [r3, #4]
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	697a      	ldr	r2, [r7, #20]
 80105ac:	621a      	str	r2, [r3, #32]
}
 80105ae:	bf00      	nop
 80105b0:	371c      	adds	r7, #28
 80105b2:	46bd      	mov	sp, r7
 80105b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b8:	4770      	bx	lr
 80105ba:	bf00      	nop
 80105bc:	feff8fff 	.word	0xfeff8fff
 80105c0:	40010000 	.word	0x40010000
 80105c4:	40010400 	.word	0x40010400
 80105c8:	40014000 	.word	0x40014000
 80105cc:	40014400 	.word	0x40014400
 80105d0:	40014800 	.word	0x40014800

080105d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80105d4:	b480      	push	{r7}
 80105d6:	b087      	sub	sp, #28
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	6a1b      	ldr	r3, [r3, #32]
 80105e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	6a1b      	ldr	r3, [r3, #32]
 80105ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	685b      	ldr	r3, [r3, #4]
 80105f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	69db      	ldr	r3, [r3, #28]
 80105fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80105fc:	68fa      	ldr	r2, [r7, #12]
 80105fe:	4b33      	ldr	r3, [pc, #204]	; (80106cc <TIM_OC3_SetConfig+0xf8>)
 8010600:	4013      	ands	r3, r2
 8010602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	f023 0303 	bic.w	r3, r3, #3
 801060a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	68fa      	ldr	r2, [r7, #12]
 8010612:	4313      	orrs	r3, r2
 8010614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010616:	697b      	ldr	r3, [r7, #20]
 8010618:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801061c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801061e:	683b      	ldr	r3, [r7, #0]
 8010620:	689b      	ldr	r3, [r3, #8]
 8010622:	021b      	lsls	r3, r3, #8
 8010624:	697a      	ldr	r2, [r7, #20]
 8010626:	4313      	orrs	r3, r2
 8010628:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	4a28      	ldr	r2, [pc, #160]	; (80106d0 <TIM_OC3_SetConfig+0xfc>)
 801062e:	4293      	cmp	r3, r2
 8010630:	d003      	beq.n	801063a <TIM_OC3_SetConfig+0x66>
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	4a27      	ldr	r2, [pc, #156]	; (80106d4 <TIM_OC3_SetConfig+0x100>)
 8010636:	4293      	cmp	r3, r2
 8010638:	d10d      	bne.n	8010656 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801063a:	697b      	ldr	r3, [r7, #20]
 801063c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010642:	683b      	ldr	r3, [r7, #0]
 8010644:	68db      	ldr	r3, [r3, #12]
 8010646:	021b      	lsls	r3, r3, #8
 8010648:	697a      	ldr	r2, [r7, #20]
 801064a:	4313      	orrs	r3, r2
 801064c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801064e:	697b      	ldr	r3, [r7, #20]
 8010650:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	4a1d      	ldr	r2, [pc, #116]	; (80106d0 <TIM_OC3_SetConfig+0xfc>)
 801065a:	4293      	cmp	r3, r2
 801065c:	d00f      	beq.n	801067e <TIM_OC3_SetConfig+0xaa>
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	4a1c      	ldr	r2, [pc, #112]	; (80106d4 <TIM_OC3_SetConfig+0x100>)
 8010662:	4293      	cmp	r3, r2
 8010664:	d00b      	beq.n	801067e <TIM_OC3_SetConfig+0xaa>
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	4a1b      	ldr	r2, [pc, #108]	; (80106d8 <TIM_OC3_SetConfig+0x104>)
 801066a:	4293      	cmp	r3, r2
 801066c:	d007      	beq.n	801067e <TIM_OC3_SetConfig+0xaa>
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	4a1a      	ldr	r2, [pc, #104]	; (80106dc <TIM_OC3_SetConfig+0x108>)
 8010672:	4293      	cmp	r3, r2
 8010674:	d003      	beq.n	801067e <TIM_OC3_SetConfig+0xaa>
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	4a19      	ldr	r2, [pc, #100]	; (80106e0 <TIM_OC3_SetConfig+0x10c>)
 801067a:	4293      	cmp	r3, r2
 801067c:	d113      	bne.n	80106a6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801067e:	693b      	ldr	r3, [r7, #16]
 8010680:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010684:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010686:	693b      	ldr	r3, [r7, #16]
 8010688:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801068c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	695b      	ldr	r3, [r3, #20]
 8010692:	011b      	lsls	r3, r3, #4
 8010694:	693a      	ldr	r2, [r7, #16]
 8010696:	4313      	orrs	r3, r2
 8010698:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	699b      	ldr	r3, [r3, #24]
 801069e:	011b      	lsls	r3, r3, #4
 80106a0:	693a      	ldr	r2, [r7, #16]
 80106a2:	4313      	orrs	r3, r2
 80106a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	693a      	ldr	r2, [r7, #16]
 80106aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	68fa      	ldr	r2, [r7, #12]
 80106b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	685a      	ldr	r2, [r3, #4]
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	697a      	ldr	r2, [r7, #20]
 80106be:	621a      	str	r2, [r3, #32]
}
 80106c0:	bf00      	nop
 80106c2:	371c      	adds	r7, #28
 80106c4:	46bd      	mov	sp, r7
 80106c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ca:	4770      	bx	lr
 80106cc:	fffeff8f 	.word	0xfffeff8f
 80106d0:	40010000 	.word	0x40010000
 80106d4:	40010400 	.word	0x40010400
 80106d8:	40014000 	.word	0x40014000
 80106dc:	40014400 	.word	0x40014400
 80106e0:	40014800 	.word	0x40014800

080106e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80106e4:	b480      	push	{r7}
 80106e6:	b087      	sub	sp, #28
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
 80106ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	6a1b      	ldr	r3, [r3, #32]
 80106f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	6a1b      	ldr	r3, [r3, #32]
 80106fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	685b      	ldr	r3, [r3, #4]
 8010704:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	69db      	ldr	r3, [r3, #28]
 801070a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801070c:	68fa      	ldr	r2, [r7, #12]
 801070e:	4b24      	ldr	r3, [pc, #144]	; (80107a0 <TIM_OC4_SetConfig+0xbc>)
 8010710:	4013      	ands	r3, r2
 8010712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801071a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801071c:	683b      	ldr	r3, [r7, #0]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	021b      	lsls	r3, r3, #8
 8010722:	68fa      	ldr	r2, [r7, #12]
 8010724:	4313      	orrs	r3, r2
 8010726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010728:	693b      	ldr	r3, [r7, #16]
 801072a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801072e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010730:	683b      	ldr	r3, [r7, #0]
 8010732:	689b      	ldr	r3, [r3, #8]
 8010734:	031b      	lsls	r3, r3, #12
 8010736:	693a      	ldr	r2, [r7, #16]
 8010738:	4313      	orrs	r3, r2
 801073a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	4a19      	ldr	r2, [pc, #100]	; (80107a4 <TIM_OC4_SetConfig+0xc0>)
 8010740:	4293      	cmp	r3, r2
 8010742:	d00f      	beq.n	8010764 <TIM_OC4_SetConfig+0x80>
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	4a18      	ldr	r2, [pc, #96]	; (80107a8 <TIM_OC4_SetConfig+0xc4>)
 8010748:	4293      	cmp	r3, r2
 801074a:	d00b      	beq.n	8010764 <TIM_OC4_SetConfig+0x80>
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	4a17      	ldr	r2, [pc, #92]	; (80107ac <TIM_OC4_SetConfig+0xc8>)
 8010750:	4293      	cmp	r3, r2
 8010752:	d007      	beq.n	8010764 <TIM_OC4_SetConfig+0x80>
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	4a16      	ldr	r2, [pc, #88]	; (80107b0 <TIM_OC4_SetConfig+0xcc>)
 8010758:	4293      	cmp	r3, r2
 801075a:	d003      	beq.n	8010764 <TIM_OC4_SetConfig+0x80>
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	4a15      	ldr	r2, [pc, #84]	; (80107b4 <TIM_OC4_SetConfig+0xd0>)
 8010760:	4293      	cmp	r3, r2
 8010762:	d109      	bne.n	8010778 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010764:	697b      	ldr	r3, [r7, #20]
 8010766:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801076a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	695b      	ldr	r3, [r3, #20]
 8010770:	019b      	lsls	r3, r3, #6
 8010772:	697a      	ldr	r2, [r7, #20]
 8010774:	4313      	orrs	r3, r2
 8010776:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	697a      	ldr	r2, [r7, #20]
 801077c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	68fa      	ldr	r2, [r7, #12]
 8010782:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010784:	683b      	ldr	r3, [r7, #0]
 8010786:	685a      	ldr	r2, [r3, #4]
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	693a      	ldr	r2, [r7, #16]
 8010790:	621a      	str	r2, [r3, #32]
}
 8010792:	bf00      	nop
 8010794:	371c      	adds	r7, #28
 8010796:	46bd      	mov	sp, r7
 8010798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079c:	4770      	bx	lr
 801079e:	bf00      	nop
 80107a0:	feff8fff 	.word	0xfeff8fff
 80107a4:	40010000 	.word	0x40010000
 80107a8:	40010400 	.word	0x40010400
 80107ac:	40014000 	.word	0x40014000
 80107b0:	40014400 	.word	0x40014400
 80107b4:	40014800 	.word	0x40014800

080107b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b087      	sub	sp, #28
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
 80107c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6a1b      	ldr	r3, [r3, #32]
 80107c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	6a1b      	ldr	r3, [r3, #32]
 80107d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	685b      	ldr	r3, [r3, #4]
 80107d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80107de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80107e0:	68fa      	ldr	r2, [r7, #12]
 80107e2:	4b21      	ldr	r3, [pc, #132]	; (8010868 <TIM_OC5_SetConfig+0xb0>)
 80107e4:	4013      	ands	r3, r2
 80107e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80107e8:	683b      	ldr	r3, [r7, #0]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	68fa      	ldr	r2, [r7, #12]
 80107ee:	4313      	orrs	r3, r2
 80107f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80107f2:	693b      	ldr	r3, [r7, #16]
 80107f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80107f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	689b      	ldr	r3, [r3, #8]
 80107fe:	041b      	lsls	r3, r3, #16
 8010800:	693a      	ldr	r2, [r7, #16]
 8010802:	4313      	orrs	r3, r2
 8010804:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	4a18      	ldr	r2, [pc, #96]	; (801086c <TIM_OC5_SetConfig+0xb4>)
 801080a:	4293      	cmp	r3, r2
 801080c:	d00f      	beq.n	801082e <TIM_OC5_SetConfig+0x76>
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	4a17      	ldr	r2, [pc, #92]	; (8010870 <TIM_OC5_SetConfig+0xb8>)
 8010812:	4293      	cmp	r3, r2
 8010814:	d00b      	beq.n	801082e <TIM_OC5_SetConfig+0x76>
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	4a16      	ldr	r2, [pc, #88]	; (8010874 <TIM_OC5_SetConfig+0xbc>)
 801081a:	4293      	cmp	r3, r2
 801081c:	d007      	beq.n	801082e <TIM_OC5_SetConfig+0x76>
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	4a15      	ldr	r2, [pc, #84]	; (8010878 <TIM_OC5_SetConfig+0xc0>)
 8010822:	4293      	cmp	r3, r2
 8010824:	d003      	beq.n	801082e <TIM_OC5_SetConfig+0x76>
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	4a14      	ldr	r2, [pc, #80]	; (801087c <TIM_OC5_SetConfig+0xc4>)
 801082a:	4293      	cmp	r3, r2
 801082c:	d109      	bne.n	8010842 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801082e:	697b      	ldr	r3, [r7, #20]
 8010830:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010834:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	695b      	ldr	r3, [r3, #20]
 801083a:	021b      	lsls	r3, r3, #8
 801083c:	697a      	ldr	r2, [r7, #20]
 801083e:	4313      	orrs	r3, r2
 8010840:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	697a      	ldr	r2, [r7, #20]
 8010846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	68fa      	ldr	r2, [r7, #12]
 801084c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801084e:	683b      	ldr	r3, [r7, #0]
 8010850:	685a      	ldr	r2, [r3, #4]
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	693a      	ldr	r2, [r7, #16]
 801085a:	621a      	str	r2, [r3, #32]
}
 801085c:	bf00      	nop
 801085e:	371c      	adds	r7, #28
 8010860:	46bd      	mov	sp, r7
 8010862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010866:	4770      	bx	lr
 8010868:	fffeff8f 	.word	0xfffeff8f
 801086c:	40010000 	.word	0x40010000
 8010870:	40010400 	.word	0x40010400
 8010874:	40014000 	.word	0x40014000
 8010878:	40014400 	.word	0x40014400
 801087c:	40014800 	.word	0x40014800

08010880 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010880:	b480      	push	{r7}
 8010882:	b087      	sub	sp, #28
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	6a1b      	ldr	r3, [r3, #32]
 801088e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	6a1b      	ldr	r3, [r3, #32]
 801089a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	685b      	ldr	r3, [r3, #4]
 80108a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80108a8:	68fa      	ldr	r2, [r7, #12]
 80108aa:	4b22      	ldr	r3, [pc, #136]	; (8010934 <TIM_OC6_SetConfig+0xb4>)
 80108ac:	4013      	ands	r3, r2
 80108ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80108b0:	683b      	ldr	r3, [r7, #0]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	021b      	lsls	r3, r3, #8
 80108b6:	68fa      	ldr	r2, [r7, #12]
 80108b8:	4313      	orrs	r3, r2
 80108ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80108bc:	693b      	ldr	r3, [r7, #16]
 80108be:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80108c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80108c4:	683b      	ldr	r3, [r7, #0]
 80108c6:	689b      	ldr	r3, [r3, #8]
 80108c8:	051b      	lsls	r3, r3, #20
 80108ca:	693a      	ldr	r2, [r7, #16]
 80108cc:	4313      	orrs	r3, r2
 80108ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	4a19      	ldr	r2, [pc, #100]	; (8010938 <TIM_OC6_SetConfig+0xb8>)
 80108d4:	4293      	cmp	r3, r2
 80108d6:	d00f      	beq.n	80108f8 <TIM_OC6_SetConfig+0x78>
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	4a18      	ldr	r2, [pc, #96]	; (801093c <TIM_OC6_SetConfig+0xbc>)
 80108dc:	4293      	cmp	r3, r2
 80108de:	d00b      	beq.n	80108f8 <TIM_OC6_SetConfig+0x78>
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	4a17      	ldr	r2, [pc, #92]	; (8010940 <TIM_OC6_SetConfig+0xc0>)
 80108e4:	4293      	cmp	r3, r2
 80108e6:	d007      	beq.n	80108f8 <TIM_OC6_SetConfig+0x78>
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	4a16      	ldr	r2, [pc, #88]	; (8010944 <TIM_OC6_SetConfig+0xc4>)
 80108ec:	4293      	cmp	r3, r2
 80108ee:	d003      	beq.n	80108f8 <TIM_OC6_SetConfig+0x78>
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	4a15      	ldr	r2, [pc, #84]	; (8010948 <TIM_OC6_SetConfig+0xc8>)
 80108f4:	4293      	cmp	r3, r2
 80108f6:	d109      	bne.n	801090c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80108f8:	697b      	ldr	r3, [r7, #20]
 80108fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80108fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010900:	683b      	ldr	r3, [r7, #0]
 8010902:	695b      	ldr	r3, [r3, #20]
 8010904:	029b      	lsls	r3, r3, #10
 8010906:	697a      	ldr	r2, [r7, #20]
 8010908:	4313      	orrs	r3, r2
 801090a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	697a      	ldr	r2, [r7, #20]
 8010910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	68fa      	ldr	r2, [r7, #12]
 8010916:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010918:	683b      	ldr	r3, [r7, #0]
 801091a:	685a      	ldr	r2, [r3, #4]
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	693a      	ldr	r2, [r7, #16]
 8010924:	621a      	str	r2, [r3, #32]
}
 8010926:	bf00      	nop
 8010928:	371c      	adds	r7, #28
 801092a:	46bd      	mov	sp, r7
 801092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010930:	4770      	bx	lr
 8010932:	bf00      	nop
 8010934:	feff8fff 	.word	0xfeff8fff
 8010938:	40010000 	.word	0x40010000
 801093c:	40010400 	.word	0x40010400
 8010940:	40014000 	.word	0x40014000
 8010944:	40014400 	.word	0x40014400
 8010948:	40014800 	.word	0x40014800

0801094c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801094c:	b480      	push	{r7}
 801094e:	b087      	sub	sp, #28
 8010950:	af00      	add	r7, sp, #0
 8010952:	60f8      	str	r0, [r7, #12]
 8010954:	60b9      	str	r1, [r7, #8]
 8010956:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	f003 031f 	and.w	r3, r3, #31
 801095e:	2201      	movs	r2, #1
 8010960:	fa02 f303 	lsl.w	r3, r2, r3
 8010964:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	6a1a      	ldr	r2, [r3, #32]
 801096a:	697b      	ldr	r3, [r7, #20]
 801096c:	43db      	mvns	r3, r3
 801096e:	401a      	ands	r2, r3
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	6a1a      	ldr	r2, [r3, #32]
 8010978:	68bb      	ldr	r3, [r7, #8]
 801097a:	f003 031f 	and.w	r3, r3, #31
 801097e:	6879      	ldr	r1, [r7, #4]
 8010980:	fa01 f303 	lsl.w	r3, r1, r3
 8010984:	431a      	orrs	r2, r3
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	621a      	str	r2, [r3, #32]
}
 801098a:	bf00      	nop
 801098c:	371c      	adds	r7, #28
 801098e:	46bd      	mov	sp, r7
 8010990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010994:	4770      	bx	lr
	...

08010998 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010998:	b480      	push	{r7}
 801099a:	b085      	sub	sp, #20
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
 80109a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80109a8:	2b01      	cmp	r3, #1
 80109aa:	d101      	bne.n	80109b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80109ac:	2302      	movs	r3, #2
 80109ae:	e077      	b.n	8010aa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2201      	movs	r2, #1
 80109b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	2202      	movs	r2, #2
 80109bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	685b      	ldr	r3, [r3, #4]
 80109c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	689b      	ldr	r3, [r3, #8]
 80109ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	4a35      	ldr	r2, [pc, #212]	; (8010aac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80109d6:	4293      	cmp	r3, r2
 80109d8:	d004      	beq.n	80109e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	4a34      	ldr	r2, [pc, #208]	; (8010ab0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80109e0:	4293      	cmp	r3, r2
 80109e2:	d108      	bne.n	80109f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80109ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80109ec:	683b      	ldr	r3, [r7, #0]
 80109ee:	685b      	ldr	r3, [r3, #4]
 80109f0:	68fa      	ldr	r2, [r7, #12]
 80109f2:	4313      	orrs	r3, r2
 80109f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	68fa      	ldr	r2, [r7, #12]
 8010a04:	4313      	orrs	r3, r2
 8010a06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	68fa      	ldr	r2, [r7, #12]
 8010a0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4a25      	ldr	r2, [pc, #148]	; (8010aac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010a16:	4293      	cmp	r3, r2
 8010a18:	d02c      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a22:	d027      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	4a22      	ldr	r2, [pc, #136]	; (8010ab4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010a2a:	4293      	cmp	r3, r2
 8010a2c:	d022      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	4a21      	ldr	r2, [pc, #132]	; (8010ab8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010a34:	4293      	cmp	r3, r2
 8010a36:	d01d      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4a1f      	ldr	r2, [pc, #124]	; (8010abc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010a3e:	4293      	cmp	r3, r2
 8010a40:	d018      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	4a1a      	ldr	r2, [pc, #104]	; (8010ab0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010a48:	4293      	cmp	r3, r2
 8010a4a:	d013      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	4a1b      	ldr	r2, [pc, #108]	; (8010ac0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8010a52:	4293      	cmp	r3, r2
 8010a54:	d00e      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	4a1a      	ldr	r2, [pc, #104]	; (8010ac4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8010a5c:	4293      	cmp	r3, r2
 8010a5e:	d009      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	4a18      	ldr	r2, [pc, #96]	; (8010ac8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8010a66:	4293      	cmp	r3, r2
 8010a68:	d004      	beq.n	8010a74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	4a17      	ldr	r2, [pc, #92]	; (8010acc <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8010a70:	4293      	cmp	r3, r2
 8010a72:	d10c      	bne.n	8010a8e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010a7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a7c:	683b      	ldr	r3, [r7, #0]
 8010a7e:	689b      	ldr	r3, [r3, #8]
 8010a80:	68ba      	ldr	r2, [r7, #8]
 8010a82:	4313      	orrs	r3, r2
 8010a84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	68ba      	ldr	r2, [r7, #8]
 8010a8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	2201      	movs	r2, #1
 8010a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	2200      	movs	r2, #0
 8010a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010a9e:	2300      	movs	r3, #0
}
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	3714      	adds	r7, #20
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aaa:	4770      	bx	lr
 8010aac:	40010000 	.word	0x40010000
 8010ab0:	40010400 	.word	0x40010400
 8010ab4:	40000400 	.word	0x40000400
 8010ab8:	40000800 	.word	0x40000800
 8010abc:	40000c00 	.word	0x40000c00
 8010ac0:	40001800 	.word	0x40001800
 8010ac4:	40014000 	.word	0x40014000
 8010ac8:	4000e000 	.word	0x4000e000
 8010acc:	4000e400 	.word	0x4000e400

08010ad0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010ad0:	b480      	push	{r7}
 8010ad2:	b083      	sub	sp, #12
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010ad8:	bf00      	nop
 8010ada:	370c      	adds	r7, #12
 8010adc:	46bd      	mov	sp, r7
 8010ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae2:	4770      	bx	lr

08010ae4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010ae4:	b480      	push	{r7}
 8010ae6:	b083      	sub	sp, #12
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010aec:	bf00      	nop
 8010aee:	370c      	adds	r7, #12
 8010af0:	46bd      	mov	sp, r7
 8010af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af6:	4770      	bx	lr

08010af8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010af8:	b480      	push	{r7}
 8010afa:	b083      	sub	sp, #12
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010b00:	bf00      	nop
 8010b02:	370c      	adds	r7, #12
 8010b04:	46bd      	mov	sp, r7
 8010b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0a:	4770      	bx	lr

08010b0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b082      	sub	sp, #8
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d101      	bne.n	8010b1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010b1a:	2301      	movs	r3, #1
 8010b1c:	e042      	b.n	8010ba4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d106      	bne.n	8010b36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f7f2 fcc5 	bl	80034c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	2224      	movs	r2, #36	; 0x24
 8010b3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	681a      	ldr	r2, [r3, #0]
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	f022 0201 	bic.w	r2, r2, #1
 8010b4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f000 f82c 	bl	8010bac <UART_SetConfig>
 8010b54:	4603      	mov	r3, r0
 8010b56:	2b01      	cmp	r3, #1
 8010b58:	d101      	bne.n	8010b5e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	e022      	b.n	8010ba4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d002      	beq.n	8010b6c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f000 fe8c 	bl	8011884 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	685a      	ldr	r2, [r3, #4]
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010b7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	689a      	ldr	r2, [r3, #8]
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010b8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	681a      	ldr	r2, [r3, #0]
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	f042 0201 	orr.w	r2, r2, #1
 8010b9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010b9c:	6878      	ldr	r0, [r7, #4]
 8010b9e:	f000 ff13 	bl	80119c8 <UART_CheckIdleState>
 8010ba2:	4603      	mov	r3, r0
}
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	3708      	adds	r7, #8
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	bd80      	pop	{r7, pc}

08010bac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010bb0:	b092      	sub	sp, #72	; 0x48
 8010bb2:	af00      	add	r7, sp, #0
 8010bb4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010bbc:	697b      	ldr	r3, [r7, #20]
 8010bbe:	689a      	ldr	r2, [r3, #8]
 8010bc0:	697b      	ldr	r3, [r7, #20]
 8010bc2:	691b      	ldr	r3, [r3, #16]
 8010bc4:	431a      	orrs	r2, r3
 8010bc6:	697b      	ldr	r3, [r7, #20]
 8010bc8:	695b      	ldr	r3, [r3, #20]
 8010bca:	431a      	orrs	r2, r3
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	69db      	ldr	r3, [r3, #28]
 8010bd0:	4313      	orrs	r3, r2
 8010bd2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	681a      	ldr	r2, [r3, #0]
 8010bda:	4bbe      	ldr	r3, [pc, #760]	; (8010ed4 <UART_SetConfig+0x328>)
 8010bdc:	4013      	ands	r3, r2
 8010bde:	697a      	ldr	r2, [r7, #20]
 8010be0:	6812      	ldr	r2, [r2, #0]
 8010be2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010be4:	430b      	orrs	r3, r1
 8010be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010be8:	697b      	ldr	r3, [r7, #20]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	685b      	ldr	r3, [r3, #4]
 8010bee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010bf2:	697b      	ldr	r3, [r7, #20]
 8010bf4:	68da      	ldr	r2, [r3, #12]
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	430a      	orrs	r2, r1
 8010bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010bfe:	697b      	ldr	r3, [r7, #20]
 8010c00:	699b      	ldr	r3, [r3, #24]
 8010c02:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010c04:	697b      	ldr	r3, [r7, #20]
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	4ab3      	ldr	r2, [pc, #716]	; (8010ed8 <UART_SetConfig+0x32c>)
 8010c0a:	4293      	cmp	r3, r2
 8010c0c:	d004      	beq.n	8010c18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010c0e:	697b      	ldr	r3, [r7, #20]
 8010c10:	6a1b      	ldr	r3, [r3, #32]
 8010c12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010c14:	4313      	orrs	r3, r2
 8010c16:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010c18:	697b      	ldr	r3, [r7, #20]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	689a      	ldr	r2, [r3, #8]
 8010c1e:	4baf      	ldr	r3, [pc, #700]	; (8010edc <UART_SetConfig+0x330>)
 8010c20:	4013      	ands	r3, r2
 8010c22:	697a      	ldr	r2, [r7, #20]
 8010c24:	6812      	ldr	r2, [r2, #0]
 8010c26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010c28:	430b      	orrs	r3, r1
 8010c2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010c2c:	697b      	ldr	r3, [r7, #20]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c32:	f023 010f 	bic.w	r1, r3, #15
 8010c36:	697b      	ldr	r3, [r7, #20]
 8010c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010c3a:	697b      	ldr	r3, [r7, #20]
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	430a      	orrs	r2, r1
 8010c40:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010c42:	697b      	ldr	r3, [r7, #20]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	4aa6      	ldr	r2, [pc, #664]	; (8010ee0 <UART_SetConfig+0x334>)
 8010c48:	4293      	cmp	r3, r2
 8010c4a:	d177      	bne.n	8010d3c <UART_SetConfig+0x190>
 8010c4c:	4ba5      	ldr	r3, [pc, #660]	; (8010ee4 <UART_SetConfig+0x338>)
 8010c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010c54:	2b28      	cmp	r3, #40	; 0x28
 8010c56:	d86d      	bhi.n	8010d34 <UART_SetConfig+0x188>
 8010c58:	a201      	add	r2, pc, #4	; (adr r2, 8010c60 <UART_SetConfig+0xb4>)
 8010c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c5e:	bf00      	nop
 8010c60:	08010d05 	.word	0x08010d05
 8010c64:	08010d35 	.word	0x08010d35
 8010c68:	08010d35 	.word	0x08010d35
 8010c6c:	08010d35 	.word	0x08010d35
 8010c70:	08010d35 	.word	0x08010d35
 8010c74:	08010d35 	.word	0x08010d35
 8010c78:	08010d35 	.word	0x08010d35
 8010c7c:	08010d35 	.word	0x08010d35
 8010c80:	08010d0d 	.word	0x08010d0d
 8010c84:	08010d35 	.word	0x08010d35
 8010c88:	08010d35 	.word	0x08010d35
 8010c8c:	08010d35 	.word	0x08010d35
 8010c90:	08010d35 	.word	0x08010d35
 8010c94:	08010d35 	.word	0x08010d35
 8010c98:	08010d35 	.word	0x08010d35
 8010c9c:	08010d35 	.word	0x08010d35
 8010ca0:	08010d15 	.word	0x08010d15
 8010ca4:	08010d35 	.word	0x08010d35
 8010ca8:	08010d35 	.word	0x08010d35
 8010cac:	08010d35 	.word	0x08010d35
 8010cb0:	08010d35 	.word	0x08010d35
 8010cb4:	08010d35 	.word	0x08010d35
 8010cb8:	08010d35 	.word	0x08010d35
 8010cbc:	08010d35 	.word	0x08010d35
 8010cc0:	08010d1d 	.word	0x08010d1d
 8010cc4:	08010d35 	.word	0x08010d35
 8010cc8:	08010d35 	.word	0x08010d35
 8010ccc:	08010d35 	.word	0x08010d35
 8010cd0:	08010d35 	.word	0x08010d35
 8010cd4:	08010d35 	.word	0x08010d35
 8010cd8:	08010d35 	.word	0x08010d35
 8010cdc:	08010d35 	.word	0x08010d35
 8010ce0:	08010d25 	.word	0x08010d25
 8010ce4:	08010d35 	.word	0x08010d35
 8010ce8:	08010d35 	.word	0x08010d35
 8010cec:	08010d35 	.word	0x08010d35
 8010cf0:	08010d35 	.word	0x08010d35
 8010cf4:	08010d35 	.word	0x08010d35
 8010cf8:	08010d35 	.word	0x08010d35
 8010cfc:	08010d35 	.word	0x08010d35
 8010d00:	08010d2d 	.word	0x08010d2d
 8010d04:	2301      	movs	r3, #1
 8010d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d0a:	e326      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d0c:	2304      	movs	r3, #4
 8010d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d12:	e322      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d14:	2308      	movs	r3, #8
 8010d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d1a:	e31e      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d1c:	2310      	movs	r3, #16
 8010d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d22:	e31a      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d24:	2320      	movs	r3, #32
 8010d26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d2a:	e316      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d2c:	2340      	movs	r3, #64	; 0x40
 8010d2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d32:	e312      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d34:	2380      	movs	r3, #128	; 0x80
 8010d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d3a:	e30e      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d3c:	697b      	ldr	r3, [r7, #20]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	4a69      	ldr	r2, [pc, #420]	; (8010ee8 <UART_SetConfig+0x33c>)
 8010d42:	4293      	cmp	r3, r2
 8010d44:	d130      	bne.n	8010da8 <UART_SetConfig+0x1fc>
 8010d46:	4b67      	ldr	r3, [pc, #412]	; (8010ee4 <UART_SetConfig+0x338>)
 8010d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d4a:	f003 0307 	and.w	r3, r3, #7
 8010d4e:	2b05      	cmp	r3, #5
 8010d50:	d826      	bhi.n	8010da0 <UART_SetConfig+0x1f4>
 8010d52:	a201      	add	r2, pc, #4	; (adr r2, 8010d58 <UART_SetConfig+0x1ac>)
 8010d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d58:	08010d71 	.word	0x08010d71
 8010d5c:	08010d79 	.word	0x08010d79
 8010d60:	08010d81 	.word	0x08010d81
 8010d64:	08010d89 	.word	0x08010d89
 8010d68:	08010d91 	.word	0x08010d91
 8010d6c:	08010d99 	.word	0x08010d99
 8010d70:	2300      	movs	r3, #0
 8010d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d76:	e2f0      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d78:	2304      	movs	r3, #4
 8010d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d7e:	e2ec      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d80:	2308      	movs	r3, #8
 8010d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d86:	e2e8      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d88:	2310      	movs	r3, #16
 8010d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d8e:	e2e4      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d90:	2320      	movs	r3, #32
 8010d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d96:	e2e0      	b.n	801135a <UART_SetConfig+0x7ae>
 8010d98:	2340      	movs	r3, #64	; 0x40
 8010d9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d9e:	e2dc      	b.n	801135a <UART_SetConfig+0x7ae>
 8010da0:	2380      	movs	r3, #128	; 0x80
 8010da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010da6:	e2d8      	b.n	801135a <UART_SetConfig+0x7ae>
 8010da8:	697b      	ldr	r3, [r7, #20]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	4a4f      	ldr	r2, [pc, #316]	; (8010eec <UART_SetConfig+0x340>)
 8010dae:	4293      	cmp	r3, r2
 8010db0:	d130      	bne.n	8010e14 <UART_SetConfig+0x268>
 8010db2:	4b4c      	ldr	r3, [pc, #304]	; (8010ee4 <UART_SetConfig+0x338>)
 8010db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010db6:	f003 0307 	and.w	r3, r3, #7
 8010dba:	2b05      	cmp	r3, #5
 8010dbc:	d826      	bhi.n	8010e0c <UART_SetConfig+0x260>
 8010dbe:	a201      	add	r2, pc, #4	; (adr r2, 8010dc4 <UART_SetConfig+0x218>)
 8010dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dc4:	08010ddd 	.word	0x08010ddd
 8010dc8:	08010de5 	.word	0x08010de5
 8010dcc:	08010ded 	.word	0x08010ded
 8010dd0:	08010df5 	.word	0x08010df5
 8010dd4:	08010dfd 	.word	0x08010dfd
 8010dd8:	08010e05 	.word	0x08010e05
 8010ddc:	2300      	movs	r3, #0
 8010dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010de2:	e2ba      	b.n	801135a <UART_SetConfig+0x7ae>
 8010de4:	2304      	movs	r3, #4
 8010de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dea:	e2b6      	b.n	801135a <UART_SetConfig+0x7ae>
 8010dec:	2308      	movs	r3, #8
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df2:	e2b2      	b.n	801135a <UART_SetConfig+0x7ae>
 8010df4:	2310      	movs	r3, #16
 8010df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dfa:	e2ae      	b.n	801135a <UART_SetConfig+0x7ae>
 8010dfc:	2320      	movs	r3, #32
 8010dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e02:	e2aa      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e04:	2340      	movs	r3, #64	; 0x40
 8010e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e0a:	e2a6      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e0c:	2380      	movs	r3, #128	; 0x80
 8010e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e12:	e2a2      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e14:	697b      	ldr	r3, [r7, #20]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	4a35      	ldr	r2, [pc, #212]	; (8010ef0 <UART_SetConfig+0x344>)
 8010e1a:	4293      	cmp	r3, r2
 8010e1c:	d130      	bne.n	8010e80 <UART_SetConfig+0x2d4>
 8010e1e:	4b31      	ldr	r3, [pc, #196]	; (8010ee4 <UART_SetConfig+0x338>)
 8010e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e22:	f003 0307 	and.w	r3, r3, #7
 8010e26:	2b05      	cmp	r3, #5
 8010e28:	d826      	bhi.n	8010e78 <UART_SetConfig+0x2cc>
 8010e2a:	a201      	add	r2, pc, #4	; (adr r2, 8010e30 <UART_SetConfig+0x284>)
 8010e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e30:	08010e49 	.word	0x08010e49
 8010e34:	08010e51 	.word	0x08010e51
 8010e38:	08010e59 	.word	0x08010e59
 8010e3c:	08010e61 	.word	0x08010e61
 8010e40:	08010e69 	.word	0x08010e69
 8010e44:	08010e71 	.word	0x08010e71
 8010e48:	2300      	movs	r3, #0
 8010e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e4e:	e284      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e50:	2304      	movs	r3, #4
 8010e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e56:	e280      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e58:	2308      	movs	r3, #8
 8010e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e5e:	e27c      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e60:	2310      	movs	r3, #16
 8010e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e66:	e278      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e68:	2320      	movs	r3, #32
 8010e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e6e:	e274      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e70:	2340      	movs	r3, #64	; 0x40
 8010e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e76:	e270      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e78:	2380      	movs	r3, #128	; 0x80
 8010e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e7e:	e26c      	b.n	801135a <UART_SetConfig+0x7ae>
 8010e80:	697b      	ldr	r3, [r7, #20]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	4a1b      	ldr	r2, [pc, #108]	; (8010ef4 <UART_SetConfig+0x348>)
 8010e86:	4293      	cmp	r3, r2
 8010e88:	d142      	bne.n	8010f10 <UART_SetConfig+0x364>
 8010e8a:	4b16      	ldr	r3, [pc, #88]	; (8010ee4 <UART_SetConfig+0x338>)
 8010e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e8e:	f003 0307 	and.w	r3, r3, #7
 8010e92:	2b05      	cmp	r3, #5
 8010e94:	d838      	bhi.n	8010f08 <UART_SetConfig+0x35c>
 8010e96:	a201      	add	r2, pc, #4	; (adr r2, 8010e9c <UART_SetConfig+0x2f0>)
 8010e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e9c:	08010eb5 	.word	0x08010eb5
 8010ea0:	08010ebd 	.word	0x08010ebd
 8010ea4:	08010ec5 	.word	0x08010ec5
 8010ea8:	08010ecd 	.word	0x08010ecd
 8010eac:	08010ef9 	.word	0x08010ef9
 8010eb0:	08010f01 	.word	0x08010f01
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eba:	e24e      	b.n	801135a <UART_SetConfig+0x7ae>
 8010ebc:	2304      	movs	r3, #4
 8010ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ec2:	e24a      	b.n	801135a <UART_SetConfig+0x7ae>
 8010ec4:	2308      	movs	r3, #8
 8010ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eca:	e246      	b.n	801135a <UART_SetConfig+0x7ae>
 8010ecc:	2310      	movs	r3, #16
 8010ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ed2:	e242      	b.n	801135a <UART_SetConfig+0x7ae>
 8010ed4:	cfff69f3 	.word	0xcfff69f3
 8010ed8:	58000c00 	.word	0x58000c00
 8010edc:	11fff4ff 	.word	0x11fff4ff
 8010ee0:	40011000 	.word	0x40011000
 8010ee4:	58024400 	.word	0x58024400
 8010ee8:	40004400 	.word	0x40004400
 8010eec:	40004800 	.word	0x40004800
 8010ef0:	40004c00 	.word	0x40004c00
 8010ef4:	40005000 	.word	0x40005000
 8010ef8:	2320      	movs	r3, #32
 8010efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010efe:	e22c      	b.n	801135a <UART_SetConfig+0x7ae>
 8010f00:	2340      	movs	r3, #64	; 0x40
 8010f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f06:	e228      	b.n	801135a <UART_SetConfig+0x7ae>
 8010f08:	2380      	movs	r3, #128	; 0x80
 8010f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f0e:	e224      	b.n	801135a <UART_SetConfig+0x7ae>
 8010f10:	697b      	ldr	r3, [r7, #20]
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	4ab1      	ldr	r2, [pc, #708]	; (80111dc <UART_SetConfig+0x630>)
 8010f16:	4293      	cmp	r3, r2
 8010f18:	d176      	bne.n	8011008 <UART_SetConfig+0x45c>
 8010f1a:	4bb1      	ldr	r3, [pc, #708]	; (80111e0 <UART_SetConfig+0x634>)
 8010f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010f22:	2b28      	cmp	r3, #40	; 0x28
 8010f24:	d86c      	bhi.n	8011000 <UART_SetConfig+0x454>
 8010f26:	a201      	add	r2, pc, #4	; (adr r2, 8010f2c <UART_SetConfig+0x380>)
 8010f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f2c:	08010fd1 	.word	0x08010fd1
 8010f30:	08011001 	.word	0x08011001
 8010f34:	08011001 	.word	0x08011001
 8010f38:	08011001 	.word	0x08011001
 8010f3c:	08011001 	.word	0x08011001
 8010f40:	08011001 	.word	0x08011001
 8010f44:	08011001 	.word	0x08011001
 8010f48:	08011001 	.word	0x08011001
 8010f4c:	08010fd9 	.word	0x08010fd9
 8010f50:	08011001 	.word	0x08011001
 8010f54:	08011001 	.word	0x08011001
 8010f58:	08011001 	.word	0x08011001
 8010f5c:	08011001 	.word	0x08011001
 8010f60:	08011001 	.word	0x08011001
 8010f64:	08011001 	.word	0x08011001
 8010f68:	08011001 	.word	0x08011001
 8010f6c:	08010fe1 	.word	0x08010fe1
 8010f70:	08011001 	.word	0x08011001
 8010f74:	08011001 	.word	0x08011001
 8010f78:	08011001 	.word	0x08011001
 8010f7c:	08011001 	.word	0x08011001
 8010f80:	08011001 	.word	0x08011001
 8010f84:	08011001 	.word	0x08011001
 8010f88:	08011001 	.word	0x08011001
 8010f8c:	08010fe9 	.word	0x08010fe9
 8010f90:	08011001 	.word	0x08011001
 8010f94:	08011001 	.word	0x08011001
 8010f98:	08011001 	.word	0x08011001
 8010f9c:	08011001 	.word	0x08011001
 8010fa0:	08011001 	.word	0x08011001
 8010fa4:	08011001 	.word	0x08011001
 8010fa8:	08011001 	.word	0x08011001
 8010fac:	08010ff1 	.word	0x08010ff1
 8010fb0:	08011001 	.word	0x08011001
 8010fb4:	08011001 	.word	0x08011001
 8010fb8:	08011001 	.word	0x08011001
 8010fbc:	08011001 	.word	0x08011001
 8010fc0:	08011001 	.word	0x08011001
 8010fc4:	08011001 	.word	0x08011001
 8010fc8:	08011001 	.word	0x08011001
 8010fcc:	08010ff9 	.word	0x08010ff9
 8010fd0:	2301      	movs	r3, #1
 8010fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fd6:	e1c0      	b.n	801135a <UART_SetConfig+0x7ae>
 8010fd8:	2304      	movs	r3, #4
 8010fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fde:	e1bc      	b.n	801135a <UART_SetConfig+0x7ae>
 8010fe0:	2308      	movs	r3, #8
 8010fe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fe6:	e1b8      	b.n	801135a <UART_SetConfig+0x7ae>
 8010fe8:	2310      	movs	r3, #16
 8010fea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fee:	e1b4      	b.n	801135a <UART_SetConfig+0x7ae>
 8010ff0:	2320      	movs	r3, #32
 8010ff2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ff6:	e1b0      	b.n	801135a <UART_SetConfig+0x7ae>
 8010ff8:	2340      	movs	r3, #64	; 0x40
 8010ffa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ffe:	e1ac      	b.n	801135a <UART_SetConfig+0x7ae>
 8011000:	2380      	movs	r3, #128	; 0x80
 8011002:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011006:	e1a8      	b.n	801135a <UART_SetConfig+0x7ae>
 8011008:	697b      	ldr	r3, [r7, #20]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	4a75      	ldr	r2, [pc, #468]	; (80111e4 <UART_SetConfig+0x638>)
 801100e:	4293      	cmp	r3, r2
 8011010:	d130      	bne.n	8011074 <UART_SetConfig+0x4c8>
 8011012:	4b73      	ldr	r3, [pc, #460]	; (80111e0 <UART_SetConfig+0x634>)
 8011014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011016:	f003 0307 	and.w	r3, r3, #7
 801101a:	2b05      	cmp	r3, #5
 801101c:	d826      	bhi.n	801106c <UART_SetConfig+0x4c0>
 801101e:	a201      	add	r2, pc, #4	; (adr r2, 8011024 <UART_SetConfig+0x478>)
 8011020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011024:	0801103d 	.word	0x0801103d
 8011028:	08011045 	.word	0x08011045
 801102c:	0801104d 	.word	0x0801104d
 8011030:	08011055 	.word	0x08011055
 8011034:	0801105d 	.word	0x0801105d
 8011038:	08011065 	.word	0x08011065
 801103c:	2300      	movs	r3, #0
 801103e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011042:	e18a      	b.n	801135a <UART_SetConfig+0x7ae>
 8011044:	2304      	movs	r3, #4
 8011046:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801104a:	e186      	b.n	801135a <UART_SetConfig+0x7ae>
 801104c:	2308      	movs	r3, #8
 801104e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011052:	e182      	b.n	801135a <UART_SetConfig+0x7ae>
 8011054:	2310      	movs	r3, #16
 8011056:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801105a:	e17e      	b.n	801135a <UART_SetConfig+0x7ae>
 801105c:	2320      	movs	r3, #32
 801105e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011062:	e17a      	b.n	801135a <UART_SetConfig+0x7ae>
 8011064:	2340      	movs	r3, #64	; 0x40
 8011066:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801106a:	e176      	b.n	801135a <UART_SetConfig+0x7ae>
 801106c:	2380      	movs	r3, #128	; 0x80
 801106e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011072:	e172      	b.n	801135a <UART_SetConfig+0x7ae>
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	4a5b      	ldr	r2, [pc, #364]	; (80111e8 <UART_SetConfig+0x63c>)
 801107a:	4293      	cmp	r3, r2
 801107c:	d130      	bne.n	80110e0 <UART_SetConfig+0x534>
 801107e:	4b58      	ldr	r3, [pc, #352]	; (80111e0 <UART_SetConfig+0x634>)
 8011080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011082:	f003 0307 	and.w	r3, r3, #7
 8011086:	2b05      	cmp	r3, #5
 8011088:	d826      	bhi.n	80110d8 <UART_SetConfig+0x52c>
 801108a:	a201      	add	r2, pc, #4	; (adr r2, 8011090 <UART_SetConfig+0x4e4>)
 801108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011090:	080110a9 	.word	0x080110a9
 8011094:	080110b1 	.word	0x080110b1
 8011098:	080110b9 	.word	0x080110b9
 801109c:	080110c1 	.word	0x080110c1
 80110a0:	080110c9 	.word	0x080110c9
 80110a4:	080110d1 	.word	0x080110d1
 80110a8:	2300      	movs	r3, #0
 80110aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ae:	e154      	b.n	801135a <UART_SetConfig+0x7ae>
 80110b0:	2304      	movs	r3, #4
 80110b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110b6:	e150      	b.n	801135a <UART_SetConfig+0x7ae>
 80110b8:	2308      	movs	r3, #8
 80110ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110be:	e14c      	b.n	801135a <UART_SetConfig+0x7ae>
 80110c0:	2310      	movs	r3, #16
 80110c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110c6:	e148      	b.n	801135a <UART_SetConfig+0x7ae>
 80110c8:	2320      	movs	r3, #32
 80110ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ce:	e144      	b.n	801135a <UART_SetConfig+0x7ae>
 80110d0:	2340      	movs	r3, #64	; 0x40
 80110d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110d6:	e140      	b.n	801135a <UART_SetConfig+0x7ae>
 80110d8:	2380      	movs	r3, #128	; 0x80
 80110da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110de:	e13c      	b.n	801135a <UART_SetConfig+0x7ae>
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	4a41      	ldr	r2, [pc, #260]	; (80111ec <UART_SetConfig+0x640>)
 80110e6:	4293      	cmp	r3, r2
 80110e8:	f040 8082 	bne.w	80111f0 <UART_SetConfig+0x644>
 80110ec:	4b3c      	ldr	r3, [pc, #240]	; (80111e0 <UART_SetConfig+0x634>)
 80110ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80110f4:	2b28      	cmp	r3, #40	; 0x28
 80110f6:	d86d      	bhi.n	80111d4 <UART_SetConfig+0x628>
 80110f8:	a201      	add	r2, pc, #4	; (adr r2, 8011100 <UART_SetConfig+0x554>)
 80110fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110fe:	bf00      	nop
 8011100:	080111a5 	.word	0x080111a5
 8011104:	080111d5 	.word	0x080111d5
 8011108:	080111d5 	.word	0x080111d5
 801110c:	080111d5 	.word	0x080111d5
 8011110:	080111d5 	.word	0x080111d5
 8011114:	080111d5 	.word	0x080111d5
 8011118:	080111d5 	.word	0x080111d5
 801111c:	080111d5 	.word	0x080111d5
 8011120:	080111ad 	.word	0x080111ad
 8011124:	080111d5 	.word	0x080111d5
 8011128:	080111d5 	.word	0x080111d5
 801112c:	080111d5 	.word	0x080111d5
 8011130:	080111d5 	.word	0x080111d5
 8011134:	080111d5 	.word	0x080111d5
 8011138:	080111d5 	.word	0x080111d5
 801113c:	080111d5 	.word	0x080111d5
 8011140:	080111b5 	.word	0x080111b5
 8011144:	080111d5 	.word	0x080111d5
 8011148:	080111d5 	.word	0x080111d5
 801114c:	080111d5 	.word	0x080111d5
 8011150:	080111d5 	.word	0x080111d5
 8011154:	080111d5 	.word	0x080111d5
 8011158:	080111d5 	.word	0x080111d5
 801115c:	080111d5 	.word	0x080111d5
 8011160:	080111bd 	.word	0x080111bd
 8011164:	080111d5 	.word	0x080111d5
 8011168:	080111d5 	.word	0x080111d5
 801116c:	080111d5 	.word	0x080111d5
 8011170:	080111d5 	.word	0x080111d5
 8011174:	080111d5 	.word	0x080111d5
 8011178:	080111d5 	.word	0x080111d5
 801117c:	080111d5 	.word	0x080111d5
 8011180:	080111c5 	.word	0x080111c5
 8011184:	080111d5 	.word	0x080111d5
 8011188:	080111d5 	.word	0x080111d5
 801118c:	080111d5 	.word	0x080111d5
 8011190:	080111d5 	.word	0x080111d5
 8011194:	080111d5 	.word	0x080111d5
 8011198:	080111d5 	.word	0x080111d5
 801119c:	080111d5 	.word	0x080111d5
 80111a0:	080111cd 	.word	0x080111cd
 80111a4:	2301      	movs	r3, #1
 80111a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111aa:	e0d6      	b.n	801135a <UART_SetConfig+0x7ae>
 80111ac:	2304      	movs	r3, #4
 80111ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111b2:	e0d2      	b.n	801135a <UART_SetConfig+0x7ae>
 80111b4:	2308      	movs	r3, #8
 80111b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111ba:	e0ce      	b.n	801135a <UART_SetConfig+0x7ae>
 80111bc:	2310      	movs	r3, #16
 80111be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111c2:	e0ca      	b.n	801135a <UART_SetConfig+0x7ae>
 80111c4:	2320      	movs	r3, #32
 80111c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111ca:	e0c6      	b.n	801135a <UART_SetConfig+0x7ae>
 80111cc:	2340      	movs	r3, #64	; 0x40
 80111ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111d2:	e0c2      	b.n	801135a <UART_SetConfig+0x7ae>
 80111d4:	2380      	movs	r3, #128	; 0x80
 80111d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111da:	e0be      	b.n	801135a <UART_SetConfig+0x7ae>
 80111dc:	40011400 	.word	0x40011400
 80111e0:	58024400 	.word	0x58024400
 80111e4:	40007800 	.word	0x40007800
 80111e8:	40007c00 	.word	0x40007c00
 80111ec:	40011800 	.word	0x40011800
 80111f0:	697b      	ldr	r3, [r7, #20]
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	4aad      	ldr	r2, [pc, #692]	; (80114ac <UART_SetConfig+0x900>)
 80111f6:	4293      	cmp	r3, r2
 80111f8:	d176      	bne.n	80112e8 <UART_SetConfig+0x73c>
 80111fa:	4bad      	ldr	r3, [pc, #692]	; (80114b0 <UART_SetConfig+0x904>)
 80111fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80111fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011202:	2b28      	cmp	r3, #40	; 0x28
 8011204:	d86c      	bhi.n	80112e0 <UART_SetConfig+0x734>
 8011206:	a201      	add	r2, pc, #4	; (adr r2, 801120c <UART_SetConfig+0x660>)
 8011208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801120c:	080112b1 	.word	0x080112b1
 8011210:	080112e1 	.word	0x080112e1
 8011214:	080112e1 	.word	0x080112e1
 8011218:	080112e1 	.word	0x080112e1
 801121c:	080112e1 	.word	0x080112e1
 8011220:	080112e1 	.word	0x080112e1
 8011224:	080112e1 	.word	0x080112e1
 8011228:	080112e1 	.word	0x080112e1
 801122c:	080112b9 	.word	0x080112b9
 8011230:	080112e1 	.word	0x080112e1
 8011234:	080112e1 	.word	0x080112e1
 8011238:	080112e1 	.word	0x080112e1
 801123c:	080112e1 	.word	0x080112e1
 8011240:	080112e1 	.word	0x080112e1
 8011244:	080112e1 	.word	0x080112e1
 8011248:	080112e1 	.word	0x080112e1
 801124c:	080112c1 	.word	0x080112c1
 8011250:	080112e1 	.word	0x080112e1
 8011254:	080112e1 	.word	0x080112e1
 8011258:	080112e1 	.word	0x080112e1
 801125c:	080112e1 	.word	0x080112e1
 8011260:	080112e1 	.word	0x080112e1
 8011264:	080112e1 	.word	0x080112e1
 8011268:	080112e1 	.word	0x080112e1
 801126c:	080112c9 	.word	0x080112c9
 8011270:	080112e1 	.word	0x080112e1
 8011274:	080112e1 	.word	0x080112e1
 8011278:	080112e1 	.word	0x080112e1
 801127c:	080112e1 	.word	0x080112e1
 8011280:	080112e1 	.word	0x080112e1
 8011284:	080112e1 	.word	0x080112e1
 8011288:	080112e1 	.word	0x080112e1
 801128c:	080112d1 	.word	0x080112d1
 8011290:	080112e1 	.word	0x080112e1
 8011294:	080112e1 	.word	0x080112e1
 8011298:	080112e1 	.word	0x080112e1
 801129c:	080112e1 	.word	0x080112e1
 80112a0:	080112e1 	.word	0x080112e1
 80112a4:	080112e1 	.word	0x080112e1
 80112a8:	080112e1 	.word	0x080112e1
 80112ac:	080112d9 	.word	0x080112d9
 80112b0:	2301      	movs	r3, #1
 80112b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112b6:	e050      	b.n	801135a <UART_SetConfig+0x7ae>
 80112b8:	2304      	movs	r3, #4
 80112ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112be:	e04c      	b.n	801135a <UART_SetConfig+0x7ae>
 80112c0:	2308      	movs	r3, #8
 80112c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112c6:	e048      	b.n	801135a <UART_SetConfig+0x7ae>
 80112c8:	2310      	movs	r3, #16
 80112ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112ce:	e044      	b.n	801135a <UART_SetConfig+0x7ae>
 80112d0:	2320      	movs	r3, #32
 80112d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112d6:	e040      	b.n	801135a <UART_SetConfig+0x7ae>
 80112d8:	2340      	movs	r3, #64	; 0x40
 80112da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112de:	e03c      	b.n	801135a <UART_SetConfig+0x7ae>
 80112e0:	2380      	movs	r3, #128	; 0x80
 80112e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112e6:	e038      	b.n	801135a <UART_SetConfig+0x7ae>
 80112e8:	697b      	ldr	r3, [r7, #20]
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	4a71      	ldr	r2, [pc, #452]	; (80114b4 <UART_SetConfig+0x908>)
 80112ee:	4293      	cmp	r3, r2
 80112f0:	d130      	bne.n	8011354 <UART_SetConfig+0x7a8>
 80112f2:	4b6f      	ldr	r3, [pc, #444]	; (80114b0 <UART_SetConfig+0x904>)
 80112f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80112f6:	f003 0307 	and.w	r3, r3, #7
 80112fa:	2b05      	cmp	r3, #5
 80112fc:	d826      	bhi.n	801134c <UART_SetConfig+0x7a0>
 80112fe:	a201      	add	r2, pc, #4	; (adr r2, 8011304 <UART_SetConfig+0x758>)
 8011300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011304:	0801131d 	.word	0x0801131d
 8011308:	08011325 	.word	0x08011325
 801130c:	0801132d 	.word	0x0801132d
 8011310:	08011335 	.word	0x08011335
 8011314:	0801133d 	.word	0x0801133d
 8011318:	08011345 	.word	0x08011345
 801131c:	2302      	movs	r3, #2
 801131e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011322:	e01a      	b.n	801135a <UART_SetConfig+0x7ae>
 8011324:	2304      	movs	r3, #4
 8011326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801132a:	e016      	b.n	801135a <UART_SetConfig+0x7ae>
 801132c:	2308      	movs	r3, #8
 801132e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011332:	e012      	b.n	801135a <UART_SetConfig+0x7ae>
 8011334:	2310      	movs	r3, #16
 8011336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801133a:	e00e      	b.n	801135a <UART_SetConfig+0x7ae>
 801133c:	2320      	movs	r3, #32
 801133e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011342:	e00a      	b.n	801135a <UART_SetConfig+0x7ae>
 8011344:	2340      	movs	r3, #64	; 0x40
 8011346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801134a:	e006      	b.n	801135a <UART_SetConfig+0x7ae>
 801134c:	2380      	movs	r3, #128	; 0x80
 801134e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011352:	e002      	b.n	801135a <UART_SetConfig+0x7ae>
 8011354:	2380      	movs	r3, #128	; 0x80
 8011356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	4a55      	ldr	r2, [pc, #340]	; (80114b4 <UART_SetConfig+0x908>)
 8011360:	4293      	cmp	r3, r2
 8011362:	f040 80f8 	bne.w	8011556 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8011366:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801136a:	2b20      	cmp	r3, #32
 801136c:	dc46      	bgt.n	80113fc <UART_SetConfig+0x850>
 801136e:	2b02      	cmp	r3, #2
 8011370:	db75      	blt.n	801145e <UART_SetConfig+0x8b2>
 8011372:	3b02      	subs	r3, #2
 8011374:	2b1e      	cmp	r3, #30
 8011376:	d872      	bhi.n	801145e <UART_SetConfig+0x8b2>
 8011378:	a201      	add	r2, pc, #4	; (adr r2, 8011380 <UART_SetConfig+0x7d4>)
 801137a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801137e:	bf00      	nop
 8011380:	08011403 	.word	0x08011403
 8011384:	0801145f 	.word	0x0801145f
 8011388:	0801140b 	.word	0x0801140b
 801138c:	0801145f 	.word	0x0801145f
 8011390:	0801145f 	.word	0x0801145f
 8011394:	0801145f 	.word	0x0801145f
 8011398:	0801141b 	.word	0x0801141b
 801139c:	0801145f 	.word	0x0801145f
 80113a0:	0801145f 	.word	0x0801145f
 80113a4:	0801145f 	.word	0x0801145f
 80113a8:	0801145f 	.word	0x0801145f
 80113ac:	0801145f 	.word	0x0801145f
 80113b0:	0801145f 	.word	0x0801145f
 80113b4:	0801145f 	.word	0x0801145f
 80113b8:	0801142b 	.word	0x0801142b
 80113bc:	0801145f 	.word	0x0801145f
 80113c0:	0801145f 	.word	0x0801145f
 80113c4:	0801145f 	.word	0x0801145f
 80113c8:	0801145f 	.word	0x0801145f
 80113cc:	0801145f 	.word	0x0801145f
 80113d0:	0801145f 	.word	0x0801145f
 80113d4:	0801145f 	.word	0x0801145f
 80113d8:	0801145f 	.word	0x0801145f
 80113dc:	0801145f 	.word	0x0801145f
 80113e0:	0801145f 	.word	0x0801145f
 80113e4:	0801145f 	.word	0x0801145f
 80113e8:	0801145f 	.word	0x0801145f
 80113ec:	0801145f 	.word	0x0801145f
 80113f0:	0801145f 	.word	0x0801145f
 80113f4:	0801145f 	.word	0x0801145f
 80113f8:	08011451 	.word	0x08011451
 80113fc:	2b40      	cmp	r3, #64	; 0x40
 80113fe:	d02a      	beq.n	8011456 <UART_SetConfig+0x8aa>
 8011400:	e02d      	b.n	801145e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8011402:	f7fb f86b 	bl	800c4dc <HAL_RCCEx_GetD3PCLK1Freq>
 8011406:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011408:	e02f      	b.n	801146a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801140a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801140e:	4618      	mov	r0, r3
 8011410:	f7fb f87a 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011418:	e027      	b.n	801146a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801141a:	f107 0318 	add.w	r3, r7, #24
 801141e:	4618      	mov	r0, r3
 8011420:	f7fb f9c6 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011424:	69fb      	ldr	r3, [r7, #28]
 8011426:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011428:	e01f      	b.n	801146a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801142a:	4b21      	ldr	r3, [pc, #132]	; (80114b0 <UART_SetConfig+0x904>)
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	f003 0320 	and.w	r3, r3, #32
 8011432:	2b00      	cmp	r3, #0
 8011434:	d009      	beq.n	801144a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011436:	4b1e      	ldr	r3, [pc, #120]	; (80114b0 <UART_SetConfig+0x904>)
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	08db      	lsrs	r3, r3, #3
 801143c:	f003 0303 	and.w	r3, r3, #3
 8011440:	4a1d      	ldr	r2, [pc, #116]	; (80114b8 <UART_SetConfig+0x90c>)
 8011442:	fa22 f303 	lsr.w	r3, r2, r3
 8011446:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011448:	e00f      	b.n	801146a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801144a:	4b1b      	ldr	r3, [pc, #108]	; (80114b8 <UART_SetConfig+0x90c>)
 801144c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801144e:	e00c      	b.n	801146a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011450:	4b1a      	ldr	r3, [pc, #104]	; (80114bc <UART_SetConfig+0x910>)
 8011452:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011454:	e009      	b.n	801146a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011456:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801145a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801145c:	e005      	b.n	801146a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801145e:	2300      	movs	r3, #0
 8011460:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011462:	2301      	movs	r3, #1
 8011464:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011468:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801146a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801146c:	2b00      	cmp	r3, #0
 801146e:	f000 81ee 	beq.w	801184e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011476:	4a12      	ldr	r2, [pc, #72]	; (80114c0 <UART_SetConfig+0x914>)
 8011478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801147c:	461a      	mov	r2, r3
 801147e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011480:	fbb3 f3f2 	udiv	r3, r3, r2
 8011484:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011486:	697b      	ldr	r3, [r7, #20]
 8011488:	685a      	ldr	r2, [r3, #4]
 801148a:	4613      	mov	r3, r2
 801148c:	005b      	lsls	r3, r3, #1
 801148e:	4413      	add	r3, r2
 8011490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011492:	429a      	cmp	r2, r3
 8011494:	d305      	bcc.n	80114a2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	685b      	ldr	r3, [r3, #4]
 801149a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801149c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801149e:	429a      	cmp	r2, r3
 80114a0:	d910      	bls.n	80114c4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80114a2:	2301      	movs	r3, #1
 80114a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80114a8:	e1d1      	b.n	801184e <UART_SetConfig+0xca2>
 80114aa:	bf00      	nop
 80114ac:	40011c00 	.word	0x40011c00
 80114b0:	58024400 	.word	0x58024400
 80114b4:	58000c00 	.word	0x58000c00
 80114b8:	03d09000 	.word	0x03d09000
 80114bc:	003d0900 	.word	0x003d0900
 80114c0:	0801852c 	.word	0x0801852c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80114c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114c6:	2200      	movs	r2, #0
 80114c8:	60bb      	str	r3, [r7, #8]
 80114ca:	60fa      	str	r2, [r7, #12]
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80114d0:	4ac0      	ldr	r2, [pc, #768]	; (80117d4 <UART_SetConfig+0xc28>)
 80114d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80114d6:	b29b      	uxth	r3, r3
 80114d8:	2200      	movs	r2, #0
 80114da:	603b      	str	r3, [r7, #0]
 80114dc:	607a      	str	r2, [r7, #4]
 80114de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80114e6:	f7ee ff7b 	bl	80003e0 <__aeabi_uldivmod>
 80114ea:	4602      	mov	r2, r0
 80114ec:	460b      	mov	r3, r1
 80114ee:	4610      	mov	r0, r2
 80114f0:	4619      	mov	r1, r3
 80114f2:	f04f 0200 	mov.w	r2, #0
 80114f6:	f04f 0300 	mov.w	r3, #0
 80114fa:	020b      	lsls	r3, r1, #8
 80114fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011500:	0202      	lsls	r2, r0, #8
 8011502:	6979      	ldr	r1, [r7, #20]
 8011504:	6849      	ldr	r1, [r1, #4]
 8011506:	0849      	lsrs	r1, r1, #1
 8011508:	2000      	movs	r0, #0
 801150a:	460c      	mov	r4, r1
 801150c:	4605      	mov	r5, r0
 801150e:	eb12 0804 	adds.w	r8, r2, r4
 8011512:	eb43 0905 	adc.w	r9, r3, r5
 8011516:	697b      	ldr	r3, [r7, #20]
 8011518:	685b      	ldr	r3, [r3, #4]
 801151a:	2200      	movs	r2, #0
 801151c:	469a      	mov	sl, r3
 801151e:	4693      	mov	fp, r2
 8011520:	4652      	mov	r2, sl
 8011522:	465b      	mov	r3, fp
 8011524:	4640      	mov	r0, r8
 8011526:	4649      	mov	r1, r9
 8011528:	f7ee ff5a 	bl	80003e0 <__aeabi_uldivmod>
 801152c:	4602      	mov	r2, r0
 801152e:	460b      	mov	r3, r1
 8011530:	4613      	mov	r3, r2
 8011532:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011536:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801153a:	d308      	bcc.n	801154e <UART_SetConfig+0x9a2>
 801153c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801153e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011542:	d204      	bcs.n	801154e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8011544:	697b      	ldr	r3, [r7, #20]
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801154a:	60da      	str	r2, [r3, #12]
 801154c:	e17f      	b.n	801184e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801154e:	2301      	movs	r3, #1
 8011550:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011554:	e17b      	b.n	801184e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011556:	697b      	ldr	r3, [r7, #20]
 8011558:	69db      	ldr	r3, [r3, #28]
 801155a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801155e:	f040 80bd 	bne.w	80116dc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8011562:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011566:	2b20      	cmp	r3, #32
 8011568:	dc48      	bgt.n	80115fc <UART_SetConfig+0xa50>
 801156a:	2b00      	cmp	r3, #0
 801156c:	db7b      	blt.n	8011666 <UART_SetConfig+0xaba>
 801156e:	2b20      	cmp	r3, #32
 8011570:	d879      	bhi.n	8011666 <UART_SetConfig+0xaba>
 8011572:	a201      	add	r2, pc, #4	; (adr r2, 8011578 <UART_SetConfig+0x9cc>)
 8011574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011578:	08011603 	.word	0x08011603
 801157c:	0801160b 	.word	0x0801160b
 8011580:	08011667 	.word	0x08011667
 8011584:	08011667 	.word	0x08011667
 8011588:	08011613 	.word	0x08011613
 801158c:	08011667 	.word	0x08011667
 8011590:	08011667 	.word	0x08011667
 8011594:	08011667 	.word	0x08011667
 8011598:	08011623 	.word	0x08011623
 801159c:	08011667 	.word	0x08011667
 80115a0:	08011667 	.word	0x08011667
 80115a4:	08011667 	.word	0x08011667
 80115a8:	08011667 	.word	0x08011667
 80115ac:	08011667 	.word	0x08011667
 80115b0:	08011667 	.word	0x08011667
 80115b4:	08011667 	.word	0x08011667
 80115b8:	08011633 	.word	0x08011633
 80115bc:	08011667 	.word	0x08011667
 80115c0:	08011667 	.word	0x08011667
 80115c4:	08011667 	.word	0x08011667
 80115c8:	08011667 	.word	0x08011667
 80115cc:	08011667 	.word	0x08011667
 80115d0:	08011667 	.word	0x08011667
 80115d4:	08011667 	.word	0x08011667
 80115d8:	08011667 	.word	0x08011667
 80115dc:	08011667 	.word	0x08011667
 80115e0:	08011667 	.word	0x08011667
 80115e4:	08011667 	.word	0x08011667
 80115e8:	08011667 	.word	0x08011667
 80115ec:	08011667 	.word	0x08011667
 80115f0:	08011667 	.word	0x08011667
 80115f4:	08011667 	.word	0x08011667
 80115f8:	08011659 	.word	0x08011659
 80115fc:	2b40      	cmp	r3, #64	; 0x40
 80115fe:	d02e      	beq.n	801165e <UART_SetConfig+0xab2>
 8011600:	e031      	b.n	8011666 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011602:	f7f9 f8cd 	bl	800a7a0 <HAL_RCC_GetPCLK1Freq>
 8011606:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011608:	e033      	b.n	8011672 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801160a:	f7f9 f8df 	bl	800a7cc <HAL_RCC_GetPCLK2Freq>
 801160e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011610:	e02f      	b.n	8011672 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011616:	4618      	mov	r0, r3
 8011618:	f7fa ff76 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801161c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801161e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011620:	e027      	b.n	8011672 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011622:	f107 0318 	add.w	r3, r7, #24
 8011626:	4618      	mov	r0, r3
 8011628:	f7fb f8c2 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801162c:	69fb      	ldr	r3, [r7, #28]
 801162e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011630:	e01f      	b.n	8011672 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011632:	4b69      	ldr	r3, [pc, #420]	; (80117d8 <UART_SetConfig+0xc2c>)
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	f003 0320 	and.w	r3, r3, #32
 801163a:	2b00      	cmp	r3, #0
 801163c:	d009      	beq.n	8011652 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801163e:	4b66      	ldr	r3, [pc, #408]	; (80117d8 <UART_SetConfig+0xc2c>)
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	08db      	lsrs	r3, r3, #3
 8011644:	f003 0303 	and.w	r3, r3, #3
 8011648:	4a64      	ldr	r2, [pc, #400]	; (80117dc <UART_SetConfig+0xc30>)
 801164a:	fa22 f303 	lsr.w	r3, r2, r3
 801164e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011650:	e00f      	b.n	8011672 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8011652:	4b62      	ldr	r3, [pc, #392]	; (80117dc <UART_SetConfig+0xc30>)
 8011654:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011656:	e00c      	b.n	8011672 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011658:	4b61      	ldr	r3, [pc, #388]	; (80117e0 <UART_SetConfig+0xc34>)
 801165a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801165c:	e009      	b.n	8011672 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801165e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011662:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011664:	e005      	b.n	8011672 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8011666:	2300      	movs	r3, #0
 8011668:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801166a:	2301      	movs	r3, #1
 801166c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011670:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011674:	2b00      	cmp	r3, #0
 8011676:	f000 80ea 	beq.w	801184e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801167e:	4a55      	ldr	r2, [pc, #340]	; (80117d4 <UART_SetConfig+0xc28>)
 8011680:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011684:	461a      	mov	r2, r3
 8011686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011688:	fbb3 f3f2 	udiv	r3, r3, r2
 801168c:	005a      	lsls	r2, r3, #1
 801168e:	697b      	ldr	r3, [r7, #20]
 8011690:	685b      	ldr	r3, [r3, #4]
 8011692:	085b      	lsrs	r3, r3, #1
 8011694:	441a      	add	r2, r3
 8011696:	697b      	ldr	r3, [r7, #20]
 8011698:	685b      	ldr	r3, [r3, #4]
 801169a:	fbb2 f3f3 	udiv	r3, r2, r3
 801169e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80116a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116a2:	2b0f      	cmp	r3, #15
 80116a4:	d916      	bls.n	80116d4 <UART_SetConfig+0xb28>
 80116a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80116ac:	d212      	bcs.n	80116d4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80116ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116b0:	b29b      	uxth	r3, r3
 80116b2:	f023 030f 	bic.w	r3, r3, #15
 80116b6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80116b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116ba:	085b      	lsrs	r3, r3, #1
 80116bc:	b29b      	uxth	r3, r3
 80116be:	f003 0307 	and.w	r3, r3, #7
 80116c2:	b29a      	uxth	r2, r3
 80116c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80116c6:	4313      	orrs	r3, r2
 80116c8:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80116ca:	697b      	ldr	r3, [r7, #20]
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80116d0:	60da      	str	r2, [r3, #12]
 80116d2:	e0bc      	b.n	801184e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80116d4:	2301      	movs	r3, #1
 80116d6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80116da:	e0b8      	b.n	801184e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80116dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80116e0:	2b20      	cmp	r3, #32
 80116e2:	dc4b      	bgt.n	801177c <UART_SetConfig+0xbd0>
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	f2c0 8087 	blt.w	80117f8 <UART_SetConfig+0xc4c>
 80116ea:	2b20      	cmp	r3, #32
 80116ec:	f200 8084 	bhi.w	80117f8 <UART_SetConfig+0xc4c>
 80116f0:	a201      	add	r2, pc, #4	; (adr r2, 80116f8 <UART_SetConfig+0xb4c>)
 80116f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116f6:	bf00      	nop
 80116f8:	08011783 	.word	0x08011783
 80116fc:	0801178b 	.word	0x0801178b
 8011700:	080117f9 	.word	0x080117f9
 8011704:	080117f9 	.word	0x080117f9
 8011708:	08011793 	.word	0x08011793
 801170c:	080117f9 	.word	0x080117f9
 8011710:	080117f9 	.word	0x080117f9
 8011714:	080117f9 	.word	0x080117f9
 8011718:	080117a3 	.word	0x080117a3
 801171c:	080117f9 	.word	0x080117f9
 8011720:	080117f9 	.word	0x080117f9
 8011724:	080117f9 	.word	0x080117f9
 8011728:	080117f9 	.word	0x080117f9
 801172c:	080117f9 	.word	0x080117f9
 8011730:	080117f9 	.word	0x080117f9
 8011734:	080117f9 	.word	0x080117f9
 8011738:	080117b3 	.word	0x080117b3
 801173c:	080117f9 	.word	0x080117f9
 8011740:	080117f9 	.word	0x080117f9
 8011744:	080117f9 	.word	0x080117f9
 8011748:	080117f9 	.word	0x080117f9
 801174c:	080117f9 	.word	0x080117f9
 8011750:	080117f9 	.word	0x080117f9
 8011754:	080117f9 	.word	0x080117f9
 8011758:	080117f9 	.word	0x080117f9
 801175c:	080117f9 	.word	0x080117f9
 8011760:	080117f9 	.word	0x080117f9
 8011764:	080117f9 	.word	0x080117f9
 8011768:	080117f9 	.word	0x080117f9
 801176c:	080117f9 	.word	0x080117f9
 8011770:	080117f9 	.word	0x080117f9
 8011774:	080117f9 	.word	0x080117f9
 8011778:	080117eb 	.word	0x080117eb
 801177c:	2b40      	cmp	r3, #64	; 0x40
 801177e:	d037      	beq.n	80117f0 <UART_SetConfig+0xc44>
 8011780:	e03a      	b.n	80117f8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011782:	f7f9 f80d 	bl	800a7a0 <HAL_RCC_GetPCLK1Freq>
 8011786:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011788:	e03c      	b.n	8011804 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801178a:	f7f9 f81f 	bl	800a7cc <HAL_RCC_GetPCLK2Freq>
 801178e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011790:	e038      	b.n	8011804 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011796:	4618      	mov	r0, r3
 8011798:	f7fa feb6 	bl	800c508 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801179c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801179e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117a0:	e030      	b.n	8011804 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80117a2:	f107 0318 	add.w	r3, r7, #24
 80117a6:	4618      	mov	r0, r3
 80117a8:	f7fb f802 	bl	800c7b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80117ac:	69fb      	ldr	r3, [r7, #28]
 80117ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117b0:	e028      	b.n	8011804 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80117b2:	4b09      	ldr	r3, [pc, #36]	; (80117d8 <UART_SetConfig+0xc2c>)
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	f003 0320 	and.w	r3, r3, #32
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d012      	beq.n	80117e4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80117be:	4b06      	ldr	r3, [pc, #24]	; (80117d8 <UART_SetConfig+0xc2c>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	08db      	lsrs	r3, r3, #3
 80117c4:	f003 0303 	and.w	r3, r3, #3
 80117c8:	4a04      	ldr	r2, [pc, #16]	; (80117dc <UART_SetConfig+0xc30>)
 80117ca:	fa22 f303 	lsr.w	r3, r2, r3
 80117ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80117d0:	e018      	b.n	8011804 <UART_SetConfig+0xc58>
 80117d2:	bf00      	nop
 80117d4:	0801852c 	.word	0x0801852c
 80117d8:	58024400 	.word	0x58024400
 80117dc:	03d09000 	.word	0x03d09000
 80117e0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80117e4:	4b24      	ldr	r3, [pc, #144]	; (8011878 <UART_SetConfig+0xccc>)
 80117e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117e8:	e00c      	b.n	8011804 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80117ea:	4b24      	ldr	r3, [pc, #144]	; (801187c <UART_SetConfig+0xcd0>)
 80117ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117ee:	e009      	b.n	8011804 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80117f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80117f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117f6:	e005      	b.n	8011804 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80117f8:	2300      	movs	r3, #0
 80117fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80117fc:	2301      	movs	r3, #1
 80117fe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011802:	bf00      	nop
    }

    if (pclk != 0U)
 8011804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011806:	2b00      	cmp	r3, #0
 8011808:	d021      	beq.n	801184e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801180a:	697b      	ldr	r3, [r7, #20]
 801180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801180e:	4a1c      	ldr	r2, [pc, #112]	; (8011880 <UART_SetConfig+0xcd4>)
 8011810:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011814:	461a      	mov	r2, r3
 8011816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011818:	fbb3 f2f2 	udiv	r2, r3, r2
 801181c:	697b      	ldr	r3, [r7, #20]
 801181e:	685b      	ldr	r3, [r3, #4]
 8011820:	085b      	lsrs	r3, r3, #1
 8011822:	441a      	add	r2, r3
 8011824:	697b      	ldr	r3, [r7, #20]
 8011826:	685b      	ldr	r3, [r3, #4]
 8011828:	fbb2 f3f3 	udiv	r3, r2, r3
 801182c:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801182e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011830:	2b0f      	cmp	r3, #15
 8011832:	d909      	bls.n	8011848 <UART_SetConfig+0xc9c>
 8011834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801183a:	d205      	bcs.n	8011848 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801183c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801183e:	b29a      	uxth	r2, r3
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	60da      	str	r2, [r3, #12]
 8011846:	e002      	b.n	801184e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8011848:	2301      	movs	r3, #1
 801184a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801184e:	697b      	ldr	r3, [r7, #20]
 8011850:	2201      	movs	r2, #1
 8011852:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8011856:	697b      	ldr	r3, [r7, #20]
 8011858:	2201      	movs	r2, #1
 801185a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801185e:	697b      	ldr	r3, [r7, #20]
 8011860:	2200      	movs	r2, #0
 8011862:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8011864:	697b      	ldr	r3, [r7, #20]
 8011866:	2200      	movs	r2, #0
 8011868:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 801186a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 801186e:	4618      	mov	r0, r3
 8011870:	3748      	adds	r7, #72	; 0x48
 8011872:	46bd      	mov	sp, r7
 8011874:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011878:	03d09000 	.word	0x03d09000
 801187c:	003d0900 	.word	0x003d0900
 8011880:	0801852c 	.word	0x0801852c

08011884 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011884:	b480      	push	{r7}
 8011886:	b083      	sub	sp, #12
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011890:	f003 0301 	and.w	r3, r3, #1
 8011894:	2b00      	cmp	r3, #0
 8011896:	d00a      	beq.n	80118ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	685b      	ldr	r3, [r3, #4]
 801189e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	430a      	orrs	r2, r1
 80118ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118b2:	f003 0302 	and.w	r3, r3, #2
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d00a      	beq.n	80118d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	685b      	ldr	r3, [r3, #4]
 80118c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	430a      	orrs	r2, r1
 80118ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118d4:	f003 0304 	and.w	r3, r3, #4
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d00a      	beq.n	80118f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	685b      	ldr	r3, [r3, #4]
 80118e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	430a      	orrs	r2, r1
 80118f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118f6:	f003 0308 	and.w	r3, r3, #8
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d00a      	beq.n	8011914 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	685b      	ldr	r3, [r3, #4]
 8011904:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	430a      	orrs	r2, r1
 8011912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011918:	f003 0310 	and.w	r3, r3, #16
 801191c:	2b00      	cmp	r3, #0
 801191e:	d00a      	beq.n	8011936 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	689b      	ldr	r3, [r3, #8]
 8011926:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	430a      	orrs	r2, r1
 8011934:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801193a:	f003 0320 	and.w	r3, r3, #32
 801193e:	2b00      	cmp	r3, #0
 8011940:	d00a      	beq.n	8011958 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	689b      	ldr	r3, [r3, #8]
 8011948:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	430a      	orrs	r2, r1
 8011956:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801195c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011960:	2b00      	cmp	r3, #0
 8011962:	d01a      	beq.n	801199a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	685b      	ldr	r3, [r3, #4]
 801196a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	430a      	orrs	r2, r1
 8011978:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801197e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011982:	d10a      	bne.n	801199a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	685b      	ldr	r3, [r3, #4]
 801198a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	430a      	orrs	r2, r1
 8011998:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801199e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d00a      	beq.n	80119bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	685b      	ldr	r3, [r3, #4]
 80119ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	430a      	orrs	r2, r1
 80119ba:	605a      	str	r2, [r3, #4]
  }
}
 80119bc:	bf00      	nop
 80119be:	370c      	adds	r7, #12
 80119c0:	46bd      	mov	sp, r7
 80119c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c6:	4770      	bx	lr

080119c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b098      	sub	sp, #96	; 0x60
 80119cc:	af02      	add	r7, sp, #8
 80119ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	2200      	movs	r2, #0
 80119d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80119d8:	f7f2 f822 	bl	8003a20 <HAL_GetTick>
 80119dc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	f003 0308 	and.w	r3, r3, #8
 80119e8:	2b08      	cmp	r3, #8
 80119ea:	d12f      	bne.n	8011a4c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80119ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80119f0:	9300      	str	r3, [sp, #0]
 80119f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80119f4:	2200      	movs	r2, #0
 80119f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80119fa:	6878      	ldr	r0, [r7, #4]
 80119fc:	f000 f88e 	bl	8011b1c <UART_WaitOnFlagUntilTimeout>
 8011a00:	4603      	mov	r3, r0
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d022      	beq.n	8011a4c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a0e:	e853 3f00 	ldrex	r3, [r3]
 8011a12:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011a1a:	653b      	str	r3, [r7, #80]	; 0x50
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	461a      	mov	r2, r3
 8011a22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a24:	647b      	str	r3, [r7, #68]	; 0x44
 8011a26:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011a2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011a2c:	e841 2300 	strex	r3, r2, [r1]
 8011a30:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011a32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d1e6      	bne.n	8011a06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	2220      	movs	r2, #32
 8011a3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2200      	movs	r2, #0
 8011a44:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011a48:	2303      	movs	r3, #3
 8011a4a:	e063      	b.n	8011b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	f003 0304 	and.w	r3, r3, #4
 8011a56:	2b04      	cmp	r3, #4
 8011a58:	d149      	bne.n	8011aee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011a5a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011a5e:	9300      	str	r3, [sp, #0]
 8011a60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a62:	2200      	movs	r2, #0
 8011a64:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011a68:	6878      	ldr	r0, [r7, #4]
 8011a6a:	f000 f857 	bl	8011b1c <UART_WaitOnFlagUntilTimeout>
 8011a6e:	4603      	mov	r3, r0
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d03c      	beq.n	8011aee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a7c:	e853 3f00 	ldrex	r3, [r3]
 8011a80:	623b      	str	r3, [r7, #32]
   return(result);
 8011a82:	6a3b      	ldr	r3, [r7, #32]
 8011a84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011a88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	461a      	mov	r2, r3
 8011a90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011a92:	633b      	str	r3, [r7, #48]	; 0x30
 8011a94:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a9a:	e841 2300 	strex	r3, r2, [r1]
 8011a9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d1e6      	bne.n	8011a74 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	3308      	adds	r3, #8
 8011aac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aae:	693b      	ldr	r3, [r7, #16]
 8011ab0:	e853 3f00 	ldrex	r3, [r3]
 8011ab4:	60fb      	str	r3, [r7, #12]
   return(result);
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	f023 0301 	bic.w	r3, r3, #1
 8011abc:	64bb      	str	r3, [r7, #72]	; 0x48
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	3308      	adds	r3, #8
 8011ac4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011ac6:	61fa      	str	r2, [r7, #28]
 8011ac8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011aca:	69b9      	ldr	r1, [r7, #24]
 8011acc:	69fa      	ldr	r2, [r7, #28]
 8011ace:	e841 2300 	strex	r3, r2, [r1]
 8011ad2:	617b      	str	r3, [r7, #20]
   return(result);
 8011ad4:	697b      	ldr	r3, [r7, #20]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d1e5      	bne.n	8011aa6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2220      	movs	r2, #32
 8011ade:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011aea:	2303      	movs	r3, #3
 8011aec:	e012      	b.n	8011b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	2220      	movs	r2, #32
 8011af2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	2220      	movs	r2, #32
 8011afa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	2200      	movs	r2, #0
 8011b02:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	2200      	movs	r2, #0
 8011b08:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	2200      	movs	r2, #0
 8011b0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011b12:	2300      	movs	r3, #0
}
 8011b14:	4618      	mov	r0, r3
 8011b16:	3758      	adds	r7, #88	; 0x58
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	bd80      	pop	{r7, pc}

08011b1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b084      	sub	sp, #16
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	60f8      	str	r0, [r7, #12]
 8011b24:	60b9      	str	r1, [r7, #8]
 8011b26:	603b      	str	r3, [r7, #0]
 8011b28:	4613      	mov	r3, r2
 8011b2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011b2c:	e049      	b.n	8011bc2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011b2e:	69bb      	ldr	r3, [r7, #24]
 8011b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b34:	d045      	beq.n	8011bc2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011b36:	f7f1 ff73 	bl	8003a20 <HAL_GetTick>
 8011b3a:	4602      	mov	r2, r0
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	1ad3      	subs	r3, r2, r3
 8011b40:	69ba      	ldr	r2, [r7, #24]
 8011b42:	429a      	cmp	r2, r3
 8011b44:	d302      	bcc.n	8011b4c <UART_WaitOnFlagUntilTimeout+0x30>
 8011b46:	69bb      	ldr	r3, [r7, #24]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d101      	bne.n	8011b50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011b4c:	2303      	movs	r3, #3
 8011b4e:	e048      	b.n	8011be2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	f003 0304 	and.w	r3, r3, #4
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d031      	beq.n	8011bc2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	69db      	ldr	r3, [r3, #28]
 8011b64:	f003 0308 	and.w	r3, r3, #8
 8011b68:	2b08      	cmp	r3, #8
 8011b6a:	d110      	bne.n	8011b8e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	2208      	movs	r2, #8
 8011b72:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8011b74:	68f8      	ldr	r0, [r7, #12]
 8011b76:	f000 f839 	bl	8011bec <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	2208      	movs	r2, #8
 8011b7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	2200      	movs	r2, #0
 8011b86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	e029      	b.n	8011be2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	69db      	ldr	r3, [r3, #28]
 8011b94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011b98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011b9c:	d111      	bne.n	8011bc2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011ba6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011ba8:	68f8      	ldr	r0, [r7, #12]
 8011baa:	f000 f81f 	bl	8011bec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	2220      	movs	r2, #32
 8011bb2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	2200      	movs	r2, #0
 8011bba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8011bbe:	2303      	movs	r3, #3
 8011bc0:	e00f      	b.n	8011be2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	69da      	ldr	r2, [r3, #28]
 8011bc8:	68bb      	ldr	r3, [r7, #8]
 8011bca:	4013      	ands	r3, r2
 8011bcc:	68ba      	ldr	r2, [r7, #8]
 8011bce:	429a      	cmp	r2, r3
 8011bd0:	bf0c      	ite	eq
 8011bd2:	2301      	moveq	r3, #1
 8011bd4:	2300      	movne	r3, #0
 8011bd6:	b2db      	uxtb	r3, r3
 8011bd8:	461a      	mov	r2, r3
 8011bda:	79fb      	ldrb	r3, [r7, #7]
 8011bdc:	429a      	cmp	r2, r3
 8011bde:	d0a6      	beq.n	8011b2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011be0:	2300      	movs	r3, #0
}
 8011be2:	4618      	mov	r0, r3
 8011be4:	3710      	adds	r7, #16
 8011be6:	46bd      	mov	sp, r7
 8011be8:	bd80      	pop	{r7, pc}
	...

08011bec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011bec:	b480      	push	{r7}
 8011bee:	b095      	sub	sp, #84	; 0x54
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011bfc:	e853 3f00 	ldrex	r3, [r3]
 8011c00:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011c08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	461a      	mov	r2, r3
 8011c10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011c12:	643b      	str	r3, [r7, #64]	; 0x40
 8011c14:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011c18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011c1a:	e841 2300 	strex	r3, r2, [r1]
 8011c1e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d1e6      	bne.n	8011bf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	3308      	adds	r3, #8
 8011c2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c2e:	6a3b      	ldr	r3, [r7, #32]
 8011c30:	e853 3f00 	ldrex	r3, [r3]
 8011c34:	61fb      	str	r3, [r7, #28]
   return(result);
 8011c36:	69fa      	ldr	r2, [r7, #28]
 8011c38:	4b1e      	ldr	r3, [pc, #120]	; (8011cb4 <UART_EndRxTransfer+0xc8>)
 8011c3a:	4013      	ands	r3, r2
 8011c3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	3308      	adds	r3, #8
 8011c44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011c46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011c48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011c4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c4e:	e841 2300 	strex	r3, r2, [r1]
 8011c52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d1e5      	bne.n	8011c26 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011c5e:	2b01      	cmp	r3, #1
 8011c60:	d118      	bne.n	8011c94 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	e853 3f00 	ldrex	r3, [r3]
 8011c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	f023 0310 	bic.w	r3, r3, #16
 8011c76:	647b      	str	r3, [r7, #68]	; 0x44
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	461a      	mov	r2, r3
 8011c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011c80:	61bb      	str	r3, [r7, #24]
 8011c82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c84:	6979      	ldr	r1, [r7, #20]
 8011c86:	69ba      	ldr	r2, [r7, #24]
 8011c88:	e841 2300 	strex	r3, r2, [r1]
 8011c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8011c8e:	693b      	ldr	r3, [r7, #16]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d1e6      	bne.n	8011c62 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2220      	movs	r2, #32
 8011c98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	2200      	movs	r2, #0
 8011ca6:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011ca8:	bf00      	nop
 8011caa:	3754      	adds	r7, #84	; 0x54
 8011cac:	46bd      	mov	sp, r7
 8011cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb2:	4770      	bx	lr
 8011cb4:	effffffe 	.word	0xeffffffe

08011cb8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011cb8:	b480      	push	{r7}
 8011cba:	b085      	sub	sp, #20
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011cc6:	2b01      	cmp	r3, #1
 8011cc8:	d101      	bne.n	8011cce <HAL_UARTEx_DisableFifoMode+0x16>
 8011cca:	2302      	movs	r3, #2
 8011ccc:	e027      	b.n	8011d1e <HAL_UARTEx_DisableFifoMode+0x66>
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	2201      	movs	r2, #1
 8011cd2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	2224      	movs	r2, #36	; 0x24
 8011cda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	681a      	ldr	r2, [r3, #0]
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	f022 0201 	bic.w	r2, r2, #1
 8011cf4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011cfc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	2200      	movs	r2, #0
 8011d02:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	68fa      	ldr	r2, [r7, #12]
 8011d0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2220      	movs	r2, #32
 8011d10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2200      	movs	r2, #0
 8011d18:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011d1c:	2300      	movs	r3, #0
}
 8011d1e:	4618      	mov	r0, r3
 8011d20:	3714      	adds	r7, #20
 8011d22:	46bd      	mov	sp, r7
 8011d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d28:	4770      	bx	lr

08011d2a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011d2a:	b580      	push	{r7, lr}
 8011d2c:	b084      	sub	sp, #16
 8011d2e:	af00      	add	r7, sp, #0
 8011d30:	6078      	str	r0, [r7, #4]
 8011d32:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011d3a:	2b01      	cmp	r3, #1
 8011d3c:	d101      	bne.n	8011d42 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011d3e:	2302      	movs	r3, #2
 8011d40:	e02d      	b.n	8011d9e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2201      	movs	r2, #1
 8011d46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2224      	movs	r2, #36	; 0x24
 8011d4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	681a      	ldr	r2, [r3, #0]
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	f022 0201 	bic.w	r2, r2, #1
 8011d68:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	681b      	ldr	r3, [r3, #0]
 8011d6e:	689b      	ldr	r3, [r3, #8]
 8011d70:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	683a      	ldr	r2, [r7, #0]
 8011d7a:	430a      	orrs	r2, r1
 8011d7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f000 f850 	bl	8011e24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	68fa      	ldr	r2, [r7, #12]
 8011d8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	2220      	movs	r2, #32
 8011d90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2200      	movs	r2, #0
 8011d98:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011d9c:	2300      	movs	r3, #0
}
 8011d9e:	4618      	mov	r0, r3
 8011da0:	3710      	adds	r7, #16
 8011da2:	46bd      	mov	sp, r7
 8011da4:	bd80      	pop	{r7, pc}

08011da6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011da6:	b580      	push	{r7, lr}
 8011da8:	b084      	sub	sp, #16
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
 8011dae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011db6:	2b01      	cmp	r3, #1
 8011db8:	d101      	bne.n	8011dbe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011dba:	2302      	movs	r3, #2
 8011dbc:	e02d      	b.n	8011e1a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	2201      	movs	r2, #1
 8011dc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2224      	movs	r2, #36	; 0x24
 8011dca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	681a      	ldr	r2, [r3, #0]
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	f022 0201 	bic.w	r2, r2, #1
 8011de4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	689b      	ldr	r3, [r3, #8]
 8011dec:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	683a      	ldr	r2, [r7, #0]
 8011df6:	430a      	orrs	r2, r1
 8011df8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011dfa:	6878      	ldr	r0, [r7, #4]
 8011dfc:	f000 f812 	bl	8011e24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	68fa      	ldr	r2, [r7, #12]
 8011e06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	2220      	movs	r2, #32
 8011e0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	2200      	movs	r2, #0
 8011e14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011e18:	2300      	movs	r3, #0
}
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	3710      	adds	r7, #16
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	bd80      	pop	{r7, pc}
	...

08011e24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011e24:	b480      	push	{r7}
 8011e26:	b085      	sub	sp, #20
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d108      	bne.n	8011e46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	2201      	movs	r2, #1
 8011e38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	2201      	movs	r2, #1
 8011e40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011e44:	e031      	b.n	8011eaa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011e46:	2310      	movs	r3, #16
 8011e48:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011e4a:	2310      	movs	r3, #16
 8011e4c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	689b      	ldr	r3, [r3, #8]
 8011e54:	0e5b      	lsrs	r3, r3, #25
 8011e56:	b2db      	uxtb	r3, r3
 8011e58:	f003 0307 	and.w	r3, r3, #7
 8011e5c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	689b      	ldr	r3, [r3, #8]
 8011e64:	0f5b      	lsrs	r3, r3, #29
 8011e66:	b2db      	uxtb	r3, r3
 8011e68:	f003 0307 	and.w	r3, r3, #7
 8011e6c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011e6e:	7bbb      	ldrb	r3, [r7, #14]
 8011e70:	7b3a      	ldrb	r2, [r7, #12]
 8011e72:	4911      	ldr	r1, [pc, #68]	; (8011eb8 <UARTEx_SetNbDataToProcess+0x94>)
 8011e74:	5c8a      	ldrb	r2, [r1, r2]
 8011e76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011e7a:	7b3a      	ldrb	r2, [r7, #12]
 8011e7c:	490f      	ldr	r1, [pc, #60]	; (8011ebc <UARTEx_SetNbDataToProcess+0x98>)
 8011e7e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011e80:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e84:	b29a      	uxth	r2, r3
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011e8c:	7bfb      	ldrb	r3, [r7, #15]
 8011e8e:	7b7a      	ldrb	r2, [r7, #13]
 8011e90:	4909      	ldr	r1, [pc, #36]	; (8011eb8 <UARTEx_SetNbDataToProcess+0x94>)
 8011e92:	5c8a      	ldrb	r2, [r1, r2]
 8011e94:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011e98:	7b7a      	ldrb	r2, [r7, #13]
 8011e9a:	4908      	ldr	r1, [pc, #32]	; (8011ebc <UARTEx_SetNbDataToProcess+0x98>)
 8011e9c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011e9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8011ea2:	b29a      	uxth	r2, r3
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011eaa:	bf00      	nop
 8011eac:	3714      	adds	r7, #20
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb4:	4770      	bx	lr
 8011eb6:	bf00      	nop
 8011eb8:	08018544 	.word	0x08018544
 8011ebc:	0801854c 	.word	0x0801854c

08011ec0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011ec0:	b084      	sub	sp, #16
 8011ec2:	b480      	push	{r7}
 8011ec4:	b085      	sub	sp, #20
 8011ec6:	af00      	add	r7, sp, #0
 8011ec8:	6078      	str	r0, [r7, #4]
 8011eca:	f107 001c 	add.w	r0, r7, #28
 8011ece:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8011ed6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8011ed8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8011eda:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8011edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8011ede:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8011ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8011ee2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8011ee6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8011ee8:	68fa      	ldr	r2, [r7, #12]
 8011eea:	4313      	orrs	r3, r2
 8011eec:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	685a      	ldr	r2, [r3, #4]
 8011ef2:	4b07      	ldr	r3, [pc, #28]	; (8011f10 <SDMMC_Init+0x50>)
 8011ef4:	4013      	ands	r3, r2
 8011ef6:	68fa      	ldr	r2, [r7, #12]
 8011ef8:	431a      	orrs	r2, r3
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011efe:	2300      	movs	r3, #0
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	3714      	adds	r7, #20
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	b004      	add	sp, #16
 8011f0c:	4770      	bx	lr
 8011f0e:	bf00      	nop
 8011f10:	ffc02c00 	.word	0xffc02c00

08011f14 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011f14:	b480      	push	{r7}
 8011f16:	b083      	sub	sp, #12
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011f22:	4618      	mov	r0, r3
 8011f24:	370c      	adds	r7, #12
 8011f26:	46bd      	mov	sp, r7
 8011f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2c:	4770      	bx	lr

08011f2e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8011f2e:	b480      	push	{r7}
 8011f30:	b083      	sub	sp, #12
 8011f32:	af00      	add	r7, sp, #0
 8011f34:	6078      	str	r0, [r7, #4]
 8011f36:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8011f38:	683b      	ldr	r3, [r7, #0]
 8011f3a:	681a      	ldr	r2, [r3, #0]
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011f42:	2300      	movs	r3, #0
}
 8011f44:	4618      	mov	r0, r3
 8011f46:	370c      	adds	r7, #12
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f4e:	4770      	bx	lr

08011f50 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8011f50:	b480      	push	{r7}
 8011f52:	b083      	sub	sp, #12
 8011f54:	af00      	add	r7, sp, #0
 8011f56:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	f043 0203 	orr.w	r2, r3, #3
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8011f64:	2300      	movs	r3, #0
}
 8011f66:	4618      	mov	r0, r3
 8011f68:	370c      	adds	r7, #12
 8011f6a:	46bd      	mov	sp, r7
 8011f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f70:	4770      	bx	lr

08011f72 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8011f72:	b480      	push	{r7}
 8011f74:	b083      	sub	sp, #12
 8011f76:	af00      	add	r7, sp, #0
 8011f78:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	f003 0303 	and.w	r3, r3, #3
}
 8011f82:	4618      	mov	r0, r3
 8011f84:	370c      	adds	r7, #12
 8011f86:	46bd      	mov	sp, r7
 8011f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f8c:	4770      	bx	lr
	...

08011f90 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8011f90:	b480      	push	{r7}
 8011f92:	b085      	sub	sp, #20
 8011f94:	af00      	add	r7, sp, #0
 8011f96:	6078      	str	r0, [r7, #4]
 8011f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011f9e:	683b      	ldr	r3, [r7, #0]
 8011fa0:	681a      	ldr	r2, [r3, #0]
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011fa6:	683b      	ldr	r3, [r7, #0]
 8011fa8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8011faa:	683b      	ldr	r3, [r7, #0]
 8011fac:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011fae:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8011fb4:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011fb6:	683b      	ldr	r3, [r7, #0]
 8011fb8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8011fba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011fbc:	68fa      	ldr	r2, [r7, #12]
 8011fbe:	4313      	orrs	r3, r2
 8011fc0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	68da      	ldr	r2, [r3, #12]
 8011fc6:	4b06      	ldr	r3, [pc, #24]	; (8011fe0 <SDMMC_SendCommand+0x50>)
 8011fc8:	4013      	ands	r3, r2
 8011fca:	68fa      	ldr	r2, [r7, #12]
 8011fcc:	431a      	orrs	r2, r3
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8011fd2:	2300      	movs	r3, #0
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	3714      	adds	r7, #20
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fde:	4770      	bx	lr
 8011fe0:	fffee0c0 	.word	0xfffee0c0

08011fe4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011fe4:	b480      	push	{r7}
 8011fe6:	b083      	sub	sp, #12
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	691b      	ldr	r3, [r3, #16]
 8011ff0:	b2db      	uxtb	r3, r3
}
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	370c      	adds	r7, #12
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffc:	4770      	bx	lr

08011ffe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8011ffe:	b480      	push	{r7}
 8012000:	b085      	sub	sp, #20
 8012002:	af00      	add	r7, sp, #0
 8012004:	6078      	str	r0, [r7, #4]
 8012006:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	3314      	adds	r3, #20
 801200c:	461a      	mov	r2, r3
 801200e:	683b      	ldr	r3, [r7, #0]
 8012010:	4413      	add	r3, r2
 8012012:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	681b      	ldr	r3, [r3, #0]
}
 8012018:	4618      	mov	r0, r3
 801201a:	3714      	adds	r7, #20
 801201c:	46bd      	mov	sp, r7
 801201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012022:	4770      	bx	lr

08012024 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8012024:	b480      	push	{r7}
 8012026:	b085      	sub	sp, #20
 8012028:	af00      	add	r7, sp, #0
 801202a:	6078      	str	r0, [r7, #4]
 801202c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801202e:	2300      	movs	r3, #0
 8012030:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012032:	683b      	ldr	r3, [r7, #0]
 8012034:	681a      	ldr	r2, [r3, #0]
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801203a:	683b      	ldr	r3, [r7, #0]
 801203c:	685a      	ldr	r2, [r3, #4]
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012042:	683b      	ldr	r3, [r7, #0]
 8012044:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801204a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 801204c:	683b      	ldr	r3, [r7, #0]
 801204e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8012050:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012052:	683b      	ldr	r3, [r7, #0]
 8012054:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8012056:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012058:	68fa      	ldr	r2, [r7, #12]
 801205a:	4313      	orrs	r3, r2
 801205c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012062:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	431a      	orrs	r2, r3
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801206e:	2300      	movs	r3, #0

}
 8012070:	4618      	mov	r0, r3
 8012072:	3714      	adds	r7, #20
 8012074:	46bd      	mov	sp, r7
 8012076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801207a:	4770      	bx	lr

0801207c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b088      	sub	sp, #32
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012086:	683b      	ldr	r3, [r7, #0]
 8012088:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801208a:	2310      	movs	r3, #16
 801208c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801208e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012092:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012094:	2300      	movs	r3, #0
 8012096:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801209c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801209e:	f107 0308 	add.w	r3, r7, #8
 80120a2:	4619      	mov	r1, r3
 80120a4:	6878      	ldr	r0, [r7, #4]
 80120a6:	f7ff ff73 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80120aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80120ae:	2110      	movs	r1, #16
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f000 fa5f 	bl	8012574 <SDMMC_GetCmdResp1>
 80120b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80120b8:	69fb      	ldr	r3, [r7, #28]
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	3720      	adds	r7, #32
 80120be:	46bd      	mov	sp, r7
 80120c0:	bd80      	pop	{r7, pc}

080120c2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80120c2:	b580      	push	{r7, lr}
 80120c4:	b088      	sub	sp, #32
 80120c6:	af00      	add	r7, sp, #0
 80120c8:	6078      	str	r0, [r7, #4]
 80120ca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80120d0:	2311      	movs	r3, #17
 80120d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80120d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80120d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80120da:	2300      	movs	r3, #0
 80120dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80120de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80120e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80120e4:	f107 0308 	add.w	r3, r7, #8
 80120e8:	4619      	mov	r1, r3
 80120ea:	6878      	ldr	r0, [r7, #4]
 80120ec:	f7ff ff50 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80120f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80120f4:	2111      	movs	r1, #17
 80120f6:	6878      	ldr	r0, [r7, #4]
 80120f8:	f000 fa3c 	bl	8012574 <SDMMC_GetCmdResp1>
 80120fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80120fe:	69fb      	ldr	r3, [r7, #28]
}
 8012100:	4618      	mov	r0, r3
 8012102:	3720      	adds	r7, #32
 8012104:	46bd      	mov	sp, r7
 8012106:	bd80      	pop	{r7, pc}

08012108 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012108:	b580      	push	{r7, lr}
 801210a:	b088      	sub	sp, #32
 801210c:	af00      	add	r7, sp, #0
 801210e:	6078      	str	r0, [r7, #4]
 8012110:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012112:	683b      	ldr	r3, [r7, #0]
 8012114:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012116:	2312      	movs	r3, #18
 8012118:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801211a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801211e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012120:	2300      	movs	r3, #0
 8012122:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012128:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801212a:	f107 0308 	add.w	r3, r7, #8
 801212e:	4619      	mov	r1, r3
 8012130:	6878      	ldr	r0, [r7, #4]
 8012132:	f7ff ff2d 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012136:	f241 3288 	movw	r2, #5000	; 0x1388
 801213a:	2112      	movs	r1, #18
 801213c:	6878      	ldr	r0, [r7, #4]
 801213e:	f000 fa19 	bl	8012574 <SDMMC_GetCmdResp1>
 8012142:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012144:	69fb      	ldr	r3, [r7, #28]
}
 8012146:	4618      	mov	r0, r3
 8012148:	3720      	adds	r7, #32
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}

0801214e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801214e:	b580      	push	{r7, lr}
 8012150:	b088      	sub	sp, #32
 8012152:	af00      	add	r7, sp, #0
 8012154:	6078      	str	r0, [r7, #4]
 8012156:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012158:	683b      	ldr	r3, [r7, #0]
 801215a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801215c:	2318      	movs	r3, #24
 801215e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012164:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012166:	2300      	movs	r3, #0
 8012168:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801216a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801216e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012170:	f107 0308 	add.w	r3, r7, #8
 8012174:	4619      	mov	r1, r3
 8012176:	6878      	ldr	r0, [r7, #4]
 8012178:	f7ff ff0a 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 801217c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012180:	2118      	movs	r1, #24
 8012182:	6878      	ldr	r0, [r7, #4]
 8012184:	f000 f9f6 	bl	8012574 <SDMMC_GetCmdResp1>
 8012188:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801218a:	69fb      	ldr	r3, [r7, #28]
}
 801218c:	4618      	mov	r0, r3
 801218e:	3720      	adds	r7, #32
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}

08012194 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b088      	sub	sp, #32
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
 801219c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801219e:	683b      	ldr	r3, [r7, #0]
 80121a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80121a2:	2319      	movs	r3, #25
 80121a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80121a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80121aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80121ac:	2300      	movs	r3, #0
 80121ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80121b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80121b6:	f107 0308 	add.w	r3, r7, #8
 80121ba:	4619      	mov	r1, r3
 80121bc:	6878      	ldr	r0, [r7, #4]
 80121be:	f7ff fee7 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80121c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80121c6:	2119      	movs	r1, #25
 80121c8:	6878      	ldr	r0, [r7, #4]
 80121ca:	f000 f9d3 	bl	8012574 <SDMMC_GetCmdResp1>
 80121ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80121d0:	69fb      	ldr	r3, [r7, #28]
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	3720      	adds	r7, #32
 80121d6:	46bd      	mov	sp, r7
 80121d8:	bd80      	pop	{r7, pc}
	...

080121dc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b088      	sub	sp, #32
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80121e4:	2300      	movs	r3, #0
 80121e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80121e8:	230c      	movs	r3, #12
 80121ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80121ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80121f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80121f2:	2300      	movs	r3, #0
 80121f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80121fa:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	68db      	ldr	r3, [r3, #12]
 8012200:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	68db      	ldr	r3, [r3, #12]
 801220c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012214:	f107 0308 	add.w	r3, r7, #8
 8012218:	4619      	mov	r1, r3
 801221a:	6878      	ldr	r0, [r7, #4]
 801221c:	f7ff feb8 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8012220:	4a0b      	ldr	r2, [pc, #44]	; (8012250 <SDMMC_CmdStopTransfer+0x74>)
 8012222:	210c      	movs	r1, #12
 8012224:	6878      	ldr	r0, [r7, #4]
 8012226:	f000 f9a5 	bl	8012574 <SDMMC_GetCmdResp1>
 801222a:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	68db      	ldr	r3, [r3, #12]
 8012230:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8012238:	69fb      	ldr	r3, [r7, #28]
 801223a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801223e:	d101      	bne.n	8012244 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8012240:	2300      	movs	r3, #0
 8012242:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8012244:	69fb      	ldr	r3, [r7, #28]
}
 8012246:	4618      	mov	r0, r3
 8012248:	3720      	adds	r7, #32
 801224a:	46bd      	mov	sp, r7
 801224c:	bd80      	pop	{r7, pc}
 801224e:	bf00      	nop
 8012250:	05f5e100 	.word	0x05f5e100

08012254 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b088      	sub	sp, #32
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
 801225c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801225e:	683b      	ldr	r3, [r7, #0]
 8012260:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8012262:	2307      	movs	r3, #7
 8012264:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012266:	f44f 7380 	mov.w	r3, #256	; 0x100
 801226a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801226c:	2300      	movs	r3, #0
 801226e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012270:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012274:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012276:	f107 0308 	add.w	r3, r7, #8
 801227a:	4619      	mov	r1, r3
 801227c:	6878      	ldr	r0, [r7, #4]
 801227e:	f7ff fe87 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8012282:	f241 3288 	movw	r2, #5000	; 0x1388
 8012286:	2107      	movs	r1, #7
 8012288:	6878      	ldr	r0, [r7, #4]
 801228a:	f000 f973 	bl	8012574 <SDMMC_GetCmdResp1>
 801228e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012290:	69fb      	ldr	r3, [r7, #28]
}
 8012292:	4618      	mov	r0, r3
 8012294:	3720      	adds	r7, #32
 8012296:	46bd      	mov	sp, r7
 8012298:	bd80      	pop	{r7, pc}

0801229a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801229a:	b580      	push	{r7, lr}
 801229c:	b088      	sub	sp, #32
 801229e:	af00      	add	r7, sp, #0
 80122a0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80122a2:	2300      	movs	r3, #0
 80122a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80122a6:	2300      	movs	r3, #0
 80122a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80122aa:	2300      	movs	r3, #0
 80122ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80122ae:	2300      	movs	r3, #0
 80122b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80122b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80122b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80122b8:	f107 0308 	add.w	r3, r7, #8
 80122bc:	4619      	mov	r1, r3
 80122be:	6878      	ldr	r0, [r7, #4]
 80122c0:	f7ff fe66 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80122c4:	6878      	ldr	r0, [r7, #4]
 80122c6:	f000 fb97 	bl	80129f8 <SDMMC_GetCmdError>
 80122ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80122cc:	69fb      	ldr	r3, [r7, #28]
}
 80122ce:	4618      	mov	r0, r3
 80122d0:	3720      	adds	r7, #32
 80122d2:	46bd      	mov	sp, r7
 80122d4:	bd80      	pop	{r7, pc}

080122d6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80122d6:	b580      	push	{r7, lr}
 80122d8:	b088      	sub	sp, #32
 80122da:	af00      	add	r7, sp, #0
 80122dc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80122de:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80122e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80122e4:	2308      	movs	r3, #8
 80122e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80122e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80122ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80122ee:	2300      	movs	r3, #0
 80122f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80122f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80122f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80122f8:	f107 0308 	add.w	r3, r7, #8
 80122fc:	4619      	mov	r1, r3
 80122fe:	6878      	ldr	r0, [r7, #4]
 8012300:	f7ff fe46 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8012304:	6878      	ldr	r0, [r7, #4]
 8012306:	f000 fb29 	bl	801295c <SDMMC_GetCmdResp7>
 801230a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801230c:	69fb      	ldr	r3, [r7, #28]
}
 801230e:	4618      	mov	r0, r3
 8012310:	3720      	adds	r7, #32
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}

08012316 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012316:	b580      	push	{r7, lr}
 8012318:	b088      	sub	sp, #32
 801231a:	af00      	add	r7, sp, #0
 801231c:	6078      	str	r0, [r7, #4]
 801231e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8012320:	683b      	ldr	r3, [r7, #0]
 8012322:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8012324:	2337      	movs	r3, #55	; 0x37
 8012326:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012328:	f44f 7380 	mov.w	r3, #256	; 0x100
 801232c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801232e:	2300      	movs	r3, #0
 8012330:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012332:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012336:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012338:	f107 0308 	add.w	r3, r7, #8
 801233c:	4619      	mov	r1, r3
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f7ff fe26 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8012344:	f241 3288 	movw	r2, #5000	; 0x1388
 8012348:	2137      	movs	r1, #55	; 0x37
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f000 f912 	bl	8012574 <SDMMC_GetCmdResp1>
 8012350:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012352:	69fb      	ldr	r3, [r7, #28]
}
 8012354:	4618      	mov	r0, r3
 8012356:	3720      	adds	r7, #32
 8012358:	46bd      	mov	sp, r7
 801235a:	bd80      	pop	{r7, pc}

0801235c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801235c:	b580      	push	{r7, lr}
 801235e:	b088      	sub	sp, #32
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]
 8012364:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8012366:	683b      	ldr	r3, [r7, #0]
 8012368:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 801236a:	2329      	movs	r3, #41	; 0x29
 801236c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801236e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012372:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012374:	2300      	movs	r3, #0
 8012376:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012378:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801237c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801237e:	f107 0308 	add.w	r3, r7, #8
 8012382:	4619      	mov	r1, r3
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f7ff fe03 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 801238a:	6878      	ldr	r0, [r7, #4]
 801238c:	f000 fa2e 	bl	80127ec <SDMMC_GetCmdResp3>
 8012390:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012392:	69fb      	ldr	r3, [r7, #28]
}
 8012394:	4618      	mov	r0, r3
 8012396:	3720      	adds	r7, #32
 8012398:	46bd      	mov	sp, r7
 801239a:	bd80      	pop	{r7, pc}

0801239c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 801239c:	b580      	push	{r7, lr}
 801239e:	b088      	sub	sp, #32
 80123a0:	af00      	add	r7, sp, #0
 80123a2:	6078      	str	r0, [r7, #4]
 80123a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80123a6:	683b      	ldr	r3, [r7, #0]
 80123a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80123aa:	2306      	movs	r3, #6
 80123ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80123ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80123b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80123b4:	2300      	movs	r3, #0
 80123b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80123bc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80123be:	f107 0308 	add.w	r3, r7, #8
 80123c2:	4619      	mov	r1, r3
 80123c4:	6878      	ldr	r0, [r7, #4]
 80123c6:	f7ff fde3 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80123ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80123ce:	2106      	movs	r1, #6
 80123d0:	6878      	ldr	r0, [r7, #4]
 80123d2:	f000 f8cf 	bl	8012574 <SDMMC_GetCmdResp1>
 80123d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80123d8:	69fb      	ldr	r3, [r7, #28]
}
 80123da:	4618      	mov	r0, r3
 80123dc:	3720      	adds	r7, #32
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}

080123e2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80123e2:	b580      	push	{r7, lr}
 80123e4:	b088      	sub	sp, #32
 80123e6:	af00      	add	r7, sp, #0
 80123e8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80123ea:	2300      	movs	r3, #0
 80123ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80123ee:	2333      	movs	r3, #51	; 0x33
 80123f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80123f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80123f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80123f8:	2300      	movs	r3, #0
 80123fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012400:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012402:	f107 0308 	add.w	r3, r7, #8
 8012406:	4619      	mov	r1, r3
 8012408:	6878      	ldr	r0, [r7, #4]
 801240a:	f7ff fdc1 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801240e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012412:	2133      	movs	r1, #51	; 0x33
 8012414:	6878      	ldr	r0, [r7, #4]
 8012416:	f000 f8ad 	bl	8012574 <SDMMC_GetCmdResp1>
 801241a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801241c:	69fb      	ldr	r3, [r7, #28]
}
 801241e:	4618      	mov	r0, r3
 8012420:	3720      	adds	r7, #32
 8012422:	46bd      	mov	sp, r7
 8012424:	bd80      	pop	{r7, pc}

08012426 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8012426:	b580      	push	{r7, lr}
 8012428:	b088      	sub	sp, #32
 801242a:	af00      	add	r7, sp, #0
 801242c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801242e:	2300      	movs	r3, #0
 8012430:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8012432:	2302      	movs	r3, #2
 8012434:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8012436:	f44f 7340 	mov.w	r3, #768	; 0x300
 801243a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801243c:	2300      	movs	r3, #0
 801243e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012440:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012444:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012446:	f107 0308 	add.w	r3, r7, #8
 801244a:	4619      	mov	r1, r3
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f7ff fd9f 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8012452:	6878      	ldr	r0, [r7, #4]
 8012454:	f000 f980 	bl	8012758 <SDMMC_GetCmdResp2>
 8012458:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801245a:	69fb      	ldr	r3, [r7, #28]
}
 801245c:	4618      	mov	r0, r3
 801245e:	3720      	adds	r7, #32
 8012460:	46bd      	mov	sp, r7
 8012462:	bd80      	pop	{r7, pc}

08012464 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b088      	sub	sp, #32
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
 801246c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8012472:	2309      	movs	r3, #9
 8012474:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8012476:	f44f 7340 	mov.w	r3, #768	; 0x300
 801247a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801247c:	2300      	movs	r3, #0
 801247e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012484:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012486:	f107 0308 	add.w	r3, r7, #8
 801248a:	4619      	mov	r1, r3
 801248c:	6878      	ldr	r0, [r7, #4]
 801248e:	f7ff fd7f 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8012492:	6878      	ldr	r0, [r7, #4]
 8012494:	f000 f960 	bl	8012758 <SDMMC_GetCmdResp2>
 8012498:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801249a:	69fb      	ldr	r3, [r7, #28]
}
 801249c:	4618      	mov	r0, r3
 801249e:	3720      	adds	r7, #32
 80124a0:	46bd      	mov	sp, r7
 80124a2:	bd80      	pop	{r7, pc}

080124a4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80124a4:	b580      	push	{r7, lr}
 80124a6:	b088      	sub	sp, #32
 80124a8:	af00      	add	r7, sp, #0
 80124aa:	6078      	str	r0, [r7, #4]
 80124ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80124ae:	2300      	movs	r3, #0
 80124b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80124b2:	2303      	movs	r3, #3
 80124b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80124b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80124ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80124bc:	2300      	movs	r3, #0
 80124be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80124c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80124c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80124c6:	f107 0308 	add.w	r3, r7, #8
 80124ca:	4619      	mov	r1, r3
 80124cc:	6878      	ldr	r0, [r7, #4]
 80124ce:	f7ff fd5f 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80124d2:	683a      	ldr	r2, [r7, #0]
 80124d4:	2103      	movs	r1, #3
 80124d6:	6878      	ldr	r0, [r7, #4]
 80124d8:	f000 f9c8 	bl	801286c <SDMMC_GetCmdResp6>
 80124dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80124de:	69fb      	ldr	r3, [r7, #28]
}
 80124e0:	4618      	mov	r0, r3
 80124e2:	3720      	adds	r7, #32
 80124e4:	46bd      	mov	sp, r7
 80124e6:	bd80      	pop	{r7, pc}

080124e8 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80124e8:	b580      	push	{r7, lr}
 80124ea:	b088      	sub	sp, #32
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	6078      	str	r0, [r7, #4]
 80124f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80124f2:	683b      	ldr	r3, [r7, #0]
 80124f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80124f6:	230d      	movs	r3, #13
 80124f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80124fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80124fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012500:	2300      	movs	r3, #0
 8012502:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012504:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012508:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801250a:	f107 0308 	add.w	r3, r7, #8
 801250e:	4619      	mov	r1, r3
 8012510:	6878      	ldr	r0, [r7, #4]
 8012512:	f7ff fd3d 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8012516:	f241 3288 	movw	r2, #5000	; 0x1388
 801251a:	210d      	movs	r1, #13
 801251c:	6878      	ldr	r0, [r7, #4]
 801251e:	f000 f829 	bl	8012574 <SDMMC_GetCmdResp1>
 8012522:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012524:	69fb      	ldr	r3, [r7, #28]
}
 8012526:	4618      	mov	r0, r3
 8012528:	3720      	adds	r7, #32
 801252a:	46bd      	mov	sp, r7
 801252c:	bd80      	pop	{r7, pc}

0801252e <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 801252e:	b580      	push	{r7, lr}
 8012530:	b088      	sub	sp, #32
 8012532:	af00      	add	r7, sp, #0
 8012534:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8012536:	2300      	movs	r3, #0
 8012538:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801253a:	230d      	movs	r3, #13
 801253c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801253e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012542:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012544:	2300      	movs	r3, #0
 8012546:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012548:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801254c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801254e:	f107 0308 	add.w	r3, r7, #8
 8012552:	4619      	mov	r1, r3
 8012554:	6878      	ldr	r0, [r7, #4]
 8012556:	f7ff fd1b 	bl	8011f90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801255a:	f241 3288 	movw	r2, #5000	; 0x1388
 801255e:	210d      	movs	r1, #13
 8012560:	6878      	ldr	r0, [r7, #4]
 8012562:	f000 f807 	bl	8012574 <SDMMC_GetCmdResp1>
 8012566:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012568:	69fb      	ldr	r3, [r7, #28]
}
 801256a:	4618      	mov	r0, r3
 801256c:	3720      	adds	r7, #32
 801256e:	46bd      	mov	sp, r7
 8012570:	bd80      	pop	{r7, pc}
	...

08012574 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b088      	sub	sp, #32
 8012578:	af00      	add	r7, sp, #0
 801257a:	60f8      	str	r0, [r7, #12]
 801257c:	460b      	mov	r3, r1
 801257e:	607a      	str	r2, [r7, #4]
 8012580:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8012582:	4b70      	ldr	r3, [pc, #448]	; (8012744 <SDMMC_GetCmdResp1+0x1d0>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	4a70      	ldr	r2, [pc, #448]	; (8012748 <SDMMC_GetCmdResp1+0x1d4>)
 8012588:	fba2 2303 	umull	r2, r3, r2, r3
 801258c:	0a5a      	lsrs	r2, r3, #9
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	fb02 f303 	mul.w	r3, r2, r3
 8012594:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	1e5a      	subs	r2, r3, #1
 801259a:	61fa      	str	r2, [r7, #28]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d102      	bne.n	80125a6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80125a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80125a4:	e0c9      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125aa:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80125ac:	69ba      	ldr	r2, [r7, #24]
 80125ae:	4b67      	ldr	r3, [pc, #412]	; (801274c <SDMMC_GetCmdResp1+0x1d8>)
 80125b0:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d0ef      	beq.n	8012596 <SDMMC_GetCmdResp1+0x22>
 80125b6:	69bb      	ldr	r3, [r7, #24]
 80125b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d1ea      	bne.n	8012596 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125c4:	f003 0304 	and.w	r3, r3, #4
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d004      	beq.n	80125d6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	2204      	movs	r2, #4
 80125d0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80125d2:	2304      	movs	r3, #4
 80125d4:	e0b1      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125da:	f003 0301 	and.w	r3, r3, #1
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d004      	beq.n	80125ec <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	2201      	movs	r2, #1
 80125e6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80125e8:	2301      	movs	r3, #1
 80125ea:	e0a6      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	4a58      	ldr	r2, [pc, #352]	; (8012750 <SDMMC_GetCmdResp1+0x1dc>)
 80125f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80125f2:	68f8      	ldr	r0, [r7, #12]
 80125f4:	f7ff fcf6 	bl	8011fe4 <SDMMC_GetCommandResponse>
 80125f8:	4603      	mov	r3, r0
 80125fa:	461a      	mov	r2, r3
 80125fc:	7afb      	ldrb	r3, [r7, #11]
 80125fe:	4293      	cmp	r3, r2
 8012600:	d001      	beq.n	8012606 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012602:	2301      	movs	r3, #1
 8012604:	e099      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012606:	2100      	movs	r1, #0
 8012608:	68f8      	ldr	r0, [r7, #12]
 801260a:	f7ff fcf8 	bl	8011ffe <SDMMC_GetResponse>
 801260e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8012610:	697a      	ldr	r2, [r7, #20]
 8012612:	4b50      	ldr	r3, [pc, #320]	; (8012754 <SDMMC_GetCmdResp1+0x1e0>)
 8012614:	4013      	ands	r3, r2
 8012616:	2b00      	cmp	r3, #0
 8012618:	d101      	bne.n	801261e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801261a:	2300      	movs	r3, #0
 801261c:	e08d      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	2b00      	cmp	r3, #0
 8012622:	da02      	bge.n	801262a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8012624:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012628:	e087      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801262a:	697b      	ldr	r3, [r7, #20]
 801262c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012630:	2b00      	cmp	r3, #0
 8012632:	d001      	beq.n	8012638 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8012634:	2340      	movs	r3, #64	; 0x40
 8012636:	e080      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8012638:	697b      	ldr	r3, [r7, #20]
 801263a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801263e:	2b00      	cmp	r3, #0
 8012640:	d001      	beq.n	8012646 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8012642:	2380      	movs	r3, #128	; 0x80
 8012644:	e079      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8012646:	697b      	ldr	r3, [r7, #20]
 8012648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801264c:	2b00      	cmp	r3, #0
 801264e:	d002      	beq.n	8012656 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8012650:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012654:	e071      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8012656:	697b      	ldr	r3, [r7, #20]
 8012658:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801265c:	2b00      	cmp	r3, #0
 801265e:	d002      	beq.n	8012666 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8012660:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012664:	e069      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8012666:	697b      	ldr	r3, [r7, #20]
 8012668:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801266c:	2b00      	cmp	r3, #0
 801266e:	d002      	beq.n	8012676 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8012670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012674:	e061      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8012676:	697b      	ldr	r3, [r7, #20]
 8012678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801267c:	2b00      	cmp	r3, #0
 801267e:	d002      	beq.n	8012686 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8012680:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012684:	e059      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8012686:	697b      	ldr	r3, [r7, #20]
 8012688:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801268c:	2b00      	cmp	r3, #0
 801268e:	d002      	beq.n	8012696 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012694:	e051      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8012696:	697b      	ldr	r3, [r7, #20]
 8012698:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801269c:	2b00      	cmp	r3, #0
 801269e:	d002      	beq.n	80126a6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80126a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80126a4:	e049      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80126a6:	697b      	ldr	r3, [r7, #20]
 80126a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d002      	beq.n	80126b6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80126b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80126b4:	e041      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80126b6:	697b      	ldr	r3, [r7, #20]
 80126b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d002      	beq.n	80126c6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80126c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80126c4:	e039      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80126c6:	697b      	ldr	r3, [r7, #20]
 80126c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d002      	beq.n	80126d6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80126d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80126d4:	e031      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80126d6:	697b      	ldr	r3, [r7, #20]
 80126d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d002      	beq.n	80126e6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80126e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80126e4:	e029      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80126e6:	697b      	ldr	r3, [r7, #20]
 80126e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d002      	beq.n	80126f6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80126f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126f4:	e021      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80126f6:	697b      	ldr	r3, [r7, #20]
 80126f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d002      	beq.n	8012706 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8012700:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012704:	e019      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8012706:	697b      	ldr	r3, [r7, #20]
 8012708:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801270c:	2b00      	cmp	r3, #0
 801270e:	d002      	beq.n	8012716 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8012710:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012714:	e011      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8012716:	697b      	ldr	r3, [r7, #20]
 8012718:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801271c:	2b00      	cmp	r3, #0
 801271e:	d002      	beq.n	8012726 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8012720:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8012724:	e009      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8012726:	697b      	ldr	r3, [r7, #20]
 8012728:	f003 0308 	and.w	r3, r3, #8
 801272c:	2b00      	cmp	r3, #0
 801272e:	d002      	beq.n	8012736 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8012730:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8012734:	e001      	b.n	801273a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012736:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801273a:	4618      	mov	r0, r3
 801273c:	3720      	adds	r7, #32
 801273e:	46bd      	mov	sp, r7
 8012740:	bd80      	pop	{r7, pc}
 8012742:	bf00      	nop
 8012744:	24000000 	.word	0x24000000
 8012748:	10624dd3 	.word	0x10624dd3
 801274c:	00200045 	.word	0x00200045
 8012750:	002000c5 	.word	0x002000c5
 8012754:	fdffe008 	.word	0xfdffe008

08012758 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8012758:	b480      	push	{r7}
 801275a:	b085      	sub	sp, #20
 801275c:	af00      	add	r7, sp, #0
 801275e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012760:	4b1f      	ldr	r3, [pc, #124]	; (80127e0 <SDMMC_GetCmdResp2+0x88>)
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	4a1f      	ldr	r2, [pc, #124]	; (80127e4 <SDMMC_GetCmdResp2+0x8c>)
 8012766:	fba2 2303 	umull	r2, r3, r2, r3
 801276a:	0a5b      	lsrs	r3, r3, #9
 801276c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012770:	fb02 f303 	mul.w	r3, r2, r3
 8012774:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	1e5a      	subs	r2, r3, #1
 801277a:	60fa      	str	r2, [r7, #12]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d102      	bne.n	8012786 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012780:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012784:	e026      	b.n	80127d4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801278a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801278c:	68bb      	ldr	r3, [r7, #8]
 801278e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8012792:	2b00      	cmp	r3, #0
 8012794:	d0ef      	beq.n	8012776 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012796:	68bb      	ldr	r3, [r7, #8]
 8012798:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801279c:	2b00      	cmp	r3, #0
 801279e:	d1ea      	bne.n	8012776 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127a4:	f003 0304 	and.w	r3, r3, #4
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d004      	beq.n	80127b6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	2204      	movs	r2, #4
 80127b0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80127b2:	2304      	movs	r3, #4
 80127b4:	e00e      	b.n	80127d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127ba:	f003 0301 	and.w	r3, r3, #1
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d004      	beq.n	80127cc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	2201      	movs	r2, #1
 80127c6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80127c8:	2301      	movs	r3, #1
 80127ca:	e003      	b.n	80127d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	4a06      	ldr	r2, [pc, #24]	; (80127e8 <SDMMC_GetCmdResp2+0x90>)
 80127d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80127d2:	2300      	movs	r3, #0
}
 80127d4:	4618      	mov	r0, r3
 80127d6:	3714      	adds	r7, #20
 80127d8:	46bd      	mov	sp, r7
 80127da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127de:	4770      	bx	lr
 80127e0:	24000000 	.word	0x24000000
 80127e4:	10624dd3 	.word	0x10624dd3
 80127e8:	002000c5 	.word	0x002000c5

080127ec <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80127ec:	b480      	push	{r7}
 80127ee:	b085      	sub	sp, #20
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80127f4:	4b1a      	ldr	r3, [pc, #104]	; (8012860 <SDMMC_GetCmdResp3+0x74>)
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	4a1a      	ldr	r2, [pc, #104]	; (8012864 <SDMMC_GetCmdResp3+0x78>)
 80127fa:	fba2 2303 	umull	r2, r3, r2, r3
 80127fe:	0a5b      	lsrs	r3, r3, #9
 8012800:	f241 3288 	movw	r2, #5000	; 0x1388
 8012804:	fb02 f303 	mul.w	r3, r2, r3
 8012808:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	1e5a      	subs	r2, r3, #1
 801280e:	60fa      	str	r2, [r7, #12]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d102      	bne.n	801281a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012814:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012818:	e01b      	b.n	8012852 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801281e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012820:	68bb      	ldr	r3, [r7, #8]
 8012822:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8012826:	2b00      	cmp	r3, #0
 8012828:	d0ef      	beq.n	801280a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801282a:	68bb      	ldr	r3, [r7, #8]
 801282c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012830:	2b00      	cmp	r3, #0
 8012832:	d1ea      	bne.n	801280a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012838:	f003 0304 	and.w	r3, r3, #4
 801283c:	2b00      	cmp	r3, #0
 801283e:	d004      	beq.n	801284a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	2204      	movs	r2, #4
 8012844:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012846:	2304      	movs	r3, #4
 8012848:	e003      	b.n	8012852 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	4a06      	ldr	r2, [pc, #24]	; (8012868 <SDMMC_GetCmdResp3+0x7c>)
 801284e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012850:	2300      	movs	r3, #0
}
 8012852:	4618      	mov	r0, r3
 8012854:	3714      	adds	r7, #20
 8012856:	46bd      	mov	sp, r7
 8012858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801285c:	4770      	bx	lr
 801285e:	bf00      	nop
 8012860:	24000000 	.word	0x24000000
 8012864:	10624dd3 	.word	0x10624dd3
 8012868:	002000c5 	.word	0x002000c5

0801286c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b088      	sub	sp, #32
 8012870:	af00      	add	r7, sp, #0
 8012872:	60f8      	str	r0, [r7, #12]
 8012874:	460b      	mov	r3, r1
 8012876:	607a      	str	r2, [r7, #4]
 8012878:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801287a:	4b35      	ldr	r3, [pc, #212]	; (8012950 <SDMMC_GetCmdResp6+0xe4>)
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	4a35      	ldr	r2, [pc, #212]	; (8012954 <SDMMC_GetCmdResp6+0xe8>)
 8012880:	fba2 2303 	umull	r2, r3, r2, r3
 8012884:	0a5b      	lsrs	r3, r3, #9
 8012886:	f241 3288 	movw	r2, #5000	; 0x1388
 801288a:	fb02 f303 	mul.w	r3, r2, r3
 801288e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8012890:	69fb      	ldr	r3, [r7, #28]
 8012892:	1e5a      	subs	r2, r3, #1
 8012894:	61fa      	str	r2, [r7, #28]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d102      	bne.n	80128a0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801289a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801289e:	e052      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128a4:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80128a6:	69bb      	ldr	r3, [r7, #24]
 80128a8:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d0ef      	beq.n	8012890 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80128b0:	69bb      	ldr	r3, [r7, #24]
 80128b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d1ea      	bne.n	8012890 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128be:	f003 0304 	and.w	r3, r3, #4
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d004      	beq.n	80128d0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	2204      	movs	r2, #4
 80128ca:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80128cc:	2304      	movs	r3, #4
 80128ce:	e03a      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128d4:	f003 0301 	and.w	r3, r3, #1
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d004      	beq.n	80128e6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	2201      	movs	r2, #1
 80128e0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80128e2:	2301      	movs	r3, #1
 80128e4:	e02f      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80128e6:	68f8      	ldr	r0, [r7, #12]
 80128e8:	f7ff fb7c 	bl	8011fe4 <SDMMC_GetCommandResponse>
 80128ec:	4603      	mov	r3, r0
 80128ee:	461a      	mov	r2, r3
 80128f0:	7afb      	ldrb	r3, [r7, #11]
 80128f2:	4293      	cmp	r3, r2
 80128f4:	d001      	beq.n	80128fa <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80128f6:	2301      	movs	r3, #1
 80128f8:	e025      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	4a16      	ldr	r2, [pc, #88]	; (8012958 <SDMMC_GetCmdResp6+0xec>)
 80128fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012900:	2100      	movs	r1, #0
 8012902:	68f8      	ldr	r0, [r7, #12]
 8012904:	f7ff fb7b 	bl	8011ffe <SDMMC_GetResponse>
 8012908:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801290a:	697b      	ldr	r3, [r7, #20]
 801290c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8012910:	2b00      	cmp	r3, #0
 8012912:	d106      	bne.n	8012922 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8012914:	697b      	ldr	r3, [r7, #20]
 8012916:	0c1b      	lsrs	r3, r3, #16
 8012918:	b29a      	uxth	r2, r3
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801291e:	2300      	movs	r3, #0
 8012920:	e011      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8012922:	697b      	ldr	r3, [r7, #20]
 8012924:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012928:	2b00      	cmp	r3, #0
 801292a:	d002      	beq.n	8012932 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801292c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012930:	e009      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8012932:	697b      	ldr	r3, [r7, #20]
 8012934:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012938:	2b00      	cmp	r3, #0
 801293a:	d002      	beq.n	8012942 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801293c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012940:	e001      	b.n	8012946 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012942:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8012946:	4618      	mov	r0, r3
 8012948:	3720      	adds	r7, #32
 801294a:	46bd      	mov	sp, r7
 801294c:	bd80      	pop	{r7, pc}
 801294e:	bf00      	nop
 8012950:	24000000 	.word	0x24000000
 8012954:	10624dd3 	.word	0x10624dd3
 8012958:	002000c5 	.word	0x002000c5

0801295c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801295c:	b480      	push	{r7}
 801295e:	b085      	sub	sp, #20
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012964:	4b22      	ldr	r3, [pc, #136]	; (80129f0 <SDMMC_GetCmdResp7+0x94>)
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	4a22      	ldr	r2, [pc, #136]	; (80129f4 <SDMMC_GetCmdResp7+0x98>)
 801296a:	fba2 2303 	umull	r2, r3, r2, r3
 801296e:	0a5b      	lsrs	r3, r3, #9
 8012970:	f241 3288 	movw	r2, #5000	; 0x1388
 8012974:	fb02 f303 	mul.w	r3, r2, r3
 8012978:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	1e5a      	subs	r2, r3, #1
 801297e:	60fa      	str	r2, [r7, #12]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d102      	bne.n	801298a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012984:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012988:	e02c      	b.n	80129e4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801298e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012990:	68bb      	ldr	r3, [r7, #8]
 8012992:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8012996:	2b00      	cmp	r3, #0
 8012998:	d0ef      	beq.n	801297a <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801299a:	68bb      	ldr	r3, [r7, #8]
 801299c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d1ea      	bne.n	801297a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129a8:	f003 0304 	and.w	r3, r3, #4
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d004      	beq.n	80129ba <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	2204      	movs	r2, #4
 80129b4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80129b6:	2304      	movs	r3, #4
 80129b8:	e014      	b.n	80129e4 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129be:	f003 0301 	and.w	r3, r3, #1
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d004      	beq.n	80129d0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	2201      	movs	r2, #1
 80129ca:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80129cc:	2301      	movs	r3, #1
 80129ce:	e009      	b.n	80129e4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d002      	beq.n	80129e2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	2240      	movs	r2, #64	; 0x40
 80129e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80129e2:	2300      	movs	r3, #0

}
 80129e4:	4618      	mov	r0, r3
 80129e6:	3714      	adds	r7, #20
 80129e8:	46bd      	mov	sp, r7
 80129ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129ee:	4770      	bx	lr
 80129f0:	24000000 	.word	0x24000000
 80129f4:	10624dd3 	.word	0x10624dd3

080129f8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80129f8:	b480      	push	{r7}
 80129fa:	b085      	sub	sp, #20
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012a00:	4b11      	ldr	r3, [pc, #68]	; (8012a48 <SDMMC_GetCmdError+0x50>)
 8012a02:	681b      	ldr	r3, [r3, #0]
 8012a04:	4a11      	ldr	r2, [pc, #68]	; (8012a4c <SDMMC_GetCmdError+0x54>)
 8012a06:	fba2 2303 	umull	r2, r3, r2, r3
 8012a0a:	0a5b      	lsrs	r3, r3, #9
 8012a0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012a10:	fb02 f303 	mul.w	r3, r2, r3
 8012a14:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	1e5a      	subs	r2, r3, #1
 8012a1a:	60fa      	str	r2, [r7, #12]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d102      	bne.n	8012a26 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012a20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012a24:	e009      	b.n	8012a3a <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d0f1      	beq.n	8012a16 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	4a06      	ldr	r2, [pc, #24]	; (8012a50 <SDMMC_GetCmdError+0x58>)
 8012a36:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8012a38:	2300      	movs	r3, #0
}
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	3714      	adds	r7, #20
 8012a3e:	46bd      	mov	sp, r7
 8012a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a44:	4770      	bx	lr
 8012a46:	bf00      	nop
 8012a48:	24000000 	.word	0x24000000
 8012a4c:	10624dd3 	.word	0x10624dd3
 8012a50:	002000c5 	.word	0x002000c5

08012a54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012a54:	b084      	sub	sp, #16
 8012a56:	b580      	push	{r7, lr}
 8012a58:	b084      	sub	sp, #16
 8012a5a:	af00      	add	r7, sp, #0
 8012a5c:	6078      	str	r0, [r7, #4]
 8012a5e:	f107 001c 	add.w	r0, r7, #28
 8012a62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a68:	2b01      	cmp	r3, #1
 8012a6a:	d120      	bne.n	8012aae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a70:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	68da      	ldr	r2, [r3, #12]
 8012a7c:	4b2a      	ldr	r3, [pc, #168]	; (8012b28 <USB_CoreInit+0xd4>)
 8012a7e:	4013      	ands	r3, r2
 8012a80:	687a      	ldr	r2, [r7, #4]
 8012a82:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	68db      	ldr	r3, [r3, #12]
 8012a88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8012a90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012a92:	2b01      	cmp	r3, #1
 8012a94:	d105      	bne.n	8012aa2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	68db      	ldr	r3, [r3, #12]
 8012a9a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012aa2:	6878      	ldr	r0, [r7, #4]
 8012aa4:	f001 faf8 	bl	8014098 <USB_CoreReset>
 8012aa8:	4603      	mov	r3, r0
 8012aaa:	73fb      	strb	r3, [r7, #15]
 8012aac:	e01a      	b.n	8012ae4 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	68db      	ldr	r3, [r3, #12]
 8012ab2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012aba:	6878      	ldr	r0, [r7, #4]
 8012abc:	f001 faec 	bl	8014098 <USB_CoreReset>
 8012ac0:	4603      	mov	r3, r0
 8012ac2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8012ac4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d106      	bne.n	8012ad8 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ace:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	639a      	str	r2, [r3, #56]	; 0x38
 8012ad6:	e005      	b.n	8012ae4 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012adc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8012ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ae6:	2b01      	cmp	r3, #1
 8012ae8:	d116      	bne.n	8012b18 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012aee:	b29a      	uxth	r2, r3
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012af8:	4b0c      	ldr	r3, [pc, #48]	; (8012b2c <USB_CoreInit+0xd8>)
 8012afa:	4313      	orrs	r3, r2
 8012afc:	687a      	ldr	r2, [r7, #4]
 8012afe:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	689b      	ldr	r3, [r3, #8]
 8012b04:	f043 0206 	orr.w	r2, r3, #6
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	689b      	ldr	r3, [r3, #8]
 8012b10:	f043 0220 	orr.w	r2, r3, #32
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8012b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	3710      	adds	r7, #16
 8012b1e:	46bd      	mov	sp, r7
 8012b20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012b24:	b004      	add	sp, #16
 8012b26:	4770      	bx	lr
 8012b28:	ffbdffbf 	.word	0xffbdffbf
 8012b2c:	03ee0000 	.word	0x03ee0000

08012b30 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012b30:	b480      	push	{r7}
 8012b32:	b087      	sub	sp, #28
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	60f8      	str	r0, [r7, #12]
 8012b38:	60b9      	str	r1, [r7, #8]
 8012b3a:	4613      	mov	r3, r2
 8012b3c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8012b3e:	79fb      	ldrb	r3, [r7, #7]
 8012b40:	2b02      	cmp	r3, #2
 8012b42:	d165      	bne.n	8012c10 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8012b44:	68bb      	ldr	r3, [r7, #8]
 8012b46:	4a41      	ldr	r2, [pc, #260]	; (8012c4c <USB_SetTurnaroundTime+0x11c>)
 8012b48:	4293      	cmp	r3, r2
 8012b4a:	d906      	bls.n	8012b5a <USB_SetTurnaroundTime+0x2a>
 8012b4c:	68bb      	ldr	r3, [r7, #8]
 8012b4e:	4a40      	ldr	r2, [pc, #256]	; (8012c50 <USB_SetTurnaroundTime+0x120>)
 8012b50:	4293      	cmp	r3, r2
 8012b52:	d202      	bcs.n	8012b5a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8012b54:	230f      	movs	r3, #15
 8012b56:	617b      	str	r3, [r7, #20]
 8012b58:	e062      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8012b5a:	68bb      	ldr	r3, [r7, #8]
 8012b5c:	4a3c      	ldr	r2, [pc, #240]	; (8012c50 <USB_SetTurnaroundTime+0x120>)
 8012b5e:	4293      	cmp	r3, r2
 8012b60:	d306      	bcc.n	8012b70 <USB_SetTurnaroundTime+0x40>
 8012b62:	68bb      	ldr	r3, [r7, #8]
 8012b64:	4a3b      	ldr	r2, [pc, #236]	; (8012c54 <USB_SetTurnaroundTime+0x124>)
 8012b66:	4293      	cmp	r3, r2
 8012b68:	d202      	bcs.n	8012b70 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8012b6a:	230e      	movs	r3, #14
 8012b6c:	617b      	str	r3, [r7, #20]
 8012b6e:	e057      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8012b70:	68bb      	ldr	r3, [r7, #8]
 8012b72:	4a38      	ldr	r2, [pc, #224]	; (8012c54 <USB_SetTurnaroundTime+0x124>)
 8012b74:	4293      	cmp	r3, r2
 8012b76:	d306      	bcc.n	8012b86 <USB_SetTurnaroundTime+0x56>
 8012b78:	68bb      	ldr	r3, [r7, #8]
 8012b7a:	4a37      	ldr	r2, [pc, #220]	; (8012c58 <USB_SetTurnaroundTime+0x128>)
 8012b7c:	4293      	cmp	r3, r2
 8012b7e:	d202      	bcs.n	8012b86 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8012b80:	230d      	movs	r3, #13
 8012b82:	617b      	str	r3, [r7, #20]
 8012b84:	e04c      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8012b86:	68bb      	ldr	r3, [r7, #8]
 8012b88:	4a33      	ldr	r2, [pc, #204]	; (8012c58 <USB_SetTurnaroundTime+0x128>)
 8012b8a:	4293      	cmp	r3, r2
 8012b8c:	d306      	bcc.n	8012b9c <USB_SetTurnaroundTime+0x6c>
 8012b8e:	68bb      	ldr	r3, [r7, #8]
 8012b90:	4a32      	ldr	r2, [pc, #200]	; (8012c5c <USB_SetTurnaroundTime+0x12c>)
 8012b92:	4293      	cmp	r3, r2
 8012b94:	d802      	bhi.n	8012b9c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8012b96:	230c      	movs	r3, #12
 8012b98:	617b      	str	r3, [r7, #20]
 8012b9a:	e041      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8012b9c:	68bb      	ldr	r3, [r7, #8]
 8012b9e:	4a2f      	ldr	r2, [pc, #188]	; (8012c5c <USB_SetTurnaroundTime+0x12c>)
 8012ba0:	4293      	cmp	r3, r2
 8012ba2:	d906      	bls.n	8012bb2 <USB_SetTurnaroundTime+0x82>
 8012ba4:	68bb      	ldr	r3, [r7, #8]
 8012ba6:	4a2e      	ldr	r2, [pc, #184]	; (8012c60 <USB_SetTurnaroundTime+0x130>)
 8012ba8:	4293      	cmp	r3, r2
 8012baa:	d802      	bhi.n	8012bb2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8012bac:	230b      	movs	r3, #11
 8012bae:	617b      	str	r3, [r7, #20]
 8012bb0:	e036      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8012bb2:	68bb      	ldr	r3, [r7, #8]
 8012bb4:	4a2a      	ldr	r2, [pc, #168]	; (8012c60 <USB_SetTurnaroundTime+0x130>)
 8012bb6:	4293      	cmp	r3, r2
 8012bb8:	d906      	bls.n	8012bc8 <USB_SetTurnaroundTime+0x98>
 8012bba:	68bb      	ldr	r3, [r7, #8]
 8012bbc:	4a29      	ldr	r2, [pc, #164]	; (8012c64 <USB_SetTurnaroundTime+0x134>)
 8012bbe:	4293      	cmp	r3, r2
 8012bc0:	d802      	bhi.n	8012bc8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8012bc2:	230a      	movs	r3, #10
 8012bc4:	617b      	str	r3, [r7, #20]
 8012bc6:	e02b      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8012bc8:	68bb      	ldr	r3, [r7, #8]
 8012bca:	4a26      	ldr	r2, [pc, #152]	; (8012c64 <USB_SetTurnaroundTime+0x134>)
 8012bcc:	4293      	cmp	r3, r2
 8012bce:	d906      	bls.n	8012bde <USB_SetTurnaroundTime+0xae>
 8012bd0:	68bb      	ldr	r3, [r7, #8]
 8012bd2:	4a25      	ldr	r2, [pc, #148]	; (8012c68 <USB_SetTurnaroundTime+0x138>)
 8012bd4:	4293      	cmp	r3, r2
 8012bd6:	d202      	bcs.n	8012bde <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8012bd8:	2309      	movs	r3, #9
 8012bda:	617b      	str	r3, [r7, #20]
 8012bdc:	e020      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	4a21      	ldr	r2, [pc, #132]	; (8012c68 <USB_SetTurnaroundTime+0x138>)
 8012be2:	4293      	cmp	r3, r2
 8012be4:	d306      	bcc.n	8012bf4 <USB_SetTurnaroundTime+0xc4>
 8012be6:	68bb      	ldr	r3, [r7, #8]
 8012be8:	4a20      	ldr	r2, [pc, #128]	; (8012c6c <USB_SetTurnaroundTime+0x13c>)
 8012bea:	4293      	cmp	r3, r2
 8012bec:	d802      	bhi.n	8012bf4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8012bee:	2308      	movs	r3, #8
 8012bf0:	617b      	str	r3, [r7, #20]
 8012bf2:	e015      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8012bf4:	68bb      	ldr	r3, [r7, #8]
 8012bf6:	4a1d      	ldr	r2, [pc, #116]	; (8012c6c <USB_SetTurnaroundTime+0x13c>)
 8012bf8:	4293      	cmp	r3, r2
 8012bfa:	d906      	bls.n	8012c0a <USB_SetTurnaroundTime+0xda>
 8012bfc:	68bb      	ldr	r3, [r7, #8]
 8012bfe:	4a1c      	ldr	r2, [pc, #112]	; (8012c70 <USB_SetTurnaroundTime+0x140>)
 8012c00:	4293      	cmp	r3, r2
 8012c02:	d202      	bcs.n	8012c0a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8012c04:	2307      	movs	r3, #7
 8012c06:	617b      	str	r3, [r7, #20]
 8012c08:	e00a      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8012c0a:	2306      	movs	r3, #6
 8012c0c:	617b      	str	r3, [r7, #20]
 8012c0e:	e007      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8012c10:	79fb      	ldrb	r3, [r7, #7]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d102      	bne.n	8012c1c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8012c16:	2309      	movs	r3, #9
 8012c18:	617b      	str	r3, [r7, #20]
 8012c1a:	e001      	b.n	8012c20 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012c1c:	2309      	movs	r3, #9
 8012c1e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	68db      	ldr	r3, [r3, #12]
 8012c24:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	68da      	ldr	r2, [r3, #12]
 8012c30:	697b      	ldr	r3, [r7, #20]
 8012c32:	029b      	lsls	r3, r3, #10
 8012c34:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8012c38:	431a      	orrs	r2, r3
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012c3e:	2300      	movs	r3, #0
}
 8012c40:	4618      	mov	r0, r3
 8012c42:	371c      	adds	r7, #28
 8012c44:	46bd      	mov	sp, r7
 8012c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c4a:	4770      	bx	lr
 8012c4c:	00d8acbf 	.word	0x00d8acbf
 8012c50:	00e4e1c0 	.word	0x00e4e1c0
 8012c54:	00f42400 	.word	0x00f42400
 8012c58:	01067380 	.word	0x01067380
 8012c5c:	011a499f 	.word	0x011a499f
 8012c60:	01312cff 	.word	0x01312cff
 8012c64:	014ca43f 	.word	0x014ca43f
 8012c68:	016e3600 	.word	0x016e3600
 8012c6c:	01a6ab1f 	.word	0x01a6ab1f
 8012c70:	01e84800 	.word	0x01e84800

08012c74 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012c74:	b480      	push	{r7}
 8012c76:	b083      	sub	sp, #12
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	689b      	ldr	r3, [r3, #8]
 8012c80:	f043 0201 	orr.w	r2, r3, #1
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012c88:	2300      	movs	r3, #0
}
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	370c      	adds	r7, #12
 8012c8e:	46bd      	mov	sp, r7
 8012c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c94:	4770      	bx	lr

08012c96 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012c96:	b480      	push	{r7}
 8012c98:	b083      	sub	sp, #12
 8012c9a:	af00      	add	r7, sp, #0
 8012c9c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	689b      	ldr	r3, [r3, #8]
 8012ca2:	f023 0201 	bic.w	r2, r3, #1
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012caa:	2300      	movs	r3, #0
}
 8012cac:	4618      	mov	r0, r3
 8012cae:	370c      	adds	r7, #12
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb6:	4770      	bx	lr

08012cb8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b084      	sub	sp, #16
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	6078      	str	r0, [r7, #4]
 8012cc0:	460b      	mov	r3, r1
 8012cc2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	68db      	ldr	r3, [r3, #12]
 8012ccc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8012cd4:	78fb      	ldrb	r3, [r7, #3]
 8012cd6:	2b01      	cmp	r3, #1
 8012cd8:	d115      	bne.n	8012d06 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	68db      	ldr	r3, [r3, #12]
 8012cde:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012ce6:	2001      	movs	r0, #1
 8012ce8:	f7f0 fea6 	bl	8003a38 <HAL_Delay>
      ms++;
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	3301      	adds	r3, #1
 8012cf0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8012cf2:	6878      	ldr	r0, [r7, #4]
 8012cf4:	f001 f93f 	bl	8013f76 <USB_GetMode>
 8012cf8:	4603      	mov	r3, r0
 8012cfa:	2b01      	cmp	r3, #1
 8012cfc:	d01e      	beq.n	8012d3c <USB_SetCurrentMode+0x84>
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	2b31      	cmp	r3, #49	; 0x31
 8012d02:	d9f0      	bls.n	8012ce6 <USB_SetCurrentMode+0x2e>
 8012d04:	e01a      	b.n	8012d3c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8012d06:	78fb      	ldrb	r3, [r7, #3]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d115      	bne.n	8012d38 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	68db      	ldr	r3, [r3, #12]
 8012d10:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012d18:	2001      	movs	r0, #1
 8012d1a:	f7f0 fe8d 	bl	8003a38 <HAL_Delay>
      ms++;
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	3301      	adds	r3, #1
 8012d22:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8012d24:	6878      	ldr	r0, [r7, #4]
 8012d26:	f001 f926 	bl	8013f76 <USB_GetMode>
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d005      	beq.n	8012d3c <USB_SetCurrentMode+0x84>
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	2b31      	cmp	r3, #49	; 0x31
 8012d34:	d9f0      	bls.n	8012d18 <USB_SetCurrentMode+0x60>
 8012d36:	e001      	b.n	8012d3c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8012d38:	2301      	movs	r3, #1
 8012d3a:	e005      	b.n	8012d48 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	2b32      	cmp	r3, #50	; 0x32
 8012d40:	d101      	bne.n	8012d46 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8012d42:	2301      	movs	r3, #1
 8012d44:	e000      	b.n	8012d48 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8012d46:	2300      	movs	r3, #0
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	3710      	adds	r7, #16
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bd80      	pop	{r7, pc}

08012d50 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012d50:	b084      	sub	sp, #16
 8012d52:	b580      	push	{r7, lr}
 8012d54:	b086      	sub	sp, #24
 8012d56:	af00      	add	r7, sp, #0
 8012d58:	6078      	str	r0, [r7, #4]
 8012d5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8012d5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012d62:	2300      	movs	r3, #0
 8012d64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	613b      	str	r3, [r7, #16]
 8012d6e:	e009      	b.n	8012d84 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012d70:	687a      	ldr	r2, [r7, #4]
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	3340      	adds	r3, #64	; 0x40
 8012d76:	009b      	lsls	r3, r3, #2
 8012d78:	4413      	add	r3, r2
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8012d7e:	693b      	ldr	r3, [r7, #16]
 8012d80:	3301      	adds	r3, #1
 8012d82:	613b      	str	r3, [r7, #16]
 8012d84:	693b      	ldr	r3, [r7, #16]
 8012d86:	2b0e      	cmp	r3, #14
 8012d88:	d9f2      	bls.n	8012d70 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8012d8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d11c      	bne.n	8012dca <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d96:	685b      	ldr	r3, [r3, #4]
 8012d98:	68fa      	ldr	r2, [r7, #12]
 8012d9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012d9e:	f043 0302 	orr.w	r3, r3, #2
 8012da2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012da8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	601a      	str	r2, [r3, #0]
 8012dc8:	e005      	b.n	8012dd6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012dce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012ddc:	461a      	mov	r2, r3
 8012dde:	2300      	movs	r3, #0
 8012de0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012de8:	4619      	mov	r1, r3
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012df0:	461a      	mov	r2, r3
 8012df2:	680b      	ldr	r3, [r1, #0]
 8012df4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012df8:	2b01      	cmp	r3, #1
 8012dfa:	d10c      	bne.n	8012e16 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8012dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d104      	bne.n	8012e0c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8012e02:	2100      	movs	r1, #0
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f000 f965 	bl	80130d4 <USB_SetDevSpeed>
 8012e0a:	e008      	b.n	8012e1e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8012e0c:	2101      	movs	r1, #1
 8012e0e:	6878      	ldr	r0, [r7, #4]
 8012e10:	f000 f960 	bl	80130d4 <USB_SetDevSpeed>
 8012e14:	e003      	b.n	8012e1e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8012e16:	2103      	movs	r1, #3
 8012e18:	6878      	ldr	r0, [r7, #4]
 8012e1a:	f000 f95b 	bl	80130d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012e1e:	2110      	movs	r1, #16
 8012e20:	6878      	ldr	r0, [r7, #4]
 8012e22:	f000 f8f3 	bl	801300c <USB_FlushTxFifo>
 8012e26:	4603      	mov	r3, r0
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d001      	beq.n	8012e30 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8012e2c:	2301      	movs	r3, #1
 8012e2e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	f000 f91f 	bl	8013074 <USB_FlushRxFifo>
 8012e36:	4603      	mov	r3, r0
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d001      	beq.n	8012e40 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8012e3c:	2301      	movs	r3, #1
 8012e3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e46:	461a      	mov	r2, r3
 8012e48:	2300      	movs	r3, #0
 8012e4a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e52:	461a      	mov	r2, r3
 8012e54:	2300      	movs	r3, #0
 8012e56:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e5e:	461a      	mov	r2, r3
 8012e60:	2300      	movs	r3, #0
 8012e62:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012e64:	2300      	movs	r3, #0
 8012e66:	613b      	str	r3, [r7, #16]
 8012e68:	e043      	b.n	8012ef2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012e6a:	693b      	ldr	r3, [r7, #16]
 8012e6c:	015a      	lsls	r2, r3, #5
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	4413      	add	r3, r2
 8012e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e76:	681b      	ldr	r3, [r3, #0]
 8012e78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012e7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012e80:	d118      	bne.n	8012eb4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8012e82:	693b      	ldr	r3, [r7, #16]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d10a      	bne.n	8012e9e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8012e88:	693b      	ldr	r3, [r7, #16]
 8012e8a:	015a      	lsls	r2, r3, #5
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	4413      	add	r3, r2
 8012e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e94:	461a      	mov	r2, r3
 8012e96:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012e9a:	6013      	str	r3, [r2, #0]
 8012e9c:	e013      	b.n	8012ec6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8012e9e:	693b      	ldr	r3, [r7, #16]
 8012ea0:	015a      	lsls	r2, r3, #5
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	4413      	add	r3, r2
 8012ea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012eaa:	461a      	mov	r2, r3
 8012eac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012eb0:	6013      	str	r3, [r2, #0]
 8012eb2:	e008      	b.n	8012ec6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8012eb4:	693b      	ldr	r3, [r7, #16]
 8012eb6:	015a      	lsls	r2, r3, #5
 8012eb8:	68fb      	ldr	r3, [r7, #12]
 8012eba:	4413      	add	r3, r2
 8012ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ec0:	461a      	mov	r2, r3
 8012ec2:	2300      	movs	r3, #0
 8012ec4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8012ec6:	693b      	ldr	r3, [r7, #16]
 8012ec8:	015a      	lsls	r2, r3, #5
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	4413      	add	r3, r2
 8012ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ed2:	461a      	mov	r2, r3
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8012ed8:	693b      	ldr	r3, [r7, #16]
 8012eda:	015a      	lsls	r2, r3, #5
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	4413      	add	r3, r2
 8012ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ee4:	461a      	mov	r2, r3
 8012ee6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012eea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012eec:	693b      	ldr	r3, [r7, #16]
 8012eee:	3301      	adds	r3, #1
 8012ef0:	613b      	str	r3, [r7, #16]
 8012ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ef4:	693a      	ldr	r2, [r7, #16]
 8012ef6:	429a      	cmp	r2, r3
 8012ef8:	d3b7      	bcc.n	8012e6a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012efa:	2300      	movs	r3, #0
 8012efc:	613b      	str	r3, [r7, #16]
 8012efe:	e043      	b.n	8012f88 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012f00:	693b      	ldr	r3, [r7, #16]
 8012f02:	015a      	lsls	r2, r3, #5
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	4413      	add	r3, r2
 8012f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012f16:	d118      	bne.n	8012f4a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8012f18:	693b      	ldr	r3, [r7, #16]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d10a      	bne.n	8012f34 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8012f1e:	693b      	ldr	r3, [r7, #16]
 8012f20:	015a      	lsls	r2, r3, #5
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	4413      	add	r3, r2
 8012f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f2a:	461a      	mov	r2, r3
 8012f2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012f30:	6013      	str	r3, [r2, #0]
 8012f32:	e013      	b.n	8012f5c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012f34:	693b      	ldr	r3, [r7, #16]
 8012f36:	015a      	lsls	r2, r3, #5
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	4413      	add	r3, r2
 8012f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f40:	461a      	mov	r2, r3
 8012f42:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012f46:	6013      	str	r3, [r2, #0]
 8012f48:	e008      	b.n	8012f5c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012f4a:	693b      	ldr	r3, [r7, #16]
 8012f4c:	015a      	lsls	r2, r3, #5
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	4413      	add	r3, r2
 8012f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f56:	461a      	mov	r2, r3
 8012f58:	2300      	movs	r3, #0
 8012f5a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012f5c:	693b      	ldr	r3, [r7, #16]
 8012f5e:	015a      	lsls	r2, r3, #5
 8012f60:	68fb      	ldr	r3, [r7, #12]
 8012f62:	4413      	add	r3, r2
 8012f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f68:	461a      	mov	r2, r3
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8012f6e:	693b      	ldr	r3, [r7, #16]
 8012f70:	015a      	lsls	r2, r3, #5
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	4413      	add	r3, r2
 8012f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f7a:	461a      	mov	r2, r3
 8012f7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012f80:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012f82:	693b      	ldr	r3, [r7, #16]
 8012f84:	3301      	adds	r3, #1
 8012f86:	613b      	str	r3, [r7, #16]
 8012f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f8a:	693a      	ldr	r2, [r7, #16]
 8012f8c:	429a      	cmp	r2, r3
 8012f8e:	d3b7      	bcc.n	8012f00 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012f96:	691b      	ldr	r3, [r3, #16]
 8012f98:	68fa      	ldr	r2, [r7, #12]
 8012f9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012f9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012fa2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	2200      	movs	r2, #0
 8012fa8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8012fb0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8012fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d105      	bne.n	8012fc4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	699b      	ldr	r3, [r3, #24]
 8012fbc:	f043 0210 	orr.w	r2, r3, #16
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	699a      	ldr	r2, [r3, #24]
 8012fc8:	4b0e      	ldr	r3, [pc, #56]	; (8013004 <USB_DevInit+0x2b4>)
 8012fca:	4313      	orrs	r3, r2
 8012fcc:	687a      	ldr	r2, [r7, #4]
 8012fce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8012fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d005      	beq.n	8012fe2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	699b      	ldr	r3, [r3, #24]
 8012fda:	f043 0208 	orr.w	r2, r3, #8
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8012fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012fe4:	2b01      	cmp	r3, #1
 8012fe6:	d105      	bne.n	8012ff4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	699a      	ldr	r2, [r3, #24]
 8012fec:	4b06      	ldr	r3, [pc, #24]	; (8013008 <USB_DevInit+0x2b8>)
 8012fee:	4313      	orrs	r3, r2
 8012ff0:	687a      	ldr	r2, [r7, #4]
 8012ff2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8012ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ff6:	4618      	mov	r0, r3
 8012ff8:	3718      	adds	r7, #24
 8012ffa:	46bd      	mov	sp, r7
 8012ffc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013000:	b004      	add	sp, #16
 8013002:	4770      	bx	lr
 8013004:	803c3800 	.word	0x803c3800
 8013008:	40000004 	.word	0x40000004

0801300c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801300c:	b480      	push	{r7}
 801300e:	b085      	sub	sp, #20
 8013010:	af00      	add	r7, sp, #0
 8013012:	6078      	str	r0, [r7, #4]
 8013014:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013016:	2300      	movs	r3, #0
 8013018:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	3301      	adds	r3, #1
 801301e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	4a13      	ldr	r2, [pc, #76]	; (8013070 <USB_FlushTxFifo+0x64>)
 8013024:	4293      	cmp	r3, r2
 8013026:	d901      	bls.n	801302c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013028:	2303      	movs	r3, #3
 801302a:	e01b      	b.n	8013064 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	691b      	ldr	r3, [r3, #16]
 8013030:	2b00      	cmp	r3, #0
 8013032:	daf2      	bge.n	801301a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013034:	2300      	movs	r3, #0
 8013036:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013038:	683b      	ldr	r3, [r7, #0]
 801303a:	019b      	lsls	r3, r3, #6
 801303c:	f043 0220 	orr.w	r2, r3, #32
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	3301      	adds	r3, #1
 8013048:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	4a08      	ldr	r2, [pc, #32]	; (8013070 <USB_FlushTxFifo+0x64>)
 801304e:	4293      	cmp	r3, r2
 8013050:	d901      	bls.n	8013056 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013052:	2303      	movs	r3, #3
 8013054:	e006      	b.n	8013064 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	691b      	ldr	r3, [r3, #16]
 801305a:	f003 0320 	and.w	r3, r3, #32
 801305e:	2b20      	cmp	r3, #32
 8013060:	d0f0      	beq.n	8013044 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013062:	2300      	movs	r3, #0
}
 8013064:	4618      	mov	r0, r3
 8013066:	3714      	adds	r7, #20
 8013068:	46bd      	mov	sp, r7
 801306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801306e:	4770      	bx	lr
 8013070:	00030d40 	.word	0x00030d40

08013074 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013074:	b480      	push	{r7}
 8013076:	b085      	sub	sp, #20
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801307c:	2300      	movs	r3, #0
 801307e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	3301      	adds	r3, #1
 8013084:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	4a11      	ldr	r2, [pc, #68]	; (80130d0 <USB_FlushRxFifo+0x5c>)
 801308a:	4293      	cmp	r3, r2
 801308c:	d901      	bls.n	8013092 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801308e:	2303      	movs	r3, #3
 8013090:	e018      	b.n	80130c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	691b      	ldr	r3, [r3, #16]
 8013096:	2b00      	cmp	r3, #0
 8013098:	daf2      	bge.n	8013080 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801309a:	2300      	movs	r3, #0
 801309c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	2210      	movs	r2, #16
 80130a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	3301      	adds	r3, #1
 80130a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	4a08      	ldr	r2, [pc, #32]	; (80130d0 <USB_FlushRxFifo+0x5c>)
 80130ae:	4293      	cmp	r3, r2
 80130b0:	d901      	bls.n	80130b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80130b2:	2303      	movs	r3, #3
 80130b4:	e006      	b.n	80130c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	691b      	ldr	r3, [r3, #16]
 80130ba:	f003 0310 	and.w	r3, r3, #16
 80130be:	2b10      	cmp	r3, #16
 80130c0:	d0f0      	beq.n	80130a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80130c2:	2300      	movs	r3, #0
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3714      	adds	r7, #20
 80130c8:	46bd      	mov	sp, r7
 80130ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ce:	4770      	bx	lr
 80130d0:	00030d40 	.word	0x00030d40

080130d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80130d4:	b480      	push	{r7}
 80130d6:	b085      	sub	sp, #20
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
 80130dc:	460b      	mov	r3, r1
 80130de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80130e4:	68fb      	ldr	r3, [r7, #12]
 80130e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80130ea:	681a      	ldr	r2, [r3, #0]
 80130ec:	78fb      	ldrb	r3, [r7, #3]
 80130ee:	68f9      	ldr	r1, [r7, #12]
 80130f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80130f4:	4313      	orrs	r3, r2
 80130f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80130f8:	2300      	movs	r3, #0
}
 80130fa:	4618      	mov	r0, r3
 80130fc:	3714      	adds	r7, #20
 80130fe:	46bd      	mov	sp, r7
 8013100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013104:	4770      	bx	lr

08013106 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8013106:	b480      	push	{r7}
 8013108:	b087      	sub	sp, #28
 801310a:	af00      	add	r7, sp, #0
 801310c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8013112:	693b      	ldr	r3, [r7, #16]
 8013114:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013118:	689b      	ldr	r3, [r3, #8]
 801311a:	f003 0306 	and.w	r3, r3, #6
 801311e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d102      	bne.n	801312c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8013126:	2300      	movs	r3, #0
 8013128:	75fb      	strb	r3, [r7, #23]
 801312a:	e00a      	b.n	8013142 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	2b02      	cmp	r3, #2
 8013130:	d002      	beq.n	8013138 <USB_GetDevSpeed+0x32>
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	2b06      	cmp	r3, #6
 8013136:	d102      	bne.n	801313e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8013138:	2302      	movs	r3, #2
 801313a:	75fb      	strb	r3, [r7, #23]
 801313c:	e001      	b.n	8013142 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801313e:	230f      	movs	r3, #15
 8013140:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8013142:	7dfb      	ldrb	r3, [r7, #23]
}
 8013144:	4618      	mov	r0, r3
 8013146:	371c      	adds	r7, #28
 8013148:	46bd      	mov	sp, r7
 801314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801314e:	4770      	bx	lr

08013150 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013150:	b480      	push	{r7}
 8013152:	b085      	sub	sp, #20
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
 8013158:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801315e:	683b      	ldr	r3, [r7, #0]
 8013160:	781b      	ldrb	r3, [r3, #0]
 8013162:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013164:	683b      	ldr	r3, [r7, #0]
 8013166:	785b      	ldrb	r3, [r3, #1]
 8013168:	2b01      	cmp	r3, #1
 801316a:	d139      	bne.n	80131e0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013172:	69da      	ldr	r2, [r3, #28]
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	781b      	ldrb	r3, [r3, #0]
 8013178:	f003 030f 	and.w	r3, r3, #15
 801317c:	2101      	movs	r1, #1
 801317e:	fa01 f303 	lsl.w	r3, r1, r3
 8013182:	b29b      	uxth	r3, r3
 8013184:	68f9      	ldr	r1, [r7, #12]
 8013186:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801318a:	4313      	orrs	r3, r2
 801318c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801318e:	68bb      	ldr	r3, [r7, #8]
 8013190:	015a      	lsls	r2, r3, #5
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	4413      	add	r3, r2
 8013196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d153      	bne.n	801324c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80131a4:	68bb      	ldr	r3, [r7, #8]
 80131a6:	015a      	lsls	r2, r3, #5
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	4413      	add	r3, r2
 80131ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80131b0:	681a      	ldr	r2, [r3, #0]
 80131b2:	683b      	ldr	r3, [r7, #0]
 80131b4:	689b      	ldr	r3, [r3, #8]
 80131b6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80131ba:	683b      	ldr	r3, [r7, #0]
 80131bc:	791b      	ldrb	r3, [r3, #4]
 80131be:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80131c0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80131c2:	68bb      	ldr	r3, [r7, #8]
 80131c4:	059b      	lsls	r3, r3, #22
 80131c6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80131c8:	431a      	orrs	r2, r3
 80131ca:	68bb      	ldr	r3, [r7, #8]
 80131cc:	0159      	lsls	r1, r3, #5
 80131ce:	68fb      	ldr	r3, [r7, #12]
 80131d0:	440b      	add	r3, r1
 80131d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80131d6:	4619      	mov	r1, r3
 80131d8:	4b20      	ldr	r3, [pc, #128]	; (801325c <USB_ActivateEndpoint+0x10c>)
 80131da:	4313      	orrs	r3, r2
 80131dc:	600b      	str	r3, [r1, #0]
 80131de:	e035      	b.n	801324c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80131e6:	69da      	ldr	r2, [r3, #28]
 80131e8:	683b      	ldr	r3, [r7, #0]
 80131ea:	781b      	ldrb	r3, [r3, #0]
 80131ec:	f003 030f 	and.w	r3, r3, #15
 80131f0:	2101      	movs	r1, #1
 80131f2:	fa01 f303 	lsl.w	r3, r1, r3
 80131f6:	041b      	lsls	r3, r3, #16
 80131f8:	68f9      	ldr	r1, [r7, #12]
 80131fa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80131fe:	4313      	orrs	r3, r2
 8013200:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	015a      	lsls	r2, r3, #5
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	4413      	add	r3, r2
 801320a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013214:	2b00      	cmp	r3, #0
 8013216:	d119      	bne.n	801324c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013218:	68bb      	ldr	r3, [r7, #8]
 801321a:	015a      	lsls	r2, r3, #5
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	4413      	add	r3, r2
 8013220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013224:	681a      	ldr	r2, [r3, #0]
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	689b      	ldr	r3, [r3, #8]
 801322a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801322e:	683b      	ldr	r3, [r7, #0]
 8013230:	791b      	ldrb	r3, [r3, #4]
 8013232:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013234:	430b      	orrs	r3, r1
 8013236:	431a      	orrs	r2, r3
 8013238:	68bb      	ldr	r3, [r7, #8]
 801323a:	0159      	lsls	r1, r3, #5
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	440b      	add	r3, r1
 8013240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013244:	4619      	mov	r1, r3
 8013246:	4b05      	ldr	r3, [pc, #20]	; (801325c <USB_ActivateEndpoint+0x10c>)
 8013248:	4313      	orrs	r3, r2
 801324a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801324c:	2300      	movs	r3, #0
}
 801324e:	4618      	mov	r0, r3
 8013250:	3714      	adds	r7, #20
 8013252:	46bd      	mov	sp, r7
 8013254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013258:	4770      	bx	lr
 801325a:	bf00      	nop
 801325c:	10008000 	.word	0x10008000

08013260 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013260:	b480      	push	{r7}
 8013262:	b085      	sub	sp, #20
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
 8013268:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801326e:	683b      	ldr	r3, [r7, #0]
 8013270:	781b      	ldrb	r3, [r3, #0]
 8013272:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8013274:	683b      	ldr	r3, [r7, #0]
 8013276:	785b      	ldrb	r3, [r3, #1]
 8013278:	2b01      	cmp	r3, #1
 801327a:	d161      	bne.n	8013340 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801327c:	68bb      	ldr	r3, [r7, #8]
 801327e:	015a      	lsls	r2, r3, #5
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	4413      	add	r3, r2
 8013284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801328e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013292:	d11f      	bne.n	80132d4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8013294:	68bb      	ldr	r3, [r7, #8]
 8013296:	015a      	lsls	r2, r3, #5
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	4413      	add	r3, r2
 801329c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	68ba      	ldr	r2, [r7, #8]
 80132a4:	0151      	lsls	r1, r2, #5
 80132a6:	68fa      	ldr	r2, [r7, #12]
 80132a8:	440a      	add	r2, r1
 80132aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80132ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80132b2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80132b4:	68bb      	ldr	r3, [r7, #8]
 80132b6:	015a      	lsls	r2, r3, #5
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	4413      	add	r3, r2
 80132bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	68ba      	ldr	r2, [r7, #8]
 80132c4:	0151      	lsls	r1, r2, #5
 80132c6:	68fa      	ldr	r2, [r7, #12]
 80132c8:	440a      	add	r2, r1
 80132ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80132ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80132d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80132da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80132dc:	683b      	ldr	r3, [r7, #0]
 80132de:	781b      	ldrb	r3, [r3, #0]
 80132e0:	f003 030f 	and.w	r3, r3, #15
 80132e4:	2101      	movs	r1, #1
 80132e6:	fa01 f303 	lsl.w	r3, r1, r3
 80132ea:	b29b      	uxth	r3, r3
 80132ec:	43db      	mvns	r3, r3
 80132ee:	68f9      	ldr	r1, [r7, #12]
 80132f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80132f4:	4013      	ands	r3, r2
 80132f6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80132fe:	69da      	ldr	r2, [r3, #28]
 8013300:	683b      	ldr	r3, [r7, #0]
 8013302:	781b      	ldrb	r3, [r3, #0]
 8013304:	f003 030f 	and.w	r3, r3, #15
 8013308:	2101      	movs	r1, #1
 801330a:	fa01 f303 	lsl.w	r3, r1, r3
 801330e:	b29b      	uxth	r3, r3
 8013310:	43db      	mvns	r3, r3
 8013312:	68f9      	ldr	r1, [r7, #12]
 8013314:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013318:	4013      	ands	r3, r2
 801331a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801331c:	68bb      	ldr	r3, [r7, #8]
 801331e:	015a      	lsls	r2, r3, #5
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	4413      	add	r3, r2
 8013324:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013328:	681a      	ldr	r2, [r3, #0]
 801332a:	68bb      	ldr	r3, [r7, #8]
 801332c:	0159      	lsls	r1, r3, #5
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	440b      	add	r3, r1
 8013332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013336:	4619      	mov	r1, r3
 8013338:	4b35      	ldr	r3, [pc, #212]	; (8013410 <USB_DeactivateEndpoint+0x1b0>)
 801333a:	4013      	ands	r3, r2
 801333c:	600b      	str	r3, [r1, #0]
 801333e:	e060      	b.n	8013402 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013340:	68bb      	ldr	r3, [r7, #8]
 8013342:	015a      	lsls	r2, r3, #5
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	4413      	add	r3, r2
 8013348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013352:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013356:	d11f      	bne.n	8013398 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8013358:	68bb      	ldr	r3, [r7, #8]
 801335a:	015a      	lsls	r2, r3, #5
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	4413      	add	r3, r2
 8013360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	68ba      	ldr	r2, [r7, #8]
 8013368:	0151      	lsls	r1, r2, #5
 801336a:	68fa      	ldr	r2, [r7, #12]
 801336c:	440a      	add	r2, r1
 801336e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013372:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013376:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	015a      	lsls	r2, r3, #5
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	4413      	add	r3, r2
 8013380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	68ba      	ldr	r2, [r7, #8]
 8013388:	0151      	lsls	r1, r2, #5
 801338a:	68fa      	ldr	r2, [r7, #12]
 801338c:	440a      	add	r2, r1
 801338e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013392:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013396:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801339e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80133a0:	683b      	ldr	r3, [r7, #0]
 80133a2:	781b      	ldrb	r3, [r3, #0]
 80133a4:	f003 030f 	and.w	r3, r3, #15
 80133a8:	2101      	movs	r1, #1
 80133aa:	fa01 f303 	lsl.w	r3, r1, r3
 80133ae:	041b      	lsls	r3, r3, #16
 80133b0:	43db      	mvns	r3, r3
 80133b2:	68f9      	ldr	r1, [r7, #12]
 80133b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80133b8:	4013      	ands	r3, r2
 80133ba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80133c2:	69da      	ldr	r2, [r3, #28]
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	781b      	ldrb	r3, [r3, #0]
 80133c8:	f003 030f 	and.w	r3, r3, #15
 80133cc:	2101      	movs	r1, #1
 80133ce:	fa01 f303 	lsl.w	r3, r1, r3
 80133d2:	041b      	lsls	r3, r3, #16
 80133d4:	43db      	mvns	r3, r3
 80133d6:	68f9      	ldr	r1, [r7, #12]
 80133d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80133dc:	4013      	ands	r3, r2
 80133de:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80133e0:	68bb      	ldr	r3, [r7, #8]
 80133e2:	015a      	lsls	r2, r3, #5
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	4413      	add	r3, r2
 80133e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133ec:	681a      	ldr	r2, [r3, #0]
 80133ee:	68bb      	ldr	r3, [r7, #8]
 80133f0:	0159      	lsls	r1, r3, #5
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	440b      	add	r3, r1
 80133f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133fa:	4619      	mov	r1, r3
 80133fc:	4b05      	ldr	r3, [pc, #20]	; (8013414 <USB_DeactivateEndpoint+0x1b4>)
 80133fe:	4013      	ands	r3, r2
 8013400:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8013402:	2300      	movs	r3, #0
}
 8013404:	4618      	mov	r0, r3
 8013406:	3714      	adds	r7, #20
 8013408:	46bd      	mov	sp, r7
 801340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801340e:	4770      	bx	lr
 8013410:	ec337800 	.word	0xec337800
 8013414:	eff37800 	.word	0xeff37800

08013418 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b08a      	sub	sp, #40	; 0x28
 801341c:	af02      	add	r7, sp, #8
 801341e:	60f8      	str	r0, [r7, #12]
 8013420:	60b9      	str	r1, [r7, #8]
 8013422:	4613      	mov	r3, r2
 8013424:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801342a:	68bb      	ldr	r3, [r7, #8]
 801342c:	781b      	ldrb	r3, [r3, #0]
 801342e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013430:	68bb      	ldr	r3, [r7, #8]
 8013432:	785b      	ldrb	r3, [r3, #1]
 8013434:	2b01      	cmp	r3, #1
 8013436:	f040 8181 	bne.w	801373c <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801343a:	68bb      	ldr	r3, [r7, #8]
 801343c:	691b      	ldr	r3, [r3, #16]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d132      	bne.n	80134a8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013442:	69bb      	ldr	r3, [r7, #24]
 8013444:	015a      	lsls	r2, r3, #5
 8013446:	69fb      	ldr	r3, [r7, #28]
 8013448:	4413      	add	r3, r2
 801344a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801344e:	691a      	ldr	r2, [r3, #16]
 8013450:	69bb      	ldr	r3, [r7, #24]
 8013452:	0159      	lsls	r1, r3, #5
 8013454:	69fb      	ldr	r3, [r7, #28]
 8013456:	440b      	add	r3, r1
 8013458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801345c:	4619      	mov	r1, r3
 801345e:	4ba5      	ldr	r3, [pc, #660]	; (80136f4 <USB_EPStartXfer+0x2dc>)
 8013460:	4013      	ands	r3, r2
 8013462:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013464:	69bb      	ldr	r3, [r7, #24]
 8013466:	015a      	lsls	r2, r3, #5
 8013468:	69fb      	ldr	r3, [r7, #28]
 801346a:	4413      	add	r3, r2
 801346c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013470:	691b      	ldr	r3, [r3, #16]
 8013472:	69ba      	ldr	r2, [r7, #24]
 8013474:	0151      	lsls	r1, r2, #5
 8013476:	69fa      	ldr	r2, [r7, #28]
 8013478:	440a      	add	r2, r1
 801347a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801347e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013482:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013484:	69bb      	ldr	r3, [r7, #24]
 8013486:	015a      	lsls	r2, r3, #5
 8013488:	69fb      	ldr	r3, [r7, #28]
 801348a:	4413      	add	r3, r2
 801348c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013490:	691a      	ldr	r2, [r3, #16]
 8013492:	69bb      	ldr	r3, [r7, #24]
 8013494:	0159      	lsls	r1, r3, #5
 8013496:	69fb      	ldr	r3, [r7, #28]
 8013498:	440b      	add	r3, r1
 801349a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801349e:	4619      	mov	r1, r3
 80134a0:	4b95      	ldr	r3, [pc, #596]	; (80136f8 <USB_EPStartXfer+0x2e0>)
 80134a2:	4013      	ands	r3, r2
 80134a4:	610b      	str	r3, [r1, #16]
 80134a6:	e092      	b.n	80135ce <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80134a8:	69bb      	ldr	r3, [r7, #24]
 80134aa:	015a      	lsls	r2, r3, #5
 80134ac:	69fb      	ldr	r3, [r7, #28]
 80134ae:	4413      	add	r3, r2
 80134b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134b4:	691a      	ldr	r2, [r3, #16]
 80134b6:	69bb      	ldr	r3, [r7, #24]
 80134b8:	0159      	lsls	r1, r3, #5
 80134ba:	69fb      	ldr	r3, [r7, #28]
 80134bc:	440b      	add	r3, r1
 80134be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134c2:	4619      	mov	r1, r3
 80134c4:	4b8c      	ldr	r3, [pc, #560]	; (80136f8 <USB_EPStartXfer+0x2e0>)
 80134c6:	4013      	ands	r3, r2
 80134c8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80134ca:	69bb      	ldr	r3, [r7, #24]
 80134cc:	015a      	lsls	r2, r3, #5
 80134ce:	69fb      	ldr	r3, [r7, #28]
 80134d0:	4413      	add	r3, r2
 80134d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134d6:	691a      	ldr	r2, [r3, #16]
 80134d8:	69bb      	ldr	r3, [r7, #24]
 80134da:	0159      	lsls	r1, r3, #5
 80134dc:	69fb      	ldr	r3, [r7, #28]
 80134de:	440b      	add	r3, r1
 80134e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134e4:	4619      	mov	r1, r3
 80134e6:	4b83      	ldr	r3, [pc, #524]	; (80136f4 <USB_EPStartXfer+0x2dc>)
 80134e8:	4013      	ands	r3, r2
 80134ea:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80134ec:	69bb      	ldr	r3, [r7, #24]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d11a      	bne.n	8013528 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	691a      	ldr	r2, [r3, #16]
 80134f6:	68bb      	ldr	r3, [r7, #8]
 80134f8:	689b      	ldr	r3, [r3, #8]
 80134fa:	429a      	cmp	r2, r3
 80134fc:	d903      	bls.n	8013506 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80134fe:	68bb      	ldr	r3, [r7, #8]
 8013500:	689a      	ldr	r2, [r3, #8]
 8013502:	68bb      	ldr	r3, [r7, #8]
 8013504:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013506:	69bb      	ldr	r3, [r7, #24]
 8013508:	015a      	lsls	r2, r3, #5
 801350a:	69fb      	ldr	r3, [r7, #28]
 801350c:	4413      	add	r3, r2
 801350e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013512:	691b      	ldr	r3, [r3, #16]
 8013514:	69ba      	ldr	r2, [r7, #24]
 8013516:	0151      	lsls	r1, r2, #5
 8013518:	69fa      	ldr	r2, [r7, #28]
 801351a:	440a      	add	r2, r1
 801351c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013520:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013524:	6113      	str	r3, [r2, #16]
 8013526:	e01b      	b.n	8013560 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013528:	69bb      	ldr	r3, [r7, #24]
 801352a:	015a      	lsls	r2, r3, #5
 801352c:	69fb      	ldr	r3, [r7, #28]
 801352e:	4413      	add	r3, r2
 8013530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013534:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8013536:	68bb      	ldr	r3, [r7, #8]
 8013538:	6919      	ldr	r1, [r3, #16]
 801353a:	68bb      	ldr	r3, [r7, #8]
 801353c:	689b      	ldr	r3, [r3, #8]
 801353e:	440b      	add	r3, r1
 8013540:	1e59      	subs	r1, r3, #1
 8013542:	68bb      	ldr	r3, [r7, #8]
 8013544:	689b      	ldr	r3, [r3, #8]
 8013546:	fbb1 f3f3 	udiv	r3, r1, r3
 801354a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 801354c:	4b6b      	ldr	r3, [pc, #428]	; (80136fc <USB_EPStartXfer+0x2e4>)
 801354e:	400b      	ands	r3, r1
 8013550:	69b9      	ldr	r1, [r7, #24]
 8013552:	0148      	lsls	r0, r1, #5
 8013554:	69f9      	ldr	r1, [r7, #28]
 8013556:	4401      	add	r1, r0
 8013558:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801355c:	4313      	orrs	r3, r2
 801355e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013560:	69bb      	ldr	r3, [r7, #24]
 8013562:	015a      	lsls	r2, r3, #5
 8013564:	69fb      	ldr	r3, [r7, #28]
 8013566:	4413      	add	r3, r2
 8013568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801356c:	691a      	ldr	r2, [r3, #16]
 801356e:	68bb      	ldr	r3, [r7, #8]
 8013570:	691b      	ldr	r3, [r3, #16]
 8013572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013576:	69b9      	ldr	r1, [r7, #24]
 8013578:	0148      	lsls	r0, r1, #5
 801357a:	69f9      	ldr	r1, [r7, #28]
 801357c:	4401      	add	r1, r0
 801357e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8013582:	4313      	orrs	r3, r2
 8013584:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8013586:	68bb      	ldr	r3, [r7, #8]
 8013588:	791b      	ldrb	r3, [r3, #4]
 801358a:	2b01      	cmp	r3, #1
 801358c:	d11f      	bne.n	80135ce <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801358e:	69bb      	ldr	r3, [r7, #24]
 8013590:	015a      	lsls	r2, r3, #5
 8013592:	69fb      	ldr	r3, [r7, #28]
 8013594:	4413      	add	r3, r2
 8013596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801359a:	691b      	ldr	r3, [r3, #16]
 801359c:	69ba      	ldr	r2, [r7, #24]
 801359e:	0151      	lsls	r1, r2, #5
 80135a0:	69fa      	ldr	r2, [r7, #28]
 80135a2:	440a      	add	r2, r1
 80135a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80135a8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80135ac:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80135ae:	69bb      	ldr	r3, [r7, #24]
 80135b0:	015a      	lsls	r2, r3, #5
 80135b2:	69fb      	ldr	r3, [r7, #28]
 80135b4:	4413      	add	r3, r2
 80135b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135ba:	691b      	ldr	r3, [r3, #16]
 80135bc:	69ba      	ldr	r2, [r7, #24]
 80135be:	0151      	lsls	r1, r2, #5
 80135c0:	69fa      	ldr	r2, [r7, #28]
 80135c2:	440a      	add	r2, r1
 80135c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80135c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80135cc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80135ce:	79fb      	ldrb	r3, [r7, #7]
 80135d0:	2b01      	cmp	r3, #1
 80135d2:	d14b      	bne.n	801366c <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80135d4:	68bb      	ldr	r3, [r7, #8]
 80135d6:	69db      	ldr	r3, [r3, #28]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d009      	beq.n	80135f0 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80135dc:	69bb      	ldr	r3, [r7, #24]
 80135de:	015a      	lsls	r2, r3, #5
 80135e0:	69fb      	ldr	r3, [r7, #28]
 80135e2:	4413      	add	r3, r2
 80135e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135e8:	461a      	mov	r2, r3
 80135ea:	68bb      	ldr	r3, [r7, #8]
 80135ec:	69db      	ldr	r3, [r3, #28]
 80135ee:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80135f0:	68bb      	ldr	r3, [r7, #8]
 80135f2:	791b      	ldrb	r3, [r3, #4]
 80135f4:	2b01      	cmp	r3, #1
 80135f6:	d128      	bne.n	801364a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80135f8:	69fb      	ldr	r3, [r7, #28]
 80135fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80135fe:	689b      	ldr	r3, [r3, #8]
 8013600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013604:	2b00      	cmp	r3, #0
 8013606:	d110      	bne.n	801362a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8013608:	69bb      	ldr	r3, [r7, #24]
 801360a:	015a      	lsls	r2, r3, #5
 801360c:	69fb      	ldr	r3, [r7, #28]
 801360e:	4413      	add	r3, r2
 8013610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	69ba      	ldr	r2, [r7, #24]
 8013618:	0151      	lsls	r1, r2, #5
 801361a:	69fa      	ldr	r2, [r7, #28]
 801361c:	440a      	add	r2, r1
 801361e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013622:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013626:	6013      	str	r3, [r2, #0]
 8013628:	e00f      	b.n	801364a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801362a:	69bb      	ldr	r3, [r7, #24]
 801362c:	015a      	lsls	r2, r3, #5
 801362e:	69fb      	ldr	r3, [r7, #28]
 8013630:	4413      	add	r3, r2
 8013632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	69ba      	ldr	r2, [r7, #24]
 801363a:	0151      	lsls	r1, r2, #5
 801363c:	69fa      	ldr	r2, [r7, #28]
 801363e:	440a      	add	r2, r1
 8013640:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013648:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801364a:	69bb      	ldr	r3, [r7, #24]
 801364c:	015a      	lsls	r2, r3, #5
 801364e:	69fb      	ldr	r3, [r7, #28]
 8013650:	4413      	add	r3, r2
 8013652:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013656:	681b      	ldr	r3, [r3, #0]
 8013658:	69ba      	ldr	r2, [r7, #24]
 801365a:	0151      	lsls	r1, r2, #5
 801365c:	69fa      	ldr	r2, [r7, #28]
 801365e:	440a      	add	r2, r1
 8013660:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013664:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013668:	6013      	str	r3, [r2, #0]
 801366a:	e16a      	b.n	8013942 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801366c:	69bb      	ldr	r3, [r7, #24]
 801366e:	015a      	lsls	r2, r3, #5
 8013670:	69fb      	ldr	r3, [r7, #28]
 8013672:	4413      	add	r3, r2
 8013674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	69ba      	ldr	r2, [r7, #24]
 801367c:	0151      	lsls	r1, r2, #5
 801367e:	69fa      	ldr	r2, [r7, #28]
 8013680:	440a      	add	r2, r1
 8013682:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013686:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801368a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801368c:	68bb      	ldr	r3, [r7, #8]
 801368e:	791b      	ldrb	r3, [r3, #4]
 8013690:	2b01      	cmp	r3, #1
 8013692:	d015      	beq.n	80136c0 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8013694:	68bb      	ldr	r3, [r7, #8]
 8013696:	691b      	ldr	r3, [r3, #16]
 8013698:	2b00      	cmp	r3, #0
 801369a:	f000 8152 	beq.w	8013942 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801369e:	69fb      	ldr	r3, [r7, #28]
 80136a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80136a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80136a6:	68bb      	ldr	r3, [r7, #8]
 80136a8:	781b      	ldrb	r3, [r3, #0]
 80136aa:	f003 030f 	and.w	r3, r3, #15
 80136ae:	2101      	movs	r1, #1
 80136b0:	fa01 f303 	lsl.w	r3, r1, r3
 80136b4:	69f9      	ldr	r1, [r7, #28]
 80136b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80136ba:	4313      	orrs	r3, r2
 80136bc:	634b      	str	r3, [r1, #52]	; 0x34
 80136be:	e140      	b.n	8013942 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80136c0:	69fb      	ldr	r3, [r7, #28]
 80136c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80136c6:	689b      	ldr	r3, [r3, #8]
 80136c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d117      	bne.n	8013700 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80136d0:	69bb      	ldr	r3, [r7, #24]
 80136d2:	015a      	lsls	r2, r3, #5
 80136d4:	69fb      	ldr	r3, [r7, #28]
 80136d6:	4413      	add	r3, r2
 80136d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	69ba      	ldr	r2, [r7, #24]
 80136e0:	0151      	lsls	r1, r2, #5
 80136e2:	69fa      	ldr	r2, [r7, #28]
 80136e4:	440a      	add	r2, r1
 80136e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80136ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80136ee:	6013      	str	r3, [r2, #0]
 80136f0:	e016      	b.n	8013720 <USB_EPStartXfer+0x308>
 80136f2:	bf00      	nop
 80136f4:	e007ffff 	.word	0xe007ffff
 80136f8:	fff80000 	.word	0xfff80000
 80136fc:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8013700:	69bb      	ldr	r3, [r7, #24]
 8013702:	015a      	lsls	r2, r3, #5
 8013704:	69fb      	ldr	r3, [r7, #28]
 8013706:	4413      	add	r3, r2
 8013708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801370c:	681b      	ldr	r3, [r3, #0]
 801370e:	69ba      	ldr	r2, [r7, #24]
 8013710:	0151      	lsls	r1, r2, #5
 8013712:	69fa      	ldr	r2, [r7, #28]
 8013714:	440a      	add	r2, r1
 8013716:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801371a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801371e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8013720:	68bb      	ldr	r3, [r7, #8]
 8013722:	68d9      	ldr	r1, [r3, #12]
 8013724:	68bb      	ldr	r3, [r7, #8]
 8013726:	781a      	ldrb	r2, [r3, #0]
 8013728:	68bb      	ldr	r3, [r7, #8]
 801372a:	691b      	ldr	r3, [r3, #16]
 801372c:	b298      	uxth	r0, r3
 801372e:	79fb      	ldrb	r3, [r7, #7]
 8013730:	9300      	str	r3, [sp, #0]
 8013732:	4603      	mov	r3, r0
 8013734:	68f8      	ldr	r0, [r7, #12]
 8013736:	f000 f9b9 	bl	8013aac <USB_WritePacket>
 801373a:	e102      	b.n	8013942 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801373c:	69bb      	ldr	r3, [r7, #24]
 801373e:	015a      	lsls	r2, r3, #5
 8013740:	69fb      	ldr	r3, [r7, #28]
 8013742:	4413      	add	r3, r2
 8013744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013748:	691a      	ldr	r2, [r3, #16]
 801374a:	69bb      	ldr	r3, [r7, #24]
 801374c:	0159      	lsls	r1, r3, #5
 801374e:	69fb      	ldr	r3, [r7, #28]
 8013750:	440b      	add	r3, r1
 8013752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013756:	4619      	mov	r1, r3
 8013758:	4b7c      	ldr	r3, [pc, #496]	; (801394c <USB_EPStartXfer+0x534>)
 801375a:	4013      	ands	r3, r2
 801375c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801375e:	69bb      	ldr	r3, [r7, #24]
 8013760:	015a      	lsls	r2, r3, #5
 8013762:	69fb      	ldr	r3, [r7, #28]
 8013764:	4413      	add	r3, r2
 8013766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801376a:	691a      	ldr	r2, [r3, #16]
 801376c:	69bb      	ldr	r3, [r7, #24]
 801376e:	0159      	lsls	r1, r3, #5
 8013770:	69fb      	ldr	r3, [r7, #28]
 8013772:	440b      	add	r3, r1
 8013774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013778:	4619      	mov	r1, r3
 801377a:	4b75      	ldr	r3, [pc, #468]	; (8013950 <USB_EPStartXfer+0x538>)
 801377c:	4013      	ands	r3, r2
 801377e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8013780:	69bb      	ldr	r3, [r7, #24]
 8013782:	2b00      	cmp	r3, #0
 8013784:	d12f      	bne.n	80137e6 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8013786:	68bb      	ldr	r3, [r7, #8]
 8013788:	691b      	ldr	r3, [r3, #16]
 801378a:	2b00      	cmp	r3, #0
 801378c:	d003      	beq.n	8013796 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 801378e:	68bb      	ldr	r3, [r7, #8]
 8013790:	689a      	ldr	r2, [r3, #8]
 8013792:	68bb      	ldr	r3, [r7, #8]
 8013794:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8013796:	68bb      	ldr	r3, [r7, #8]
 8013798:	689a      	ldr	r2, [r3, #8]
 801379a:	68bb      	ldr	r3, [r7, #8]
 801379c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801379e:	69bb      	ldr	r3, [r7, #24]
 80137a0:	015a      	lsls	r2, r3, #5
 80137a2:	69fb      	ldr	r3, [r7, #28]
 80137a4:	4413      	add	r3, r2
 80137a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137aa:	691a      	ldr	r2, [r3, #16]
 80137ac:	68bb      	ldr	r3, [r7, #8]
 80137ae:	6a1b      	ldr	r3, [r3, #32]
 80137b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80137b4:	69b9      	ldr	r1, [r7, #24]
 80137b6:	0148      	lsls	r0, r1, #5
 80137b8:	69f9      	ldr	r1, [r7, #28]
 80137ba:	4401      	add	r1, r0
 80137bc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80137c0:	4313      	orrs	r3, r2
 80137c2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80137c4:	69bb      	ldr	r3, [r7, #24]
 80137c6:	015a      	lsls	r2, r3, #5
 80137c8:	69fb      	ldr	r3, [r7, #28]
 80137ca:	4413      	add	r3, r2
 80137cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137d0:	691b      	ldr	r3, [r3, #16]
 80137d2:	69ba      	ldr	r2, [r7, #24]
 80137d4:	0151      	lsls	r1, r2, #5
 80137d6:	69fa      	ldr	r2, [r7, #28]
 80137d8:	440a      	add	r2, r1
 80137da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80137e2:	6113      	str	r3, [r2, #16]
 80137e4:	e05f      	b.n	80138a6 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80137e6:	68bb      	ldr	r3, [r7, #8]
 80137e8:	691b      	ldr	r3, [r3, #16]
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d123      	bne.n	8013836 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80137ee:	69bb      	ldr	r3, [r7, #24]
 80137f0:	015a      	lsls	r2, r3, #5
 80137f2:	69fb      	ldr	r3, [r7, #28]
 80137f4:	4413      	add	r3, r2
 80137f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137fa:	691a      	ldr	r2, [r3, #16]
 80137fc:	68bb      	ldr	r3, [r7, #8]
 80137fe:	689b      	ldr	r3, [r3, #8]
 8013800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013804:	69b9      	ldr	r1, [r7, #24]
 8013806:	0148      	lsls	r0, r1, #5
 8013808:	69f9      	ldr	r1, [r7, #28]
 801380a:	4401      	add	r1, r0
 801380c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8013810:	4313      	orrs	r3, r2
 8013812:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013814:	69bb      	ldr	r3, [r7, #24]
 8013816:	015a      	lsls	r2, r3, #5
 8013818:	69fb      	ldr	r3, [r7, #28]
 801381a:	4413      	add	r3, r2
 801381c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013820:	691b      	ldr	r3, [r3, #16]
 8013822:	69ba      	ldr	r2, [r7, #24]
 8013824:	0151      	lsls	r1, r2, #5
 8013826:	69fa      	ldr	r2, [r7, #28]
 8013828:	440a      	add	r2, r1
 801382a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801382e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013832:	6113      	str	r3, [r2, #16]
 8013834:	e037      	b.n	80138a6 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8013836:	68bb      	ldr	r3, [r7, #8]
 8013838:	691a      	ldr	r2, [r3, #16]
 801383a:	68bb      	ldr	r3, [r7, #8]
 801383c:	689b      	ldr	r3, [r3, #8]
 801383e:	4413      	add	r3, r2
 8013840:	1e5a      	subs	r2, r3, #1
 8013842:	68bb      	ldr	r3, [r7, #8]
 8013844:	689b      	ldr	r3, [r3, #8]
 8013846:	fbb2 f3f3 	udiv	r3, r2, r3
 801384a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 801384c:	68bb      	ldr	r3, [r7, #8]
 801384e:	689b      	ldr	r3, [r3, #8]
 8013850:	8afa      	ldrh	r2, [r7, #22]
 8013852:	fb03 f202 	mul.w	r2, r3, r2
 8013856:	68bb      	ldr	r3, [r7, #8]
 8013858:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801385a:	69bb      	ldr	r3, [r7, #24]
 801385c:	015a      	lsls	r2, r3, #5
 801385e:	69fb      	ldr	r3, [r7, #28]
 8013860:	4413      	add	r3, r2
 8013862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013866:	691a      	ldr	r2, [r3, #16]
 8013868:	8afb      	ldrh	r3, [r7, #22]
 801386a:	04d9      	lsls	r1, r3, #19
 801386c:	4b39      	ldr	r3, [pc, #228]	; (8013954 <USB_EPStartXfer+0x53c>)
 801386e:	400b      	ands	r3, r1
 8013870:	69b9      	ldr	r1, [r7, #24]
 8013872:	0148      	lsls	r0, r1, #5
 8013874:	69f9      	ldr	r1, [r7, #28]
 8013876:	4401      	add	r1, r0
 8013878:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801387c:	4313      	orrs	r3, r2
 801387e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8013880:	69bb      	ldr	r3, [r7, #24]
 8013882:	015a      	lsls	r2, r3, #5
 8013884:	69fb      	ldr	r3, [r7, #28]
 8013886:	4413      	add	r3, r2
 8013888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801388c:	691a      	ldr	r2, [r3, #16]
 801388e:	68bb      	ldr	r3, [r7, #8]
 8013890:	6a1b      	ldr	r3, [r3, #32]
 8013892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013896:	69b9      	ldr	r1, [r7, #24]
 8013898:	0148      	lsls	r0, r1, #5
 801389a:	69f9      	ldr	r1, [r7, #28]
 801389c:	4401      	add	r1, r0
 801389e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80138a2:	4313      	orrs	r3, r2
 80138a4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80138a6:	79fb      	ldrb	r3, [r7, #7]
 80138a8:	2b01      	cmp	r3, #1
 80138aa:	d10d      	bne.n	80138c8 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80138ac:	68bb      	ldr	r3, [r7, #8]
 80138ae:	68db      	ldr	r3, [r3, #12]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d009      	beq.n	80138c8 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80138b4:	68bb      	ldr	r3, [r7, #8]
 80138b6:	68d9      	ldr	r1, [r3, #12]
 80138b8:	69bb      	ldr	r3, [r7, #24]
 80138ba:	015a      	lsls	r2, r3, #5
 80138bc:	69fb      	ldr	r3, [r7, #28]
 80138be:	4413      	add	r3, r2
 80138c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138c4:	460a      	mov	r2, r1
 80138c6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80138c8:	68bb      	ldr	r3, [r7, #8]
 80138ca:	791b      	ldrb	r3, [r3, #4]
 80138cc:	2b01      	cmp	r3, #1
 80138ce:	d128      	bne.n	8013922 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80138d0:	69fb      	ldr	r3, [r7, #28]
 80138d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80138d6:	689b      	ldr	r3, [r3, #8]
 80138d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d110      	bne.n	8013902 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80138e0:	69bb      	ldr	r3, [r7, #24]
 80138e2:	015a      	lsls	r2, r3, #5
 80138e4:	69fb      	ldr	r3, [r7, #28]
 80138e6:	4413      	add	r3, r2
 80138e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	69ba      	ldr	r2, [r7, #24]
 80138f0:	0151      	lsls	r1, r2, #5
 80138f2:	69fa      	ldr	r2, [r7, #28]
 80138f4:	440a      	add	r2, r1
 80138f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80138fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80138fe:	6013      	str	r3, [r2, #0]
 8013900:	e00f      	b.n	8013922 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8013902:	69bb      	ldr	r3, [r7, #24]
 8013904:	015a      	lsls	r2, r3, #5
 8013906:	69fb      	ldr	r3, [r7, #28]
 8013908:	4413      	add	r3, r2
 801390a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	69ba      	ldr	r2, [r7, #24]
 8013912:	0151      	lsls	r1, r2, #5
 8013914:	69fa      	ldr	r2, [r7, #28]
 8013916:	440a      	add	r2, r1
 8013918:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801391c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013920:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8013922:	69bb      	ldr	r3, [r7, #24]
 8013924:	015a      	lsls	r2, r3, #5
 8013926:	69fb      	ldr	r3, [r7, #28]
 8013928:	4413      	add	r3, r2
 801392a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	69ba      	ldr	r2, [r7, #24]
 8013932:	0151      	lsls	r1, r2, #5
 8013934:	69fa      	ldr	r2, [r7, #28]
 8013936:	440a      	add	r2, r1
 8013938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801393c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013940:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013942:	2300      	movs	r3, #0
}
 8013944:	4618      	mov	r0, r3
 8013946:	3720      	adds	r7, #32
 8013948:	46bd      	mov	sp, r7
 801394a:	bd80      	pop	{r7, pc}
 801394c:	fff80000 	.word	0xfff80000
 8013950:	e007ffff 	.word	0xe007ffff
 8013954:	1ff80000 	.word	0x1ff80000

08013958 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013958:	b480      	push	{r7}
 801395a:	b087      	sub	sp, #28
 801395c:	af00      	add	r7, sp, #0
 801395e:	6078      	str	r0, [r7, #4]
 8013960:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013962:	2300      	movs	r3, #0
 8013964:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8013966:	2300      	movs	r3, #0
 8013968:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801396e:	683b      	ldr	r3, [r7, #0]
 8013970:	785b      	ldrb	r3, [r3, #1]
 8013972:	2b01      	cmp	r3, #1
 8013974:	d14a      	bne.n	8013a0c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013976:	683b      	ldr	r3, [r7, #0]
 8013978:	781b      	ldrb	r3, [r3, #0]
 801397a:	015a      	lsls	r2, r3, #5
 801397c:	693b      	ldr	r3, [r7, #16]
 801397e:	4413      	add	r3, r2
 8013980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801398a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801398e:	f040 8086 	bne.w	8013a9e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8013992:	683b      	ldr	r3, [r7, #0]
 8013994:	781b      	ldrb	r3, [r3, #0]
 8013996:	015a      	lsls	r2, r3, #5
 8013998:	693b      	ldr	r3, [r7, #16]
 801399a:	4413      	add	r3, r2
 801399c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	683a      	ldr	r2, [r7, #0]
 80139a4:	7812      	ldrb	r2, [r2, #0]
 80139a6:	0151      	lsls	r1, r2, #5
 80139a8:	693a      	ldr	r2, [r7, #16]
 80139aa:	440a      	add	r2, r1
 80139ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80139b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80139b4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80139b6:	683b      	ldr	r3, [r7, #0]
 80139b8:	781b      	ldrb	r3, [r3, #0]
 80139ba:	015a      	lsls	r2, r3, #5
 80139bc:	693b      	ldr	r3, [r7, #16]
 80139be:	4413      	add	r3, r2
 80139c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	683a      	ldr	r2, [r7, #0]
 80139c8:	7812      	ldrb	r2, [r2, #0]
 80139ca:	0151      	lsls	r1, r2, #5
 80139cc:	693a      	ldr	r2, [r7, #16]
 80139ce:	440a      	add	r2, r1
 80139d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80139d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80139d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	3301      	adds	r3, #1
 80139de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80139e6:	4293      	cmp	r3, r2
 80139e8:	d902      	bls.n	80139f0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80139ea:	2301      	movs	r3, #1
 80139ec:	75fb      	strb	r3, [r7, #23]
          break;
 80139ee:	e056      	b.n	8013a9e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80139f0:	683b      	ldr	r3, [r7, #0]
 80139f2:	781b      	ldrb	r3, [r3, #0]
 80139f4:	015a      	lsls	r2, r3, #5
 80139f6:	693b      	ldr	r3, [r7, #16]
 80139f8:	4413      	add	r3, r2
 80139fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80139fe:	681b      	ldr	r3, [r3, #0]
 8013a00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a08:	d0e7      	beq.n	80139da <USB_EPStopXfer+0x82>
 8013a0a:	e048      	b.n	8013a9e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013a0c:	683b      	ldr	r3, [r7, #0]
 8013a0e:	781b      	ldrb	r3, [r3, #0]
 8013a10:	015a      	lsls	r2, r3, #5
 8013a12:	693b      	ldr	r3, [r7, #16]
 8013a14:	4413      	add	r3, r2
 8013a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a24:	d13b      	bne.n	8013a9e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8013a26:	683b      	ldr	r3, [r7, #0]
 8013a28:	781b      	ldrb	r3, [r3, #0]
 8013a2a:	015a      	lsls	r2, r3, #5
 8013a2c:	693b      	ldr	r3, [r7, #16]
 8013a2e:	4413      	add	r3, r2
 8013a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	683a      	ldr	r2, [r7, #0]
 8013a38:	7812      	ldrb	r2, [r2, #0]
 8013a3a:	0151      	lsls	r1, r2, #5
 8013a3c:	693a      	ldr	r2, [r7, #16]
 8013a3e:	440a      	add	r2, r1
 8013a40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013a44:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013a48:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8013a4a:	683b      	ldr	r3, [r7, #0]
 8013a4c:	781b      	ldrb	r3, [r3, #0]
 8013a4e:	015a      	lsls	r2, r3, #5
 8013a50:	693b      	ldr	r3, [r7, #16]
 8013a52:	4413      	add	r3, r2
 8013a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	683a      	ldr	r2, [r7, #0]
 8013a5c:	7812      	ldrb	r2, [r2, #0]
 8013a5e:	0151      	lsls	r1, r2, #5
 8013a60:	693a      	ldr	r2, [r7, #16]
 8013a62:	440a      	add	r2, r1
 8013a64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013a68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013a6c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	3301      	adds	r3, #1
 8013a72:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	f242 7210 	movw	r2, #10000	; 0x2710
 8013a7a:	4293      	cmp	r3, r2
 8013a7c:	d902      	bls.n	8013a84 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8013a7e:	2301      	movs	r3, #1
 8013a80:	75fb      	strb	r3, [r7, #23]
          break;
 8013a82:	e00c      	b.n	8013a9e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8013a84:	683b      	ldr	r3, [r7, #0]
 8013a86:	781b      	ldrb	r3, [r3, #0]
 8013a88:	015a      	lsls	r2, r3, #5
 8013a8a:	693b      	ldr	r3, [r7, #16]
 8013a8c:	4413      	add	r3, r2
 8013a8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a9c:	d0e7      	beq.n	8013a6e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8013a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013aa0:	4618      	mov	r0, r3
 8013aa2:	371c      	adds	r7, #28
 8013aa4:	46bd      	mov	sp, r7
 8013aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aaa:	4770      	bx	lr

08013aac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8013aac:	b480      	push	{r7}
 8013aae:	b089      	sub	sp, #36	; 0x24
 8013ab0:	af00      	add	r7, sp, #0
 8013ab2:	60f8      	str	r0, [r7, #12]
 8013ab4:	60b9      	str	r1, [r7, #8]
 8013ab6:	4611      	mov	r1, r2
 8013ab8:	461a      	mov	r2, r3
 8013aba:	460b      	mov	r3, r1
 8013abc:	71fb      	strb	r3, [r7, #7]
 8013abe:	4613      	mov	r3, r2
 8013ac0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8013ac6:	68bb      	ldr	r3, [r7, #8]
 8013ac8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8013aca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d123      	bne.n	8013b1a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8013ad2:	88bb      	ldrh	r3, [r7, #4]
 8013ad4:	3303      	adds	r3, #3
 8013ad6:	089b      	lsrs	r3, r3, #2
 8013ad8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8013ada:	2300      	movs	r3, #0
 8013adc:	61bb      	str	r3, [r7, #24]
 8013ade:	e018      	b.n	8013b12 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013ae0:	79fb      	ldrb	r3, [r7, #7]
 8013ae2:	031a      	lsls	r2, r3, #12
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	4413      	add	r3, r2
 8013ae8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013aec:	461a      	mov	r2, r3
 8013aee:	69fb      	ldr	r3, [r7, #28]
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8013af4:	69fb      	ldr	r3, [r7, #28]
 8013af6:	3301      	adds	r3, #1
 8013af8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013afa:	69fb      	ldr	r3, [r7, #28]
 8013afc:	3301      	adds	r3, #1
 8013afe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b00:	69fb      	ldr	r3, [r7, #28]
 8013b02:	3301      	adds	r3, #1
 8013b04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b06:	69fb      	ldr	r3, [r7, #28]
 8013b08:	3301      	adds	r3, #1
 8013b0a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8013b0c:	69bb      	ldr	r3, [r7, #24]
 8013b0e:	3301      	adds	r3, #1
 8013b10:	61bb      	str	r3, [r7, #24]
 8013b12:	69ba      	ldr	r2, [r7, #24]
 8013b14:	693b      	ldr	r3, [r7, #16]
 8013b16:	429a      	cmp	r2, r3
 8013b18:	d3e2      	bcc.n	8013ae0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8013b1a:	2300      	movs	r3, #0
}
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	3724      	adds	r7, #36	; 0x24
 8013b20:	46bd      	mov	sp, r7
 8013b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b26:	4770      	bx	lr

08013b28 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8013b28:	b480      	push	{r7}
 8013b2a:	b08b      	sub	sp, #44	; 0x2c
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	60f8      	str	r0, [r7, #12]
 8013b30:	60b9      	str	r1, [r7, #8]
 8013b32:	4613      	mov	r3, r2
 8013b34:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8013b3a:	68bb      	ldr	r3, [r7, #8]
 8013b3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8013b3e:	88fb      	ldrh	r3, [r7, #6]
 8013b40:	089b      	lsrs	r3, r3, #2
 8013b42:	b29b      	uxth	r3, r3
 8013b44:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8013b46:	88fb      	ldrh	r3, [r7, #6]
 8013b48:	f003 0303 	and.w	r3, r3, #3
 8013b4c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013b4e:	2300      	movs	r3, #0
 8013b50:	623b      	str	r3, [r7, #32]
 8013b52:	e014      	b.n	8013b7e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013b54:	69bb      	ldr	r3, [r7, #24]
 8013b56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013b5a:	681a      	ldr	r2, [r3, #0]
 8013b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b5e:	601a      	str	r2, [r3, #0]
    pDest++;
 8013b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b62:	3301      	adds	r3, #1
 8013b64:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b68:	3301      	adds	r3, #1
 8013b6a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b6e:	3301      	adds	r3, #1
 8013b70:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b74:	3301      	adds	r3, #1
 8013b76:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8013b78:	6a3b      	ldr	r3, [r7, #32]
 8013b7a:	3301      	adds	r3, #1
 8013b7c:	623b      	str	r3, [r7, #32]
 8013b7e:	6a3a      	ldr	r2, [r7, #32]
 8013b80:	697b      	ldr	r3, [r7, #20]
 8013b82:	429a      	cmp	r2, r3
 8013b84:	d3e6      	bcc.n	8013b54 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8013b86:	8bfb      	ldrh	r3, [r7, #30]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d01e      	beq.n	8013bca <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8013b8c:	2300      	movs	r3, #0
 8013b8e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013b90:	69bb      	ldr	r3, [r7, #24]
 8013b92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013b96:	461a      	mov	r2, r3
 8013b98:	f107 0310 	add.w	r3, r7, #16
 8013b9c:	6812      	ldr	r2, [r2, #0]
 8013b9e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013ba0:	693a      	ldr	r2, [r7, #16]
 8013ba2:	6a3b      	ldr	r3, [r7, #32]
 8013ba4:	b2db      	uxtb	r3, r3
 8013ba6:	00db      	lsls	r3, r3, #3
 8013ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8013bac:	b2da      	uxtb	r2, r3
 8013bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bb0:	701a      	strb	r2, [r3, #0]
      i++;
 8013bb2:	6a3b      	ldr	r3, [r7, #32]
 8013bb4:	3301      	adds	r3, #1
 8013bb6:	623b      	str	r3, [r7, #32]
      pDest++;
 8013bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bba:	3301      	adds	r3, #1
 8013bbc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8013bbe:	8bfb      	ldrh	r3, [r7, #30]
 8013bc0:	3b01      	subs	r3, #1
 8013bc2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8013bc4:	8bfb      	ldrh	r3, [r7, #30]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d1ea      	bne.n	8013ba0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8013bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013bcc:	4618      	mov	r0, r3
 8013bce:	372c      	adds	r7, #44	; 0x2c
 8013bd0:	46bd      	mov	sp, r7
 8013bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bd6:	4770      	bx	lr

08013bd8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013bd8:	b480      	push	{r7}
 8013bda:	b085      	sub	sp, #20
 8013bdc:	af00      	add	r7, sp, #0
 8013bde:	6078      	str	r0, [r7, #4]
 8013be0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013be6:	683b      	ldr	r3, [r7, #0]
 8013be8:	781b      	ldrb	r3, [r3, #0]
 8013bea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013bec:	683b      	ldr	r3, [r7, #0]
 8013bee:	785b      	ldrb	r3, [r3, #1]
 8013bf0:	2b01      	cmp	r3, #1
 8013bf2:	d12c      	bne.n	8013c4e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013bf4:	68bb      	ldr	r3, [r7, #8]
 8013bf6:	015a      	lsls	r2, r3, #5
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	4413      	add	r3, r2
 8013bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	db12      	blt.n	8013c2c <USB_EPSetStall+0x54>
 8013c06:	68bb      	ldr	r3, [r7, #8]
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d00f      	beq.n	8013c2c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8013c0c:	68bb      	ldr	r3, [r7, #8]
 8013c0e:	015a      	lsls	r2, r3, #5
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	4413      	add	r3, r2
 8013c14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	68ba      	ldr	r2, [r7, #8]
 8013c1c:	0151      	lsls	r1, r2, #5
 8013c1e:	68fa      	ldr	r2, [r7, #12]
 8013c20:	440a      	add	r2, r1
 8013c22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013c26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013c2a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8013c2c:	68bb      	ldr	r3, [r7, #8]
 8013c2e:	015a      	lsls	r2, r3, #5
 8013c30:	68fb      	ldr	r3, [r7, #12]
 8013c32:	4413      	add	r3, r2
 8013c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	68ba      	ldr	r2, [r7, #8]
 8013c3c:	0151      	lsls	r1, r2, #5
 8013c3e:	68fa      	ldr	r2, [r7, #12]
 8013c40:	440a      	add	r2, r1
 8013c42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013c46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013c4a:	6013      	str	r3, [r2, #0]
 8013c4c:	e02b      	b.n	8013ca6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013c4e:	68bb      	ldr	r3, [r7, #8]
 8013c50:	015a      	lsls	r2, r3, #5
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	4413      	add	r3, r2
 8013c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	db12      	blt.n	8013c86 <USB_EPSetStall+0xae>
 8013c60:	68bb      	ldr	r3, [r7, #8]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d00f      	beq.n	8013c86 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8013c66:	68bb      	ldr	r3, [r7, #8]
 8013c68:	015a      	lsls	r2, r3, #5
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	4413      	add	r3, r2
 8013c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	68ba      	ldr	r2, [r7, #8]
 8013c76:	0151      	lsls	r1, r2, #5
 8013c78:	68fa      	ldr	r2, [r7, #12]
 8013c7a:	440a      	add	r2, r1
 8013c7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013c80:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013c84:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8013c86:	68bb      	ldr	r3, [r7, #8]
 8013c88:	015a      	lsls	r2, r3, #5
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	4413      	add	r3, r2
 8013c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c92:	681b      	ldr	r3, [r3, #0]
 8013c94:	68ba      	ldr	r2, [r7, #8]
 8013c96:	0151      	lsls	r1, r2, #5
 8013c98:	68fa      	ldr	r2, [r7, #12]
 8013c9a:	440a      	add	r2, r1
 8013c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013ca0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013ca4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013ca6:	2300      	movs	r3, #0
}
 8013ca8:	4618      	mov	r0, r3
 8013caa:	3714      	adds	r7, #20
 8013cac:	46bd      	mov	sp, r7
 8013cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cb2:	4770      	bx	lr

08013cb4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013cb4:	b480      	push	{r7}
 8013cb6:	b085      	sub	sp, #20
 8013cb8:	af00      	add	r7, sp, #0
 8013cba:	6078      	str	r0, [r7, #4]
 8013cbc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013cc2:	683b      	ldr	r3, [r7, #0]
 8013cc4:	781b      	ldrb	r3, [r3, #0]
 8013cc6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013cc8:	683b      	ldr	r3, [r7, #0]
 8013cca:	785b      	ldrb	r3, [r3, #1]
 8013ccc:	2b01      	cmp	r3, #1
 8013cce:	d128      	bne.n	8013d22 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013cd0:	68bb      	ldr	r3, [r7, #8]
 8013cd2:	015a      	lsls	r2, r3, #5
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	4413      	add	r3, r2
 8013cd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	68ba      	ldr	r2, [r7, #8]
 8013ce0:	0151      	lsls	r1, r2, #5
 8013ce2:	68fa      	ldr	r2, [r7, #12]
 8013ce4:	440a      	add	r2, r1
 8013ce6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013cea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013cee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013cf0:	683b      	ldr	r3, [r7, #0]
 8013cf2:	791b      	ldrb	r3, [r3, #4]
 8013cf4:	2b03      	cmp	r3, #3
 8013cf6:	d003      	beq.n	8013d00 <USB_EPClearStall+0x4c>
 8013cf8:	683b      	ldr	r3, [r7, #0]
 8013cfa:	791b      	ldrb	r3, [r3, #4]
 8013cfc:	2b02      	cmp	r3, #2
 8013cfe:	d138      	bne.n	8013d72 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013d00:	68bb      	ldr	r3, [r7, #8]
 8013d02:	015a      	lsls	r2, r3, #5
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	4413      	add	r3, r2
 8013d08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	68ba      	ldr	r2, [r7, #8]
 8013d10:	0151      	lsls	r1, r2, #5
 8013d12:	68fa      	ldr	r2, [r7, #12]
 8013d14:	440a      	add	r2, r1
 8013d16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013d1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013d1e:	6013      	str	r3, [r2, #0]
 8013d20:	e027      	b.n	8013d72 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8013d22:	68bb      	ldr	r3, [r7, #8]
 8013d24:	015a      	lsls	r2, r3, #5
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	4413      	add	r3, r2
 8013d2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d2e:	681b      	ldr	r3, [r3, #0]
 8013d30:	68ba      	ldr	r2, [r7, #8]
 8013d32:	0151      	lsls	r1, r2, #5
 8013d34:	68fa      	ldr	r2, [r7, #12]
 8013d36:	440a      	add	r2, r1
 8013d38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013d3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013d40:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013d42:	683b      	ldr	r3, [r7, #0]
 8013d44:	791b      	ldrb	r3, [r3, #4]
 8013d46:	2b03      	cmp	r3, #3
 8013d48:	d003      	beq.n	8013d52 <USB_EPClearStall+0x9e>
 8013d4a:	683b      	ldr	r3, [r7, #0]
 8013d4c:	791b      	ldrb	r3, [r3, #4]
 8013d4e:	2b02      	cmp	r3, #2
 8013d50:	d10f      	bne.n	8013d72 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013d52:	68bb      	ldr	r3, [r7, #8]
 8013d54:	015a      	lsls	r2, r3, #5
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	4413      	add	r3, r2
 8013d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	68ba      	ldr	r2, [r7, #8]
 8013d62:	0151      	lsls	r1, r2, #5
 8013d64:	68fa      	ldr	r2, [r7, #12]
 8013d66:	440a      	add	r2, r1
 8013d68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013d70:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8013d72:	2300      	movs	r3, #0
}
 8013d74:	4618      	mov	r0, r3
 8013d76:	3714      	adds	r7, #20
 8013d78:	46bd      	mov	sp, r7
 8013d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d7e:	4770      	bx	lr

08013d80 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8013d80:	b480      	push	{r7}
 8013d82:	b085      	sub	sp, #20
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
 8013d88:	460b      	mov	r3, r1
 8013d8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d96:	681b      	ldr	r3, [r3, #0]
 8013d98:	68fa      	ldr	r2, [r7, #12]
 8013d9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013d9e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8013da2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013daa:	681a      	ldr	r2, [r3, #0]
 8013dac:	78fb      	ldrb	r3, [r7, #3]
 8013dae:	011b      	lsls	r3, r3, #4
 8013db0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8013db4:	68f9      	ldr	r1, [r7, #12]
 8013db6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013dba:	4313      	orrs	r3, r2
 8013dbc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8013dbe:	2300      	movs	r3, #0
}
 8013dc0:	4618      	mov	r0, r3
 8013dc2:	3714      	adds	r7, #20
 8013dc4:	46bd      	mov	sp, r7
 8013dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dca:	4770      	bx	lr

08013dcc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013dcc:	b480      	push	{r7}
 8013dce:	b085      	sub	sp, #20
 8013dd0:	af00      	add	r7, sp, #0
 8013dd2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	68fa      	ldr	r2, [r7, #12]
 8013de2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013de6:	f023 0303 	bic.w	r3, r3, #3
 8013dea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8013dec:	68fb      	ldr	r3, [r7, #12]
 8013dee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013df2:	685b      	ldr	r3, [r3, #4]
 8013df4:	68fa      	ldr	r2, [r7, #12]
 8013df6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013dfa:	f023 0302 	bic.w	r3, r3, #2
 8013dfe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013e00:	2300      	movs	r3, #0
}
 8013e02:	4618      	mov	r0, r3
 8013e04:	3714      	adds	r7, #20
 8013e06:	46bd      	mov	sp, r7
 8013e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e0c:	4770      	bx	lr

08013e0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013e0e:	b480      	push	{r7}
 8013e10:	b085      	sub	sp, #20
 8013e12:	af00      	add	r7, sp, #0
 8013e14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013e1a:	68fb      	ldr	r3, [r7, #12]
 8013e1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	68fa      	ldr	r2, [r7, #12]
 8013e24:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013e28:	f023 0303 	bic.w	r3, r3, #3
 8013e2c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e34:	685b      	ldr	r3, [r3, #4]
 8013e36:	68fa      	ldr	r2, [r7, #12]
 8013e38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013e3c:	f043 0302 	orr.w	r3, r3, #2
 8013e40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013e42:	2300      	movs	r3, #0
}
 8013e44:	4618      	mov	r0, r3
 8013e46:	3714      	adds	r7, #20
 8013e48:	46bd      	mov	sp, r7
 8013e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4e:	4770      	bx	lr

08013e50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8013e50:	b480      	push	{r7}
 8013e52:	b085      	sub	sp, #20
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	695b      	ldr	r3, [r3, #20]
 8013e5c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	699b      	ldr	r3, [r3, #24]
 8013e62:	68fa      	ldr	r2, [r7, #12]
 8013e64:	4013      	ands	r3, r2
 8013e66:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8013e68:	68fb      	ldr	r3, [r7, #12]
}
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	3714      	adds	r7, #20
 8013e6e:	46bd      	mov	sp, r7
 8013e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e74:	4770      	bx	lr

08013e76 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013e76:	b480      	push	{r7}
 8013e78:	b085      	sub	sp, #20
 8013e7a:	af00      	add	r7, sp, #0
 8013e7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e88:	699b      	ldr	r3, [r3, #24]
 8013e8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e92:	69db      	ldr	r3, [r3, #28]
 8013e94:	68ba      	ldr	r2, [r7, #8]
 8013e96:	4013      	ands	r3, r2
 8013e98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8013e9a:	68bb      	ldr	r3, [r7, #8]
 8013e9c:	0c1b      	lsrs	r3, r3, #16
}
 8013e9e:	4618      	mov	r0, r3
 8013ea0:	3714      	adds	r7, #20
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea8:	4770      	bx	lr

08013eaa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013eaa:	b480      	push	{r7}
 8013eac:	b085      	sub	sp, #20
 8013eae:	af00      	add	r7, sp, #0
 8013eb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ebc:	699b      	ldr	r3, [r3, #24]
 8013ebe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ec6:	69db      	ldr	r3, [r3, #28]
 8013ec8:	68ba      	ldr	r2, [r7, #8]
 8013eca:	4013      	ands	r3, r2
 8013ecc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8013ece:	68bb      	ldr	r3, [r7, #8]
 8013ed0:	b29b      	uxth	r3, r3
}
 8013ed2:	4618      	mov	r0, r3
 8013ed4:	3714      	adds	r7, #20
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013edc:	4770      	bx	lr

08013ede <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013ede:	b480      	push	{r7}
 8013ee0:	b085      	sub	sp, #20
 8013ee2:	af00      	add	r7, sp, #0
 8013ee4:	6078      	str	r0, [r7, #4]
 8013ee6:	460b      	mov	r3, r1
 8013ee8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8013eee:	78fb      	ldrb	r3, [r7, #3]
 8013ef0:	015a      	lsls	r2, r3, #5
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	4413      	add	r3, r2
 8013ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013efa:	689b      	ldr	r3, [r3, #8]
 8013efc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f04:	695b      	ldr	r3, [r3, #20]
 8013f06:	68ba      	ldr	r2, [r7, #8]
 8013f08:	4013      	ands	r3, r2
 8013f0a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013f0c:	68bb      	ldr	r3, [r7, #8]
}
 8013f0e:	4618      	mov	r0, r3
 8013f10:	3714      	adds	r7, #20
 8013f12:	46bd      	mov	sp, r7
 8013f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f18:	4770      	bx	lr

08013f1a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013f1a:	b480      	push	{r7}
 8013f1c:	b087      	sub	sp, #28
 8013f1e:	af00      	add	r7, sp, #0
 8013f20:	6078      	str	r0, [r7, #4]
 8013f22:	460b      	mov	r3, r1
 8013f24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8013f2a:	697b      	ldr	r3, [r7, #20]
 8013f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f30:	691b      	ldr	r3, [r3, #16]
 8013f32:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8013f34:	697b      	ldr	r3, [r7, #20]
 8013f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f3c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8013f3e:	78fb      	ldrb	r3, [r7, #3]
 8013f40:	f003 030f 	and.w	r3, r3, #15
 8013f44:	68fa      	ldr	r2, [r7, #12]
 8013f46:	fa22 f303 	lsr.w	r3, r2, r3
 8013f4a:	01db      	lsls	r3, r3, #7
 8013f4c:	b2db      	uxtb	r3, r3
 8013f4e:	693a      	ldr	r2, [r7, #16]
 8013f50:	4313      	orrs	r3, r2
 8013f52:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8013f54:	78fb      	ldrb	r3, [r7, #3]
 8013f56:	015a      	lsls	r2, r3, #5
 8013f58:	697b      	ldr	r3, [r7, #20]
 8013f5a:	4413      	add	r3, r2
 8013f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013f60:	689b      	ldr	r3, [r3, #8]
 8013f62:	693a      	ldr	r2, [r7, #16]
 8013f64:	4013      	ands	r3, r2
 8013f66:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013f68:	68bb      	ldr	r3, [r7, #8]
}
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	371c      	adds	r7, #28
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f74:	4770      	bx	lr

08013f76 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8013f76:	b480      	push	{r7}
 8013f78:	b083      	sub	sp, #12
 8013f7a:	af00      	add	r7, sp, #0
 8013f7c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	695b      	ldr	r3, [r3, #20]
 8013f82:	f003 0301 	and.w	r3, r3, #1
}
 8013f86:	4618      	mov	r0, r3
 8013f88:	370c      	adds	r7, #12
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f90:	4770      	bx	lr
	...

08013f94 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8013f94:	b480      	push	{r7}
 8013f96:	b085      	sub	sp, #20
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013fa6:	681a      	ldr	r2, [r3, #0]
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013fae:	4619      	mov	r1, r3
 8013fb0:	4b09      	ldr	r3, [pc, #36]	; (8013fd8 <USB_ActivateSetup+0x44>)
 8013fb2:	4013      	ands	r3, r2
 8013fb4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013fbc:	685b      	ldr	r3, [r3, #4]
 8013fbe:	68fa      	ldr	r2, [r7, #12]
 8013fc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013fc8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013fca:	2300      	movs	r3, #0
}
 8013fcc:	4618      	mov	r0, r3
 8013fce:	3714      	adds	r7, #20
 8013fd0:	46bd      	mov	sp, r7
 8013fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd6:	4770      	bx	lr
 8013fd8:	fffff800 	.word	0xfffff800

08013fdc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8013fdc:	b480      	push	{r7}
 8013fde:	b087      	sub	sp, #28
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	60f8      	str	r0, [r7, #12]
 8013fe4:	460b      	mov	r3, r1
 8013fe6:	607a      	str	r2, [r7, #4]
 8013fe8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	333c      	adds	r3, #60	; 0x3c
 8013ff2:	3304      	adds	r3, #4
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8013ff8:	693b      	ldr	r3, [r7, #16]
 8013ffa:	4a26      	ldr	r2, [pc, #152]	; (8014094 <USB_EP0_OutStart+0xb8>)
 8013ffc:	4293      	cmp	r3, r2
 8013ffe:	d90a      	bls.n	8014016 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014000:	697b      	ldr	r3, [r7, #20]
 8014002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801400c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014010:	d101      	bne.n	8014016 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8014012:	2300      	movs	r3, #0
 8014014:	e037      	b.n	8014086 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014016:	697b      	ldr	r3, [r7, #20]
 8014018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801401c:	461a      	mov	r2, r3
 801401e:	2300      	movs	r3, #0
 8014020:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014022:	697b      	ldr	r3, [r7, #20]
 8014024:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014028:	691b      	ldr	r3, [r3, #16]
 801402a:	697a      	ldr	r2, [r7, #20]
 801402c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014030:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014034:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014036:	697b      	ldr	r3, [r7, #20]
 8014038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801403c:	691b      	ldr	r3, [r3, #16]
 801403e:	697a      	ldr	r2, [r7, #20]
 8014040:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014044:	f043 0318 	orr.w	r3, r3, #24
 8014048:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801404a:	697b      	ldr	r3, [r7, #20]
 801404c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014050:	691b      	ldr	r3, [r3, #16]
 8014052:	697a      	ldr	r2, [r7, #20]
 8014054:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014058:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801405c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801405e:	7afb      	ldrb	r3, [r7, #11]
 8014060:	2b01      	cmp	r3, #1
 8014062:	d10f      	bne.n	8014084 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801406a:	461a      	mov	r2, r3
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8014070:	697b      	ldr	r3, [r7, #20]
 8014072:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	697a      	ldr	r2, [r7, #20]
 801407a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801407e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8014082:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014084:	2300      	movs	r3, #0
}
 8014086:	4618      	mov	r0, r3
 8014088:	371c      	adds	r7, #28
 801408a:	46bd      	mov	sp, r7
 801408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014090:	4770      	bx	lr
 8014092:	bf00      	nop
 8014094:	4f54300a 	.word	0x4f54300a

08014098 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014098:	b480      	push	{r7}
 801409a:	b085      	sub	sp, #20
 801409c:	af00      	add	r7, sp, #0
 801409e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80140a0:	2300      	movs	r3, #0
 80140a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	3301      	adds	r3, #1
 80140a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80140aa:	68fb      	ldr	r3, [r7, #12]
 80140ac:	4a13      	ldr	r2, [pc, #76]	; (80140fc <USB_CoreReset+0x64>)
 80140ae:	4293      	cmp	r3, r2
 80140b0:	d901      	bls.n	80140b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80140b2:	2303      	movs	r3, #3
 80140b4:	e01b      	b.n	80140ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	691b      	ldr	r3, [r3, #16]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	daf2      	bge.n	80140a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80140be:	2300      	movs	r3, #0
 80140c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	691b      	ldr	r3, [r3, #16]
 80140c6:	f043 0201 	orr.w	r2, r3, #1
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	3301      	adds	r3, #1
 80140d2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	4a09      	ldr	r2, [pc, #36]	; (80140fc <USB_CoreReset+0x64>)
 80140d8:	4293      	cmp	r3, r2
 80140da:	d901      	bls.n	80140e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80140dc:	2303      	movs	r3, #3
 80140de:	e006      	b.n	80140ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	691b      	ldr	r3, [r3, #16]
 80140e4:	f003 0301 	and.w	r3, r3, #1
 80140e8:	2b01      	cmp	r3, #1
 80140ea:	d0f0      	beq.n	80140ce <USB_CoreReset+0x36>

  return HAL_OK;
 80140ec:	2300      	movs	r3, #0
}
 80140ee:	4618      	mov	r0, r3
 80140f0:	3714      	adds	r7, #20
 80140f2:	46bd      	mov	sp, r7
 80140f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f8:	4770      	bx	lr
 80140fa:	bf00      	nop
 80140fc:	00030d40 	.word	0x00030d40

08014100 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8014100:	b580      	push	{r7, lr}
 8014102:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8014104:	4904      	ldr	r1, [pc, #16]	; (8014118 <MX_FATFS_Init+0x18>)
 8014106:	4805      	ldr	r0, [pc, #20]	; (801411c <MX_FATFS_Init+0x1c>)
 8014108:	f002 fa56 	bl	80165b8 <FATFS_LinkDriver>
 801410c:	4603      	mov	r3, r0
 801410e:	461a      	mov	r2, r3
 8014110:	4b03      	ldr	r3, [pc, #12]	; (8014120 <MX_FATFS_Init+0x20>)
 8014112:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8014114:	bf00      	nop
 8014116:	bd80      	pop	{r7, pc}
 8014118:	240015d8 	.word	0x240015d8
 801411c:	08018554 	.word	0x08018554
 8014120:	240015d4 	.word	0x240015d4

08014124 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8014124:	b580      	push	{r7, lr}
 8014126:	b082      	sub	sp, #8
 8014128:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801412a:	2300      	movs	r3, #0
 801412c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801412e:	f000 f885 	bl	801423c <BSP_SD_IsDetected>
 8014132:	4603      	mov	r3, r0
 8014134:	2b01      	cmp	r3, #1
 8014136:	d001      	beq.n	801413c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8014138:	2302      	movs	r3, #2
 801413a:	e012      	b.n	8014162 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 801413c:	480b      	ldr	r0, [pc, #44]	; (801416c <BSP_SD_Init+0x48>)
 801413e:	f7f8 ff41 	bl	800cfc4 <HAL_SD_Init>
 8014142:	4603      	mov	r3, r0
 8014144:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8014146:	79fb      	ldrb	r3, [r7, #7]
 8014148:	2b00      	cmp	r3, #0
 801414a:	d109      	bne.n	8014160 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 801414c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014150:	4806      	ldr	r0, [pc, #24]	; (801416c <BSP_SD_Init+0x48>)
 8014152:	f7f9 fdf7 	bl	800dd44 <HAL_SD_ConfigWideBusOperation>
 8014156:	4603      	mov	r3, r0
 8014158:	2b00      	cmp	r3, #0
 801415a:	d001      	beq.n	8014160 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 801415c:	2301      	movs	r3, #1
 801415e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8014160:	79fb      	ldrb	r3, [r7, #7]
}
 8014162:	4618      	mov	r0, r3
 8014164:	3708      	adds	r7, #8
 8014166:	46bd      	mov	sp, r7
 8014168:	bd80      	pop	{r7, pc}
 801416a:	bf00      	nop
 801416c:	24000ebc 	.word	0x24000ebc

08014170 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8014170:	b580      	push	{r7, lr}
 8014172:	b086      	sub	sp, #24
 8014174:	af00      	add	r7, sp, #0
 8014176:	60f8      	str	r0, [r7, #12]
 8014178:	60b9      	str	r1, [r7, #8]
 801417a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801417c:	2300      	movs	r3, #0
 801417e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	68ba      	ldr	r2, [r7, #8]
 8014184:	68f9      	ldr	r1, [r7, #12]
 8014186:	4806      	ldr	r0, [pc, #24]	; (80141a0 <BSP_SD_ReadBlocks_DMA+0x30>)
 8014188:	f7f9 f83c 	bl	800d204 <HAL_SD_ReadBlocks_DMA>
 801418c:	4603      	mov	r3, r0
 801418e:	2b00      	cmp	r3, #0
 8014190:	d001      	beq.n	8014196 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8014192:	2301      	movs	r3, #1
 8014194:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8014196:	7dfb      	ldrb	r3, [r7, #23]
}
 8014198:	4618      	mov	r0, r3
 801419a:	3718      	adds	r7, #24
 801419c:	46bd      	mov	sp, r7
 801419e:	bd80      	pop	{r7, pc}
 80141a0:	24000ebc 	.word	0x24000ebc

080141a4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b086      	sub	sp, #24
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	60f8      	str	r0, [r7, #12]
 80141ac:	60b9      	str	r1, [r7, #8]
 80141ae:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80141b0:	2300      	movs	r3, #0
 80141b2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	68ba      	ldr	r2, [r7, #8]
 80141b8:	68f9      	ldr	r1, [r7, #12]
 80141ba:	4806      	ldr	r0, [pc, #24]	; (80141d4 <BSP_SD_WriteBlocks_DMA+0x30>)
 80141bc:	f7f9 f8ca 	bl	800d354 <HAL_SD_WriteBlocks_DMA>
 80141c0:	4603      	mov	r3, r0
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d001      	beq.n	80141ca <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80141c6:	2301      	movs	r3, #1
 80141c8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80141ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80141cc:	4618      	mov	r0, r3
 80141ce:	3718      	adds	r7, #24
 80141d0:	46bd      	mov	sp, r7
 80141d2:	bd80      	pop	{r7, pc}
 80141d4:	24000ebc 	.word	0x24000ebc

080141d8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80141d8:	b580      	push	{r7, lr}
 80141da:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80141dc:	4805      	ldr	r0, [pc, #20]	; (80141f4 <BSP_SD_GetCardState+0x1c>)
 80141de:	f7f9 fec3 	bl	800df68 <HAL_SD_GetCardState>
 80141e2:	4603      	mov	r3, r0
 80141e4:	2b04      	cmp	r3, #4
 80141e6:	bf14      	ite	ne
 80141e8:	2301      	movne	r3, #1
 80141ea:	2300      	moveq	r3, #0
 80141ec:	b2db      	uxtb	r3, r3
}
 80141ee:	4618      	mov	r0, r3
 80141f0:	bd80      	pop	{r7, pc}
 80141f2:	bf00      	nop
 80141f4:	24000ebc 	.word	0x24000ebc

080141f8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b082      	sub	sp, #8
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 8014200:	6879      	ldr	r1, [r7, #4]
 8014202:	4803      	ldr	r0, [pc, #12]	; (8014210 <BSP_SD_GetCardInfo+0x18>)
 8014204:	f7f9 fd72 	bl	800dcec <HAL_SD_GetCardInfo>
}
 8014208:	bf00      	nop
 801420a:	3708      	adds	r7, #8
 801420c:	46bd      	mov	sp, r7
 801420e:	bd80      	pop	{r7, pc}
 8014210:	24000ebc 	.word	0x24000ebc

08014214 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014214:	b580      	push	{r7, lr}
 8014216:	b082      	sub	sp, #8
 8014218:	af00      	add	r7, sp, #0
 801421a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 801421c:	f000 f9a0 	bl	8014560 <BSP_SD_WriteCpltCallback>
}
 8014220:	bf00      	nop
 8014222:	3708      	adds	r7, #8
 8014224:	46bd      	mov	sp, r7
 8014226:	bd80      	pop	{r7, pc}

08014228 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b082      	sub	sp, #8
 801422c:	af00      	add	r7, sp, #0
 801422e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8014230:	f000 f9a2 	bl	8014578 <BSP_SD_ReadCpltCallback>
}
 8014234:	bf00      	nop
 8014236:	3708      	adds	r7, #8
 8014238:	46bd      	mov	sp, r7
 801423a:	bd80      	pop	{r7, pc}

0801423c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 801423c:	b580      	push	{r7, lr}
 801423e:	b082      	sub	sp, #8
 8014240:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8014242:	2301      	movs	r3, #1
 8014244:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8014246:	f000 f80b 	bl	8014260 <BSP_PlatformIsDetected>
 801424a:	4603      	mov	r3, r0
 801424c:	2b00      	cmp	r3, #0
 801424e:	d101      	bne.n	8014254 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8014250:	2300      	movs	r3, #0
 8014252:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8014254:	79fb      	ldrb	r3, [r7, #7]
 8014256:	b2db      	uxtb	r3, r3
}
 8014258:	4618      	mov	r0, r3
 801425a:	3708      	adds	r7, #8
 801425c:	46bd      	mov	sp, r7
 801425e:	bd80      	pop	{r7, pc}

08014260 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8014260:	b580      	push	{r7, lr}
 8014262:	b082      	sub	sp, #8
 8014264:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8014266:	2301      	movs	r3, #1
 8014268:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 801426a:	2104      	movs	r1, #4
 801426c:	4806      	ldr	r0, [pc, #24]	; (8014288 <BSP_PlatformIsDetected+0x28>)
 801426e:	f7f3 fe7d 	bl	8007f6c <HAL_GPIO_ReadPin>
 8014272:	4603      	mov	r3, r0
 8014274:	2b00      	cmp	r3, #0
 8014276:	d001      	beq.n	801427c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8014278:	2300      	movs	r3, #0
 801427a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 801427c:	79fb      	ldrb	r3, [r7, #7]
}
 801427e:	4618      	mov	r0, r3
 8014280:	3708      	adds	r7, #8
 8014282:	46bd      	mov	sp, r7
 8014284:	bd80      	pop	{r7, pc}
 8014286:	bf00      	nop
 8014288:	58020400 	.word	0x58020400

0801428c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 801428c:	b580      	push	{r7, lr}
 801428e:	b084      	sub	sp, #16
 8014290:	af00      	add	r7, sp, #0
 8014292:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8014294:	f7ef fbc4 	bl	8003a20 <HAL_GetTick>
 8014298:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 801429a:	e006      	b.n	80142aa <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801429c:	f7ff ff9c 	bl	80141d8 <BSP_SD_GetCardState>
 80142a0:	4603      	mov	r3, r0
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d101      	bne.n	80142aa <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80142a6:	2300      	movs	r3, #0
 80142a8:	e009      	b.n	80142be <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80142aa:	f7ef fbb9 	bl	8003a20 <HAL_GetTick>
 80142ae:	4602      	mov	r2, r0
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	1ad3      	subs	r3, r2, r3
 80142b4:	687a      	ldr	r2, [r7, #4]
 80142b6:	429a      	cmp	r2, r3
 80142b8:	d8f0      	bhi.n	801429c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80142ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80142be:	4618      	mov	r0, r3
 80142c0:	3710      	adds	r7, #16
 80142c2:	46bd      	mov	sp, r7
 80142c4:	bd80      	pop	{r7, pc}
	...

080142c8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b082      	sub	sp, #8
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	4603      	mov	r3, r0
 80142d0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80142d2:	4b0b      	ldr	r3, [pc, #44]	; (8014300 <SD_CheckStatus+0x38>)
 80142d4:	2201      	movs	r2, #1
 80142d6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80142d8:	f7ff ff7e 	bl	80141d8 <BSP_SD_GetCardState>
 80142dc:	4603      	mov	r3, r0
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d107      	bne.n	80142f2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80142e2:	4b07      	ldr	r3, [pc, #28]	; (8014300 <SD_CheckStatus+0x38>)
 80142e4:	781b      	ldrb	r3, [r3, #0]
 80142e6:	b2db      	uxtb	r3, r3
 80142e8:	f023 0301 	bic.w	r3, r3, #1
 80142ec:	b2da      	uxtb	r2, r3
 80142ee:	4b04      	ldr	r3, [pc, #16]	; (8014300 <SD_CheckStatus+0x38>)
 80142f0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80142f2:	4b03      	ldr	r3, [pc, #12]	; (8014300 <SD_CheckStatus+0x38>)
 80142f4:	781b      	ldrb	r3, [r3, #0]
 80142f6:	b2db      	uxtb	r3, r3
}
 80142f8:	4618      	mov	r0, r3
 80142fa:	3708      	adds	r7, #8
 80142fc:	46bd      	mov	sp, r7
 80142fe:	bd80      	pop	{r7, pc}
 8014300:	2400000d 	.word	0x2400000d

08014304 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8014304:	b580      	push	{r7, lr}
 8014306:	b082      	sub	sp, #8
 8014308:	af00      	add	r7, sp, #0
 801430a:	4603      	mov	r3, r0
 801430c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 801430e:	f7ff ff09 	bl	8014124 <BSP_SD_Init>
 8014312:	4603      	mov	r3, r0
 8014314:	2b00      	cmp	r3, #0
 8014316:	d107      	bne.n	8014328 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8014318:	79fb      	ldrb	r3, [r7, #7]
 801431a:	4618      	mov	r0, r3
 801431c:	f7ff ffd4 	bl	80142c8 <SD_CheckStatus>
 8014320:	4603      	mov	r3, r0
 8014322:	461a      	mov	r2, r3
 8014324:	4b04      	ldr	r3, [pc, #16]	; (8014338 <SD_initialize+0x34>)
 8014326:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8014328:	4b03      	ldr	r3, [pc, #12]	; (8014338 <SD_initialize+0x34>)
 801432a:	781b      	ldrb	r3, [r3, #0]
 801432c:	b2db      	uxtb	r3, r3
}
 801432e:	4618      	mov	r0, r3
 8014330:	3708      	adds	r7, #8
 8014332:	46bd      	mov	sp, r7
 8014334:	bd80      	pop	{r7, pc}
 8014336:	bf00      	nop
 8014338:	2400000d 	.word	0x2400000d

0801433c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 801433c:	b580      	push	{r7, lr}
 801433e:	b082      	sub	sp, #8
 8014340:	af00      	add	r7, sp, #0
 8014342:	4603      	mov	r3, r0
 8014344:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8014346:	79fb      	ldrb	r3, [r7, #7]
 8014348:	4618      	mov	r0, r3
 801434a:	f7ff ffbd 	bl	80142c8 <SD_CheckStatus>
 801434e:	4603      	mov	r3, r0
}
 8014350:	4618      	mov	r0, r3
 8014352:	3708      	adds	r7, #8
 8014354:	46bd      	mov	sp, r7
 8014356:	bd80      	pop	{r7, pc}

08014358 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b086      	sub	sp, #24
 801435c:	af00      	add	r7, sp, #0
 801435e:	60b9      	str	r1, [r7, #8]
 8014360:	607a      	str	r2, [r7, #4]
 8014362:	603b      	str	r3, [r7, #0]
 8014364:	4603      	mov	r3, r0
 8014366:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014368:	2301      	movs	r3, #1
 801436a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801436c:	f247 5030 	movw	r0, #30000	; 0x7530
 8014370:	f7ff ff8c 	bl	801428c <SD_CheckStatusWithTimeout>
 8014374:	4603      	mov	r3, r0
 8014376:	2b00      	cmp	r3, #0
 8014378:	da01      	bge.n	801437e <SD_read+0x26>
  {
    return res;
 801437a:	7dfb      	ldrb	r3, [r7, #23]
 801437c:	e03b      	b.n	80143f6 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 801437e:	683a      	ldr	r2, [r7, #0]
 8014380:	6879      	ldr	r1, [r7, #4]
 8014382:	68b8      	ldr	r0, [r7, #8]
 8014384:	f7ff fef4 	bl	8014170 <BSP_SD_ReadBlocks_DMA>
 8014388:	4603      	mov	r3, r0
 801438a:	2b00      	cmp	r3, #0
 801438c:	d132      	bne.n	80143f4 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 801438e:	4b1c      	ldr	r3, [pc, #112]	; (8014400 <SD_read+0xa8>)
 8014390:	2200      	movs	r2, #0
 8014392:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8014394:	f7ef fb44 	bl	8003a20 <HAL_GetTick>
 8014398:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801439a:	bf00      	nop
 801439c:	4b18      	ldr	r3, [pc, #96]	; (8014400 <SD_read+0xa8>)
 801439e:	681b      	ldr	r3, [r3, #0]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d108      	bne.n	80143b6 <SD_read+0x5e>
 80143a4:	f7ef fb3c 	bl	8003a20 <HAL_GetTick>
 80143a8:	4602      	mov	r2, r0
 80143aa:	693b      	ldr	r3, [r7, #16]
 80143ac:	1ad3      	subs	r3, r2, r3
 80143ae:	f247 522f 	movw	r2, #29999	; 0x752f
 80143b2:	4293      	cmp	r3, r2
 80143b4:	d9f2      	bls.n	801439c <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80143b6:	4b12      	ldr	r3, [pc, #72]	; (8014400 <SD_read+0xa8>)
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d102      	bne.n	80143c4 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80143be:	2301      	movs	r3, #1
 80143c0:	75fb      	strb	r3, [r7, #23]
 80143c2:	e017      	b.n	80143f4 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80143c4:	4b0e      	ldr	r3, [pc, #56]	; (8014400 <SD_read+0xa8>)
 80143c6:	2200      	movs	r2, #0
 80143c8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80143ca:	f7ef fb29 	bl	8003a20 <HAL_GetTick>
 80143ce:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80143d0:	e007      	b.n	80143e2 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80143d2:	f7ff ff01 	bl	80141d8 <BSP_SD_GetCardState>
 80143d6:	4603      	mov	r3, r0
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d102      	bne.n	80143e2 <SD_read+0x8a>
          {
            res = RES_OK;
 80143dc:	2300      	movs	r3, #0
 80143de:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80143e0:	e008      	b.n	80143f4 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80143e2:	f7ef fb1d 	bl	8003a20 <HAL_GetTick>
 80143e6:	4602      	mov	r2, r0
 80143e8:	693b      	ldr	r3, [r7, #16]
 80143ea:	1ad3      	subs	r3, r2, r3
 80143ec:	f247 522f 	movw	r2, #29999	; 0x752f
 80143f0:	4293      	cmp	r3, r2
 80143f2:	d9ee      	bls.n	80143d2 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80143f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80143f6:	4618      	mov	r0, r3
 80143f8:	3718      	adds	r7, #24
 80143fa:	46bd      	mov	sp, r7
 80143fc:	bd80      	pop	{r7, pc}
 80143fe:	bf00      	nop
 8014400:	240015e0 	.word	0x240015e0

08014404 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8014404:	b580      	push	{r7, lr}
 8014406:	b086      	sub	sp, #24
 8014408:	af00      	add	r7, sp, #0
 801440a:	60b9      	str	r1, [r7, #8]
 801440c:	607a      	str	r2, [r7, #4]
 801440e:	603b      	str	r3, [r7, #0]
 8014410:	4603      	mov	r3, r0
 8014412:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014414:	2301      	movs	r3, #1
 8014416:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8014418:	4b24      	ldr	r3, [pc, #144]	; (80144ac <SD_write+0xa8>)
 801441a:	2200      	movs	r2, #0
 801441c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801441e:	f247 5030 	movw	r0, #30000	; 0x7530
 8014422:	f7ff ff33 	bl	801428c <SD_CheckStatusWithTimeout>
 8014426:	4603      	mov	r3, r0
 8014428:	2b00      	cmp	r3, #0
 801442a:	da01      	bge.n	8014430 <SD_write+0x2c>
  {
    return res;
 801442c:	7dfb      	ldrb	r3, [r7, #23]
 801442e:	e038      	b.n	80144a2 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8014430:	683a      	ldr	r2, [r7, #0]
 8014432:	6879      	ldr	r1, [r7, #4]
 8014434:	68b8      	ldr	r0, [r7, #8]
 8014436:	f7ff feb5 	bl	80141a4 <BSP_SD_WriteBlocks_DMA>
 801443a:	4603      	mov	r3, r0
 801443c:	2b00      	cmp	r3, #0
 801443e:	d12f      	bne.n	80144a0 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8014440:	f7ef faee 	bl	8003a20 <HAL_GetTick>
 8014444:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8014446:	bf00      	nop
 8014448:	4b18      	ldr	r3, [pc, #96]	; (80144ac <SD_write+0xa8>)
 801444a:	681b      	ldr	r3, [r3, #0]
 801444c:	2b00      	cmp	r3, #0
 801444e:	d108      	bne.n	8014462 <SD_write+0x5e>
 8014450:	f7ef fae6 	bl	8003a20 <HAL_GetTick>
 8014454:	4602      	mov	r2, r0
 8014456:	693b      	ldr	r3, [r7, #16]
 8014458:	1ad3      	subs	r3, r2, r3
 801445a:	f247 522f 	movw	r2, #29999	; 0x752f
 801445e:	4293      	cmp	r3, r2
 8014460:	d9f2      	bls.n	8014448 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8014462:	4b12      	ldr	r3, [pc, #72]	; (80144ac <SD_write+0xa8>)
 8014464:	681b      	ldr	r3, [r3, #0]
 8014466:	2b00      	cmp	r3, #0
 8014468:	d102      	bne.n	8014470 <SD_write+0x6c>
      {
        res = RES_ERROR;
 801446a:	2301      	movs	r3, #1
 801446c:	75fb      	strb	r3, [r7, #23]
 801446e:	e017      	b.n	80144a0 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8014470:	4b0e      	ldr	r3, [pc, #56]	; (80144ac <SD_write+0xa8>)
 8014472:	2200      	movs	r2, #0
 8014474:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8014476:	f7ef fad3 	bl	8003a20 <HAL_GetTick>
 801447a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801447c:	e007      	b.n	801448e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801447e:	f7ff feab 	bl	80141d8 <BSP_SD_GetCardState>
 8014482:	4603      	mov	r3, r0
 8014484:	2b00      	cmp	r3, #0
 8014486:	d102      	bne.n	801448e <SD_write+0x8a>
          {
            res = RES_OK;
 8014488:	2300      	movs	r3, #0
 801448a:	75fb      	strb	r3, [r7, #23]
            break;
 801448c:	e008      	b.n	80144a0 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801448e:	f7ef fac7 	bl	8003a20 <HAL_GetTick>
 8014492:	4602      	mov	r2, r0
 8014494:	693b      	ldr	r3, [r7, #16]
 8014496:	1ad3      	subs	r3, r2, r3
 8014498:	f247 522f 	movw	r2, #29999	; 0x752f
 801449c:	4293      	cmp	r3, r2
 801449e:	d9ee      	bls.n	801447e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80144a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80144a2:	4618      	mov	r0, r3
 80144a4:	3718      	adds	r7, #24
 80144a6:	46bd      	mov	sp, r7
 80144a8:	bd80      	pop	{r7, pc}
 80144aa:	bf00      	nop
 80144ac:	240015dc 	.word	0x240015dc

080144b0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80144b0:	b580      	push	{r7, lr}
 80144b2:	b08c      	sub	sp, #48	; 0x30
 80144b4:	af00      	add	r7, sp, #0
 80144b6:	4603      	mov	r3, r0
 80144b8:	603a      	str	r2, [r7, #0]
 80144ba:	71fb      	strb	r3, [r7, #7]
 80144bc:	460b      	mov	r3, r1
 80144be:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80144c0:	2301      	movs	r3, #1
 80144c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80144c6:	4b25      	ldr	r3, [pc, #148]	; (801455c <SD_ioctl+0xac>)
 80144c8:	781b      	ldrb	r3, [r3, #0]
 80144ca:	b2db      	uxtb	r3, r3
 80144cc:	f003 0301 	and.w	r3, r3, #1
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d001      	beq.n	80144d8 <SD_ioctl+0x28>
 80144d4:	2303      	movs	r3, #3
 80144d6:	e03c      	b.n	8014552 <SD_ioctl+0xa2>

  switch (cmd)
 80144d8:	79bb      	ldrb	r3, [r7, #6]
 80144da:	2b03      	cmp	r3, #3
 80144dc:	d834      	bhi.n	8014548 <SD_ioctl+0x98>
 80144de:	a201      	add	r2, pc, #4	; (adr r2, 80144e4 <SD_ioctl+0x34>)
 80144e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144e4:	080144f5 	.word	0x080144f5
 80144e8:	080144fd 	.word	0x080144fd
 80144ec:	08014515 	.word	0x08014515
 80144f0:	0801452f 	.word	0x0801452f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80144f4:	2300      	movs	r3, #0
 80144f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80144fa:	e028      	b.n	801454e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80144fc:	f107 0308 	add.w	r3, r7, #8
 8014500:	4618      	mov	r0, r3
 8014502:	f7ff fe79 	bl	80141f8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8014506:	6a3a      	ldr	r2, [r7, #32]
 8014508:	683b      	ldr	r3, [r7, #0]
 801450a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801450c:	2300      	movs	r3, #0
 801450e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014512:	e01c      	b.n	801454e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014514:	f107 0308 	add.w	r3, r7, #8
 8014518:	4618      	mov	r0, r3
 801451a:	f7ff fe6d 	bl	80141f8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801451e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014520:	b29a      	uxth	r2, r3
 8014522:	683b      	ldr	r3, [r7, #0]
 8014524:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8014526:	2300      	movs	r3, #0
 8014528:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801452c:	e00f      	b.n	801454e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801452e:	f107 0308 	add.w	r3, r7, #8
 8014532:	4618      	mov	r0, r3
 8014534:	f7ff fe60 	bl	80141f8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8014538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801453a:	0a5a      	lsrs	r2, r3, #9
 801453c:	683b      	ldr	r3, [r7, #0]
 801453e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014540:	2300      	movs	r3, #0
 8014542:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014546:	e002      	b.n	801454e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8014548:	2304      	movs	r3, #4
 801454a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 801454e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8014552:	4618      	mov	r0, r3
 8014554:	3730      	adds	r7, #48	; 0x30
 8014556:	46bd      	mov	sp, r7
 8014558:	bd80      	pop	{r7, pc}
 801455a:	bf00      	nop
 801455c:	2400000d 	.word	0x2400000d

08014560 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8014560:	b480      	push	{r7}
 8014562:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8014564:	4b03      	ldr	r3, [pc, #12]	; (8014574 <BSP_SD_WriteCpltCallback+0x14>)
 8014566:	2201      	movs	r2, #1
 8014568:	601a      	str	r2, [r3, #0]
}
 801456a:	bf00      	nop
 801456c:	46bd      	mov	sp, r7
 801456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014572:	4770      	bx	lr
 8014574:	240015dc 	.word	0x240015dc

08014578 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8014578:	b480      	push	{r7}
 801457a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 801457c:	4b03      	ldr	r3, [pc, #12]	; (801458c <BSP_SD_ReadCpltCallback+0x14>)
 801457e:	2201      	movs	r2, #1
 8014580:	601a      	str	r2, [r3, #0]
}
 8014582:	bf00      	nop
 8014584:	46bd      	mov	sp, r7
 8014586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801458a:	4770      	bx	lr
 801458c:	240015e0 	.word	0x240015e0

08014590 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014590:	b580      	push	{r7, lr}
 8014592:	b084      	sub	sp, #16
 8014594:	af00      	add	r7, sp, #0
 8014596:	6078      	str	r0, [r7, #4]
 8014598:	460b      	mov	r3, r1
 801459a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801459c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80145a0:	f002 fd00 	bl	8016fa4 <USBD_static_malloc>
 80145a4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d109      	bne.n	80145c0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	32b0      	adds	r2, #176	; 0xb0
 80145b6:	2100      	movs	r1, #0
 80145b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80145bc:	2302      	movs	r3, #2
 80145be:	e0d4      	b.n	801476a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80145c0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80145c4:	2100      	movs	r1, #0
 80145c6:	68f8      	ldr	r0, [r7, #12]
 80145c8:	f002 fd7e 	bl	80170c8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	32b0      	adds	r2, #176	; 0xb0
 80145d6:	68f9      	ldr	r1, [r7, #12]
 80145d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	32b0      	adds	r2, #176	; 0xb0
 80145e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	7c1b      	ldrb	r3, [r3, #16]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d138      	bne.n	801466a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80145f8:	4b5e      	ldr	r3, [pc, #376]	; (8014774 <USBD_CDC_Init+0x1e4>)
 80145fa:	7819      	ldrb	r1, [r3, #0]
 80145fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014600:	2202      	movs	r2, #2
 8014602:	6878      	ldr	r0, [r7, #4]
 8014604:	f002 fbab 	bl	8016d5e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014608:	4b5a      	ldr	r3, [pc, #360]	; (8014774 <USBD_CDC_Init+0x1e4>)
 801460a:	781b      	ldrb	r3, [r3, #0]
 801460c:	f003 020f 	and.w	r2, r3, #15
 8014610:	6879      	ldr	r1, [r7, #4]
 8014612:	4613      	mov	r3, r2
 8014614:	009b      	lsls	r3, r3, #2
 8014616:	4413      	add	r3, r2
 8014618:	009b      	lsls	r3, r3, #2
 801461a:	440b      	add	r3, r1
 801461c:	3324      	adds	r3, #36	; 0x24
 801461e:	2201      	movs	r2, #1
 8014620:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8014622:	4b55      	ldr	r3, [pc, #340]	; (8014778 <USBD_CDC_Init+0x1e8>)
 8014624:	7819      	ldrb	r1, [r3, #0]
 8014626:	f44f 7300 	mov.w	r3, #512	; 0x200
 801462a:	2202      	movs	r2, #2
 801462c:	6878      	ldr	r0, [r7, #4]
 801462e:	f002 fb96 	bl	8016d5e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8014632:	4b51      	ldr	r3, [pc, #324]	; (8014778 <USBD_CDC_Init+0x1e8>)
 8014634:	781b      	ldrb	r3, [r3, #0]
 8014636:	f003 020f 	and.w	r2, r3, #15
 801463a:	6879      	ldr	r1, [r7, #4]
 801463c:	4613      	mov	r3, r2
 801463e:	009b      	lsls	r3, r3, #2
 8014640:	4413      	add	r3, r2
 8014642:	009b      	lsls	r3, r3, #2
 8014644:	440b      	add	r3, r1
 8014646:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 801464a:	2201      	movs	r2, #1
 801464c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801464e:	4b4b      	ldr	r3, [pc, #300]	; (801477c <USBD_CDC_Init+0x1ec>)
 8014650:	781b      	ldrb	r3, [r3, #0]
 8014652:	f003 020f 	and.w	r2, r3, #15
 8014656:	6879      	ldr	r1, [r7, #4]
 8014658:	4613      	mov	r3, r2
 801465a:	009b      	lsls	r3, r3, #2
 801465c:	4413      	add	r3, r2
 801465e:	009b      	lsls	r3, r3, #2
 8014660:	440b      	add	r3, r1
 8014662:	3326      	adds	r3, #38	; 0x26
 8014664:	2210      	movs	r2, #16
 8014666:	801a      	strh	r2, [r3, #0]
 8014668:	e035      	b.n	80146d6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801466a:	4b42      	ldr	r3, [pc, #264]	; (8014774 <USBD_CDC_Init+0x1e4>)
 801466c:	7819      	ldrb	r1, [r3, #0]
 801466e:	2340      	movs	r3, #64	; 0x40
 8014670:	2202      	movs	r2, #2
 8014672:	6878      	ldr	r0, [r7, #4]
 8014674:	f002 fb73 	bl	8016d5e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014678:	4b3e      	ldr	r3, [pc, #248]	; (8014774 <USBD_CDC_Init+0x1e4>)
 801467a:	781b      	ldrb	r3, [r3, #0]
 801467c:	f003 020f 	and.w	r2, r3, #15
 8014680:	6879      	ldr	r1, [r7, #4]
 8014682:	4613      	mov	r3, r2
 8014684:	009b      	lsls	r3, r3, #2
 8014686:	4413      	add	r3, r2
 8014688:	009b      	lsls	r3, r3, #2
 801468a:	440b      	add	r3, r1
 801468c:	3324      	adds	r3, #36	; 0x24
 801468e:	2201      	movs	r2, #1
 8014690:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8014692:	4b39      	ldr	r3, [pc, #228]	; (8014778 <USBD_CDC_Init+0x1e8>)
 8014694:	7819      	ldrb	r1, [r3, #0]
 8014696:	2340      	movs	r3, #64	; 0x40
 8014698:	2202      	movs	r2, #2
 801469a:	6878      	ldr	r0, [r7, #4]
 801469c:	f002 fb5f 	bl	8016d5e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80146a0:	4b35      	ldr	r3, [pc, #212]	; (8014778 <USBD_CDC_Init+0x1e8>)
 80146a2:	781b      	ldrb	r3, [r3, #0]
 80146a4:	f003 020f 	and.w	r2, r3, #15
 80146a8:	6879      	ldr	r1, [r7, #4]
 80146aa:	4613      	mov	r3, r2
 80146ac:	009b      	lsls	r3, r3, #2
 80146ae:	4413      	add	r3, r2
 80146b0:	009b      	lsls	r3, r3, #2
 80146b2:	440b      	add	r3, r1
 80146b4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80146b8:	2201      	movs	r2, #1
 80146ba:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80146bc:	4b2f      	ldr	r3, [pc, #188]	; (801477c <USBD_CDC_Init+0x1ec>)
 80146be:	781b      	ldrb	r3, [r3, #0]
 80146c0:	f003 020f 	and.w	r2, r3, #15
 80146c4:	6879      	ldr	r1, [r7, #4]
 80146c6:	4613      	mov	r3, r2
 80146c8:	009b      	lsls	r3, r3, #2
 80146ca:	4413      	add	r3, r2
 80146cc:	009b      	lsls	r3, r3, #2
 80146ce:	440b      	add	r3, r1
 80146d0:	3326      	adds	r3, #38	; 0x26
 80146d2:	2210      	movs	r2, #16
 80146d4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80146d6:	4b29      	ldr	r3, [pc, #164]	; (801477c <USBD_CDC_Init+0x1ec>)
 80146d8:	7819      	ldrb	r1, [r3, #0]
 80146da:	2308      	movs	r3, #8
 80146dc:	2203      	movs	r2, #3
 80146de:	6878      	ldr	r0, [r7, #4]
 80146e0:	f002 fb3d 	bl	8016d5e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80146e4:	4b25      	ldr	r3, [pc, #148]	; (801477c <USBD_CDC_Init+0x1ec>)
 80146e6:	781b      	ldrb	r3, [r3, #0]
 80146e8:	f003 020f 	and.w	r2, r3, #15
 80146ec:	6879      	ldr	r1, [r7, #4]
 80146ee:	4613      	mov	r3, r2
 80146f0:	009b      	lsls	r3, r3, #2
 80146f2:	4413      	add	r3, r2
 80146f4:	009b      	lsls	r3, r3, #2
 80146f6:	440b      	add	r3, r1
 80146f8:	3324      	adds	r3, #36	; 0x24
 80146fa:	2201      	movs	r2, #1
 80146fc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	2200      	movs	r2, #0
 8014702:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801470c:	687a      	ldr	r2, [r7, #4]
 801470e:	33b0      	adds	r3, #176	; 0xb0
 8014710:	009b      	lsls	r3, r3, #2
 8014712:	4413      	add	r3, r2
 8014714:	685b      	ldr	r3, [r3, #4]
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	2200      	movs	r2, #0
 801471e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8014722:	68fb      	ldr	r3, [r7, #12]
 8014724:	2200      	movs	r2, #0
 8014726:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8014730:	2b00      	cmp	r3, #0
 8014732:	d101      	bne.n	8014738 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8014734:	2302      	movs	r3, #2
 8014736:	e018      	b.n	801476a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	7c1b      	ldrb	r3, [r3, #16]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d10a      	bne.n	8014756 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014740:	4b0d      	ldr	r3, [pc, #52]	; (8014778 <USBD_CDC_Init+0x1e8>)
 8014742:	7819      	ldrb	r1, [r3, #0]
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801474a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801474e:	6878      	ldr	r0, [r7, #4]
 8014750:	f002 fbf4 	bl	8016f3c <USBD_LL_PrepareReceive>
 8014754:	e008      	b.n	8014768 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014756:	4b08      	ldr	r3, [pc, #32]	; (8014778 <USBD_CDC_Init+0x1e8>)
 8014758:	7819      	ldrb	r1, [r3, #0]
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014760:	2340      	movs	r3, #64	; 0x40
 8014762:	6878      	ldr	r0, [r7, #4]
 8014764:	f002 fbea 	bl	8016f3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014768:	2300      	movs	r3, #0
}
 801476a:	4618      	mov	r0, r3
 801476c:	3710      	adds	r7, #16
 801476e:	46bd      	mov	sp, r7
 8014770:	bd80      	pop	{r7, pc}
 8014772:	bf00      	nop
 8014774:	24000097 	.word	0x24000097
 8014778:	24000098 	.word	0x24000098
 801477c:	24000099 	.word	0x24000099

08014780 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014780:	b580      	push	{r7, lr}
 8014782:	b082      	sub	sp, #8
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
 8014788:	460b      	mov	r3, r1
 801478a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801478c:	4b3a      	ldr	r3, [pc, #232]	; (8014878 <USBD_CDC_DeInit+0xf8>)
 801478e:	781b      	ldrb	r3, [r3, #0]
 8014790:	4619      	mov	r1, r3
 8014792:	6878      	ldr	r0, [r7, #4]
 8014794:	f002 fb09 	bl	8016daa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8014798:	4b37      	ldr	r3, [pc, #220]	; (8014878 <USBD_CDC_DeInit+0xf8>)
 801479a:	781b      	ldrb	r3, [r3, #0]
 801479c:	f003 020f 	and.w	r2, r3, #15
 80147a0:	6879      	ldr	r1, [r7, #4]
 80147a2:	4613      	mov	r3, r2
 80147a4:	009b      	lsls	r3, r3, #2
 80147a6:	4413      	add	r3, r2
 80147a8:	009b      	lsls	r3, r3, #2
 80147aa:	440b      	add	r3, r1
 80147ac:	3324      	adds	r3, #36	; 0x24
 80147ae:	2200      	movs	r2, #0
 80147b0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80147b2:	4b32      	ldr	r3, [pc, #200]	; (801487c <USBD_CDC_DeInit+0xfc>)
 80147b4:	781b      	ldrb	r3, [r3, #0]
 80147b6:	4619      	mov	r1, r3
 80147b8:	6878      	ldr	r0, [r7, #4]
 80147ba:	f002 faf6 	bl	8016daa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80147be:	4b2f      	ldr	r3, [pc, #188]	; (801487c <USBD_CDC_DeInit+0xfc>)
 80147c0:	781b      	ldrb	r3, [r3, #0]
 80147c2:	f003 020f 	and.w	r2, r3, #15
 80147c6:	6879      	ldr	r1, [r7, #4]
 80147c8:	4613      	mov	r3, r2
 80147ca:	009b      	lsls	r3, r3, #2
 80147cc:	4413      	add	r3, r2
 80147ce:	009b      	lsls	r3, r3, #2
 80147d0:	440b      	add	r3, r1
 80147d2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80147d6:	2200      	movs	r2, #0
 80147d8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80147da:	4b29      	ldr	r3, [pc, #164]	; (8014880 <USBD_CDC_DeInit+0x100>)
 80147dc:	781b      	ldrb	r3, [r3, #0]
 80147de:	4619      	mov	r1, r3
 80147e0:	6878      	ldr	r0, [r7, #4]
 80147e2:	f002 fae2 	bl	8016daa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80147e6:	4b26      	ldr	r3, [pc, #152]	; (8014880 <USBD_CDC_DeInit+0x100>)
 80147e8:	781b      	ldrb	r3, [r3, #0]
 80147ea:	f003 020f 	and.w	r2, r3, #15
 80147ee:	6879      	ldr	r1, [r7, #4]
 80147f0:	4613      	mov	r3, r2
 80147f2:	009b      	lsls	r3, r3, #2
 80147f4:	4413      	add	r3, r2
 80147f6:	009b      	lsls	r3, r3, #2
 80147f8:	440b      	add	r3, r1
 80147fa:	3324      	adds	r3, #36	; 0x24
 80147fc:	2200      	movs	r2, #0
 80147fe:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8014800:	4b1f      	ldr	r3, [pc, #124]	; (8014880 <USBD_CDC_DeInit+0x100>)
 8014802:	781b      	ldrb	r3, [r3, #0]
 8014804:	f003 020f 	and.w	r2, r3, #15
 8014808:	6879      	ldr	r1, [r7, #4]
 801480a:	4613      	mov	r3, r2
 801480c:	009b      	lsls	r3, r3, #2
 801480e:	4413      	add	r3, r2
 8014810:	009b      	lsls	r3, r3, #2
 8014812:	440b      	add	r3, r1
 8014814:	3326      	adds	r3, #38	; 0x26
 8014816:	2200      	movs	r2, #0
 8014818:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	32b0      	adds	r2, #176	; 0xb0
 8014824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014828:	2b00      	cmp	r3, #0
 801482a:	d01f      	beq.n	801486c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014832:	687a      	ldr	r2, [r7, #4]
 8014834:	33b0      	adds	r3, #176	; 0xb0
 8014836:	009b      	lsls	r3, r3, #2
 8014838:	4413      	add	r3, r2
 801483a:	685b      	ldr	r3, [r3, #4]
 801483c:	685b      	ldr	r3, [r3, #4]
 801483e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	32b0      	adds	r2, #176	; 0xb0
 801484a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801484e:	4618      	mov	r0, r3
 8014850:	f002 fbb6 	bl	8016fc0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	32b0      	adds	r2, #176	; 0xb0
 801485e:	2100      	movs	r1, #0
 8014860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	2200      	movs	r2, #0
 8014868:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 801486c:	2300      	movs	r3, #0
}
 801486e:	4618      	mov	r0, r3
 8014870:	3708      	adds	r7, #8
 8014872:	46bd      	mov	sp, r7
 8014874:	bd80      	pop	{r7, pc}
 8014876:	bf00      	nop
 8014878:	24000097 	.word	0x24000097
 801487c:	24000098 	.word	0x24000098
 8014880:	24000099 	.word	0x24000099

08014884 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8014884:	b580      	push	{r7, lr}
 8014886:	b086      	sub	sp, #24
 8014888:	af00      	add	r7, sp, #0
 801488a:	6078      	str	r0, [r7, #4]
 801488c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	32b0      	adds	r2, #176	; 0xb0
 8014898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801489c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801489e:	2300      	movs	r3, #0
 80148a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80148a2:	2300      	movs	r3, #0
 80148a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80148a6:	2300      	movs	r3, #0
 80148a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80148aa:	693b      	ldr	r3, [r7, #16]
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d101      	bne.n	80148b4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80148b0:	2303      	movs	r3, #3
 80148b2:	e0bf      	b.n	8014a34 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80148b4:	683b      	ldr	r3, [r7, #0]
 80148b6:	781b      	ldrb	r3, [r3, #0]
 80148b8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d050      	beq.n	8014962 <USBD_CDC_Setup+0xde>
 80148c0:	2b20      	cmp	r3, #32
 80148c2:	f040 80af 	bne.w	8014a24 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80148c6:	683b      	ldr	r3, [r7, #0]
 80148c8:	88db      	ldrh	r3, [r3, #6]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d03a      	beq.n	8014944 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80148ce:	683b      	ldr	r3, [r7, #0]
 80148d0:	781b      	ldrb	r3, [r3, #0]
 80148d2:	b25b      	sxtb	r3, r3
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	da1b      	bge.n	8014910 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80148de:	687a      	ldr	r2, [r7, #4]
 80148e0:	33b0      	adds	r3, #176	; 0xb0
 80148e2:	009b      	lsls	r3, r3, #2
 80148e4:	4413      	add	r3, r2
 80148e6:	685b      	ldr	r3, [r3, #4]
 80148e8:	689b      	ldr	r3, [r3, #8]
 80148ea:	683a      	ldr	r2, [r7, #0]
 80148ec:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80148ee:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80148f0:	683a      	ldr	r2, [r7, #0]
 80148f2:	88d2      	ldrh	r2, [r2, #6]
 80148f4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80148f6:	683b      	ldr	r3, [r7, #0]
 80148f8:	88db      	ldrh	r3, [r3, #6]
 80148fa:	2b07      	cmp	r3, #7
 80148fc:	bf28      	it	cs
 80148fe:	2307      	movcs	r3, #7
 8014900:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8014902:	693b      	ldr	r3, [r7, #16]
 8014904:	89fa      	ldrh	r2, [r7, #14]
 8014906:	4619      	mov	r1, r3
 8014908:	6878      	ldr	r0, [r7, #4]
 801490a:	f001 fd89 	bl	8016420 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801490e:	e090      	b.n	8014a32 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8014910:	683b      	ldr	r3, [r7, #0]
 8014912:	785a      	ldrb	r2, [r3, #1]
 8014914:	693b      	ldr	r3, [r7, #16]
 8014916:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801491a:	683b      	ldr	r3, [r7, #0]
 801491c:	88db      	ldrh	r3, [r3, #6]
 801491e:	2b3f      	cmp	r3, #63	; 0x3f
 8014920:	d803      	bhi.n	801492a <USBD_CDC_Setup+0xa6>
 8014922:	683b      	ldr	r3, [r7, #0]
 8014924:	88db      	ldrh	r3, [r3, #6]
 8014926:	b2da      	uxtb	r2, r3
 8014928:	e000      	b.n	801492c <USBD_CDC_Setup+0xa8>
 801492a:	2240      	movs	r2, #64	; 0x40
 801492c:	693b      	ldr	r3, [r7, #16]
 801492e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8014932:	6939      	ldr	r1, [r7, #16]
 8014934:	693b      	ldr	r3, [r7, #16]
 8014936:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 801493a:	461a      	mov	r2, r3
 801493c:	6878      	ldr	r0, [r7, #4]
 801493e:	f001 fd9b 	bl	8016478 <USBD_CtlPrepareRx>
      break;
 8014942:	e076      	b.n	8014a32 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801494a:	687a      	ldr	r2, [r7, #4]
 801494c:	33b0      	adds	r3, #176	; 0xb0
 801494e:	009b      	lsls	r3, r3, #2
 8014950:	4413      	add	r3, r2
 8014952:	685b      	ldr	r3, [r3, #4]
 8014954:	689b      	ldr	r3, [r3, #8]
 8014956:	683a      	ldr	r2, [r7, #0]
 8014958:	7850      	ldrb	r0, [r2, #1]
 801495a:	2200      	movs	r2, #0
 801495c:	6839      	ldr	r1, [r7, #0]
 801495e:	4798      	blx	r3
      break;
 8014960:	e067      	b.n	8014a32 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014962:	683b      	ldr	r3, [r7, #0]
 8014964:	785b      	ldrb	r3, [r3, #1]
 8014966:	2b0b      	cmp	r3, #11
 8014968:	d851      	bhi.n	8014a0e <USBD_CDC_Setup+0x18a>
 801496a:	a201      	add	r2, pc, #4	; (adr r2, 8014970 <USBD_CDC_Setup+0xec>)
 801496c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014970:	080149a1 	.word	0x080149a1
 8014974:	08014a1d 	.word	0x08014a1d
 8014978:	08014a0f 	.word	0x08014a0f
 801497c:	08014a0f 	.word	0x08014a0f
 8014980:	08014a0f 	.word	0x08014a0f
 8014984:	08014a0f 	.word	0x08014a0f
 8014988:	08014a0f 	.word	0x08014a0f
 801498c:	08014a0f 	.word	0x08014a0f
 8014990:	08014a0f 	.word	0x08014a0f
 8014994:	08014a0f 	.word	0x08014a0f
 8014998:	080149cb 	.word	0x080149cb
 801499c:	080149f5 	.word	0x080149f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149a6:	b2db      	uxtb	r3, r3
 80149a8:	2b03      	cmp	r3, #3
 80149aa:	d107      	bne.n	80149bc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80149ac:	f107 030a 	add.w	r3, r7, #10
 80149b0:	2202      	movs	r2, #2
 80149b2:	4619      	mov	r1, r3
 80149b4:	6878      	ldr	r0, [r7, #4]
 80149b6:	f001 fd33 	bl	8016420 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80149ba:	e032      	b.n	8014a22 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80149bc:	6839      	ldr	r1, [r7, #0]
 80149be:	6878      	ldr	r0, [r7, #4]
 80149c0:	f001 fcbd 	bl	801633e <USBD_CtlError>
            ret = USBD_FAIL;
 80149c4:	2303      	movs	r3, #3
 80149c6:	75fb      	strb	r3, [r7, #23]
          break;
 80149c8:	e02b      	b.n	8014a22 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149d0:	b2db      	uxtb	r3, r3
 80149d2:	2b03      	cmp	r3, #3
 80149d4:	d107      	bne.n	80149e6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80149d6:	f107 030d 	add.w	r3, r7, #13
 80149da:	2201      	movs	r2, #1
 80149dc:	4619      	mov	r1, r3
 80149de:	6878      	ldr	r0, [r7, #4]
 80149e0:	f001 fd1e 	bl	8016420 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80149e4:	e01d      	b.n	8014a22 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80149e6:	6839      	ldr	r1, [r7, #0]
 80149e8:	6878      	ldr	r0, [r7, #4]
 80149ea:	f001 fca8 	bl	801633e <USBD_CtlError>
            ret = USBD_FAIL;
 80149ee:	2303      	movs	r3, #3
 80149f0:	75fb      	strb	r3, [r7, #23]
          break;
 80149f2:	e016      	b.n	8014a22 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149fa:	b2db      	uxtb	r3, r3
 80149fc:	2b03      	cmp	r3, #3
 80149fe:	d00f      	beq.n	8014a20 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8014a00:	6839      	ldr	r1, [r7, #0]
 8014a02:	6878      	ldr	r0, [r7, #4]
 8014a04:	f001 fc9b 	bl	801633e <USBD_CtlError>
            ret = USBD_FAIL;
 8014a08:	2303      	movs	r3, #3
 8014a0a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8014a0c:	e008      	b.n	8014a20 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8014a0e:	6839      	ldr	r1, [r7, #0]
 8014a10:	6878      	ldr	r0, [r7, #4]
 8014a12:	f001 fc94 	bl	801633e <USBD_CtlError>
          ret = USBD_FAIL;
 8014a16:	2303      	movs	r3, #3
 8014a18:	75fb      	strb	r3, [r7, #23]
          break;
 8014a1a:	e002      	b.n	8014a22 <USBD_CDC_Setup+0x19e>
          break;
 8014a1c:	bf00      	nop
 8014a1e:	e008      	b.n	8014a32 <USBD_CDC_Setup+0x1ae>
          break;
 8014a20:	bf00      	nop
      }
      break;
 8014a22:	e006      	b.n	8014a32 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8014a24:	6839      	ldr	r1, [r7, #0]
 8014a26:	6878      	ldr	r0, [r7, #4]
 8014a28:	f001 fc89 	bl	801633e <USBD_CtlError>
      ret = USBD_FAIL;
 8014a2c:	2303      	movs	r3, #3
 8014a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8014a30:	bf00      	nop
  }

  return (uint8_t)ret;
 8014a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a34:	4618      	mov	r0, r3
 8014a36:	3718      	adds	r7, #24
 8014a38:	46bd      	mov	sp, r7
 8014a3a:	bd80      	pop	{r7, pc}

08014a3c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014a3c:	b580      	push	{r7, lr}
 8014a3e:	b084      	sub	sp, #16
 8014a40:	af00      	add	r7, sp, #0
 8014a42:	6078      	str	r0, [r7, #4]
 8014a44:	460b      	mov	r3, r1
 8014a46:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014a4e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	32b0      	adds	r2, #176	; 0xb0
 8014a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d101      	bne.n	8014a66 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8014a62:	2303      	movs	r3, #3
 8014a64:	e065      	b.n	8014b32 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	32b0      	adds	r2, #176	; 0xb0
 8014a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a74:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014a76:	78fb      	ldrb	r3, [r7, #3]
 8014a78:	f003 020f 	and.w	r2, r3, #15
 8014a7c:	6879      	ldr	r1, [r7, #4]
 8014a7e:	4613      	mov	r3, r2
 8014a80:	009b      	lsls	r3, r3, #2
 8014a82:	4413      	add	r3, r2
 8014a84:	009b      	lsls	r3, r3, #2
 8014a86:	440b      	add	r3, r1
 8014a88:	3318      	adds	r3, #24
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d02f      	beq.n	8014af0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8014a90:	78fb      	ldrb	r3, [r7, #3]
 8014a92:	f003 020f 	and.w	r2, r3, #15
 8014a96:	6879      	ldr	r1, [r7, #4]
 8014a98:	4613      	mov	r3, r2
 8014a9a:	009b      	lsls	r3, r3, #2
 8014a9c:	4413      	add	r3, r2
 8014a9e:	009b      	lsls	r3, r3, #2
 8014aa0:	440b      	add	r3, r1
 8014aa2:	3318      	adds	r3, #24
 8014aa4:	681a      	ldr	r2, [r3, #0]
 8014aa6:	78fb      	ldrb	r3, [r7, #3]
 8014aa8:	f003 010f 	and.w	r1, r3, #15
 8014aac:	68f8      	ldr	r0, [r7, #12]
 8014aae:	460b      	mov	r3, r1
 8014ab0:	00db      	lsls	r3, r3, #3
 8014ab2:	440b      	add	r3, r1
 8014ab4:	009b      	lsls	r3, r3, #2
 8014ab6:	4403      	add	r3, r0
 8014ab8:	3344      	adds	r3, #68	; 0x44
 8014aba:	681b      	ldr	r3, [r3, #0]
 8014abc:	fbb2 f1f3 	udiv	r1, r2, r3
 8014ac0:	fb01 f303 	mul.w	r3, r1, r3
 8014ac4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d112      	bne.n	8014af0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8014aca:	78fb      	ldrb	r3, [r7, #3]
 8014acc:	f003 020f 	and.w	r2, r3, #15
 8014ad0:	6879      	ldr	r1, [r7, #4]
 8014ad2:	4613      	mov	r3, r2
 8014ad4:	009b      	lsls	r3, r3, #2
 8014ad6:	4413      	add	r3, r2
 8014ad8:	009b      	lsls	r3, r3, #2
 8014ada:	440b      	add	r3, r1
 8014adc:	3318      	adds	r3, #24
 8014ade:	2200      	movs	r2, #0
 8014ae0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8014ae2:	78f9      	ldrb	r1, [r7, #3]
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	6878      	ldr	r0, [r7, #4]
 8014aea:	f002 fa06 	bl	8016efa <USBD_LL_Transmit>
 8014aee:	e01f      	b.n	8014b30 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8014af0:	68bb      	ldr	r3, [r7, #8]
 8014af2:	2200      	movs	r2, #0
 8014af4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014afe:	687a      	ldr	r2, [r7, #4]
 8014b00:	33b0      	adds	r3, #176	; 0xb0
 8014b02:	009b      	lsls	r3, r3, #2
 8014b04:	4413      	add	r3, r2
 8014b06:	685b      	ldr	r3, [r3, #4]
 8014b08:	691b      	ldr	r3, [r3, #16]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d010      	beq.n	8014b30 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014b14:	687a      	ldr	r2, [r7, #4]
 8014b16:	33b0      	adds	r3, #176	; 0xb0
 8014b18:	009b      	lsls	r3, r3, #2
 8014b1a:	4413      	add	r3, r2
 8014b1c:	685b      	ldr	r3, [r3, #4]
 8014b1e:	691b      	ldr	r3, [r3, #16]
 8014b20:	68ba      	ldr	r2, [r7, #8]
 8014b22:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8014b26:	68ba      	ldr	r2, [r7, #8]
 8014b28:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8014b2c:	78fa      	ldrb	r2, [r7, #3]
 8014b2e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8014b30:	2300      	movs	r3, #0
}
 8014b32:	4618      	mov	r0, r3
 8014b34:	3710      	adds	r7, #16
 8014b36:	46bd      	mov	sp, r7
 8014b38:	bd80      	pop	{r7, pc}

08014b3a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014b3a:	b580      	push	{r7, lr}
 8014b3c:	b084      	sub	sp, #16
 8014b3e:	af00      	add	r7, sp, #0
 8014b40:	6078      	str	r0, [r7, #4]
 8014b42:	460b      	mov	r3, r1
 8014b44:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	32b0      	adds	r2, #176	; 0xb0
 8014b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014b54:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	32b0      	adds	r2, #176	; 0xb0
 8014b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d101      	bne.n	8014b6c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8014b68:	2303      	movs	r3, #3
 8014b6a:	e01a      	b.n	8014ba2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8014b6c:	78fb      	ldrb	r3, [r7, #3]
 8014b6e:	4619      	mov	r1, r3
 8014b70:	6878      	ldr	r0, [r7, #4]
 8014b72:	f002 fa04 	bl	8016f7e <USBD_LL_GetRxDataSize>
 8014b76:	4602      	mov	r2, r0
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014b84:	687a      	ldr	r2, [r7, #4]
 8014b86:	33b0      	adds	r3, #176	; 0xb0
 8014b88:	009b      	lsls	r3, r3, #2
 8014b8a:	4413      	add	r3, r2
 8014b8c:	685b      	ldr	r3, [r3, #4]
 8014b8e:	68db      	ldr	r3, [r3, #12]
 8014b90:	68fa      	ldr	r2, [r7, #12]
 8014b92:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8014b96:	68fa      	ldr	r2, [r7, #12]
 8014b98:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8014b9c:	4611      	mov	r1, r2
 8014b9e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8014ba0:	2300      	movs	r3, #0
}
 8014ba2:	4618      	mov	r0, r3
 8014ba4:	3710      	adds	r7, #16
 8014ba6:	46bd      	mov	sp, r7
 8014ba8:	bd80      	pop	{r7, pc}

08014baa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8014baa:	b580      	push	{r7, lr}
 8014bac:	b084      	sub	sp, #16
 8014bae:	af00      	add	r7, sp, #0
 8014bb0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	32b0      	adds	r2, #176	; 0xb0
 8014bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014bc0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d101      	bne.n	8014bcc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8014bc8:	2303      	movs	r3, #3
 8014bca:	e025      	b.n	8014c18 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014bd2:	687a      	ldr	r2, [r7, #4]
 8014bd4:	33b0      	adds	r3, #176	; 0xb0
 8014bd6:	009b      	lsls	r3, r3, #2
 8014bd8:	4413      	add	r3, r2
 8014bda:	685b      	ldr	r3, [r3, #4]
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d01a      	beq.n	8014c16 <USBD_CDC_EP0_RxReady+0x6c>
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8014be6:	2bff      	cmp	r3, #255	; 0xff
 8014be8:	d015      	beq.n	8014c16 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014bf0:	687a      	ldr	r2, [r7, #4]
 8014bf2:	33b0      	adds	r3, #176	; 0xb0
 8014bf4:	009b      	lsls	r3, r3, #2
 8014bf6:	4413      	add	r3, r2
 8014bf8:	685b      	ldr	r3, [r3, #4]
 8014bfa:	689b      	ldr	r3, [r3, #8]
 8014bfc:	68fa      	ldr	r2, [r7, #12]
 8014bfe:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8014c02:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8014c04:	68fa      	ldr	r2, [r7, #12]
 8014c06:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014c0a:	b292      	uxth	r2, r2
 8014c0c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	22ff      	movs	r2, #255	; 0xff
 8014c12:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8014c16:	2300      	movs	r3, #0
}
 8014c18:	4618      	mov	r0, r3
 8014c1a:	3710      	adds	r7, #16
 8014c1c:	46bd      	mov	sp, r7
 8014c1e:	bd80      	pop	{r7, pc}

08014c20 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8014c20:	b580      	push	{r7, lr}
 8014c22:	b086      	sub	sp, #24
 8014c24:	af00      	add	r7, sp, #0
 8014c26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014c28:	2182      	movs	r1, #130	; 0x82
 8014c2a:	4818      	ldr	r0, [pc, #96]	; (8014c8c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014c2c:	f000 fd4f 	bl	80156ce <USBD_GetEpDesc>
 8014c30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014c32:	2101      	movs	r1, #1
 8014c34:	4815      	ldr	r0, [pc, #84]	; (8014c8c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014c36:	f000 fd4a 	bl	80156ce <USBD_GetEpDesc>
 8014c3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014c3c:	2181      	movs	r1, #129	; 0x81
 8014c3e:	4813      	ldr	r0, [pc, #76]	; (8014c8c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014c40:	f000 fd45 	bl	80156ce <USBD_GetEpDesc>
 8014c44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014c46:	697b      	ldr	r3, [r7, #20]
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d002      	beq.n	8014c52 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014c4c:	697b      	ldr	r3, [r7, #20]
 8014c4e:	2210      	movs	r2, #16
 8014c50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d006      	beq.n	8014c66 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	2200      	movs	r2, #0
 8014c5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014c60:	711a      	strb	r2, [r3, #4]
 8014c62:	2200      	movs	r2, #0
 8014c64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014c66:	68fb      	ldr	r3, [r7, #12]
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d006      	beq.n	8014c7a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	2200      	movs	r2, #0
 8014c70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014c74:	711a      	strb	r2, [r3, #4]
 8014c76:	2200      	movs	r2, #0
 8014c78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	2243      	movs	r2, #67	; 0x43
 8014c7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014c80:	4b02      	ldr	r3, [pc, #8]	; (8014c8c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3718      	adds	r7, #24
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bd80      	pop	{r7, pc}
 8014c8a:	bf00      	nop
 8014c8c:	24000054 	.word	0x24000054

08014c90 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8014c90:	b580      	push	{r7, lr}
 8014c92:	b086      	sub	sp, #24
 8014c94:	af00      	add	r7, sp, #0
 8014c96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014c98:	2182      	movs	r1, #130	; 0x82
 8014c9a:	4818      	ldr	r0, [pc, #96]	; (8014cfc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014c9c:	f000 fd17 	bl	80156ce <USBD_GetEpDesc>
 8014ca0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014ca2:	2101      	movs	r1, #1
 8014ca4:	4815      	ldr	r0, [pc, #84]	; (8014cfc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014ca6:	f000 fd12 	bl	80156ce <USBD_GetEpDesc>
 8014caa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014cac:	2181      	movs	r1, #129	; 0x81
 8014cae:	4813      	ldr	r0, [pc, #76]	; (8014cfc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014cb0:	f000 fd0d 	bl	80156ce <USBD_GetEpDesc>
 8014cb4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014cb6:	697b      	ldr	r3, [r7, #20]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d002      	beq.n	8014cc2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8014cbc:	697b      	ldr	r3, [r7, #20]
 8014cbe:	2210      	movs	r2, #16
 8014cc0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014cc2:	693b      	ldr	r3, [r7, #16]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d006      	beq.n	8014cd6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8014cc8:	693b      	ldr	r3, [r7, #16]
 8014cca:	2200      	movs	r2, #0
 8014ccc:	711a      	strb	r2, [r3, #4]
 8014cce:	2200      	movs	r2, #0
 8014cd0:	f042 0202 	orr.w	r2, r2, #2
 8014cd4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d006      	beq.n	8014cea <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	2200      	movs	r2, #0
 8014ce0:	711a      	strb	r2, [r3, #4]
 8014ce2:	2200      	movs	r2, #0
 8014ce4:	f042 0202 	orr.w	r2, r2, #2
 8014ce8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	2243      	movs	r2, #67	; 0x43
 8014cee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014cf0:	4b02      	ldr	r3, [pc, #8]	; (8014cfc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8014cf2:	4618      	mov	r0, r3
 8014cf4:	3718      	adds	r7, #24
 8014cf6:	46bd      	mov	sp, r7
 8014cf8:	bd80      	pop	{r7, pc}
 8014cfa:	bf00      	nop
 8014cfc:	24000054 	.word	0x24000054

08014d00 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8014d00:	b580      	push	{r7, lr}
 8014d02:	b086      	sub	sp, #24
 8014d04:	af00      	add	r7, sp, #0
 8014d06:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014d08:	2182      	movs	r1, #130	; 0x82
 8014d0a:	4818      	ldr	r0, [pc, #96]	; (8014d6c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d0c:	f000 fcdf 	bl	80156ce <USBD_GetEpDesc>
 8014d10:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014d12:	2101      	movs	r1, #1
 8014d14:	4815      	ldr	r0, [pc, #84]	; (8014d6c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d16:	f000 fcda 	bl	80156ce <USBD_GetEpDesc>
 8014d1a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014d1c:	2181      	movs	r1, #129	; 0x81
 8014d1e:	4813      	ldr	r0, [pc, #76]	; (8014d6c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d20:	f000 fcd5 	bl	80156ce <USBD_GetEpDesc>
 8014d24:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014d26:	697b      	ldr	r3, [r7, #20]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d002      	beq.n	8014d32 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014d2c:	697b      	ldr	r3, [r7, #20]
 8014d2e:	2210      	movs	r2, #16
 8014d30:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014d32:	693b      	ldr	r3, [r7, #16]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d006      	beq.n	8014d46 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014d38:	693b      	ldr	r3, [r7, #16]
 8014d3a:	2200      	movs	r2, #0
 8014d3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014d40:	711a      	strb	r2, [r3, #4]
 8014d42:	2200      	movs	r2, #0
 8014d44:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d006      	beq.n	8014d5a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	2200      	movs	r2, #0
 8014d50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014d54:	711a      	strb	r2, [r3, #4]
 8014d56:	2200      	movs	r2, #0
 8014d58:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	2243      	movs	r2, #67	; 0x43
 8014d5e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014d60:	4b02      	ldr	r3, [pc, #8]	; (8014d6c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8014d62:	4618      	mov	r0, r3
 8014d64:	3718      	adds	r7, #24
 8014d66:	46bd      	mov	sp, r7
 8014d68:	bd80      	pop	{r7, pc}
 8014d6a:	bf00      	nop
 8014d6c:	24000054 	.word	0x24000054

08014d70 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8014d70:	b480      	push	{r7}
 8014d72:	b083      	sub	sp, #12
 8014d74:	af00      	add	r7, sp, #0
 8014d76:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	220a      	movs	r2, #10
 8014d7c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8014d7e:	4b03      	ldr	r3, [pc, #12]	; (8014d8c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8014d80:	4618      	mov	r0, r3
 8014d82:	370c      	adds	r7, #12
 8014d84:	46bd      	mov	sp, r7
 8014d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d8a:	4770      	bx	lr
 8014d8c:	24000010 	.word	0x24000010

08014d90 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8014d90:	b480      	push	{r7}
 8014d92:	b083      	sub	sp, #12
 8014d94:	af00      	add	r7, sp, #0
 8014d96:	6078      	str	r0, [r7, #4]
 8014d98:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8014d9a:	683b      	ldr	r3, [r7, #0]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d101      	bne.n	8014da4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8014da0:	2303      	movs	r3, #3
 8014da2:	e009      	b.n	8014db8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014daa:	687a      	ldr	r2, [r7, #4]
 8014dac:	33b0      	adds	r3, #176	; 0xb0
 8014dae:	009b      	lsls	r3, r3, #2
 8014db0:	4413      	add	r3, r2
 8014db2:	683a      	ldr	r2, [r7, #0]
 8014db4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8014db6:	2300      	movs	r3, #0
}
 8014db8:	4618      	mov	r0, r3
 8014dba:	370c      	adds	r7, #12
 8014dbc:	46bd      	mov	sp, r7
 8014dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc2:	4770      	bx	lr

08014dc4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8014dc4:	b480      	push	{r7}
 8014dc6:	b087      	sub	sp, #28
 8014dc8:	af00      	add	r7, sp, #0
 8014dca:	60f8      	str	r0, [r7, #12]
 8014dcc:	60b9      	str	r1, [r7, #8]
 8014dce:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	32b0      	adds	r2, #176	; 0xb0
 8014dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014dde:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014de0:	697b      	ldr	r3, [r7, #20]
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d101      	bne.n	8014dea <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014de6:	2303      	movs	r3, #3
 8014de8:	e008      	b.n	8014dfc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8014dea:	697b      	ldr	r3, [r7, #20]
 8014dec:	68ba      	ldr	r2, [r7, #8]
 8014dee:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8014df2:	697b      	ldr	r3, [r7, #20]
 8014df4:	687a      	ldr	r2, [r7, #4]
 8014df6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8014dfa:	2300      	movs	r3, #0
}
 8014dfc:	4618      	mov	r0, r3
 8014dfe:	371c      	adds	r7, #28
 8014e00:	46bd      	mov	sp, r7
 8014e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e06:	4770      	bx	lr

08014e08 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014e08:	b480      	push	{r7}
 8014e0a:	b085      	sub	sp, #20
 8014e0c:	af00      	add	r7, sp, #0
 8014e0e:	6078      	str	r0, [r7, #4]
 8014e10:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	32b0      	adds	r2, #176	; 0xb0
 8014e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e20:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d101      	bne.n	8014e2c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8014e28:	2303      	movs	r3, #3
 8014e2a:	e004      	b.n	8014e36 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	683a      	ldr	r2, [r7, #0]
 8014e30:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8014e34:	2300      	movs	r3, #0
}
 8014e36:	4618      	mov	r0, r3
 8014e38:	3714      	adds	r7, #20
 8014e3a:	46bd      	mov	sp, r7
 8014e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e40:	4770      	bx	lr
	...

08014e44 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8014e44:	b580      	push	{r7, lr}
 8014e46:	b084      	sub	sp, #16
 8014e48:	af00      	add	r7, sp, #0
 8014e4a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	32b0      	adds	r2, #176	; 0xb0
 8014e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e5a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8014e5c:	2301      	movs	r3, #1
 8014e5e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014e60:	68bb      	ldr	r3, [r7, #8]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d101      	bne.n	8014e6a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014e66:	2303      	movs	r3, #3
 8014e68:	e025      	b.n	8014eb6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8014e6a:	68bb      	ldr	r3, [r7, #8]
 8014e6c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d11f      	bne.n	8014eb4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014e74:	68bb      	ldr	r3, [r7, #8]
 8014e76:	2201      	movs	r2, #1
 8014e78:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8014e7c:	4b10      	ldr	r3, [pc, #64]	; (8014ec0 <USBD_CDC_TransmitPacket+0x7c>)
 8014e7e:	781b      	ldrb	r3, [r3, #0]
 8014e80:	f003 020f 	and.w	r2, r3, #15
 8014e84:	68bb      	ldr	r3, [r7, #8]
 8014e86:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8014e8a:	6878      	ldr	r0, [r7, #4]
 8014e8c:	4613      	mov	r3, r2
 8014e8e:	009b      	lsls	r3, r3, #2
 8014e90:	4413      	add	r3, r2
 8014e92:	009b      	lsls	r3, r3, #2
 8014e94:	4403      	add	r3, r0
 8014e96:	3318      	adds	r3, #24
 8014e98:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8014e9a:	4b09      	ldr	r3, [pc, #36]	; (8014ec0 <USBD_CDC_TransmitPacket+0x7c>)
 8014e9c:	7819      	ldrb	r1, [r3, #0]
 8014e9e:	68bb      	ldr	r3, [r7, #8]
 8014ea0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8014ea4:	68bb      	ldr	r3, [r7, #8]
 8014ea6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8014eaa:	6878      	ldr	r0, [r7, #4]
 8014eac:	f002 f825 	bl	8016efa <USBD_LL_Transmit>

    ret = USBD_OK;
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8014eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8014eb6:	4618      	mov	r0, r3
 8014eb8:	3710      	adds	r7, #16
 8014eba:	46bd      	mov	sp, r7
 8014ebc:	bd80      	pop	{r7, pc}
 8014ebe:	bf00      	nop
 8014ec0:	24000097 	.word	0x24000097

08014ec4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b084      	sub	sp, #16
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	32b0      	adds	r2, #176	; 0xb0
 8014ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014eda:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	32b0      	adds	r2, #176	; 0xb0
 8014ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d101      	bne.n	8014ef2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8014eee:	2303      	movs	r3, #3
 8014ef0:	e018      	b.n	8014f24 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	7c1b      	ldrb	r3, [r3, #16]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d10a      	bne.n	8014f10 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014efa:	4b0c      	ldr	r3, [pc, #48]	; (8014f2c <USBD_CDC_ReceivePacket+0x68>)
 8014efc:	7819      	ldrb	r1, [r3, #0]
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014f08:	6878      	ldr	r0, [r7, #4]
 8014f0a:	f002 f817 	bl	8016f3c <USBD_LL_PrepareReceive>
 8014f0e:	e008      	b.n	8014f22 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014f10:	4b06      	ldr	r3, [pc, #24]	; (8014f2c <USBD_CDC_ReceivePacket+0x68>)
 8014f12:	7819      	ldrb	r1, [r3, #0]
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f1a:	2340      	movs	r3, #64	; 0x40
 8014f1c:	6878      	ldr	r0, [r7, #4]
 8014f1e:	f002 f80d 	bl	8016f3c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014f22:	2300      	movs	r3, #0
}
 8014f24:	4618      	mov	r0, r3
 8014f26:	3710      	adds	r7, #16
 8014f28:	46bd      	mov	sp, r7
 8014f2a:	bd80      	pop	{r7, pc}
 8014f2c:	24000098 	.word	0x24000098

08014f30 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8014f30:	b580      	push	{r7, lr}
 8014f32:	b086      	sub	sp, #24
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	60f8      	str	r0, [r7, #12]
 8014f38:	60b9      	str	r1, [r7, #8]
 8014f3a:	4613      	mov	r3, r2
 8014f3c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d101      	bne.n	8014f48 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014f44:	2303      	movs	r3, #3
 8014f46:	e01f      	b.n	8014f88 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	2200      	movs	r2, #0
 8014f4c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	2200      	movs	r2, #0
 8014f54:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	2200      	movs	r2, #0
 8014f5c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014f60:	68bb      	ldr	r3, [r7, #8]
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d003      	beq.n	8014f6e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	68ba      	ldr	r2, [r7, #8]
 8014f6a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	2201      	movs	r2, #1
 8014f72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	79fa      	ldrb	r2, [r7, #7]
 8014f7a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014f7c:	68f8      	ldr	r0, [r7, #12]
 8014f7e:	f001 fe81 	bl	8016c84 <USBD_LL_Init>
 8014f82:	4603      	mov	r3, r0
 8014f84:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f88:	4618      	mov	r0, r3
 8014f8a:	3718      	adds	r7, #24
 8014f8c:	46bd      	mov	sp, r7
 8014f8e:	bd80      	pop	{r7, pc}

08014f90 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014f90:	b580      	push	{r7, lr}
 8014f92:	b084      	sub	sp, #16
 8014f94:	af00      	add	r7, sp, #0
 8014f96:	6078      	str	r0, [r7, #4]
 8014f98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8014f9e:	683b      	ldr	r3, [r7, #0]
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d101      	bne.n	8014fa8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014fa4:	2303      	movs	r3, #3
 8014fa6:	e025      	b.n	8014ff4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	683a      	ldr	r2, [r7, #0]
 8014fac:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	32ae      	adds	r2, #174	; 0xae
 8014fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d00f      	beq.n	8014fe4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	32ae      	adds	r2, #174	; 0xae
 8014fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fd4:	f107 020e 	add.w	r2, r7, #14
 8014fd8:	4610      	mov	r0, r2
 8014fda:	4798      	blx	r3
 8014fdc:	4602      	mov	r2, r0
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8014fea:	1c5a      	adds	r2, r3, #1
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8014ff2:	2300      	movs	r3, #0
}
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	3710      	adds	r7, #16
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	bd80      	pop	{r7, pc}

08014ffc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b082      	sub	sp, #8
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015004:	6878      	ldr	r0, [r7, #4]
 8015006:	f001 fe8f 	bl	8016d28 <USBD_LL_Start>
 801500a:	4603      	mov	r3, r0
}
 801500c:	4618      	mov	r0, r3
 801500e:	3708      	adds	r7, #8
 8015010:	46bd      	mov	sp, r7
 8015012:	bd80      	pop	{r7, pc}

08015014 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015014:	b480      	push	{r7}
 8015016:	b083      	sub	sp, #12
 8015018:	af00      	add	r7, sp, #0
 801501a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801501c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801501e:	4618      	mov	r0, r3
 8015020:	370c      	adds	r7, #12
 8015022:	46bd      	mov	sp, r7
 8015024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015028:	4770      	bx	lr

0801502a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801502a:	b580      	push	{r7, lr}
 801502c:	b084      	sub	sp, #16
 801502e:	af00      	add	r7, sp, #0
 8015030:	6078      	str	r0, [r7, #4]
 8015032:	460b      	mov	r3, r1
 8015034:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015036:	2300      	movs	r3, #0
 8015038:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015040:	2b00      	cmp	r3, #0
 8015042:	d009      	beq.n	8015058 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801504a:	681b      	ldr	r3, [r3, #0]
 801504c:	78fa      	ldrb	r2, [r7, #3]
 801504e:	4611      	mov	r1, r2
 8015050:	6878      	ldr	r0, [r7, #4]
 8015052:	4798      	blx	r3
 8015054:	4603      	mov	r3, r0
 8015056:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015058:	7bfb      	ldrb	r3, [r7, #15]
}
 801505a:	4618      	mov	r0, r3
 801505c:	3710      	adds	r7, #16
 801505e:	46bd      	mov	sp, r7
 8015060:	bd80      	pop	{r7, pc}

08015062 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015062:	b580      	push	{r7, lr}
 8015064:	b084      	sub	sp, #16
 8015066:	af00      	add	r7, sp, #0
 8015068:	6078      	str	r0, [r7, #4]
 801506a:	460b      	mov	r3, r1
 801506c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801506e:	2300      	movs	r3, #0
 8015070:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015078:	685b      	ldr	r3, [r3, #4]
 801507a:	78fa      	ldrb	r2, [r7, #3]
 801507c:	4611      	mov	r1, r2
 801507e:	6878      	ldr	r0, [r7, #4]
 8015080:	4798      	blx	r3
 8015082:	4603      	mov	r3, r0
 8015084:	2b00      	cmp	r3, #0
 8015086:	d001      	beq.n	801508c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015088:	2303      	movs	r3, #3
 801508a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801508c:	7bfb      	ldrb	r3, [r7, #15]
}
 801508e:	4618      	mov	r0, r3
 8015090:	3710      	adds	r7, #16
 8015092:	46bd      	mov	sp, r7
 8015094:	bd80      	pop	{r7, pc}

08015096 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015096:	b580      	push	{r7, lr}
 8015098:	b084      	sub	sp, #16
 801509a:	af00      	add	r7, sp, #0
 801509c:	6078      	str	r0, [r7, #4]
 801509e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80150a6:	6839      	ldr	r1, [r7, #0]
 80150a8:	4618      	mov	r0, r3
 80150aa:	f001 f90e 	bl	80162ca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	2201      	movs	r2, #1
 80150b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80150bc:	461a      	mov	r2, r3
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80150ca:	f003 031f 	and.w	r3, r3, #31
 80150ce:	2b02      	cmp	r3, #2
 80150d0:	d01a      	beq.n	8015108 <USBD_LL_SetupStage+0x72>
 80150d2:	2b02      	cmp	r3, #2
 80150d4:	d822      	bhi.n	801511c <USBD_LL_SetupStage+0x86>
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d002      	beq.n	80150e0 <USBD_LL_SetupStage+0x4a>
 80150da:	2b01      	cmp	r3, #1
 80150dc:	d00a      	beq.n	80150f4 <USBD_LL_SetupStage+0x5e>
 80150de:	e01d      	b.n	801511c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80150e6:	4619      	mov	r1, r3
 80150e8:	6878      	ldr	r0, [r7, #4]
 80150ea:	f000 fb65 	bl	80157b8 <USBD_StdDevReq>
 80150ee:	4603      	mov	r3, r0
 80150f0:	73fb      	strb	r3, [r7, #15]
      break;
 80150f2:	e020      	b.n	8015136 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80150fa:	4619      	mov	r1, r3
 80150fc:	6878      	ldr	r0, [r7, #4]
 80150fe:	f000 fbcd 	bl	801589c <USBD_StdItfReq>
 8015102:	4603      	mov	r3, r0
 8015104:	73fb      	strb	r3, [r7, #15]
      break;
 8015106:	e016      	b.n	8015136 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801510e:	4619      	mov	r1, r3
 8015110:	6878      	ldr	r0, [r7, #4]
 8015112:	f000 fc2f 	bl	8015974 <USBD_StdEPReq>
 8015116:	4603      	mov	r3, r0
 8015118:	73fb      	strb	r3, [r7, #15]
      break;
 801511a:	e00c      	b.n	8015136 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015122:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015126:	b2db      	uxtb	r3, r3
 8015128:	4619      	mov	r1, r3
 801512a:	6878      	ldr	r0, [r7, #4]
 801512c:	f001 fe5c 	bl	8016de8 <USBD_LL_StallEP>
 8015130:	4603      	mov	r3, r0
 8015132:	73fb      	strb	r3, [r7, #15]
      break;
 8015134:	bf00      	nop
  }

  return ret;
 8015136:	7bfb      	ldrb	r3, [r7, #15]
}
 8015138:	4618      	mov	r0, r3
 801513a:	3710      	adds	r7, #16
 801513c:	46bd      	mov	sp, r7
 801513e:	bd80      	pop	{r7, pc}

08015140 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015140:	b580      	push	{r7, lr}
 8015142:	b086      	sub	sp, #24
 8015144:	af00      	add	r7, sp, #0
 8015146:	60f8      	str	r0, [r7, #12]
 8015148:	460b      	mov	r3, r1
 801514a:	607a      	str	r2, [r7, #4]
 801514c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801514e:	2300      	movs	r3, #0
 8015150:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015152:	7afb      	ldrb	r3, [r7, #11]
 8015154:	2b00      	cmp	r3, #0
 8015156:	d16e      	bne.n	8015236 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 801515e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015160:	68fb      	ldr	r3, [r7, #12]
 8015162:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8015166:	2b03      	cmp	r3, #3
 8015168:	f040 8098 	bne.w	801529c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801516c:	693b      	ldr	r3, [r7, #16]
 801516e:	689a      	ldr	r2, [r3, #8]
 8015170:	693b      	ldr	r3, [r7, #16]
 8015172:	68db      	ldr	r3, [r3, #12]
 8015174:	429a      	cmp	r2, r3
 8015176:	d913      	bls.n	80151a0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015178:	693b      	ldr	r3, [r7, #16]
 801517a:	689a      	ldr	r2, [r3, #8]
 801517c:	693b      	ldr	r3, [r7, #16]
 801517e:	68db      	ldr	r3, [r3, #12]
 8015180:	1ad2      	subs	r2, r2, r3
 8015182:	693b      	ldr	r3, [r7, #16]
 8015184:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015186:	693b      	ldr	r3, [r7, #16]
 8015188:	68da      	ldr	r2, [r3, #12]
 801518a:	693b      	ldr	r3, [r7, #16]
 801518c:	689b      	ldr	r3, [r3, #8]
 801518e:	4293      	cmp	r3, r2
 8015190:	bf28      	it	cs
 8015192:	4613      	movcs	r3, r2
 8015194:	461a      	mov	r2, r3
 8015196:	6879      	ldr	r1, [r7, #4]
 8015198:	68f8      	ldr	r0, [r7, #12]
 801519a:	f001 f98a 	bl	80164b2 <USBD_CtlContinueRx>
 801519e:	e07d      	b.n	801529c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80151a0:	68fb      	ldr	r3, [r7, #12]
 80151a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80151a6:	f003 031f 	and.w	r3, r3, #31
 80151aa:	2b02      	cmp	r3, #2
 80151ac:	d014      	beq.n	80151d8 <USBD_LL_DataOutStage+0x98>
 80151ae:	2b02      	cmp	r3, #2
 80151b0:	d81d      	bhi.n	80151ee <USBD_LL_DataOutStage+0xae>
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d002      	beq.n	80151bc <USBD_LL_DataOutStage+0x7c>
 80151b6:	2b01      	cmp	r3, #1
 80151b8:	d003      	beq.n	80151c2 <USBD_LL_DataOutStage+0x82>
 80151ba:	e018      	b.n	80151ee <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80151bc:	2300      	movs	r3, #0
 80151be:	75bb      	strb	r3, [r7, #22]
            break;
 80151c0:	e018      	b.n	80151f4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80151c8:	b2db      	uxtb	r3, r3
 80151ca:	4619      	mov	r1, r3
 80151cc:	68f8      	ldr	r0, [r7, #12]
 80151ce:	f000 fa64 	bl	801569a <USBD_CoreFindIF>
 80151d2:	4603      	mov	r3, r0
 80151d4:	75bb      	strb	r3, [r7, #22]
            break;
 80151d6:	e00d      	b.n	80151f4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80151d8:	68fb      	ldr	r3, [r7, #12]
 80151da:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80151de:	b2db      	uxtb	r3, r3
 80151e0:	4619      	mov	r1, r3
 80151e2:	68f8      	ldr	r0, [r7, #12]
 80151e4:	f000 fa66 	bl	80156b4 <USBD_CoreFindEP>
 80151e8:	4603      	mov	r3, r0
 80151ea:	75bb      	strb	r3, [r7, #22]
            break;
 80151ec:	e002      	b.n	80151f4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80151ee:	2300      	movs	r3, #0
 80151f0:	75bb      	strb	r3, [r7, #22]
            break;
 80151f2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80151f4:	7dbb      	ldrb	r3, [r7, #22]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d119      	bne.n	801522e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015200:	b2db      	uxtb	r3, r3
 8015202:	2b03      	cmp	r3, #3
 8015204:	d113      	bne.n	801522e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8015206:	7dba      	ldrb	r2, [r7, #22]
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	32ae      	adds	r2, #174	; 0xae
 801520c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015210:	691b      	ldr	r3, [r3, #16]
 8015212:	2b00      	cmp	r3, #0
 8015214:	d00b      	beq.n	801522e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8015216:	7dba      	ldrb	r2, [r7, #22]
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801521e:	7dba      	ldrb	r2, [r7, #22]
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	32ae      	adds	r2, #174	; 0xae
 8015224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015228:	691b      	ldr	r3, [r3, #16]
 801522a:	68f8      	ldr	r0, [r7, #12]
 801522c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801522e:	68f8      	ldr	r0, [r7, #12]
 8015230:	f001 f950 	bl	80164d4 <USBD_CtlSendStatus>
 8015234:	e032      	b.n	801529c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8015236:	7afb      	ldrb	r3, [r7, #11]
 8015238:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801523c:	b2db      	uxtb	r3, r3
 801523e:	4619      	mov	r1, r3
 8015240:	68f8      	ldr	r0, [r7, #12]
 8015242:	f000 fa37 	bl	80156b4 <USBD_CoreFindEP>
 8015246:	4603      	mov	r3, r0
 8015248:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801524a:	7dbb      	ldrb	r3, [r7, #22]
 801524c:	2bff      	cmp	r3, #255	; 0xff
 801524e:	d025      	beq.n	801529c <USBD_LL_DataOutStage+0x15c>
 8015250:	7dbb      	ldrb	r3, [r7, #22]
 8015252:	2b00      	cmp	r3, #0
 8015254:	d122      	bne.n	801529c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015256:	68fb      	ldr	r3, [r7, #12]
 8015258:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801525c:	b2db      	uxtb	r3, r3
 801525e:	2b03      	cmp	r3, #3
 8015260:	d117      	bne.n	8015292 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8015262:	7dba      	ldrb	r2, [r7, #22]
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	32ae      	adds	r2, #174	; 0xae
 8015268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801526c:	699b      	ldr	r3, [r3, #24]
 801526e:	2b00      	cmp	r3, #0
 8015270:	d00f      	beq.n	8015292 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8015272:	7dba      	ldrb	r2, [r7, #22]
 8015274:	68fb      	ldr	r3, [r7, #12]
 8015276:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801527a:	7dba      	ldrb	r2, [r7, #22]
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	32ae      	adds	r2, #174	; 0xae
 8015280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015284:	699b      	ldr	r3, [r3, #24]
 8015286:	7afa      	ldrb	r2, [r7, #11]
 8015288:	4611      	mov	r1, r2
 801528a:	68f8      	ldr	r0, [r7, #12]
 801528c:	4798      	blx	r3
 801528e:	4603      	mov	r3, r0
 8015290:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8015292:	7dfb      	ldrb	r3, [r7, #23]
 8015294:	2b00      	cmp	r3, #0
 8015296:	d001      	beq.n	801529c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8015298:	7dfb      	ldrb	r3, [r7, #23]
 801529a:	e000      	b.n	801529e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801529c:	2300      	movs	r3, #0
}
 801529e:	4618      	mov	r0, r3
 80152a0:	3718      	adds	r7, #24
 80152a2:	46bd      	mov	sp, r7
 80152a4:	bd80      	pop	{r7, pc}

080152a6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80152a6:	b580      	push	{r7, lr}
 80152a8:	b086      	sub	sp, #24
 80152aa:	af00      	add	r7, sp, #0
 80152ac:	60f8      	str	r0, [r7, #12]
 80152ae:	460b      	mov	r3, r1
 80152b0:	607a      	str	r2, [r7, #4]
 80152b2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80152b4:	7afb      	ldrb	r3, [r7, #11]
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	d16f      	bne.n	801539a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80152ba:	68fb      	ldr	r3, [r7, #12]
 80152bc:	3314      	adds	r3, #20
 80152be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80152c0:	68fb      	ldr	r3, [r7, #12]
 80152c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80152c6:	2b02      	cmp	r3, #2
 80152c8:	d15a      	bne.n	8015380 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80152ca:	693b      	ldr	r3, [r7, #16]
 80152cc:	689a      	ldr	r2, [r3, #8]
 80152ce:	693b      	ldr	r3, [r7, #16]
 80152d0:	68db      	ldr	r3, [r3, #12]
 80152d2:	429a      	cmp	r2, r3
 80152d4:	d914      	bls.n	8015300 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80152d6:	693b      	ldr	r3, [r7, #16]
 80152d8:	689a      	ldr	r2, [r3, #8]
 80152da:	693b      	ldr	r3, [r7, #16]
 80152dc:	68db      	ldr	r3, [r3, #12]
 80152de:	1ad2      	subs	r2, r2, r3
 80152e0:	693b      	ldr	r3, [r7, #16]
 80152e2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80152e4:	693b      	ldr	r3, [r7, #16]
 80152e6:	689b      	ldr	r3, [r3, #8]
 80152e8:	461a      	mov	r2, r3
 80152ea:	6879      	ldr	r1, [r7, #4]
 80152ec:	68f8      	ldr	r0, [r7, #12]
 80152ee:	f001 f8b2 	bl	8016456 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80152f2:	2300      	movs	r3, #0
 80152f4:	2200      	movs	r2, #0
 80152f6:	2100      	movs	r1, #0
 80152f8:	68f8      	ldr	r0, [r7, #12]
 80152fa:	f001 fe1f 	bl	8016f3c <USBD_LL_PrepareReceive>
 80152fe:	e03f      	b.n	8015380 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8015300:	693b      	ldr	r3, [r7, #16]
 8015302:	68da      	ldr	r2, [r3, #12]
 8015304:	693b      	ldr	r3, [r7, #16]
 8015306:	689b      	ldr	r3, [r3, #8]
 8015308:	429a      	cmp	r2, r3
 801530a:	d11c      	bne.n	8015346 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	685a      	ldr	r2, [r3, #4]
 8015310:	693b      	ldr	r3, [r7, #16]
 8015312:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8015314:	429a      	cmp	r2, r3
 8015316:	d316      	bcc.n	8015346 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8015318:	693b      	ldr	r3, [r7, #16]
 801531a:	685a      	ldr	r2, [r3, #4]
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8015322:	429a      	cmp	r2, r3
 8015324:	d20f      	bcs.n	8015346 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8015326:	2200      	movs	r2, #0
 8015328:	2100      	movs	r1, #0
 801532a:	68f8      	ldr	r0, [r7, #12]
 801532c:	f001 f893 	bl	8016456 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	2200      	movs	r2, #0
 8015334:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015338:	2300      	movs	r3, #0
 801533a:	2200      	movs	r2, #0
 801533c:	2100      	movs	r1, #0
 801533e:	68f8      	ldr	r0, [r7, #12]
 8015340:	f001 fdfc 	bl	8016f3c <USBD_LL_PrepareReceive>
 8015344:	e01c      	b.n	8015380 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801534c:	b2db      	uxtb	r3, r3
 801534e:	2b03      	cmp	r3, #3
 8015350:	d10f      	bne.n	8015372 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8015352:	68fb      	ldr	r3, [r7, #12]
 8015354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015358:	68db      	ldr	r3, [r3, #12]
 801535a:	2b00      	cmp	r3, #0
 801535c:	d009      	beq.n	8015372 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801535e:	68fb      	ldr	r3, [r7, #12]
 8015360:	2200      	movs	r2, #0
 8015362:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801536c:	68db      	ldr	r3, [r3, #12]
 801536e:	68f8      	ldr	r0, [r7, #12]
 8015370:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8015372:	2180      	movs	r1, #128	; 0x80
 8015374:	68f8      	ldr	r0, [r7, #12]
 8015376:	f001 fd37 	bl	8016de8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801537a:	68f8      	ldr	r0, [r7, #12]
 801537c:	f001 f8bd 	bl	80164fa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8015386:	2b00      	cmp	r3, #0
 8015388:	d03a      	beq.n	8015400 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801538a:	68f8      	ldr	r0, [r7, #12]
 801538c:	f7ff fe42 	bl	8015014 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8015390:	68fb      	ldr	r3, [r7, #12]
 8015392:	2200      	movs	r2, #0
 8015394:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8015398:	e032      	b.n	8015400 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801539a:	7afb      	ldrb	r3, [r7, #11]
 801539c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80153a0:	b2db      	uxtb	r3, r3
 80153a2:	4619      	mov	r1, r3
 80153a4:	68f8      	ldr	r0, [r7, #12]
 80153a6:	f000 f985 	bl	80156b4 <USBD_CoreFindEP>
 80153aa:	4603      	mov	r3, r0
 80153ac:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80153ae:	7dfb      	ldrb	r3, [r7, #23]
 80153b0:	2bff      	cmp	r3, #255	; 0xff
 80153b2:	d025      	beq.n	8015400 <USBD_LL_DataInStage+0x15a>
 80153b4:	7dfb      	ldrb	r3, [r7, #23]
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d122      	bne.n	8015400 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80153ba:	68fb      	ldr	r3, [r7, #12]
 80153bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80153c0:	b2db      	uxtb	r3, r3
 80153c2:	2b03      	cmp	r3, #3
 80153c4:	d11c      	bne.n	8015400 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80153c6:	7dfa      	ldrb	r2, [r7, #23]
 80153c8:	68fb      	ldr	r3, [r7, #12]
 80153ca:	32ae      	adds	r2, #174	; 0xae
 80153cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80153d0:	695b      	ldr	r3, [r3, #20]
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d014      	beq.n	8015400 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80153d6:	7dfa      	ldrb	r2, [r7, #23]
 80153d8:	68fb      	ldr	r3, [r7, #12]
 80153da:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80153de:	7dfa      	ldrb	r2, [r7, #23]
 80153e0:	68fb      	ldr	r3, [r7, #12]
 80153e2:	32ae      	adds	r2, #174	; 0xae
 80153e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80153e8:	695b      	ldr	r3, [r3, #20]
 80153ea:	7afa      	ldrb	r2, [r7, #11]
 80153ec:	4611      	mov	r1, r2
 80153ee:	68f8      	ldr	r0, [r7, #12]
 80153f0:	4798      	blx	r3
 80153f2:	4603      	mov	r3, r0
 80153f4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80153f6:	7dbb      	ldrb	r3, [r7, #22]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d001      	beq.n	8015400 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80153fc:	7dbb      	ldrb	r3, [r7, #22]
 80153fe:	e000      	b.n	8015402 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8015400:	2300      	movs	r3, #0
}
 8015402:	4618      	mov	r0, r3
 8015404:	3718      	adds	r7, #24
 8015406:	46bd      	mov	sp, r7
 8015408:	bd80      	pop	{r7, pc}

0801540a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801540a:	b580      	push	{r7, lr}
 801540c:	b084      	sub	sp, #16
 801540e:	af00      	add	r7, sp, #0
 8015410:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8015412:	2300      	movs	r3, #0
 8015414:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	2201      	movs	r2, #1
 801541a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	2200      	movs	r2, #0
 8015422:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	2200      	movs	r2, #0
 801542a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	2200      	movs	r2, #0
 8015430:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	2200      	movs	r2, #0
 8015438:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015442:	2b00      	cmp	r3, #0
 8015444:	d014      	beq.n	8015470 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801544c:	685b      	ldr	r3, [r3, #4]
 801544e:	2b00      	cmp	r3, #0
 8015450:	d00e      	beq.n	8015470 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015458:	685b      	ldr	r3, [r3, #4]
 801545a:	687a      	ldr	r2, [r7, #4]
 801545c:	6852      	ldr	r2, [r2, #4]
 801545e:	b2d2      	uxtb	r2, r2
 8015460:	4611      	mov	r1, r2
 8015462:	6878      	ldr	r0, [r7, #4]
 8015464:	4798      	blx	r3
 8015466:	4603      	mov	r3, r0
 8015468:	2b00      	cmp	r3, #0
 801546a:	d001      	beq.n	8015470 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 801546c:	2303      	movs	r3, #3
 801546e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015470:	2340      	movs	r3, #64	; 0x40
 8015472:	2200      	movs	r2, #0
 8015474:	2100      	movs	r1, #0
 8015476:	6878      	ldr	r0, [r7, #4]
 8015478:	f001 fc71 	bl	8016d5e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	2201      	movs	r2, #1
 8015480:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	2240      	movs	r2, #64	; 0x40
 8015488:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801548c:	2340      	movs	r3, #64	; 0x40
 801548e:	2200      	movs	r2, #0
 8015490:	2180      	movs	r1, #128	; 0x80
 8015492:	6878      	ldr	r0, [r7, #4]
 8015494:	f001 fc63 	bl	8016d5e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	2201      	movs	r2, #1
 801549c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	2240      	movs	r2, #64	; 0x40
 80154a2:	621a      	str	r2, [r3, #32]

  return ret;
 80154a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80154a6:	4618      	mov	r0, r3
 80154a8:	3710      	adds	r7, #16
 80154aa:	46bd      	mov	sp, r7
 80154ac:	bd80      	pop	{r7, pc}

080154ae <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80154ae:	b480      	push	{r7}
 80154b0:	b083      	sub	sp, #12
 80154b2:	af00      	add	r7, sp, #0
 80154b4:	6078      	str	r0, [r7, #4]
 80154b6:	460b      	mov	r3, r1
 80154b8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	78fa      	ldrb	r2, [r7, #3]
 80154be:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80154c0:	2300      	movs	r3, #0
}
 80154c2:	4618      	mov	r0, r3
 80154c4:	370c      	adds	r7, #12
 80154c6:	46bd      	mov	sp, r7
 80154c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154cc:	4770      	bx	lr

080154ce <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80154ce:	b480      	push	{r7}
 80154d0:	b083      	sub	sp, #12
 80154d2:	af00      	add	r7, sp, #0
 80154d4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80154dc:	b2db      	uxtb	r3, r3
 80154de:	2b04      	cmp	r3, #4
 80154e0:	d006      	beq.n	80154f0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80154e8:	b2da      	uxtb	r2, r3
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	2204      	movs	r2, #4
 80154f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80154f8:	2300      	movs	r3, #0
}
 80154fa:	4618      	mov	r0, r3
 80154fc:	370c      	adds	r7, #12
 80154fe:	46bd      	mov	sp, r7
 8015500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015504:	4770      	bx	lr

08015506 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8015506:	b480      	push	{r7}
 8015508:	b083      	sub	sp, #12
 801550a:	af00      	add	r7, sp, #0
 801550c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015514:	b2db      	uxtb	r3, r3
 8015516:	2b04      	cmp	r3, #4
 8015518:	d106      	bne.n	8015528 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8015520:	b2da      	uxtb	r2, r3
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8015528:	2300      	movs	r3, #0
}
 801552a:	4618      	mov	r0, r3
 801552c:	370c      	adds	r7, #12
 801552e:	46bd      	mov	sp, r7
 8015530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015534:	4770      	bx	lr

08015536 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8015536:	b580      	push	{r7, lr}
 8015538:	b082      	sub	sp, #8
 801553a:	af00      	add	r7, sp, #0
 801553c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015544:	b2db      	uxtb	r3, r3
 8015546:	2b03      	cmp	r3, #3
 8015548:	d110      	bne.n	801556c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015550:	2b00      	cmp	r3, #0
 8015552:	d00b      	beq.n	801556c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801555a:	69db      	ldr	r3, [r3, #28]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d005      	beq.n	801556c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015566:	69db      	ldr	r3, [r3, #28]
 8015568:	6878      	ldr	r0, [r7, #4]
 801556a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 801556c:	2300      	movs	r3, #0
}
 801556e:	4618      	mov	r0, r3
 8015570:	3708      	adds	r7, #8
 8015572:	46bd      	mov	sp, r7
 8015574:	bd80      	pop	{r7, pc}

08015576 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8015576:	b580      	push	{r7, lr}
 8015578:	b082      	sub	sp, #8
 801557a:	af00      	add	r7, sp, #0
 801557c:	6078      	str	r0, [r7, #4]
 801557e:	460b      	mov	r3, r1
 8015580:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	32ae      	adds	r2, #174	; 0xae
 801558c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d101      	bne.n	8015598 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8015594:	2303      	movs	r3, #3
 8015596:	e01c      	b.n	80155d2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801559e:	b2db      	uxtb	r3, r3
 80155a0:	2b03      	cmp	r3, #3
 80155a2:	d115      	bne.n	80155d0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	32ae      	adds	r2, #174	; 0xae
 80155ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155b2:	6a1b      	ldr	r3, [r3, #32]
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d00b      	beq.n	80155d0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	32ae      	adds	r2, #174	; 0xae
 80155c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155c6:	6a1b      	ldr	r3, [r3, #32]
 80155c8:	78fa      	ldrb	r2, [r7, #3]
 80155ca:	4611      	mov	r1, r2
 80155cc:	6878      	ldr	r0, [r7, #4]
 80155ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80155d0:	2300      	movs	r3, #0
}
 80155d2:	4618      	mov	r0, r3
 80155d4:	3708      	adds	r7, #8
 80155d6:	46bd      	mov	sp, r7
 80155d8:	bd80      	pop	{r7, pc}

080155da <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80155da:	b580      	push	{r7, lr}
 80155dc:	b082      	sub	sp, #8
 80155de:	af00      	add	r7, sp, #0
 80155e0:	6078      	str	r0, [r7, #4]
 80155e2:	460b      	mov	r3, r1
 80155e4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	32ae      	adds	r2, #174	; 0xae
 80155f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d101      	bne.n	80155fc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80155f8:	2303      	movs	r3, #3
 80155fa:	e01c      	b.n	8015636 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015602:	b2db      	uxtb	r3, r3
 8015604:	2b03      	cmp	r3, #3
 8015606:	d115      	bne.n	8015634 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	32ae      	adds	r2, #174	; 0xae
 8015612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015618:	2b00      	cmp	r3, #0
 801561a:	d00b      	beq.n	8015634 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	32ae      	adds	r2, #174	; 0xae
 8015626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801562a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801562c:	78fa      	ldrb	r2, [r7, #3]
 801562e:	4611      	mov	r1, r2
 8015630:	6878      	ldr	r0, [r7, #4]
 8015632:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8015634:	2300      	movs	r3, #0
}
 8015636:	4618      	mov	r0, r3
 8015638:	3708      	adds	r7, #8
 801563a:	46bd      	mov	sp, r7
 801563c:	bd80      	pop	{r7, pc}

0801563e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801563e:	b480      	push	{r7}
 8015640:	b083      	sub	sp, #12
 8015642:	af00      	add	r7, sp, #0
 8015644:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015646:	2300      	movs	r3, #0
}
 8015648:	4618      	mov	r0, r3
 801564a:	370c      	adds	r7, #12
 801564c:	46bd      	mov	sp, r7
 801564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015652:	4770      	bx	lr

08015654 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8015654:	b580      	push	{r7, lr}
 8015656:	b084      	sub	sp, #16
 8015658:	af00      	add	r7, sp, #0
 801565a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 801565c:	2300      	movs	r3, #0
 801565e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	2201      	movs	r2, #1
 8015664:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801566e:	2b00      	cmp	r3, #0
 8015670:	d00e      	beq.n	8015690 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015678:	685b      	ldr	r3, [r3, #4]
 801567a:	687a      	ldr	r2, [r7, #4]
 801567c:	6852      	ldr	r2, [r2, #4]
 801567e:	b2d2      	uxtb	r2, r2
 8015680:	4611      	mov	r1, r2
 8015682:	6878      	ldr	r0, [r7, #4]
 8015684:	4798      	blx	r3
 8015686:	4603      	mov	r3, r0
 8015688:	2b00      	cmp	r3, #0
 801568a:	d001      	beq.n	8015690 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801568c:	2303      	movs	r3, #3
 801568e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015690:	7bfb      	ldrb	r3, [r7, #15]
}
 8015692:	4618      	mov	r0, r3
 8015694:	3710      	adds	r7, #16
 8015696:	46bd      	mov	sp, r7
 8015698:	bd80      	pop	{r7, pc}

0801569a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801569a:	b480      	push	{r7}
 801569c:	b083      	sub	sp, #12
 801569e:	af00      	add	r7, sp, #0
 80156a0:	6078      	str	r0, [r7, #4]
 80156a2:	460b      	mov	r3, r1
 80156a4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80156a6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80156a8:	4618      	mov	r0, r3
 80156aa:	370c      	adds	r7, #12
 80156ac:	46bd      	mov	sp, r7
 80156ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156b2:	4770      	bx	lr

080156b4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80156b4:	b480      	push	{r7}
 80156b6:	b083      	sub	sp, #12
 80156b8:	af00      	add	r7, sp, #0
 80156ba:	6078      	str	r0, [r7, #4]
 80156bc:	460b      	mov	r3, r1
 80156be:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80156c0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80156c2:	4618      	mov	r0, r3
 80156c4:	370c      	adds	r7, #12
 80156c6:	46bd      	mov	sp, r7
 80156c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156cc:	4770      	bx	lr

080156ce <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80156ce:	b580      	push	{r7, lr}
 80156d0:	b086      	sub	sp, #24
 80156d2:	af00      	add	r7, sp, #0
 80156d4:	6078      	str	r0, [r7, #4]
 80156d6:	460b      	mov	r3, r1
 80156d8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80156e2:	2300      	movs	r3, #0
 80156e4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	885b      	ldrh	r3, [r3, #2]
 80156ea:	b29a      	uxth	r2, r3
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	781b      	ldrb	r3, [r3, #0]
 80156f0:	b29b      	uxth	r3, r3
 80156f2:	429a      	cmp	r2, r3
 80156f4:	d920      	bls.n	8015738 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	781b      	ldrb	r3, [r3, #0]
 80156fa:	b29b      	uxth	r3, r3
 80156fc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80156fe:	e013      	b.n	8015728 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8015700:	f107 030a 	add.w	r3, r7, #10
 8015704:	4619      	mov	r1, r3
 8015706:	6978      	ldr	r0, [r7, #20]
 8015708:	f000 f81b 	bl	8015742 <USBD_GetNextDesc>
 801570c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801570e:	697b      	ldr	r3, [r7, #20]
 8015710:	785b      	ldrb	r3, [r3, #1]
 8015712:	2b05      	cmp	r3, #5
 8015714:	d108      	bne.n	8015728 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8015716:	697b      	ldr	r3, [r7, #20]
 8015718:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801571a:	693b      	ldr	r3, [r7, #16]
 801571c:	789b      	ldrb	r3, [r3, #2]
 801571e:	78fa      	ldrb	r2, [r7, #3]
 8015720:	429a      	cmp	r2, r3
 8015722:	d008      	beq.n	8015736 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8015724:	2300      	movs	r3, #0
 8015726:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	885b      	ldrh	r3, [r3, #2]
 801572c:	b29a      	uxth	r2, r3
 801572e:	897b      	ldrh	r3, [r7, #10]
 8015730:	429a      	cmp	r2, r3
 8015732:	d8e5      	bhi.n	8015700 <USBD_GetEpDesc+0x32>
 8015734:	e000      	b.n	8015738 <USBD_GetEpDesc+0x6a>
          break;
 8015736:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8015738:	693b      	ldr	r3, [r7, #16]
}
 801573a:	4618      	mov	r0, r3
 801573c:	3718      	adds	r7, #24
 801573e:	46bd      	mov	sp, r7
 8015740:	bd80      	pop	{r7, pc}

08015742 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8015742:	b480      	push	{r7}
 8015744:	b085      	sub	sp, #20
 8015746:	af00      	add	r7, sp, #0
 8015748:	6078      	str	r0, [r7, #4]
 801574a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8015750:	683b      	ldr	r3, [r7, #0]
 8015752:	881a      	ldrh	r2, [r3, #0]
 8015754:	68fb      	ldr	r3, [r7, #12]
 8015756:	781b      	ldrb	r3, [r3, #0]
 8015758:	b29b      	uxth	r3, r3
 801575a:	4413      	add	r3, r2
 801575c:	b29a      	uxth	r2, r3
 801575e:	683b      	ldr	r3, [r7, #0]
 8015760:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8015762:	68fb      	ldr	r3, [r7, #12]
 8015764:	781b      	ldrb	r3, [r3, #0]
 8015766:	461a      	mov	r2, r3
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	4413      	add	r3, r2
 801576c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801576e:	68fb      	ldr	r3, [r7, #12]
}
 8015770:	4618      	mov	r0, r3
 8015772:	3714      	adds	r7, #20
 8015774:	46bd      	mov	sp, r7
 8015776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801577a:	4770      	bx	lr

0801577c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801577c:	b480      	push	{r7}
 801577e:	b087      	sub	sp, #28
 8015780:	af00      	add	r7, sp, #0
 8015782:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8015788:	697b      	ldr	r3, [r7, #20]
 801578a:	781b      	ldrb	r3, [r3, #0]
 801578c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801578e:	697b      	ldr	r3, [r7, #20]
 8015790:	3301      	adds	r3, #1
 8015792:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8015794:	697b      	ldr	r3, [r7, #20]
 8015796:	781b      	ldrb	r3, [r3, #0]
 8015798:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801579a:	8a3b      	ldrh	r3, [r7, #16]
 801579c:	021b      	lsls	r3, r3, #8
 801579e:	b21a      	sxth	r2, r3
 80157a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80157a4:	4313      	orrs	r3, r2
 80157a6:	b21b      	sxth	r3, r3
 80157a8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80157aa:	89fb      	ldrh	r3, [r7, #14]
}
 80157ac:	4618      	mov	r0, r3
 80157ae:	371c      	adds	r7, #28
 80157b0:	46bd      	mov	sp, r7
 80157b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157b6:	4770      	bx	lr

080157b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80157b8:	b580      	push	{r7, lr}
 80157ba:	b084      	sub	sp, #16
 80157bc:	af00      	add	r7, sp, #0
 80157be:	6078      	str	r0, [r7, #4]
 80157c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80157c2:	2300      	movs	r3, #0
 80157c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80157c6:	683b      	ldr	r3, [r7, #0]
 80157c8:	781b      	ldrb	r3, [r3, #0]
 80157ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80157ce:	2b40      	cmp	r3, #64	; 0x40
 80157d0:	d005      	beq.n	80157de <USBD_StdDevReq+0x26>
 80157d2:	2b40      	cmp	r3, #64	; 0x40
 80157d4:	d857      	bhi.n	8015886 <USBD_StdDevReq+0xce>
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d00f      	beq.n	80157fa <USBD_StdDevReq+0x42>
 80157da:	2b20      	cmp	r3, #32
 80157dc:	d153      	bne.n	8015886 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	32ae      	adds	r2, #174	; 0xae
 80157e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157ec:	689b      	ldr	r3, [r3, #8]
 80157ee:	6839      	ldr	r1, [r7, #0]
 80157f0:	6878      	ldr	r0, [r7, #4]
 80157f2:	4798      	blx	r3
 80157f4:	4603      	mov	r3, r0
 80157f6:	73fb      	strb	r3, [r7, #15]
      break;
 80157f8:	e04a      	b.n	8015890 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80157fa:	683b      	ldr	r3, [r7, #0]
 80157fc:	785b      	ldrb	r3, [r3, #1]
 80157fe:	2b09      	cmp	r3, #9
 8015800:	d83b      	bhi.n	801587a <USBD_StdDevReq+0xc2>
 8015802:	a201      	add	r2, pc, #4	; (adr r2, 8015808 <USBD_StdDevReq+0x50>)
 8015804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015808:	0801585d 	.word	0x0801585d
 801580c:	08015871 	.word	0x08015871
 8015810:	0801587b 	.word	0x0801587b
 8015814:	08015867 	.word	0x08015867
 8015818:	0801587b 	.word	0x0801587b
 801581c:	0801583b 	.word	0x0801583b
 8015820:	08015831 	.word	0x08015831
 8015824:	0801587b 	.word	0x0801587b
 8015828:	08015853 	.word	0x08015853
 801582c:	08015845 	.word	0x08015845
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8015830:	6839      	ldr	r1, [r7, #0]
 8015832:	6878      	ldr	r0, [r7, #4]
 8015834:	f000 fa3c 	bl	8015cb0 <USBD_GetDescriptor>
          break;
 8015838:	e024      	b.n	8015884 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801583a:	6839      	ldr	r1, [r7, #0]
 801583c:	6878      	ldr	r0, [r7, #4]
 801583e:	f000 fba1 	bl	8015f84 <USBD_SetAddress>
          break;
 8015842:	e01f      	b.n	8015884 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8015844:	6839      	ldr	r1, [r7, #0]
 8015846:	6878      	ldr	r0, [r7, #4]
 8015848:	f000 fbe0 	bl	801600c <USBD_SetConfig>
 801584c:	4603      	mov	r3, r0
 801584e:	73fb      	strb	r3, [r7, #15]
          break;
 8015850:	e018      	b.n	8015884 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8015852:	6839      	ldr	r1, [r7, #0]
 8015854:	6878      	ldr	r0, [r7, #4]
 8015856:	f000 fc83 	bl	8016160 <USBD_GetConfig>
          break;
 801585a:	e013      	b.n	8015884 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801585c:	6839      	ldr	r1, [r7, #0]
 801585e:	6878      	ldr	r0, [r7, #4]
 8015860:	f000 fcb4 	bl	80161cc <USBD_GetStatus>
          break;
 8015864:	e00e      	b.n	8015884 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8015866:	6839      	ldr	r1, [r7, #0]
 8015868:	6878      	ldr	r0, [r7, #4]
 801586a:	f000 fce3 	bl	8016234 <USBD_SetFeature>
          break;
 801586e:	e009      	b.n	8015884 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8015870:	6839      	ldr	r1, [r7, #0]
 8015872:	6878      	ldr	r0, [r7, #4]
 8015874:	f000 fd07 	bl	8016286 <USBD_ClrFeature>
          break;
 8015878:	e004      	b.n	8015884 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801587a:	6839      	ldr	r1, [r7, #0]
 801587c:	6878      	ldr	r0, [r7, #4]
 801587e:	f000 fd5e 	bl	801633e <USBD_CtlError>
          break;
 8015882:	bf00      	nop
      }
      break;
 8015884:	e004      	b.n	8015890 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8015886:	6839      	ldr	r1, [r7, #0]
 8015888:	6878      	ldr	r0, [r7, #4]
 801588a:	f000 fd58 	bl	801633e <USBD_CtlError>
      break;
 801588e:	bf00      	nop
  }

  return ret;
 8015890:	7bfb      	ldrb	r3, [r7, #15]
}
 8015892:	4618      	mov	r0, r3
 8015894:	3710      	adds	r7, #16
 8015896:	46bd      	mov	sp, r7
 8015898:	bd80      	pop	{r7, pc}
 801589a:	bf00      	nop

0801589c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801589c:	b580      	push	{r7, lr}
 801589e:	b084      	sub	sp, #16
 80158a0:	af00      	add	r7, sp, #0
 80158a2:	6078      	str	r0, [r7, #4]
 80158a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80158a6:	2300      	movs	r3, #0
 80158a8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80158aa:	683b      	ldr	r3, [r7, #0]
 80158ac:	781b      	ldrb	r3, [r3, #0]
 80158ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80158b2:	2b40      	cmp	r3, #64	; 0x40
 80158b4:	d005      	beq.n	80158c2 <USBD_StdItfReq+0x26>
 80158b6:	2b40      	cmp	r3, #64	; 0x40
 80158b8:	d852      	bhi.n	8015960 <USBD_StdItfReq+0xc4>
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d001      	beq.n	80158c2 <USBD_StdItfReq+0x26>
 80158be:	2b20      	cmp	r3, #32
 80158c0:	d14e      	bne.n	8015960 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80158c8:	b2db      	uxtb	r3, r3
 80158ca:	3b01      	subs	r3, #1
 80158cc:	2b02      	cmp	r3, #2
 80158ce:	d840      	bhi.n	8015952 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80158d0:	683b      	ldr	r3, [r7, #0]
 80158d2:	889b      	ldrh	r3, [r3, #4]
 80158d4:	b2db      	uxtb	r3, r3
 80158d6:	2b01      	cmp	r3, #1
 80158d8:	d836      	bhi.n	8015948 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80158da:	683b      	ldr	r3, [r7, #0]
 80158dc:	889b      	ldrh	r3, [r3, #4]
 80158de:	b2db      	uxtb	r3, r3
 80158e0:	4619      	mov	r1, r3
 80158e2:	6878      	ldr	r0, [r7, #4]
 80158e4:	f7ff fed9 	bl	801569a <USBD_CoreFindIF>
 80158e8:	4603      	mov	r3, r0
 80158ea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80158ec:	7bbb      	ldrb	r3, [r7, #14]
 80158ee:	2bff      	cmp	r3, #255	; 0xff
 80158f0:	d01d      	beq.n	801592e <USBD_StdItfReq+0x92>
 80158f2:	7bbb      	ldrb	r3, [r7, #14]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d11a      	bne.n	801592e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80158f8:	7bba      	ldrb	r2, [r7, #14]
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	32ae      	adds	r2, #174	; 0xae
 80158fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015902:	689b      	ldr	r3, [r3, #8]
 8015904:	2b00      	cmp	r3, #0
 8015906:	d00f      	beq.n	8015928 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8015908:	7bba      	ldrb	r2, [r7, #14]
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8015910:	7bba      	ldrb	r2, [r7, #14]
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	32ae      	adds	r2, #174	; 0xae
 8015916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801591a:	689b      	ldr	r3, [r3, #8]
 801591c:	6839      	ldr	r1, [r7, #0]
 801591e:	6878      	ldr	r0, [r7, #4]
 8015920:	4798      	blx	r3
 8015922:	4603      	mov	r3, r0
 8015924:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8015926:	e004      	b.n	8015932 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8015928:	2303      	movs	r3, #3
 801592a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801592c:	e001      	b.n	8015932 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801592e:	2303      	movs	r3, #3
 8015930:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8015932:	683b      	ldr	r3, [r7, #0]
 8015934:	88db      	ldrh	r3, [r3, #6]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d110      	bne.n	801595c <USBD_StdItfReq+0xc0>
 801593a:	7bfb      	ldrb	r3, [r7, #15]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d10d      	bne.n	801595c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8015940:	6878      	ldr	r0, [r7, #4]
 8015942:	f000 fdc7 	bl	80164d4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8015946:	e009      	b.n	801595c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8015948:	6839      	ldr	r1, [r7, #0]
 801594a:	6878      	ldr	r0, [r7, #4]
 801594c:	f000 fcf7 	bl	801633e <USBD_CtlError>
          break;
 8015950:	e004      	b.n	801595c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8015952:	6839      	ldr	r1, [r7, #0]
 8015954:	6878      	ldr	r0, [r7, #4]
 8015956:	f000 fcf2 	bl	801633e <USBD_CtlError>
          break;
 801595a:	e000      	b.n	801595e <USBD_StdItfReq+0xc2>
          break;
 801595c:	bf00      	nop
      }
      break;
 801595e:	e004      	b.n	801596a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8015960:	6839      	ldr	r1, [r7, #0]
 8015962:	6878      	ldr	r0, [r7, #4]
 8015964:	f000 fceb 	bl	801633e <USBD_CtlError>
      break;
 8015968:	bf00      	nop
  }

  return ret;
 801596a:	7bfb      	ldrb	r3, [r7, #15]
}
 801596c:	4618      	mov	r0, r3
 801596e:	3710      	adds	r7, #16
 8015970:	46bd      	mov	sp, r7
 8015972:	bd80      	pop	{r7, pc}

08015974 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015974:	b580      	push	{r7, lr}
 8015976:	b084      	sub	sp, #16
 8015978:	af00      	add	r7, sp, #0
 801597a:	6078      	str	r0, [r7, #4]
 801597c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801597e:	2300      	movs	r3, #0
 8015980:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8015982:	683b      	ldr	r3, [r7, #0]
 8015984:	889b      	ldrh	r3, [r3, #4]
 8015986:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015988:	683b      	ldr	r3, [r7, #0]
 801598a:	781b      	ldrb	r3, [r3, #0]
 801598c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015990:	2b40      	cmp	r3, #64	; 0x40
 8015992:	d007      	beq.n	80159a4 <USBD_StdEPReq+0x30>
 8015994:	2b40      	cmp	r3, #64	; 0x40
 8015996:	f200 817f 	bhi.w	8015c98 <USBD_StdEPReq+0x324>
 801599a:	2b00      	cmp	r3, #0
 801599c:	d02a      	beq.n	80159f4 <USBD_StdEPReq+0x80>
 801599e:	2b20      	cmp	r3, #32
 80159a0:	f040 817a 	bne.w	8015c98 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80159a4:	7bbb      	ldrb	r3, [r7, #14]
 80159a6:	4619      	mov	r1, r3
 80159a8:	6878      	ldr	r0, [r7, #4]
 80159aa:	f7ff fe83 	bl	80156b4 <USBD_CoreFindEP>
 80159ae:	4603      	mov	r3, r0
 80159b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80159b2:	7b7b      	ldrb	r3, [r7, #13]
 80159b4:	2bff      	cmp	r3, #255	; 0xff
 80159b6:	f000 8174 	beq.w	8015ca2 <USBD_StdEPReq+0x32e>
 80159ba:	7b7b      	ldrb	r3, [r7, #13]
 80159bc:	2b00      	cmp	r3, #0
 80159be:	f040 8170 	bne.w	8015ca2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80159c2:	7b7a      	ldrb	r2, [r7, #13]
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80159ca:	7b7a      	ldrb	r2, [r7, #13]
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	32ae      	adds	r2, #174	; 0xae
 80159d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159d4:	689b      	ldr	r3, [r3, #8]
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	f000 8163 	beq.w	8015ca2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80159dc:	7b7a      	ldrb	r2, [r7, #13]
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	32ae      	adds	r2, #174	; 0xae
 80159e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159e6:	689b      	ldr	r3, [r3, #8]
 80159e8:	6839      	ldr	r1, [r7, #0]
 80159ea:	6878      	ldr	r0, [r7, #4]
 80159ec:	4798      	blx	r3
 80159ee:	4603      	mov	r3, r0
 80159f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80159f2:	e156      	b.n	8015ca2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80159f4:	683b      	ldr	r3, [r7, #0]
 80159f6:	785b      	ldrb	r3, [r3, #1]
 80159f8:	2b03      	cmp	r3, #3
 80159fa:	d008      	beq.n	8015a0e <USBD_StdEPReq+0x9a>
 80159fc:	2b03      	cmp	r3, #3
 80159fe:	f300 8145 	bgt.w	8015c8c <USBD_StdEPReq+0x318>
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	f000 809b 	beq.w	8015b3e <USBD_StdEPReq+0x1ca>
 8015a08:	2b01      	cmp	r3, #1
 8015a0a:	d03c      	beq.n	8015a86 <USBD_StdEPReq+0x112>
 8015a0c:	e13e      	b.n	8015c8c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015a14:	b2db      	uxtb	r3, r3
 8015a16:	2b02      	cmp	r3, #2
 8015a18:	d002      	beq.n	8015a20 <USBD_StdEPReq+0xac>
 8015a1a:	2b03      	cmp	r3, #3
 8015a1c:	d016      	beq.n	8015a4c <USBD_StdEPReq+0xd8>
 8015a1e:	e02c      	b.n	8015a7a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015a20:	7bbb      	ldrb	r3, [r7, #14]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d00d      	beq.n	8015a42 <USBD_StdEPReq+0xce>
 8015a26:	7bbb      	ldrb	r3, [r7, #14]
 8015a28:	2b80      	cmp	r3, #128	; 0x80
 8015a2a:	d00a      	beq.n	8015a42 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015a2c:	7bbb      	ldrb	r3, [r7, #14]
 8015a2e:	4619      	mov	r1, r3
 8015a30:	6878      	ldr	r0, [r7, #4]
 8015a32:	f001 f9d9 	bl	8016de8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015a36:	2180      	movs	r1, #128	; 0x80
 8015a38:	6878      	ldr	r0, [r7, #4]
 8015a3a:	f001 f9d5 	bl	8016de8 <USBD_LL_StallEP>
 8015a3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8015a40:	e020      	b.n	8015a84 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8015a42:	6839      	ldr	r1, [r7, #0]
 8015a44:	6878      	ldr	r0, [r7, #4]
 8015a46:	f000 fc7a 	bl	801633e <USBD_CtlError>
              break;
 8015a4a:	e01b      	b.n	8015a84 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015a4c:	683b      	ldr	r3, [r7, #0]
 8015a4e:	885b      	ldrh	r3, [r3, #2]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d10e      	bne.n	8015a72 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8015a54:	7bbb      	ldrb	r3, [r7, #14]
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d00b      	beq.n	8015a72 <USBD_StdEPReq+0xfe>
 8015a5a:	7bbb      	ldrb	r3, [r7, #14]
 8015a5c:	2b80      	cmp	r3, #128	; 0x80
 8015a5e:	d008      	beq.n	8015a72 <USBD_StdEPReq+0xfe>
 8015a60:	683b      	ldr	r3, [r7, #0]
 8015a62:	88db      	ldrh	r3, [r3, #6]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d104      	bne.n	8015a72 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8015a68:	7bbb      	ldrb	r3, [r7, #14]
 8015a6a:	4619      	mov	r1, r3
 8015a6c:	6878      	ldr	r0, [r7, #4]
 8015a6e:	f001 f9bb 	bl	8016de8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8015a72:	6878      	ldr	r0, [r7, #4]
 8015a74:	f000 fd2e 	bl	80164d4 <USBD_CtlSendStatus>

              break;
 8015a78:	e004      	b.n	8015a84 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8015a7a:	6839      	ldr	r1, [r7, #0]
 8015a7c:	6878      	ldr	r0, [r7, #4]
 8015a7e:	f000 fc5e 	bl	801633e <USBD_CtlError>
              break;
 8015a82:	bf00      	nop
          }
          break;
 8015a84:	e107      	b.n	8015c96 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8015a86:	687b      	ldr	r3, [r7, #4]
 8015a88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015a8c:	b2db      	uxtb	r3, r3
 8015a8e:	2b02      	cmp	r3, #2
 8015a90:	d002      	beq.n	8015a98 <USBD_StdEPReq+0x124>
 8015a92:	2b03      	cmp	r3, #3
 8015a94:	d016      	beq.n	8015ac4 <USBD_StdEPReq+0x150>
 8015a96:	e04b      	b.n	8015b30 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015a98:	7bbb      	ldrb	r3, [r7, #14]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d00d      	beq.n	8015aba <USBD_StdEPReq+0x146>
 8015a9e:	7bbb      	ldrb	r3, [r7, #14]
 8015aa0:	2b80      	cmp	r3, #128	; 0x80
 8015aa2:	d00a      	beq.n	8015aba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015aa4:	7bbb      	ldrb	r3, [r7, #14]
 8015aa6:	4619      	mov	r1, r3
 8015aa8:	6878      	ldr	r0, [r7, #4]
 8015aaa:	f001 f99d 	bl	8016de8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015aae:	2180      	movs	r1, #128	; 0x80
 8015ab0:	6878      	ldr	r0, [r7, #4]
 8015ab2:	f001 f999 	bl	8016de8 <USBD_LL_StallEP>
 8015ab6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8015ab8:	e040      	b.n	8015b3c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8015aba:	6839      	ldr	r1, [r7, #0]
 8015abc:	6878      	ldr	r0, [r7, #4]
 8015abe:	f000 fc3e 	bl	801633e <USBD_CtlError>
              break;
 8015ac2:	e03b      	b.n	8015b3c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015ac4:	683b      	ldr	r3, [r7, #0]
 8015ac6:	885b      	ldrh	r3, [r3, #2]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d136      	bne.n	8015b3a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8015acc:	7bbb      	ldrb	r3, [r7, #14]
 8015ace:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d004      	beq.n	8015ae0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8015ad6:	7bbb      	ldrb	r3, [r7, #14]
 8015ad8:	4619      	mov	r1, r3
 8015ada:	6878      	ldr	r0, [r7, #4]
 8015adc:	f001 f9a3 	bl	8016e26 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8015ae0:	6878      	ldr	r0, [r7, #4]
 8015ae2:	f000 fcf7 	bl	80164d4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8015ae6:	7bbb      	ldrb	r3, [r7, #14]
 8015ae8:	4619      	mov	r1, r3
 8015aea:	6878      	ldr	r0, [r7, #4]
 8015aec:	f7ff fde2 	bl	80156b4 <USBD_CoreFindEP>
 8015af0:	4603      	mov	r3, r0
 8015af2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015af4:	7b7b      	ldrb	r3, [r7, #13]
 8015af6:	2bff      	cmp	r3, #255	; 0xff
 8015af8:	d01f      	beq.n	8015b3a <USBD_StdEPReq+0x1c6>
 8015afa:	7b7b      	ldrb	r3, [r7, #13]
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d11c      	bne.n	8015b3a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8015b00:	7b7a      	ldrb	r2, [r7, #13]
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8015b08:	7b7a      	ldrb	r2, [r7, #13]
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	32ae      	adds	r2, #174	; 0xae
 8015b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b12:	689b      	ldr	r3, [r3, #8]
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d010      	beq.n	8015b3a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8015b18:	7b7a      	ldrb	r2, [r7, #13]
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	32ae      	adds	r2, #174	; 0xae
 8015b1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b22:	689b      	ldr	r3, [r3, #8]
 8015b24:	6839      	ldr	r1, [r7, #0]
 8015b26:	6878      	ldr	r0, [r7, #4]
 8015b28:	4798      	blx	r3
 8015b2a:	4603      	mov	r3, r0
 8015b2c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8015b2e:	e004      	b.n	8015b3a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8015b30:	6839      	ldr	r1, [r7, #0]
 8015b32:	6878      	ldr	r0, [r7, #4]
 8015b34:	f000 fc03 	bl	801633e <USBD_CtlError>
              break;
 8015b38:	e000      	b.n	8015b3c <USBD_StdEPReq+0x1c8>
              break;
 8015b3a:	bf00      	nop
          }
          break;
 8015b3c:	e0ab      	b.n	8015c96 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015b44:	b2db      	uxtb	r3, r3
 8015b46:	2b02      	cmp	r3, #2
 8015b48:	d002      	beq.n	8015b50 <USBD_StdEPReq+0x1dc>
 8015b4a:	2b03      	cmp	r3, #3
 8015b4c:	d032      	beq.n	8015bb4 <USBD_StdEPReq+0x240>
 8015b4e:	e097      	b.n	8015c80 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015b50:	7bbb      	ldrb	r3, [r7, #14]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d007      	beq.n	8015b66 <USBD_StdEPReq+0x1f2>
 8015b56:	7bbb      	ldrb	r3, [r7, #14]
 8015b58:	2b80      	cmp	r3, #128	; 0x80
 8015b5a:	d004      	beq.n	8015b66 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8015b5c:	6839      	ldr	r1, [r7, #0]
 8015b5e:	6878      	ldr	r0, [r7, #4]
 8015b60:	f000 fbed 	bl	801633e <USBD_CtlError>
                break;
 8015b64:	e091      	b.n	8015c8a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015b66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	da0b      	bge.n	8015b86 <USBD_StdEPReq+0x212>
 8015b6e:	7bbb      	ldrb	r3, [r7, #14]
 8015b70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015b74:	4613      	mov	r3, r2
 8015b76:	009b      	lsls	r3, r3, #2
 8015b78:	4413      	add	r3, r2
 8015b7a:	009b      	lsls	r3, r3, #2
 8015b7c:	3310      	adds	r3, #16
 8015b7e:	687a      	ldr	r2, [r7, #4]
 8015b80:	4413      	add	r3, r2
 8015b82:	3304      	adds	r3, #4
 8015b84:	e00b      	b.n	8015b9e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015b86:	7bbb      	ldrb	r3, [r7, #14]
 8015b88:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015b8c:	4613      	mov	r3, r2
 8015b8e:	009b      	lsls	r3, r3, #2
 8015b90:	4413      	add	r3, r2
 8015b92:	009b      	lsls	r3, r3, #2
 8015b94:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015b98:	687a      	ldr	r2, [r7, #4]
 8015b9a:	4413      	add	r3, r2
 8015b9c:	3304      	adds	r3, #4
 8015b9e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8015ba0:	68bb      	ldr	r3, [r7, #8]
 8015ba2:	2200      	movs	r2, #0
 8015ba4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015ba6:	68bb      	ldr	r3, [r7, #8]
 8015ba8:	2202      	movs	r2, #2
 8015baa:	4619      	mov	r1, r3
 8015bac:	6878      	ldr	r0, [r7, #4]
 8015bae:	f000 fc37 	bl	8016420 <USBD_CtlSendData>
              break;
 8015bb2:	e06a      	b.n	8015c8a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8015bb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	da11      	bge.n	8015be0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8015bbc:	7bbb      	ldrb	r3, [r7, #14]
 8015bbe:	f003 020f 	and.w	r2, r3, #15
 8015bc2:	6879      	ldr	r1, [r7, #4]
 8015bc4:	4613      	mov	r3, r2
 8015bc6:	009b      	lsls	r3, r3, #2
 8015bc8:	4413      	add	r3, r2
 8015bca:	009b      	lsls	r3, r3, #2
 8015bcc:	440b      	add	r3, r1
 8015bce:	3324      	adds	r3, #36	; 0x24
 8015bd0:	881b      	ldrh	r3, [r3, #0]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d117      	bne.n	8015c06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8015bd6:	6839      	ldr	r1, [r7, #0]
 8015bd8:	6878      	ldr	r0, [r7, #4]
 8015bda:	f000 fbb0 	bl	801633e <USBD_CtlError>
                  break;
 8015bde:	e054      	b.n	8015c8a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8015be0:	7bbb      	ldrb	r3, [r7, #14]
 8015be2:	f003 020f 	and.w	r2, r3, #15
 8015be6:	6879      	ldr	r1, [r7, #4]
 8015be8:	4613      	mov	r3, r2
 8015bea:	009b      	lsls	r3, r3, #2
 8015bec:	4413      	add	r3, r2
 8015bee:	009b      	lsls	r3, r3, #2
 8015bf0:	440b      	add	r3, r1
 8015bf2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015bf6:	881b      	ldrh	r3, [r3, #0]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d104      	bne.n	8015c06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8015bfc:	6839      	ldr	r1, [r7, #0]
 8015bfe:	6878      	ldr	r0, [r7, #4]
 8015c00:	f000 fb9d 	bl	801633e <USBD_CtlError>
                  break;
 8015c04:	e041      	b.n	8015c8a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015c06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	da0b      	bge.n	8015c26 <USBD_StdEPReq+0x2b2>
 8015c0e:	7bbb      	ldrb	r3, [r7, #14]
 8015c10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015c14:	4613      	mov	r3, r2
 8015c16:	009b      	lsls	r3, r3, #2
 8015c18:	4413      	add	r3, r2
 8015c1a:	009b      	lsls	r3, r3, #2
 8015c1c:	3310      	adds	r3, #16
 8015c1e:	687a      	ldr	r2, [r7, #4]
 8015c20:	4413      	add	r3, r2
 8015c22:	3304      	adds	r3, #4
 8015c24:	e00b      	b.n	8015c3e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015c26:	7bbb      	ldrb	r3, [r7, #14]
 8015c28:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015c2c:	4613      	mov	r3, r2
 8015c2e:	009b      	lsls	r3, r3, #2
 8015c30:	4413      	add	r3, r2
 8015c32:	009b      	lsls	r3, r3, #2
 8015c34:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015c38:	687a      	ldr	r2, [r7, #4]
 8015c3a:	4413      	add	r3, r2
 8015c3c:	3304      	adds	r3, #4
 8015c3e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8015c40:	7bbb      	ldrb	r3, [r7, #14]
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d002      	beq.n	8015c4c <USBD_StdEPReq+0x2d8>
 8015c46:	7bbb      	ldrb	r3, [r7, #14]
 8015c48:	2b80      	cmp	r3, #128	; 0x80
 8015c4a:	d103      	bne.n	8015c54 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8015c4c:	68bb      	ldr	r3, [r7, #8]
 8015c4e:	2200      	movs	r2, #0
 8015c50:	601a      	str	r2, [r3, #0]
 8015c52:	e00e      	b.n	8015c72 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8015c54:	7bbb      	ldrb	r3, [r7, #14]
 8015c56:	4619      	mov	r1, r3
 8015c58:	6878      	ldr	r0, [r7, #4]
 8015c5a:	f001 f903 	bl	8016e64 <USBD_LL_IsStallEP>
 8015c5e:	4603      	mov	r3, r0
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d003      	beq.n	8015c6c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8015c64:	68bb      	ldr	r3, [r7, #8]
 8015c66:	2201      	movs	r2, #1
 8015c68:	601a      	str	r2, [r3, #0]
 8015c6a:	e002      	b.n	8015c72 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8015c6c:	68bb      	ldr	r3, [r7, #8]
 8015c6e:	2200      	movs	r2, #0
 8015c70:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015c72:	68bb      	ldr	r3, [r7, #8]
 8015c74:	2202      	movs	r2, #2
 8015c76:	4619      	mov	r1, r3
 8015c78:	6878      	ldr	r0, [r7, #4]
 8015c7a:	f000 fbd1 	bl	8016420 <USBD_CtlSendData>
              break;
 8015c7e:	e004      	b.n	8015c8a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8015c80:	6839      	ldr	r1, [r7, #0]
 8015c82:	6878      	ldr	r0, [r7, #4]
 8015c84:	f000 fb5b 	bl	801633e <USBD_CtlError>
              break;
 8015c88:	bf00      	nop
          }
          break;
 8015c8a:	e004      	b.n	8015c96 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8015c8c:	6839      	ldr	r1, [r7, #0]
 8015c8e:	6878      	ldr	r0, [r7, #4]
 8015c90:	f000 fb55 	bl	801633e <USBD_CtlError>
          break;
 8015c94:	bf00      	nop
      }
      break;
 8015c96:	e005      	b.n	8015ca4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8015c98:	6839      	ldr	r1, [r7, #0]
 8015c9a:	6878      	ldr	r0, [r7, #4]
 8015c9c:	f000 fb4f 	bl	801633e <USBD_CtlError>
      break;
 8015ca0:	e000      	b.n	8015ca4 <USBD_StdEPReq+0x330>
      break;
 8015ca2:	bf00      	nop
  }

  return ret;
 8015ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	3710      	adds	r7, #16
 8015caa:	46bd      	mov	sp, r7
 8015cac:	bd80      	pop	{r7, pc}
	...

08015cb0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015cb0:	b580      	push	{r7, lr}
 8015cb2:	b084      	sub	sp, #16
 8015cb4:	af00      	add	r7, sp, #0
 8015cb6:	6078      	str	r0, [r7, #4]
 8015cb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015cba:	2300      	movs	r3, #0
 8015cbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8015cc6:	683b      	ldr	r3, [r7, #0]
 8015cc8:	885b      	ldrh	r3, [r3, #2]
 8015cca:	0a1b      	lsrs	r3, r3, #8
 8015ccc:	b29b      	uxth	r3, r3
 8015cce:	3b01      	subs	r3, #1
 8015cd0:	2b06      	cmp	r3, #6
 8015cd2:	f200 8128 	bhi.w	8015f26 <USBD_GetDescriptor+0x276>
 8015cd6:	a201      	add	r2, pc, #4	; (adr r2, 8015cdc <USBD_GetDescriptor+0x2c>)
 8015cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cdc:	08015cf9 	.word	0x08015cf9
 8015ce0:	08015d11 	.word	0x08015d11
 8015ce4:	08015d51 	.word	0x08015d51
 8015ce8:	08015f27 	.word	0x08015f27
 8015cec:	08015f27 	.word	0x08015f27
 8015cf0:	08015ec7 	.word	0x08015ec7
 8015cf4:	08015ef3 	.word	0x08015ef3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	687a      	ldr	r2, [r7, #4]
 8015d02:	7c12      	ldrb	r2, [r2, #16]
 8015d04:	f107 0108 	add.w	r1, r7, #8
 8015d08:	4610      	mov	r0, r2
 8015d0a:	4798      	blx	r3
 8015d0c:	60f8      	str	r0, [r7, #12]
      break;
 8015d0e:	e112      	b.n	8015f36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	7c1b      	ldrb	r3, [r3, #16]
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d10d      	bne.n	8015d34 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d20:	f107 0208 	add.w	r2, r7, #8
 8015d24:	4610      	mov	r0, r2
 8015d26:	4798      	blx	r3
 8015d28:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015d2a:	68fb      	ldr	r3, [r7, #12]
 8015d2c:	3301      	adds	r3, #1
 8015d2e:	2202      	movs	r2, #2
 8015d30:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8015d32:	e100      	b.n	8015f36 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d3c:	f107 0208 	add.w	r2, r7, #8
 8015d40:	4610      	mov	r0, r2
 8015d42:	4798      	blx	r3
 8015d44:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	3301      	adds	r3, #1
 8015d4a:	2202      	movs	r2, #2
 8015d4c:	701a      	strb	r2, [r3, #0]
      break;
 8015d4e:	e0f2      	b.n	8015f36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8015d50:	683b      	ldr	r3, [r7, #0]
 8015d52:	885b      	ldrh	r3, [r3, #2]
 8015d54:	b2db      	uxtb	r3, r3
 8015d56:	2b05      	cmp	r3, #5
 8015d58:	f200 80ac 	bhi.w	8015eb4 <USBD_GetDescriptor+0x204>
 8015d5c:	a201      	add	r2, pc, #4	; (adr r2, 8015d64 <USBD_GetDescriptor+0xb4>)
 8015d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d62:	bf00      	nop
 8015d64:	08015d7d 	.word	0x08015d7d
 8015d68:	08015db1 	.word	0x08015db1
 8015d6c:	08015de5 	.word	0x08015de5
 8015d70:	08015e19 	.word	0x08015e19
 8015d74:	08015e4d 	.word	0x08015e4d
 8015d78:	08015e81 	.word	0x08015e81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015d82:	685b      	ldr	r3, [r3, #4]
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d00b      	beq.n	8015da0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015d8e:	685b      	ldr	r3, [r3, #4]
 8015d90:	687a      	ldr	r2, [r7, #4]
 8015d92:	7c12      	ldrb	r2, [r2, #16]
 8015d94:	f107 0108 	add.w	r1, r7, #8
 8015d98:	4610      	mov	r0, r2
 8015d9a:	4798      	blx	r3
 8015d9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015d9e:	e091      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015da0:	6839      	ldr	r1, [r7, #0]
 8015da2:	6878      	ldr	r0, [r7, #4]
 8015da4:	f000 facb 	bl	801633e <USBD_CtlError>
            err++;
 8015da8:	7afb      	ldrb	r3, [r7, #11]
 8015daa:	3301      	adds	r3, #1
 8015dac:	72fb      	strb	r3, [r7, #11]
          break;
 8015dae:	e089      	b.n	8015ec4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015db6:	689b      	ldr	r3, [r3, #8]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d00b      	beq.n	8015dd4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015dc2:	689b      	ldr	r3, [r3, #8]
 8015dc4:	687a      	ldr	r2, [r7, #4]
 8015dc6:	7c12      	ldrb	r2, [r2, #16]
 8015dc8:	f107 0108 	add.w	r1, r7, #8
 8015dcc:	4610      	mov	r0, r2
 8015dce:	4798      	blx	r3
 8015dd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015dd2:	e077      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015dd4:	6839      	ldr	r1, [r7, #0]
 8015dd6:	6878      	ldr	r0, [r7, #4]
 8015dd8:	f000 fab1 	bl	801633e <USBD_CtlError>
            err++;
 8015ddc:	7afb      	ldrb	r3, [r7, #11]
 8015dde:	3301      	adds	r3, #1
 8015de0:	72fb      	strb	r3, [r7, #11]
          break;
 8015de2:	e06f      	b.n	8015ec4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015dea:	68db      	ldr	r3, [r3, #12]
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d00b      	beq.n	8015e08 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015df6:	68db      	ldr	r3, [r3, #12]
 8015df8:	687a      	ldr	r2, [r7, #4]
 8015dfa:	7c12      	ldrb	r2, [r2, #16]
 8015dfc:	f107 0108 	add.w	r1, r7, #8
 8015e00:	4610      	mov	r0, r2
 8015e02:	4798      	blx	r3
 8015e04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e06:	e05d      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e08:	6839      	ldr	r1, [r7, #0]
 8015e0a:	6878      	ldr	r0, [r7, #4]
 8015e0c:	f000 fa97 	bl	801633e <USBD_CtlError>
            err++;
 8015e10:	7afb      	ldrb	r3, [r7, #11]
 8015e12:	3301      	adds	r3, #1
 8015e14:	72fb      	strb	r3, [r7, #11]
          break;
 8015e16:	e055      	b.n	8015ec4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e1e:	691b      	ldr	r3, [r3, #16]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d00b      	beq.n	8015e3c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e2a:	691b      	ldr	r3, [r3, #16]
 8015e2c:	687a      	ldr	r2, [r7, #4]
 8015e2e:	7c12      	ldrb	r2, [r2, #16]
 8015e30:	f107 0108 	add.w	r1, r7, #8
 8015e34:	4610      	mov	r0, r2
 8015e36:	4798      	blx	r3
 8015e38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e3a:	e043      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e3c:	6839      	ldr	r1, [r7, #0]
 8015e3e:	6878      	ldr	r0, [r7, #4]
 8015e40:	f000 fa7d 	bl	801633e <USBD_CtlError>
            err++;
 8015e44:	7afb      	ldrb	r3, [r7, #11]
 8015e46:	3301      	adds	r3, #1
 8015e48:	72fb      	strb	r3, [r7, #11]
          break;
 8015e4a:	e03b      	b.n	8015ec4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e52:	695b      	ldr	r3, [r3, #20]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d00b      	beq.n	8015e70 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e5e:	695b      	ldr	r3, [r3, #20]
 8015e60:	687a      	ldr	r2, [r7, #4]
 8015e62:	7c12      	ldrb	r2, [r2, #16]
 8015e64:	f107 0108 	add.w	r1, r7, #8
 8015e68:	4610      	mov	r0, r2
 8015e6a:	4798      	blx	r3
 8015e6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e6e:	e029      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e70:	6839      	ldr	r1, [r7, #0]
 8015e72:	6878      	ldr	r0, [r7, #4]
 8015e74:	f000 fa63 	bl	801633e <USBD_CtlError>
            err++;
 8015e78:	7afb      	ldrb	r3, [r7, #11]
 8015e7a:	3301      	adds	r3, #1
 8015e7c:	72fb      	strb	r3, [r7, #11]
          break;
 8015e7e:	e021      	b.n	8015ec4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e86:	699b      	ldr	r3, [r3, #24]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d00b      	beq.n	8015ea4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e92:	699b      	ldr	r3, [r3, #24]
 8015e94:	687a      	ldr	r2, [r7, #4]
 8015e96:	7c12      	ldrb	r2, [r2, #16]
 8015e98:	f107 0108 	add.w	r1, r7, #8
 8015e9c:	4610      	mov	r0, r2
 8015e9e:	4798      	blx	r3
 8015ea0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015ea2:	e00f      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015ea4:	6839      	ldr	r1, [r7, #0]
 8015ea6:	6878      	ldr	r0, [r7, #4]
 8015ea8:	f000 fa49 	bl	801633e <USBD_CtlError>
            err++;
 8015eac:	7afb      	ldrb	r3, [r7, #11]
 8015eae:	3301      	adds	r3, #1
 8015eb0:	72fb      	strb	r3, [r7, #11]
          break;
 8015eb2:	e007      	b.n	8015ec4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8015eb4:	6839      	ldr	r1, [r7, #0]
 8015eb6:	6878      	ldr	r0, [r7, #4]
 8015eb8:	f000 fa41 	bl	801633e <USBD_CtlError>
          err++;
 8015ebc:	7afb      	ldrb	r3, [r7, #11]
 8015ebe:	3301      	adds	r3, #1
 8015ec0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8015ec2:	bf00      	nop
      }
      break;
 8015ec4:	e037      	b.n	8015f36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	7c1b      	ldrb	r3, [r3, #16]
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	d109      	bne.n	8015ee2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015ed6:	f107 0208 	add.w	r2, r7, #8
 8015eda:	4610      	mov	r0, r2
 8015edc:	4798      	blx	r3
 8015ede:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015ee0:	e029      	b.n	8015f36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015ee2:	6839      	ldr	r1, [r7, #0]
 8015ee4:	6878      	ldr	r0, [r7, #4]
 8015ee6:	f000 fa2a 	bl	801633e <USBD_CtlError>
        err++;
 8015eea:	7afb      	ldrb	r3, [r7, #11]
 8015eec:	3301      	adds	r3, #1
 8015eee:	72fb      	strb	r3, [r7, #11]
      break;
 8015ef0:	e021      	b.n	8015f36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	7c1b      	ldrb	r3, [r3, #16]
 8015ef6:	2b00      	cmp	r3, #0
 8015ef8:	d10d      	bne.n	8015f16 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015f02:	f107 0208 	add.w	r2, r7, #8
 8015f06:	4610      	mov	r0, r2
 8015f08:	4798      	blx	r3
 8015f0a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8015f0c:	68fb      	ldr	r3, [r7, #12]
 8015f0e:	3301      	adds	r3, #1
 8015f10:	2207      	movs	r2, #7
 8015f12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015f14:	e00f      	b.n	8015f36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015f16:	6839      	ldr	r1, [r7, #0]
 8015f18:	6878      	ldr	r0, [r7, #4]
 8015f1a:	f000 fa10 	bl	801633e <USBD_CtlError>
        err++;
 8015f1e:	7afb      	ldrb	r3, [r7, #11]
 8015f20:	3301      	adds	r3, #1
 8015f22:	72fb      	strb	r3, [r7, #11]
      break;
 8015f24:	e007      	b.n	8015f36 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8015f26:	6839      	ldr	r1, [r7, #0]
 8015f28:	6878      	ldr	r0, [r7, #4]
 8015f2a:	f000 fa08 	bl	801633e <USBD_CtlError>
      err++;
 8015f2e:	7afb      	ldrb	r3, [r7, #11]
 8015f30:	3301      	adds	r3, #1
 8015f32:	72fb      	strb	r3, [r7, #11]
      break;
 8015f34:	bf00      	nop
  }

  if (err != 0U)
 8015f36:	7afb      	ldrb	r3, [r7, #11]
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d11e      	bne.n	8015f7a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8015f3c:	683b      	ldr	r3, [r7, #0]
 8015f3e:	88db      	ldrh	r3, [r3, #6]
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	d016      	beq.n	8015f72 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8015f44:	893b      	ldrh	r3, [r7, #8]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d00e      	beq.n	8015f68 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8015f4a:	683b      	ldr	r3, [r7, #0]
 8015f4c:	88da      	ldrh	r2, [r3, #6]
 8015f4e:	893b      	ldrh	r3, [r7, #8]
 8015f50:	4293      	cmp	r3, r2
 8015f52:	bf28      	it	cs
 8015f54:	4613      	movcs	r3, r2
 8015f56:	b29b      	uxth	r3, r3
 8015f58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8015f5a:	893b      	ldrh	r3, [r7, #8]
 8015f5c:	461a      	mov	r2, r3
 8015f5e:	68f9      	ldr	r1, [r7, #12]
 8015f60:	6878      	ldr	r0, [r7, #4]
 8015f62:	f000 fa5d 	bl	8016420 <USBD_CtlSendData>
 8015f66:	e009      	b.n	8015f7c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8015f68:	6839      	ldr	r1, [r7, #0]
 8015f6a:	6878      	ldr	r0, [r7, #4]
 8015f6c:	f000 f9e7 	bl	801633e <USBD_CtlError>
 8015f70:	e004      	b.n	8015f7c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8015f72:	6878      	ldr	r0, [r7, #4]
 8015f74:	f000 faae 	bl	80164d4 <USBD_CtlSendStatus>
 8015f78:	e000      	b.n	8015f7c <USBD_GetDescriptor+0x2cc>
    return;
 8015f7a:	bf00      	nop
  }
}
 8015f7c:	3710      	adds	r7, #16
 8015f7e:	46bd      	mov	sp, r7
 8015f80:	bd80      	pop	{r7, pc}
 8015f82:	bf00      	nop

08015f84 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015f84:	b580      	push	{r7, lr}
 8015f86:	b084      	sub	sp, #16
 8015f88:	af00      	add	r7, sp, #0
 8015f8a:	6078      	str	r0, [r7, #4]
 8015f8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8015f8e:	683b      	ldr	r3, [r7, #0]
 8015f90:	889b      	ldrh	r3, [r3, #4]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d131      	bne.n	8015ffa <USBD_SetAddress+0x76>
 8015f96:	683b      	ldr	r3, [r7, #0]
 8015f98:	88db      	ldrh	r3, [r3, #6]
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d12d      	bne.n	8015ffa <USBD_SetAddress+0x76>
 8015f9e:	683b      	ldr	r3, [r7, #0]
 8015fa0:	885b      	ldrh	r3, [r3, #2]
 8015fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8015fa4:	d829      	bhi.n	8015ffa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8015fa6:	683b      	ldr	r3, [r7, #0]
 8015fa8:	885b      	ldrh	r3, [r3, #2]
 8015faa:	b2db      	uxtb	r3, r3
 8015fac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015fb0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015fb8:	b2db      	uxtb	r3, r3
 8015fba:	2b03      	cmp	r3, #3
 8015fbc:	d104      	bne.n	8015fc8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8015fbe:	6839      	ldr	r1, [r7, #0]
 8015fc0:	6878      	ldr	r0, [r7, #4]
 8015fc2:	f000 f9bc 	bl	801633e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fc6:	e01d      	b.n	8016004 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	7bfa      	ldrb	r2, [r7, #15]
 8015fcc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8015fd0:	7bfb      	ldrb	r3, [r7, #15]
 8015fd2:	4619      	mov	r1, r3
 8015fd4:	6878      	ldr	r0, [r7, #4]
 8015fd6:	f000 ff71 	bl	8016ebc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8015fda:	6878      	ldr	r0, [r7, #4]
 8015fdc:	f000 fa7a 	bl	80164d4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8015fe0:	7bfb      	ldrb	r3, [r7, #15]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d004      	beq.n	8015ff0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	2202      	movs	r2, #2
 8015fea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fee:	e009      	b.n	8016004 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	2201      	movs	r2, #1
 8015ff4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015ff8:	e004      	b.n	8016004 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8015ffa:	6839      	ldr	r1, [r7, #0]
 8015ffc:	6878      	ldr	r0, [r7, #4]
 8015ffe:	f000 f99e 	bl	801633e <USBD_CtlError>
  }
}
 8016002:	bf00      	nop
 8016004:	bf00      	nop
 8016006:	3710      	adds	r7, #16
 8016008:	46bd      	mov	sp, r7
 801600a:	bd80      	pop	{r7, pc}

0801600c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801600c:	b580      	push	{r7, lr}
 801600e:	b084      	sub	sp, #16
 8016010:	af00      	add	r7, sp, #0
 8016012:	6078      	str	r0, [r7, #4]
 8016014:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016016:	2300      	movs	r3, #0
 8016018:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801601a:	683b      	ldr	r3, [r7, #0]
 801601c:	885b      	ldrh	r3, [r3, #2]
 801601e:	b2da      	uxtb	r2, r3
 8016020:	4b4e      	ldr	r3, [pc, #312]	; (801615c <USBD_SetConfig+0x150>)
 8016022:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016024:	4b4d      	ldr	r3, [pc, #308]	; (801615c <USBD_SetConfig+0x150>)
 8016026:	781b      	ldrb	r3, [r3, #0]
 8016028:	2b01      	cmp	r3, #1
 801602a:	d905      	bls.n	8016038 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801602c:	6839      	ldr	r1, [r7, #0]
 801602e:	6878      	ldr	r0, [r7, #4]
 8016030:	f000 f985 	bl	801633e <USBD_CtlError>
    return USBD_FAIL;
 8016034:	2303      	movs	r3, #3
 8016036:	e08c      	b.n	8016152 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801603e:	b2db      	uxtb	r3, r3
 8016040:	2b02      	cmp	r3, #2
 8016042:	d002      	beq.n	801604a <USBD_SetConfig+0x3e>
 8016044:	2b03      	cmp	r3, #3
 8016046:	d029      	beq.n	801609c <USBD_SetConfig+0x90>
 8016048:	e075      	b.n	8016136 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801604a:	4b44      	ldr	r3, [pc, #272]	; (801615c <USBD_SetConfig+0x150>)
 801604c:	781b      	ldrb	r3, [r3, #0]
 801604e:	2b00      	cmp	r3, #0
 8016050:	d020      	beq.n	8016094 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016052:	4b42      	ldr	r3, [pc, #264]	; (801615c <USBD_SetConfig+0x150>)
 8016054:	781b      	ldrb	r3, [r3, #0]
 8016056:	461a      	mov	r2, r3
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801605c:	4b3f      	ldr	r3, [pc, #252]	; (801615c <USBD_SetConfig+0x150>)
 801605e:	781b      	ldrb	r3, [r3, #0]
 8016060:	4619      	mov	r1, r3
 8016062:	6878      	ldr	r0, [r7, #4]
 8016064:	f7fe ffe1 	bl	801502a <USBD_SetClassConfig>
 8016068:	4603      	mov	r3, r0
 801606a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801606c:	7bfb      	ldrb	r3, [r7, #15]
 801606e:	2b00      	cmp	r3, #0
 8016070:	d008      	beq.n	8016084 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016072:	6839      	ldr	r1, [r7, #0]
 8016074:	6878      	ldr	r0, [r7, #4]
 8016076:	f000 f962 	bl	801633e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	2202      	movs	r2, #2
 801607e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016082:	e065      	b.n	8016150 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016084:	6878      	ldr	r0, [r7, #4]
 8016086:	f000 fa25 	bl	80164d4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	2203      	movs	r2, #3
 801608e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8016092:	e05d      	b.n	8016150 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016094:	6878      	ldr	r0, [r7, #4]
 8016096:	f000 fa1d 	bl	80164d4 <USBD_CtlSendStatus>
      break;
 801609a:	e059      	b.n	8016150 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801609c:	4b2f      	ldr	r3, [pc, #188]	; (801615c <USBD_SetConfig+0x150>)
 801609e:	781b      	ldrb	r3, [r3, #0]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d112      	bne.n	80160ca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	2202      	movs	r2, #2
 80160a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80160ac:	4b2b      	ldr	r3, [pc, #172]	; (801615c <USBD_SetConfig+0x150>)
 80160ae:	781b      	ldrb	r3, [r3, #0]
 80160b0:	461a      	mov	r2, r3
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80160b6:	4b29      	ldr	r3, [pc, #164]	; (801615c <USBD_SetConfig+0x150>)
 80160b8:	781b      	ldrb	r3, [r3, #0]
 80160ba:	4619      	mov	r1, r3
 80160bc:	6878      	ldr	r0, [r7, #4]
 80160be:	f7fe ffd0 	bl	8015062 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80160c2:	6878      	ldr	r0, [r7, #4]
 80160c4:	f000 fa06 	bl	80164d4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80160c8:	e042      	b.n	8016150 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80160ca:	4b24      	ldr	r3, [pc, #144]	; (801615c <USBD_SetConfig+0x150>)
 80160cc:	781b      	ldrb	r3, [r3, #0]
 80160ce:	461a      	mov	r2, r3
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	685b      	ldr	r3, [r3, #4]
 80160d4:	429a      	cmp	r2, r3
 80160d6:	d02a      	beq.n	801612e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	685b      	ldr	r3, [r3, #4]
 80160dc:	b2db      	uxtb	r3, r3
 80160de:	4619      	mov	r1, r3
 80160e0:	6878      	ldr	r0, [r7, #4]
 80160e2:	f7fe ffbe 	bl	8015062 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80160e6:	4b1d      	ldr	r3, [pc, #116]	; (801615c <USBD_SetConfig+0x150>)
 80160e8:	781b      	ldrb	r3, [r3, #0]
 80160ea:	461a      	mov	r2, r3
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80160f0:	4b1a      	ldr	r3, [pc, #104]	; (801615c <USBD_SetConfig+0x150>)
 80160f2:	781b      	ldrb	r3, [r3, #0]
 80160f4:	4619      	mov	r1, r3
 80160f6:	6878      	ldr	r0, [r7, #4]
 80160f8:	f7fe ff97 	bl	801502a <USBD_SetClassConfig>
 80160fc:	4603      	mov	r3, r0
 80160fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016100:	7bfb      	ldrb	r3, [r7, #15]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d00f      	beq.n	8016126 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016106:	6839      	ldr	r1, [r7, #0]
 8016108:	6878      	ldr	r0, [r7, #4]
 801610a:	f000 f918 	bl	801633e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	685b      	ldr	r3, [r3, #4]
 8016112:	b2db      	uxtb	r3, r3
 8016114:	4619      	mov	r1, r3
 8016116:	6878      	ldr	r0, [r7, #4]
 8016118:	f7fe ffa3 	bl	8015062 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	2202      	movs	r2, #2
 8016120:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8016124:	e014      	b.n	8016150 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016126:	6878      	ldr	r0, [r7, #4]
 8016128:	f000 f9d4 	bl	80164d4 <USBD_CtlSendStatus>
      break;
 801612c:	e010      	b.n	8016150 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801612e:	6878      	ldr	r0, [r7, #4]
 8016130:	f000 f9d0 	bl	80164d4 <USBD_CtlSendStatus>
      break;
 8016134:	e00c      	b.n	8016150 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8016136:	6839      	ldr	r1, [r7, #0]
 8016138:	6878      	ldr	r0, [r7, #4]
 801613a:	f000 f900 	bl	801633e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801613e:	4b07      	ldr	r3, [pc, #28]	; (801615c <USBD_SetConfig+0x150>)
 8016140:	781b      	ldrb	r3, [r3, #0]
 8016142:	4619      	mov	r1, r3
 8016144:	6878      	ldr	r0, [r7, #4]
 8016146:	f7fe ff8c 	bl	8015062 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801614a:	2303      	movs	r3, #3
 801614c:	73fb      	strb	r3, [r7, #15]
      break;
 801614e:	bf00      	nop
  }

  return ret;
 8016150:	7bfb      	ldrb	r3, [r7, #15]
}
 8016152:	4618      	mov	r0, r3
 8016154:	3710      	adds	r7, #16
 8016156:	46bd      	mov	sp, r7
 8016158:	bd80      	pop	{r7, pc}
 801615a:	bf00      	nop
 801615c:	240015e4 	.word	0x240015e4

08016160 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016160:	b580      	push	{r7, lr}
 8016162:	b082      	sub	sp, #8
 8016164:	af00      	add	r7, sp, #0
 8016166:	6078      	str	r0, [r7, #4]
 8016168:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801616a:	683b      	ldr	r3, [r7, #0]
 801616c:	88db      	ldrh	r3, [r3, #6]
 801616e:	2b01      	cmp	r3, #1
 8016170:	d004      	beq.n	801617c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016172:	6839      	ldr	r1, [r7, #0]
 8016174:	6878      	ldr	r0, [r7, #4]
 8016176:	f000 f8e2 	bl	801633e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801617a:	e023      	b.n	80161c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016182:	b2db      	uxtb	r3, r3
 8016184:	2b02      	cmp	r3, #2
 8016186:	dc02      	bgt.n	801618e <USBD_GetConfig+0x2e>
 8016188:	2b00      	cmp	r3, #0
 801618a:	dc03      	bgt.n	8016194 <USBD_GetConfig+0x34>
 801618c:	e015      	b.n	80161ba <USBD_GetConfig+0x5a>
 801618e:	2b03      	cmp	r3, #3
 8016190:	d00b      	beq.n	80161aa <USBD_GetConfig+0x4a>
 8016192:	e012      	b.n	80161ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	2200      	movs	r2, #0
 8016198:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	3308      	adds	r3, #8
 801619e:	2201      	movs	r2, #1
 80161a0:	4619      	mov	r1, r3
 80161a2:	6878      	ldr	r0, [r7, #4]
 80161a4:	f000 f93c 	bl	8016420 <USBD_CtlSendData>
        break;
 80161a8:	e00c      	b.n	80161c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	3304      	adds	r3, #4
 80161ae:	2201      	movs	r2, #1
 80161b0:	4619      	mov	r1, r3
 80161b2:	6878      	ldr	r0, [r7, #4]
 80161b4:	f000 f934 	bl	8016420 <USBD_CtlSendData>
        break;
 80161b8:	e004      	b.n	80161c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80161ba:	6839      	ldr	r1, [r7, #0]
 80161bc:	6878      	ldr	r0, [r7, #4]
 80161be:	f000 f8be 	bl	801633e <USBD_CtlError>
        break;
 80161c2:	bf00      	nop
}
 80161c4:	bf00      	nop
 80161c6:	3708      	adds	r7, #8
 80161c8:	46bd      	mov	sp, r7
 80161ca:	bd80      	pop	{r7, pc}

080161cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80161cc:	b580      	push	{r7, lr}
 80161ce:	b082      	sub	sp, #8
 80161d0:	af00      	add	r7, sp, #0
 80161d2:	6078      	str	r0, [r7, #4]
 80161d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80161d6:	687b      	ldr	r3, [r7, #4]
 80161d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80161dc:	b2db      	uxtb	r3, r3
 80161de:	3b01      	subs	r3, #1
 80161e0:	2b02      	cmp	r3, #2
 80161e2:	d81e      	bhi.n	8016222 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80161e4:	683b      	ldr	r3, [r7, #0]
 80161e6:	88db      	ldrh	r3, [r3, #6]
 80161e8:	2b02      	cmp	r3, #2
 80161ea:	d004      	beq.n	80161f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80161ec:	6839      	ldr	r1, [r7, #0]
 80161ee:	6878      	ldr	r0, [r7, #4]
 80161f0:	f000 f8a5 	bl	801633e <USBD_CtlError>
        break;
 80161f4:	e01a      	b.n	801622c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	2201      	movs	r2, #1
 80161fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8016202:	2b00      	cmp	r3, #0
 8016204:	d005      	beq.n	8016212 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	68db      	ldr	r3, [r3, #12]
 801620a:	f043 0202 	orr.w	r2, r3, #2
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	330c      	adds	r3, #12
 8016216:	2202      	movs	r2, #2
 8016218:	4619      	mov	r1, r3
 801621a:	6878      	ldr	r0, [r7, #4]
 801621c:	f000 f900 	bl	8016420 <USBD_CtlSendData>
      break;
 8016220:	e004      	b.n	801622c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8016222:	6839      	ldr	r1, [r7, #0]
 8016224:	6878      	ldr	r0, [r7, #4]
 8016226:	f000 f88a 	bl	801633e <USBD_CtlError>
      break;
 801622a:	bf00      	nop
  }
}
 801622c:	bf00      	nop
 801622e:	3708      	adds	r7, #8
 8016230:	46bd      	mov	sp, r7
 8016232:	bd80      	pop	{r7, pc}

08016234 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016234:	b580      	push	{r7, lr}
 8016236:	b082      	sub	sp, #8
 8016238:	af00      	add	r7, sp, #0
 801623a:	6078      	str	r0, [r7, #4]
 801623c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801623e:	683b      	ldr	r3, [r7, #0]
 8016240:	885b      	ldrh	r3, [r3, #2]
 8016242:	2b01      	cmp	r3, #1
 8016244:	d107      	bne.n	8016256 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	2201      	movs	r2, #1
 801624a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801624e:	6878      	ldr	r0, [r7, #4]
 8016250:	f000 f940 	bl	80164d4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8016254:	e013      	b.n	801627e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8016256:	683b      	ldr	r3, [r7, #0]
 8016258:	885b      	ldrh	r3, [r3, #2]
 801625a:	2b02      	cmp	r3, #2
 801625c:	d10b      	bne.n	8016276 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801625e:	683b      	ldr	r3, [r7, #0]
 8016260:	889b      	ldrh	r3, [r3, #4]
 8016262:	0a1b      	lsrs	r3, r3, #8
 8016264:	b29b      	uxth	r3, r3
 8016266:	b2da      	uxtb	r2, r3
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801626e:	6878      	ldr	r0, [r7, #4]
 8016270:	f000 f930 	bl	80164d4 <USBD_CtlSendStatus>
}
 8016274:	e003      	b.n	801627e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8016276:	6839      	ldr	r1, [r7, #0]
 8016278:	6878      	ldr	r0, [r7, #4]
 801627a:	f000 f860 	bl	801633e <USBD_CtlError>
}
 801627e:	bf00      	nop
 8016280:	3708      	adds	r7, #8
 8016282:	46bd      	mov	sp, r7
 8016284:	bd80      	pop	{r7, pc}

08016286 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016286:	b580      	push	{r7, lr}
 8016288:	b082      	sub	sp, #8
 801628a:	af00      	add	r7, sp, #0
 801628c:	6078      	str	r0, [r7, #4]
 801628e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016296:	b2db      	uxtb	r3, r3
 8016298:	3b01      	subs	r3, #1
 801629a:	2b02      	cmp	r3, #2
 801629c:	d80b      	bhi.n	80162b6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801629e:	683b      	ldr	r3, [r7, #0]
 80162a0:	885b      	ldrh	r3, [r3, #2]
 80162a2:	2b01      	cmp	r3, #1
 80162a4:	d10c      	bne.n	80162c0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	2200      	movs	r2, #0
 80162aa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80162ae:	6878      	ldr	r0, [r7, #4]
 80162b0:	f000 f910 	bl	80164d4 <USBD_CtlSendStatus>
      }
      break;
 80162b4:	e004      	b.n	80162c0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80162b6:	6839      	ldr	r1, [r7, #0]
 80162b8:	6878      	ldr	r0, [r7, #4]
 80162ba:	f000 f840 	bl	801633e <USBD_CtlError>
      break;
 80162be:	e000      	b.n	80162c2 <USBD_ClrFeature+0x3c>
      break;
 80162c0:	bf00      	nop
  }
}
 80162c2:	bf00      	nop
 80162c4:	3708      	adds	r7, #8
 80162c6:	46bd      	mov	sp, r7
 80162c8:	bd80      	pop	{r7, pc}

080162ca <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80162ca:	b580      	push	{r7, lr}
 80162cc:	b084      	sub	sp, #16
 80162ce:	af00      	add	r7, sp, #0
 80162d0:	6078      	str	r0, [r7, #4]
 80162d2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80162d4:	683b      	ldr	r3, [r7, #0]
 80162d6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	781a      	ldrb	r2, [r3, #0]
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80162e0:	68fb      	ldr	r3, [r7, #12]
 80162e2:	3301      	adds	r3, #1
 80162e4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80162e6:	68fb      	ldr	r3, [r7, #12]
 80162e8:	781a      	ldrb	r2, [r3, #0]
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80162ee:	68fb      	ldr	r3, [r7, #12]
 80162f0:	3301      	adds	r3, #1
 80162f2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80162f4:	68f8      	ldr	r0, [r7, #12]
 80162f6:	f7ff fa41 	bl	801577c <SWAPBYTE>
 80162fa:	4603      	mov	r3, r0
 80162fc:	461a      	mov	r2, r3
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8016302:	68fb      	ldr	r3, [r7, #12]
 8016304:	3301      	adds	r3, #1
 8016306:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016308:	68fb      	ldr	r3, [r7, #12]
 801630a:	3301      	adds	r3, #1
 801630c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801630e:	68f8      	ldr	r0, [r7, #12]
 8016310:	f7ff fa34 	bl	801577c <SWAPBYTE>
 8016314:	4603      	mov	r3, r0
 8016316:	461a      	mov	r2, r3
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801631c:	68fb      	ldr	r3, [r7, #12]
 801631e:	3301      	adds	r3, #1
 8016320:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	3301      	adds	r3, #1
 8016326:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8016328:	68f8      	ldr	r0, [r7, #12]
 801632a:	f7ff fa27 	bl	801577c <SWAPBYTE>
 801632e:	4603      	mov	r3, r0
 8016330:	461a      	mov	r2, r3
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	80da      	strh	r2, [r3, #6]
}
 8016336:	bf00      	nop
 8016338:	3710      	adds	r7, #16
 801633a:	46bd      	mov	sp, r7
 801633c:	bd80      	pop	{r7, pc}

0801633e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801633e:	b580      	push	{r7, lr}
 8016340:	b082      	sub	sp, #8
 8016342:	af00      	add	r7, sp, #0
 8016344:	6078      	str	r0, [r7, #4]
 8016346:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016348:	2180      	movs	r1, #128	; 0x80
 801634a:	6878      	ldr	r0, [r7, #4]
 801634c:	f000 fd4c 	bl	8016de8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8016350:	2100      	movs	r1, #0
 8016352:	6878      	ldr	r0, [r7, #4]
 8016354:	f000 fd48 	bl	8016de8 <USBD_LL_StallEP>
}
 8016358:	bf00      	nop
 801635a:	3708      	adds	r7, #8
 801635c:	46bd      	mov	sp, r7
 801635e:	bd80      	pop	{r7, pc}

08016360 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b086      	sub	sp, #24
 8016364:	af00      	add	r7, sp, #0
 8016366:	60f8      	str	r0, [r7, #12]
 8016368:	60b9      	str	r1, [r7, #8]
 801636a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801636c:	2300      	movs	r3, #0
 801636e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8016370:	68fb      	ldr	r3, [r7, #12]
 8016372:	2b00      	cmp	r3, #0
 8016374:	d036      	beq.n	80163e4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801637a:	6938      	ldr	r0, [r7, #16]
 801637c:	f000 f836 	bl	80163ec <USBD_GetLen>
 8016380:	4603      	mov	r3, r0
 8016382:	3301      	adds	r3, #1
 8016384:	b29b      	uxth	r3, r3
 8016386:	005b      	lsls	r3, r3, #1
 8016388:	b29a      	uxth	r2, r3
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801638e:	7dfb      	ldrb	r3, [r7, #23]
 8016390:	68ba      	ldr	r2, [r7, #8]
 8016392:	4413      	add	r3, r2
 8016394:	687a      	ldr	r2, [r7, #4]
 8016396:	7812      	ldrb	r2, [r2, #0]
 8016398:	701a      	strb	r2, [r3, #0]
  idx++;
 801639a:	7dfb      	ldrb	r3, [r7, #23]
 801639c:	3301      	adds	r3, #1
 801639e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80163a0:	7dfb      	ldrb	r3, [r7, #23]
 80163a2:	68ba      	ldr	r2, [r7, #8]
 80163a4:	4413      	add	r3, r2
 80163a6:	2203      	movs	r2, #3
 80163a8:	701a      	strb	r2, [r3, #0]
  idx++;
 80163aa:	7dfb      	ldrb	r3, [r7, #23]
 80163ac:	3301      	adds	r3, #1
 80163ae:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80163b0:	e013      	b.n	80163da <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80163b2:	7dfb      	ldrb	r3, [r7, #23]
 80163b4:	68ba      	ldr	r2, [r7, #8]
 80163b6:	4413      	add	r3, r2
 80163b8:	693a      	ldr	r2, [r7, #16]
 80163ba:	7812      	ldrb	r2, [r2, #0]
 80163bc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80163be:	693b      	ldr	r3, [r7, #16]
 80163c0:	3301      	adds	r3, #1
 80163c2:	613b      	str	r3, [r7, #16]
    idx++;
 80163c4:	7dfb      	ldrb	r3, [r7, #23]
 80163c6:	3301      	adds	r3, #1
 80163c8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80163ca:	7dfb      	ldrb	r3, [r7, #23]
 80163cc:	68ba      	ldr	r2, [r7, #8]
 80163ce:	4413      	add	r3, r2
 80163d0:	2200      	movs	r2, #0
 80163d2:	701a      	strb	r2, [r3, #0]
    idx++;
 80163d4:	7dfb      	ldrb	r3, [r7, #23]
 80163d6:	3301      	adds	r3, #1
 80163d8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80163da:	693b      	ldr	r3, [r7, #16]
 80163dc:	781b      	ldrb	r3, [r3, #0]
 80163de:	2b00      	cmp	r3, #0
 80163e0:	d1e7      	bne.n	80163b2 <USBD_GetString+0x52>
 80163e2:	e000      	b.n	80163e6 <USBD_GetString+0x86>
    return;
 80163e4:	bf00      	nop
  }
}
 80163e6:	3718      	adds	r7, #24
 80163e8:	46bd      	mov	sp, r7
 80163ea:	bd80      	pop	{r7, pc}

080163ec <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80163ec:	b480      	push	{r7}
 80163ee:	b085      	sub	sp, #20
 80163f0:	af00      	add	r7, sp, #0
 80163f2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80163f4:	2300      	movs	r3, #0
 80163f6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80163fc:	e005      	b.n	801640a <USBD_GetLen+0x1e>
  {
    len++;
 80163fe:	7bfb      	ldrb	r3, [r7, #15]
 8016400:	3301      	adds	r3, #1
 8016402:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8016404:	68bb      	ldr	r3, [r7, #8]
 8016406:	3301      	adds	r3, #1
 8016408:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801640a:	68bb      	ldr	r3, [r7, #8]
 801640c:	781b      	ldrb	r3, [r3, #0]
 801640e:	2b00      	cmp	r3, #0
 8016410:	d1f5      	bne.n	80163fe <USBD_GetLen+0x12>
  }

  return len;
 8016412:	7bfb      	ldrb	r3, [r7, #15]
}
 8016414:	4618      	mov	r0, r3
 8016416:	3714      	adds	r7, #20
 8016418:	46bd      	mov	sp, r7
 801641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801641e:	4770      	bx	lr

08016420 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8016420:	b580      	push	{r7, lr}
 8016422:	b084      	sub	sp, #16
 8016424:	af00      	add	r7, sp, #0
 8016426:	60f8      	str	r0, [r7, #12]
 8016428:	60b9      	str	r1, [r7, #8]
 801642a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801642c:	68fb      	ldr	r3, [r7, #12]
 801642e:	2202      	movs	r2, #2
 8016430:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	687a      	ldr	r2, [r7, #4]
 8016438:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	687a      	ldr	r2, [r7, #4]
 801643e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	68ba      	ldr	r2, [r7, #8]
 8016444:	2100      	movs	r1, #0
 8016446:	68f8      	ldr	r0, [r7, #12]
 8016448:	f000 fd57 	bl	8016efa <USBD_LL_Transmit>

  return USBD_OK;
 801644c:	2300      	movs	r3, #0
}
 801644e:	4618      	mov	r0, r3
 8016450:	3710      	adds	r7, #16
 8016452:	46bd      	mov	sp, r7
 8016454:	bd80      	pop	{r7, pc}

08016456 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8016456:	b580      	push	{r7, lr}
 8016458:	b084      	sub	sp, #16
 801645a:	af00      	add	r7, sp, #0
 801645c:	60f8      	str	r0, [r7, #12]
 801645e:	60b9      	str	r1, [r7, #8]
 8016460:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	68ba      	ldr	r2, [r7, #8]
 8016466:	2100      	movs	r1, #0
 8016468:	68f8      	ldr	r0, [r7, #12]
 801646a:	f000 fd46 	bl	8016efa <USBD_LL_Transmit>

  return USBD_OK;
 801646e:	2300      	movs	r3, #0
}
 8016470:	4618      	mov	r0, r3
 8016472:	3710      	adds	r7, #16
 8016474:	46bd      	mov	sp, r7
 8016476:	bd80      	pop	{r7, pc}

08016478 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8016478:	b580      	push	{r7, lr}
 801647a:	b084      	sub	sp, #16
 801647c:	af00      	add	r7, sp, #0
 801647e:	60f8      	str	r0, [r7, #12]
 8016480:	60b9      	str	r1, [r7, #8]
 8016482:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8016484:	68fb      	ldr	r3, [r7, #12]
 8016486:	2203      	movs	r2, #3
 8016488:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801648c:	68fb      	ldr	r3, [r7, #12]
 801648e:	687a      	ldr	r2, [r7, #4]
 8016490:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8016494:	68fb      	ldr	r3, [r7, #12]
 8016496:	687a      	ldr	r2, [r7, #4]
 8016498:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	68ba      	ldr	r2, [r7, #8]
 80164a0:	2100      	movs	r1, #0
 80164a2:	68f8      	ldr	r0, [r7, #12]
 80164a4:	f000 fd4a 	bl	8016f3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80164a8:	2300      	movs	r3, #0
}
 80164aa:	4618      	mov	r0, r3
 80164ac:	3710      	adds	r7, #16
 80164ae:	46bd      	mov	sp, r7
 80164b0:	bd80      	pop	{r7, pc}

080164b2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80164b2:	b580      	push	{r7, lr}
 80164b4:	b084      	sub	sp, #16
 80164b6:	af00      	add	r7, sp, #0
 80164b8:	60f8      	str	r0, [r7, #12]
 80164ba:	60b9      	str	r1, [r7, #8]
 80164bc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	68ba      	ldr	r2, [r7, #8]
 80164c2:	2100      	movs	r1, #0
 80164c4:	68f8      	ldr	r0, [r7, #12]
 80164c6:	f000 fd39 	bl	8016f3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80164ca:	2300      	movs	r3, #0
}
 80164cc:	4618      	mov	r0, r3
 80164ce:	3710      	adds	r7, #16
 80164d0:	46bd      	mov	sp, r7
 80164d2:	bd80      	pop	{r7, pc}

080164d4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b082      	sub	sp, #8
 80164d8:	af00      	add	r7, sp, #0
 80164da:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	2204      	movs	r2, #4
 80164e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80164e4:	2300      	movs	r3, #0
 80164e6:	2200      	movs	r2, #0
 80164e8:	2100      	movs	r1, #0
 80164ea:	6878      	ldr	r0, [r7, #4]
 80164ec:	f000 fd05 	bl	8016efa <USBD_LL_Transmit>

  return USBD_OK;
 80164f0:	2300      	movs	r3, #0
}
 80164f2:	4618      	mov	r0, r3
 80164f4:	3708      	adds	r7, #8
 80164f6:	46bd      	mov	sp, r7
 80164f8:	bd80      	pop	{r7, pc}

080164fa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80164fa:	b580      	push	{r7, lr}
 80164fc:	b082      	sub	sp, #8
 80164fe:	af00      	add	r7, sp, #0
 8016500:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	2205      	movs	r2, #5
 8016506:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801650a:	2300      	movs	r3, #0
 801650c:	2200      	movs	r2, #0
 801650e:	2100      	movs	r1, #0
 8016510:	6878      	ldr	r0, [r7, #4]
 8016512:	f000 fd13 	bl	8016f3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016516:	2300      	movs	r3, #0
}
 8016518:	4618      	mov	r0, r3
 801651a:	3708      	adds	r7, #8
 801651c:	46bd      	mov	sp, r7
 801651e:	bd80      	pop	{r7, pc}

08016520 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016520:	b480      	push	{r7}
 8016522:	b087      	sub	sp, #28
 8016524:	af00      	add	r7, sp, #0
 8016526:	60f8      	str	r0, [r7, #12]
 8016528:	60b9      	str	r1, [r7, #8]
 801652a:	4613      	mov	r3, r2
 801652c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801652e:	2301      	movs	r3, #1
 8016530:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016532:	2300      	movs	r3, #0
 8016534:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016536:	4b1f      	ldr	r3, [pc, #124]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016538:	7a5b      	ldrb	r3, [r3, #9]
 801653a:	b2db      	uxtb	r3, r3
 801653c:	2b00      	cmp	r3, #0
 801653e:	d131      	bne.n	80165a4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016540:	4b1c      	ldr	r3, [pc, #112]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016542:	7a5b      	ldrb	r3, [r3, #9]
 8016544:	b2db      	uxtb	r3, r3
 8016546:	461a      	mov	r2, r3
 8016548:	4b1a      	ldr	r3, [pc, #104]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 801654a:	2100      	movs	r1, #0
 801654c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801654e:	4b19      	ldr	r3, [pc, #100]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016550:	7a5b      	ldrb	r3, [r3, #9]
 8016552:	b2db      	uxtb	r3, r3
 8016554:	4a17      	ldr	r2, [pc, #92]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016556:	009b      	lsls	r3, r3, #2
 8016558:	4413      	add	r3, r2
 801655a:	68fa      	ldr	r2, [r7, #12]
 801655c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801655e:	4b15      	ldr	r3, [pc, #84]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016560:	7a5b      	ldrb	r3, [r3, #9]
 8016562:	b2db      	uxtb	r3, r3
 8016564:	461a      	mov	r2, r3
 8016566:	4b13      	ldr	r3, [pc, #76]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016568:	4413      	add	r3, r2
 801656a:	79fa      	ldrb	r2, [r7, #7]
 801656c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801656e:	4b11      	ldr	r3, [pc, #68]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 8016570:	7a5b      	ldrb	r3, [r3, #9]
 8016572:	b2db      	uxtb	r3, r3
 8016574:	1c5a      	adds	r2, r3, #1
 8016576:	b2d1      	uxtb	r1, r2
 8016578:	4a0e      	ldr	r2, [pc, #56]	; (80165b4 <FATFS_LinkDriverEx+0x94>)
 801657a:	7251      	strb	r1, [r2, #9]
 801657c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801657e:	7dbb      	ldrb	r3, [r7, #22]
 8016580:	3330      	adds	r3, #48	; 0x30
 8016582:	b2da      	uxtb	r2, r3
 8016584:	68bb      	ldr	r3, [r7, #8]
 8016586:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016588:	68bb      	ldr	r3, [r7, #8]
 801658a:	3301      	adds	r3, #1
 801658c:	223a      	movs	r2, #58	; 0x3a
 801658e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016590:	68bb      	ldr	r3, [r7, #8]
 8016592:	3302      	adds	r3, #2
 8016594:	222f      	movs	r2, #47	; 0x2f
 8016596:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016598:	68bb      	ldr	r3, [r7, #8]
 801659a:	3303      	adds	r3, #3
 801659c:	2200      	movs	r2, #0
 801659e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80165a0:	2300      	movs	r3, #0
 80165a2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80165a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80165a6:	4618      	mov	r0, r3
 80165a8:	371c      	adds	r7, #28
 80165aa:	46bd      	mov	sp, r7
 80165ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b0:	4770      	bx	lr
 80165b2:	bf00      	nop
 80165b4:	240015e8 	.word	0x240015e8

080165b8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80165b8:	b580      	push	{r7, lr}
 80165ba:	b082      	sub	sp, #8
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
 80165c0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80165c2:	2200      	movs	r2, #0
 80165c4:	6839      	ldr	r1, [r7, #0]
 80165c6:	6878      	ldr	r0, [r7, #4]
 80165c8:	f7ff ffaa 	bl	8016520 <FATFS_LinkDriverEx>
 80165cc:	4603      	mov	r3, r0
}
 80165ce:	4618      	mov	r0, r3
 80165d0:	3708      	adds	r7, #8
 80165d2:	46bd      	mov	sp, r7
 80165d4:	bd80      	pop	{r7, pc}
	...

080165d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 80165dc:	2201      	movs	r2, #1
 80165de:	4913      	ldr	r1, [pc, #76]	; (801662c <MX_USB_DEVICE_Init+0x54>)
 80165e0:	4813      	ldr	r0, [pc, #76]	; (8016630 <MX_USB_DEVICE_Init+0x58>)
 80165e2:	f7fe fca5 	bl	8014f30 <USBD_Init>
 80165e6:	4603      	mov	r3, r0
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d001      	beq.n	80165f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80165ec:	f7ec f986 	bl	80028fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 80165f0:	4910      	ldr	r1, [pc, #64]	; (8016634 <MX_USB_DEVICE_Init+0x5c>)
 80165f2:	480f      	ldr	r0, [pc, #60]	; (8016630 <MX_USB_DEVICE_Init+0x58>)
 80165f4:	f7fe fccc 	bl	8014f90 <USBD_RegisterClass>
 80165f8:	4603      	mov	r3, r0
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d001      	beq.n	8016602 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80165fe:	f7ec f97d 	bl	80028fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8016602:	490d      	ldr	r1, [pc, #52]	; (8016638 <MX_USB_DEVICE_Init+0x60>)
 8016604:	480a      	ldr	r0, [pc, #40]	; (8016630 <MX_USB_DEVICE_Init+0x58>)
 8016606:	f7fe fbc3 	bl	8014d90 <USBD_CDC_RegisterInterface>
 801660a:	4603      	mov	r3, r0
 801660c:	2b00      	cmp	r3, #0
 801660e:	d001      	beq.n	8016614 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8016610:	f7ec f974 	bl	80028fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8016614:	4806      	ldr	r0, [pc, #24]	; (8016630 <MX_USB_DEVICE_Init+0x58>)
 8016616:	f7fe fcf1 	bl	8014ffc <USBD_Start>
 801661a:	4603      	mov	r3, r0
 801661c:	2b00      	cmp	r3, #0
 801661e:	d001      	beq.n	8016624 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8016620:	f7ec f96c 	bl	80028fc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8016624:	f7f3 f908 	bl	8009838 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016628:	bf00      	nop
 801662a:	bd80      	pop	{r7, pc}
 801662c:	240000b0 	.word	0x240000b0
 8016630:	240015f4 	.word	0x240015f4
 8016634:	2400001c 	.word	0x2400001c
 8016638:	2400009c 	.word	0x2400009c

0801663c <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 801663c:	b580      	push	{r7, lr}
 801663e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8016640:	2200      	movs	r2, #0
 8016642:	4905      	ldr	r1, [pc, #20]	; (8016658 <CDC_Init_HS+0x1c>)
 8016644:	4805      	ldr	r0, [pc, #20]	; (801665c <CDC_Init_HS+0x20>)
 8016646:	f7fe fbbd 	bl	8014dc4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 801664a:	4905      	ldr	r1, [pc, #20]	; (8016660 <CDC_Init_HS+0x24>)
 801664c:	4803      	ldr	r0, [pc, #12]	; (801665c <CDC_Init_HS+0x20>)
 801664e:	f7fe fbdb 	bl	8014e08 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016652:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8016654:	4618      	mov	r0, r3
 8016656:	bd80      	pop	{r7, pc}
 8016658:	240020d0 	.word	0x240020d0
 801665c:	240015f4 	.word	0x240015f4
 8016660:	240018d0 	.word	0x240018d0

08016664 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8016664:	b480      	push	{r7}
 8016666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8016668:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 801666a:	4618      	mov	r0, r3
 801666c:	46bd      	mov	sp, r7
 801666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016672:	4770      	bx	lr

08016674 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016674:	b480      	push	{r7}
 8016676:	b083      	sub	sp, #12
 8016678:	af00      	add	r7, sp, #0
 801667a:	4603      	mov	r3, r0
 801667c:	6039      	str	r1, [r7, #0]
 801667e:	71fb      	strb	r3, [r7, #7]
 8016680:	4613      	mov	r3, r2
 8016682:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8016684:	79fb      	ldrb	r3, [r7, #7]
 8016686:	2b23      	cmp	r3, #35	; 0x23
 8016688:	d84a      	bhi.n	8016720 <CDC_Control_HS+0xac>
 801668a:	a201      	add	r2, pc, #4	; (adr r2, 8016690 <CDC_Control_HS+0x1c>)
 801668c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016690:	08016721 	.word	0x08016721
 8016694:	08016721 	.word	0x08016721
 8016698:	08016721 	.word	0x08016721
 801669c:	08016721 	.word	0x08016721
 80166a0:	08016721 	.word	0x08016721
 80166a4:	08016721 	.word	0x08016721
 80166a8:	08016721 	.word	0x08016721
 80166ac:	08016721 	.word	0x08016721
 80166b0:	08016721 	.word	0x08016721
 80166b4:	08016721 	.word	0x08016721
 80166b8:	08016721 	.word	0x08016721
 80166bc:	08016721 	.word	0x08016721
 80166c0:	08016721 	.word	0x08016721
 80166c4:	08016721 	.word	0x08016721
 80166c8:	08016721 	.word	0x08016721
 80166cc:	08016721 	.word	0x08016721
 80166d0:	08016721 	.word	0x08016721
 80166d4:	08016721 	.word	0x08016721
 80166d8:	08016721 	.word	0x08016721
 80166dc:	08016721 	.word	0x08016721
 80166e0:	08016721 	.word	0x08016721
 80166e4:	08016721 	.word	0x08016721
 80166e8:	08016721 	.word	0x08016721
 80166ec:	08016721 	.word	0x08016721
 80166f0:	08016721 	.word	0x08016721
 80166f4:	08016721 	.word	0x08016721
 80166f8:	08016721 	.word	0x08016721
 80166fc:	08016721 	.word	0x08016721
 8016700:	08016721 	.word	0x08016721
 8016704:	08016721 	.word	0x08016721
 8016708:	08016721 	.word	0x08016721
 801670c:	08016721 	.word	0x08016721
 8016710:	08016721 	.word	0x08016721
 8016714:	08016721 	.word	0x08016721
 8016718:	08016721 	.word	0x08016721
 801671c:	08016721 	.word	0x08016721
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016720:	bf00      	nop
  }

  return (USBD_OK);
 8016722:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8016724:	4618      	mov	r0, r3
 8016726:	370c      	adds	r7, #12
 8016728:	46bd      	mov	sp, r7
 801672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801672e:	4770      	bx	lr

08016730 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8016730:	b580      	push	{r7, lr}
 8016732:	b084      	sub	sp, #16
 8016734:	af00      	add	r7, sp, #0
 8016736:	6078      	str	r0, [r7, #4]
 8016738:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 801673a:	6879      	ldr	r1, [r7, #4]
 801673c:	480e      	ldr	r0, [pc, #56]	; (8016778 <CDC_Receive_HS+0x48>)
 801673e:	f7fe fb63 	bl	8014e08 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8016742:	480d      	ldr	r0, [pc, #52]	; (8016778 <CDC_Receive_HS+0x48>)
 8016744:	f7fe fbbe 	bl	8014ec4 <USBD_CDC_ReceivePacket>

  extern uint8_t usbDataBuffer[usbBufferLen];
  extern uint32_t usbBytesReady;

  uint32_t cpyLen = *Len;
 8016748:	683b      	ldr	r3, [r7, #0]
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	60fb      	str	r3, [r7, #12]
  /*char debug[250];
  sprintf(debug, "cpyLen: %d\n", cpyLen);
  CDC_Transmit_HS(debug, strlen(debug));*/

  memcpy(usbDataBuffer + usbBytesReady, Buf, cpyLen);
 801674e:	4b0b      	ldr	r3, [pc, #44]	; (801677c <CDC_Receive_HS+0x4c>)
 8016750:	681b      	ldr	r3, [r3, #0]
 8016752:	4a0b      	ldr	r2, [pc, #44]	; (8016780 <CDC_Receive_HS+0x50>)
 8016754:	4413      	add	r3, r2
 8016756:	68fa      	ldr	r2, [r7, #12]
 8016758:	6879      	ldr	r1, [r7, #4]
 801675a:	4618      	mov	r0, r3
 801675c:	f000 fcf0 	bl	8017140 <memcpy>
  usbBytesReady += cpyLen;
 8016760:	4b06      	ldr	r3, [pc, #24]	; (801677c <CDC_Receive_HS+0x4c>)
 8016762:	681a      	ldr	r2, [r3, #0]
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	4413      	add	r3, r2
 8016768:	4a04      	ldr	r2, [pc, #16]	; (801677c <CDC_Receive_HS+0x4c>)
 801676a:	6013      	str	r3, [r2, #0]
  
  return (USBD_OK);
 801676c:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 801676e:	4618      	mov	r0, r3
 8016770:	3710      	adds	r7, #16
 8016772:	46bd      	mov	sp, r7
 8016774:	bd80      	pop	{r7, pc}
 8016776:	bf00      	nop
 8016778:	240015f4 	.word	0x240015f4
 801677c:	2400026c 	.word	0x2400026c
 8016780:	2400016c 	.word	0x2400016c

08016784 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8016784:	b580      	push	{r7, lr}
 8016786:	b084      	sub	sp, #16
 8016788:	af00      	add	r7, sp, #0
 801678a:	6078      	str	r0, [r7, #4]
 801678c:	460b      	mov	r3, r1
 801678e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8016790:	2300      	movs	r3, #0
 8016792:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8016794:	4b0d      	ldr	r3, [pc, #52]	; (80167cc <CDC_Transmit_HS+0x48>)
 8016796:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801679a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801679c:	68bb      	ldr	r3, [r7, #8]
 801679e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d001      	beq.n	80167aa <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 80167a6:	2301      	movs	r3, #1
 80167a8:	e00b      	b.n	80167c2 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 80167aa:	887b      	ldrh	r3, [r7, #2]
 80167ac:	461a      	mov	r2, r3
 80167ae:	6879      	ldr	r1, [r7, #4]
 80167b0:	4806      	ldr	r0, [pc, #24]	; (80167cc <CDC_Transmit_HS+0x48>)
 80167b2:	f7fe fb07 	bl	8014dc4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 80167b6:	4805      	ldr	r0, [pc, #20]	; (80167cc <CDC_Transmit_HS+0x48>)
 80167b8:	f7fe fb44 	bl	8014e44 <USBD_CDC_TransmitPacket>
 80167bc:	4603      	mov	r3, r0
 80167be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 80167c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80167c2:	4618      	mov	r0, r3
 80167c4:	3710      	adds	r7, #16
 80167c6:	46bd      	mov	sp, r7
 80167c8:	bd80      	pop	{r7, pc}
 80167ca:	bf00      	nop
 80167cc:	240015f4 	.word	0x240015f4

080167d0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80167d0:	b480      	push	{r7}
 80167d2:	b087      	sub	sp, #28
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	60f8      	str	r0, [r7, #12]
 80167d8:	60b9      	str	r1, [r7, #8]
 80167da:	4613      	mov	r3, r2
 80167dc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80167de:	2300      	movs	r3, #0
 80167e0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 80167e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80167e6:	4618      	mov	r0, r3
 80167e8:	371c      	adds	r7, #28
 80167ea:	46bd      	mov	sp, r7
 80167ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167f0:	4770      	bx	lr
	...

080167f4 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80167f4:	b480      	push	{r7}
 80167f6:	b083      	sub	sp, #12
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	4603      	mov	r3, r0
 80167fc:	6039      	str	r1, [r7, #0]
 80167fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8016800:	683b      	ldr	r3, [r7, #0]
 8016802:	2212      	movs	r2, #18
 8016804:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8016806:	4b03      	ldr	r3, [pc, #12]	; (8016814 <USBD_HS_DeviceDescriptor+0x20>)
}
 8016808:	4618      	mov	r0, r3
 801680a:	370c      	adds	r7, #12
 801680c:	46bd      	mov	sp, r7
 801680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016812:	4770      	bx	lr
 8016814:	240000cc 	.word	0x240000cc

08016818 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016818:	b480      	push	{r7}
 801681a:	b083      	sub	sp, #12
 801681c:	af00      	add	r7, sp, #0
 801681e:	4603      	mov	r3, r0
 8016820:	6039      	str	r1, [r7, #0]
 8016822:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8016824:	683b      	ldr	r3, [r7, #0]
 8016826:	2204      	movs	r2, #4
 8016828:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801682a:	4b03      	ldr	r3, [pc, #12]	; (8016838 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 801682c:	4618      	mov	r0, r3
 801682e:	370c      	adds	r7, #12
 8016830:	46bd      	mov	sp, r7
 8016832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016836:	4770      	bx	lr
 8016838:	240000e0 	.word	0x240000e0

0801683c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801683c:	b580      	push	{r7, lr}
 801683e:	b082      	sub	sp, #8
 8016840:	af00      	add	r7, sp, #0
 8016842:	4603      	mov	r3, r0
 8016844:	6039      	str	r1, [r7, #0]
 8016846:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016848:	79fb      	ldrb	r3, [r7, #7]
 801684a:	2b00      	cmp	r3, #0
 801684c:	d105      	bne.n	801685a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801684e:	683a      	ldr	r2, [r7, #0]
 8016850:	4907      	ldr	r1, [pc, #28]	; (8016870 <USBD_HS_ProductStrDescriptor+0x34>)
 8016852:	4808      	ldr	r0, [pc, #32]	; (8016874 <USBD_HS_ProductStrDescriptor+0x38>)
 8016854:	f7ff fd84 	bl	8016360 <USBD_GetString>
 8016858:	e004      	b.n	8016864 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801685a:	683a      	ldr	r2, [r7, #0]
 801685c:	4904      	ldr	r1, [pc, #16]	; (8016870 <USBD_HS_ProductStrDescriptor+0x34>)
 801685e:	4805      	ldr	r0, [pc, #20]	; (8016874 <USBD_HS_ProductStrDescriptor+0x38>)
 8016860:	f7ff fd7e 	bl	8016360 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016864:	4b02      	ldr	r3, [pc, #8]	; (8016870 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8016866:	4618      	mov	r0, r3
 8016868:	3708      	adds	r7, #8
 801686a:	46bd      	mov	sp, r7
 801686c:	bd80      	pop	{r7, pc}
 801686e:	bf00      	nop
 8016870:	240028d0 	.word	0x240028d0
 8016874:	0801845c 	.word	0x0801845c

08016878 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b082      	sub	sp, #8
 801687c:	af00      	add	r7, sp, #0
 801687e:	4603      	mov	r3, r0
 8016880:	6039      	str	r1, [r7, #0]
 8016882:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016884:	683a      	ldr	r2, [r7, #0]
 8016886:	4904      	ldr	r1, [pc, #16]	; (8016898 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8016888:	4804      	ldr	r0, [pc, #16]	; (801689c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801688a:	f7ff fd69 	bl	8016360 <USBD_GetString>
  return USBD_StrDesc;
 801688e:	4b02      	ldr	r3, [pc, #8]	; (8016898 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8016890:	4618      	mov	r0, r3
 8016892:	3708      	adds	r7, #8
 8016894:	46bd      	mov	sp, r7
 8016896:	bd80      	pop	{r7, pc}
 8016898:	240028d0 	.word	0x240028d0
 801689c:	08018478 	.word	0x08018478

080168a0 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b082      	sub	sp, #8
 80168a4:	af00      	add	r7, sp, #0
 80168a6:	4603      	mov	r3, r0
 80168a8:	6039      	str	r1, [r7, #0]
 80168aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80168ac:	683b      	ldr	r3, [r7, #0]
 80168ae:	221a      	movs	r2, #26
 80168b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80168b2:	f000 f843 	bl	801693c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80168b6:	4b02      	ldr	r3, [pc, #8]	; (80168c0 <USBD_HS_SerialStrDescriptor+0x20>)
}
 80168b8:	4618      	mov	r0, r3
 80168ba:	3708      	adds	r7, #8
 80168bc:	46bd      	mov	sp, r7
 80168be:	bd80      	pop	{r7, pc}
 80168c0:	240000e4 	.word	0x240000e4

080168c4 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b082      	sub	sp, #8
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	4603      	mov	r3, r0
 80168cc:	6039      	str	r1, [r7, #0]
 80168ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80168d0:	79fb      	ldrb	r3, [r7, #7]
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d105      	bne.n	80168e2 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80168d6:	683a      	ldr	r2, [r7, #0]
 80168d8:	4907      	ldr	r1, [pc, #28]	; (80168f8 <USBD_HS_ConfigStrDescriptor+0x34>)
 80168da:	4808      	ldr	r0, [pc, #32]	; (80168fc <USBD_HS_ConfigStrDescriptor+0x38>)
 80168dc:	f7ff fd40 	bl	8016360 <USBD_GetString>
 80168e0:	e004      	b.n	80168ec <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80168e2:	683a      	ldr	r2, [r7, #0]
 80168e4:	4904      	ldr	r1, [pc, #16]	; (80168f8 <USBD_HS_ConfigStrDescriptor+0x34>)
 80168e6:	4805      	ldr	r0, [pc, #20]	; (80168fc <USBD_HS_ConfigStrDescriptor+0x38>)
 80168e8:	f7ff fd3a 	bl	8016360 <USBD_GetString>
  }
  return USBD_StrDesc;
 80168ec:	4b02      	ldr	r3, [pc, #8]	; (80168f8 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 80168ee:	4618      	mov	r0, r3
 80168f0:	3708      	adds	r7, #8
 80168f2:	46bd      	mov	sp, r7
 80168f4:	bd80      	pop	{r7, pc}
 80168f6:	bf00      	nop
 80168f8:	240028d0 	.word	0x240028d0
 80168fc:	0801847c 	.word	0x0801847c

08016900 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016900:	b580      	push	{r7, lr}
 8016902:	b082      	sub	sp, #8
 8016904:	af00      	add	r7, sp, #0
 8016906:	4603      	mov	r3, r0
 8016908:	6039      	str	r1, [r7, #0]
 801690a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801690c:	79fb      	ldrb	r3, [r7, #7]
 801690e:	2b00      	cmp	r3, #0
 8016910:	d105      	bne.n	801691e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8016912:	683a      	ldr	r2, [r7, #0]
 8016914:	4907      	ldr	r1, [pc, #28]	; (8016934 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8016916:	4808      	ldr	r0, [pc, #32]	; (8016938 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8016918:	f7ff fd22 	bl	8016360 <USBD_GetString>
 801691c:	e004      	b.n	8016928 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801691e:	683a      	ldr	r2, [r7, #0]
 8016920:	4904      	ldr	r1, [pc, #16]	; (8016934 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8016922:	4805      	ldr	r0, [pc, #20]	; (8016938 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8016924:	f7ff fd1c 	bl	8016360 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016928:	4b02      	ldr	r3, [pc, #8]	; (8016934 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801692a:	4618      	mov	r0, r3
 801692c:	3708      	adds	r7, #8
 801692e:	46bd      	mov	sp, r7
 8016930:	bd80      	pop	{r7, pc}
 8016932:	bf00      	nop
 8016934:	240028d0 	.word	0x240028d0
 8016938:	08018488 	.word	0x08018488

0801693c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801693c:	b580      	push	{r7, lr}
 801693e:	b084      	sub	sp, #16
 8016940:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016942:	4b0f      	ldr	r3, [pc, #60]	; (8016980 <Get_SerialNum+0x44>)
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016948:	4b0e      	ldr	r3, [pc, #56]	; (8016984 <Get_SerialNum+0x48>)
 801694a:	681b      	ldr	r3, [r3, #0]
 801694c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801694e:	4b0e      	ldr	r3, [pc, #56]	; (8016988 <Get_SerialNum+0x4c>)
 8016950:	681b      	ldr	r3, [r3, #0]
 8016952:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016954:	68fa      	ldr	r2, [r7, #12]
 8016956:	687b      	ldr	r3, [r7, #4]
 8016958:	4413      	add	r3, r2
 801695a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801695c:	68fb      	ldr	r3, [r7, #12]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d009      	beq.n	8016976 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016962:	2208      	movs	r2, #8
 8016964:	4909      	ldr	r1, [pc, #36]	; (801698c <Get_SerialNum+0x50>)
 8016966:	68f8      	ldr	r0, [r7, #12]
 8016968:	f000 f814 	bl	8016994 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801696c:	2204      	movs	r2, #4
 801696e:	4908      	ldr	r1, [pc, #32]	; (8016990 <Get_SerialNum+0x54>)
 8016970:	68b8      	ldr	r0, [r7, #8]
 8016972:	f000 f80f 	bl	8016994 <IntToUnicode>
  }
}
 8016976:	bf00      	nop
 8016978:	3710      	adds	r7, #16
 801697a:	46bd      	mov	sp, r7
 801697c:	bd80      	pop	{r7, pc}
 801697e:	bf00      	nop
 8016980:	1ff1e800 	.word	0x1ff1e800
 8016984:	1ff1e804 	.word	0x1ff1e804
 8016988:	1ff1e808 	.word	0x1ff1e808
 801698c:	240000e6 	.word	0x240000e6
 8016990:	240000f6 	.word	0x240000f6

08016994 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016994:	b480      	push	{r7}
 8016996:	b087      	sub	sp, #28
 8016998:	af00      	add	r7, sp, #0
 801699a:	60f8      	str	r0, [r7, #12]
 801699c:	60b9      	str	r1, [r7, #8]
 801699e:	4613      	mov	r3, r2
 80169a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80169a2:	2300      	movs	r3, #0
 80169a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80169a6:	2300      	movs	r3, #0
 80169a8:	75fb      	strb	r3, [r7, #23]
 80169aa:	e027      	b.n	80169fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	0f1b      	lsrs	r3, r3, #28
 80169b0:	2b09      	cmp	r3, #9
 80169b2:	d80b      	bhi.n	80169cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80169b4:	68fb      	ldr	r3, [r7, #12]
 80169b6:	0f1b      	lsrs	r3, r3, #28
 80169b8:	b2da      	uxtb	r2, r3
 80169ba:	7dfb      	ldrb	r3, [r7, #23]
 80169bc:	005b      	lsls	r3, r3, #1
 80169be:	4619      	mov	r1, r3
 80169c0:	68bb      	ldr	r3, [r7, #8]
 80169c2:	440b      	add	r3, r1
 80169c4:	3230      	adds	r2, #48	; 0x30
 80169c6:	b2d2      	uxtb	r2, r2
 80169c8:	701a      	strb	r2, [r3, #0]
 80169ca:	e00a      	b.n	80169e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80169cc:	68fb      	ldr	r3, [r7, #12]
 80169ce:	0f1b      	lsrs	r3, r3, #28
 80169d0:	b2da      	uxtb	r2, r3
 80169d2:	7dfb      	ldrb	r3, [r7, #23]
 80169d4:	005b      	lsls	r3, r3, #1
 80169d6:	4619      	mov	r1, r3
 80169d8:	68bb      	ldr	r3, [r7, #8]
 80169da:	440b      	add	r3, r1
 80169dc:	3237      	adds	r2, #55	; 0x37
 80169de:	b2d2      	uxtb	r2, r2
 80169e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80169e2:	68fb      	ldr	r3, [r7, #12]
 80169e4:	011b      	lsls	r3, r3, #4
 80169e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80169e8:	7dfb      	ldrb	r3, [r7, #23]
 80169ea:	005b      	lsls	r3, r3, #1
 80169ec:	3301      	adds	r3, #1
 80169ee:	68ba      	ldr	r2, [r7, #8]
 80169f0:	4413      	add	r3, r2
 80169f2:	2200      	movs	r2, #0
 80169f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80169f6:	7dfb      	ldrb	r3, [r7, #23]
 80169f8:	3301      	adds	r3, #1
 80169fa:	75fb      	strb	r3, [r7, #23]
 80169fc:	7dfa      	ldrb	r2, [r7, #23]
 80169fe:	79fb      	ldrb	r3, [r7, #7]
 8016a00:	429a      	cmp	r2, r3
 8016a02:	d3d3      	bcc.n	80169ac <IntToUnicode+0x18>
  }
}
 8016a04:	bf00      	nop
 8016a06:	bf00      	nop
 8016a08:	371c      	adds	r7, #28
 8016a0a:	46bd      	mov	sp, r7
 8016a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a10:	4770      	bx	lr
	...

08016a14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8016a14:	b580      	push	{r7, lr}
 8016a16:	b0b2      	sub	sp, #200	; 0xc8
 8016a18:	af00      	add	r7, sp, #0
 8016a1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8016a1c:	f107 0310 	add.w	r3, r7, #16
 8016a20:	22b8      	movs	r2, #184	; 0xb8
 8016a22:	2100      	movs	r1, #0
 8016a24:	4618      	mov	r0, r3
 8016a26:	f000 fb4f 	bl	80170c8 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	681b      	ldr	r3, [r3, #0]
 8016a2e:	4a1a      	ldr	r2, [pc, #104]	; (8016a98 <HAL_PCD_MspInit+0x84>)
 8016a30:	4293      	cmp	r3, r2
 8016a32:	d12c      	bne.n	8016a8e <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8016a34:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8016a38:	f04f 0300 	mov.w	r3, #0
 8016a3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8016a40:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8016a44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8016a48:	f107 0310 	add.w	r3, r7, #16
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	f7f3 fed3 	bl	800a7f8 <HAL_RCCEx_PeriphCLKConfig>
 8016a52:	4603      	mov	r3, r0
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d001      	beq.n	8016a5c <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8016a58:	f7eb ff50 	bl	80028fc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8016a5c:	f7f2 feec 	bl	8009838 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8016a60:	4b0e      	ldr	r3, [pc, #56]	; (8016a9c <HAL_PCD_MspInit+0x88>)
 8016a62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8016a66:	4a0d      	ldr	r2, [pc, #52]	; (8016a9c <HAL_PCD_MspInit+0x88>)
 8016a68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8016a6c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8016a70:	4b0a      	ldr	r3, [pc, #40]	; (8016a9c <HAL_PCD_MspInit+0x88>)
 8016a72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8016a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8016a7a:	60fb      	str	r3, [r7, #12]
 8016a7c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8016a7e:	2200      	movs	r2, #0
 8016a80:	2100      	movs	r1, #0
 8016a82:	204d      	movs	r0, #77	; 0x4d
 8016a84:	f7ee fc5d 	bl	8005342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8016a88:	204d      	movs	r0, #77	; 0x4d
 8016a8a:	f7ee fc74 	bl	8005376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8016a8e:	bf00      	nop
 8016a90:	37c8      	adds	r7, #200	; 0xc8
 8016a92:	46bd      	mov	sp, r7
 8016a94:	bd80      	pop	{r7, pc}
 8016a96:	bf00      	nop
 8016a98:	40040000 	.word	0x40040000
 8016a9c:	58024400 	.word	0x58024400

08016aa0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016aa0:	b580      	push	{r7, lr}
 8016aa2:	b082      	sub	sp, #8
 8016aa4:	af00      	add	r7, sp, #0
 8016aa6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8016ab4:	4619      	mov	r1, r3
 8016ab6:	4610      	mov	r0, r2
 8016ab8:	f7fe faed 	bl	8015096 <USBD_LL_SetupStage>
}
 8016abc:	bf00      	nop
 8016abe:	3708      	adds	r7, #8
 8016ac0:	46bd      	mov	sp, r7
 8016ac2:	bd80      	pop	{r7, pc}

08016ac4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ac4:	b580      	push	{r7, lr}
 8016ac6:	b082      	sub	sp, #8
 8016ac8:	af00      	add	r7, sp, #0
 8016aca:	6078      	str	r0, [r7, #4]
 8016acc:	460b      	mov	r3, r1
 8016ace:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016ad0:	687b      	ldr	r3, [r7, #4]
 8016ad2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8016ad6:	78fa      	ldrb	r2, [r7, #3]
 8016ad8:	6879      	ldr	r1, [r7, #4]
 8016ada:	4613      	mov	r3, r2
 8016adc:	00db      	lsls	r3, r3, #3
 8016ade:	4413      	add	r3, r2
 8016ae0:	009b      	lsls	r3, r3, #2
 8016ae2:	440b      	add	r3, r1
 8016ae4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8016ae8:	681a      	ldr	r2, [r3, #0]
 8016aea:	78fb      	ldrb	r3, [r7, #3]
 8016aec:	4619      	mov	r1, r3
 8016aee:	f7fe fb27 	bl	8015140 <USBD_LL_DataOutStage>
}
 8016af2:	bf00      	nop
 8016af4:	3708      	adds	r7, #8
 8016af6:	46bd      	mov	sp, r7
 8016af8:	bd80      	pop	{r7, pc}

08016afa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016afa:	b580      	push	{r7, lr}
 8016afc:	b082      	sub	sp, #8
 8016afe:	af00      	add	r7, sp, #0
 8016b00:	6078      	str	r0, [r7, #4]
 8016b02:	460b      	mov	r3, r1
 8016b04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8016b0c:	78fa      	ldrb	r2, [r7, #3]
 8016b0e:	6879      	ldr	r1, [r7, #4]
 8016b10:	4613      	mov	r3, r2
 8016b12:	00db      	lsls	r3, r3, #3
 8016b14:	4413      	add	r3, r2
 8016b16:	009b      	lsls	r3, r3, #2
 8016b18:	440b      	add	r3, r1
 8016b1a:	3348      	adds	r3, #72	; 0x48
 8016b1c:	681a      	ldr	r2, [r3, #0]
 8016b1e:	78fb      	ldrb	r3, [r7, #3]
 8016b20:	4619      	mov	r1, r3
 8016b22:	f7fe fbc0 	bl	80152a6 <USBD_LL_DataInStage>
}
 8016b26:	bf00      	nop
 8016b28:	3708      	adds	r7, #8
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	bd80      	pop	{r7, pc}

08016b2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b2e:	b580      	push	{r7, lr}
 8016b30:	b082      	sub	sp, #8
 8016b32:	af00      	add	r7, sp, #0
 8016b34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b3c:	4618      	mov	r0, r3
 8016b3e:	f7fe fcfa 	bl	8015536 <USBD_LL_SOF>
}
 8016b42:	bf00      	nop
 8016b44:	3708      	adds	r7, #8
 8016b46:	46bd      	mov	sp, r7
 8016b48:	bd80      	pop	{r7, pc}

08016b4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b4a:	b580      	push	{r7, lr}
 8016b4c:	b084      	sub	sp, #16
 8016b4e:	af00      	add	r7, sp, #0
 8016b50:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016b52:	2301      	movs	r3, #1
 8016b54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	691b      	ldr	r3, [r3, #16]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d102      	bne.n	8016b64 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8016b5e:	2300      	movs	r3, #0
 8016b60:	73fb      	strb	r3, [r7, #15]
 8016b62:	e008      	b.n	8016b76 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8016b64:	687b      	ldr	r3, [r7, #4]
 8016b66:	691b      	ldr	r3, [r3, #16]
 8016b68:	2b02      	cmp	r3, #2
 8016b6a:	d102      	bne.n	8016b72 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016b6c:	2301      	movs	r3, #1
 8016b6e:	73fb      	strb	r3, [r7, #15]
 8016b70:	e001      	b.n	8016b76 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8016b72:	f7eb fec3 	bl	80028fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b7c:	7bfa      	ldrb	r2, [r7, #15]
 8016b7e:	4611      	mov	r1, r2
 8016b80:	4618      	mov	r0, r3
 8016b82:	f7fe fc94 	bl	80154ae <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b8c:	4618      	mov	r0, r3
 8016b8e:	f7fe fc3c 	bl	801540a <USBD_LL_Reset>
}
 8016b92:	bf00      	nop
 8016b94:	3710      	adds	r7, #16
 8016b96:	46bd      	mov	sp, r7
 8016b98:	bd80      	pop	{r7, pc}
	...

08016b9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b9c:	b580      	push	{r7, lr}
 8016b9e:	b082      	sub	sp, #8
 8016ba0:	af00      	add	r7, sp, #0
 8016ba2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016baa:	4618      	mov	r0, r3
 8016bac:	f7fe fc8f 	bl	80154ce <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	681b      	ldr	r3, [r3, #0]
 8016bb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016bb8:	681b      	ldr	r3, [r3, #0]
 8016bba:	687a      	ldr	r2, [r7, #4]
 8016bbc:	6812      	ldr	r2, [r2, #0]
 8016bbe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016bc2:	f043 0301 	orr.w	r3, r3, #1
 8016bc6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	6a1b      	ldr	r3, [r3, #32]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d005      	beq.n	8016bdc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016bd0:	4b04      	ldr	r3, [pc, #16]	; (8016be4 <HAL_PCD_SuspendCallback+0x48>)
 8016bd2:	691b      	ldr	r3, [r3, #16]
 8016bd4:	4a03      	ldr	r2, [pc, #12]	; (8016be4 <HAL_PCD_SuspendCallback+0x48>)
 8016bd6:	f043 0306 	orr.w	r3, r3, #6
 8016bda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016bdc:	bf00      	nop
 8016bde:	3708      	adds	r7, #8
 8016be0:	46bd      	mov	sp, r7
 8016be2:	bd80      	pop	{r7, pc}
 8016be4:	e000ed00 	.word	0xe000ed00

08016be8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016be8:	b580      	push	{r7, lr}
 8016bea:	b082      	sub	sp, #8
 8016bec:	af00      	add	r7, sp, #0
 8016bee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016bf6:	4618      	mov	r0, r3
 8016bf8:	f7fe fc85 	bl	8015506 <USBD_LL_Resume>
}
 8016bfc:	bf00      	nop
 8016bfe:	3708      	adds	r7, #8
 8016c00:	46bd      	mov	sp, r7
 8016c02:	bd80      	pop	{r7, pc}

08016c04 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c04:	b580      	push	{r7, lr}
 8016c06:	b082      	sub	sp, #8
 8016c08:	af00      	add	r7, sp, #0
 8016c0a:	6078      	str	r0, [r7, #4]
 8016c0c:	460b      	mov	r3, r1
 8016c0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c16:	78fa      	ldrb	r2, [r7, #3]
 8016c18:	4611      	mov	r1, r2
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	f7fe fcdd 	bl	80155da <USBD_LL_IsoOUTIncomplete>
}
 8016c20:	bf00      	nop
 8016c22:	3708      	adds	r7, #8
 8016c24:	46bd      	mov	sp, r7
 8016c26:	bd80      	pop	{r7, pc}

08016c28 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c28:	b580      	push	{r7, lr}
 8016c2a:	b082      	sub	sp, #8
 8016c2c:	af00      	add	r7, sp, #0
 8016c2e:	6078      	str	r0, [r7, #4]
 8016c30:	460b      	mov	r3, r1
 8016c32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c3a:	78fa      	ldrb	r2, [r7, #3]
 8016c3c:	4611      	mov	r1, r2
 8016c3e:	4618      	mov	r0, r3
 8016c40:	f7fe fc99 	bl	8015576 <USBD_LL_IsoINIncomplete>
}
 8016c44:	bf00      	nop
 8016c46:	3708      	adds	r7, #8
 8016c48:	46bd      	mov	sp, r7
 8016c4a:	bd80      	pop	{r7, pc}

08016c4c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b082      	sub	sp, #8
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c5a:	4618      	mov	r0, r3
 8016c5c:	f7fe fcef 	bl	801563e <USBD_LL_DevConnected>
}
 8016c60:	bf00      	nop
 8016c62:	3708      	adds	r7, #8
 8016c64:	46bd      	mov	sp, r7
 8016c66:	bd80      	pop	{r7, pc}

08016c68 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c68:	b580      	push	{r7, lr}
 8016c6a:	b082      	sub	sp, #8
 8016c6c:	af00      	add	r7, sp, #0
 8016c6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016c70:	687b      	ldr	r3, [r7, #4]
 8016c72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c76:	4618      	mov	r0, r3
 8016c78:	f7fe fcec 	bl	8015654 <USBD_LL_DevDisconnected>
}
 8016c7c:	bf00      	nop
 8016c7e:	3708      	adds	r7, #8
 8016c80:	46bd      	mov	sp, r7
 8016c82:	bd80      	pop	{r7, pc}

08016c84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016c84:	b580      	push	{r7, lr}
 8016c86:	b082      	sub	sp, #8
 8016c88:	af00      	add	r7, sp, #0
 8016c8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8016c8c:	687b      	ldr	r3, [r7, #4]
 8016c8e:	781b      	ldrb	r3, [r3, #0]
 8016c90:	2b01      	cmp	r3, #1
 8016c92:	d140      	bne.n	8016d16 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8016c94:	4a22      	ldr	r2, [pc, #136]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	4a20      	ldr	r2, [pc, #128]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016ca0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8016ca4:	4b1e      	ldr	r3, [pc, #120]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016ca6:	4a1f      	ldr	r2, [pc, #124]	; (8016d24 <USBD_LL_Init+0xa0>)
 8016ca8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8016caa:	4b1d      	ldr	r3, [pc, #116]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cac:	2209      	movs	r2, #9
 8016cae:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8016cb0:	4b1b      	ldr	r3, [pc, #108]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cb2:	2202      	movs	r2, #2
 8016cb4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8016cb6:	4b1a      	ldr	r3, [pc, #104]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cb8:	2200      	movs	r2, #0
 8016cba:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8016cbc:	4b18      	ldr	r3, [pc, #96]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cbe:	2202      	movs	r2, #2
 8016cc0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8016cc2:	4b17      	ldr	r3, [pc, #92]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cc4:	2200      	movs	r2, #0
 8016cc6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8016cc8:	4b15      	ldr	r3, [pc, #84]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cca:	2200      	movs	r2, #0
 8016ccc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8016cce:	4b14      	ldr	r3, [pc, #80]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cd0:	2200      	movs	r2, #0
 8016cd2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8016cd4:	4b12      	ldr	r3, [pc, #72]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cd6:	2200      	movs	r2, #0
 8016cd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8016cda:	4b11      	ldr	r3, [pc, #68]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cdc:	2200      	movs	r2, #0
 8016cde:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8016ce0:	4b0f      	ldr	r3, [pc, #60]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016ce2:	2200      	movs	r2, #0
 8016ce4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8016ce6:	480e      	ldr	r0, [pc, #56]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016ce8:	f7f1 fab3 	bl	8008252 <HAL_PCD_Init>
 8016cec:	4603      	mov	r3, r0
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d001      	beq.n	8016cf6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8016cf2:	f7eb fe03 	bl	80028fc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8016cf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8016cfa:	4809      	ldr	r0, [pc, #36]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016cfc:	f7f2 fd21 	bl	8009742 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8016d00:	2280      	movs	r2, #128	; 0x80
 8016d02:	2100      	movs	r1, #0
 8016d04:	4806      	ldr	r0, [pc, #24]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016d06:	f7f2 fcd5 	bl	80096b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8016d0a:	f44f 72ba 	mov.w	r2, #372	; 0x174
 8016d0e:	2101      	movs	r1, #1
 8016d10:	4803      	ldr	r0, [pc, #12]	; (8016d20 <USBD_LL_Init+0x9c>)
 8016d12:	f7f2 fccf 	bl	80096b4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8016d16:	2300      	movs	r3, #0
}
 8016d18:	4618      	mov	r0, r3
 8016d1a:	3708      	adds	r7, #8
 8016d1c:	46bd      	mov	sp, r7
 8016d1e:	bd80      	pop	{r7, pc}
 8016d20:	24002ad0 	.word	0x24002ad0
 8016d24:	40040000 	.word	0x40040000

08016d28 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016d28:	b580      	push	{r7, lr}
 8016d2a:	b084      	sub	sp, #16
 8016d2c:	af00      	add	r7, sp, #0
 8016d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016d30:	2300      	movs	r3, #0
 8016d32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016d34:	2300      	movs	r3, #0
 8016d36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016d3e:	4618      	mov	r0, r3
 8016d40:	f7f1 fbab 	bl	800849a <HAL_PCD_Start>
 8016d44:	4603      	mov	r3, r0
 8016d46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016d48:	7bfb      	ldrb	r3, [r7, #15]
 8016d4a:	4618      	mov	r0, r3
 8016d4c:	f000 f942 	bl	8016fd4 <USBD_Get_USB_Status>
 8016d50:	4603      	mov	r3, r0
 8016d52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016d54:	7bbb      	ldrb	r3, [r7, #14]
}
 8016d56:	4618      	mov	r0, r3
 8016d58:	3710      	adds	r7, #16
 8016d5a:	46bd      	mov	sp, r7
 8016d5c:	bd80      	pop	{r7, pc}

08016d5e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016d5e:	b580      	push	{r7, lr}
 8016d60:	b084      	sub	sp, #16
 8016d62:	af00      	add	r7, sp, #0
 8016d64:	6078      	str	r0, [r7, #4]
 8016d66:	4608      	mov	r0, r1
 8016d68:	4611      	mov	r1, r2
 8016d6a:	461a      	mov	r2, r3
 8016d6c:	4603      	mov	r3, r0
 8016d6e:	70fb      	strb	r3, [r7, #3]
 8016d70:	460b      	mov	r3, r1
 8016d72:	70bb      	strb	r3, [r7, #2]
 8016d74:	4613      	mov	r3, r2
 8016d76:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016d78:	2300      	movs	r3, #0
 8016d7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016d7c:	2300      	movs	r3, #0
 8016d7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016d86:	78bb      	ldrb	r3, [r7, #2]
 8016d88:	883a      	ldrh	r2, [r7, #0]
 8016d8a:	78f9      	ldrb	r1, [r7, #3]
 8016d8c:	f7f2 f8ab 	bl	8008ee6 <HAL_PCD_EP_Open>
 8016d90:	4603      	mov	r3, r0
 8016d92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016d94:	7bfb      	ldrb	r3, [r7, #15]
 8016d96:	4618      	mov	r0, r3
 8016d98:	f000 f91c 	bl	8016fd4 <USBD_Get_USB_Status>
 8016d9c:	4603      	mov	r3, r0
 8016d9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016da0:	7bbb      	ldrb	r3, [r7, #14]
}
 8016da2:	4618      	mov	r0, r3
 8016da4:	3710      	adds	r7, #16
 8016da6:	46bd      	mov	sp, r7
 8016da8:	bd80      	pop	{r7, pc}

08016daa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016daa:	b580      	push	{r7, lr}
 8016dac:	b084      	sub	sp, #16
 8016dae:	af00      	add	r7, sp, #0
 8016db0:	6078      	str	r0, [r7, #4]
 8016db2:	460b      	mov	r3, r1
 8016db4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016db6:	2300      	movs	r3, #0
 8016db8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016dba:	2300      	movs	r3, #0
 8016dbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016dc4:	78fa      	ldrb	r2, [r7, #3]
 8016dc6:	4611      	mov	r1, r2
 8016dc8:	4618      	mov	r0, r3
 8016dca:	f7f2 f8f4 	bl	8008fb6 <HAL_PCD_EP_Close>
 8016dce:	4603      	mov	r3, r0
 8016dd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016dd2:	7bfb      	ldrb	r3, [r7, #15]
 8016dd4:	4618      	mov	r0, r3
 8016dd6:	f000 f8fd 	bl	8016fd4 <USBD_Get_USB_Status>
 8016dda:	4603      	mov	r3, r0
 8016ddc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016dde:	7bbb      	ldrb	r3, [r7, #14]
}
 8016de0:	4618      	mov	r0, r3
 8016de2:	3710      	adds	r7, #16
 8016de4:	46bd      	mov	sp, r7
 8016de6:	bd80      	pop	{r7, pc}

08016de8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016de8:	b580      	push	{r7, lr}
 8016dea:	b084      	sub	sp, #16
 8016dec:	af00      	add	r7, sp, #0
 8016dee:	6078      	str	r0, [r7, #4]
 8016df0:	460b      	mov	r3, r1
 8016df2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016df4:	2300      	movs	r3, #0
 8016df6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016df8:	2300      	movs	r3, #0
 8016dfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e02:	78fa      	ldrb	r2, [r7, #3]
 8016e04:	4611      	mov	r1, r2
 8016e06:	4618      	mov	r0, r3
 8016e08:	f7f2 f9ae 	bl	8009168 <HAL_PCD_EP_SetStall>
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e10:	7bfb      	ldrb	r3, [r7, #15]
 8016e12:	4618      	mov	r0, r3
 8016e14:	f000 f8de 	bl	8016fd4 <USBD_Get_USB_Status>
 8016e18:	4603      	mov	r3, r0
 8016e1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e1e:	4618      	mov	r0, r3
 8016e20:	3710      	adds	r7, #16
 8016e22:	46bd      	mov	sp, r7
 8016e24:	bd80      	pop	{r7, pc}

08016e26 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e26:	b580      	push	{r7, lr}
 8016e28:	b084      	sub	sp, #16
 8016e2a:	af00      	add	r7, sp, #0
 8016e2c:	6078      	str	r0, [r7, #4]
 8016e2e:	460b      	mov	r3, r1
 8016e30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e32:	2300      	movs	r3, #0
 8016e34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e36:	2300      	movs	r3, #0
 8016e38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e40:	78fa      	ldrb	r2, [r7, #3]
 8016e42:	4611      	mov	r1, r2
 8016e44:	4618      	mov	r0, r3
 8016e46:	f7f2 f9f3 	bl	8009230 <HAL_PCD_EP_ClrStall>
 8016e4a:	4603      	mov	r3, r0
 8016e4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e4e:	7bfb      	ldrb	r3, [r7, #15]
 8016e50:	4618      	mov	r0, r3
 8016e52:	f000 f8bf 	bl	8016fd4 <USBD_Get_USB_Status>
 8016e56:	4603      	mov	r3, r0
 8016e58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e5c:	4618      	mov	r0, r3
 8016e5e:	3710      	adds	r7, #16
 8016e60:	46bd      	mov	sp, r7
 8016e62:	bd80      	pop	{r7, pc}

08016e64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e64:	b480      	push	{r7}
 8016e66:	b085      	sub	sp, #20
 8016e68:	af00      	add	r7, sp, #0
 8016e6a:	6078      	str	r0, [r7, #4]
 8016e6c:	460b      	mov	r3, r1
 8016e6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016e78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	da0b      	bge.n	8016e98 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016e80:	78fb      	ldrb	r3, [r7, #3]
 8016e82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016e86:	68f9      	ldr	r1, [r7, #12]
 8016e88:	4613      	mov	r3, r2
 8016e8a:	00db      	lsls	r3, r3, #3
 8016e8c:	4413      	add	r3, r2
 8016e8e:	009b      	lsls	r3, r3, #2
 8016e90:	440b      	add	r3, r1
 8016e92:	333e      	adds	r3, #62	; 0x3e
 8016e94:	781b      	ldrb	r3, [r3, #0]
 8016e96:	e00b      	b.n	8016eb0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016e98:	78fb      	ldrb	r3, [r7, #3]
 8016e9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016e9e:	68f9      	ldr	r1, [r7, #12]
 8016ea0:	4613      	mov	r3, r2
 8016ea2:	00db      	lsls	r3, r3, #3
 8016ea4:	4413      	add	r3, r2
 8016ea6:	009b      	lsls	r3, r3, #2
 8016ea8:	440b      	add	r3, r1
 8016eaa:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8016eae:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016eb0:	4618      	mov	r0, r3
 8016eb2:	3714      	adds	r7, #20
 8016eb4:	46bd      	mov	sp, r7
 8016eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eba:	4770      	bx	lr

08016ebc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016ebc:	b580      	push	{r7, lr}
 8016ebe:	b084      	sub	sp, #16
 8016ec0:	af00      	add	r7, sp, #0
 8016ec2:	6078      	str	r0, [r7, #4]
 8016ec4:	460b      	mov	r3, r1
 8016ec6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ec8:	2300      	movs	r3, #0
 8016eca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016ecc:	2300      	movs	r3, #0
 8016ece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016ed6:	78fa      	ldrb	r2, [r7, #3]
 8016ed8:	4611      	mov	r1, r2
 8016eda:	4618      	mov	r0, r3
 8016edc:	f7f1 ffde 	bl	8008e9c <HAL_PCD_SetAddress>
 8016ee0:	4603      	mov	r3, r0
 8016ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016ee4:	7bfb      	ldrb	r3, [r7, #15]
 8016ee6:	4618      	mov	r0, r3
 8016ee8:	f000 f874 	bl	8016fd4 <USBD_Get_USB_Status>
 8016eec:	4603      	mov	r3, r0
 8016eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8016ef2:	4618      	mov	r0, r3
 8016ef4:	3710      	adds	r7, #16
 8016ef6:	46bd      	mov	sp, r7
 8016ef8:	bd80      	pop	{r7, pc}

08016efa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016efa:	b580      	push	{r7, lr}
 8016efc:	b086      	sub	sp, #24
 8016efe:	af00      	add	r7, sp, #0
 8016f00:	60f8      	str	r0, [r7, #12]
 8016f02:	607a      	str	r2, [r7, #4]
 8016f04:	603b      	str	r3, [r7, #0]
 8016f06:	460b      	mov	r3, r1
 8016f08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f0a:	2300      	movs	r3, #0
 8016f0c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f0e:	2300      	movs	r3, #0
 8016f10:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016f18:	7af9      	ldrb	r1, [r7, #11]
 8016f1a:	683b      	ldr	r3, [r7, #0]
 8016f1c:	687a      	ldr	r2, [r7, #4]
 8016f1e:	f7f2 f8e8 	bl	80090f2 <HAL_PCD_EP_Transmit>
 8016f22:	4603      	mov	r3, r0
 8016f24:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f26:	7dfb      	ldrb	r3, [r7, #23]
 8016f28:	4618      	mov	r0, r3
 8016f2a:	f000 f853 	bl	8016fd4 <USBD_Get_USB_Status>
 8016f2e:	4603      	mov	r3, r0
 8016f30:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016f32:	7dbb      	ldrb	r3, [r7, #22]
}
 8016f34:	4618      	mov	r0, r3
 8016f36:	3718      	adds	r7, #24
 8016f38:	46bd      	mov	sp, r7
 8016f3a:	bd80      	pop	{r7, pc}

08016f3c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016f3c:	b580      	push	{r7, lr}
 8016f3e:	b086      	sub	sp, #24
 8016f40:	af00      	add	r7, sp, #0
 8016f42:	60f8      	str	r0, [r7, #12]
 8016f44:	607a      	str	r2, [r7, #4]
 8016f46:	603b      	str	r3, [r7, #0]
 8016f48:	460b      	mov	r3, r1
 8016f4a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f50:	2300      	movs	r3, #0
 8016f52:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016f54:	68fb      	ldr	r3, [r7, #12]
 8016f56:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016f5a:	7af9      	ldrb	r1, [r7, #11]
 8016f5c:	683b      	ldr	r3, [r7, #0]
 8016f5e:	687a      	ldr	r2, [r7, #4]
 8016f60:	f7f2 f873 	bl	800904a <HAL_PCD_EP_Receive>
 8016f64:	4603      	mov	r3, r0
 8016f66:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f68:	7dfb      	ldrb	r3, [r7, #23]
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	f000 f832 	bl	8016fd4 <USBD_Get_USB_Status>
 8016f70:	4603      	mov	r3, r0
 8016f72:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016f74:	7dbb      	ldrb	r3, [r7, #22]
}
 8016f76:	4618      	mov	r0, r3
 8016f78:	3718      	adds	r7, #24
 8016f7a:	46bd      	mov	sp, r7
 8016f7c:	bd80      	pop	{r7, pc}

08016f7e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f7e:	b580      	push	{r7, lr}
 8016f80:	b082      	sub	sp, #8
 8016f82:	af00      	add	r7, sp, #0
 8016f84:	6078      	str	r0, [r7, #4]
 8016f86:	460b      	mov	r3, r1
 8016f88:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016f90:	78fa      	ldrb	r2, [r7, #3]
 8016f92:	4611      	mov	r1, r2
 8016f94:	4618      	mov	r0, r3
 8016f96:	f7f2 f894 	bl	80090c2 <HAL_PCD_EP_GetRxCount>
 8016f9a:	4603      	mov	r3, r0
}
 8016f9c:	4618      	mov	r0, r3
 8016f9e:	3708      	adds	r7, #8
 8016fa0:	46bd      	mov	sp, r7
 8016fa2:	bd80      	pop	{r7, pc}

08016fa4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8016fa4:	b480      	push	{r7}
 8016fa6:	b083      	sub	sp, #12
 8016fa8:	af00      	add	r7, sp, #0
 8016faa:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8016fac:	4b03      	ldr	r3, [pc, #12]	; (8016fbc <USBD_static_malloc+0x18>)
}
 8016fae:	4618      	mov	r0, r3
 8016fb0:	370c      	adds	r7, #12
 8016fb2:	46bd      	mov	sp, r7
 8016fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fb8:	4770      	bx	lr
 8016fba:	bf00      	nop
 8016fbc:	24002fdc 	.word	0x24002fdc

08016fc0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8016fc0:	b480      	push	{r7}
 8016fc2:	b083      	sub	sp, #12
 8016fc4:	af00      	add	r7, sp, #0
 8016fc6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8016fc8:	bf00      	nop
 8016fca:	370c      	adds	r7, #12
 8016fcc:	46bd      	mov	sp, r7
 8016fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fd2:	4770      	bx	lr

08016fd4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016fd4:	b480      	push	{r7}
 8016fd6:	b085      	sub	sp, #20
 8016fd8:	af00      	add	r7, sp, #0
 8016fda:	4603      	mov	r3, r0
 8016fdc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fde:	2300      	movs	r3, #0
 8016fe0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8016fe2:	79fb      	ldrb	r3, [r7, #7]
 8016fe4:	2b03      	cmp	r3, #3
 8016fe6:	d817      	bhi.n	8017018 <USBD_Get_USB_Status+0x44>
 8016fe8:	a201      	add	r2, pc, #4	; (adr r2, 8016ff0 <USBD_Get_USB_Status+0x1c>)
 8016fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016fee:	bf00      	nop
 8016ff0:	08017001 	.word	0x08017001
 8016ff4:	08017007 	.word	0x08017007
 8016ff8:	0801700d 	.word	0x0801700d
 8016ffc:	08017013 	.word	0x08017013
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017000:	2300      	movs	r3, #0
 8017002:	73fb      	strb	r3, [r7, #15]
    break;
 8017004:	e00b      	b.n	801701e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017006:	2303      	movs	r3, #3
 8017008:	73fb      	strb	r3, [r7, #15]
    break;
 801700a:	e008      	b.n	801701e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801700c:	2301      	movs	r3, #1
 801700e:	73fb      	strb	r3, [r7, #15]
    break;
 8017010:	e005      	b.n	801701e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017012:	2303      	movs	r3, #3
 8017014:	73fb      	strb	r3, [r7, #15]
    break;
 8017016:	e002      	b.n	801701e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017018:	2303      	movs	r3, #3
 801701a:	73fb      	strb	r3, [r7, #15]
    break;
 801701c:	bf00      	nop
  }
  return usb_status;
 801701e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017020:	4618      	mov	r0, r3
 8017022:	3714      	adds	r7, #20
 8017024:	46bd      	mov	sp, r7
 8017026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801702a:	4770      	bx	lr

0801702c <siprintf>:
 801702c:	b40e      	push	{r1, r2, r3}
 801702e:	b500      	push	{lr}
 8017030:	b09c      	sub	sp, #112	; 0x70
 8017032:	ab1d      	add	r3, sp, #116	; 0x74
 8017034:	9002      	str	r0, [sp, #8]
 8017036:	9006      	str	r0, [sp, #24]
 8017038:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801703c:	4809      	ldr	r0, [pc, #36]	; (8017064 <siprintf+0x38>)
 801703e:	9107      	str	r1, [sp, #28]
 8017040:	9104      	str	r1, [sp, #16]
 8017042:	4909      	ldr	r1, [pc, #36]	; (8017068 <siprintf+0x3c>)
 8017044:	f853 2b04 	ldr.w	r2, [r3], #4
 8017048:	9105      	str	r1, [sp, #20]
 801704a:	6800      	ldr	r0, [r0, #0]
 801704c:	9301      	str	r3, [sp, #4]
 801704e:	a902      	add	r1, sp, #8
 8017050:	f000 f9d6 	bl	8017400 <_svfiprintf_r>
 8017054:	9b02      	ldr	r3, [sp, #8]
 8017056:	2200      	movs	r2, #0
 8017058:	701a      	strb	r2, [r3, #0]
 801705a:	b01c      	add	sp, #112	; 0x70
 801705c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017060:	b003      	add	sp, #12
 8017062:	4770      	bx	lr
 8017064:	2400014c 	.word	0x2400014c
 8017068:	ffff0208 	.word	0xffff0208

0801706c <siscanf>:
 801706c:	b40e      	push	{r1, r2, r3}
 801706e:	b510      	push	{r4, lr}
 8017070:	b09f      	sub	sp, #124	; 0x7c
 8017072:	ac21      	add	r4, sp, #132	; 0x84
 8017074:	f44f 7101 	mov.w	r1, #516	; 0x204
 8017078:	f854 2b04 	ldr.w	r2, [r4], #4
 801707c:	9201      	str	r2, [sp, #4]
 801707e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8017082:	9004      	str	r0, [sp, #16]
 8017084:	9008      	str	r0, [sp, #32]
 8017086:	f7e9 f94d 	bl	8000324 <strlen>
 801708a:	4b0c      	ldr	r3, [pc, #48]	; (80170bc <siscanf+0x50>)
 801708c:	9005      	str	r0, [sp, #20]
 801708e:	9009      	str	r0, [sp, #36]	; 0x24
 8017090:	930d      	str	r3, [sp, #52]	; 0x34
 8017092:	480b      	ldr	r0, [pc, #44]	; (80170c0 <siscanf+0x54>)
 8017094:	9a01      	ldr	r2, [sp, #4]
 8017096:	6800      	ldr	r0, [r0, #0]
 8017098:	9403      	str	r4, [sp, #12]
 801709a:	2300      	movs	r3, #0
 801709c:	9311      	str	r3, [sp, #68]	; 0x44
 801709e:	9316      	str	r3, [sp, #88]	; 0x58
 80170a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80170a4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80170a8:	a904      	add	r1, sp, #16
 80170aa:	4623      	mov	r3, r4
 80170ac:	f000 fb00 	bl	80176b0 <__ssvfiscanf_r>
 80170b0:	b01f      	add	sp, #124	; 0x7c
 80170b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80170b6:	b003      	add	sp, #12
 80170b8:	4770      	bx	lr
 80170ba:	bf00      	nop
 80170bc:	080170c5 	.word	0x080170c5
 80170c0:	2400014c 	.word	0x2400014c

080170c4 <__seofread>:
 80170c4:	2000      	movs	r0, #0
 80170c6:	4770      	bx	lr

080170c8 <memset>:
 80170c8:	4402      	add	r2, r0
 80170ca:	4603      	mov	r3, r0
 80170cc:	4293      	cmp	r3, r2
 80170ce:	d100      	bne.n	80170d2 <memset+0xa>
 80170d0:	4770      	bx	lr
 80170d2:	f803 1b01 	strb.w	r1, [r3], #1
 80170d6:	e7f9      	b.n	80170cc <memset+0x4>

080170d8 <__errno>:
 80170d8:	4b01      	ldr	r3, [pc, #4]	; (80170e0 <__errno+0x8>)
 80170da:	6818      	ldr	r0, [r3, #0]
 80170dc:	4770      	bx	lr
 80170de:	bf00      	nop
 80170e0:	2400014c 	.word	0x2400014c

080170e4 <__libc_init_array>:
 80170e4:	b570      	push	{r4, r5, r6, lr}
 80170e6:	4d0d      	ldr	r5, [pc, #52]	; (801711c <__libc_init_array+0x38>)
 80170e8:	4c0d      	ldr	r4, [pc, #52]	; (8017120 <__libc_init_array+0x3c>)
 80170ea:	1b64      	subs	r4, r4, r5
 80170ec:	10a4      	asrs	r4, r4, #2
 80170ee:	2600      	movs	r6, #0
 80170f0:	42a6      	cmp	r6, r4
 80170f2:	d109      	bne.n	8017108 <__libc_init_array+0x24>
 80170f4:	4d0b      	ldr	r5, [pc, #44]	; (8017124 <__libc_init_array+0x40>)
 80170f6:	4c0c      	ldr	r4, [pc, #48]	; (8017128 <__libc_init_array+0x44>)
 80170f8:	f001 f8fe 	bl	80182f8 <_init>
 80170fc:	1b64      	subs	r4, r4, r5
 80170fe:	10a4      	asrs	r4, r4, #2
 8017100:	2600      	movs	r6, #0
 8017102:	42a6      	cmp	r6, r4
 8017104:	d105      	bne.n	8017112 <__libc_init_array+0x2e>
 8017106:	bd70      	pop	{r4, r5, r6, pc}
 8017108:	f855 3b04 	ldr.w	r3, [r5], #4
 801710c:	4798      	blx	r3
 801710e:	3601      	adds	r6, #1
 8017110:	e7ee      	b.n	80170f0 <__libc_init_array+0xc>
 8017112:	f855 3b04 	ldr.w	r3, [r5], #4
 8017116:	4798      	blx	r3
 8017118:	3601      	adds	r6, #1
 801711a:	e7f2      	b.n	8017102 <__libc_init_array+0x1e>
 801711c:	080186c0 	.word	0x080186c0
 8017120:	080186c0 	.word	0x080186c0
 8017124:	080186c0 	.word	0x080186c0
 8017128:	080186c4 	.word	0x080186c4

0801712c <__retarget_lock_acquire_recursive>:
 801712c:	4770      	bx	lr

0801712e <__retarget_lock_release_recursive>:
 801712e:	4770      	bx	lr

08017130 <strcpy>:
 8017130:	4603      	mov	r3, r0
 8017132:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017136:	f803 2b01 	strb.w	r2, [r3], #1
 801713a:	2a00      	cmp	r2, #0
 801713c:	d1f9      	bne.n	8017132 <strcpy+0x2>
 801713e:	4770      	bx	lr

08017140 <memcpy>:
 8017140:	440a      	add	r2, r1
 8017142:	4291      	cmp	r1, r2
 8017144:	f100 33ff 	add.w	r3, r0, #4294967295
 8017148:	d100      	bne.n	801714c <memcpy+0xc>
 801714a:	4770      	bx	lr
 801714c:	b510      	push	{r4, lr}
 801714e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017152:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017156:	4291      	cmp	r1, r2
 8017158:	d1f9      	bne.n	801714e <memcpy+0xe>
 801715a:	bd10      	pop	{r4, pc}

0801715c <_free_r>:
 801715c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801715e:	2900      	cmp	r1, #0
 8017160:	d044      	beq.n	80171ec <_free_r+0x90>
 8017162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017166:	9001      	str	r0, [sp, #4]
 8017168:	2b00      	cmp	r3, #0
 801716a:	f1a1 0404 	sub.w	r4, r1, #4
 801716e:	bfb8      	it	lt
 8017170:	18e4      	addlt	r4, r4, r3
 8017172:	f000 f8df 	bl	8017334 <__malloc_lock>
 8017176:	4a1e      	ldr	r2, [pc, #120]	; (80171f0 <_free_r+0x94>)
 8017178:	9801      	ldr	r0, [sp, #4]
 801717a:	6813      	ldr	r3, [r2, #0]
 801717c:	b933      	cbnz	r3, 801718c <_free_r+0x30>
 801717e:	6063      	str	r3, [r4, #4]
 8017180:	6014      	str	r4, [r2, #0]
 8017182:	b003      	add	sp, #12
 8017184:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017188:	f000 b8da 	b.w	8017340 <__malloc_unlock>
 801718c:	42a3      	cmp	r3, r4
 801718e:	d908      	bls.n	80171a2 <_free_r+0x46>
 8017190:	6825      	ldr	r5, [r4, #0]
 8017192:	1961      	adds	r1, r4, r5
 8017194:	428b      	cmp	r3, r1
 8017196:	bf01      	itttt	eq
 8017198:	6819      	ldreq	r1, [r3, #0]
 801719a:	685b      	ldreq	r3, [r3, #4]
 801719c:	1949      	addeq	r1, r1, r5
 801719e:	6021      	streq	r1, [r4, #0]
 80171a0:	e7ed      	b.n	801717e <_free_r+0x22>
 80171a2:	461a      	mov	r2, r3
 80171a4:	685b      	ldr	r3, [r3, #4]
 80171a6:	b10b      	cbz	r3, 80171ac <_free_r+0x50>
 80171a8:	42a3      	cmp	r3, r4
 80171aa:	d9fa      	bls.n	80171a2 <_free_r+0x46>
 80171ac:	6811      	ldr	r1, [r2, #0]
 80171ae:	1855      	adds	r5, r2, r1
 80171b0:	42a5      	cmp	r5, r4
 80171b2:	d10b      	bne.n	80171cc <_free_r+0x70>
 80171b4:	6824      	ldr	r4, [r4, #0]
 80171b6:	4421      	add	r1, r4
 80171b8:	1854      	adds	r4, r2, r1
 80171ba:	42a3      	cmp	r3, r4
 80171bc:	6011      	str	r1, [r2, #0]
 80171be:	d1e0      	bne.n	8017182 <_free_r+0x26>
 80171c0:	681c      	ldr	r4, [r3, #0]
 80171c2:	685b      	ldr	r3, [r3, #4]
 80171c4:	6053      	str	r3, [r2, #4]
 80171c6:	440c      	add	r4, r1
 80171c8:	6014      	str	r4, [r2, #0]
 80171ca:	e7da      	b.n	8017182 <_free_r+0x26>
 80171cc:	d902      	bls.n	80171d4 <_free_r+0x78>
 80171ce:	230c      	movs	r3, #12
 80171d0:	6003      	str	r3, [r0, #0]
 80171d2:	e7d6      	b.n	8017182 <_free_r+0x26>
 80171d4:	6825      	ldr	r5, [r4, #0]
 80171d6:	1961      	adds	r1, r4, r5
 80171d8:	428b      	cmp	r3, r1
 80171da:	bf04      	itt	eq
 80171dc:	6819      	ldreq	r1, [r3, #0]
 80171de:	685b      	ldreq	r3, [r3, #4]
 80171e0:	6063      	str	r3, [r4, #4]
 80171e2:	bf04      	itt	eq
 80171e4:	1949      	addeq	r1, r1, r5
 80171e6:	6021      	streq	r1, [r4, #0]
 80171e8:	6054      	str	r4, [r2, #4]
 80171ea:	e7ca      	b.n	8017182 <_free_r+0x26>
 80171ec:	b003      	add	sp, #12
 80171ee:	bd30      	pop	{r4, r5, pc}
 80171f0:	2400333c 	.word	0x2400333c

080171f4 <sbrk_aligned>:
 80171f4:	b570      	push	{r4, r5, r6, lr}
 80171f6:	4e0e      	ldr	r6, [pc, #56]	; (8017230 <sbrk_aligned+0x3c>)
 80171f8:	460c      	mov	r4, r1
 80171fa:	6831      	ldr	r1, [r6, #0]
 80171fc:	4605      	mov	r5, r0
 80171fe:	b911      	cbnz	r1, 8017206 <sbrk_aligned+0x12>
 8017200:	f000 ff3a 	bl	8018078 <_sbrk_r>
 8017204:	6030      	str	r0, [r6, #0]
 8017206:	4621      	mov	r1, r4
 8017208:	4628      	mov	r0, r5
 801720a:	f000 ff35 	bl	8018078 <_sbrk_r>
 801720e:	1c43      	adds	r3, r0, #1
 8017210:	d00a      	beq.n	8017228 <sbrk_aligned+0x34>
 8017212:	1cc4      	adds	r4, r0, #3
 8017214:	f024 0403 	bic.w	r4, r4, #3
 8017218:	42a0      	cmp	r0, r4
 801721a:	d007      	beq.n	801722c <sbrk_aligned+0x38>
 801721c:	1a21      	subs	r1, r4, r0
 801721e:	4628      	mov	r0, r5
 8017220:	f000 ff2a 	bl	8018078 <_sbrk_r>
 8017224:	3001      	adds	r0, #1
 8017226:	d101      	bne.n	801722c <sbrk_aligned+0x38>
 8017228:	f04f 34ff 	mov.w	r4, #4294967295
 801722c:	4620      	mov	r0, r4
 801722e:	bd70      	pop	{r4, r5, r6, pc}
 8017230:	24003340 	.word	0x24003340

08017234 <_malloc_r>:
 8017234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017238:	1ccd      	adds	r5, r1, #3
 801723a:	f025 0503 	bic.w	r5, r5, #3
 801723e:	3508      	adds	r5, #8
 8017240:	2d0c      	cmp	r5, #12
 8017242:	bf38      	it	cc
 8017244:	250c      	movcc	r5, #12
 8017246:	2d00      	cmp	r5, #0
 8017248:	4607      	mov	r7, r0
 801724a:	db01      	blt.n	8017250 <_malloc_r+0x1c>
 801724c:	42a9      	cmp	r1, r5
 801724e:	d905      	bls.n	801725c <_malloc_r+0x28>
 8017250:	230c      	movs	r3, #12
 8017252:	603b      	str	r3, [r7, #0]
 8017254:	2600      	movs	r6, #0
 8017256:	4630      	mov	r0, r6
 8017258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801725c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8017330 <_malloc_r+0xfc>
 8017260:	f000 f868 	bl	8017334 <__malloc_lock>
 8017264:	f8d8 3000 	ldr.w	r3, [r8]
 8017268:	461c      	mov	r4, r3
 801726a:	bb5c      	cbnz	r4, 80172c4 <_malloc_r+0x90>
 801726c:	4629      	mov	r1, r5
 801726e:	4638      	mov	r0, r7
 8017270:	f7ff ffc0 	bl	80171f4 <sbrk_aligned>
 8017274:	1c43      	adds	r3, r0, #1
 8017276:	4604      	mov	r4, r0
 8017278:	d155      	bne.n	8017326 <_malloc_r+0xf2>
 801727a:	f8d8 4000 	ldr.w	r4, [r8]
 801727e:	4626      	mov	r6, r4
 8017280:	2e00      	cmp	r6, #0
 8017282:	d145      	bne.n	8017310 <_malloc_r+0xdc>
 8017284:	2c00      	cmp	r4, #0
 8017286:	d048      	beq.n	801731a <_malloc_r+0xe6>
 8017288:	6823      	ldr	r3, [r4, #0]
 801728a:	4631      	mov	r1, r6
 801728c:	4638      	mov	r0, r7
 801728e:	eb04 0903 	add.w	r9, r4, r3
 8017292:	f000 fef1 	bl	8018078 <_sbrk_r>
 8017296:	4581      	cmp	r9, r0
 8017298:	d13f      	bne.n	801731a <_malloc_r+0xe6>
 801729a:	6821      	ldr	r1, [r4, #0]
 801729c:	1a6d      	subs	r5, r5, r1
 801729e:	4629      	mov	r1, r5
 80172a0:	4638      	mov	r0, r7
 80172a2:	f7ff ffa7 	bl	80171f4 <sbrk_aligned>
 80172a6:	3001      	adds	r0, #1
 80172a8:	d037      	beq.n	801731a <_malloc_r+0xe6>
 80172aa:	6823      	ldr	r3, [r4, #0]
 80172ac:	442b      	add	r3, r5
 80172ae:	6023      	str	r3, [r4, #0]
 80172b0:	f8d8 3000 	ldr.w	r3, [r8]
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	d038      	beq.n	801732a <_malloc_r+0xf6>
 80172b8:	685a      	ldr	r2, [r3, #4]
 80172ba:	42a2      	cmp	r2, r4
 80172bc:	d12b      	bne.n	8017316 <_malloc_r+0xe2>
 80172be:	2200      	movs	r2, #0
 80172c0:	605a      	str	r2, [r3, #4]
 80172c2:	e00f      	b.n	80172e4 <_malloc_r+0xb0>
 80172c4:	6822      	ldr	r2, [r4, #0]
 80172c6:	1b52      	subs	r2, r2, r5
 80172c8:	d41f      	bmi.n	801730a <_malloc_r+0xd6>
 80172ca:	2a0b      	cmp	r2, #11
 80172cc:	d917      	bls.n	80172fe <_malloc_r+0xca>
 80172ce:	1961      	adds	r1, r4, r5
 80172d0:	42a3      	cmp	r3, r4
 80172d2:	6025      	str	r5, [r4, #0]
 80172d4:	bf18      	it	ne
 80172d6:	6059      	strne	r1, [r3, #4]
 80172d8:	6863      	ldr	r3, [r4, #4]
 80172da:	bf08      	it	eq
 80172dc:	f8c8 1000 	streq.w	r1, [r8]
 80172e0:	5162      	str	r2, [r4, r5]
 80172e2:	604b      	str	r3, [r1, #4]
 80172e4:	4638      	mov	r0, r7
 80172e6:	f104 060b 	add.w	r6, r4, #11
 80172ea:	f000 f829 	bl	8017340 <__malloc_unlock>
 80172ee:	f026 0607 	bic.w	r6, r6, #7
 80172f2:	1d23      	adds	r3, r4, #4
 80172f4:	1af2      	subs	r2, r6, r3
 80172f6:	d0ae      	beq.n	8017256 <_malloc_r+0x22>
 80172f8:	1b9b      	subs	r3, r3, r6
 80172fa:	50a3      	str	r3, [r4, r2]
 80172fc:	e7ab      	b.n	8017256 <_malloc_r+0x22>
 80172fe:	42a3      	cmp	r3, r4
 8017300:	6862      	ldr	r2, [r4, #4]
 8017302:	d1dd      	bne.n	80172c0 <_malloc_r+0x8c>
 8017304:	f8c8 2000 	str.w	r2, [r8]
 8017308:	e7ec      	b.n	80172e4 <_malloc_r+0xb0>
 801730a:	4623      	mov	r3, r4
 801730c:	6864      	ldr	r4, [r4, #4]
 801730e:	e7ac      	b.n	801726a <_malloc_r+0x36>
 8017310:	4634      	mov	r4, r6
 8017312:	6876      	ldr	r6, [r6, #4]
 8017314:	e7b4      	b.n	8017280 <_malloc_r+0x4c>
 8017316:	4613      	mov	r3, r2
 8017318:	e7cc      	b.n	80172b4 <_malloc_r+0x80>
 801731a:	230c      	movs	r3, #12
 801731c:	603b      	str	r3, [r7, #0]
 801731e:	4638      	mov	r0, r7
 8017320:	f000 f80e 	bl	8017340 <__malloc_unlock>
 8017324:	e797      	b.n	8017256 <_malloc_r+0x22>
 8017326:	6025      	str	r5, [r4, #0]
 8017328:	e7dc      	b.n	80172e4 <_malloc_r+0xb0>
 801732a:	605b      	str	r3, [r3, #4]
 801732c:	deff      	udf	#255	; 0xff
 801732e:	bf00      	nop
 8017330:	2400333c 	.word	0x2400333c

08017334 <__malloc_lock>:
 8017334:	4801      	ldr	r0, [pc, #4]	; (801733c <__malloc_lock+0x8>)
 8017336:	f7ff bef9 	b.w	801712c <__retarget_lock_acquire_recursive>
 801733a:	bf00      	nop
 801733c:	24003338 	.word	0x24003338

08017340 <__malloc_unlock>:
 8017340:	4801      	ldr	r0, [pc, #4]	; (8017348 <__malloc_unlock+0x8>)
 8017342:	f7ff bef4 	b.w	801712e <__retarget_lock_release_recursive>
 8017346:	bf00      	nop
 8017348:	24003338 	.word	0x24003338

0801734c <__ssputs_r>:
 801734c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017350:	688e      	ldr	r6, [r1, #8]
 8017352:	461f      	mov	r7, r3
 8017354:	42be      	cmp	r6, r7
 8017356:	680b      	ldr	r3, [r1, #0]
 8017358:	4682      	mov	sl, r0
 801735a:	460c      	mov	r4, r1
 801735c:	4690      	mov	r8, r2
 801735e:	d82c      	bhi.n	80173ba <__ssputs_r+0x6e>
 8017360:	898a      	ldrh	r2, [r1, #12]
 8017362:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017366:	d026      	beq.n	80173b6 <__ssputs_r+0x6a>
 8017368:	6965      	ldr	r5, [r4, #20]
 801736a:	6909      	ldr	r1, [r1, #16]
 801736c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017370:	eba3 0901 	sub.w	r9, r3, r1
 8017374:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017378:	1c7b      	adds	r3, r7, #1
 801737a:	444b      	add	r3, r9
 801737c:	106d      	asrs	r5, r5, #1
 801737e:	429d      	cmp	r5, r3
 8017380:	bf38      	it	cc
 8017382:	461d      	movcc	r5, r3
 8017384:	0553      	lsls	r3, r2, #21
 8017386:	d527      	bpl.n	80173d8 <__ssputs_r+0x8c>
 8017388:	4629      	mov	r1, r5
 801738a:	f7ff ff53 	bl	8017234 <_malloc_r>
 801738e:	4606      	mov	r6, r0
 8017390:	b360      	cbz	r0, 80173ec <__ssputs_r+0xa0>
 8017392:	6921      	ldr	r1, [r4, #16]
 8017394:	464a      	mov	r2, r9
 8017396:	f7ff fed3 	bl	8017140 <memcpy>
 801739a:	89a3      	ldrh	r3, [r4, #12]
 801739c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80173a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80173a4:	81a3      	strh	r3, [r4, #12]
 80173a6:	6126      	str	r6, [r4, #16]
 80173a8:	6165      	str	r5, [r4, #20]
 80173aa:	444e      	add	r6, r9
 80173ac:	eba5 0509 	sub.w	r5, r5, r9
 80173b0:	6026      	str	r6, [r4, #0]
 80173b2:	60a5      	str	r5, [r4, #8]
 80173b4:	463e      	mov	r6, r7
 80173b6:	42be      	cmp	r6, r7
 80173b8:	d900      	bls.n	80173bc <__ssputs_r+0x70>
 80173ba:	463e      	mov	r6, r7
 80173bc:	6820      	ldr	r0, [r4, #0]
 80173be:	4632      	mov	r2, r6
 80173c0:	4641      	mov	r1, r8
 80173c2:	f000 fe3e 	bl	8018042 <memmove>
 80173c6:	68a3      	ldr	r3, [r4, #8]
 80173c8:	1b9b      	subs	r3, r3, r6
 80173ca:	60a3      	str	r3, [r4, #8]
 80173cc:	6823      	ldr	r3, [r4, #0]
 80173ce:	4433      	add	r3, r6
 80173d0:	6023      	str	r3, [r4, #0]
 80173d2:	2000      	movs	r0, #0
 80173d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173d8:	462a      	mov	r2, r5
 80173da:	f000 fe5d 	bl	8018098 <_realloc_r>
 80173de:	4606      	mov	r6, r0
 80173e0:	2800      	cmp	r0, #0
 80173e2:	d1e0      	bne.n	80173a6 <__ssputs_r+0x5a>
 80173e4:	6921      	ldr	r1, [r4, #16]
 80173e6:	4650      	mov	r0, sl
 80173e8:	f7ff feb8 	bl	801715c <_free_r>
 80173ec:	230c      	movs	r3, #12
 80173ee:	f8ca 3000 	str.w	r3, [sl]
 80173f2:	89a3      	ldrh	r3, [r4, #12]
 80173f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80173f8:	81a3      	strh	r3, [r4, #12]
 80173fa:	f04f 30ff 	mov.w	r0, #4294967295
 80173fe:	e7e9      	b.n	80173d4 <__ssputs_r+0x88>

08017400 <_svfiprintf_r>:
 8017400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017404:	4698      	mov	r8, r3
 8017406:	898b      	ldrh	r3, [r1, #12]
 8017408:	061b      	lsls	r3, r3, #24
 801740a:	b09d      	sub	sp, #116	; 0x74
 801740c:	4607      	mov	r7, r0
 801740e:	460d      	mov	r5, r1
 8017410:	4614      	mov	r4, r2
 8017412:	d50e      	bpl.n	8017432 <_svfiprintf_r+0x32>
 8017414:	690b      	ldr	r3, [r1, #16]
 8017416:	b963      	cbnz	r3, 8017432 <_svfiprintf_r+0x32>
 8017418:	2140      	movs	r1, #64	; 0x40
 801741a:	f7ff ff0b 	bl	8017234 <_malloc_r>
 801741e:	6028      	str	r0, [r5, #0]
 8017420:	6128      	str	r0, [r5, #16]
 8017422:	b920      	cbnz	r0, 801742e <_svfiprintf_r+0x2e>
 8017424:	230c      	movs	r3, #12
 8017426:	603b      	str	r3, [r7, #0]
 8017428:	f04f 30ff 	mov.w	r0, #4294967295
 801742c:	e0d0      	b.n	80175d0 <_svfiprintf_r+0x1d0>
 801742e:	2340      	movs	r3, #64	; 0x40
 8017430:	616b      	str	r3, [r5, #20]
 8017432:	2300      	movs	r3, #0
 8017434:	9309      	str	r3, [sp, #36]	; 0x24
 8017436:	2320      	movs	r3, #32
 8017438:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801743c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017440:	2330      	movs	r3, #48	; 0x30
 8017442:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80175e8 <_svfiprintf_r+0x1e8>
 8017446:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801744a:	f04f 0901 	mov.w	r9, #1
 801744e:	4623      	mov	r3, r4
 8017450:	469a      	mov	sl, r3
 8017452:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017456:	b10a      	cbz	r2, 801745c <_svfiprintf_r+0x5c>
 8017458:	2a25      	cmp	r2, #37	; 0x25
 801745a:	d1f9      	bne.n	8017450 <_svfiprintf_r+0x50>
 801745c:	ebba 0b04 	subs.w	fp, sl, r4
 8017460:	d00b      	beq.n	801747a <_svfiprintf_r+0x7a>
 8017462:	465b      	mov	r3, fp
 8017464:	4622      	mov	r2, r4
 8017466:	4629      	mov	r1, r5
 8017468:	4638      	mov	r0, r7
 801746a:	f7ff ff6f 	bl	801734c <__ssputs_r>
 801746e:	3001      	adds	r0, #1
 8017470:	f000 80a9 	beq.w	80175c6 <_svfiprintf_r+0x1c6>
 8017474:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017476:	445a      	add	r2, fp
 8017478:	9209      	str	r2, [sp, #36]	; 0x24
 801747a:	f89a 3000 	ldrb.w	r3, [sl]
 801747e:	2b00      	cmp	r3, #0
 8017480:	f000 80a1 	beq.w	80175c6 <_svfiprintf_r+0x1c6>
 8017484:	2300      	movs	r3, #0
 8017486:	f04f 32ff 	mov.w	r2, #4294967295
 801748a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801748e:	f10a 0a01 	add.w	sl, sl, #1
 8017492:	9304      	str	r3, [sp, #16]
 8017494:	9307      	str	r3, [sp, #28]
 8017496:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801749a:	931a      	str	r3, [sp, #104]	; 0x68
 801749c:	4654      	mov	r4, sl
 801749e:	2205      	movs	r2, #5
 80174a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80174a4:	4850      	ldr	r0, [pc, #320]	; (80175e8 <_svfiprintf_r+0x1e8>)
 80174a6:	f7e8 ff4b 	bl	8000340 <memchr>
 80174aa:	9a04      	ldr	r2, [sp, #16]
 80174ac:	b9d8      	cbnz	r0, 80174e6 <_svfiprintf_r+0xe6>
 80174ae:	06d0      	lsls	r0, r2, #27
 80174b0:	bf44      	itt	mi
 80174b2:	2320      	movmi	r3, #32
 80174b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80174b8:	0711      	lsls	r1, r2, #28
 80174ba:	bf44      	itt	mi
 80174bc:	232b      	movmi	r3, #43	; 0x2b
 80174be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80174c2:	f89a 3000 	ldrb.w	r3, [sl]
 80174c6:	2b2a      	cmp	r3, #42	; 0x2a
 80174c8:	d015      	beq.n	80174f6 <_svfiprintf_r+0xf6>
 80174ca:	9a07      	ldr	r2, [sp, #28]
 80174cc:	4654      	mov	r4, sl
 80174ce:	2000      	movs	r0, #0
 80174d0:	f04f 0c0a 	mov.w	ip, #10
 80174d4:	4621      	mov	r1, r4
 80174d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80174da:	3b30      	subs	r3, #48	; 0x30
 80174dc:	2b09      	cmp	r3, #9
 80174de:	d94d      	bls.n	801757c <_svfiprintf_r+0x17c>
 80174e0:	b1b0      	cbz	r0, 8017510 <_svfiprintf_r+0x110>
 80174e2:	9207      	str	r2, [sp, #28]
 80174e4:	e014      	b.n	8017510 <_svfiprintf_r+0x110>
 80174e6:	eba0 0308 	sub.w	r3, r0, r8
 80174ea:	fa09 f303 	lsl.w	r3, r9, r3
 80174ee:	4313      	orrs	r3, r2
 80174f0:	9304      	str	r3, [sp, #16]
 80174f2:	46a2      	mov	sl, r4
 80174f4:	e7d2      	b.n	801749c <_svfiprintf_r+0x9c>
 80174f6:	9b03      	ldr	r3, [sp, #12]
 80174f8:	1d19      	adds	r1, r3, #4
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	9103      	str	r1, [sp, #12]
 80174fe:	2b00      	cmp	r3, #0
 8017500:	bfbb      	ittet	lt
 8017502:	425b      	neglt	r3, r3
 8017504:	f042 0202 	orrlt.w	r2, r2, #2
 8017508:	9307      	strge	r3, [sp, #28]
 801750a:	9307      	strlt	r3, [sp, #28]
 801750c:	bfb8      	it	lt
 801750e:	9204      	strlt	r2, [sp, #16]
 8017510:	7823      	ldrb	r3, [r4, #0]
 8017512:	2b2e      	cmp	r3, #46	; 0x2e
 8017514:	d10c      	bne.n	8017530 <_svfiprintf_r+0x130>
 8017516:	7863      	ldrb	r3, [r4, #1]
 8017518:	2b2a      	cmp	r3, #42	; 0x2a
 801751a:	d134      	bne.n	8017586 <_svfiprintf_r+0x186>
 801751c:	9b03      	ldr	r3, [sp, #12]
 801751e:	1d1a      	adds	r2, r3, #4
 8017520:	681b      	ldr	r3, [r3, #0]
 8017522:	9203      	str	r2, [sp, #12]
 8017524:	2b00      	cmp	r3, #0
 8017526:	bfb8      	it	lt
 8017528:	f04f 33ff 	movlt.w	r3, #4294967295
 801752c:	3402      	adds	r4, #2
 801752e:	9305      	str	r3, [sp, #20]
 8017530:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80175f8 <_svfiprintf_r+0x1f8>
 8017534:	7821      	ldrb	r1, [r4, #0]
 8017536:	2203      	movs	r2, #3
 8017538:	4650      	mov	r0, sl
 801753a:	f7e8 ff01 	bl	8000340 <memchr>
 801753e:	b138      	cbz	r0, 8017550 <_svfiprintf_r+0x150>
 8017540:	9b04      	ldr	r3, [sp, #16]
 8017542:	eba0 000a 	sub.w	r0, r0, sl
 8017546:	2240      	movs	r2, #64	; 0x40
 8017548:	4082      	lsls	r2, r0
 801754a:	4313      	orrs	r3, r2
 801754c:	3401      	adds	r4, #1
 801754e:	9304      	str	r3, [sp, #16]
 8017550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017554:	4825      	ldr	r0, [pc, #148]	; (80175ec <_svfiprintf_r+0x1ec>)
 8017556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801755a:	2206      	movs	r2, #6
 801755c:	f7e8 fef0 	bl	8000340 <memchr>
 8017560:	2800      	cmp	r0, #0
 8017562:	d038      	beq.n	80175d6 <_svfiprintf_r+0x1d6>
 8017564:	4b22      	ldr	r3, [pc, #136]	; (80175f0 <_svfiprintf_r+0x1f0>)
 8017566:	bb1b      	cbnz	r3, 80175b0 <_svfiprintf_r+0x1b0>
 8017568:	9b03      	ldr	r3, [sp, #12]
 801756a:	3307      	adds	r3, #7
 801756c:	f023 0307 	bic.w	r3, r3, #7
 8017570:	3308      	adds	r3, #8
 8017572:	9303      	str	r3, [sp, #12]
 8017574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017576:	4433      	add	r3, r6
 8017578:	9309      	str	r3, [sp, #36]	; 0x24
 801757a:	e768      	b.n	801744e <_svfiprintf_r+0x4e>
 801757c:	fb0c 3202 	mla	r2, ip, r2, r3
 8017580:	460c      	mov	r4, r1
 8017582:	2001      	movs	r0, #1
 8017584:	e7a6      	b.n	80174d4 <_svfiprintf_r+0xd4>
 8017586:	2300      	movs	r3, #0
 8017588:	3401      	adds	r4, #1
 801758a:	9305      	str	r3, [sp, #20]
 801758c:	4619      	mov	r1, r3
 801758e:	f04f 0c0a 	mov.w	ip, #10
 8017592:	4620      	mov	r0, r4
 8017594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017598:	3a30      	subs	r2, #48	; 0x30
 801759a:	2a09      	cmp	r2, #9
 801759c:	d903      	bls.n	80175a6 <_svfiprintf_r+0x1a6>
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d0c6      	beq.n	8017530 <_svfiprintf_r+0x130>
 80175a2:	9105      	str	r1, [sp, #20]
 80175a4:	e7c4      	b.n	8017530 <_svfiprintf_r+0x130>
 80175a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80175aa:	4604      	mov	r4, r0
 80175ac:	2301      	movs	r3, #1
 80175ae:	e7f0      	b.n	8017592 <_svfiprintf_r+0x192>
 80175b0:	ab03      	add	r3, sp, #12
 80175b2:	9300      	str	r3, [sp, #0]
 80175b4:	462a      	mov	r2, r5
 80175b6:	4b0f      	ldr	r3, [pc, #60]	; (80175f4 <_svfiprintf_r+0x1f4>)
 80175b8:	a904      	add	r1, sp, #16
 80175ba:	4638      	mov	r0, r7
 80175bc:	f3af 8000 	nop.w
 80175c0:	1c42      	adds	r2, r0, #1
 80175c2:	4606      	mov	r6, r0
 80175c4:	d1d6      	bne.n	8017574 <_svfiprintf_r+0x174>
 80175c6:	89ab      	ldrh	r3, [r5, #12]
 80175c8:	065b      	lsls	r3, r3, #25
 80175ca:	f53f af2d 	bmi.w	8017428 <_svfiprintf_r+0x28>
 80175ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80175d0:	b01d      	add	sp, #116	; 0x74
 80175d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175d6:	ab03      	add	r3, sp, #12
 80175d8:	9300      	str	r3, [sp, #0]
 80175da:	462a      	mov	r2, r5
 80175dc:	4b05      	ldr	r3, [pc, #20]	; (80175f4 <_svfiprintf_r+0x1f4>)
 80175de:	a904      	add	r1, sp, #16
 80175e0:	4638      	mov	r0, r7
 80175e2:	f000 fa4b 	bl	8017a7c <_printf_i>
 80175e6:	e7eb      	b.n	80175c0 <_svfiprintf_r+0x1c0>
 80175e8:	08018568 	.word	0x08018568
 80175ec:	08018572 	.word	0x08018572
 80175f0:	00000000 	.word	0x00000000
 80175f4:	0801734d 	.word	0x0801734d
 80175f8:	0801856e 	.word	0x0801856e

080175fc <_sungetc_r>:
 80175fc:	b538      	push	{r3, r4, r5, lr}
 80175fe:	1c4b      	adds	r3, r1, #1
 8017600:	4614      	mov	r4, r2
 8017602:	d103      	bne.n	801760c <_sungetc_r+0x10>
 8017604:	f04f 35ff 	mov.w	r5, #4294967295
 8017608:	4628      	mov	r0, r5
 801760a:	bd38      	pop	{r3, r4, r5, pc}
 801760c:	8993      	ldrh	r3, [r2, #12]
 801760e:	f023 0320 	bic.w	r3, r3, #32
 8017612:	8193      	strh	r3, [r2, #12]
 8017614:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017616:	6852      	ldr	r2, [r2, #4]
 8017618:	b2cd      	uxtb	r5, r1
 801761a:	b18b      	cbz	r3, 8017640 <_sungetc_r+0x44>
 801761c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801761e:	4293      	cmp	r3, r2
 8017620:	dd08      	ble.n	8017634 <_sungetc_r+0x38>
 8017622:	6823      	ldr	r3, [r4, #0]
 8017624:	1e5a      	subs	r2, r3, #1
 8017626:	6022      	str	r2, [r4, #0]
 8017628:	f803 5c01 	strb.w	r5, [r3, #-1]
 801762c:	6863      	ldr	r3, [r4, #4]
 801762e:	3301      	adds	r3, #1
 8017630:	6063      	str	r3, [r4, #4]
 8017632:	e7e9      	b.n	8017608 <_sungetc_r+0xc>
 8017634:	4621      	mov	r1, r4
 8017636:	f000 fcca 	bl	8017fce <__submore>
 801763a:	2800      	cmp	r0, #0
 801763c:	d0f1      	beq.n	8017622 <_sungetc_r+0x26>
 801763e:	e7e1      	b.n	8017604 <_sungetc_r+0x8>
 8017640:	6921      	ldr	r1, [r4, #16]
 8017642:	6823      	ldr	r3, [r4, #0]
 8017644:	b151      	cbz	r1, 801765c <_sungetc_r+0x60>
 8017646:	4299      	cmp	r1, r3
 8017648:	d208      	bcs.n	801765c <_sungetc_r+0x60>
 801764a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801764e:	42a9      	cmp	r1, r5
 8017650:	d104      	bne.n	801765c <_sungetc_r+0x60>
 8017652:	3b01      	subs	r3, #1
 8017654:	3201      	adds	r2, #1
 8017656:	6023      	str	r3, [r4, #0]
 8017658:	6062      	str	r2, [r4, #4]
 801765a:	e7d5      	b.n	8017608 <_sungetc_r+0xc>
 801765c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017660:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017664:	6363      	str	r3, [r4, #52]	; 0x34
 8017666:	2303      	movs	r3, #3
 8017668:	63a3      	str	r3, [r4, #56]	; 0x38
 801766a:	4623      	mov	r3, r4
 801766c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017670:	6023      	str	r3, [r4, #0]
 8017672:	2301      	movs	r3, #1
 8017674:	e7dc      	b.n	8017630 <_sungetc_r+0x34>

08017676 <__ssrefill_r>:
 8017676:	b510      	push	{r4, lr}
 8017678:	460c      	mov	r4, r1
 801767a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801767c:	b169      	cbz	r1, 801769a <__ssrefill_r+0x24>
 801767e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017682:	4299      	cmp	r1, r3
 8017684:	d001      	beq.n	801768a <__ssrefill_r+0x14>
 8017686:	f7ff fd69 	bl	801715c <_free_r>
 801768a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801768c:	6063      	str	r3, [r4, #4]
 801768e:	2000      	movs	r0, #0
 8017690:	6360      	str	r0, [r4, #52]	; 0x34
 8017692:	b113      	cbz	r3, 801769a <__ssrefill_r+0x24>
 8017694:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017696:	6023      	str	r3, [r4, #0]
 8017698:	bd10      	pop	{r4, pc}
 801769a:	6923      	ldr	r3, [r4, #16]
 801769c:	6023      	str	r3, [r4, #0]
 801769e:	2300      	movs	r3, #0
 80176a0:	6063      	str	r3, [r4, #4]
 80176a2:	89a3      	ldrh	r3, [r4, #12]
 80176a4:	f043 0320 	orr.w	r3, r3, #32
 80176a8:	81a3      	strh	r3, [r4, #12]
 80176aa:	f04f 30ff 	mov.w	r0, #4294967295
 80176ae:	e7f3      	b.n	8017698 <__ssrefill_r+0x22>

080176b0 <__ssvfiscanf_r>:
 80176b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176b4:	460c      	mov	r4, r1
 80176b6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80176ba:	2100      	movs	r1, #0
 80176bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80176c0:	49a6      	ldr	r1, [pc, #664]	; (801795c <__ssvfiscanf_r+0x2ac>)
 80176c2:	91a0      	str	r1, [sp, #640]	; 0x280
 80176c4:	f10d 0804 	add.w	r8, sp, #4
 80176c8:	49a5      	ldr	r1, [pc, #660]	; (8017960 <__ssvfiscanf_r+0x2b0>)
 80176ca:	4fa6      	ldr	r7, [pc, #664]	; (8017964 <__ssvfiscanf_r+0x2b4>)
 80176cc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8017968 <__ssvfiscanf_r+0x2b8>
 80176d0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80176d4:	4606      	mov	r6, r0
 80176d6:	91a1      	str	r1, [sp, #644]	; 0x284
 80176d8:	9300      	str	r3, [sp, #0]
 80176da:	7813      	ldrb	r3, [r2, #0]
 80176dc:	2b00      	cmp	r3, #0
 80176de:	f000 815a 	beq.w	8017996 <__ssvfiscanf_r+0x2e6>
 80176e2:	5cf9      	ldrb	r1, [r7, r3]
 80176e4:	f011 0108 	ands.w	r1, r1, #8
 80176e8:	f102 0501 	add.w	r5, r2, #1
 80176ec:	d019      	beq.n	8017722 <__ssvfiscanf_r+0x72>
 80176ee:	6863      	ldr	r3, [r4, #4]
 80176f0:	2b00      	cmp	r3, #0
 80176f2:	dd0f      	ble.n	8017714 <__ssvfiscanf_r+0x64>
 80176f4:	6823      	ldr	r3, [r4, #0]
 80176f6:	781a      	ldrb	r2, [r3, #0]
 80176f8:	5cba      	ldrb	r2, [r7, r2]
 80176fa:	0712      	lsls	r2, r2, #28
 80176fc:	d401      	bmi.n	8017702 <__ssvfiscanf_r+0x52>
 80176fe:	462a      	mov	r2, r5
 8017700:	e7eb      	b.n	80176da <__ssvfiscanf_r+0x2a>
 8017702:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017704:	3201      	adds	r2, #1
 8017706:	9245      	str	r2, [sp, #276]	; 0x114
 8017708:	6862      	ldr	r2, [r4, #4]
 801770a:	3301      	adds	r3, #1
 801770c:	3a01      	subs	r2, #1
 801770e:	6062      	str	r2, [r4, #4]
 8017710:	6023      	str	r3, [r4, #0]
 8017712:	e7ec      	b.n	80176ee <__ssvfiscanf_r+0x3e>
 8017714:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017716:	4621      	mov	r1, r4
 8017718:	4630      	mov	r0, r6
 801771a:	4798      	blx	r3
 801771c:	2800      	cmp	r0, #0
 801771e:	d0e9      	beq.n	80176f4 <__ssvfiscanf_r+0x44>
 8017720:	e7ed      	b.n	80176fe <__ssvfiscanf_r+0x4e>
 8017722:	2b25      	cmp	r3, #37	; 0x25
 8017724:	d012      	beq.n	801774c <__ssvfiscanf_r+0x9c>
 8017726:	469a      	mov	sl, r3
 8017728:	6863      	ldr	r3, [r4, #4]
 801772a:	2b00      	cmp	r3, #0
 801772c:	f340 8091 	ble.w	8017852 <__ssvfiscanf_r+0x1a2>
 8017730:	6822      	ldr	r2, [r4, #0]
 8017732:	7813      	ldrb	r3, [r2, #0]
 8017734:	4553      	cmp	r3, sl
 8017736:	f040 812e 	bne.w	8017996 <__ssvfiscanf_r+0x2e6>
 801773a:	6863      	ldr	r3, [r4, #4]
 801773c:	3b01      	subs	r3, #1
 801773e:	6063      	str	r3, [r4, #4]
 8017740:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8017742:	3201      	adds	r2, #1
 8017744:	3301      	adds	r3, #1
 8017746:	6022      	str	r2, [r4, #0]
 8017748:	9345      	str	r3, [sp, #276]	; 0x114
 801774a:	e7d8      	b.n	80176fe <__ssvfiscanf_r+0x4e>
 801774c:	9141      	str	r1, [sp, #260]	; 0x104
 801774e:	9143      	str	r1, [sp, #268]	; 0x10c
 8017750:	7853      	ldrb	r3, [r2, #1]
 8017752:	2b2a      	cmp	r3, #42	; 0x2a
 8017754:	bf02      	ittt	eq
 8017756:	2310      	moveq	r3, #16
 8017758:	1c95      	addeq	r5, r2, #2
 801775a:	9341      	streq	r3, [sp, #260]	; 0x104
 801775c:	220a      	movs	r2, #10
 801775e:	46aa      	mov	sl, r5
 8017760:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8017764:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8017768:	2b09      	cmp	r3, #9
 801776a:	d91c      	bls.n	80177a6 <__ssvfiscanf_r+0xf6>
 801776c:	487e      	ldr	r0, [pc, #504]	; (8017968 <__ssvfiscanf_r+0x2b8>)
 801776e:	2203      	movs	r2, #3
 8017770:	f7e8 fde6 	bl	8000340 <memchr>
 8017774:	b138      	cbz	r0, 8017786 <__ssvfiscanf_r+0xd6>
 8017776:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017778:	eba0 0009 	sub.w	r0, r0, r9
 801777c:	2301      	movs	r3, #1
 801777e:	4083      	lsls	r3, r0
 8017780:	4313      	orrs	r3, r2
 8017782:	9341      	str	r3, [sp, #260]	; 0x104
 8017784:	4655      	mov	r5, sl
 8017786:	f815 3b01 	ldrb.w	r3, [r5], #1
 801778a:	2b78      	cmp	r3, #120	; 0x78
 801778c:	d806      	bhi.n	801779c <__ssvfiscanf_r+0xec>
 801778e:	2b57      	cmp	r3, #87	; 0x57
 8017790:	d810      	bhi.n	80177b4 <__ssvfiscanf_r+0x104>
 8017792:	2b25      	cmp	r3, #37	; 0x25
 8017794:	d0c7      	beq.n	8017726 <__ssvfiscanf_r+0x76>
 8017796:	d857      	bhi.n	8017848 <__ssvfiscanf_r+0x198>
 8017798:	2b00      	cmp	r3, #0
 801779a:	d065      	beq.n	8017868 <__ssvfiscanf_r+0x1b8>
 801779c:	2303      	movs	r3, #3
 801779e:	9347      	str	r3, [sp, #284]	; 0x11c
 80177a0:	230a      	movs	r3, #10
 80177a2:	9342      	str	r3, [sp, #264]	; 0x108
 80177a4:	e076      	b.n	8017894 <__ssvfiscanf_r+0x1e4>
 80177a6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80177a8:	fb02 1103 	mla	r1, r2, r3, r1
 80177ac:	3930      	subs	r1, #48	; 0x30
 80177ae:	9143      	str	r1, [sp, #268]	; 0x10c
 80177b0:	4655      	mov	r5, sl
 80177b2:	e7d4      	b.n	801775e <__ssvfiscanf_r+0xae>
 80177b4:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80177b8:	2a20      	cmp	r2, #32
 80177ba:	d8ef      	bhi.n	801779c <__ssvfiscanf_r+0xec>
 80177bc:	a101      	add	r1, pc, #4	; (adr r1, 80177c4 <__ssvfiscanf_r+0x114>)
 80177be:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80177c2:	bf00      	nop
 80177c4:	08017877 	.word	0x08017877
 80177c8:	0801779d 	.word	0x0801779d
 80177cc:	0801779d 	.word	0x0801779d
 80177d0:	080178d5 	.word	0x080178d5
 80177d4:	0801779d 	.word	0x0801779d
 80177d8:	0801779d 	.word	0x0801779d
 80177dc:	0801779d 	.word	0x0801779d
 80177e0:	0801779d 	.word	0x0801779d
 80177e4:	0801779d 	.word	0x0801779d
 80177e8:	0801779d 	.word	0x0801779d
 80177ec:	0801779d 	.word	0x0801779d
 80177f0:	080178eb 	.word	0x080178eb
 80177f4:	080178d1 	.word	0x080178d1
 80177f8:	0801784f 	.word	0x0801784f
 80177fc:	0801784f 	.word	0x0801784f
 8017800:	0801784f 	.word	0x0801784f
 8017804:	0801779d 	.word	0x0801779d
 8017808:	0801788d 	.word	0x0801788d
 801780c:	0801779d 	.word	0x0801779d
 8017810:	0801779d 	.word	0x0801779d
 8017814:	0801779d 	.word	0x0801779d
 8017818:	0801779d 	.word	0x0801779d
 801781c:	080178fb 	.word	0x080178fb
 8017820:	080178c9 	.word	0x080178c9
 8017824:	0801786f 	.word	0x0801786f
 8017828:	0801779d 	.word	0x0801779d
 801782c:	0801779d 	.word	0x0801779d
 8017830:	080178f7 	.word	0x080178f7
 8017834:	0801779d 	.word	0x0801779d
 8017838:	080178d1 	.word	0x080178d1
 801783c:	0801779d 	.word	0x0801779d
 8017840:	0801779d 	.word	0x0801779d
 8017844:	08017877 	.word	0x08017877
 8017848:	3b45      	subs	r3, #69	; 0x45
 801784a:	2b02      	cmp	r3, #2
 801784c:	d8a6      	bhi.n	801779c <__ssvfiscanf_r+0xec>
 801784e:	2305      	movs	r3, #5
 8017850:	e01f      	b.n	8017892 <__ssvfiscanf_r+0x1e2>
 8017852:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017854:	4621      	mov	r1, r4
 8017856:	4630      	mov	r0, r6
 8017858:	4798      	blx	r3
 801785a:	2800      	cmp	r0, #0
 801785c:	f43f af68 	beq.w	8017730 <__ssvfiscanf_r+0x80>
 8017860:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017862:	2800      	cmp	r0, #0
 8017864:	f040 808d 	bne.w	8017982 <__ssvfiscanf_r+0x2d2>
 8017868:	f04f 30ff 	mov.w	r0, #4294967295
 801786c:	e08f      	b.n	801798e <__ssvfiscanf_r+0x2de>
 801786e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017870:	f042 0220 	orr.w	r2, r2, #32
 8017874:	9241      	str	r2, [sp, #260]	; 0x104
 8017876:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017878:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801787c:	9241      	str	r2, [sp, #260]	; 0x104
 801787e:	2210      	movs	r2, #16
 8017880:	2b6f      	cmp	r3, #111	; 0x6f
 8017882:	9242      	str	r2, [sp, #264]	; 0x108
 8017884:	bf34      	ite	cc
 8017886:	2303      	movcc	r3, #3
 8017888:	2304      	movcs	r3, #4
 801788a:	e002      	b.n	8017892 <__ssvfiscanf_r+0x1e2>
 801788c:	2300      	movs	r3, #0
 801788e:	9342      	str	r3, [sp, #264]	; 0x108
 8017890:	2303      	movs	r3, #3
 8017892:	9347      	str	r3, [sp, #284]	; 0x11c
 8017894:	6863      	ldr	r3, [r4, #4]
 8017896:	2b00      	cmp	r3, #0
 8017898:	dd3d      	ble.n	8017916 <__ssvfiscanf_r+0x266>
 801789a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801789c:	0659      	lsls	r1, r3, #25
 801789e:	d404      	bmi.n	80178aa <__ssvfiscanf_r+0x1fa>
 80178a0:	6823      	ldr	r3, [r4, #0]
 80178a2:	781a      	ldrb	r2, [r3, #0]
 80178a4:	5cba      	ldrb	r2, [r7, r2]
 80178a6:	0712      	lsls	r2, r2, #28
 80178a8:	d43c      	bmi.n	8017924 <__ssvfiscanf_r+0x274>
 80178aa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80178ac:	2b02      	cmp	r3, #2
 80178ae:	dc4b      	bgt.n	8017948 <__ssvfiscanf_r+0x298>
 80178b0:	466b      	mov	r3, sp
 80178b2:	4622      	mov	r2, r4
 80178b4:	a941      	add	r1, sp, #260	; 0x104
 80178b6:	4630      	mov	r0, r6
 80178b8:	f000 fa02 	bl	8017cc0 <_scanf_chars>
 80178bc:	2801      	cmp	r0, #1
 80178be:	d06a      	beq.n	8017996 <__ssvfiscanf_r+0x2e6>
 80178c0:	2802      	cmp	r0, #2
 80178c2:	f47f af1c 	bne.w	80176fe <__ssvfiscanf_r+0x4e>
 80178c6:	e7cb      	b.n	8017860 <__ssvfiscanf_r+0x1b0>
 80178c8:	2308      	movs	r3, #8
 80178ca:	9342      	str	r3, [sp, #264]	; 0x108
 80178cc:	2304      	movs	r3, #4
 80178ce:	e7e0      	b.n	8017892 <__ssvfiscanf_r+0x1e2>
 80178d0:	220a      	movs	r2, #10
 80178d2:	e7d5      	b.n	8017880 <__ssvfiscanf_r+0x1d0>
 80178d4:	4629      	mov	r1, r5
 80178d6:	4640      	mov	r0, r8
 80178d8:	f000 fb40 	bl	8017f5c <__sccl>
 80178dc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80178de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178e2:	9341      	str	r3, [sp, #260]	; 0x104
 80178e4:	4605      	mov	r5, r0
 80178e6:	2301      	movs	r3, #1
 80178e8:	e7d3      	b.n	8017892 <__ssvfiscanf_r+0x1e2>
 80178ea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80178ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178f0:	9341      	str	r3, [sp, #260]	; 0x104
 80178f2:	2300      	movs	r3, #0
 80178f4:	e7cd      	b.n	8017892 <__ssvfiscanf_r+0x1e2>
 80178f6:	2302      	movs	r3, #2
 80178f8:	e7cb      	b.n	8017892 <__ssvfiscanf_r+0x1e2>
 80178fa:	9841      	ldr	r0, [sp, #260]	; 0x104
 80178fc:	06c3      	lsls	r3, r0, #27
 80178fe:	f53f aefe 	bmi.w	80176fe <__ssvfiscanf_r+0x4e>
 8017902:	9b00      	ldr	r3, [sp, #0]
 8017904:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017906:	1d19      	adds	r1, r3, #4
 8017908:	9100      	str	r1, [sp, #0]
 801790a:	681b      	ldr	r3, [r3, #0]
 801790c:	07c0      	lsls	r0, r0, #31
 801790e:	bf4c      	ite	mi
 8017910:	801a      	strhmi	r2, [r3, #0]
 8017912:	601a      	strpl	r2, [r3, #0]
 8017914:	e6f3      	b.n	80176fe <__ssvfiscanf_r+0x4e>
 8017916:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017918:	4621      	mov	r1, r4
 801791a:	4630      	mov	r0, r6
 801791c:	4798      	blx	r3
 801791e:	2800      	cmp	r0, #0
 8017920:	d0bb      	beq.n	801789a <__ssvfiscanf_r+0x1ea>
 8017922:	e79d      	b.n	8017860 <__ssvfiscanf_r+0x1b0>
 8017924:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017926:	3201      	adds	r2, #1
 8017928:	9245      	str	r2, [sp, #276]	; 0x114
 801792a:	6862      	ldr	r2, [r4, #4]
 801792c:	3a01      	subs	r2, #1
 801792e:	2a00      	cmp	r2, #0
 8017930:	6062      	str	r2, [r4, #4]
 8017932:	dd02      	ble.n	801793a <__ssvfiscanf_r+0x28a>
 8017934:	3301      	adds	r3, #1
 8017936:	6023      	str	r3, [r4, #0]
 8017938:	e7b2      	b.n	80178a0 <__ssvfiscanf_r+0x1f0>
 801793a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801793c:	4621      	mov	r1, r4
 801793e:	4630      	mov	r0, r6
 8017940:	4798      	blx	r3
 8017942:	2800      	cmp	r0, #0
 8017944:	d0ac      	beq.n	80178a0 <__ssvfiscanf_r+0x1f0>
 8017946:	e78b      	b.n	8017860 <__ssvfiscanf_r+0x1b0>
 8017948:	2b04      	cmp	r3, #4
 801794a:	dc0f      	bgt.n	801796c <__ssvfiscanf_r+0x2bc>
 801794c:	466b      	mov	r3, sp
 801794e:	4622      	mov	r2, r4
 8017950:	a941      	add	r1, sp, #260	; 0x104
 8017952:	4630      	mov	r0, r6
 8017954:	f000 fa0e 	bl	8017d74 <_scanf_i>
 8017958:	e7b0      	b.n	80178bc <__ssvfiscanf_r+0x20c>
 801795a:	bf00      	nop
 801795c:	080175fd 	.word	0x080175fd
 8017960:	08017677 	.word	0x08017677
 8017964:	080185b7 	.word	0x080185b7
 8017968:	0801856e 	.word	0x0801856e
 801796c:	4b0b      	ldr	r3, [pc, #44]	; (801799c <__ssvfiscanf_r+0x2ec>)
 801796e:	2b00      	cmp	r3, #0
 8017970:	f43f aec5 	beq.w	80176fe <__ssvfiscanf_r+0x4e>
 8017974:	466b      	mov	r3, sp
 8017976:	4622      	mov	r2, r4
 8017978:	a941      	add	r1, sp, #260	; 0x104
 801797a:	4630      	mov	r0, r6
 801797c:	f3af 8000 	nop.w
 8017980:	e79c      	b.n	80178bc <__ssvfiscanf_r+0x20c>
 8017982:	89a3      	ldrh	r3, [r4, #12]
 8017984:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017988:	bf18      	it	ne
 801798a:	f04f 30ff 	movne.w	r0, #4294967295
 801798e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8017992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017996:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017998:	e7f9      	b.n	801798e <__ssvfiscanf_r+0x2de>
 801799a:	bf00      	nop
 801799c:	00000000 	.word	0x00000000

080179a0 <_printf_common>:
 80179a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80179a4:	4616      	mov	r6, r2
 80179a6:	4699      	mov	r9, r3
 80179a8:	688a      	ldr	r2, [r1, #8]
 80179aa:	690b      	ldr	r3, [r1, #16]
 80179ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80179b0:	4293      	cmp	r3, r2
 80179b2:	bfb8      	it	lt
 80179b4:	4613      	movlt	r3, r2
 80179b6:	6033      	str	r3, [r6, #0]
 80179b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80179bc:	4607      	mov	r7, r0
 80179be:	460c      	mov	r4, r1
 80179c0:	b10a      	cbz	r2, 80179c6 <_printf_common+0x26>
 80179c2:	3301      	adds	r3, #1
 80179c4:	6033      	str	r3, [r6, #0]
 80179c6:	6823      	ldr	r3, [r4, #0]
 80179c8:	0699      	lsls	r1, r3, #26
 80179ca:	bf42      	ittt	mi
 80179cc:	6833      	ldrmi	r3, [r6, #0]
 80179ce:	3302      	addmi	r3, #2
 80179d0:	6033      	strmi	r3, [r6, #0]
 80179d2:	6825      	ldr	r5, [r4, #0]
 80179d4:	f015 0506 	ands.w	r5, r5, #6
 80179d8:	d106      	bne.n	80179e8 <_printf_common+0x48>
 80179da:	f104 0a19 	add.w	sl, r4, #25
 80179de:	68e3      	ldr	r3, [r4, #12]
 80179e0:	6832      	ldr	r2, [r6, #0]
 80179e2:	1a9b      	subs	r3, r3, r2
 80179e4:	42ab      	cmp	r3, r5
 80179e6:	dc26      	bgt.n	8017a36 <_printf_common+0x96>
 80179e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80179ec:	1e13      	subs	r3, r2, #0
 80179ee:	6822      	ldr	r2, [r4, #0]
 80179f0:	bf18      	it	ne
 80179f2:	2301      	movne	r3, #1
 80179f4:	0692      	lsls	r2, r2, #26
 80179f6:	d42b      	bmi.n	8017a50 <_printf_common+0xb0>
 80179f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80179fc:	4649      	mov	r1, r9
 80179fe:	4638      	mov	r0, r7
 8017a00:	47c0      	blx	r8
 8017a02:	3001      	adds	r0, #1
 8017a04:	d01e      	beq.n	8017a44 <_printf_common+0xa4>
 8017a06:	6823      	ldr	r3, [r4, #0]
 8017a08:	6922      	ldr	r2, [r4, #16]
 8017a0a:	f003 0306 	and.w	r3, r3, #6
 8017a0e:	2b04      	cmp	r3, #4
 8017a10:	bf02      	ittt	eq
 8017a12:	68e5      	ldreq	r5, [r4, #12]
 8017a14:	6833      	ldreq	r3, [r6, #0]
 8017a16:	1aed      	subeq	r5, r5, r3
 8017a18:	68a3      	ldr	r3, [r4, #8]
 8017a1a:	bf0c      	ite	eq
 8017a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017a20:	2500      	movne	r5, #0
 8017a22:	4293      	cmp	r3, r2
 8017a24:	bfc4      	itt	gt
 8017a26:	1a9b      	subgt	r3, r3, r2
 8017a28:	18ed      	addgt	r5, r5, r3
 8017a2a:	2600      	movs	r6, #0
 8017a2c:	341a      	adds	r4, #26
 8017a2e:	42b5      	cmp	r5, r6
 8017a30:	d11a      	bne.n	8017a68 <_printf_common+0xc8>
 8017a32:	2000      	movs	r0, #0
 8017a34:	e008      	b.n	8017a48 <_printf_common+0xa8>
 8017a36:	2301      	movs	r3, #1
 8017a38:	4652      	mov	r2, sl
 8017a3a:	4649      	mov	r1, r9
 8017a3c:	4638      	mov	r0, r7
 8017a3e:	47c0      	blx	r8
 8017a40:	3001      	adds	r0, #1
 8017a42:	d103      	bne.n	8017a4c <_printf_common+0xac>
 8017a44:	f04f 30ff 	mov.w	r0, #4294967295
 8017a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a4c:	3501      	adds	r5, #1
 8017a4e:	e7c6      	b.n	80179de <_printf_common+0x3e>
 8017a50:	18e1      	adds	r1, r4, r3
 8017a52:	1c5a      	adds	r2, r3, #1
 8017a54:	2030      	movs	r0, #48	; 0x30
 8017a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017a5a:	4422      	add	r2, r4
 8017a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017a60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017a64:	3302      	adds	r3, #2
 8017a66:	e7c7      	b.n	80179f8 <_printf_common+0x58>
 8017a68:	2301      	movs	r3, #1
 8017a6a:	4622      	mov	r2, r4
 8017a6c:	4649      	mov	r1, r9
 8017a6e:	4638      	mov	r0, r7
 8017a70:	47c0      	blx	r8
 8017a72:	3001      	adds	r0, #1
 8017a74:	d0e6      	beq.n	8017a44 <_printf_common+0xa4>
 8017a76:	3601      	adds	r6, #1
 8017a78:	e7d9      	b.n	8017a2e <_printf_common+0x8e>
	...

08017a7c <_printf_i>:
 8017a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017a80:	7e0f      	ldrb	r7, [r1, #24]
 8017a82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017a84:	2f78      	cmp	r7, #120	; 0x78
 8017a86:	4691      	mov	r9, r2
 8017a88:	4680      	mov	r8, r0
 8017a8a:	460c      	mov	r4, r1
 8017a8c:	469a      	mov	sl, r3
 8017a8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8017a92:	d807      	bhi.n	8017aa4 <_printf_i+0x28>
 8017a94:	2f62      	cmp	r7, #98	; 0x62
 8017a96:	d80a      	bhi.n	8017aae <_printf_i+0x32>
 8017a98:	2f00      	cmp	r7, #0
 8017a9a:	f000 80d4 	beq.w	8017c46 <_printf_i+0x1ca>
 8017a9e:	2f58      	cmp	r7, #88	; 0x58
 8017aa0:	f000 80c0 	beq.w	8017c24 <_printf_i+0x1a8>
 8017aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017aac:	e03a      	b.n	8017b24 <_printf_i+0xa8>
 8017aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017ab2:	2b15      	cmp	r3, #21
 8017ab4:	d8f6      	bhi.n	8017aa4 <_printf_i+0x28>
 8017ab6:	a101      	add	r1, pc, #4	; (adr r1, 8017abc <_printf_i+0x40>)
 8017ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017abc:	08017b15 	.word	0x08017b15
 8017ac0:	08017b29 	.word	0x08017b29
 8017ac4:	08017aa5 	.word	0x08017aa5
 8017ac8:	08017aa5 	.word	0x08017aa5
 8017acc:	08017aa5 	.word	0x08017aa5
 8017ad0:	08017aa5 	.word	0x08017aa5
 8017ad4:	08017b29 	.word	0x08017b29
 8017ad8:	08017aa5 	.word	0x08017aa5
 8017adc:	08017aa5 	.word	0x08017aa5
 8017ae0:	08017aa5 	.word	0x08017aa5
 8017ae4:	08017aa5 	.word	0x08017aa5
 8017ae8:	08017c2d 	.word	0x08017c2d
 8017aec:	08017b55 	.word	0x08017b55
 8017af0:	08017be7 	.word	0x08017be7
 8017af4:	08017aa5 	.word	0x08017aa5
 8017af8:	08017aa5 	.word	0x08017aa5
 8017afc:	08017c4f 	.word	0x08017c4f
 8017b00:	08017aa5 	.word	0x08017aa5
 8017b04:	08017b55 	.word	0x08017b55
 8017b08:	08017aa5 	.word	0x08017aa5
 8017b0c:	08017aa5 	.word	0x08017aa5
 8017b10:	08017bef 	.word	0x08017bef
 8017b14:	682b      	ldr	r3, [r5, #0]
 8017b16:	1d1a      	adds	r2, r3, #4
 8017b18:	681b      	ldr	r3, [r3, #0]
 8017b1a:	602a      	str	r2, [r5, #0]
 8017b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017b24:	2301      	movs	r3, #1
 8017b26:	e09f      	b.n	8017c68 <_printf_i+0x1ec>
 8017b28:	6820      	ldr	r0, [r4, #0]
 8017b2a:	682b      	ldr	r3, [r5, #0]
 8017b2c:	0607      	lsls	r7, r0, #24
 8017b2e:	f103 0104 	add.w	r1, r3, #4
 8017b32:	6029      	str	r1, [r5, #0]
 8017b34:	d501      	bpl.n	8017b3a <_printf_i+0xbe>
 8017b36:	681e      	ldr	r6, [r3, #0]
 8017b38:	e003      	b.n	8017b42 <_printf_i+0xc6>
 8017b3a:	0646      	lsls	r6, r0, #25
 8017b3c:	d5fb      	bpl.n	8017b36 <_printf_i+0xba>
 8017b3e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8017b42:	2e00      	cmp	r6, #0
 8017b44:	da03      	bge.n	8017b4e <_printf_i+0xd2>
 8017b46:	232d      	movs	r3, #45	; 0x2d
 8017b48:	4276      	negs	r6, r6
 8017b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017b4e:	485a      	ldr	r0, [pc, #360]	; (8017cb8 <_printf_i+0x23c>)
 8017b50:	230a      	movs	r3, #10
 8017b52:	e012      	b.n	8017b7a <_printf_i+0xfe>
 8017b54:	682b      	ldr	r3, [r5, #0]
 8017b56:	6820      	ldr	r0, [r4, #0]
 8017b58:	1d19      	adds	r1, r3, #4
 8017b5a:	6029      	str	r1, [r5, #0]
 8017b5c:	0605      	lsls	r5, r0, #24
 8017b5e:	d501      	bpl.n	8017b64 <_printf_i+0xe8>
 8017b60:	681e      	ldr	r6, [r3, #0]
 8017b62:	e002      	b.n	8017b6a <_printf_i+0xee>
 8017b64:	0641      	lsls	r1, r0, #25
 8017b66:	d5fb      	bpl.n	8017b60 <_printf_i+0xe4>
 8017b68:	881e      	ldrh	r6, [r3, #0]
 8017b6a:	4853      	ldr	r0, [pc, #332]	; (8017cb8 <_printf_i+0x23c>)
 8017b6c:	2f6f      	cmp	r7, #111	; 0x6f
 8017b6e:	bf0c      	ite	eq
 8017b70:	2308      	moveq	r3, #8
 8017b72:	230a      	movne	r3, #10
 8017b74:	2100      	movs	r1, #0
 8017b76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017b7a:	6865      	ldr	r5, [r4, #4]
 8017b7c:	60a5      	str	r5, [r4, #8]
 8017b7e:	2d00      	cmp	r5, #0
 8017b80:	bfa2      	ittt	ge
 8017b82:	6821      	ldrge	r1, [r4, #0]
 8017b84:	f021 0104 	bicge.w	r1, r1, #4
 8017b88:	6021      	strge	r1, [r4, #0]
 8017b8a:	b90e      	cbnz	r6, 8017b90 <_printf_i+0x114>
 8017b8c:	2d00      	cmp	r5, #0
 8017b8e:	d04b      	beq.n	8017c28 <_printf_i+0x1ac>
 8017b90:	4615      	mov	r5, r2
 8017b92:	fbb6 f1f3 	udiv	r1, r6, r3
 8017b96:	fb03 6711 	mls	r7, r3, r1, r6
 8017b9a:	5dc7      	ldrb	r7, [r0, r7]
 8017b9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017ba0:	4637      	mov	r7, r6
 8017ba2:	42bb      	cmp	r3, r7
 8017ba4:	460e      	mov	r6, r1
 8017ba6:	d9f4      	bls.n	8017b92 <_printf_i+0x116>
 8017ba8:	2b08      	cmp	r3, #8
 8017baa:	d10b      	bne.n	8017bc4 <_printf_i+0x148>
 8017bac:	6823      	ldr	r3, [r4, #0]
 8017bae:	07de      	lsls	r6, r3, #31
 8017bb0:	d508      	bpl.n	8017bc4 <_printf_i+0x148>
 8017bb2:	6923      	ldr	r3, [r4, #16]
 8017bb4:	6861      	ldr	r1, [r4, #4]
 8017bb6:	4299      	cmp	r1, r3
 8017bb8:	bfde      	ittt	le
 8017bba:	2330      	movle	r3, #48	; 0x30
 8017bbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017bc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8017bc4:	1b52      	subs	r2, r2, r5
 8017bc6:	6122      	str	r2, [r4, #16]
 8017bc8:	f8cd a000 	str.w	sl, [sp]
 8017bcc:	464b      	mov	r3, r9
 8017bce:	aa03      	add	r2, sp, #12
 8017bd0:	4621      	mov	r1, r4
 8017bd2:	4640      	mov	r0, r8
 8017bd4:	f7ff fee4 	bl	80179a0 <_printf_common>
 8017bd8:	3001      	adds	r0, #1
 8017bda:	d14a      	bne.n	8017c72 <_printf_i+0x1f6>
 8017bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8017be0:	b004      	add	sp, #16
 8017be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017be6:	6823      	ldr	r3, [r4, #0]
 8017be8:	f043 0320 	orr.w	r3, r3, #32
 8017bec:	6023      	str	r3, [r4, #0]
 8017bee:	4833      	ldr	r0, [pc, #204]	; (8017cbc <_printf_i+0x240>)
 8017bf0:	2778      	movs	r7, #120	; 0x78
 8017bf2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017bf6:	6823      	ldr	r3, [r4, #0]
 8017bf8:	6829      	ldr	r1, [r5, #0]
 8017bfa:	061f      	lsls	r7, r3, #24
 8017bfc:	f851 6b04 	ldr.w	r6, [r1], #4
 8017c00:	d402      	bmi.n	8017c08 <_printf_i+0x18c>
 8017c02:	065f      	lsls	r7, r3, #25
 8017c04:	bf48      	it	mi
 8017c06:	b2b6      	uxthmi	r6, r6
 8017c08:	07df      	lsls	r7, r3, #31
 8017c0a:	bf48      	it	mi
 8017c0c:	f043 0320 	orrmi.w	r3, r3, #32
 8017c10:	6029      	str	r1, [r5, #0]
 8017c12:	bf48      	it	mi
 8017c14:	6023      	strmi	r3, [r4, #0]
 8017c16:	b91e      	cbnz	r6, 8017c20 <_printf_i+0x1a4>
 8017c18:	6823      	ldr	r3, [r4, #0]
 8017c1a:	f023 0320 	bic.w	r3, r3, #32
 8017c1e:	6023      	str	r3, [r4, #0]
 8017c20:	2310      	movs	r3, #16
 8017c22:	e7a7      	b.n	8017b74 <_printf_i+0xf8>
 8017c24:	4824      	ldr	r0, [pc, #144]	; (8017cb8 <_printf_i+0x23c>)
 8017c26:	e7e4      	b.n	8017bf2 <_printf_i+0x176>
 8017c28:	4615      	mov	r5, r2
 8017c2a:	e7bd      	b.n	8017ba8 <_printf_i+0x12c>
 8017c2c:	682b      	ldr	r3, [r5, #0]
 8017c2e:	6826      	ldr	r6, [r4, #0]
 8017c30:	6961      	ldr	r1, [r4, #20]
 8017c32:	1d18      	adds	r0, r3, #4
 8017c34:	6028      	str	r0, [r5, #0]
 8017c36:	0635      	lsls	r5, r6, #24
 8017c38:	681b      	ldr	r3, [r3, #0]
 8017c3a:	d501      	bpl.n	8017c40 <_printf_i+0x1c4>
 8017c3c:	6019      	str	r1, [r3, #0]
 8017c3e:	e002      	b.n	8017c46 <_printf_i+0x1ca>
 8017c40:	0670      	lsls	r0, r6, #25
 8017c42:	d5fb      	bpl.n	8017c3c <_printf_i+0x1c0>
 8017c44:	8019      	strh	r1, [r3, #0]
 8017c46:	2300      	movs	r3, #0
 8017c48:	6123      	str	r3, [r4, #16]
 8017c4a:	4615      	mov	r5, r2
 8017c4c:	e7bc      	b.n	8017bc8 <_printf_i+0x14c>
 8017c4e:	682b      	ldr	r3, [r5, #0]
 8017c50:	1d1a      	adds	r2, r3, #4
 8017c52:	602a      	str	r2, [r5, #0]
 8017c54:	681d      	ldr	r5, [r3, #0]
 8017c56:	6862      	ldr	r2, [r4, #4]
 8017c58:	2100      	movs	r1, #0
 8017c5a:	4628      	mov	r0, r5
 8017c5c:	f7e8 fb70 	bl	8000340 <memchr>
 8017c60:	b108      	cbz	r0, 8017c66 <_printf_i+0x1ea>
 8017c62:	1b40      	subs	r0, r0, r5
 8017c64:	6060      	str	r0, [r4, #4]
 8017c66:	6863      	ldr	r3, [r4, #4]
 8017c68:	6123      	str	r3, [r4, #16]
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017c70:	e7aa      	b.n	8017bc8 <_printf_i+0x14c>
 8017c72:	6923      	ldr	r3, [r4, #16]
 8017c74:	462a      	mov	r2, r5
 8017c76:	4649      	mov	r1, r9
 8017c78:	4640      	mov	r0, r8
 8017c7a:	47d0      	blx	sl
 8017c7c:	3001      	adds	r0, #1
 8017c7e:	d0ad      	beq.n	8017bdc <_printf_i+0x160>
 8017c80:	6823      	ldr	r3, [r4, #0]
 8017c82:	079b      	lsls	r3, r3, #30
 8017c84:	d413      	bmi.n	8017cae <_printf_i+0x232>
 8017c86:	68e0      	ldr	r0, [r4, #12]
 8017c88:	9b03      	ldr	r3, [sp, #12]
 8017c8a:	4298      	cmp	r0, r3
 8017c8c:	bfb8      	it	lt
 8017c8e:	4618      	movlt	r0, r3
 8017c90:	e7a6      	b.n	8017be0 <_printf_i+0x164>
 8017c92:	2301      	movs	r3, #1
 8017c94:	4632      	mov	r2, r6
 8017c96:	4649      	mov	r1, r9
 8017c98:	4640      	mov	r0, r8
 8017c9a:	47d0      	blx	sl
 8017c9c:	3001      	adds	r0, #1
 8017c9e:	d09d      	beq.n	8017bdc <_printf_i+0x160>
 8017ca0:	3501      	adds	r5, #1
 8017ca2:	68e3      	ldr	r3, [r4, #12]
 8017ca4:	9903      	ldr	r1, [sp, #12]
 8017ca6:	1a5b      	subs	r3, r3, r1
 8017ca8:	42ab      	cmp	r3, r5
 8017caa:	dcf2      	bgt.n	8017c92 <_printf_i+0x216>
 8017cac:	e7eb      	b.n	8017c86 <_printf_i+0x20a>
 8017cae:	2500      	movs	r5, #0
 8017cb0:	f104 0619 	add.w	r6, r4, #25
 8017cb4:	e7f5      	b.n	8017ca2 <_printf_i+0x226>
 8017cb6:	bf00      	nop
 8017cb8:	08018579 	.word	0x08018579
 8017cbc:	0801858a 	.word	0x0801858a

08017cc0 <_scanf_chars>:
 8017cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017cc4:	4615      	mov	r5, r2
 8017cc6:	688a      	ldr	r2, [r1, #8]
 8017cc8:	4680      	mov	r8, r0
 8017cca:	460c      	mov	r4, r1
 8017ccc:	b932      	cbnz	r2, 8017cdc <_scanf_chars+0x1c>
 8017cce:	698a      	ldr	r2, [r1, #24]
 8017cd0:	2a00      	cmp	r2, #0
 8017cd2:	bf0c      	ite	eq
 8017cd4:	2201      	moveq	r2, #1
 8017cd6:	f04f 32ff 	movne.w	r2, #4294967295
 8017cda:	608a      	str	r2, [r1, #8]
 8017cdc:	6822      	ldr	r2, [r4, #0]
 8017cde:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8017d70 <_scanf_chars+0xb0>
 8017ce2:	06d1      	lsls	r1, r2, #27
 8017ce4:	bf5f      	itttt	pl
 8017ce6:	681a      	ldrpl	r2, [r3, #0]
 8017ce8:	1d11      	addpl	r1, r2, #4
 8017cea:	6019      	strpl	r1, [r3, #0]
 8017cec:	6816      	ldrpl	r6, [r2, #0]
 8017cee:	2700      	movs	r7, #0
 8017cf0:	69a0      	ldr	r0, [r4, #24]
 8017cf2:	b188      	cbz	r0, 8017d18 <_scanf_chars+0x58>
 8017cf4:	2801      	cmp	r0, #1
 8017cf6:	d107      	bne.n	8017d08 <_scanf_chars+0x48>
 8017cf8:	682a      	ldr	r2, [r5, #0]
 8017cfa:	7811      	ldrb	r1, [r2, #0]
 8017cfc:	6962      	ldr	r2, [r4, #20]
 8017cfe:	5c52      	ldrb	r2, [r2, r1]
 8017d00:	b952      	cbnz	r2, 8017d18 <_scanf_chars+0x58>
 8017d02:	2f00      	cmp	r7, #0
 8017d04:	d031      	beq.n	8017d6a <_scanf_chars+0xaa>
 8017d06:	e022      	b.n	8017d4e <_scanf_chars+0x8e>
 8017d08:	2802      	cmp	r0, #2
 8017d0a:	d120      	bne.n	8017d4e <_scanf_chars+0x8e>
 8017d0c:	682b      	ldr	r3, [r5, #0]
 8017d0e:	781b      	ldrb	r3, [r3, #0]
 8017d10:	f819 3003 	ldrb.w	r3, [r9, r3]
 8017d14:	071b      	lsls	r3, r3, #28
 8017d16:	d41a      	bmi.n	8017d4e <_scanf_chars+0x8e>
 8017d18:	6823      	ldr	r3, [r4, #0]
 8017d1a:	06da      	lsls	r2, r3, #27
 8017d1c:	bf5e      	ittt	pl
 8017d1e:	682b      	ldrpl	r3, [r5, #0]
 8017d20:	781b      	ldrbpl	r3, [r3, #0]
 8017d22:	f806 3b01 	strbpl.w	r3, [r6], #1
 8017d26:	682a      	ldr	r2, [r5, #0]
 8017d28:	686b      	ldr	r3, [r5, #4]
 8017d2a:	3201      	adds	r2, #1
 8017d2c:	602a      	str	r2, [r5, #0]
 8017d2e:	68a2      	ldr	r2, [r4, #8]
 8017d30:	3b01      	subs	r3, #1
 8017d32:	3a01      	subs	r2, #1
 8017d34:	606b      	str	r3, [r5, #4]
 8017d36:	3701      	adds	r7, #1
 8017d38:	60a2      	str	r2, [r4, #8]
 8017d3a:	b142      	cbz	r2, 8017d4e <_scanf_chars+0x8e>
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	dcd7      	bgt.n	8017cf0 <_scanf_chars+0x30>
 8017d40:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017d44:	4629      	mov	r1, r5
 8017d46:	4640      	mov	r0, r8
 8017d48:	4798      	blx	r3
 8017d4a:	2800      	cmp	r0, #0
 8017d4c:	d0d0      	beq.n	8017cf0 <_scanf_chars+0x30>
 8017d4e:	6823      	ldr	r3, [r4, #0]
 8017d50:	f013 0310 	ands.w	r3, r3, #16
 8017d54:	d105      	bne.n	8017d62 <_scanf_chars+0xa2>
 8017d56:	68e2      	ldr	r2, [r4, #12]
 8017d58:	3201      	adds	r2, #1
 8017d5a:	60e2      	str	r2, [r4, #12]
 8017d5c:	69a2      	ldr	r2, [r4, #24]
 8017d5e:	b102      	cbz	r2, 8017d62 <_scanf_chars+0xa2>
 8017d60:	7033      	strb	r3, [r6, #0]
 8017d62:	6923      	ldr	r3, [r4, #16]
 8017d64:	443b      	add	r3, r7
 8017d66:	6123      	str	r3, [r4, #16]
 8017d68:	2000      	movs	r0, #0
 8017d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017d6e:	bf00      	nop
 8017d70:	080185b7 	.word	0x080185b7

08017d74 <_scanf_i>:
 8017d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d78:	4698      	mov	r8, r3
 8017d7a:	4b74      	ldr	r3, [pc, #464]	; (8017f4c <_scanf_i+0x1d8>)
 8017d7c:	460c      	mov	r4, r1
 8017d7e:	4682      	mov	sl, r0
 8017d80:	4616      	mov	r6, r2
 8017d82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017d86:	b087      	sub	sp, #28
 8017d88:	ab03      	add	r3, sp, #12
 8017d8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017d8e:	4b70      	ldr	r3, [pc, #448]	; (8017f50 <_scanf_i+0x1dc>)
 8017d90:	69a1      	ldr	r1, [r4, #24]
 8017d92:	4a70      	ldr	r2, [pc, #448]	; (8017f54 <_scanf_i+0x1e0>)
 8017d94:	2903      	cmp	r1, #3
 8017d96:	bf18      	it	ne
 8017d98:	461a      	movne	r2, r3
 8017d9a:	68a3      	ldr	r3, [r4, #8]
 8017d9c:	9201      	str	r2, [sp, #4]
 8017d9e:	1e5a      	subs	r2, r3, #1
 8017da0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8017da4:	bf88      	it	hi
 8017da6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017daa:	4627      	mov	r7, r4
 8017dac:	bf82      	ittt	hi
 8017dae:	eb03 0905 	addhi.w	r9, r3, r5
 8017db2:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017db6:	60a3      	strhi	r3, [r4, #8]
 8017db8:	f857 3b1c 	ldr.w	r3, [r7], #28
 8017dbc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017dc0:	bf98      	it	ls
 8017dc2:	f04f 0900 	movls.w	r9, #0
 8017dc6:	6023      	str	r3, [r4, #0]
 8017dc8:	463d      	mov	r5, r7
 8017dca:	f04f 0b00 	mov.w	fp, #0
 8017dce:	6831      	ldr	r1, [r6, #0]
 8017dd0:	ab03      	add	r3, sp, #12
 8017dd2:	7809      	ldrb	r1, [r1, #0]
 8017dd4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8017dd8:	2202      	movs	r2, #2
 8017dda:	f7e8 fab1 	bl	8000340 <memchr>
 8017dde:	b328      	cbz	r0, 8017e2c <_scanf_i+0xb8>
 8017de0:	f1bb 0f01 	cmp.w	fp, #1
 8017de4:	d159      	bne.n	8017e9a <_scanf_i+0x126>
 8017de6:	6862      	ldr	r2, [r4, #4]
 8017de8:	b92a      	cbnz	r2, 8017df6 <_scanf_i+0x82>
 8017dea:	6822      	ldr	r2, [r4, #0]
 8017dec:	2308      	movs	r3, #8
 8017dee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017df2:	6063      	str	r3, [r4, #4]
 8017df4:	6022      	str	r2, [r4, #0]
 8017df6:	6822      	ldr	r2, [r4, #0]
 8017df8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017dfc:	6022      	str	r2, [r4, #0]
 8017dfe:	68a2      	ldr	r2, [r4, #8]
 8017e00:	1e51      	subs	r1, r2, #1
 8017e02:	60a1      	str	r1, [r4, #8]
 8017e04:	b192      	cbz	r2, 8017e2c <_scanf_i+0xb8>
 8017e06:	6832      	ldr	r2, [r6, #0]
 8017e08:	1c51      	adds	r1, r2, #1
 8017e0a:	6031      	str	r1, [r6, #0]
 8017e0c:	7812      	ldrb	r2, [r2, #0]
 8017e0e:	f805 2b01 	strb.w	r2, [r5], #1
 8017e12:	6872      	ldr	r2, [r6, #4]
 8017e14:	3a01      	subs	r2, #1
 8017e16:	2a00      	cmp	r2, #0
 8017e18:	6072      	str	r2, [r6, #4]
 8017e1a:	dc07      	bgt.n	8017e2c <_scanf_i+0xb8>
 8017e1c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8017e20:	4631      	mov	r1, r6
 8017e22:	4650      	mov	r0, sl
 8017e24:	4790      	blx	r2
 8017e26:	2800      	cmp	r0, #0
 8017e28:	f040 8085 	bne.w	8017f36 <_scanf_i+0x1c2>
 8017e2c:	f10b 0b01 	add.w	fp, fp, #1
 8017e30:	f1bb 0f03 	cmp.w	fp, #3
 8017e34:	d1cb      	bne.n	8017dce <_scanf_i+0x5a>
 8017e36:	6863      	ldr	r3, [r4, #4]
 8017e38:	b90b      	cbnz	r3, 8017e3e <_scanf_i+0xca>
 8017e3a:	230a      	movs	r3, #10
 8017e3c:	6063      	str	r3, [r4, #4]
 8017e3e:	6863      	ldr	r3, [r4, #4]
 8017e40:	4945      	ldr	r1, [pc, #276]	; (8017f58 <_scanf_i+0x1e4>)
 8017e42:	6960      	ldr	r0, [r4, #20]
 8017e44:	1ac9      	subs	r1, r1, r3
 8017e46:	f000 f889 	bl	8017f5c <__sccl>
 8017e4a:	f04f 0b00 	mov.w	fp, #0
 8017e4e:	68a3      	ldr	r3, [r4, #8]
 8017e50:	6822      	ldr	r2, [r4, #0]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d03d      	beq.n	8017ed2 <_scanf_i+0x15e>
 8017e56:	6831      	ldr	r1, [r6, #0]
 8017e58:	6960      	ldr	r0, [r4, #20]
 8017e5a:	f891 c000 	ldrb.w	ip, [r1]
 8017e5e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017e62:	2800      	cmp	r0, #0
 8017e64:	d035      	beq.n	8017ed2 <_scanf_i+0x15e>
 8017e66:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017e6a:	d124      	bne.n	8017eb6 <_scanf_i+0x142>
 8017e6c:	0510      	lsls	r0, r2, #20
 8017e6e:	d522      	bpl.n	8017eb6 <_scanf_i+0x142>
 8017e70:	f10b 0b01 	add.w	fp, fp, #1
 8017e74:	f1b9 0f00 	cmp.w	r9, #0
 8017e78:	d003      	beq.n	8017e82 <_scanf_i+0x10e>
 8017e7a:	3301      	adds	r3, #1
 8017e7c:	f109 39ff 	add.w	r9, r9, #4294967295
 8017e80:	60a3      	str	r3, [r4, #8]
 8017e82:	6873      	ldr	r3, [r6, #4]
 8017e84:	3b01      	subs	r3, #1
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	6073      	str	r3, [r6, #4]
 8017e8a:	dd1b      	ble.n	8017ec4 <_scanf_i+0x150>
 8017e8c:	6833      	ldr	r3, [r6, #0]
 8017e8e:	3301      	adds	r3, #1
 8017e90:	6033      	str	r3, [r6, #0]
 8017e92:	68a3      	ldr	r3, [r4, #8]
 8017e94:	3b01      	subs	r3, #1
 8017e96:	60a3      	str	r3, [r4, #8]
 8017e98:	e7d9      	b.n	8017e4e <_scanf_i+0xda>
 8017e9a:	f1bb 0f02 	cmp.w	fp, #2
 8017e9e:	d1ae      	bne.n	8017dfe <_scanf_i+0x8a>
 8017ea0:	6822      	ldr	r2, [r4, #0]
 8017ea2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017ea6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017eaa:	d1bf      	bne.n	8017e2c <_scanf_i+0xb8>
 8017eac:	2310      	movs	r3, #16
 8017eae:	6063      	str	r3, [r4, #4]
 8017eb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017eb4:	e7a2      	b.n	8017dfc <_scanf_i+0x88>
 8017eb6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017eba:	6022      	str	r2, [r4, #0]
 8017ebc:	780b      	ldrb	r3, [r1, #0]
 8017ebe:	f805 3b01 	strb.w	r3, [r5], #1
 8017ec2:	e7de      	b.n	8017e82 <_scanf_i+0x10e>
 8017ec4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017ec8:	4631      	mov	r1, r6
 8017eca:	4650      	mov	r0, sl
 8017ecc:	4798      	blx	r3
 8017ece:	2800      	cmp	r0, #0
 8017ed0:	d0df      	beq.n	8017e92 <_scanf_i+0x11e>
 8017ed2:	6823      	ldr	r3, [r4, #0]
 8017ed4:	05d9      	lsls	r1, r3, #23
 8017ed6:	d50d      	bpl.n	8017ef4 <_scanf_i+0x180>
 8017ed8:	42bd      	cmp	r5, r7
 8017eda:	d909      	bls.n	8017ef0 <_scanf_i+0x17c>
 8017edc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017ee0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017ee4:	4632      	mov	r2, r6
 8017ee6:	4650      	mov	r0, sl
 8017ee8:	4798      	blx	r3
 8017eea:	f105 39ff 	add.w	r9, r5, #4294967295
 8017eee:	464d      	mov	r5, r9
 8017ef0:	42bd      	cmp	r5, r7
 8017ef2:	d028      	beq.n	8017f46 <_scanf_i+0x1d2>
 8017ef4:	6822      	ldr	r2, [r4, #0]
 8017ef6:	f012 0210 	ands.w	r2, r2, #16
 8017efa:	d113      	bne.n	8017f24 <_scanf_i+0x1b0>
 8017efc:	702a      	strb	r2, [r5, #0]
 8017efe:	6863      	ldr	r3, [r4, #4]
 8017f00:	9e01      	ldr	r6, [sp, #4]
 8017f02:	4639      	mov	r1, r7
 8017f04:	4650      	mov	r0, sl
 8017f06:	47b0      	blx	r6
 8017f08:	f8d8 3000 	ldr.w	r3, [r8]
 8017f0c:	6821      	ldr	r1, [r4, #0]
 8017f0e:	1d1a      	adds	r2, r3, #4
 8017f10:	f8c8 2000 	str.w	r2, [r8]
 8017f14:	f011 0f20 	tst.w	r1, #32
 8017f18:	681b      	ldr	r3, [r3, #0]
 8017f1a:	d00f      	beq.n	8017f3c <_scanf_i+0x1c8>
 8017f1c:	6018      	str	r0, [r3, #0]
 8017f1e:	68e3      	ldr	r3, [r4, #12]
 8017f20:	3301      	adds	r3, #1
 8017f22:	60e3      	str	r3, [r4, #12]
 8017f24:	6923      	ldr	r3, [r4, #16]
 8017f26:	1bed      	subs	r5, r5, r7
 8017f28:	445d      	add	r5, fp
 8017f2a:	442b      	add	r3, r5
 8017f2c:	6123      	str	r3, [r4, #16]
 8017f2e:	2000      	movs	r0, #0
 8017f30:	b007      	add	sp, #28
 8017f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f36:	f04f 0b00 	mov.w	fp, #0
 8017f3a:	e7ca      	b.n	8017ed2 <_scanf_i+0x15e>
 8017f3c:	07ca      	lsls	r2, r1, #31
 8017f3e:	bf4c      	ite	mi
 8017f40:	8018      	strhmi	r0, [r3, #0]
 8017f42:	6018      	strpl	r0, [r3, #0]
 8017f44:	e7eb      	b.n	8017f1e <_scanf_i+0x1aa>
 8017f46:	2001      	movs	r0, #1
 8017f48:	e7f2      	b.n	8017f30 <_scanf_i+0x1bc>
 8017f4a:	bf00      	nop
 8017f4c:	08018498 	.word	0x08018498
 8017f50:	080182e5 	.word	0x080182e5
 8017f54:	080181fd 	.word	0x080181fd
 8017f58:	080185ab 	.word	0x080185ab

08017f5c <__sccl>:
 8017f5c:	b570      	push	{r4, r5, r6, lr}
 8017f5e:	780b      	ldrb	r3, [r1, #0]
 8017f60:	4604      	mov	r4, r0
 8017f62:	2b5e      	cmp	r3, #94	; 0x5e
 8017f64:	bf0b      	itete	eq
 8017f66:	784b      	ldrbeq	r3, [r1, #1]
 8017f68:	1c4a      	addne	r2, r1, #1
 8017f6a:	1c8a      	addeq	r2, r1, #2
 8017f6c:	2100      	movne	r1, #0
 8017f6e:	bf08      	it	eq
 8017f70:	2101      	moveq	r1, #1
 8017f72:	3801      	subs	r0, #1
 8017f74:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8017f78:	f800 1f01 	strb.w	r1, [r0, #1]!
 8017f7c:	42a8      	cmp	r0, r5
 8017f7e:	d1fb      	bne.n	8017f78 <__sccl+0x1c>
 8017f80:	b90b      	cbnz	r3, 8017f86 <__sccl+0x2a>
 8017f82:	1e50      	subs	r0, r2, #1
 8017f84:	bd70      	pop	{r4, r5, r6, pc}
 8017f86:	f081 0101 	eor.w	r1, r1, #1
 8017f8a:	54e1      	strb	r1, [r4, r3]
 8017f8c:	4610      	mov	r0, r2
 8017f8e:	4602      	mov	r2, r0
 8017f90:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017f94:	2d2d      	cmp	r5, #45	; 0x2d
 8017f96:	d005      	beq.n	8017fa4 <__sccl+0x48>
 8017f98:	2d5d      	cmp	r5, #93	; 0x5d
 8017f9a:	d016      	beq.n	8017fca <__sccl+0x6e>
 8017f9c:	2d00      	cmp	r5, #0
 8017f9e:	d0f1      	beq.n	8017f84 <__sccl+0x28>
 8017fa0:	462b      	mov	r3, r5
 8017fa2:	e7f2      	b.n	8017f8a <__sccl+0x2e>
 8017fa4:	7846      	ldrb	r6, [r0, #1]
 8017fa6:	2e5d      	cmp	r6, #93	; 0x5d
 8017fa8:	d0fa      	beq.n	8017fa0 <__sccl+0x44>
 8017faa:	42b3      	cmp	r3, r6
 8017fac:	dcf8      	bgt.n	8017fa0 <__sccl+0x44>
 8017fae:	3002      	adds	r0, #2
 8017fb0:	461a      	mov	r2, r3
 8017fb2:	3201      	adds	r2, #1
 8017fb4:	4296      	cmp	r6, r2
 8017fb6:	54a1      	strb	r1, [r4, r2]
 8017fb8:	dcfb      	bgt.n	8017fb2 <__sccl+0x56>
 8017fba:	1af2      	subs	r2, r6, r3
 8017fbc:	3a01      	subs	r2, #1
 8017fbe:	1c5d      	adds	r5, r3, #1
 8017fc0:	42b3      	cmp	r3, r6
 8017fc2:	bfa8      	it	ge
 8017fc4:	2200      	movge	r2, #0
 8017fc6:	18ab      	adds	r3, r5, r2
 8017fc8:	e7e1      	b.n	8017f8e <__sccl+0x32>
 8017fca:	4610      	mov	r0, r2
 8017fcc:	e7da      	b.n	8017f84 <__sccl+0x28>

08017fce <__submore>:
 8017fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fd2:	460c      	mov	r4, r1
 8017fd4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017fd6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017fda:	4299      	cmp	r1, r3
 8017fdc:	d11d      	bne.n	801801a <__submore+0x4c>
 8017fde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017fe2:	f7ff f927 	bl	8017234 <_malloc_r>
 8017fe6:	b918      	cbnz	r0, 8017ff0 <__submore+0x22>
 8017fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8017fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017ff4:	63a3      	str	r3, [r4, #56]	; 0x38
 8017ff6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017ffa:	6360      	str	r0, [r4, #52]	; 0x34
 8017ffc:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8018000:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8018004:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8018008:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801800c:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8018010:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8018014:	6020      	str	r0, [r4, #0]
 8018016:	2000      	movs	r0, #0
 8018018:	e7e8      	b.n	8017fec <__submore+0x1e>
 801801a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801801c:	0077      	lsls	r7, r6, #1
 801801e:	463a      	mov	r2, r7
 8018020:	f000 f83a 	bl	8018098 <_realloc_r>
 8018024:	4605      	mov	r5, r0
 8018026:	2800      	cmp	r0, #0
 8018028:	d0de      	beq.n	8017fe8 <__submore+0x1a>
 801802a:	eb00 0806 	add.w	r8, r0, r6
 801802e:	4601      	mov	r1, r0
 8018030:	4632      	mov	r2, r6
 8018032:	4640      	mov	r0, r8
 8018034:	f7ff f884 	bl	8017140 <memcpy>
 8018038:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801803c:	f8c4 8000 	str.w	r8, [r4]
 8018040:	e7e9      	b.n	8018016 <__submore+0x48>

08018042 <memmove>:
 8018042:	4288      	cmp	r0, r1
 8018044:	b510      	push	{r4, lr}
 8018046:	eb01 0402 	add.w	r4, r1, r2
 801804a:	d902      	bls.n	8018052 <memmove+0x10>
 801804c:	4284      	cmp	r4, r0
 801804e:	4623      	mov	r3, r4
 8018050:	d807      	bhi.n	8018062 <memmove+0x20>
 8018052:	1e43      	subs	r3, r0, #1
 8018054:	42a1      	cmp	r1, r4
 8018056:	d008      	beq.n	801806a <memmove+0x28>
 8018058:	f811 2b01 	ldrb.w	r2, [r1], #1
 801805c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018060:	e7f8      	b.n	8018054 <memmove+0x12>
 8018062:	4402      	add	r2, r0
 8018064:	4601      	mov	r1, r0
 8018066:	428a      	cmp	r2, r1
 8018068:	d100      	bne.n	801806c <memmove+0x2a>
 801806a:	bd10      	pop	{r4, pc}
 801806c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018070:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018074:	e7f7      	b.n	8018066 <memmove+0x24>
	...

08018078 <_sbrk_r>:
 8018078:	b538      	push	{r3, r4, r5, lr}
 801807a:	4d06      	ldr	r5, [pc, #24]	; (8018094 <_sbrk_r+0x1c>)
 801807c:	2300      	movs	r3, #0
 801807e:	4604      	mov	r4, r0
 8018080:	4608      	mov	r0, r1
 8018082:	602b      	str	r3, [r5, #0]
 8018084:	f7eb fb6e 	bl	8003764 <_sbrk>
 8018088:	1c43      	adds	r3, r0, #1
 801808a:	d102      	bne.n	8018092 <_sbrk_r+0x1a>
 801808c:	682b      	ldr	r3, [r5, #0]
 801808e:	b103      	cbz	r3, 8018092 <_sbrk_r+0x1a>
 8018090:	6023      	str	r3, [r4, #0]
 8018092:	bd38      	pop	{r3, r4, r5, pc}
 8018094:	24003334 	.word	0x24003334

08018098 <_realloc_r>:
 8018098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801809c:	4680      	mov	r8, r0
 801809e:	4614      	mov	r4, r2
 80180a0:	460e      	mov	r6, r1
 80180a2:	b921      	cbnz	r1, 80180ae <_realloc_r+0x16>
 80180a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80180a8:	4611      	mov	r1, r2
 80180aa:	f7ff b8c3 	b.w	8017234 <_malloc_r>
 80180ae:	b92a      	cbnz	r2, 80180bc <_realloc_r+0x24>
 80180b0:	f7ff f854 	bl	801715c <_free_r>
 80180b4:	4625      	mov	r5, r4
 80180b6:	4628      	mov	r0, r5
 80180b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80180bc:	f000 f914 	bl	80182e8 <_malloc_usable_size_r>
 80180c0:	4284      	cmp	r4, r0
 80180c2:	4607      	mov	r7, r0
 80180c4:	d802      	bhi.n	80180cc <_realloc_r+0x34>
 80180c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80180ca:	d812      	bhi.n	80180f2 <_realloc_r+0x5a>
 80180cc:	4621      	mov	r1, r4
 80180ce:	4640      	mov	r0, r8
 80180d0:	f7ff f8b0 	bl	8017234 <_malloc_r>
 80180d4:	4605      	mov	r5, r0
 80180d6:	2800      	cmp	r0, #0
 80180d8:	d0ed      	beq.n	80180b6 <_realloc_r+0x1e>
 80180da:	42bc      	cmp	r4, r7
 80180dc:	4622      	mov	r2, r4
 80180de:	4631      	mov	r1, r6
 80180e0:	bf28      	it	cs
 80180e2:	463a      	movcs	r2, r7
 80180e4:	f7ff f82c 	bl	8017140 <memcpy>
 80180e8:	4631      	mov	r1, r6
 80180ea:	4640      	mov	r0, r8
 80180ec:	f7ff f836 	bl	801715c <_free_r>
 80180f0:	e7e1      	b.n	80180b6 <_realloc_r+0x1e>
 80180f2:	4635      	mov	r5, r6
 80180f4:	e7df      	b.n	80180b6 <_realloc_r+0x1e>
	...

080180f8 <_strtol_l.constprop.0>:
 80180f8:	2b01      	cmp	r3, #1
 80180fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80180fe:	d001      	beq.n	8018104 <_strtol_l.constprop.0+0xc>
 8018100:	2b24      	cmp	r3, #36	; 0x24
 8018102:	d906      	bls.n	8018112 <_strtol_l.constprop.0+0x1a>
 8018104:	f7fe ffe8 	bl	80170d8 <__errno>
 8018108:	2316      	movs	r3, #22
 801810a:	6003      	str	r3, [r0, #0]
 801810c:	2000      	movs	r0, #0
 801810e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018112:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80181f8 <_strtol_l.constprop.0+0x100>
 8018116:	460d      	mov	r5, r1
 8018118:	462e      	mov	r6, r5
 801811a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801811e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8018122:	f017 0708 	ands.w	r7, r7, #8
 8018126:	d1f7      	bne.n	8018118 <_strtol_l.constprop.0+0x20>
 8018128:	2c2d      	cmp	r4, #45	; 0x2d
 801812a:	d132      	bne.n	8018192 <_strtol_l.constprop.0+0x9a>
 801812c:	782c      	ldrb	r4, [r5, #0]
 801812e:	2701      	movs	r7, #1
 8018130:	1cb5      	adds	r5, r6, #2
 8018132:	2b00      	cmp	r3, #0
 8018134:	d05b      	beq.n	80181ee <_strtol_l.constprop.0+0xf6>
 8018136:	2b10      	cmp	r3, #16
 8018138:	d109      	bne.n	801814e <_strtol_l.constprop.0+0x56>
 801813a:	2c30      	cmp	r4, #48	; 0x30
 801813c:	d107      	bne.n	801814e <_strtol_l.constprop.0+0x56>
 801813e:	782c      	ldrb	r4, [r5, #0]
 8018140:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8018144:	2c58      	cmp	r4, #88	; 0x58
 8018146:	d14d      	bne.n	80181e4 <_strtol_l.constprop.0+0xec>
 8018148:	786c      	ldrb	r4, [r5, #1]
 801814a:	2310      	movs	r3, #16
 801814c:	3502      	adds	r5, #2
 801814e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8018152:	f108 38ff 	add.w	r8, r8, #4294967295
 8018156:	f04f 0e00 	mov.w	lr, #0
 801815a:	fbb8 f9f3 	udiv	r9, r8, r3
 801815e:	4676      	mov	r6, lr
 8018160:	fb03 8a19 	mls	sl, r3, r9, r8
 8018164:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8018168:	f1bc 0f09 	cmp.w	ip, #9
 801816c:	d816      	bhi.n	801819c <_strtol_l.constprop.0+0xa4>
 801816e:	4664      	mov	r4, ip
 8018170:	42a3      	cmp	r3, r4
 8018172:	dd24      	ble.n	80181be <_strtol_l.constprop.0+0xc6>
 8018174:	f1be 3fff 	cmp.w	lr, #4294967295
 8018178:	d008      	beq.n	801818c <_strtol_l.constprop.0+0x94>
 801817a:	45b1      	cmp	r9, r6
 801817c:	d31c      	bcc.n	80181b8 <_strtol_l.constprop.0+0xc0>
 801817e:	d101      	bne.n	8018184 <_strtol_l.constprop.0+0x8c>
 8018180:	45a2      	cmp	sl, r4
 8018182:	db19      	blt.n	80181b8 <_strtol_l.constprop.0+0xc0>
 8018184:	fb06 4603 	mla	r6, r6, r3, r4
 8018188:	f04f 0e01 	mov.w	lr, #1
 801818c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018190:	e7e8      	b.n	8018164 <_strtol_l.constprop.0+0x6c>
 8018192:	2c2b      	cmp	r4, #43	; 0x2b
 8018194:	bf04      	itt	eq
 8018196:	782c      	ldrbeq	r4, [r5, #0]
 8018198:	1cb5      	addeq	r5, r6, #2
 801819a:	e7ca      	b.n	8018132 <_strtol_l.constprop.0+0x3a>
 801819c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80181a0:	f1bc 0f19 	cmp.w	ip, #25
 80181a4:	d801      	bhi.n	80181aa <_strtol_l.constprop.0+0xb2>
 80181a6:	3c37      	subs	r4, #55	; 0x37
 80181a8:	e7e2      	b.n	8018170 <_strtol_l.constprop.0+0x78>
 80181aa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80181ae:	f1bc 0f19 	cmp.w	ip, #25
 80181b2:	d804      	bhi.n	80181be <_strtol_l.constprop.0+0xc6>
 80181b4:	3c57      	subs	r4, #87	; 0x57
 80181b6:	e7db      	b.n	8018170 <_strtol_l.constprop.0+0x78>
 80181b8:	f04f 3eff 	mov.w	lr, #4294967295
 80181bc:	e7e6      	b.n	801818c <_strtol_l.constprop.0+0x94>
 80181be:	f1be 3fff 	cmp.w	lr, #4294967295
 80181c2:	d105      	bne.n	80181d0 <_strtol_l.constprop.0+0xd8>
 80181c4:	2322      	movs	r3, #34	; 0x22
 80181c6:	6003      	str	r3, [r0, #0]
 80181c8:	4646      	mov	r6, r8
 80181ca:	b942      	cbnz	r2, 80181de <_strtol_l.constprop.0+0xe6>
 80181cc:	4630      	mov	r0, r6
 80181ce:	e79e      	b.n	801810e <_strtol_l.constprop.0+0x16>
 80181d0:	b107      	cbz	r7, 80181d4 <_strtol_l.constprop.0+0xdc>
 80181d2:	4276      	negs	r6, r6
 80181d4:	2a00      	cmp	r2, #0
 80181d6:	d0f9      	beq.n	80181cc <_strtol_l.constprop.0+0xd4>
 80181d8:	f1be 0f00 	cmp.w	lr, #0
 80181dc:	d000      	beq.n	80181e0 <_strtol_l.constprop.0+0xe8>
 80181de:	1e69      	subs	r1, r5, #1
 80181e0:	6011      	str	r1, [r2, #0]
 80181e2:	e7f3      	b.n	80181cc <_strtol_l.constprop.0+0xd4>
 80181e4:	2430      	movs	r4, #48	; 0x30
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	d1b1      	bne.n	801814e <_strtol_l.constprop.0+0x56>
 80181ea:	2308      	movs	r3, #8
 80181ec:	e7af      	b.n	801814e <_strtol_l.constprop.0+0x56>
 80181ee:	2c30      	cmp	r4, #48	; 0x30
 80181f0:	d0a5      	beq.n	801813e <_strtol_l.constprop.0+0x46>
 80181f2:	230a      	movs	r3, #10
 80181f4:	e7ab      	b.n	801814e <_strtol_l.constprop.0+0x56>
 80181f6:	bf00      	nop
 80181f8:	080185b7 	.word	0x080185b7

080181fc <_strtol_r>:
 80181fc:	f7ff bf7c 	b.w	80180f8 <_strtol_l.constprop.0>

08018200 <_strtoul_l.constprop.0>:
 8018200:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018204:	4f36      	ldr	r7, [pc, #216]	; (80182e0 <_strtoul_l.constprop.0+0xe0>)
 8018206:	4686      	mov	lr, r0
 8018208:	460d      	mov	r5, r1
 801820a:	4628      	mov	r0, r5
 801820c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018210:	5d3e      	ldrb	r6, [r7, r4]
 8018212:	f016 0608 	ands.w	r6, r6, #8
 8018216:	d1f8      	bne.n	801820a <_strtoul_l.constprop.0+0xa>
 8018218:	2c2d      	cmp	r4, #45	; 0x2d
 801821a:	d130      	bne.n	801827e <_strtoul_l.constprop.0+0x7e>
 801821c:	782c      	ldrb	r4, [r5, #0]
 801821e:	2601      	movs	r6, #1
 8018220:	1c85      	adds	r5, r0, #2
 8018222:	2b00      	cmp	r3, #0
 8018224:	d057      	beq.n	80182d6 <_strtoul_l.constprop.0+0xd6>
 8018226:	2b10      	cmp	r3, #16
 8018228:	d109      	bne.n	801823e <_strtoul_l.constprop.0+0x3e>
 801822a:	2c30      	cmp	r4, #48	; 0x30
 801822c:	d107      	bne.n	801823e <_strtoul_l.constprop.0+0x3e>
 801822e:	7828      	ldrb	r0, [r5, #0]
 8018230:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8018234:	2858      	cmp	r0, #88	; 0x58
 8018236:	d149      	bne.n	80182cc <_strtoul_l.constprop.0+0xcc>
 8018238:	786c      	ldrb	r4, [r5, #1]
 801823a:	2310      	movs	r3, #16
 801823c:	3502      	adds	r5, #2
 801823e:	f04f 38ff 	mov.w	r8, #4294967295
 8018242:	2700      	movs	r7, #0
 8018244:	fbb8 f8f3 	udiv	r8, r8, r3
 8018248:	fb03 f908 	mul.w	r9, r3, r8
 801824c:	ea6f 0909 	mvn.w	r9, r9
 8018250:	4638      	mov	r0, r7
 8018252:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8018256:	f1bc 0f09 	cmp.w	ip, #9
 801825a:	d815      	bhi.n	8018288 <_strtoul_l.constprop.0+0x88>
 801825c:	4664      	mov	r4, ip
 801825e:	42a3      	cmp	r3, r4
 8018260:	dd23      	ble.n	80182aa <_strtoul_l.constprop.0+0xaa>
 8018262:	f1b7 3fff 	cmp.w	r7, #4294967295
 8018266:	d007      	beq.n	8018278 <_strtoul_l.constprop.0+0x78>
 8018268:	4580      	cmp	r8, r0
 801826a:	d31b      	bcc.n	80182a4 <_strtoul_l.constprop.0+0xa4>
 801826c:	d101      	bne.n	8018272 <_strtoul_l.constprop.0+0x72>
 801826e:	45a1      	cmp	r9, r4
 8018270:	db18      	blt.n	80182a4 <_strtoul_l.constprop.0+0xa4>
 8018272:	fb00 4003 	mla	r0, r0, r3, r4
 8018276:	2701      	movs	r7, #1
 8018278:	f815 4b01 	ldrb.w	r4, [r5], #1
 801827c:	e7e9      	b.n	8018252 <_strtoul_l.constprop.0+0x52>
 801827e:	2c2b      	cmp	r4, #43	; 0x2b
 8018280:	bf04      	itt	eq
 8018282:	782c      	ldrbeq	r4, [r5, #0]
 8018284:	1c85      	addeq	r5, r0, #2
 8018286:	e7cc      	b.n	8018222 <_strtoul_l.constprop.0+0x22>
 8018288:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801828c:	f1bc 0f19 	cmp.w	ip, #25
 8018290:	d801      	bhi.n	8018296 <_strtoul_l.constprop.0+0x96>
 8018292:	3c37      	subs	r4, #55	; 0x37
 8018294:	e7e3      	b.n	801825e <_strtoul_l.constprop.0+0x5e>
 8018296:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801829a:	f1bc 0f19 	cmp.w	ip, #25
 801829e:	d804      	bhi.n	80182aa <_strtoul_l.constprop.0+0xaa>
 80182a0:	3c57      	subs	r4, #87	; 0x57
 80182a2:	e7dc      	b.n	801825e <_strtoul_l.constprop.0+0x5e>
 80182a4:	f04f 37ff 	mov.w	r7, #4294967295
 80182a8:	e7e6      	b.n	8018278 <_strtoul_l.constprop.0+0x78>
 80182aa:	1c7b      	adds	r3, r7, #1
 80182ac:	d106      	bne.n	80182bc <_strtoul_l.constprop.0+0xbc>
 80182ae:	2322      	movs	r3, #34	; 0x22
 80182b0:	f8ce 3000 	str.w	r3, [lr]
 80182b4:	4638      	mov	r0, r7
 80182b6:	b932      	cbnz	r2, 80182c6 <_strtoul_l.constprop.0+0xc6>
 80182b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182bc:	b106      	cbz	r6, 80182c0 <_strtoul_l.constprop.0+0xc0>
 80182be:	4240      	negs	r0, r0
 80182c0:	2a00      	cmp	r2, #0
 80182c2:	d0f9      	beq.n	80182b8 <_strtoul_l.constprop.0+0xb8>
 80182c4:	b107      	cbz	r7, 80182c8 <_strtoul_l.constprop.0+0xc8>
 80182c6:	1e69      	subs	r1, r5, #1
 80182c8:	6011      	str	r1, [r2, #0]
 80182ca:	e7f5      	b.n	80182b8 <_strtoul_l.constprop.0+0xb8>
 80182cc:	2430      	movs	r4, #48	; 0x30
 80182ce:	2b00      	cmp	r3, #0
 80182d0:	d1b5      	bne.n	801823e <_strtoul_l.constprop.0+0x3e>
 80182d2:	2308      	movs	r3, #8
 80182d4:	e7b3      	b.n	801823e <_strtoul_l.constprop.0+0x3e>
 80182d6:	2c30      	cmp	r4, #48	; 0x30
 80182d8:	d0a9      	beq.n	801822e <_strtoul_l.constprop.0+0x2e>
 80182da:	230a      	movs	r3, #10
 80182dc:	e7af      	b.n	801823e <_strtoul_l.constprop.0+0x3e>
 80182de:	bf00      	nop
 80182e0:	080185b7 	.word	0x080185b7

080182e4 <_strtoul_r>:
 80182e4:	f7ff bf8c 	b.w	8018200 <_strtoul_l.constprop.0>

080182e8 <_malloc_usable_size_r>:
 80182e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80182ec:	1f18      	subs	r0, r3, #4
 80182ee:	2b00      	cmp	r3, #0
 80182f0:	bfbc      	itt	lt
 80182f2:	580b      	ldrlt	r3, [r1, r0]
 80182f4:	18c0      	addlt	r0, r0, r3
 80182f6:	4770      	bx	lr

080182f8 <_init>:
 80182f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182fa:	bf00      	nop
 80182fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182fe:	bc08      	pop	{r3}
 8018300:	469e      	mov	lr, r3
 8018302:	4770      	bx	lr

08018304 <_fini>:
 8018304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018306:	bf00      	nop
 8018308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801830a:	bc08      	pop	{r3}
 801830c:	469e      	mov	lr, r3
 801830e:	4770      	bx	lr
