<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `sio` mod in crate `rp2040_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, sio"><title>rp2040_pac::sio - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../rp2040_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Module sio</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../index.html">rp2040_pac</a></p><script>window.sidebarCurrent = {name: "sio", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040_pac/sio.rs.html#1-2177" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="">sio</a></span></h1><div class="docblock"><p>Single-cycle IO block<br />
Provides core-local and inter-core hardware for the two processors, with single-cycle access.</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="cpuid/index.html" title="rp2040_pac::sio::cpuid mod">cpuid</a></td><td class="docblock-short"><p>Processor core identifier<br />
Value is 0 when read from processor core 0, and 1 when read from processor core 1.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_csr/index.html" title="rp2040_pac::sio::div_csr mod">div_csr</a></td><td class="docblock-short"><p>Control and status register for divider.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_quotient/index.html" title="rp2040_pac::sio::div_quotient mod">div_quotient</a></td><td class="docblock-short"><p>Divider result quotient<br />
The result of <code>DIVIDEND / DIVISOR</code> (division). Contents undefined while CSR_READY is low.<br />
For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.<br />
This register can be written to directly, for context save/restore purposes. This halts any<br />
in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.<br />
Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order<br />
REMAINDER, QUOTIENT if CSR_DIRTY is used.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_remainder/index.html" title="rp2040_pac::sio::div_remainder mod">div_remainder</a></td><td class="docblock-short"><p>Divider result remainder<br />
The result of <code>DIVIDEND % DIVISOR</code> (modulo). Contents undefined while CSR_READY is low.<br />
For signed calculations, REMAINDER is negative only when DIVIDEND is negative.<br />
This register can be written to directly, for context save/restore purposes. This halts any<br />
in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_sdividend/index.html" title="rp2040_pac::sio::div_sdividend mod">div_sdividend</a></td><td class="docblock-short"><p>Divider signed dividend<br />
The same as UDIVIDEND, but starts a signed calculation, rather than unsigned.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_sdivisor/index.html" title="rp2040_pac::sio::div_sdivisor mod">div_sdivisor</a></td><td class="docblock-short"><p>Divider signed divisor<br />
The same as UDIVISOR, but starts a signed calculation, rather than unsigned.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_udividend/index.html" title="rp2040_pac::sio::div_udividend mod">div_udividend</a></td><td class="docblock-short"><p>Divider unsigned dividend<br />
Write to the DIVIDEND operand of the divider, i.e. the p in <code>p / q</code>.<br />
Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.<br />
UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an<br />
unsigned calculation, and the S alias starts a signed calculation.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="div_udivisor/index.html" title="rp2040_pac::sio::div_udivisor mod">div_udivisor</a></td><td class="docblock-short"><p>Divider unsigned divisor<br />
Write to the DIVISOR operand of the divider, i.e. the q in <code>p / q</code>.<br />
Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.<br />
UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an<br />
unsigned calculation, and the S alias starts a signed calculation.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="fifo_rd/index.html" title="rp2040_pac::sio::fifo_rd mod">fifo_rd</a></td><td class="docblock-short"><p>Read access to this core's RX FIFO</p>
</td></tr><tr class="module-item"><td><a class="mod" href="fifo_st/index.html" title="rp2040_pac::sio::fifo_st mod">fifo_st</a></td><td class="docblock-short"><p>Status register for inter-core FIFOs (mailboxes).<br />
There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.<br />
Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).<br />
Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).<br />
The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="fifo_wr/index.html" title="rp2040_pac::sio::fifo_wr mod">fifo_wr</a></td><td class="docblock-short"><p>Write access to this core's TX FIFO</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_in/index.html" title="rp2040_pac::sio::gpio_hi_in mod">gpio_hi_in</a></td><td class="docblock-short"><p>Input value for QSPI pins</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_oe/index.html" title="rp2040_pac::sio::gpio_hi_oe mod">gpio_hi_oe</a></td><td class="docblock-short"><p>QSPI output enable</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_oe_clr/index.html" title="rp2040_pac::sio::gpio_hi_oe_clr mod">gpio_hi_oe_clr</a></td><td class="docblock-short"><p>QSPI output enable clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_oe_set/index.html" title="rp2040_pac::sio::gpio_hi_oe_set mod">gpio_hi_oe_set</a></td><td class="docblock-short"><p>QSPI output enable set</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_oe_xor/index.html" title="rp2040_pac::sio::gpio_hi_oe_xor mod">gpio_hi_oe_xor</a></td><td class="docblock-short"><p>QSPI output enable XOR</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_out/index.html" title="rp2040_pac::sio::gpio_hi_out mod">gpio_hi_out</a></td><td class="docblock-short"><p>QSPI output value</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_out_clr/index.html" title="rp2040_pac::sio::gpio_hi_out_clr mod">gpio_hi_out_clr</a></td><td class="docblock-short"><p>QSPI output value clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_out_set/index.html" title="rp2040_pac::sio::gpio_hi_out_set mod">gpio_hi_out_set</a></td><td class="docblock-short"><p>QSPI output value set</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_hi_out_xor/index.html" title="rp2040_pac::sio::gpio_hi_out_xor mod">gpio_hi_out_xor</a></td><td class="docblock-short"><p>QSPI output value XOR</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_in/index.html" title="rp2040_pac::sio::gpio_in mod">gpio_in</a></td><td class="docblock-short"><p>Input value for GPIO pins</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_oe/index.html" title="rp2040_pac::sio::gpio_oe mod">gpio_oe</a></td><td class="docblock-short"><p>GPIO output enable</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_oe_clr/index.html" title="rp2040_pac::sio::gpio_oe_clr mod">gpio_oe_clr</a></td><td class="docblock-short"><p>GPIO output enable clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_oe_set/index.html" title="rp2040_pac::sio::gpio_oe_set mod">gpio_oe_set</a></td><td class="docblock-short"><p>GPIO output enable set</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_oe_xor/index.html" title="rp2040_pac::sio::gpio_oe_xor mod">gpio_oe_xor</a></td><td class="docblock-short"><p>GPIO output enable XOR</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_out/index.html" title="rp2040_pac::sio::gpio_out mod">gpio_out</a></td><td class="docblock-short"><p>GPIO output value</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_out_clr/index.html" title="rp2040_pac::sio::gpio_out_clr mod">gpio_out_clr</a></td><td class="docblock-short"><p>GPIO output value clear</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_out_set/index.html" title="rp2040_pac::sio::gpio_out_set mod">gpio_out_set</a></td><td class="docblock-short"><p>GPIO output value set</p>
</td></tr><tr class="module-item"><td><a class="mod" href="gpio_out_xor/index.html" title="rp2040_pac::sio::gpio_out_xor mod">gpio_out_xor</a></td><td class="docblock-short"><p>GPIO output value XOR</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_accum0/index.html" title="rp2040_pac::sio::interp0_accum0 mod">interp0_accum0</a></td><td class="docblock-short"><p>Read/write access to accumulator 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_accum0_add/index.html" title="rp2040_pac::sio::interp0_accum0_add mod">interp0_accum0_add</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM0<br />
Reading yields lane 0's raw shift and mask value (BASE0 not added).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_accum1/index.html" title="rp2040_pac::sio::interp0_accum1 mod">interp0_accum1</a></td><td class="docblock-short"><p>Read/write access to accumulator 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_accum1_add/index.html" title="rp2040_pac::sio::interp0_accum1_add mod">interp0_accum1_add</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM1<br />
Reading yields lane 1's raw shift and mask value (BASE1 not added).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_base0/index.html" title="rp2040_pac::sio::interp0_base0 mod">interp0_base0</a></td><td class="docblock-short"><p>Read/write access to BASE0 register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_base1/index.html" title="rp2040_pac::sio::interp0_base1 mod">interp0_base1</a></td><td class="docblock-short"><p>Read/write access to BASE1 register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_base2/index.html" title="rp2040_pac::sio::interp0_base2 mod">interp0_base2</a></td><td class="docblock-short"><p>Read/write access to BASE2 register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_base_1and0/index.html" title="rp2040_pac::sio::interp0_base_1and0 mod">interp0_base_1and0</a></td><td class="docblock-short"><p>On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane's SIGNED flag is set.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_ctrl_lane0/index.html" title="rp2040_pac::sio::interp0_ctrl_lane0 mod">interp0_ctrl_lane0</a></td><td class="docblock-short"><p>Control register for lane 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_ctrl_lane1/index.html" title="rp2040_pac::sio::interp0_ctrl_lane1 mod">interp0_ctrl_lane1</a></td><td class="docblock-short"><p>Control register for lane 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_peek_full/index.html" title="rp2040_pac::sio::interp0_peek_full mod">interp0_peek_full</a></td><td class="docblock-short"><p>Read FULL result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_peek_lane0/index.html" title="rp2040_pac::sio::interp0_peek_lane0 mod">interp0_peek_lane0</a></td><td class="docblock-short"><p>Read LANE0 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_peek_lane1/index.html" title="rp2040_pac::sio::interp0_peek_lane1 mod">interp0_peek_lane1</a></td><td class="docblock-short"><p>Read LANE1 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_pop_full/index.html" title="rp2040_pac::sio::interp0_pop_full mod">interp0_pop_full</a></td><td class="docblock-short"><p>Read FULL result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_pop_lane0/index.html" title="rp2040_pac::sio::interp0_pop_lane0 mod">interp0_pop_lane0</a></td><td class="docblock-short"><p>Read LANE0 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp0_pop_lane1/index.html" title="rp2040_pac::sio::interp0_pop_lane1 mod">interp0_pop_lane1</a></td><td class="docblock-short"><p>Read LANE1 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_accum0/index.html" title="rp2040_pac::sio::interp1_accum0 mod">interp1_accum0</a></td><td class="docblock-short"><p>Read/write access to accumulator 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_accum0_add/index.html" title="rp2040_pac::sio::interp1_accum0_add mod">interp1_accum0_add</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM0<br />
Reading yields lane 0's raw shift and mask value (BASE0 not added).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_accum1/index.html" title="rp2040_pac::sio::interp1_accum1 mod">interp1_accum1</a></td><td class="docblock-short"><p>Read/write access to accumulator 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_accum1_add/index.html" title="rp2040_pac::sio::interp1_accum1_add mod">interp1_accum1_add</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM1<br />
Reading yields lane 1's raw shift and mask value (BASE1 not added).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_base0/index.html" title="rp2040_pac::sio::interp1_base0 mod">interp1_base0</a></td><td class="docblock-short"><p>Read/write access to BASE0 register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_base1/index.html" title="rp2040_pac::sio::interp1_base1 mod">interp1_base1</a></td><td class="docblock-short"><p>Read/write access to BASE1 register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_base2/index.html" title="rp2040_pac::sio::interp1_base2 mod">interp1_base2</a></td><td class="docblock-short"><p>Read/write access to BASE2 register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_base_1and0/index.html" title="rp2040_pac::sio::interp1_base_1and0 mod">interp1_base_1and0</a></td><td class="docblock-short"><p>On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane's SIGNED flag is set.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_ctrl_lane0/index.html" title="rp2040_pac::sio::interp1_ctrl_lane0 mod">interp1_ctrl_lane0</a></td><td class="docblock-short"><p>Control register for lane 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_ctrl_lane1/index.html" title="rp2040_pac::sio::interp1_ctrl_lane1 mod">interp1_ctrl_lane1</a></td><td class="docblock-short"><p>Control register for lane 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_peek_full/index.html" title="rp2040_pac::sio::interp1_peek_full mod">interp1_peek_full</a></td><td class="docblock-short"><p>Read FULL result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_peek_lane0/index.html" title="rp2040_pac::sio::interp1_peek_lane0 mod">interp1_peek_lane0</a></td><td class="docblock-short"><p>Read LANE0 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_peek_lane1/index.html" title="rp2040_pac::sio::interp1_peek_lane1 mod">interp1_peek_lane1</a></td><td class="docblock-short"><p>Read LANE1 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_pop_full/index.html" title="rp2040_pac::sio::interp1_pop_full mod">interp1_pop_full</a></td><td class="docblock-short"><p>Read FULL result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_pop_lane0/index.html" title="rp2040_pac::sio::interp1_pop_lane0 mod">interp1_pop_lane0</a></td><td class="docblock-short"><p>Read LANE0 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="interp1_pop_lane1/index.html" title="rp2040_pac::sio::interp1_pop_lane1 mod">interp1_pop_lane1</a></td><td class="docblock-short"><p>Read LANE1 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock0/index.html" title="rp2040_pac::sio::spinlock0 mod">spinlock0</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock1/index.html" title="rp2040_pac::sio::spinlock1 mod">spinlock1</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock2/index.html" title="rp2040_pac::sio::spinlock2 mod">spinlock2</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock3/index.html" title="rp2040_pac::sio::spinlock3 mod">spinlock3</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock4/index.html" title="rp2040_pac::sio::spinlock4 mod">spinlock4</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock5/index.html" title="rp2040_pac::sio::spinlock5 mod">spinlock5</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock6/index.html" title="rp2040_pac::sio::spinlock6 mod">spinlock6</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock7/index.html" title="rp2040_pac::sio::spinlock7 mod">spinlock7</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock8/index.html" title="rp2040_pac::sio::spinlock8 mod">spinlock8</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock9/index.html" title="rp2040_pac::sio::spinlock9 mod">spinlock9</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock10/index.html" title="rp2040_pac::sio::spinlock10 mod">spinlock10</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock11/index.html" title="rp2040_pac::sio::spinlock11 mod">spinlock11</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock12/index.html" title="rp2040_pac::sio::spinlock12 mod">spinlock12</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock13/index.html" title="rp2040_pac::sio::spinlock13 mod">spinlock13</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock14/index.html" title="rp2040_pac::sio::spinlock14 mod">spinlock14</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock15/index.html" title="rp2040_pac::sio::spinlock15 mod">spinlock15</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock16/index.html" title="rp2040_pac::sio::spinlock16 mod">spinlock16</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock17/index.html" title="rp2040_pac::sio::spinlock17 mod">spinlock17</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock18/index.html" title="rp2040_pac::sio::spinlock18 mod">spinlock18</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock19/index.html" title="rp2040_pac::sio::spinlock19 mod">spinlock19</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock20/index.html" title="rp2040_pac::sio::spinlock20 mod">spinlock20</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock21/index.html" title="rp2040_pac::sio::spinlock21 mod">spinlock21</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock22/index.html" title="rp2040_pac::sio::spinlock22 mod">spinlock22</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock23/index.html" title="rp2040_pac::sio::spinlock23 mod">spinlock23</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock24/index.html" title="rp2040_pac::sio::spinlock24 mod">spinlock24</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock25/index.html" title="rp2040_pac::sio::spinlock25 mod">spinlock25</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock26/index.html" title="rp2040_pac::sio::spinlock26 mod">spinlock26</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock27/index.html" title="rp2040_pac::sio::spinlock27 mod">spinlock27</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock28/index.html" title="rp2040_pac::sio::spinlock28 mod">spinlock28</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock29/index.html" title="rp2040_pac::sio::spinlock29 mod">spinlock29</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock30/index.html" title="rp2040_pac::sio::spinlock30 mod">spinlock30</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock31/index.html" title="rp2040_pac::sio::spinlock31 mod">spinlock31</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="mod" href="spinlock_st/index.html" title="rp2040_pac::sio::spinlock_st mod">spinlock_st</a></td><td class="docblock-short"><p>Spinlock state<br />
A bitmap containing the state of all 32 spinlocks (1=locked).<br />
Mainly intended for debugging.</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::sio::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.CPUID.html" title="rp2040_pac::sio::CPUID type">CPUID</a></td><td class="docblock-short"><p>Processor core identifier<br />
Value is 0 when read from processor core 0, and 1 when read from processor core 1.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_CSR.html" title="rp2040_pac::sio::DIV_CSR type">DIV_CSR</a></td><td class="docblock-short"><p>Control and status register for divider.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_QUOTIENT.html" title="rp2040_pac::sio::DIV_QUOTIENT type">DIV_QUOTIENT</a></td><td class="docblock-short"><p>Divider result quotient<br />
The result of <code>DIVIDEND / DIVISOR</code> (division). Contents undefined while CSR_READY is low.<br />
For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.<br />
This register can be written to directly, for context save/restore purposes. This halts any<br />
in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.<br />
Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order<br />
REMAINDER, QUOTIENT if CSR_DIRTY is used.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_REMAINDER.html" title="rp2040_pac::sio::DIV_REMAINDER type">DIV_REMAINDER</a></td><td class="docblock-short"><p>Divider result remainder<br />
The result of <code>DIVIDEND % DIVISOR</code> (modulo). Contents undefined while CSR_READY is low.<br />
For signed calculations, REMAINDER is negative only when DIVIDEND is negative.<br />
This register can be written to directly, for context save/restore purposes. This halts any<br />
in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_SDIVIDEND.html" title="rp2040_pac::sio::DIV_SDIVIDEND type">DIV_SDIVIDEND</a></td><td class="docblock-short"><p>Divider signed dividend<br />
The same as UDIVIDEND, but starts a signed calculation, rather than unsigned.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_SDIVISOR.html" title="rp2040_pac::sio::DIV_SDIVISOR type">DIV_SDIVISOR</a></td><td class="docblock-short"><p>Divider signed divisor<br />
The same as UDIVISOR, but starts a signed calculation, rather than unsigned.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_UDIVIDEND.html" title="rp2040_pac::sio::DIV_UDIVIDEND type">DIV_UDIVIDEND</a></td><td class="docblock-short"><p>Divider unsigned dividend<br />
Write to the DIVIDEND operand of the divider, i.e. the p in <code>p / q</code>.<br />
Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.<br />
UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an<br />
unsigned calculation, and the S alias starts a signed calculation.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIV_UDIVISOR.html" title="rp2040_pac::sio::DIV_UDIVISOR type">DIV_UDIVISOR</a></td><td class="docblock-short"><p>Divider unsigned divisor<br />
Write to the DIVISOR operand of the divider, i.e. the q in <code>p / q</code>.<br />
Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.<br />
UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an<br />
unsigned calculation, and the S alias starts a signed calculation.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.FIFO_RD.html" title="rp2040_pac::sio::FIFO_RD type">FIFO_RD</a></td><td class="docblock-short"><p>Read access to this core's RX FIFO</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.FIFO_ST.html" title="rp2040_pac::sio::FIFO_ST type">FIFO_ST</a></td><td class="docblock-short"><p>Status register for inter-core FIFOs (mailboxes).<br />
There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.<br />
Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).<br />
Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).<br />
The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.FIFO_WR.html" title="rp2040_pac::sio::FIFO_WR type">FIFO_WR</a></td><td class="docblock-short"><p>Write access to this core's TX FIFO</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_IN.html" title="rp2040_pac::sio::GPIO_HI_IN type">GPIO_HI_IN</a></td><td class="docblock-short"><p>Input value for QSPI pins</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OE.html" title="rp2040_pac::sio::GPIO_HI_OE type">GPIO_HI_OE</a></td><td class="docblock-short"><p>QSPI output enable</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OE_CLR.html" title="rp2040_pac::sio::GPIO_HI_OE_CLR type">GPIO_HI_OE_CLR</a></td><td class="docblock-short"><p>QSPI output enable clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OE_SET.html" title="rp2040_pac::sio::GPIO_HI_OE_SET type">GPIO_HI_OE_SET</a></td><td class="docblock-short"><p>QSPI output enable set</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OE_XOR.html" title="rp2040_pac::sio::GPIO_HI_OE_XOR type">GPIO_HI_OE_XOR</a></td><td class="docblock-short"><p>QSPI output enable XOR</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OUT.html" title="rp2040_pac::sio::GPIO_HI_OUT type">GPIO_HI_OUT</a></td><td class="docblock-short"><p>QSPI output value</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OUT_CLR.html" title="rp2040_pac::sio::GPIO_HI_OUT_CLR type">GPIO_HI_OUT_CLR</a></td><td class="docblock-short"><p>QSPI output value clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OUT_SET.html" title="rp2040_pac::sio::GPIO_HI_OUT_SET type">GPIO_HI_OUT_SET</a></td><td class="docblock-short"><p>QSPI output value set</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_HI_OUT_XOR.html" title="rp2040_pac::sio::GPIO_HI_OUT_XOR type">GPIO_HI_OUT_XOR</a></td><td class="docblock-short"><p>QSPI output value XOR</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_IN.html" title="rp2040_pac::sio::GPIO_IN type">GPIO_IN</a></td><td class="docblock-short"><p>Input value for GPIO pins</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OE.html" title="rp2040_pac::sio::GPIO_OE type">GPIO_OE</a></td><td class="docblock-short"><p>GPIO output enable</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OE_CLR.html" title="rp2040_pac::sio::GPIO_OE_CLR type">GPIO_OE_CLR</a></td><td class="docblock-short"><p>GPIO output enable clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OE_SET.html" title="rp2040_pac::sio::GPIO_OE_SET type">GPIO_OE_SET</a></td><td class="docblock-short"><p>GPIO output enable set</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OE_XOR.html" title="rp2040_pac::sio::GPIO_OE_XOR type">GPIO_OE_XOR</a></td><td class="docblock-short"><p>GPIO output enable XOR</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OUT.html" title="rp2040_pac::sio::GPIO_OUT type">GPIO_OUT</a></td><td class="docblock-short"><p>GPIO output value</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OUT_CLR.html" title="rp2040_pac::sio::GPIO_OUT_CLR type">GPIO_OUT_CLR</a></td><td class="docblock-short"><p>GPIO output value clear</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OUT_SET.html" title="rp2040_pac::sio::GPIO_OUT_SET type">GPIO_OUT_SET</a></td><td class="docblock-short"><p>GPIO output value set</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.GPIO_OUT_XOR.html" title="rp2040_pac::sio::GPIO_OUT_XOR type">GPIO_OUT_XOR</a></td><td class="docblock-short"><p>GPIO output value XOR</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_ACCUM0.html" title="rp2040_pac::sio::INTERP0_ACCUM0 type">INTERP0_ACCUM0</a></td><td class="docblock-short"><p>Read/write access to accumulator 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_ACCUM0_ADD.html" title="rp2040_pac::sio::INTERP0_ACCUM0_ADD type">INTERP0_ACCUM0_ADD</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM0<br />
Reading yields lane 0's raw shift and mask value (BASE0 not added).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_ACCUM1.html" title="rp2040_pac::sio::INTERP0_ACCUM1 type">INTERP0_ACCUM1</a></td><td class="docblock-short"><p>Read/write access to accumulator 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_ACCUM1_ADD.html" title="rp2040_pac::sio::INTERP0_ACCUM1_ADD type">INTERP0_ACCUM1_ADD</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM1<br />
Reading yields lane 1's raw shift and mask value (BASE1 not added).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_BASE0.html" title="rp2040_pac::sio::INTERP0_BASE0 type">INTERP0_BASE0</a></td><td class="docblock-short"><p>Read/write access to BASE0 register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_BASE1.html" title="rp2040_pac::sio::INTERP0_BASE1 type">INTERP0_BASE1</a></td><td class="docblock-short"><p>Read/write access to BASE1 register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_BASE2.html" title="rp2040_pac::sio::INTERP0_BASE2 type">INTERP0_BASE2</a></td><td class="docblock-short"><p>Read/write access to BASE2 register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_BASE_1AND0.html" title="rp2040_pac::sio::INTERP0_BASE_1AND0 type">INTERP0_BASE_1AND0</a></td><td class="docblock-short"><p>On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane's SIGNED flag is set.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_CTRL_LANE0.html" title="rp2040_pac::sio::INTERP0_CTRL_LANE0 type">INTERP0_CTRL_LANE0</a></td><td class="docblock-short"><p>Control register for lane 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_CTRL_LANE1.html" title="rp2040_pac::sio::INTERP0_CTRL_LANE1 type">INTERP0_CTRL_LANE1</a></td><td class="docblock-short"><p>Control register for lane 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_PEEK_FULL.html" title="rp2040_pac::sio::INTERP0_PEEK_FULL type">INTERP0_PEEK_FULL</a></td><td class="docblock-short"><p>Read FULL result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_PEEK_LANE0.html" title="rp2040_pac::sio::INTERP0_PEEK_LANE0 type">INTERP0_PEEK_LANE0</a></td><td class="docblock-short"><p>Read LANE0 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_PEEK_LANE1.html" title="rp2040_pac::sio::INTERP0_PEEK_LANE1 type">INTERP0_PEEK_LANE1</a></td><td class="docblock-short"><p>Read LANE1 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_POP_FULL.html" title="rp2040_pac::sio::INTERP0_POP_FULL type">INTERP0_POP_FULL</a></td><td class="docblock-short"><p>Read FULL result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_POP_LANE0.html" title="rp2040_pac::sio::INTERP0_POP_LANE0 type">INTERP0_POP_LANE0</a></td><td class="docblock-short"><p>Read LANE0 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP0_POP_LANE1.html" title="rp2040_pac::sio::INTERP0_POP_LANE1 type">INTERP0_POP_LANE1</a></td><td class="docblock-short"><p>Read LANE1 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_ACCUM0.html" title="rp2040_pac::sio::INTERP1_ACCUM0 type">INTERP1_ACCUM0</a></td><td class="docblock-short"><p>Read/write access to accumulator 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_ACCUM0_ADD.html" title="rp2040_pac::sio::INTERP1_ACCUM0_ADD type">INTERP1_ACCUM0_ADD</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM0<br />
Reading yields lane 0's raw shift and mask value (BASE0 not added).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_ACCUM1.html" title="rp2040_pac::sio::INTERP1_ACCUM1 type">INTERP1_ACCUM1</a></td><td class="docblock-short"><p>Read/write access to accumulator 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_ACCUM1_ADD.html" title="rp2040_pac::sio::INTERP1_ACCUM1_ADD type">INTERP1_ACCUM1_ADD</a></td><td class="docblock-short"><p>Values written here are atomically added to ACCUM1<br />
Reading yields lane 1's raw shift and mask value (BASE1 not added).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_BASE0.html" title="rp2040_pac::sio::INTERP1_BASE0 type">INTERP1_BASE0</a></td><td class="docblock-short"><p>Read/write access to BASE0 register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_BASE1.html" title="rp2040_pac::sio::INTERP1_BASE1 type">INTERP1_BASE1</a></td><td class="docblock-short"><p>Read/write access to BASE1 register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_BASE2.html" title="rp2040_pac::sio::INTERP1_BASE2 type">INTERP1_BASE2</a></td><td class="docblock-short"><p>Read/write access to BASE2 register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_BASE_1AND0.html" title="rp2040_pac::sio::INTERP1_BASE_1AND0 type">INTERP1_BASE_1AND0</a></td><td class="docblock-short"><p>On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane's SIGNED flag is set.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_CTRL_LANE0.html" title="rp2040_pac::sio::INTERP1_CTRL_LANE0 type">INTERP1_CTRL_LANE0</a></td><td class="docblock-short"><p>Control register for lane 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_CTRL_LANE1.html" title="rp2040_pac::sio::INTERP1_CTRL_LANE1 type">INTERP1_CTRL_LANE1</a></td><td class="docblock-short"><p>Control register for lane 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_PEEK_FULL.html" title="rp2040_pac::sio::INTERP1_PEEK_FULL type">INTERP1_PEEK_FULL</a></td><td class="docblock-short"><p>Read FULL result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_PEEK_LANE0.html" title="rp2040_pac::sio::INTERP1_PEEK_LANE0 type">INTERP1_PEEK_LANE0</a></td><td class="docblock-short"><p>Read LANE0 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_PEEK_LANE1.html" title="rp2040_pac::sio::INTERP1_PEEK_LANE1 type">INTERP1_PEEK_LANE1</a></td><td class="docblock-short"><p>Read LANE1 result, without altering any internal state (PEEK).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_POP_FULL.html" title="rp2040_pac::sio::INTERP1_POP_FULL type">INTERP1_POP_FULL</a></td><td class="docblock-short"><p>Read FULL result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_POP_LANE0.html" title="rp2040_pac::sio::INTERP1_POP_LANE0 type">INTERP1_POP_LANE0</a></td><td class="docblock-short"><p>Read LANE0 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTERP1_POP_LANE1.html" title="rp2040_pac::sio::INTERP1_POP_LANE1 type">INTERP1_POP_LANE1</a></td><td class="docblock-short"><p>Read LANE1 result, and simultaneously write lane results to both accumulators (POP).</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK0.html" title="rp2040_pac::sio::SPINLOCK0 type">SPINLOCK0</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK1.html" title="rp2040_pac::sio::SPINLOCK1 type">SPINLOCK1</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK2.html" title="rp2040_pac::sio::SPINLOCK2 type">SPINLOCK2</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK3.html" title="rp2040_pac::sio::SPINLOCK3 type">SPINLOCK3</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK4.html" title="rp2040_pac::sio::SPINLOCK4 type">SPINLOCK4</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK5.html" title="rp2040_pac::sio::SPINLOCK5 type">SPINLOCK5</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK6.html" title="rp2040_pac::sio::SPINLOCK6 type">SPINLOCK6</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK7.html" title="rp2040_pac::sio::SPINLOCK7 type">SPINLOCK7</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK8.html" title="rp2040_pac::sio::SPINLOCK8 type">SPINLOCK8</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK9.html" title="rp2040_pac::sio::SPINLOCK9 type">SPINLOCK9</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK10.html" title="rp2040_pac::sio::SPINLOCK10 type">SPINLOCK10</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK11.html" title="rp2040_pac::sio::SPINLOCK11 type">SPINLOCK11</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK12.html" title="rp2040_pac::sio::SPINLOCK12 type">SPINLOCK12</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK13.html" title="rp2040_pac::sio::SPINLOCK13 type">SPINLOCK13</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK14.html" title="rp2040_pac::sio::SPINLOCK14 type">SPINLOCK14</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK15.html" title="rp2040_pac::sio::SPINLOCK15 type">SPINLOCK15</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK16.html" title="rp2040_pac::sio::SPINLOCK16 type">SPINLOCK16</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK17.html" title="rp2040_pac::sio::SPINLOCK17 type">SPINLOCK17</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK18.html" title="rp2040_pac::sio::SPINLOCK18 type">SPINLOCK18</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK19.html" title="rp2040_pac::sio::SPINLOCK19 type">SPINLOCK19</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK20.html" title="rp2040_pac::sio::SPINLOCK20 type">SPINLOCK20</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK21.html" title="rp2040_pac::sio::SPINLOCK21 type">SPINLOCK21</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK22.html" title="rp2040_pac::sio::SPINLOCK22 type">SPINLOCK22</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK23.html" title="rp2040_pac::sio::SPINLOCK23 type">SPINLOCK23</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK24.html" title="rp2040_pac::sio::SPINLOCK24 type">SPINLOCK24</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK25.html" title="rp2040_pac::sio::SPINLOCK25 type">SPINLOCK25</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK26.html" title="rp2040_pac::sio::SPINLOCK26 type">SPINLOCK26</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK27.html" title="rp2040_pac::sio::SPINLOCK27 type">SPINLOCK27</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK28.html" title="rp2040_pac::sio::SPINLOCK28 type">SPINLOCK28</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK29.html" title="rp2040_pac::sio::SPINLOCK29 type">SPINLOCK29</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK30.html" title="rp2040_pac::sio::SPINLOCK30 type">SPINLOCK30</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK31.html" title="rp2040_pac::sio::SPINLOCK31 type">SPINLOCK31</a></td><td class="docblock-short"><p>Reading from a spinlock address will:</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SPINLOCK_ST.html" title="rp2040_pac::sio::SPINLOCK_ST type">SPINLOCK_ST</a></td><td class="docblock-short"><p>Spinlock state<br />
A bitmap containing the state of all 32 spinlocks (1=locked).<br />
Mainly intended for debugging.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "rp2040_pac";</script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>