INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ankur' on host 'ankur-Legion-5-15ACH6' (Linux_x86_64 version 6.8.0-47-generic) on Mon Oct 28 16:23:20 IST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ankur/Desktop/IDEX_work/ADAPTIVE_FILTER_IP/NLMS_IP'
Sourcing Tcl script '/home/ankur/Desktop/IDEX_work/ADAPTIVE_FILTER_IP/NLMS_IP/nlms_filter/output/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/ankur/Desktop/IDEX_work/ADAPTIVE_FILTER_IP/NLMS_IP/nlms_filter/output/csynth.tcl
INFO: [HLS 200-1510] Running: open_project nlms_filter 
INFO: [HLS 200-10] Opening project '/home/ankur/Desktop/IDEX_work/ADAPTIVE_FILTER_IP/NLMS_IP/nlms_filter'.
INFO: [HLS 200-1510] Running: set_top nlms_top 
INFO: [HLS 200-1510] Running: add_files nlms_filter/top.cpp 
INFO: [HLS 200-10] Adding design file 'nlms_filter/top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files nlms_filter/top.hpp 
INFO: [HLS 200-10] Adding design file 'nlms_filter/top.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb nlms_filter/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'nlms_filter/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution output -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/ankur/Desktop/IDEX_work/ADAPTIVE_FILTER_IP/NLMS_IP/nlms_filter/output'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7s50-ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: set_directive_dependence -type inter -dependent false nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.15 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.05 seconds; current allocated memory: 462.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.16 seconds; current allocated memory: 462.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.016 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.398 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'nlms_outer_loop' (nlms_filter/top.cpp:59:26) in function 'nlms_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 484.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nlms_outer_loop_nlms_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 103, loop 'nlms_outer_loop_nlms_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 484.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 484.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nlms_top' pipeline 'nlms_outer_loop_nlms_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'nlms_top' is 8497 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 484.398 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 485.016 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 489.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nlms_top.
INFO: [VLOG 209-307] Generating Verilog RTL for nlms_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.34 seconds. CPU system time: 1.19 seconds. Elapsed time: 7.79 seconds; current allocated memory: -1006.668 MB.
INFO: [HLS 200-112] Total CPU user time: 9.69 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 9.81 seconds; peak allocated memory: 1.461 GB.
