<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: snb.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">snb.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::snb{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> snb : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        AGU_BYPASS_CANCEL = 0xb6, <span class="comment">// Number of executed load operations with all the following traits: 1. addressing of the format [base + offset]</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        AGU_BYPASS_CANCEL__MASK__SNB_AGU_BYPASS_CANCEL__COUNT = 0x100, <span class="comment">// This event counts executed load operations</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        ARITH = 0x14, <span class="comment">// Counts arithmetic multiply operations</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        ARITH__MASK__SNB_ARITH__FPU_DIV_ACTIVE = 0x100, <span class="comment">// Cycles that the divider is active</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        ARITH__MASK__SNB_ARITH__FPU_DIV = 0x100 | INTEL_X86_MOD_EDGE | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles the divider is activated</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        BACLEARS = 0xe6, <span class="comment">// Branch re-steered</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        BACLEARS__MASK__SNB_BACLEARS__ANY = 0x1f00, <span class="comment">// Counts the number of times the front end is re-steered</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        BR_INST_EXEC = 0x88, <span class="comment">// Branch instructions executed</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__NONTAKEN_COND = 0x4100, <span class="comment">// All macro conditional non-taken branch instructions</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__TAKEN_COND = 0x8100, <span class="comment">// All macro conditional taken branch instructions</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__TAKEN_DIRECT_JUMP = 0x8200, <span class="comment">// All macro unconditional taken branch instructions</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__TAKEN_INDIRECT_JUMP_NON_CALL_RET = 0x8400, <span class="comment">// All taken indirect branches that are not calls nor returns</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__TAKEN_RETURN_NEAR = 0x8800, <span class="comment">// All taken indirect branches that have a return mnemonic</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__TAKEN_DIRECT_NEAR_CALL = 0x9000, <span class="comment">// All taken non-indirect calls</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__TAKEN_INDIRECT_NEAR_CALL = 0xa000, <span class="comment">// All taken indirect calls</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ALL_BRANCHES = 0xff00, <span class="comment">// All near executed branches instructions (not necessarily retired)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ALL_CONDITIONAL = 0xc100, <span class="comment">// All macro conditional branch instructions</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ANY_COND = 0xc100, <span class="comment">// All macro conditional branch instructions</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ANY_INDIRECT_JUMP_NON_CALL_RET = 0xc400, <span class="comment">// All indirect branches that are not calls nor returns</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ANY_DIRECT_NEAR_CALL = 0xd000, <span class="comment">// All non-indirect calls</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ALL_DIRECT_JMP = 0xc200, <span class="comment">// Speculative and retired macro-unconditional branches excluding calls and indirects</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        BR_INST_EXEC__MASK__SNB_BR_INST_EXEC__ALL_INDIRECT_NEAR_RETURN = 0xc800, <span class="comment">// Speculative and retired indirect return branches</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__ALL_BRANCHES = 0x400, <span class="comment">// All taken and not taken macro branches including far branches (Precise Event)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__CONDITIONAL = 0x100, <span class="comment">// All taken and not taken macro conditional branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__FAR_BRANCH = 0x4000, <span class="comment">// Number of far branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__NEAR_CALL = 0x200, <span class="comment">// All macro direct and indirect near calls</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__NEAR_RETURN = 0x800, <span class="comment">// Number of near ret instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__NEAR_TAKEN = 0x2000, <span class="comment">// Number of near branch taken instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        BR_INST_RETIRED__MASK__SNB_BR_INST_RETIRED__NOT_TAKEN = 0x1000, <span class="comment">// All not taken macro branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        BR_MISP_EXEC = 0x89, <span class="comment">// Mispredicted branches executed</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__NONTAKEN_COND = 0x4100, <span class="comment">// All non-taken mispredicted macro conditional branch instructions</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__TAKEN_COND = 0x8100, <span class="comment">// All taken mispredicted macro conditional branch instructions</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__TAKEN_INDIRECT_JUMP_NON_CALL_RET = 0x8400, <span class="comment">// All taken mispredicted indirect branches that are not calls nor returns</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__TAKEN_RETURN_NEAR = 0x8800, <span class="comment">// All taken mispredicted indirect branches that have a return mnemonic</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__TAKEN_DIRECT_NEAR_CALL = 0x9000, <span class="comment">// All taken mispredicted non-indirect calls</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__TAKEN_INDIRECT_NEAR_CALL = 0xa000, <span class="comment">// All taken mispredicted indirect calls</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__ANY_COND = 0xc100, <span class="comment">// All mispredicted macro conditional branch instructions</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__ANY_DIRECT_NEAR_CALL = 0xd000, <span class="comment">// All mispredicted non-indirect calls</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__ANY_INDIRECT_JUMP_NON_CALL_RET = 0xc400, <span class="comment">// All mispredicted indirect branches that are not calls nor returns</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        BR_MISP_EXEC__MASK__SNB_BR_MISP_EXEC__ALL_BRANCHES = 0xff00, <span class="comment">// All mispredicted branch instructions</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        BR_MISP_RETIRED = 0xc5, <span class="comment">// Mispredicted retired branches</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        BR_MISP_RETIRED__MASK__SNB_BR_MISP_RETIRED__ALL_BRANCHES = 0x400, <span class="comment">// All mispredicted macro branches (Precise Event)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        BR_MISP_RETIRED__MASK__SNB_BR_MISP_RETIRED__CONDITIONAL = 0x100, <span class="comment">// All mispredicted macro conditional branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        BR_MISP_RETIRED__MASK__SNB_BR_MISP_RETIRED__NEAR_CALL = 0x200, <span class="comment">// All macro direct and indirect near calls (Precise Event)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        BR_MISP_RETIRED__MASK__SNB_BR_MISP_RETIRED__NOT_TAKEN = 0x1000, <span class="comment">// Number of branch instructions retired that were mispredicted and not-taken (Precise Event)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        BR_MISP_RETIRED__MASK__SNB_BR_MISP_RETIRED__TAKEN = 0x2000, <span class="comment">// Number of branch instructions retired that were mispredicted and taken (Precise Event)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Count branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Count mispredicted branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        LOCK_CYCLES = 0x63, <span class="comment">// Locked cycles in L1D and L2</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        LOCK_CYCLES__MASK__SNB_LOCK_CYCLES__SPLIT_LOCK_UC_LOCK_DURATION = 0x100, <span class="comment">// Cycles in which the L1D and L2 are locked</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        LOCK_CYCLES__MASK__SNB_LOCK_CYCLES__CACHE_LOCK_DURATION = 0x200, <span class="comment">// Cycles in which the L1D is locked</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        CPL_CYCLES = 0x5c, <span class="comment">// Unhalted core cycles at a specific ring level</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        CPL_CYCLES__MASK__SNB_CPL_CYCLES__RING0 = 0x100, <span class="comment">// Unhalted core cycles the thread was in ring 0</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        CPL_CYCLES__MASK__SNB_CPL_CYCLES__RING0_TRANS = 0x100 | INTEL_X86_MOD_EDGE | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Transitions from rings 1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        CPL_CYCLES__MASK__SNB_CPL_CYCLES__RING123 = 0x200, <span class="comment">// Unhalted core cycles the thread was in rings 1</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Cycles when processor is not in halted state</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        CPU_CLK_UNHALTED__MASK__SNB_CPU_CLK_UNHALTED__REF_P = 0x100, <span class="comment">// Cycles when the core is unhalted (count at 100 Mhz)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        CPU_CLK_UNHALTED__MASK__SNB_CPU_CLK_UNHALTED__REF_XCLK = 0x100, <span class="comment">// Count Xclk pulses (100Mhz) when the core is unhalted</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        CPU_CLK_UNHALTED__MASK__SNB_CPU_CLK_UNHALTED__REF_XCLK_ANY = 0x100 | INTEL_X86_MOD_ANY, <span class="comment">// Count Xclk pulses (100Mhz) when the at least one thread on the physical core is unhalted</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        CPU_CLK_UNHALTED__MASK__SNB_CPU_CLK_UNHALTED__THREAD_P = 0x0, <span class="comment">// Cycles when thread is not halted</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        CPU_CLK_UNHALTED__MASK__SNB_CPU_CLK_UNHALTED__ONE_THREAD_ACTIVE = 0x200, <span class="comment">// Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        DSB2MITE_SWITCHES = 0xab, <span class="comment">// Number of DSB to MITE switches</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        DSB2MITE_SWITCHES__MASK__SNB_DSB2MITE_SWITCHES__COUNT = 0x100, <span class="comment">// Number of DSB to MITE switches</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        DSB2MITE_SWITCHES__MASK__SNB_DSB2MITE_SWITCHES__PENALTY_CYCLES = 0x200, <span class="comment">// Cycles SB to MITE switches caused delay</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        DSB_FILL = 0xac, <span class="comment">// DSB fills</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        DSB_FILL__MASK__SNB_DSB_FILL__ALL_CANCEL = 0xa00, <span class="comment">// Number of times a valid DSB fill has been cancelled for any reason</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        DSB_FILL__MASK__SNB_DSB_FILL__EXCEED_DSB_LINES = 0x800, <span class="comment">// DSB Fill encountered &gt; 3 DSB lines</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        DSB_FILL__MASK__SNB_DSB_FILL__OTHER_CANCEL = 0x200, <span class="comment">// Number of times a valid DSB fill has been cancelled not because of exceeding way limit</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        DTLB_LOAD_MISSES = 0x8, <span class="comment">// Data TLB load misses</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        DTLB_LOAD_MISSES__MASK__SNB_DTLB_LOAD_MISSES__MISS_CAUSES_A_WALK = 0x100, <span class="comment">// Demand load miss in all TLB levels which causes an page walk of any page size</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        DTLB_LOAD_MISSES__MASK__SNB_DTLB_LOAD_MISSES__CAUSES_A_WALK = 0x100, <span class="comment">// Demand load miss in all TLB levels which causes an page walk of any page size</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        DTLB_LOAD_MISSES__MASK__SNB_DTLB_LOAD_MISSES__STLB_HIT = 0x1000, <span class="comment">// Number of DTLB lookups for loads which missed first level DTLB but hit second level DTLB (STLB); No page walk.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        DTLB_LOAD_MISSES__MASK__SNB_DTLB_LOAD_MISSES__WALK_COMPLETED = 0x200, <span class="comment">// Demand load miss in all TLB levels which causes a page walk that completes for any page size</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        DTLB_LOAD_MISSES__MASK__SNB_DTLB_LOAD_MISSES__WALK_DURATION = 0x400, <span class="comment">// Cycles PMH is busy with a walk</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        DTLB_STORE_MISSES = 0x49, <span class="comment">// Data TLB store misses</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        DTLB_STORE_MISSES__MASK__SNB_DTLB_STORE_MISSES__MISS_CAUSES_A_WALK = 0x100, <span class="comment">// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        DTLB_STORE_MISSES__MASK__SNB_DTLB_STORE_MISSES__CAUSES_A_WALK = 0x100, <span class="comment">// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        DTLB_STORE_MISSES__MASK__SNB_DTLB_STORE_MISSES__STLB_HIT = 0x1000, <span class="comment">// First level miss but second level hit; no page walk. Only relevant if multiple levels</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        DTLB_STORE_MISSES__MASK__SNB_DTLB_STORE_MISSES__WALK_COMPLETED = 0x200, <span class="comment">// Miss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        DTLB_STORE_MISSES__MASK__SNB_DTLB_STORE_MISSES__WALK_DURATION = 0x400, <span class="comment">// Cycles PMH is busy with this walk</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        FP_ASSIST = 0xca, <span class="comment">// X87 Floating point assists</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        FP_ASSIST__MASK__SNB_FP_ASSIST__ANY = 0x1e00 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with any input/output SSE or FP assists</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        FP_ASSIST__MASK__SNB_FP_ASSIST__SIMD_INPUT = 0x1000, <span class="comment">// Number of SIMD FP assists due to input values</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        FP_ASSIST__MASK__SNB_FP_ASSIST__SIMD_OUTPUT = 0x800, <span class="comment">// Number of SIMD FP assists due to output values</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        FP_ASSIST__MASK__SNB_FP_ASSIST__X87_INPUT = 0x400, <span class="comment">// Number of X87 assists due to input value</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        FP_ASSIST__MASK__SNB_FP_ASSIST__X87_OUTPUT = 0x200, <span class="comment">// Number of X87 assists due to output value</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        FP_ASSIST__MASK__SNB_FP_ASSIST__ALL = 0x1e00 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with any input and output SSE or FP assist</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        FP_COMP_OPS_EXE = 0x10, <span class="comment">// Counts number of floating point events</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        FP_COMP_OPS_EXE__MASK__SNB_FP_COMP_OPS_EXE__X87 = 0x100, <span class="comment">// Number of X87 uops executed</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        FP_COMP_OPS_EXE__MASK__SNB_FP_COMP_OPS_EXE__SSE_FP_PACKED_DOUBLE = 0x1000, <span class="comment">// Number of SSE double precision FP packed uops executed</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        FP_COMP_OPS_EXE__MASK__SNB_FP_COMP_OPS_EXE__SSE_FP_SCALAR_SINGLE = 0x2000, <span class="comment">// Number of SSE single precision FP scalar uops executed</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        FP_COMP_OPS_EXE__MASK__SNB_FP_COMP_OPS_EXE__SSE_PACKED_SINGLE = 0x4000, <span class="comment">// Number of SSE single precision FP packed uops executed</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        FP_COMP_OPS_EXE__MASK__SNB_FP_COMP_OPS_EXE__SSE_SCALAR_DOUBLE = 0x8000, <span class="comment">// Number of SSE double precision FP scalar uops executed</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        HW_PRE_REQ = 0x4e, <span class="comment">// Hardware prefetch requests</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        HW_PRE_REQ__MASK__SNB_HW_PRE_REQ__L1D_MISS = 0x200, <span class="comment">// Hardware prefetch requests that misses the L1D cache. A request is counted each time it accesses the cache and misses it</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        ICACHE = 0x80, <span class="comment">// Instruction Cache accesses</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        ICACHE__MASK__SNB_ICACHE__MISSES = 0x200, <span class="comment">// Number of Instruction Cache</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        ICACHE__MASK__SNB_ICACHE__HIT = 0x100, <span class="comment">// Number of Instruction Cache</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        IDQ = 0x79, <span class="comment">// IDQ operations</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        IDQ__MASK__SNB_IDQ__EMPTY = 0x200, <span class="comment">// Cycles IDQ is empty</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        IDQ__MASK__SNB_IDQ__MITE_UOPS = 0x400, <span class="comment">// Number of uops delivered to IDQ from MITE path</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        IDQ__MASK__SNB_IDQ__DSB_UOPS = 0x800, <span class="comment">// Number of uops delivered to IDQ from DSB path</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        IDQ__MASK__SNB_IDQ__MS_DSB_UOPS = 0x1000, <span class="comment">// Number of uops delivered to IDQ when MS busy by DSB</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        IDQ__MASK__SNB_IDQ__MS_MITE_UOPS = 0x2000, <span class="comment">// Number of uops delivered to IDQ when MS busy by MITE</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        IDQ__MASK__SNB_IDQ__MS_UOPS = 0x3000, <span class="comment">// Number of uops were delivered to IDQ from MS by either DSB or MITE</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        IDQ__MASK__SNB_IDQ__MITE_UOPS_CYCLES = 0x400 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where uops are delivered to IDQ from MITE (MITE active)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        IDQ__MASK__SNB_IDQ__MS_SWITCHES = 0x3000 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS_Busy</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        IDQ__MASK__SNB_IDQ__DSB_UOPS_CYCLES = 0x800 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where uops are delivered to IDQ from DSB (DSB active)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        IDQ__MASK__SNB_IDQ__MS_DSB_UOPS_CYCLES = 0x1000 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where uops delivered to IDQ when MS busy by DSB</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        IDQ__MASK__SNB_IDQ__MS_MITE_UOPS_CYCLES = 0x2000 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where uops delivered to IDQ when MS busy by MITE</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        IDQ__MASK__SNB_IDQ__MS_UOPS_CYCLES = 0x3000 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where uops delivered to IDQ from MS by either BSD or MITE</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        IDQ__MASK__SNB_IDQ__ALL_DSB_UOPS = 0x1800, <span class="comment">// Number of uops deliver from either DSB paths</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        IDQ__MASK__SNB_IDQ__ALL_DSB_CYCLES = 0x1800 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles MITE/MS deliver anything</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        IDQ__MASK__SNB_IDQ__ALL_DSB_CYCLES_4_UOPS = 0x1800 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Decode Stream Buffer (DSB) is delivering 4 Uops</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        IDQ__MASK__SNB_IDQ__ALL_MITE_UOPS = 0x2400, <span class="comment">// Number of uops delivered from either MITE paths</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        IDQ__MASK__SNB_IDQ__ALL_MITE_CYCLES = 0x2400 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles DSB/MS deliver anything</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        IDQ__MASK__SNB_IDQ__ALL_MITE_CYCLES_4_UOPS = 0x2400 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles MITE is delivering 4 Uops</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        IDQ__MASK__SNB_IDQ__ANY_UOPS = 0x3c00, <span class="comment">// Number of uops delivered to IDQ from any path</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        IDQ__MASK__SNB_IDQ__MS_DSB_UOPS_OCCUR = 0x1000 | INTEL_X86_MOD_EDGE | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Occurrences of DSB MS going active</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        IDQ_UOPS_NOT_DELIVERED = 0x9c, <span class="comment">// Uops not delivered</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CORE = 0x100, <span class="comment">// Number of non-delivered uops to RAT (use cmask to qualify further)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CYCLES_0_UOPS_DELIV_CORE = 0x100 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles per thread when 4 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CYCLES_GE_1_UOP_DELIV_CORE = 0x100 | (4 &lt;&lt; INTEL_X86_CMASK_BIT) | INTEL_X86_MOD_INV, <span class="comment">// Cycles per thread when 1 or more uops are delivered to the Resource Allocation Table (RAT) by the front end</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CYCLES_LE_1_UOP_DELIV_CORE = 0x100 | (3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles per thread when 3 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CYCLES_LE_2_UOP_DELIV_CORE = 0x100 | (2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with less than 2 uops delivered by the front end</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CYCLES_LE_3_UOP_DELIV_CORE = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with less than 3 uops delivered by the front end</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__SNB_IDQ_UOPS_NOT_DELIVERED__CYCLES_FE_WAS_OK = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Front-End (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling FE</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        ILD_STALL = 0x87, <span class="comment">// Instruction Length Decoder stalls</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        ILD_STALL__MASK__SNB_ILD_STALL__LCP = 0x100, <span class="comment">// Stall caused by changing prefix length of the instruction</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        ILD_STALL__MASK__SNB_ILD_STALL__IQ_FULL = 0x400, <span class="comment">// Stall cycles due to IQ full</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        INSTS_WRITTEN_TO_IQ = 0x17, <span class="comment">// Instructions written to IQ</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        INSTS_WRITTEN_TO_IQ__MASK__SNB_INSTS_WRITTEN_TO_IQ__INSTS = 0x100, <span class="comment">// Number of instructions written to IQ every cycle</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        INST_RETIRED__MASK__SNB_INST_RETIRED__ANY_P = 0x0, <span class="comment">// Number of instructions retired</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        INST_RETIRED__MASK__SNB_INST_RETIRED__PREC_DIST = 0x100, <span class="comment">// Precise instruction retired event to reduce effect of PEBS shadow IP distribution (Precise Event)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Number of instructions at retirement</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        INT_MISC = 0xd, <span class="comment">// Miscellaneous internals</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        INT_MISC__MASK__SNB_INT_MISC__RAT_STALL_CYCLES = 0x4000, <span class="comment">// Cycles RAT external stall is sent to IDQ for this thread</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        INT_MISC__MASK__SNB_INT_MISC__RECOVERY_CYCLES = 0x300 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles waiting to be recovered after Machine Clears due to all other cases except JEClear</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        INT_MISC__MASK__SNB_INT_MISC__RECOVERY_STALLS_COUNT = 0x300 | INTEL_X86_MOD_EDGE | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of times need to wait after Machine Clears due to all other cases except JEClear</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        INT_MISC__MASK__SNB_INT_MISC__RECOVERY_CYCLES_ANY = 0x300 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | INTEL_X86_MOD_ANY, <span class="comment">// Cycles during which the allocator was stalled due to recovery from earlier clear event for any thread (e.g. misprediction or memory nuke)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        ITLB = 0xae, <span class="comment">// Instruction TLB</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        ITLB__MASK__SNB_ITLB__ITLB_FLUSH = 0x100, <span class="comment">// Number of ITLB flushes</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        ITLB__MASK__SNB_ITLB__FLUSH = 0x100, <span class="comment">// Number of ITLB flushes</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        ITLB_MISSES = 0x85, <span class="comment">// Instruction TLB misses</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        ITLB_MISSES__MASK__SNB_DTLB_STORE_MISSES__MISS_CAUSES_A_WALK = 0x100, <span class="comment">// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        ITLB_MISSES__MASK__SNB_DTLB_STORE_MISSES__CAUSES_A_WALK = 0x100, <span class="comment">// Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        ITLB_MISSES__MASK__SNB_DTLB_STORE_MISSES__STLB_HIT = 0x1000, <span class="comment">// First level miss but second level hit; no page walk. Only relevant if multiple levels</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        ITLB_MISSES__MASK__SNB_DTLB_STORE_MISSES__WALK_COMPLETED = 0x200, <span class="comment">// Miss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        ITLB_MISSES__MASK__SNB_DTLB_STORE_MISSES__WALK_DURATION = 0x400, <span class="comment">// Cycles PMH is busy with this walk</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        L1D = 0x51, <span class="comment">// L1D cache</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        L1D__MASK__SNB_L1D__ALLOCATED_IN_M = 0x200, <span class="comment">// Number of allocations of L1D cache lines in modified (M) state</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        L1D__MASK__SNB_L1D__ALL_M_REPLACEMENT = 0x800, <span class="comment">// Number of cache lines in M-state evicted of L1D due to snoop HITM or dirty line replacement</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        L1D__MASK__SNB_L1D__M_EVICT = 0x400, <span class="comment">// Number of modified lines evicted from L1D due to replacement</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        L1D__MASK__SNB_L1D__REPLACEMENT = 0x100, <span class="comment">// Number of cache lines brought into the L1D cache</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        L1D_BLOCKS = 0xbf, <span class="comment">// L1D is blocking</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        L1D_BLOCKS__MASK__SNB_L1D_BLOCKS__BANK_CONFLICT = 0x500, <span class="comment">// Number of dispatched loads cancelled due to L1D bank conflicts with other load ports</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        L1D_BLOCKS__MASK__SNB_L1D_BLOCKS__BANK_CONFLICT_CYCLES = 0x500 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        L1D_PEND_MISS = 0x48, <span class="comment">// L1D pending misses</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        L1D_PEND_MISS__MASK__SNB_L1D_PEND_MISS__OCCURRENCES = 0x100 | INTEL_X86_MOD_EDGE | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Occurrences of L1D_PEND_MISS going active</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        L1D_PEND_MISS__MASK__SNB_L1D_PEND_MISS__EDGE = 0x100 | INTEL_X86_MOD_EDGE | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Occurrences of L1D_PEND_MISS going active</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        L1D_PEND_MISS__MASK__SNB_L1D_PEND_MISS__PENDING = 0x100, <span class="comment">// Number of L1D load misses outstanding every cycle</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        L1D_PEND_MISS__MASK__SNB_L1D_PEND_MISS__PENDING_CYCLES = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with L1D load misses outstanding</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L1D_PEND_MISS__MASK__SNB_L1D_PEND_MISS__PENDING_CYCLES_ANY = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | INTEL_X86_MOD_ANY, <span class="comment">// Cycles with L1D load misses outstanding from any thread</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        L1D_PEND_MISS__MASK__SNB_L1D_PEND_MISS__FB_FULL = 0x200 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles a demand request was blocked due to Fill Buffer (FB) unavailability</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        L2_L1D_WB_RQSTS = 0x28, <span class="comment">// Writeback requests from L1D to L2</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        L2_L1D_WB_RQSTS__MASK__SNB_L2_L1D_WB_RQSTS__ALL = 0xf00, <span class="comment">// Non rejected writebacks from L1D to L2 cache lines in E state</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        L2_L1D_WB_RQSTS__MASK__SNB_L2_L1D_WB_RQSTS__HIT_E = 0x400, <span class="comment">// Non rejected writebacks from L1D to L2 cache lines in E state</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        L2_L1D_WB_RQSTS__MASK__SNB_L2_L1D_WB_RQSTS__HIT_M = 0x800, <span class="comment">// Non rejected writebacks from L1D to L2 cache lines in M state</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        L2_L1D_WB_RQSTS__MASK__SNB_L2_L1D_WB_RQSTS__HIT_S = 0x200, <span class="comment">// Non rejected writebacks from L1D to L2 cache lines in S state</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        L2_L1D_WB_RQSTS__MASK__SNB_L2_L1D_WB_RQSTS__MISS = 0x100, <span class="comment">// Number of modified lines evicted from L1 and missing L2 (non-rejected WB from DCU)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        L2_LINES_IN = 0xf1, <span class="comment">// L2 lines allocated</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        L2_LINES_IN__MASK__SNB_L2_LINES_IN__ANY = 0x700, <span class="comment">// L2 cache lines filling (counting does not cover rejects)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        L2_LINES_IN__MASK__SNB_L2_LINES_IN__E = 0x400, <span class="comment">// L2 cache lines in E state (counting does not cover rejects)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        L2_LINES_IN__MASK__SNB_L2_LINES_IN__I = 0x100, <span class="comment">// L2 cache lines in I state (counting does not cover rejects)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        L2_LINES_IN__MASK__SNB_L2_LINES_IN__S = 0x200, <span class="comment">// L2 cache lines in S state (counting does not cover rejects)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        L2_LINES_OUT = 0xf2, <span class="comment">// L2 lines evicted</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        L2_LINES_OUT__MASK__SNB_L2_LINES_OUT__DEMAND_CLEAN = 0x100, <span class="comment">// L2 clean line evicted by a demand</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        L2_LINES_OUT__MASK__SNB_L2_LINES_OUT__DEMAND_DIRTY = 0x200, <span class="comment">// L2 dirty line evicted by a demand</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        L2_LINES_OUT__MASK__SNB_L2_LINES_OUT__PREFETCH_CLEAN = 0x400, <span class="comment">// L2 clean line evicted by a prefetch</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        L2_LINES_OUT__MASK__SNB_L2_LINES_OUT__PREFETCH_DIRTY = 0x800, <span class="comment">// L2 dirty line evicted by an MLC Prefetch</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        L2_LINES_OUT__MASK__SNB_L2_LINES_OUT__DIRTY_ANY = 0xa00, <span class="comment">// Any L2 dirty line evicted (does not cover rejects)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        L2_RQSTS = 0x24, <span class="comment">// L2 requests</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__ALL_CODE_RD = 0x3000, <span class="comment">// Any ifetch request to L2 cache</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__CODE_RD_HIT = 0x1000, <span class="comment">// L2 cache hits when fetching instructions</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__CODE_RD_MISS = 0x2000, <span class="comment">// L2 cache misses when fetching instructions</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__ALL_DEMAND_DATA_RD = 0x300, <span class="comment">// Demand  data read requests to L2 cache</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__ALL_DEMAND_RD_HIT = 0x100, <span class="comment">// Demand data read requests that hit L2</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__ALL_PF = 0xc000, <span class="comment">// Any L2 HW prefetch request to L2 cache</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__PF_HIT = 0x4000, <span class="comment">// Requests from the L2 hardware prefetchers that hit L2 cache</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__PF_MISS = 0x8000, <span class="comment">// Requests from the L2 hardware prefetchers that miss L2 cache</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__RFO_ANY = 0xc00, <span class="comment">// Any RFO requests to L2 cache</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__RFO_HITS = 0x400, <span class="comment">// RFO requests that hit L2 cache</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        L2_RQSTS__MASK__SNB_L2_RQSTS__RFO_MISS = 0x800, <span class="comment">// RFO requests that miss L2 cache</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        L2_STORE_LOCK_RQSTS = 0x27, <span class="comment">// L2 store lock requests</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        L2_STORE_LOCK_RQSTS__MASK__SNB_L2_STORE_LOCK_RQSTS__HIT_E = 0x400, <span class="comment">// RFOs that hit cache lines in E state</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        L2_STORE_LOCK_RQSTS__MASK__SNB_L2_STORE_LOCK_RQSTS__MISS = 0x100, <span class="comment">// RFOs that miss cache (I state)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        L2_STORE_LOCK_RQSTS__MASK__SNB_L2_STORE_LOCK_RQSTS__HIT_M = 0x800, <span class="comment">// RFOs that hit cache lines in M state</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        L2_STORE_LOCK_RQSTS__MASK__SNB_L2_STORE_LOCK_RQSTS__ALL = 0xf00, <span class="comment">// RFOs that access cache lines in any state</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        L2_TRANS = 0xf0, <span class="comment">// L2 transactions</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__ALL = 0x8000, <span class="comment">// Transactions accessing MLC pipe</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__CODE_RD = 0x400, <span class="comment">// L2 cache accesses when fetching instructions</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__L1D_WB = 0x1000, <span class="comment">// L1D writebacks that access L2 cache</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__LOAD = 0x100, <span class="comment">// Demand Data Read* requests that access L2 cache</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__L2_FILL = 0x2000, <span class="comment">// L2 fill requests that access L2 cache</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__L2_WB = 0x4000, <span class="comment">// L2 writebacks that access L2 cache</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__ALL_PREFETCH = 0x800, <span class="comment">// L2 or L3 HW prefetches that access L2 cache (including rejects)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        L2_TRANS__MASK__SNB_L2_TRANS__RFO = 0x200, <span class="comment">// RFO requests that access L2 cache</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an alias for L3_LAT_CACHE:MISS</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Alias for LAST_LEVEL_CACHE_MISSES</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for L3_LAT_CACHE:REFERENCE</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Alias for LAST_LEVEL_CACHE_REFERENCES</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        LD_BLOCKS = 0x3, <span class="comment">// Blocking loads</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        LD_BLOCKS__MASK__SNB_LD_BLOCKS__DATA_UNKNOWN = 0x100, <span class="comment">// Blocked loads due to store buffer blocks with unknown data</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        LD_BLOCKS__MASK__SNB_LD_BLOCKS__STORE_FORWARD = 0x200, <span class="comment">// Loads blocked by overlapping with store buffer that cannot be forwarded</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        LD_BLOCKS__MASK__SNB_LD_BLOCKS__NO_SR = 0x800, <span class="comment">// Number of split loads blocked due to resource not available</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        LD_BLOCKS__MASK__SNB_LD_BLOCKS__ALL_BLOCK = 0x1000, <span class="comment">// Number of cases where any load is blocked but has not DCU miss</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        LD_BLOCKS_PARTIAL = 0x7, <span class="comment">// Partial load blocks</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        LD_BLOCKS_PARTIAL__MASK__SNB_LD_BLOCKS_PARTIAL__ADDRESS_ALIAS = 0x100, <span class="comment">// False dependencies in MOB due to partial compare on address</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        LD_BLOCKS_PARTIAL__MASK__SNB_LD_BLOCKS_PARTIAL__ALL_STA_BLOCK = 0x800, <span class="comment">// Number of times that load operations are temporarily blocked because of older stores</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        LOAD_HIT_PRE = 0x4c, <span class="comment">// Load dispatches that hit fill buffer</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        LOAD_HIT_PRE__MASK__SNB_LOAD_HIT_PRE__HW_PF = 0x200, <span class="comment">// Non sw-prefetch load dispatches that hit the fill buffer allocated for HW prefetch</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        LOAD_HIT_PRE__MASK__SNB_LOAD_HIT_PRE__SW_PF = 0x100, <span class="comment">// Non sw-prefetch load dispatches that hit the fill buffer allocated for SW prefetch</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        L3_LAT_CACHE = 0x2e, <span class="comment">// Core-originated cacheable demand requests to L3</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        L3_LAT_CACHE__MASK__SNB_L3_LAT_CACHE__MISS = 0x100, <span class="comment">// Core-originated cacheable demand requests missed L3</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        L3_LAT_CACHE__MASK__SNB_L3_LAT_CACHE__REFERENCE = 0x200, <span class="comment">// Core-originated cacheable demand requests that refer to L3</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Machine clear asserted</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        MACHINE_CLEARS__MASK__SNB_MACHINE_CLEARS__MASKMOV = 0x2000, <span class="comment">// The number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        MACHINE_CLEARS__MASK__SNB_MACHINE_CLEARS__MEMORY_ORDERING = 0x200, <span class="comment">// Number of Memory Ordering Machine Clears detected</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        MACHINE_CLEARS__MASK__SNB_MACHINE_CLEARS__SMC = 0x400, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        MACHINE_CLEARS__MASK__SNB_MACHINE_CLEARS__COUNT = 0x100 | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of machine clears (nukes) of any type</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED = 0xd2, <span class="comment">// L3 hit loads uops retired</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_HIT = 0x200, <span class="comment">// Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Precise Event)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_HITM = 0x400, <span class="comment">// Load had HitM Response from a core on same socket (shared LLC) (Precise Event)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_MISS = 0x100, <span class="comment">// Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (Precise Event)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        MEM_LOAD_UOPS_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_NONE = 0x800, <span class="comment">// Load hit in last-level (L3) cache with no snoop needed (Precise Event)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        MEM_LOAD_LLC_HIT_RETIRED = 0xd2, <span class="comment">// L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        MEM_LOAD_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_HIT = 0x200, <span class="comment">// Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Precise Event)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        MEM_LOAD_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_HITM = 0x400, <span class="comment">// Load had HitM Response from a core on same socket (shared LLC) (Precise Event)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        MEM_LOAD_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_MISS = 0x100, <span class="comment">// Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (Precise Event)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        MEM_LOAD_LLC_HIT_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_HIT_RETIRED__XSNP_NONE = 0x800, <span class="comment">// Load hit in last-level (L3) cache with no snoop needed (Precise Event)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        MEM_LOAD_UOPS_MISC_RETIRED = 0xd4, <span class="comment">// Loads and some non simd split loads uops retired</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        MEM_LOAD_UOPS_MISC_RETIRED__MASK__SNB_MEM_LOAD_UOPS_MISC_RETIRED__LLC_MISS = 0x200, <span class="comment">// Counts load driven L3 misses and some non simd split loads (Precise Event)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        MEM_LOAD_MISC_RETIRED = 0xd4, <span class="comment">// Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        MEM_LOAD_MISC_RETIRED__MASK__SNB_MEM_LOAD_UOPS_MISC_RETIRED__LLC_MISS = 0x200, <span class="comment">// Counts load driven L3 misses and some non simd split loads (Precise Event)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        MEM_LOAD_UOPS_RETIRED = 0xd1, <span class="comment">// Memory loads uops retired</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__HIT_LFB = 0x4000, <span class="comment">// A load missed L1D but hit the Fill Buffer (Precise Event)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L1_HIT = 0x100, <span class="comment">// Load hit in nearest-level (L1D) cache (Precise Event)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L2_HIT = 0x200, <span class="comment">// Load hit in mid-level (L2) cache (Precise Event)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L3_HIT = 0x400, <span class="comment">// Load hit in last-level (L3) cache with no snoop needed (Precise Event)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L3_MISS = 0x2000, <span class="comment">// Retired load uops which data sources were data missed LLC (excluding unknown data source)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        MEM_LOAD_RETIRED = 0xd1, <span class="comment">// Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        MEM_LOAD_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__HIT_LFB = 0x4000, <span class="comment">// A load missed L1D but hit the Fill Buffer (Precise Event)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        MEM_LOAD_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L1_HIT = 0x100, <span class="comment">// Load hit in nearest-level (L1D) cache (Precise Event)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        MEM_LOAD_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L2_HIT = 0x200, <span class="comment">// Load hit in mid-level (L2) cache (Precise Event)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        MEM_LOAD_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L3_HIT = 0x400, <span class="comment">// Load hit in last-level (L3) cache with no snoop needed (Precise Event)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        MEM_LOAD_RETIRED__MASK__SNB_MEM_LOAD_UOPS_RETIRED__L3_MISS = 0x2000, <span class="comment">// Retired load uops which data sources were data missed LLC (excluding unknown data source)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        MEM_TRANS_RETIRED = 0xcd, <span class="comment">// Memory transactions retired</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        MEM_TRANS_RETIRED__MASK__SNB_MEM_TRANS_RETIRED__LATENCY_ABOVE_THRESHOLD = 0x100, <span class="comment">// Memory load instructions retired above programmed clocks</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        MEM_TRANS_RETIRED__MASK__SNB_MEM_TRANS_RETIRED__PRECISE_STORE = 0x200, <span class="comment">// Capture where stores occur</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        MEM_UOPS_RETIRED = 0xd0, <span class="comment">// Memory uops retired</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ALL_LOADS = 0x8100, <span class="comment">// Any retired loads (Precise Event)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ANY_LOADS = 0x8100, <span class="comment">// Any retired loads (Precise Event)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ALL_STORES = 0x8200, <span class="comment">// Any retired stores (Precise Event)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ANY_STORES = 0x8200, <span class="comment">// Any retired stores (Precise Event)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__LOCK_LOADS = 0x2100, <span class="comment">// Locked retired loads (Precise Event)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__LOCK_STORES = 0x2200, <span class="comment">// Locked retired stores (Precise Event)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__SPLIT_LOADS = 0x4100, <span class="comment">// Retired loads causing cacheline splits (Precise Event)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__SPLIT_STORES = 0x4200, <span class="comment">// Retired stores causing cacheline splits (Precise Event)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__STLB_MISS_LOADS = 0x1100, <span class="comment">// STLB misses dues to retired loads (Precise Event)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        MEM_UOPS_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__STLB_MISS_STORES = 0x1200, <span class="comment">// STLB misses dues to retired stores (Precise Event)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        MEM_UOP_RETIRED = 0xd0, <span class="comment">// Memory uops retired (deprecated use MEM_UOPS_RETIRED)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ALL_LOADS = 0x8100, <span class="comment">// Any retired loads (Precise Event)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ANY_LOADS = 0x8100, <span class="comment">// Any retired loads (Precise Event)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ALL_STORES = 0x8200, <span class="comment">// Any retired stores (Precise Event)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__ANY_STORES = 0x8200, <span class="comment">// Any retired stores (Precise Event)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__LOCK_LOADS = 0x2100, <span class="comment">// Locked retired loads (Precise Event)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__LOCK_STORES = 0x2200, <span class="comment">// Locked retired stores (Precise Event)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__SPLIT_LOADS = 0x4100, <span class="comment">// Retired loads causing cacheline splits (Precise Event)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__SPLIT_STORES = 0x4200, <span class="comment">// Retired stores causing cacheline splits (Precise Event)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__STLB_MISS_LOADS = 0x1100, <span class="comment">// STLB misses dues to retired loads (Precise Event)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        MEM_UOP_RETIRED__MASK__SNB_MEM_UOPS_RETIRED__STLB_MISS_STORES = 0x1200, <span class="comment">// STLB misses dues to retired stores (Precise Event)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        MISALIGN_MEM_REF = 0x5, <span class="comment">// Misaligned memory references</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        MISALIGN_MEM_REF__MASK__SNB_MISALIGN_MEM_REF__LOADS = 0x100, <span class="comment">// Speculative cache-line split load uops dispatched to the L1D</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        MISALIGN_MEM_REF__MASK__SNB_MISALIGN_MEM_REF__STORES = 0x200, <span class="comment">// Speculative cache-line split Store-address uops dispatched to L1D</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        OFFCORE_REQUESTS = 0xb0, <span class="comment">// Offcore requests</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        OFFCORE_REQUESTS__MASK__SNB_OFFCORE_REQUESTS__ALL_DATA_RD = 0x800, <span class="comment">// Demand and prefetch read requests sent to uncore</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        OFFCORE_REQUESTS__MASK__SNB_OFFCORE_REQUESTS__ALL_DATA_READ = 0x800, <span class="comment">// Demand and prefetch read requests sent to uncore</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        OFFCORE_REQUESTS__MASK__SNB_OFFCORE_REQUESTS__DEMAND_CODE_RD = 0x200, <span class="comment">// Offcore code read requests</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        OFFCORE_REQUESTS__MASK__SNB_OFFCORE_REQUESTS__DEMAND_DATA_RD = 0x100, <span class="comment">// Demand Data Read requests sent to uncore</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        OFFCORE_REQUESTS__MASK__SNB_OFFCORE_REQUESTS__DEMAND_RFO = 0x400, <span class="comment">// Offcore Demand RFOs</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        OFFCORE_REQUESTS_BUFFER = 0xb2, <span class="comment">// Offcore requests buffer</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        OFFCORE_REQUESTS_BUFFER__MASK__SNB_OFFCORE_REQUESTS_BUFFER__SQ_FULL = 0x100, <span class="comment">// Offcore requests buffer cannot take more entries for this thread core</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING = 0x60, <span class="comment">// Outstanding offcore requests</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__ALL_DATA_RD_CYCLES = 0x800 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with cacheable data read transactions in the superQ</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_CODE_RD_CYCLES = 0x200 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with demand code reads transactions in the superQ</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_DATA_RD_CYCLES = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with demand data read transactions in the superQ</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__ALL_DATA_RD = 0x800, <span class="comment">// Cacheable data read transactions in the superQ every cycle</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_CODE_RD = 0x200, <span class="comment">// Code read transactions in the superQ every cycle</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_DATA_RD = 0x100, <span class="comment">// Demand data read transactions in the superQ every cycle</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_DATA_RD_GE_6 = 0x100 | (6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_RFO = 0x400, <span class="comment">// Outstanding RFO (store) transactions in the superQ every cycle</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__SNB_OFFCORE_REQUESTS_OUTSTANDING__DEMAND_RFO_CYCLES = 0x400 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with outstanding RFO (store) transactions in the superQ</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        OTHER_ASSISTS = 0xc1, <span class="comment">// Count hardware assists</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        OTHER_ASSISTS__MASK__SNB_OTHER_ASSISTS__ITLB_MISS_RETIRED = 0x200, <span class="comment">// Number of instructions that experienced an ITLB miss</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        OTHER_ASSISTS__MASK__SNB_OTHER_ASSISTS__AVX_TO_SSE = 0x1000, <span class="comment">// Number of transitions from AVX-256 to legacy SSE when penalty applicable</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        OTHER_ASSISTS__MASK__SNB_OTHER_ASSISTS__SSE_TO_AVX = 0x2000, <span class="comment">// Number of transitions from legacy SSE to AVX-256 when penalty applicable</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        OTHER_ASSISTS__MASK__SNB_OTHER_ASSISTS__AVX_STORE = 0x800, <span class="comment">// Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operations</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        PARTIAL_RAT_STALLS = 0x59, <span class="comment">// Partial Register Allocation Table stalls</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        PARTIAL_RAT_STALLS__MASK__SNB_PARTIAL_RAT_STALLS__FLAGS_MERGE_UOP = 0x2000, <span class="comment">// Number of flags-merge uops in flight in each cycle</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        PARTIAL_RAT_STALLS__MASK__SNB_PARTIAL_RAT_STALLS__CYCLES_FLAGS_MERGE_UOP = 0x2000 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles in which flags-merge uops in flight</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        PARTIAL_RAT_STALLS__MASK__SNB_PARTIAL_RAT_STALLS__MUL_SINGLE_UOP = 0x8000, <span class="comment">// Number of Multiply packed/scalar single precision uops allocated</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        PARTIAL_RAT_STALLS__MASK__SNB_PARTIAL_RAT_STALLS__SLOW_LEA_WINDOW = 0x4000, <span class="comment">// Number of cycles with at least one slow LEA uop allocated</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        RESOURCE_STALLS = 0xa2, <span class="comment">// Resource related stall cycles</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__ANY = 0x100, <span class="comment">// Cycles stalled due to Resource Related reason</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__LB = 0x200, <span class="comment">// Cycles stalled due to lack of load buffers</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__RS = 0x400, <span class="comment">// Cycles stalled due to no eligible RS entry available</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__SB = 0x800, <span class="comment">// Cycles stalled due to no store buffers available (not including draining from sync)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__ROB = 0x1000, <span class="comment">// Cycles stalled due to re-order buffer full</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__FCSW = 0x2000, <span class="comment">// Cycles stalled due to writing the FPU control word</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__MXCSR = 0x4000, <span class="comment">// Cycles stalled due to the MXCSR register ranme occurring too close to a previous MXCSR rename</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__MEM_RS = 0xe00, <span class="comment">// Cycles stalled due to LB</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__LD_SB = 0xa00, <span class="comment">// Resource stalls due to load or store buffers all being in use</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        RESOURCE_STALLS__MASK__SNB_RESOURCE_STALLS__OOO_SRC = 0xf000, <span class="comment">// Resource stalls due to Rob being full</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        RESOURCE_STALLS2 = 0x5b, <span class="comment">// Resource related stall cycles</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        RESOURCE_STALLS2__MASK__SNB_RESOURCE_STALLS2__ALL_FL_EMPTY = 0xc00, <span class="comment">// Cycles stalled due to free list empty</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        RESOURCE_STALLS2__MASK__SNB_RESOURCE_STALLS2__ALL_PRF_CONTROL = 0xf00, <span class="comment">// Cycles stalls due to control structures full for physical registers</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        RESOURCE_STALLS2__MASK__SNB_RESOURCE_STALLS2__ANY_PRF_CONTROL = 0xf00, <span class="comment">// Cycles stalls due to control structures full for physical registers</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        RESOURCE_STALLS2__MASK__SNB_RESOURCE_STALLS2__BOB_FULL = 0x4000, <span class="comment">// Cycles Allocator is stalled due Branch Order Buffer</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        RESOURCE_STALLS2__MASK__SNB_RESOURCE_STALLS2__OOO_RSRC = 0x4f00, <span class="comment">// Cycles stalled due to out of order resources full</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        ROB_MISC_EVENTS = 0xcc, <span class="comment">// Reorder buffer events</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        ROB_MISC_EVENTS__MASK__SNB_ROB_MISC_EVENTS__LBR_INSERTS = 0x2000, <span class="comment">// Count each time an new LBR record is saved by HW</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        RS_EVENTS = 0x5e, <span class="comment">// Reservation station events</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        RS_EVENTS__MASK__SNB_RS_EVENTS__EMPTY_CYCLES = 0x100, <span class="comment">// Cycles the RS is empty for this thread</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        RS_EVENTS__MASK__SNB_RS_EVENTS__EMPTY_END = 0x100 | INTEL_X86_MOD_INV | INTEL_X86_MOD_EDGE | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts number of time the Reservation Station (RS) goes from empty to non-empty</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        SIMD_FP_256 = 0x11, <span class="comment">// Counts 256-bit packed floating point instructions</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        SIMD_FP_256__MASK__SNB_SIMD_FP_256__PACKED_SINGLE = 0x100, <span class="comment">// Counts 256-bit packed single-precision</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        SIMD_FP_256__MASK__SNB_SIMD_FP_256__PACKED_DOUBLE = 0x200, <span class="comment">// Counts 256-bit packed double-precision</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        SQ_MISC = 0xf4, <span class="comment">// SuperQ events</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        SQ_MISC__MASK__SNB_SQ_MISC__SPLIT_LOCK = 0x1000, <span class="comment">// Split locks in SQ</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        TLB_FLUSH = 0xbd, <span class="comment">// TLB flushes</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        TLB_FLUSH__MASK__SNB_TLB_FLUSH__DTLB_THREAD = 0x100, <span class="comment">// Number of DTLB flushes of thread-specific entries</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        TLB_FLUSH__MASK__SNB_TLB_FLUSH__STLB_ANY = 0x2000, <span class="comment">// Number of STLB flushes</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        UOPS_EXECUTED = 0xb1, <span class="comment">// Uops executed</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CORE = 0x200, <span class="comment">// Counts total number of uops executed from any thread per cycle</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__THREAD = 0x100, <span class="comment">// Counts total number of uops executed per thread each cycle</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of cycles with no uops executed</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CYCLES_GE_1_UOP_EXEC = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 1 uop was executed per thread</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CYCLES_GE_2_UOPS_EXEC = 0x100 | (2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 2 uops were executed per thread</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CYCLES_GE_3_UOPS_EXEC = 0x100 | (3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 3 uops were executed per thread</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CYCLES_GE_4_UOPS_EXEC = 0x100 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 4 uops were executed per thread</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CORE_CYCLES_GE_1 = 0x200 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 1 uop was executed from any thread</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CORE_CYCLES_GE_2 = 0x200 | (2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 2 uops were executed from any thread</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CORE_CYCLES_GE_3 = 0x200 | (3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 3 uops were executed from any thread</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CORE_CYCLES_GE_4 = 0x200 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 4 uops were executed from any thread</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        UOPS_EXECUTED__MASK__SNB_UOPS_EXECUTED__CORE_CYCLES_NONE = 0x200 | INTEL_X86_MOD_INV, <span class="comment">// Cycles where no uop is executed on any thread</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        UOPS_DISPATCHED_PORT = 0xa1, <span class="comment">// Uops dispatch to specific ports</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_0 = 0x100, <span class="comment">// Cycles which a Uop is dispatched on port 0</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_1 = 0x200, <span class="comment">// Cycles which a Uop is dispatched on port 1</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_2_LD = 0x400, <span class="comment">// Cycles in which a load uop is dispatched on port 2</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_2_STA = 0x800, <span class="comment">// Cycles in which a store uop is dispatched on port 2</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_2 = 0xc00, <span class="comment">// Cycles in which a uop is dispatched on port 2</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_3 = 0x3000, <span class="comment">// Cycles in which a uop is dispatched on port 3</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_4 = 0x4000, <span class="comment">// Cycles which a uop is dispatched on port 4</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_5 = 0x8000, <span class="comment">// Cycles which a Uop is dispatched on port 5</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_0_CORE = 0x100 | INTEL_X86_MOD_ANY, <span class="comment">// Cycles in which a uop is dispatched on port 0 for any thread</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_1_CORE = 0x200 | INTEL_X86_MOD_ANY, <span class="comment">// Cycles in which a uop is dispatched on port 1 for any thread</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_2_CORE = 0xc00 | INTEL_X86_MOD_ANY, <span class="comment">// Cycles in which a uop is dispatched on port 2 for any thread</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_3_CORE = 0x3000 | INTEL_X86_MOD_ANY, <span class="comment">// Cycles in which a uop is dispatched on port 3 for any thread</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_4_CORE = 0x4000 | INTEL_X86_MOD_ANY, <span class="comment">// Cycles in which a uop is dispatched on port 4 for any thread</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        UOPS_DISPATCHED_PORT__MASK__SNB_UOPS_DISPATCHED_PORT__PORT_5_CORE = 0x8000 | INTEL_X86_MOD_ANY, <span class="comment">// Cycles in which a uop is dispatched on port 5 for any thread</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        UOPS_ISSUED = 0xe, <span class="comment">// Uops issued</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        UOPS_ISSUED__MASK__SNB_UOPS_ISSUED__ANY = 0x100, <span class="comment">// Number of uops issued by the RAT to the Reservation Station (RS)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        UOPS_ISSUED__MASK__SNB_UOPS_ISSUED__CORE_STALL_CYCLES = 0x100 | INTEL_X86_MOD_ANY | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no uops issued on this core (by any thread)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        UOPS_ISSUED__MASK__SNB_UOPS_ISSUED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no uops issued by this thread</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Uops retired</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        UOPS_RETIRED__MASK__SNB_UOPS_RETIRED__ALL = 0x100, <span class="comment">// All uops that actually retired (Precise Event)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        UOPS_RETIRED__MASK__SNB_UOPS_RETIRED__ANY = 0x100, <span class="comment">// All uops that actually retired (Precise Event)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        UOPS_RETIRED__MASK__SNB_UOPS_RETIRED__RETIRE_SLOTS = 0x200, <span class="comment">// Number of retirement slots used (Precise Event)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        UOPS_RETIRED__MASK__SNB_UOPS_RETIRED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no executable uop retired (Precise Event)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        UOPS_RETIRED__MASK__SNB_UOPS_RETIRED__TOTAL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (10 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Total cycles using precise uop retired event (Precise Event)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        CYCLE_ACTIVITY = 0xa3, <span class="comment">// Stalled cycles</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        CYCLE_ACTIVITY__MASK__SNB_CYCLE_ACTIVITY__CYCLES_L2_PENDING = 0x0100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with pending L2 miss loads</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        CYCLE_ACTIVITY__MASK__SNB_CYCLE_ACTIVITY__CYCLES_L1D_PENDING = 0x0200 | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with pending L1D load cache misses</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        CYCLE_ACTIVITY__MASK__SNB_CYCLE_ACTIVITY__CYCLES_NO_DISPATCH = 0x0400 | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles of dispatch stalls</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        CYCLE_ACTIVITY__MASK__SNB_CYCLE_ACTIVITY__STALLS_L2_PENDING = 0x0500 | (0x5 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls due to L2 pending loads</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        CYCLE_ACTIVITY__MASK__SNB_CYCLE_ACTIVITY__STALLS_L1D_PENDING = 0x0600 | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls due to L1D pending loads</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        EPT = 0x4f, <span class="comment">// Extended page table</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        EPT__MASK__SNB_EPT__WALK_CYCLES = 0x1000, <span class="comment">// Cycles for an extended page table walk</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        LSD = 0xa8, <span class="comment">// Loop stream detector</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        LSD__MASK__SNB_LSD__UOPS = 0x100, <span class="comment">// Number of uops delivered by the Loop Stream Detector (LSD)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        LSD__MASK__SNB_LSD__ACTIVE = 0x100 | (1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with uops delivered by the LSD but which did not come from decoder</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        LSD__MASK__SNB_LSD__CYCLES_4_UOPS = 0x100 | (4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with 4 uops delivered by the LSD but which did not come from decoder</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        PAGE_WALKS = 0xbe, <span class="comment">// page walker</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        PAGE_WALKS__MASK__SNB_PAGE_WALKS__LLC_MISS = 0x100, <span class="comment">// Number of page walks with a LLC miss</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED = 0xd3, <span class="comment">// Load uops retired which miss the L3 cache</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_MISS_RETIRED__LOCAL_DRAM = 0x100, <span class="comment">// Load uops that miss in the L3 and hit local DRAM</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        MEM_LOAD_UOPS_LLC_MISS_RETIRED__MASK__SNB_MEM_LOAD_UOPS_LLC_MISS_RETIRED__REMOTE_DRAM = 0x400, <span class="comment">// Load uops that miss in the L3 and hit remote DRAM</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        OFFCORE_RESPONSE_0 = 0x1b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__DMND_IFETCH = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__WB = 1ULL &lt;&lt; (3 + 8), <span class="comment">// Request: number of writebacks (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__PF_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data cacheline reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__PF_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetchers</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__PF_IFETCH = 1ULL &lt;&lt; (6 + 8), <span class="comment">// Request: number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__PF_LLC_DATA_RD = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of L3 prefetcher requests to L2 for loads</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__PF_LLC_RFO = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetcher</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__PF_LLC_IFETCH = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Request: number of L2 prefetcher requests to L3 for instruction fetches</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number bus lock and split lock requests</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__STRM_ST = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Request: number of streaming store requests</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__OTHER = 1ULL &lt;&lt; (15+8), <span class="comment">// Request: counts one of the following transaction types</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__ANY_IFETCH = 0x24400, <span class="comment">// Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__ANY_REQUEST = 0x8fff00, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__ANY_DATA = 0x9100, <span class="comment">// Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__ANY_RFO = 0x12200, <span class="comment">// Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__ANY_RESPONSE = 1ULL &lt;&lt; (16+8), <span class="comment">// Response: count any response type</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__NO_SUPP = 1ULL &lt;&lt; (17+8), <span class="comment">// Supplier: counts number of times supplier information is not available</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_HITM = 1ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in M-state (initial lookup)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_HITE = 1ULL &lt;&lt; (19+8), <span class="comment">// Supplier: counts L3 hits in E-state</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_HITS = 1ULL &lt;&lt; (20+8), <span class="comment">// Supplier: counts L3 hits in S-state</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_HITF = 1ULL &lt;&lt; (21+8), <span class="comment">// Supplier: counts L3 hits in F-state</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_LOCAL_DRAM = 1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_LOCAL = 1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__L3_MISS = 0x1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_REMOTE = 0xffULL &lt;&lt; (23+8), <span class="comment">// Supplier: counts L3 misses to remote DRAM</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_REMOTE_DRAM = 0xffULL &lt;&lt; (23+8), <span class="comment">// Supplier: counts L3 misses to remote DRAM</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__L3_MISS = 0x3ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local or remote DRAM</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__LLC_HITMESF = 0xfULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__SNP_NONE = 1ULL &lt;&lt; (31+8), <span class="comment">// Snoop: counts number of times no snoop-related information is available</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__SNP_NOT_NEEDED = 1ULL &lt;&lt; (32+8), <span class="comment">// Snoop: counts the number of times no snoop was needed to satisfy the request</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__NO_SNP_NEEDED = 1ULL &lt;&lt; (32+8), <span class="comment">// Snoop: counts the number of times no snoop was needed to satisfy the request</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__SNP_MISS = 1ULL &lt;&lt; (33+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it missed all snooped caches</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__SNP_NO_FWD = 1ULL &lt;&lt; (34+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__SNP_FWD = 1ULL &lt;&lt; (35+8), <span class="comment">// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__HITM = 1ULL &lt;&lt; (36+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__NON_DRAM = 1ULL &lt;&lt; (37+8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        OFFCORE_RESPONSE_0__MASK__SNB_OFFCORE_RESPONSE__SNP_ANY = 0x7fULL &lt;&lt; (31+8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        OFFCORE_RESPONSE_1 = 0x1bb, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__DMND_IFETCH = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__WB = 1ULL &lt;&lt; (3 + 8), <span class="comment">// Request: number of writebacks (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__PF_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data cacheline reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__PF_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetchers</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__PF_IFETCH = 1ULL &lt;&lt; (6 + 8), <span class="comment">// Request: number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__PF_LLC_DATA_RD = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of L3 prefetcher requests to L2 for loads</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__PF_LLC_RFO = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetcher</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__PF_LLC_IFETCH = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Request: number of L2 prefetcher requests to L3 for instruction fetches</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number bus lock and split lock requests</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__STRM_ST = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Request: number of streaming store requests</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__OTHER = 1ULL &lt;&lt; (15+8), <span class="comment">// Request: counts one of the following transaction types</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__ANY_IFETCH = 0x24400, <span class="comment">// Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__ANY_REQUEST = 0x8fff00, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__ANY_DATA = 0x9100, <span class="comment">// Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__ANY_RFO = 0x12200, <span class="comment">// Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__ANY_RESPONSE = 1ULL &lt;&lt; (16+8), <span class="comment">// Response: count any response type</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__NO_SUPP = 1ULL &lt;&lt; (17+8), <span class="comment">// Supplier: counts number of times supplier information is not available</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_HITM = 1ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in M-state (initial lookup)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_HITE = 1ULL &lt;&lt; (19+8), <span class="comment">// Supplier: counts L3 hits in E-state</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_HITS = 1ULL &lt;&lt; (20+8), <span class="comment">// Supplier: counts L3 hits in S-state</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_HITF = 1ULL &lt;&lt; (21+8), <span class="comment">// Supplier: counts L3 hits in F-state</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_LOCAL_DRAM = 1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_LOCAL = 1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__L3_MISS = 0x1ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local DRAM</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_REMOTE = 0xffULL &lt;&lt; (23+8), <span class="comment">// Supplier: counts L3 misses to remote DRAM</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_MISS_REMOTE_DRAM = 0xffULL &lt;&lt; (23+8), <span class="comment">// Supplier: counts L3 misses to remote DRAM</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__L3_MISS = 0x3ULL &lt;&lt; (22+8), <span class="comment">// Supplier: counts L3 misses to local or remote DRAM</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__LLC_HITMESF = 0xfULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L3 hits in any state (M</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__SNP_NONE = 1ULL &lt;&lt; (31+8), <span class="comment">// Snoop: counts number of times no snoop-related information is available</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__SNP_NOT_NEEDED = 1ULL &lt;&lt; (32+8), <span class="comment">// Snoop: counts the number of times no snoop was needed to satisfy the request</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__NO_SNP_NEEDED = 1ULL &lt;&lt; (32+8), <span class="comment">// Snoop: counts the number of times no snoop was needed to satisfy the request</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__SNP_MISS = 1ULL &lt;&lt; (33+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it missed all snooped caches</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__SNP_NO_FWD = 1ULL &lt;&lt; (34+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__SNP_FWD = 1ULL &lt;&lt; (35+8), <span class="comment">// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__HITM = 1ULL &lt;&lt; (36+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__NON_DRAM = 1ULL &lt;&lt; (37+8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        OFFCORE_RESPONSE_1__MASK__SNB_OFFCORE_RESPONSE__SNP_ANY = 0x7fULL &lt;&lt; (31+8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    };</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;};</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="keyword">namespace </span>snb = optkit::intel::snb;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
