library verilog;
use verilog.vl_types.all;
entity FSMTest5 is
end FSMTest5;
