#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr  4 19:16:14 2019
# Process ID: 16240
# Current directory: D:/DSD-II/Exercise5/project_1/project_1.runs/synth_3
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: D:/DSD-II/Exercise5/project_1/project_1.runs/synth_3/ALU.vds
# Journal file: D:/DSD-II/Exercise5/project_1/project_1.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1276 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 359.191 ; gain = 83.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Rip_Car_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:32' bound to instance 'add' of component 'rip_car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Rip_Car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder0' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (1#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:36]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
WARNING: [Synth 8-3848] Net Cout in module/entity Rip_Car_Adder does not have driver. [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Rip_Car_Adder' (2#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:43]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Rip_Car_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:32' bound to instance 'sub' of component 'rip_car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:76]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SRA_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:19' bound to instance 'tsra' of component 'sra_alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'SRA_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SRA_ALU' (3#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SRL_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:19' bound to instance 'tsrl' of component 'srl_alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'SRL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SRL_ALU' (4#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SLL_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:19' bound to instance 'tsll' of component 'sll_alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'SLL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SLL_ALU' (5#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:28]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multu' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:34' bound to instance 'tmulti' of component 'multu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:80]
INFO: [Synth 8-638] synthesizing module 'multu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:86]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:89]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:97]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:100]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:97]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:100]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:97]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'multu' (6#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:28]
WARNING: [Synth 8-3331] design Rip_Car_Adder has unconnected port Cout
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 413.270 ; gain = 137.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 413.270 ; gain = 137.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 413.270 ; gain = 137.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 465.539 ; gain = 189.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 94    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 304   
	   2 Input      1 Bit         XORs := 64    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Rip_Car_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module SRA_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module SRL_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
Module SLL_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 633.875 ; gain = 357.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 633.875 ; gain = 357.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1143|
|2     |LUT1   |  2991|
|3     |LUT2   |  2355|
|4     |LUT3   |    68|
|5     |LUT4   |   160|
|6     |LUT5   |   162|
|7     |LUT6   |   878|
|8     |MUXF7  |   203|
|9     |MUXF8  |     8|
|10    |XORCY  |    41|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  8009|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 643.418 ; gain = 367.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 643.418 ; gain = 367.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 643.418 ; gain = 367.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances

123 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 721.656 ; gain = 453.469
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise5/project_1/project_1.runs/synth_3/ALU.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1194.934 ; gain = 473.277
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1194.941 ; gain = 0.008
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 19:17:52 2019...
