Encryption instructions etc.


Latency: crc32 r32,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27178      30966      10211      10131      10111          0          0 
     26325      29986      10211      10126      10115          0          0 
     26252      29986      10211      10117      10115          0          0 
     26308      29986      10211      10131      10115          0          0 
     26331      29987      10211      10115      10115          0          0 
     26260      29986      10211      10115      10115          0          0 
     26291      29986      10211      10115      10115          0          0 
     26339      29986      10211      10115      10115          0          0 


Throughput: crc32 r32,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8907      10185      10211      10111          0      10000          0 
      8748       9990      10211      10111          0      10000          0 
      8760       9992      10211      10111          0      10000          0 
      8768       9990      10211      10111          0      10000          0 
      8779       9991      10211      10111          0      10000          0 
      8773       9990      10211      10111          0      10000          0 
      8759       9989      10211      10111          0      10000          0 
      8751       9991      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9234      10176      10211      10111          0          0          1 
      9071       9991      10211      10111          0          0          1 
      9060       9991      10211      10111          0          0          1 
      9048       9991      10211      10111          0          0          1 
      9038       9992      10211      10111          0          0          1 
      9032       9989      10211      10111          0          0          1 
      9040       9990      10211      10111          0          0          1 
      9052       9990      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8910      10150      10211      10111        104          0      10132 
      8756       9988      10211      10111        110          0      10141 
      8750       9991      10211      10111        110          0      10145 
      8742       9990      10211      10111        101          0      10123 
      8746       9989      10211      10111        100          0      10122 
      8755       9988      10211      10111         99          0      10122 
      8761       9989      10211      10111        101          0      10123 
      8774       9989      10211      10111        101          0      10123 


Throughput: crc32 r32,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13312      15217      10211      20111          0      10007       5001 
     13136      14993      10211      20115          0      10000       5001 
     13158      14992      10211      20115          0      10000       5002 
     13173      14993      10211      20115          0      10000       5002 
     13157      14992      10211      20115          0      10000       5001 
     13136      14992      10211      20115          0      10000       5001 
     13118      14992      10211      20115          0      10000       5001 
     13136      14991      10211      20115          0      10000       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13342      15216      10211      20111       5001          0          1 
     13172      14993      10211      20115       5002          0          1 
     13162      14993      10211      20115       5002          0          1 
     13142      14993      10211      20115       5001          0          1 
     13122      14994      10211      20115       5001          0          1 
     13126      14993      10211      20115       5001          0          1 
     13151      14993      10211      20115       5001          0          1 
     13169      14993      10211      20115       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13342      15220      10211      20111        110          0      10140 
     13122      14992      10211      20115        106          0      10144 
     13128      14993      10211      20115        100          0      10136 
     13146      14992      10211      20115        101          0      10122 
     13169      14993      10211      20115        100          0      10122 
     13166      14992      10211      20115        101          0      10122 
     13144      14992      10211      20115        100          0      10122 
     13124      14992      10211      20115        100          0      10122 


Latency: crc32 r32,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     28317      30208      10211      10119      10111          0          0 
     28071      29989      10211      10127      10111          0          0 
     28151      29988      10211      10129      10111          0          0 
     28105      29988      10211      10116      10111          0          0 
     28072      29989      10211      10116      10111          0          0 
     28147      29988      10211      10116      10111          0          0 
     28097      29988      10211      10116      10111          0          0 
     28074      29989      10211      10116      10111          0          0 


Throughput: crc32 r32,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9486      10132      10211      10111          0      10000          0 
      9340       9987      10211      10111          0      10000          0 
      9350       9986      10211      10111          0      10000          0 
      9361       9988      10211      10111          0      10000          0 
      9373       9988      10211      10111          0      10000          0 
      9381       9988      10211      10111          0      10000          0 
      9373       9989      10211      10111          0      10000          0 
      9363       9989      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9205      10491      10211      10111          0          0          1 
      8770       9986      10211      10111          0          0          1 
      8776       9988      10211      10111          0          0          1 
      8773       9990      10211      10111          0          0          1 
      8761       9989      10211      10111          0          0          1 
      8749       9988      10211      10111          0          0          1 
      8741       9987      10211      10111          0          0          1 
      8743       9988      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8945      10187      10211      10111        108          0      10132 
      8780       9990      10211      10111        111          0      10144 
      8771       9989      10211      10111        110          0      10140 
      8759       9987      10211      10111        109          0      10144 
      8751       9988      10211      10111        101          0      10121 
      8743       9989      10211      10111        100          0      10116 
      8743       9988      10211      10111        100          0      10116 
      8753       9987      10211      10111        101          0      10121 


Throughput: crc32 r32,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12932      15227      10211      20111          0      10007       5001 
     12716      14994      10211      20111          0      10000       5001 
     12717      14994      10211      20111          0      10000       5001 
     12735      14994      10211      20111          0      10000       5001 
     12753      14994      10211      20111          0      10000       5001 
     12760      14996      10211      20111          0      10000       5001 
     12740      14993      10211      20111          0      10000       5001 
     12721      14994      10211      20111          0      10000       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12908      15216      10211      20111       5001          0          1 
     12711      14995      10211      20111       5001          0          1 
     12726      14993      10211      20111       5001          0          1 
     12750      14995      10211      20111       5000          0          1 
     12763      14995      10211      20111       5003          0          1 
     12745      14992      10211      20111       5002          0          1 
     12727      14996      10211      20111       5001          0          1 
     12706      14993      10211      20111       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13804      15220      10211      20111        109          0      10135 
     13584      15001      10211      20111        110          0      10138 
     13564      15001      10211      20111        111          0      10137 
     13574      15001      10211      20111        108          0      10135 
     13598      14999      10211      20111        101          0      10117 
     13617      14998      10211      20111        100          0      10117 
     13603      15002      10211      20111        100          0      10117 
     13580      14999      10211      20111        101          0      10117 


Latency: crc32 r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26721      30432      10211      10120      10111          0          0 
     26260      29986      10211      10125      10115          0          0 
     26280      29986      10211      10139      10115          0          0 
     26337      29985      10211      10135      10115          0          0 
     26273      29987      10211      10115      10115          0          0 
     26267      29986      10211      10115      10115          0          0 
     26335      29986      10211      10115      10115          0          0 
     26285      29986      10211      10115      10115          0          0 


Throughput: crc32 r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9083      10352      10211      10111          0      10000          0 
      8759       9988      10211      10111          0      10000          0 
      8747       9988      10211      10111          0      10000          0 
      8741       9989      10211      10111          0      10000          0 
      8753       9990      10211      10111          0      10000          0 
      8757       9989      10211      10111          0      10000          0 
      8769       9990      10211      10111          0      10000          0 
      8778       9987      10211      10111          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9772      11154      10211      10111          0          0          1 
      8739       9988      10211      10111          0          0          1 
      8745       9987      10211      10111          0          0          1 
      8753       9987      10211      10111          0          0          1 
      8767       9987      10211      10111          0          0          1 
      8777       9987      10211      10111          0          0          1 
      8774       9988      10211      10111          0          0          1 
      8764       9987      10211      10111          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8988      10227      10211      10111        101          0      10124 
      8769       9988      10211      10111        110          0      10139 
      8758       9989      10211      10111        110          0      10145 
      8748       9987      10211      10111        109          0      10141 
      8741       9987      10211      10111        110          0      10143 
      8743       9989      10211      10111        100          0      10120 
     42302      12347      10211      10478        230          2      10653 
      8485       9991      10211      10111         99          0      10121 


Throughput: crc32 r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13387      15252      10211      20111          0      10007       5002 
     13142      14993      10211      20115          0      10000       5001 
     13122      14994      10211      20115          0      10000       5003 
     13131      14992      10211      20115          0      10000       5001 
     13153      14993      10211      20115          0      10000       5001 
     13173      14993      10211      20115          0      10000       5001 
     13163      14993      10211      20115          0      10000       5001 
     13141      14992      10211      20115          0      10000       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13796      15247      10211      20111       5001          0          1 
     13586      14993      10211      20115       5002          0          1 
     13605      14992      10211      20115       5001          0          1 
     13600      14992      10211      20115       5002          0          1 
     13580      14992      10211      20115       5001          0          1 
     13558      14992      10211      20115       5001          0          1 
     13566      14992      10211      20115       5001          0          1 
     13590      14992      10211      20115       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13354      15219      10211      20111        109          0      10133 
     13134      14993      10211      20115        108          0      10143 
     13120      14993      10211      20115        103          0      10137 
     13137      14993      10211      20115         99          0      10121 
     13159      14993      10211      20115         99          0      10121 
     13175      14993      10211      20115         99          0      10121 
     13157      14992      10211      20115         99          0      10121 
     13135      14992      10211      20115         99          0      10121 


Latency: pclmulqdq xmm,xmm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     61514      70183      10227      10138      10127          0          0 
     61349      69991      10227      10143      10127          0          0 
     61410      69992      10227      10129      10127          0          0 
     61390      69992      10227      10129      10127          0          0 
     61331      69992      10227      10129      10127          0          0 
     61376      69994      10227      10130      10127          0          0 
     61416      69992      10227      10129      10127          0          0 
     61359      69992      10227      10129      10127          0          0 


Latency: pclmulqdq xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     58058      70700      10227      10130      10127          0          0 
     57678      69993      10227      10128      10127          0          0 
     57612      69993      10227      10135      10127          0          0 
     57674      69992      10227      10128      10127          0          0 
     57684      69992      10227      10128      10127          0          0 
     57612      69991      10227      10128      10127          0          0 
     57668      69993      10227      10128      10127          0          0 
     57690      69992      10227      10128      10127          0          0 


Latency: pclmulqdq xmm,xmm,2

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     59581      70188      10227      10137      10127          0          0 
     59468      69993      10227      10140      10127          0          0 
     59492      69991      10227      10143      10127          0          0 
     59417      69992      10227      10129      10127          0          0 
     59446      69992      10227      10129      10127          0          0 
     59498      69992      10227      10129      10127          0          0 
     59438      69992      10227      10130      10127          0          0 
     59420      69992      10227      10129      10127          0          0 


Latency: pclmulqdq xmm,xmm,3

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     60861      71939      10227      10309      10189         43          0 
     59499      70063      10227      10144      10135         18          0 
     59758      70339      10227      10263      10184         29          0 
     60475      71249      10227      10410      10225         11          0 
     59430      69976      10227      10143      10127          5          0 
     59493      69975      10227      10157      10127          5          0 
     59448      69978      10227      10143      10127          5          0 
     59411      69978      10227      10142      10127          5          0 


Throughput: pclmulqdq xmm,xmm,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9692      10358      10227      10127          0          0          0 
      9359       9997      10227      10127          0          0          0 
      9371       9997      10227      10127          0          0          0 
      9381       9997      10227      10127          0          0          0 
      9392       9997      10227      10127          0          0          0 
      9383       9997      10227      10127          0          0          0 
      9373       9997      10227      10127          0          0          0 
      9359       9997      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10057      11098      10227      10127          0          0      10001 
      9067       9997      10227      10127          0          0      10001 
      9080       9997      10227      10127          0          0      10001 
      9072       9996      10227      10127          0          0      10001 
      9064       9998      10227      10127          0          0      10001 
      9052       9997      10227      10127          0          0      10001 
      9044       9997      10227      10127          0          0      10001 
      9040       9997      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8919      10219      10227      10127        109          0      10151 
      8770       9997      10227      10127        109          0      10161 
      8780       9996      10227      10127        109          0      10157 
      8784       9997      10227      10127        101          0      10139 
      8775       9998      10227      10127        101          0      10139 
      8767       9997      10227      10127        101          0      10139 
      8755       9997      10227      10127        101          0      10139 
      8749       9999      10227      10127         99          0      10138 


Throughput: pclmulqdq xmm,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9127      10387      10227      10127          0          0          0 
      8784       9997      10227      10127          0          0          0 
      8768       9996      10227      10127          0          0          0 
      8764       9996      10227      10127          0          0          0 
      8753       9997      10227      10127          0          0          0 
      8749       9997      10227      10127          0          0          0 
      8758       9998      10227      10127          0          0          0 
      8767       9997      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9080      10373      10227      10127          0          0      10001 
      8754       9995      10227      10127          0          0      10001 
      8768       9996      10227      10127          0          0      10001 
      8777       9995      10227      10127          0          0      10001 
      8782       9996      10227      10127          0          0      10001 
      8774       9996      10227      10127          0          0      10001 
      8766       9996      10227      10127          0          0      10001 
      8752       9996      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9100      10371      10227      10127        105          0      10149 
      8781       9998      10227      10127        109          0      10157 
      8788       9996      10227      10127        108          0      10151 
      8778       9998      10227      10127        109          0      10158 
      8768       9998      10227      10127        109          0      10156 
      8761       9996      10227      10127        101          0      10136 
      8753       9999      10227      10127        100          0      10138 
      8754       9998      10227      10127         99          0      10135 


Throughput: pclmulqdq xmm,xmm,2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9110      10369      10227      10127          0          0          0 
      8777       9995      10227      10127          0          0          0 
      8765       9996      10227      10127          0          0          0 
      8759       9995      10227      10127          0          0          0 
      8749       9996      10227      10127          0          0          0 
      8751       9996      10227      10127          0          0          0 
      8761       9996      10227      10127          0          0          0 
      8772       9995      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9442      10764      10227      10127          0          0      10001 
      8759       9996      10227      10127          0          0      10001 
      8747       9996      10227      10127          0          0      10001 
      8753       9996      10227      10127          0          0      10001 
      8761       9996      10227      10127          0          0      10001 
      8771       9997      10227      10127          0          0      10001 
      8780       9995      10227      10127          0          0      10001 
      8786       9996      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9081      10347      10227      10127        105          0      10148 
      8763       9996      10227      10127        110          0      10156 
      8757       9997      10227      10127        110          0      10161 
      8747       9996      10227      10127        109          0      10161 
      8757       9997      10227      10127        101          0      10139 
      8765       9997      10227      10127        101          0      10139 
      8776       9997      10227      10127        101          0      10139 
      8784       9998      10227      10127         99          0      10138 


Throughput: pclmulqdq xmm,xmm,3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9099      10381      10227      10127          0          0          0 
      8750       9995      10227      10127          0          0          0 
      8748       9996      10227      10127          0          0          0 
      8752       9995      10227      10127          0          0          0 
      8762       9995      10227      10127          0          0          0 
      8774       9997      10227      10127          0          0          0 
      8785       9997      10227      10127          0          0          0 
      8780       9995      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8801      10361      10227      10127          0          0      10001 
      8503       9996      10227      10127          0          0      10001 
      8505       9996      10227      10127          0          0      10001 
      8501       9996      10227      10127          0          0      10001 
      8491       9995      10227      10127          0          0      10001 
      8480       9996      10227      10127          0          0      10001 
      8473       9996      10227      10127          0          0      10001 
      8475       9997      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9062      10341      10227      10127        110          0      10159 
      8769       9996      10227      10127        109          0      10160 
      8782       9997      10227      10127        110          0      10161 
      8774       9997      10227      10127        108          0      10159 
      8770       9996      10227      10127        101          0      10138 
      8759       9995      10227      10127         99          0      10137 
      8751       9996      10227      10127        101          0      10138 
      8743       9997      10227      10127         99          0      10137 


Throughput: pclmulqdq xmm,[m128],0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9128      10577      10227      20127          0          0       5003 
      8757      10002      10227      20127          0          0       5003 
      8751      10003      10227      20127          0          0       5003 
      8757      10002      10227      20127          0          0       5003 
      8767      10002      10227      20127          0          0       5004 
      8775      10002      10227      20127          0          0       5004 
      8784      10001      10227      20127          0          0       5004 
      8786      10002      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9317      11514      10227      20127       5002          0      10015 
      8782      10000      10227      20127       5003          0      10001 
      8790      10006      10227      20127       5004          0      10001 
      8779      10002      10227      20127       5004          0      10001 
      8769      10004      10227      20127       5004          0      10001 
      8907      10172      10227      20159       5037          0      10027 
      8750      10001      10227      20127       5003          0      10001 
      8756      10004      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10184      10497      10227      20127        101          0      20142 
      9716      10002      10227      20127        111          0      20165 
      9722      10001      10227      20127        109          0      20169 
      9722      10001      10227      20127        110          0      20169 
      9710      10001      10227      20127         99          0      20142 
      9698      10001      10227      20127         99          0      20142 
      9686      10002      10227      20127         99          0      20138 
      9691      10002      10227      20127         99          0      20142 


Latency: vpclmulqdq xmm,xmm,xmm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     63585      70172      10227      10170      10127          0          0 
     63460      69992      10227      10137      10127          0          0 
     63412      69993      10227      10135      10127          0          0 
     63381      69993      10227      10128      10127          0          0 
     63430      69992      10227      10128      10127          0          0 
     63458      69992      10227      10128      10127          0          0 
     63407      69993      10227      10128      10127          0          0 
     63385      69993      10227      10128      10127          0          0 


Throughput: vpclmulqdq xmm,xmm,xmm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8910      10188      10227      10236      10127          0          0 
      8754      10000      10227      10154      10127          0          0 
      8760       9998      10227      10154      10127          0          0 
      8771       9998      10227      10133      10127          0          0 
      8781       9999      10227      10133      10127          0          0 
      8782       9999      10227      10133      10127          0          0 
      8774       9999      10227      10133      10127          0          0 
      8763       9999      10227      10133      10127          0          0 


Throughput: vpclmulqdq xmm,xmm,[m128],0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8707      10228      10227      20145      20127          0          0 
      8507       9998      10227      20166      20127          0          0 
      8499      10000      10227      20167      20127          0          0 
      8489       9999      10227      20163      20127          0          0 
      8481      10000      10227      20142      20127          0          0 
      8477       9998      10227      20142      20127          0          0 
      8493      10002      10227      20142      20127          0          0 
      8499       9999      10227      20142      20127          0          0 


Latency: aesdec xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35284      40192      10227      10136      10127      10000          0 
     35044      39992      10227      10134      10127      10000          0 
     35058      39991      10227      10134      10127      10000          0 
     35097      39991      10227      10142      10127      10000          0 
     35021      39991      10227      10127      10127      10000          0 
     35119      39992      10227      10127      10127      10000          0 
     35026      39992      10227      10127      10127      10000          0 
     35086      39991      10227      10127      10127      10000          0 


Throughput: aesdec xmm,xmm  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8656      10195      10227      10127      10000          0          0 
      8497       9996      10227      10127      10000          0          0 
      8507       9995      10227      10127      10000          0          0 
      8511       9996      10227      10127      10000          0          0 
      8501       9997      10227      10127      10000          0          0 
      8493       9997      10227      10127      10000          0          0 
      8483       9995      10227      10127      10000          0          0 
      8471       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8961      10221      10227      10127          0          0          1 
      8776       9998      10227      10127          0          0          1 
      8785       9995      10227      10127          0          0          1 
      8781       9995      10227      10127          0          0          1 
      8770       9995      10227      10127          0          0          1 
      8760       9995      10227      10127          0          0          1 
      8752       9997      10227      10127          0          0          1 
      8750       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8666      10371      10227      10137        120          0      10164 
      8528      10079      10227      10156        138         -1      10220 
      9397      11134      10227      10200        130          0      10399 
      8525      10903      10227      10154        112          2      10184 
      8725      10341      10227      10156        110          0      10228 
      8546      10072      10227      10133        101         -1      10143 
      9573      11264      10227      10213        135          0      10412 
      8501       9978      10227      10127        106          0      10142 


Throughput: aesdec xmm,[m128]  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9121      10405      10227      20127      10014          0       5002 
      8758       9999      10227      20127      10000          0       5001 
      8750      10000      10227      20127      10000          0       5004 
      8752       9999      10227      20127      10000          0       5003 
      8764      10000      10227      20127      10000          0       5004 
      8772      10000      10227      20127      10000          0       5003 
      8785      10000      10227      20127      10000          0       5003 
      8790      10002      10227      20127      10000          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8609      10428      10227      20127       5004          0          1 
      8247      10000      10227      20127       5004          0          1 
      8241      10001      10227      20127       5004          0          1 
      8229      10001      10227      20127       5004          0          1 
      8222      10000      10227      20127       5004          0          1 
      8228      10001      10227      20127       5003          0          1 
      8239      10002      10227      20127       5004          0          1 
      8243      10000      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8909      10492      10227      20127        100          0      20149 
      8500      10001      10227      20127        100          0      20146 
      8511      10000      10227      20127        101          0      20143 
      8512      10000      10227      20127        100          0      20142 
      8502      10000      10227      20127         99          0      20142 
      8490       9999      10227      20127         99          0      20142 
      8488      10000      10227      20127        100          0      20143 
      8476       9999      10227      20127        100          0      20142 


Latency: vaesdec xmm,xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34199      40207      10227      10154      10127      10000          0 
     33922      39990      10227      10140      10127      10000          0 
     34005      39990      10227      10137      10127      10000          0 
     33966      39990      10227      10129      10127      10000          0 
     33942      39990      10227      10129      10127      10000          0 
     34015      39991      10227      10129      10127      10000          0 
     33920      39990      10227      10129      10127      10000          0 
     34007      39990      10227      10129      10127      10000          0 


Latency: aesdeclast xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35217      40210      10227      10153      10127      10000          0 
     35093      39991      10227      10139      10127      10000          0 
     35065      39991      10227      10140      10127      10000          0 
     35040      39991      10227      10138      10127      10000          0 
     35109      39991      10227      10137      10127      10000          0 
     35016      39990      10227      10129      10127      10000          0 
     35112      39992      10227      10129      10127      10000          0 
     35038      39992      10227      10129      10127      10000          0 


Throughput: aesdeclast xmm,xmm  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9213      10185      10227      10127      10000          0          0 
      9040       9995      10227      10127      10000          0          0 
      9051       9996      10227      10127      10000          0          0 
      9063       9995      10227      10127      10000          0          0 
      9073       9995      10227      10127      10000          0          0 
      9074       9994      10227      10127      10000          0          0 
      9064       9994      10227      10127      10000          0          0 
      9054       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8650      10196      10227      10127          0          0          1 
      8488       9995      10227      10127          0          0          1 
      8500       9996      10227      10127          0          0          1 
      8505       9997      10227      10127          0          0          1 
      8512       9995      10227      10127          0          0          1 
      8502       9995      10227      10127          0          0          1 
      8490       9995      10227      10127          0          0          1 
      8486       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8921      10192      10227      10127        109          0      10157 
      8761       9995      10227      10127        111          0      10161 
      8773       9997      10227      10127        110          0      10163 
      8787       9999      10227      10127         99          0      10133 
      8786       9998      10227      10127         99          0      10133 
      8776       9997      10227      10127         99          0      10133 
      8764       9997      10227      10127         99          0      10133 
      8755       9997      10227      10127         99          0      10133 


Throughput: aesdeclast xmm,[m128]  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8584      10416      10227      20127      10014          0       5003 
      8249       9999      10227      20127      10000          0       5002 
      8255      10001      10227      20127      10000          0       5005 
      8245      10000      10227      20127      10000          0       5003 
      8237      10000      10227      20127      10000          0       5003 
      8227      10001      10227      20127      10000          0       5003 
      8218       9999      10227      20127      10000          0       5003 
      8224      10002      10227      20127      10000          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8567      10423      10227      20127       5001          0          1 
      8225      10000      10227      20127       5003          0          1 
      8235      10002      10227      20127       5003          0          1 
      8247      10001      10227      20127       5003          0          1 
      8253      10000      10227      20127       5003          0          1 
      8255      10001      10227      20127       5003          0          1 
      8243      10001      10227      20127       5003          0          1 
      8237      10001      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8826      10413      10227      20127        101          0      20142 
      8487      10002      10227      20127        110          0      20159 
      8499      10004      10227      20127        110          0      20169 
      8507      10002      10227      20127        109          0      20163 
      8513      10000      10227      20127         99          0      20146 
      8507      10001      10227      20127         99          0      20142 
      8499      10000      10227      20127         99          0      20142 
      8491      10001      10227      20127         99          0      20142 


Latency: vaesdeclast xmm,xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34154      40211      10227      10146      10127      10000          0 
     33944      39991      10227      10139      10127      10000          0 
     34015      39991      10227      10138      10127      10000          0 
     33924      39992      10227      10138      10127      10000          0 
     34007      39991      10227      10129      10127      10000          0 
     33960      39991      10227      10129      10127      10000          0 
     33951      39991      10227      10129      10127      10000          0 
     34013      39990      10227      10129      10127      10000          0 


Latency: aesenc xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34156      40155      10227      10146      10127      10000          0 
     33930      39990      10227      10137      10127      10001          0 
     33980      39989      10227      10129      10127      10000          0 
     33990      39991      10227      10129      10127      10000          0 
     33924      39991      10227      10129      10127      10000          0 
     34019      39990      10227      10129      10127      10000          0 
     33930      39990      10227      10129      10127      10000          0 
     33987      39991      10227      10129      10127      10000          0 


Throughput: aesenc xmm,xmm  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8390      10199      10227      10127      10000          0          0 
      8213       9995      10227      10127      10000          0          0 
      8221       9995      10227      10127      10000          0          0 
      8228       9994      10227      10127      10000          0          0 
      8238       9996      10227      10127      10000          0          0 
      8245       9994      10227      10127      10000          0          0 
      8247       9994      10227      10127      10000          0          0 
      8243       9994      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8658      10198      10227      10127          0          0          1 
      8497       9996      10227      10127          0          0          1 
      8507       9996      10227      10127          0          0          1 
      8517       9999      10227      10127          0          0          1 
      8508       9998      10227      10127          0          0          1 
      8501       9997      10227      10127          0          0          1 
      8491       9997      10227      10127          0          0          1 
      8481       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9054      10193      10227      10128        110          0      10164 
      9044       9998      10227      10127        109          0      10158 
      9040       9997      10227      10127        109          0      10160 
      9046       9997      10227      10127        108          0      10159 
     43061      12399      10227      10495        232          2      10674 
      8755       9996      10227      10127        100          0      10137 
      8749       9996      10227      10127        100          0      10137 
      8735       9996      10227      10127        100          0      10137 


Throughput: aesenc xmm,[m128]  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8838      10417      10227      20127      10014          0       5003 
      8479      10000      10227      20127      10000          0       5004 
      8479       9999      10227      20127      10000          0       5003 
      8487      10000      10227      20127      10000          0       5004 
      8495      10000      10227      20127      10000          0       5004 
      8505       9999      10227      20127      10000          0       5003 
      8513      10000      10227      20127      10000          0       5004 
      8506      10000      10227      20127      10000          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11625      13743      10227      20143       5007          0          7 
      9711      11431      10227      20213       5040          0         20 
      8501       9978      10227      20127       5004          0          6 
      8502       9978      10227      20127       5007          0          6 
      8493       9979      10227      20127       5006          0          6 
      8484       9977      10227      20127       5006          0          6 
      8477       9979      10227      20127       5006          0          6 
      8465       9977      10227      20127       5008          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9668      11399      10227      20127        100          0      20141 
      8495      10001      10227      20127        110          0      20171 
      8503      10001      10227      20127         99          0      20138 
      8509      10001      10227      20127         99          0      20142 
      8512      10002      10227      20127        100          0      20139 
      8505      10003      10227      20127        100          0      20139 
      8495      10001      10227      20127         99          0      20138 
      8485      10001      10227      20127         99          0      20142 


Latency: vaesenc xmm,xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33162      40226      10227      10146      10127      10000          0 
     32944      39991      10227      10140      10127      10000          0 
     32904      39992      10227      10140      10127      10000          0 
     32987      39992      10227      10138      10127      10000          0 
     32896      39991      10227      10129      10127      10000          0 
     32951      39991      10227      10129      10127      10000          0 
     32958      39991      10227      10129      10127      10000          0 
     32896      39991      10227      10129      10127      10000          0 


Latency: aesenclast xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35717      40701      10227      10136      10127      10000          0 
     35063      39991      10227      10127      10127      10000          0 
     35046      39991      10227      10127      10127      10000          0 
     35110      39992      10227      10127      10127      10000          0 
     35017      39991      10227      10127      10127      10000          0 
     35111      39991      10227      10127      10127      10000          0 
     35041      39991      10227      10127      10127      10000          0 
     35069      39991      10227      10127      10127      10000          0 


Throughput: aesenclast xmm,xmm  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8646      10192      10227      10127      10000          0          0 
      8487       9995      10227      10127      10000          0          0 
      8493       9996      10227      10127      10000          0          0 
      8505       9996      10227      10127      10000          0          0 
      8512       9995      10227      10127      10000          0          0 
      8505       9997      10227      10127      10000          0          0 
      8495       9995      10227      10127      10000          0          0 
      8487       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8688      10212      10227      10127          0          0          1 
      8512       9996      10227      10127          0          0          1 
      8500       9995      10227      10127          0          0          1 
      8492       9996      10227      10127          0          0          1 
      8482       9995      10227      10127          0          0          1 
      8472       9995      10227      10127          0          0          1 
      8474       9995      10227      10127          0          0          1 
      8486       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8670      10190      10227      10127        110          0      10157 
      8507       9996      10227      10127        108          0      10156 
      8498       9996      10227      10127        109          0      10160 
      8491       9996      10227      10127        111          0      10161 
      8482       9995      10227      10127         99          0      10132 
      8470       9995      10227      10127         99          0      10132 
      8476       9996      10227      10127        100          0      10132 
      8488       9997      10227      10127         99          0      10132 


Throughput: aesenclast xmm,[m128]  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8876      10451      10227      20127      10013          0       5004 
      8502      10000      10227      20127      10000          0       5004 
      8511      10001      10227      20127      10000          0       5004 
      8511      10000      10227      20127      10000          0       5004 
      8497      10000      10227      20127      10000          0       5003 
      8493      10001      10227      20127      10000          0       5003 
      8485      10002      10227      20127      10000          0       5004 
      8479      10002      10227      20127      10000          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9092      10393      10227      20127       5001          0          1 
      8755      10000      10227      20127       5003          0          1 
      8764      10001      10227      20127       5003          0          1 
      8778      10003      10227      20127       5003          0          1 
      8784      10000      10227      20127       5003          0          1 
      8787      10000      10227      20127       5003          0          1 
      8778      10003      10227      20127       5003          0          1 
      8768      10001      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9107      10390      10227      20127        100          0      20145 
      8754      10000      10227      20127        109          0      20166 
      8750      10000      10227      20127        109          0      20164 
      8760      10001      10227      20127        109          0      20165 
      8770      10001      10227      20127        100          0      20143 
      8777      10000      10227      20127         99          0      20142 
      8789      10001      10227      20127        100          0      20143 
      8782      10001      10227      20127         99          0      20142 


Latency: vaesenclast xmm,xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35230      40203      10227      10135      10127      10000          0 
     35060      39992      10227      10139      10127      10000          0 
     35098      39990      10227      10140      10127      10000          0 
     35018      39991      10227      10142      10127      10000          0 
     35114      39990      10227      10138      10127      10000          0 
     35026      39990      10227      10129      10127      10000          0 
     35085      39992      10227      10129      10127      10000          0 
     35071      39990      10227      10129      10127      10000          0 


Latency: aesimc xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70324      80231      10227      20129      20127      20000          0 
    117546      80778      10228      20419      20328      20057          0 
     70137      79991      10227      20141      20127      20000          0 
     70109      79991      10227      20136      20127      20000          0 
     91157      80599      10228      20410      20328      20057          0 
     70116      79991      10227      20129      20127      20000          0 
     70144      79992      10227      20129      20127      20000          0 
     70173      79991      10227      20129      20127      20000          0 


Throughput: aesimc xmm,xmm  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17177      20196      10227      20127      20000          0          0 
     17013      19997      10227      20127      20000          0          0 
     16981      20000      10227      20127      20000          0          0 
     16953      19997      10227      20127      20000          0          0 
     16981      19998      10227      20127      20000          0          0 
     17014      19998      10227      20127      20000          0          0 
     17011      19998      10227      20127      20000          0          0 
     16977      20000      10227      20127      20000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17721      20189      10227      20127          0          0          1 
     17562      19997      10227      20127          0          0          1 
     17527      19998      10227      20127          0          0          1 
     17499      19996      10227      20127          0          0          1 
     17523      19996      10227      20127          0          0          1 
     17563      19996      10227      20127          0          0          1 
     17553      19996      10227      20127          0          0          1 
     17517      19996      10227      20127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17160      20195      10227      20127        110          0      20157 
     16958      19996      10227      20127        110          0      20155 
     16972      19998      10227      20127        110          0      20154 
     17006      19997      10227      20127        100          0      20133 
     17019      20000      10227      20127        100          0      20133 
     16982      19997      10227      20127        100          0      20133 
     16960      19999      10227      20127        100          0      20133 
     16982      19999      10227      20127        100          0      20133 


Throughput: aesimc xmm,[m128]  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18629      20537      10227      30127      20006          0       5002 
     18104      20002      10227      30127      20000          0       5001 
     18098      20004      10227      30127      20000          0       5002 
     18135      20003      10227      30127      20000          0       5002 
     18161      20003      10227      30127      20000          0       5002 
     18124      20003      10227      30127      20000          0       5001 
     18092      20003      10227      30127      20000          0       5002 
     18116      20004      10227      30127      20000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17927      20453      10227      30127       5002          0          1 
     17510      20002      10227      30127       5002          0          1 
     17543      20001      10227      30127       5002          0          1 
     17573      20001      10227      30127       5002          0          1 
     17551      20002      10227      30127       5002          0          1 
     17519      20003      10227      30127       5001          0          1 
     17521      20002      10227      30127       5002          0          1 
     17555      20002      10227      30127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17882      20383      10227      30127        110          0      30162 
     17571      20002      10227      30127        110          0      30166 
     17535      20001      10227      30127        107          0      30167 
     17504      20002      10227      30127        109          0      30155 
     17531      20001      10227      30127        100          0      30141 
     17563      20001      10227      30127        100          0      30141 
     17557      20001      10227      30127        100          0      30141 
     17521      20001      10227      30127        100          0      30141 


Latency: vaesimc xmm,xmm  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     69055      81487      10227      20428      20229      20021          0 
     67968      79932      10227      20140      20127      20001          0 
     67939      79932      10227      20140      20127      20001          0 
     67903      79931      10227      20140      20127      20001          0 
     67913      79932      10227      20140      20127      20001          0 
     67950      79932      10227      20140      20127      20001          0 
     67964      79931      10227      20140      20127      20001          0 
     67935      79931      10227      20140      20127      20001          0 


Latency: aeskeygenassist xmm,xmm ,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    105330     120146      10227     130137     130127      50000          0 
    105390     120168      10227     130139     130127      50000          0 
    105397     120168      10227     130139     130127      50000          0 
    105330     120133      10227     130135     130127      50000          0 
    105304     120130      10227     130135     130127      50000          0 
    105342     120131      10227     130135     130127      50000          0 
    105373     120131      10227     130135     130127      50000          0 
    105341     120131      10227     130135     130127      50000          0 


Throughput: aeskeygenassist xmm,xmm ,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    102747     120944      10227     130127      50000          0          0 
    102060     120167      10227     130127      50000          0          0 
    102051     120165      10227     130127      50000          0          0 
    102049     120127      10227     130127      50000          0          0 
    102075     120127      10227     130127      50000          0          0 
    102059     120127      10227     130127      50000          0          0 
    102036     120128      10227     130127      50000          0          0 
    102014     120126      10227     130127      50000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    105360     120165      10227     130127          0          0      70001 
    105338     120169      10227     130127          0          0      70001 
    105368     120167      10227     130127          0          0      70001 
    105372     120129      10227     130127          0          0      70001 
    105348     120129      10227     130127          0          0      70001 
    105306     120129      10227     130127          0          0      70001 
    105322     120131      10227     130127          0          0      70001 
    105362     120129      10227     130127          0          0      70001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    102473     120603      10227     130127      10103          0     130139 
    102079     120167      10227     130127      10103          0     130139 
    102055     120169      10227     130127      10103          0     130139 
    102033     120130      10227     130127      10101          0     130135 
    102061     120131      10227     130127      10101          0     130135 
    102081     120132      10227     130127      10101          0     130135 
    102055     120131      10227     130127      10101          0     130135 
    102028     120130      10227     130127      10101          0     130135 


Throughput: aeskeygenassist xmm,[m128] ,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    106397     121323      10227     130127      50001          0       5001 
    105348     120174      10227     130127      50001          0       5000 
    105357     120175      10227     130127      50001          0       5001 
    105365     120141      10227     130127      50001          0       5000 
    105373     120137      10227     130127      50001          0       5001 
    105332     120135      10227     130127      50001          0       5000 
    105312     120135      10227     130127      50001          0       5001 
    105344     120137      10227     130127      50001          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    105681     120557      10227     130127       5000          0      60001 
    105379     120170      10227     130127       5001          0      60001 
    105377     120133      10227     130127       5000          0      60001 
    105347     120132      10227     130127       5001          0      60001 
    105308     120129      10227     130127       5000          0      60001 
    105328     120130      10227     130127       5001          0      60001 
    105367     120129      10227     130127       5000          0      60001 
    105361     120132      10227     130127       5001          0      60001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    102391     120544      10227     130127      10102          0     130137 
    102100     120171      10227     130127      10103          0     130139 
    124107     123913      10228     130423      10235          1     130570 
    102050     120168      10227     130127      10103          0     130139 
    102038     120132      10227     130127      10101          0     130135 
    102064     120132      10227     130127      10101          0     130135 
    102080     120135      10227     130127      10101          0     130135 
    102048     120133      10227     130127      10101          0     130135 


Latency: vaeskeygenassist xmm,xmm ,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    109208     120526      10227     130137     130127      50000          0 
    108926     120168      10227     130139     130127      50000          0 
    108849     120132      10227     130135     130127      50000          0 
    108815     120132      10227     130135     130127      50000          0 
    108868     120130      10227     130135     130127      50000          0 
    108885     120130      10227     130135     130127      50000          0 
    108829     120130      10227     130135     130127      50000          0 
    108823     120130      10227     130135     130127      50000          0 


Bit manipulation instructions BMI1


Latency: tzcnt r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26513      30257      10222      10138      10122          0          0 
     26339      29987      10222      10122      10122          0          0 
     26284      29987      10222      10122      10122          0          0 
     26266      29987      10222      10122      10122          0          0 
     26339      29987      10222      10122      10122          0          0 
     26297      29987      10222      10122      10122          0          0 
     26257      29987      10222      10122      10122          0          0 
     26323      29987      10222      10122      10122          0          0 


Throughput: tzcnt r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9468      11167      10222      10122          0      10000          0 
      8478       9990      10222      10122          0      10000          0 
      8485       9988      10222      10122          0      10000          0 
      8495       9989      10222      10122          0      10000          0 
      8503       9990      10222      10122          0      10000          0 
      8501       9989      10222      10122          0      10000          0 
      8491       9989      10222      10122          0      10000          0 
      8485       9990      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9498      10482      10222      10158          1          0         10 
      9155      10142      10222      10124          3          0         -9 
      9154      10078      10222      10122          1          1          3 
      9480      10468      10222      10158          2          0         10 
      9149      10100      10222      10122          3          0          0 
      9155      10110      10222      10122          2          0          3 
      9359      10370      10222      10122          2          0          4 
      9387      10405      10222      10124          4          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9686      10352      10222      10122        105          0      10141 
      9500      10152      10222      10154        118          0      10238 
      9359       9990      10222      10122        102          0      10127 
      9371       9990      10222      10122        100          0      10126 
      9379       9990      10222      10122        102          0      10127 
      9380       9991      10222      10122        102          0      10127 
      9371       9990      10222      10122        100          0      10126 
      9361       9990      10222      10122        102          0      10127 


Throughput: tzcnt r16,m16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8431      10442      10222      20122          0      10012       5002 
      8228       9999      10222      20122          0      10000       5002 
      8218       9997      10222      20122          0      10000       5003 
      8215       9998      10222      20122          0      10000       5003 
      8223       9996      10222      20122          0      10000       5004 
      8230       9997      10222      20122          0      10000       5003 
      8238       9997      10222      20122          0      10000       5003 
      8247       9996      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8650      10388      10222      20122       5002          0          0 
      8479       9999      10222      20122       5004          0          0 
      8475       9998      10222      20122       5003          0          0 
      8483       9998      10222      20122       5003          0          0 
      8493       9999      10222      20122       5002          0          0 
      8499       9998      10222      20122       5002          0          0 
      8508       9998      10222      20122       5002          0          0 
      8507       9997      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8945      10392      10222      20122        106          0      10145 
      8760       9997      10222      20122        101          0      10126 
      8750       9997      10222      20122        102          0      10133 
      8749       9998      10222      20122        101          0      10130 
      8758       9998      10222      20122        101          0      10130 
      8762       9998      10222      20122        101          0      10130 
      8776      10001      10222      20122        101          0      10130 
      8783       9996      10222      20122        100          0      10130 


Latency: tzcnt r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26326      29988      10222      10136      10122          0          0 
     26312      29988      10222      10137      10122          0          0 
     26252      29988      10222      10122      10122          0          0 
     26313      29988      10222      10122      10122          0          0 
     26325      29988      10222      10122      10122          0          0 
     26254      29988      10222      10122      10122          0          0 
     26298      29990      10222      10122      10122          0          0 
     26333      29988      10222      10122      10122          0          0 


Throughput: tzcnt r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9225      10182      10222      10122          0      10000          0 
      9066       9991      10222      10122          0      10000          0 
      9074       9991      10222      10122          0      10000          0 
      9075       9994      10222      10122          0      10000          0 
      9060       9991      10222      10122          0      10000          0 
      9048       9991      10222      10122          0      10000          0 
      9044       9994      10222      10122          0      10000          0 
      9038       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9264      10205      10222      10122          0          0          0 
      9064       9992      10222      10122          0          0          0 
      9052       9990      10222      10122          0          0          0 
      9042       9990      10222      10122          0          0          0 
     42256      12354      10222      10489          5          8         87 
      8489       9991      10222      10122          0          0          0 
      8487       9991      10222      10122          0          0          0 
      8477       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8775       9990      10222      10122        116          0      10163 
      8763       9990      10222      10122        110          0      10146 
      8755       9990      10222      10122        110          0      10150 
      8747       9991      10222      10122        111          0      10157 
      8745       9992      10222      10122        111          0      10153 
      8754       9990      10222      10122        101          0      10130 
      8766       9989      10222      10122        101          0      10130 
      8777       9991      10222      10122        101          0      10130 


Throughput: tzcnt r32,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8698      10252      10222      20122          0      10017       5002 
      8508       9997      10222      20122          0      10000       5002 
      8502       9996      10222      20122          0      10000       5004 
      8496       9997      10222      20122          0      10000       5002 
      8482       9996      10222      20122          0      10000       5002 
      8476       9996      10222      20122          0      10000       5002 
      8478       9997      10222      20122          0      10000       5002 
      8482       9996      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9123      10382      10222      20122       5002          0          0 
      8772       9997      10222      20122       5002          0          0 
      8759       9996      10222      20122       5003          0          0 
      8753       9995      10222      20122       5004          0          0 
      8743       9996      10222      20122       5002          0          0 
      8747       9995      10222      20122       5002          0          0 
      8759       9995      10222      20122       5002          0          0 
      8765       9995      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8846      10432      10222      20122        111          0      10157 
      8475       9994      10222      20122        110          0      10151 
      8485       9996      10222      20122        111          0      10157 
      8493       9995      10222      20122        101          0      10130 
      8503       9996      10222      20122        101          0      10130 
      8511       9995      10222      20122        101          0      10130 
      8500       9995      10222      20122        101          0      10130 
      8491       9996      10222      20122        101          0      10130 


Latency: tzcnt r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25743      30260      10222      10128      10122          0          0 
     25472      29988      10222      10128      10122          0          0 
     25431      29988      10222      10131      10122          0          0 
     25500      29991      10222      10137      10122          0          0 
     25494      29988      10222      10137      10122          0          0 
     25429      29988      10222      10122      10122          0          0 
     25478      29990      10222      10122      10122          0          0 
     25506      29988      10222      10122      10122          0          0 


Throughput: tzcnt r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8672      10215      10222      10122          0      10000          0 
      8472       9992      10222      10122          0      10000          0 
      8469       9989      10222      10122          0      10000          0 
      8477       9990      10222      10122          0      10000          0 
      8485       9992      10222      10122          0      10000          0 
      8497       9990      10222      10122          0      10000          0 
      8503       9989      10222      10122          0      10000          0 
      8503       9992      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8314      10416      10222      10122          0          0          0 
      7972       9990      10222      10122          0          0          0 
      7979       9991      10222      10122          0          0          0 
      7993       9991      10222      10122          0          0          0 
      7998       9989      10222      10122          0          0          0 
      8007       9991      10222      10122          0          0          0 
      8004       9991      10222      10122          0          0          0 
      7997       9993      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9285      11292      10222      10122        104          0      10140 
      8226       9991      10222      10122        111          0      10154 
      8236       9991      10222      10122        101          0      10129 
      8246       9991      10222      10122        101          0      10129 
      8244       9991      10222      10122        101          0      10129 
      8241       9992      10222      10122        101          0      10129 
      8227       9991      10222      10122        101          0      10129 
      8220       9991      10222      10122        101          0      10129 


Throughput: tzcnt r64,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10171      11770      10222      20154          4      10038       5035 
      8907      10164      10222      20154          4      10017       5034 
      9190      10499      10222      20218         12      10050       5099 
      9184      10500      10222      20218         12      10055       5103 
      8901      10169      10222      20154          3      10017       5037 
      9356      10672      10222      20250         15      10071       5133 
      9218      10506      10222      20218          9      10055       5084 
      9077      10333      10222      20186          8      10036       5068 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8449      10416      10222      20122       5002          0          0 
      8234       9997      10222      20122       5003          0          0 
      8226       9998      10222      20122       5003          0          0 
      8219      10000      10222      20122       5004          0          0 
      8215       9999      10222      20122       5002          0          0 
      8222       9998      10222      20122       5002          0          0 
      8234      10002      10222      20122       5002          0          0 
      8243       9999      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8507      10229      10222      20122        106          0      10144 
      8489       9997      10222      20122        111          0      10148 
      8500       9999      10222      20122        110          0      10150 
      8507       9998      10222      20122        101          0      10127 
      8505       9998      10222      20122        101          0      10132 
      8497       9998      10222      20122        101          0      10132 
      8487       9998      10222      20122        101          0      10126 
      8479       9999      10222      20122        101          0      10126 


Latency: blsi r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9385      10354      10222      10139      10122          0          0 
      9040       9989      10222      10156      10122          0          0 
      9032       9989      10222      10126      10122          0          0 
      9038       9989      10222      10126      10122          0          0 
      9050       9989      10222      10126      10122          0          0 
      9058       9989      10222      10126      10122          0          0 
      9070       9989      10222      10126      10122          0          0 
      9066       9989      10222      10126      10122          0          0 


Throughput: blsi r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4614       5421      10222      10122          0       5000          0 
      4256       5001      10222      10122          0       5000          0 
      4256       5001      10222      10122          0       5000          0 
      4250       5001      10222      10122          0       5000          0 
      4249       5003      10222      10122          0       5000          0 
      4243       5001      10222      10122          0       5000          0 
      4243       5001      10222      10122          0       5000          0 
      4242       5004      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4605       5410      10222      10122          0          0       5000 
      4258       4999      10222      10122          0          0       5000 
      4258       5003      10222      10122          0          0       5000 
      4256       5001      10222      10122          0          0       5000 
      4254       5004      10222      10122          0          0       5000 
      4249       5001      10222      10122          0          0       5000 
      4249       5001      10222      10122          0          0       5000 
      4249       5004      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4437       5384      10222      10122        102          0      10140 
      4123       5003      10222      10122        111          0      10164 
      4124       5002      10222      10122        101          0      10137 
      4129       5004      10222      10122        101          0      10137 
      4128       5001      10222      10122        101          0      10137 
      4125       5001      10222      10122        101          0      10137 
      4128       5004      10222      10122        101          0      10137 
      4121       5001      10222      10122        101          0      10137 


Throughput: blsi r32,m32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4765       5638      10222      10150      20122          0          0 
      4407       5039      10222      10162      20122          0          0 
      4409       5040      10222      10164      20122          0          0 
      4413       5038      10222      10164      20122          0          0 
      4403       5024      10222      10135      20122          0          0 
      4403       5023      10222      10135      20122          0          0 
      4405       5024      10222      10138      20122          0          0 
      4411       5024      10222      10132      20122          0          0 


Latency: blsi r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9103      10369      10222      10143      10122          0          0 
      8757       9990      10222      10151      10122          0          0 
      8747       9988      10222      10148      10122          0          0 
      8741       9989      10222      10156      10122          0          0 
      8747       9990      10222      10157      10122          0          0 
      8761       9989      10222      10126      10122          0          0 
      8765       9989      10222      10126      10122          0          0 
      8777       9989      10222      10126      10122          0          0 


Throughput: blsi r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4719       5392      10222      10122          0       5000          0 
      4383       5002      10222      10122          0       5000          0 
      4382       5001      10222      10122          0       5000          0 
      4387       5001      10222      10122          0       5000          0 
      4391       5004      10222      10122          0       5000          0 
      4390       5001      10222      10122          0       5000          0 
      4395       5001      10222      10122          0       5000          0 
      4396       5003      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4588       5404      10222      10122          0          0       5000 
      4246       5001      10222      10122          0          0       5000 
      4244       5001      10222      10122          0          0       5000 
      4237       5003      10222      10122          0          0       5000 
      4235       5002      10222      10122          0          0       5000 
      4239       5001      10222      10122          0          0       5000 
      4242       5003      10222      10122          0          0       5000 
      4246       5001      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4462       5421      10222      10122        102          0      10140 
      4117       5004      10222      10122        111          0      10160 
      4121       5001      10222      10122        111          0      10164 
      4123       5002      10222      10122        101          0      10137 
      4127       5003      10222      10122        101          0      10137 
      4129       5001      10222      10122        101          0      10137 
      4129       5002      10222      10122        101          0      10137 
      4127       5004      10222      10122        101          0      10137 


Throughput: blsi r64,m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5785       6949      10222      10148      20128          5          0 
      5985       6867      10222      10171      20126          4          0 
      5610       6420      10222      10138      20122          0          0 
      4845       5562      10222      10150      20126         -2          0 
      4828       5543      10222      10137      20124          4          0 
      5248       6029      10222      10154      20124         13          0 
      5136       5877      10222      10145      20124          0          0 
      5162       5939      10222      10153      20126         10          0 


Latency: blsmsk r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9561      10210      10222      10144      10122          0          0 
      9363       9990      10222      10147      10122          0          0 
      9378       9991      10222      10147      10122          0          0 
      9383       9990      10222      10157      10122          0          0 
      9375       9989      10222      10126      10122          0          0 
      9367       9992      10222      10126      10122          0          0 
      9351       9989      10222      10126      10122          0          0 
      9341       9989      10222      10126      10122          0          0 


Throughput: blsmsk r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5285       5632      10222      10122          0       5000          0 
      4694       5004      10222      10122          0       5000          0 
      4687       5003      10222      10122          0       5000          0 
      4685       5003      10222      10122          0       5000          0 
      4680       5005      10222      10122          0       5000          0 
      4677       5004      10222      10122          0       5000          0 
      4678       5003      10222      10122          0       5000          0 
      4686       5004      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4617       5444      10222      10122          0          0       5000 
      4245       5004      10222      10122          0          0       5000 
      4243       5003      10222      10122          0          0       5000 
      4244       5003      10222      10122          0          0       5000 
      4252       5005      10222      10122          0          0       5000 
      4252       5005      10222      10122          0          0       5000 
      4255       5004      10222      10122          0          0       5000 
      4257       5006      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4384       5172      10222      10122        103          0      10141 
      4245       5003      10222      10122        111          0      10163 
      4243       5007      10222      10122        111          0      10164 
      4246       5004      10222      10122        111          0      10163 
      4244       5004      10222      10122        101          0      10137 
      4253       5004      10222      10122        101          0      10137 
      4253       5006      10222      10122        101          0      10137 
      4255       5004      10222      10122        101          0      10137 


Throughput: blsmsk r32,m32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4599       5432      10222      10144      20122          0          0 
      4562       5215      10222      10179      20143          0          0 
      5515       6350      10222      10179      20147         -2          0 
      5761       6650      10222      10123      20130         -6          0 
      5407       6215      10222      10129      20128          6          0 
      5723       6571      10222      10229      20168         13          0 
      4964       5697      10222      10128      20126          3          0 
      5948       7077      10222      10283      20168          7          0 


Latency: blsmsk r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9123      10398      10222      10149      10122          0          0 
      8778       9988      10222      10149      10122          0          0 
      8772       9987      10222      10157      10122          0          0 
      8768       9988      10222      10151      10122          0          0 
      8752       9988      10222      10153      10122          0          0 
      8745       9989      10222      10132      10122          0          0 
      8742       9988      10222      10133      10122          0          0 
      8750       9988      10222      10132      10122          0          0 


Throughput: blsmsk r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4726       5400      10222      10122          0       5000          0 
      4385       5003      10222      10122          0       5000          0 
      4387       5003      10222      10122          0       5000          0 
      4387       5004      10222      10122          0       5000          0 
      4395       5006      10222      10122          0       5000          0 
      4397       5004      10222      10122          0       5000          0 
      4397       5004      10222      10122          0       5000          0 
      4399       5005      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4748       5405      10222      10122          0          0       5000 
      4395       5001      10222      10122          0          0       5000 
      4393       5001      10222      10122          0          0       5000 
      4391       5005      10222      10122          0          0       5000 
      4391       5004      10222      10122          0          0       5000 
      4391       5004      10222      10122          0          0       5000 
      4386       5005      10222      10122          0          0       5000 
      4381       5004      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4726       5385      10222      10122        103          0      10141 
      4390       5002      10222      10122        111          0      10162 
      4389       5004      10222      10122        111          0      10164 
      4385       5001      10222      10122        101          0      10137 
      4382       5002      10222      10122        101          0      10137 
      4381       5003      10222      10122        101          0      10137 
      4381       5001      10222      10122        101          0      10137 
      4382       5004      10222      10122        101          0      10137 


Throughput: blsmsk r64,m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4641       5497      10222      10157      20122          0          0 
      4419       5042      10222      10162      20122          0          0 
      4417       5038      10222      10163      20122          0          0 
      4425       5043      10222      10165      20122          0          0 
      4410       5022      10222      10132      20122          0          0 
      4409       5021      10222      10132      20122          0          0 
      4415       5023      10222      10132      20122          0          0 
      4415       5023      10222      10135      20122          0          0 


Latency: blsr r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8648      10189      10222      10145      10122          0          0 
      8470       9988      10222      10154      10122          0          0 
      8467       9990      10222      10128      10122          0          0 
      8473       9989      10222      10126      10122          0          0 
      8485       9989      10222      10126      10122          0          0 
      8491       9989      10222      10126      10122          0          0 
      8503       9990      10222      10128      10122          0          0 
      8499       9989      10222      10126      10122          0          0 


Throughput: blsr r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4603       5241      10222      10122          0       4999          0 
      4393       5003      10222      10122          0       5000          0 
      4395       5001      10222      10122          0       5000          0 
      4391       5002      10222      10122          0       5000          0 
      4391       5004      10222      10122          0       5000          0 
      4390       5001      10222      10122          0       5000          0 
      4389       5001      10222      10122          0       5000          0 
      4385       5004      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4621       5443      10222      10122          0          0       5000 
      4247       5004      10222      10122          0          0       5000 
      4239       5003      10222      10122          0          0       5000 
      4241       5006      10222      10122          0          0       5000 
      4240       5003      10222      10122          0          0       5000 
      4240       5003      10222      10122          0          0       5000 
      4247       5004      10222      10122          0          0       5000 
      4245       5004      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4733       5405      10222      10122        103          0      10141 
      4380       5003      10222      10122        111          0      10162 
      4381       5002      10222      10122        111          0      10163 
      4393       5005      10222      10122        111          0      10163 
      4392       5004      10222      10122        101          0      10137 
      4395       5004      10222      10122        101          0      10137 
      4396       5005      10222      10122        101          0      10137 
      4395       5004      10222      10122        101          0      10137 


Throughput: blsr r32,m32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4621       5428      10222      10149      20122          0          0 
      4425       5045      10222      10165      20122          0          0 
      4425       5040      10222      10164      20122          0          0 
      4415       5022      10222      10135      20122          0          0 
      4413       5025      10222      10135      20122          0          0 
      4411       5022      10222      10132      20122          0          0 
      4404       5023      10222      10136      20122          0          0 
      4407       5023      10222      10132      20122          0          0 


Latency: blsr r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8826      10379      10222      10142      10122          0          0 
      8503       9988      10222      10156      10122          0          0 
      8499       9987      10222      10152      10122          0          0 
      8489       9986      10222      10150      10122          0          0 
      8481       9988      10222      10128      10122          0          0 
      8474       9988      10222      10128      10122          0          0 
      8465       9988      10222      10128      10122          0          0 
      8477       9988      10222      10128      10122          0          0 


Throughput: blsr r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5396       6163      10222      10122          0       5000          0 
      4385       5002      10222      10122          0       5000          0 
      4392       5006      10222      10122          0       5000          0 
      4391       5003      10222      10122          0       5000          0 
      4395       5004      10222      10122          0       5000          0 
      4399       5005      10222      10122          0       5000          0 
      4403       5004      10222      10122          0       5000          0 
      4400       5004      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5480       6255      10222      10122          0          0       5000 
      4375       5002      10222      10122          0          0       5000 
      4379       5003      10222      10122          0          0       5000 
      4386       5006      10222      10122          0          0       5000 
      4385       5003      10222      10122          0          0       5000 
      4387       5003      10222      10122          0          0       5000 
      4391       5004      10222      10122          0          0       5000 
      4395       5004      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4732       5391      10222      10122        103          0      10141 
      4397       5002      10222      10122        111          0      10162 
      4395       5001      10222      10122        111          0      10164 
      4399       5004      10222      10122        101          0      10137 
      4392       5002      10222      10122        101          0      10137 
      4391       5002      10222      10122        101          0      10137 
      4389       5004      10222      10122        101          0      10137 
      4385       5002      10222      10122        101          0      10137 


Throughput: blsr r64,m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4759       5403      10222      10146      20122          0          0 
      4548       5022      10222      10135      20122          0          0 
      4544       5023      10222      10132      20122          0          0 
      4544       5021      10222      10132      20122          0          0 
      4538       5022      10222      10136      20122          0          0 
      4544       5023      10222      10132      20122          0          0 
      4544       5021      10222      10135      20122          0          0 
      4547       5021      10222      10130      20122          0          0 


Latency: andn r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8773      10341      10222      10146      10122          0          0 
      8465       9990      10222      10156      10122          0          0 
      8475       9992      10222      10146      10122          0          0 
      8483       9990      10222      10128      10122          0          0 
      8493       9990      10222      10128      10122          0          0 
      8503       9991      10222      10132      10122          0          0 
      8501       9989      10222      10132      10122          0          0 
      8493       9990      10222      10132      10122          0          0 


Throughput: andn r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4716       5392      10222      10122          0       5000          0 
      4378       5004      10222      10122          0       5000          0 
      4385       5003      10222      10122          0       5000          0 
      4383       5002      10222      10122          0       5000          0 
      4391       5005      10222      10122          0       5000          0 
      4393       5004      10222      10122          0       5000          0 
      4392       5005      10222      10122          0       5000          0 
      4397       5003      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5124       6022      10222      10122          0          0       5000 
      4259       5007      10222      10122          0          0       5000 
      4261       5002      10222      10122          0          0       5000 
      4261       5001      10222      10122          0          0       5000 
      4256       5004      10222      10122          0          0       5000 
      4254       5001      10222      10122          0          0       5000 
      4252       5001      10222      10122          0          0       5000 
      4252       5005      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4415       5195      10222      10122        102          0      10138 
      4250       5003      10222      10122        111          0      10162 
      4248       5007      10222      10122        111          0      10164 
      4246       5004      10222      10122        101          0      10137 
      4241       5003      10222      10122        101          0      10137 
      4243       5006      10222      10122        101          0      10137 
      4241       5004      10222      10122        101          0      10137 
      4240       5004      10222      10122        101          0      10137 


Throughput: andn r32,r32,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4635       5280      10222      20122          1       5026       5000 
      4429       5047      10222      20122          1       5000       5000 
      4428       5046      10222      20122          1       5000       5000 
      4411       5032      10222      20122          1       5000       5000 
      4407       5031      10222      20122          1       5000       5000 
      4407       5030      10222      20122          1       5000       5000 
      4405       5032      10222      20122          1       5000       5000 
      4403       5031      10222      20122          1       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4629       5269      10222      20122       5000          0       5028 
      4429       5044      10222      20122       5000          0       5000 
      4409       5025      10222      20122       5000          0       5000 
      4401       5023      10222      20122       5000          0       5000 
      4403       5026      10222      20122       5000          0       5000 
      4397       5025      10222      20122       5000          0       5000 
      4397       5024      10222      20122       5000          0       5000 
      4395       5028      10222      20122       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5737       6540      10222      20124        106          2      10138 
      4988       5703      10222      20126        107          1      10155 
      5598       6375      10222      20126        124          1      10167 
      5079       5815      10222      20126         99          0      10138 
      5362       6129      10222      20124        101          0      10140 
      5127       5855      10222      20124        107         -1      10140 
      5186       5937      10222      20124         91          0      10136 
      4913       5636      10222      20128        105         -1      10150 


Latency: andn r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9118      10378      10222      10140      10122          0          0 
      8774       9988      10222      10153      10122          0          0 
      8767       9989      10222      10143      10122          0          0 
      8759       9990      10222      10152      10122          0          0 
      8747       9989      10222      10130      10122          0          0 
      8741       9989      10222      10131      10122          0          0 
      8751       9988      10222      10131      10122          0          0 
      8761       9989      10222      10126      10122          0          0 


Throughput: andn r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4603       5419      10222      10122          0       5000          0 
      4255       5006      10222      10122          0       5000          0 
      4255       5003      10222      10122          0       5000          0 
      4255       5003      10222      10122          0       5000          0 
      4261       5007      10222      10122          0       5000          0 
      4257       5004      10222      10122          0       5000          0 
      4255       5004      10222      10122          0       5000          0 
      4251       5005      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4598       5409      10222      10122          0          0       5000 
      4250       5002      10222      10122          0          0       5000 
      4247       5002      10222      10122          0          0       5000 
      4247       5004      10222      10122          0          0       5000 
      4241       5001      10222      10122          0          0       5000 
      4238       5002      10222      10122          0          0       5000 
      4236       5004      10222      10122          0          0       5000 
      4237       5001      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4532       5345      10222      10122        102          0      10136 
      4241       5002      10222      10122        111          0      10163 
      4241       5003      10222      10122        111          0      10161 
      4246       5002      10222      10122        111          0      10164 
      4242       5002      10222      10122        111          0      10161 
      4251       5004      10222      10122        101          0      10137 
      4253       5003      10222      10122        101          0      10137 
      4255       5003      10222      10122        101          0      10137 


Throughput: andn r64,r64,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5761       6585      10222      20122          0       5010       5000 
      4417       5044      10222      20122          0       5000       5000 
      4419       5043      10222      20122          0       5000       5000 
      4423       5044      10222      20122          0       5000       5000 
      4405       5023      10222      20122          0       5000       5000 
      4413       5026      10222      20122          0       5000       5000 
      4417       5027      10222      20122          0       5000       5000 
      4417       5027      10222      20122          0       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4603       5240      10222      20122       5000          0       5028 
      4429       5043      10222      20122       5000          0       5000 
      4405       5025      10222      20122       5000          0       5000 
      4401       5022      10222      20122       5000          0       5000 
      4403       5026      10222      20122       5000          0       5000 
      4397       5023      10222      20122       5000          0       5000 
      4393       5022      10222      20122       5000          0       5000 
      4391       5023      10222      20122       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4593       5231      10222      20122        107          0      10142 
      4429       5049      10222      20122        112          0      10162 
      4433       5053      10222      20122        112          0      10163 
      4421       5045      10222      20122        112          0      10164 
      4403       5031      10222      20122        102          0      10135 
      4405       5033      10222      20122        102          0      10137 
      4397       5028      10222      20122        102          0      10130 
      4403       5031      10222      20122        102          0      10137 


Latency: bextr r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17878      20368      10222      20149      20122       5026          0 
     17507      19988      10222      20156      20122       5032          0 
     17503      19987      10222      20154      20122       5026          0 
     17537      19989      10222      20156      20122       5032          0 
     17561      19988      10222      20151      20122       5036          0 
     17529      19988      10222      20128      20122       5035          0 
     17498      19989      10222      20128      20122       5035          0 
     17517      19988      10222      20128      20122       5035          0 


Throughput: bextr r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4915       5796      10222      20122       5019       5074          0 
      4385       5164      10222      20122       5046       5005          0 
      4357       5128      10222      20122       5048       5000          0 
      4358       5129      10222      20122       5048       5002          0 
      4362       5129      10222      20122       5048       5002          0 
      4364       5130      10222      20122       5048       5002          0 
      4367       5130      10222      20122       5048       5000          0 
      4365       5130      10222      20122       5048       5002          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5091       6000      10222      20122          0          0       4878 
      4381       5162      10222      20122          0          0       5000 
      4387       5163      10222      20122          0          0       5003 
      4389       5163      10222      20122          0          0       5003 
      4363       5128      10222      20122          0          0       5004 
      4365       5128      10222      20122          0          0       5004 
      4367       5129      10222      20122          0          0       5004 
      4368       5130      10222      20122          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5070       5773      10222      20122       5098          0      20183 
      4532       5160      10222      20122       5071          0      20192 
      4536       5166      10222      20122       5073          0      20177 
      4500       5130      10222      20122       5063          0      20181 
      4498       5127      10222      20122       5063          0      20181 
      4493       5129      10222      20122       5063          0      20181 
      4492       5127      10222      20122       5063          0      20181 
      4490       5128      10222      20122       5063          0      20181 


Throughput: bextr r32,m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6981       8232      10222      30122       5167       4909       5004 
      6455       7619      10222      30122       5043       4962       5005 
      6463       7625      10222      30122       5041       4961       5004 
      6439       7591      10222      30122       5042       4961       5004 
      6440       7586      10222      30122       5042       4961       5004 
      6447       7587      10222      30122       5042       4961       5004 
      6451       7589      10222      30122       5042       4961       5004 
      6457       7587      10222      30122       5042       4961       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6982       8227      10222      30122       5004          0       5119 
      6469       7616      10222      30122       5005          0       5040 
      6473       7617      10222      30122       5004          0       5039 
      6485       7618      10222      30122       5004          0       5039 
      6455       7581      10222      30122       5004          0       5039 
      6449       7582      10222      30122       5004          0       5039 
      6440       7581      10222      30122       5004          0       5039 
      6439       7581      10222      30122       5004          0       5039 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7171       8170      10222      30122       4942          0      30154 
      6679       7617      10222      30122       5066          0      30165 
      6671       7615      10222      30122       5066          0      30165 
      6668       7618      10222      30122       5067          0      30161 
      6633       7580      10222      30122       5061          0      30149 
      6635       7581      10222      30122       5061          0      30149 
      6638       7583      10222      30122       5061          0      30149 
      6645       7582      10222      30122       5061          0      30149 


Latency: bextr r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17832      20372      10222      20157      20122       5027          0 
     17529      19989      10222      20156      20122       5027          0 
     17560      19989      10222      20155      20122       5024          0 
     17541      19990      10222      20156      20122       5027          0 
     17505      19989      10222      20127      20122       5026          0 
     17504      19989      10222      20129      20122       5036          0 
     17539      19991      10222      20127      20122       5026          0 
     17561      19989      10222      20127      20122       5026          0 


Throughput: bextr r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5063       5783      10222      20122       5016       5073          0 
      4571       5224      10222      20122       5036       5030          0 
      4522       5163      10222      20122       5046       5014          0 
      4522       5164      10222      20122       5046       5015          0 
      4494       5128      10222      20122       5048       5010          0 
      4499       5129      10222      20122       5048       5010          0 
      4502       5130      10222      20122       5048       5010          0 
      4510       5131      10222      20122       5048       5010          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5200       5924      10222      20122          0          0       4918 
      4538       5166      10222      20122          0          0       5013 
      4536       5162      10222      20122          0          0       5000 
      4506       5129      10222      20122          0          0       4998 
      4504       5130      10222      20122          0          0       4998 
      4497       5127      10222      20122          0          0       4998 
      4496       5129      10222      20122          0          0       4998 
      4496       5128      10222      20122          0          0       4998 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4935       5819      10222      20122       5108          0      20190 
      4385       5165      10222      20122       5073          0      20199 
      4383       5164      10222      20122       5071          0      20196 
      4389       5165      10222      20122       5074          0      20175 
      4363       5128      10222      20122       5063          0      20185 
      4363       5129      10222      20122       5063          0      20185 
      4365       5128      10222      20122       5063          0      20185 
      4362       5128      10222      20122       5063          0      20185 


Throughput: bextr r64,m64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7493       9088      10222      30122       5208       4923       5005 
      6274       7618      10222      30122       5040       4961       5004 
      6239       7582      10222      30122       5041       4961       5004 
      6235       7582      10222      30122       5041       4961       5004 
      6231       7583      10222      30122       5041       4961       5004 
      6229       7583      10222      30122       5041       4961       5004 
      6235       7582      10222      30122       5041       4961       5004 
      6241       7583      10222      30122       5041       4961       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7170       8179      10222      30122       5004          0       5095 
      6677       7624      10222      30122       5004          0       5039 
      6637       7587      10222      30122       5004          0       5039 
      6640       7588      10222      30122       5004          0       5039 
      6645       7588      10222      30122       5004          0       5039 
      6649       7587      10222      30122       5004          0       5039 
      6653       7587      10222      30122       5004          0       5039 
      6661       7588      10222      30122       5004          0       5039 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6976       8208      10222      30122       4963          0      30154 
      6469       7616      10222      30122       5066          0      30165 
      6463       7616      10222      30122       5067          0      30161 
      6457       7617      10222      30122       5067          0      30161 
      6423       7581      10222      30122       5061          0      30149 
      6430       7584      10222      30122       5061          0      30149 
      6430       7581      10222      30122       5061          0      30149 
      6435       7581      10222      30122       5061          0      30149 
Bit manipulation instructions BMI2


Latency: mulx r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37007      43512      10222      30250      30154       7063          0 
     36682      43243      10222      30146      30122       7062          0 
     36820      43286      10222      30140      30122       7063          0 
     36719      43270      10222      30144      30122       7058          0 
     36959      43475      10222      30231      30154       7061          0 
     36880      43422      10222      30232      30154       7057          0 
     37455      44109      10222      30652      30282       7082          0 
     37667      44309      10222      30761      30314       7090          0 


Throughput: mulx r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9187      10491      10222      30122       6940      10003          0 
      8836      10101      10222      30122       6930      10003          0 
      8789      10039      10222      30122       6940      10002          0 
      8796      10037      10222      30122       6926      10001          0 
      8808      10038      10222      30122       6926      10001          0 
      8820      10038      10222      30122       6926      10001          0 
      8814      10039      10222      30122       6940      10002          0 
      8806      10037      10222      30122       6926      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9170      10458      10222      30122          0          0       5722 
      8845      10096      10222      30122          0          0       5704 
      8845      10105      10222      30122          0          0       5705 
      8844      10096      10222      30122          0          0       5723 
      8803      10040      10222      30122          0          0       5715 
      8812      10039      10222      30122          0          0       5715 
      8825      10044      10222      30122          0          0       5715 
      8823      10040      10222      30122          0          0       5740 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9326      10618      10222      30122       7448          0      30161 
      8870      10092      10222      30122       7464          0      30147 
      8866      10099      10222      30122       7449          0      30167 
      8852      10092      10222      30122       7447          0      30149 
      8798      10041      10222      30122       7435          0      30152 
      8787      10039      10222      30122       7445          0      30155 
      8792      10039      10222      30122       7435          0      30152 
      8804      10039      10222      30122       7435          0      30152 


Throughput: mulx r32,r32,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     21827      24931      10222      40122       6997      10006       5001 
     21654      24719      10222      40122       6991      10001       5001 
     21688      24695      10222      40122       6985      10001       5001 
     21688      24721      10222      40122       6991      10001       5001 
     21652      24738      10222      40122       6991      10001       5001 
     21683      24739      10222      40122       6991      10001       5001 
     21726      24737      10222      40122       6991      10001       5001 
     21692      24741      10222      40122       6991      10001       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     21129      24854      10222      40122       5002          0       5989 
     20909      24580      10222      40122       5002          0       5979 
     20874      24601      10222      40122       5002          0       5986 
     20882      24625      10222      40122       5002          0       5987 
     20937      24625      10222      40122       5002          0       5987 
     20943      24626      10222      40122       5002          0       5987 
     20895      24625      10222      40122       5002          0       5987 
     20889      24625      10222      40122       5002          0       5987 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     23215      24813      10222      40122       7147          0      30158 
     23080      24617      10222      40122       7152          0      30133 
     23108      24616      10222      40122       7152          0      30133 
     23050      24615      10222      40122       7152          0      30133 
     23062      24636      10222      40122       7143          0      30138 
     23121      24635      10222      40122       7143          0      30138 
     23104      24635      10222      40122       7143          0      30138 
     23052      24636      10222      40122       7143          0      30138 


Latency: mulx r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35360      40310      10222      20144      20122          0          0 
     35086      39989      10222      20146      20122          0          0 
     35030      39990      10222      20143      20122          0          0 
     35117      39990      10222      20141      20122          0          0 
     35022      39989      10222      20145      20122          0          0 
     35102      39991      10222      20127      20122          0          0 
     35056      39989      10222      20126      20122          0          0 
     35048      39990      10222      20127      20122          0          0 


Throughput: mulx r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8876      10429      10222      20122          0      10000          0 
      8511      10008      10222      20122          0      10000          0 
      8503      10008      10222      20122          0      10000          0 
      8493      10006      10222      20122          0      10000          0 
      8483      10007      10222      20122          0      10000          0 
      8483      10006      10222      20122          0      10000          0 
      8495      10006      10222      20122          0      10000          0 
      8505      10006      10222      20122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9853      11578      10222      20122          0          0      10000 
      8508      10007      10222      20122          0          0      10000 
      8499      10008      10222      20122          0          0      10000 
      8487      10005      10222      20122          0          0      10000 
      8485      10009      10222      20122          0          0      10000 
      8493      10010      10222      20122          0          0      10000 
      8496      10007      10222      20122          0          0      10000 
      8507      10008      10222      20122          0          0      10000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8911      10493      10222      20122        102          0      20136 
      8489      10008      10222      20122        111          0      20165 
      8479      10006      10222      20122        111          0      20162 
      8487      10006      10222      20122        111          0      20164 
      8493      10008      10222      20122        101          0      20136 
      8503      10008      10222      20122        101          0      20136 
      8513      10006      10222      20122        101          0      20136 
      8518      10007      10222      20122        101          0      20136 


Throughput: mulx r64,r64,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16439      19375      10222      30122          1      10005       5000 
     16040      18874      10222      30122          1      10000       5001 
     16097      18915      10222      30122          1      10000       5002 
     16056      18896      10222      30122          1      10000       5001 
     16037      18909      10222      30122          1      10000       5001 
     16043      18910      10222      30122          1      10000       5001 
     16075      18911      10222      30122          1      10000       5001 
     16095      18909      10222      30122          1      10000       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17394      19162      10222      30122       5001          0      10004 
     17144      18920      10222      30122       5001          0      10000 
     17112      18924      10222      30122       5001          0      10000 
     17115      18900      10222      30122       5002          0      10000 
     17162      18911      10222      30122       5001          0      10000 
     17162      18914      10222      30122       5001          0      10000 
     17124      18911      10222      30122       5001          0      10000 
     17105      18913      10222      30122       5001          0      10000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16272      19160      10222      30122        106          0      20139 
     16029      18908      10222      30122        110          0      20150 
     16042      18905      10222      30122        110          0      20148 
     16054      18888      10222      30122        111          0      20158 
     16091      18912      10222      30122        101          0      20128 
     16064      18911      10222      30122        101          0      20128 
     16035      18911      10222      30122        101          0      20128 
     16044      18912      10222      30122        101          0      20128 


Latency: pdep r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25712      30294      10222      10148      10122          0          0 
     58348      32363      10222      10641      10489         57          0 
     24676      29989      10222      10150      10122          0          0 
     24740      29989      10222      10122      10122          0          0 
     24704      29990      10222      10122      10122          0          0 
     24662      29989      10222      10124      10122          0          0 
     24721      29989      10222      10124      10122          0          0 
     24729      29989      10222      10124      10122          0          0 


Throughput: pdep r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8546      10389      10222      10122          0      10000          0 
      8213       9991      10222      10122          0      10000          0 
      8220       9990      10222      10122          0      10000          0 
      8229       9991      10222      10122          0      10000          0 
      8237       9991      10222      10122          0      10000          0 
      8245       9991      10222      10122          0      10000          0 
      8247       9991      10222      10122          0      10000          0 
      8239       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9238      11230      10222      10122          0          0          0 
      8211       9991      10222      10122          0          0          0 
      8218       9990      10222      10122          0          0          0 
      8226       9991      10222      10122          0          0          0 
      8235       9991      10222      10122          0          0          0 
      8243       9991      10222      10122          0          0          0 
      8249       9991      10222      10122          0          0          0 
      8239       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9076      10996      10222      10122        104          0      10140 
      8249       9993      10222      10122        111          0      10150 
      8237       9991      10222      10122        111          0      10156 
      8231       9991      10222      10122        101          0      10129 
      8222       9992      10222      10122        101          0      10129 
      8216       9991      10222      10122        101          0      10129 
      8219       9991      10222      10122        101          0      10129 
      8224       9991      10222      10122        101          0      10129 


Throughput: pdep r32,r32,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8965      10222      10222      20122          0      10021       5004 
      8759       9996      10222      20122          0      10000       5002 
      8751       9999      10222      20122          0      10000       5003 
      8753      10000      10222      20122          0      10000       5003 
      8761       9997      10222      20122          0      10000       5003 
      8775      10000      10222      20122          0      10000       5002 
      8782       9999      10222      20122          0      10000       5004 
      8786       9999      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17313      11088      10223      20330       5038          2         44 
      8578      10486      10222      20130       5001          0         12 
      8332      10171      10222      20132       5005          0          3 
      9007      10981      10222      20170       5032          0         10 
      8689      10614      10222      20155       5000          0          4 
      8392      10226      10222      20132       5001          0          3 
      9490      11511      10222      20206       5055          0         20 
      8243       9996      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8699      10225      10222      20122        106          0      10138 
      8499       9998      10222      20122        111          0      10150 
      8493      10002      10222      20122        111          0      10152 
      8478       9999      10222      20122        101          0      10127 
      8475       9997      10222      20122        101          0      10127 
      8489      10000      10222      20122        101          0      10129 
      8495       9999      10222      20122        101          0      10129 
      8507      10000      10222      20122        101          0      10129 


Latency: pdep r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25736      30248      10222      10128      10122          0          0 
     25448      29988      10222      10129      10122          0          0 
     25455      29988      10222      10137      10122          0          0 
     25514      29988      10222      10122      10122          0          0 
     25466      29988      10222      10122      10122          0          0 
     25437      29988      10222      10122      10122          0          0 
     25510      29988      10222      10122      10122          0          0 
     25486      29988      10222      10122      10122          0          0 


Throughput: pdep r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8829      10381      10222      10122          0      10000          0 
      8486       9989      10222      10122          0      10000          0 
      8474       9990      10222      10122          0      10000          0 
      8474       9991      10222      10122          0      10000          0 
      8480       9990      10222      10122          0      10000          0 
      8490       9990      10222      10122          0      10000          0 
      8498       9990      10222      10122          0      10000          0 
      8505       9990      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8790      10360      10222      10122          0          0          0 
     41563      12380      10222      10489          5          8         87 
      8240       9990      10222      10122          0          0          0 
      8238       9991      10222      10122          0          0          0 
      8231       9992      10222      10122          0          0          0 
      8221       9992      10222      10122          0          0          0 
      8215       9992      10222      10122          0          0          0 
      8206       9992      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9718      10370      10222      10122        106          0      10140 
      9351       9991      10222      10122        110          0      10152 
      9350       9991      10222      10122        110          0      10152 
      9362       9990      10222      10122        111          0      10153 
      9373       9993      10222      10122        111          0      10157 
      9379       9991      10222      10122        101          0      10130 
      9385       9991      10222      10122        101          0      10130 
      9377       9993      10222      10122        101          0      10130 


Throughput: pdep r64,r64,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8701      10235      10222      20122          1      10020       5003 
      8495      10003      10222      20122          1      10000       5002 
      8489      10004      10222      20122          1      10000       5003 
      8477      10003      10222      20122          1      10000       5003 
      8479      10004      10222      20122          1      10000       5003 
      8491      10004      10222      20122          1      10000       5002 
      8495      10004      10222      20122          1      10000       5002 
      8507      10005      10222      20122          1      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8445      10231      10222      20122       5001          0          0 
      8249       9998      10222      20122       5004          0          0 
      8239       9997      10222      20122       5003          0          0 
      8229       9998      10222      20122       5003          0          0 
      8223      10000      10222      20122       5002          0          0 
      8216       9998      10222      20122       5004          0          0 
      8225       9998      10222      20122       5002          0          0 
      8235       9998      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8671      10225      10222      20122        105          0      10137 
      8481       9998      10222      20122        111          0      10149 
      8489       9997      10222      20122        111          0      10153 
      8499       9998      10222      20122        101          0      10127 
      8511       9998      10222      20122        101          0      10127 
      8513       9998      10222      20122        101          0      10126 
      8501       9999      10222      20122        101          0      10129 
      8495      10000      10222      20122        101          0      10126 


Latency: pext r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     24872      30229      10222      10128      10122          0          0 
     24741      29988      10222      10137      10122          0          0 
     24709      29988      10222      10137      10122          0          0 
     24662      29988      10222      10122      10122          0          0 
     24715      29988      10222      10122      10122          0          0 
     24735      29988      10222      10122      10122          0          0 
     24666      29988      10222      10122      10122          0          0 
     24692      29989      10222      10122      10122          0          0 


Throughput: pext r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8788      10356      10222      10122          0      10000          0 
      8491       9994      10222      10122          0      10000          0 
      8493       9991      10222      10122          0      10000          0 
      8505       9991      10222      10122          0      10000          0 
      8509       9992      10222      10122          0      10000          0 
      8495       9991      10222      10122          0      10000          0 
      8487       9991      10222      10122          0      10000          0 
      8479       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9074      10368      10222      10122          0          0          0 
      8747       9991      10222      10122          0          0          0 
      8755       9991      10222      10122          0          0          0 
      8765       9993      10222      10122          0          0          0 
      8775       9991      10222      10122          0          0          0 
      8782       9991      10222      10122          0          0          0 
      8774       9992      10222      10122          0          0          0 
      8761       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8826      10381      10222      10122        104          0      10140 
      8503       9991      10222      10122        111          0      10154 
      8506       9990      10222      10122        111          0      10150 
      8495       9991      10222      10122        111          0      10154 
      8491       9992      10222      10122        101          0      10129 
      8479       9991      10222      10122        101          0      10129 
      8471       9991      10222      10122        101          0      10129 
      8477       9991      10222      10122        101          0      10129 


Throughput: pext r32,r32,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8712      10235      10222      20122          0      10016       5003 
      8508       9999      10222      20122          0      10000       5003 
      8496       9999      10222      20122          0      10000       5004 
      8488       9998      10222      20122          0      10000       5002 
      8481       9999      10222      20122          0      10000       5002 
      8476       9999      10222      20122          0      10000       5003 
      8488       9999      10222      20122          0      10000       5004 
      8498       9999      10222      20122          0      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8514      10357      10222      20122       5003          0          0 
      8225       9998      10222      20122       5004          0          0 
      8237       9999      10222      20122       5003          0          0 
      8245       9997      10222      20122       5003          0          0 
      8255      10000      10222      20122       5002          0          0 
      8253       9999      10222      20122       5004          0          0 
      8241       9998      10222      20122       5002          0          0 
      8237      10001      10222      20122       5004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8442      10243      10222      20122        106          0      10136 
      8235      10006      10222      20122        112          0      10156 
      8230      10006      10222      20122        102          0      10127 
      8218      10004      10222      20122        102          0      10133 
      8227      10003      10222      20122        102          0      10133 
      8239      10007      10222      20122        102          0      10127 
      8245      10004      10222      20122        102          0      10133 
      8251      10005      10222      20122        102          0      10130 


Latency: pext r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26506      30178      10222      10144      10122          0          0 
     26278      29988      10222      10137      10122          0          0 
     26262      29988      10222      10137      10122          0          0 
     26333      29987      10222      10122      10122          0          0 
     26294      29989      10222      10122      10122          0          0 
     26256      29988      10222      10122      10122          0          0 
     26329      29988      10222      10122      10122          0          0 
     26305      29988      10222      10122      10122          0          0 


Throughput: pext r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9052      10308      10222      10154         11      10013          1 
      8778       9989      10222      10122          0      10000          0 
      8766       9990      10222      10122          0      10000          0 
      8761       9992      10222      10122          0      10000          0 
      8747       9989      10222      10122          0      10000          0 
      8741       9989      10222      10122          0      10000          0 
      8748       9989      10222      10122          0      10000          0 
      8762       9992      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8670      10378      10222      10122          0          0          0 
      8493       9990      10222      10122          0          0          0 
      8485       9991      10222      10122          0          0          0 
      8477       9993      10222      10122          0          0          0 
      8469       9991      10222      10122          0          0          0 
      8477       9991      10222      10122          0          0          0 
      8487       9992      10222      10122          0          0          0 
      8495       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8848      10391      10222      10122        104          0      10140 
      8499       9990      10222      10122        111          0      10154 
      8491       9991      10222      10122        111          0      10156 
      8481       9991      10222      10122        111          0      10156 
      8475       9991      10222      10122        101          0      10129 
      8469       9991      10222      10122        101          0      10129 
      8479       9991      10222      10122        101          0      10129 
      8487       9991      10222      10122        101          0      10129 


Throughput: pext r64,r64,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8957      10201      10222      20122          0      10008       5003 
      8767       9997      10222      20122          0      10000       5002 
      8761       9998      10222      20122          0      10000       5003 
      8751       9998      10222      20122          0      10000       5003 
      8751       9999      10222      20122          0      10000       5004 
      8755       9999      10222      20122          0      10000       5003 
      8765       9998      10222      20122          0      10000       5002 
      8778      10001      10222      20122          0      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8953      10911      10222      20149       5033          0          7 
      9294      11365      10222      20199       5046          0         18 
      9968      12146      10222      20243       5062          0         23 
      8682      10586      10222      20155       5020          0         19 
      8568      11083      10222      20185       5028          1         15 
      8253       9998      10222      20122       5004          0          0 
      8243      10000      10222      20122       5002          0          0 
      8233       9998      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8966      10243      10222      20122        105          0      10142 
      8745       9999      10222      20122        111          0      10149 
      8753       9999      10222      20122        111          0      10152 
      8757       9997      10222      20122        101          0      10127 
      8772      10000      10222      20122        101          0      10126 
      8782       9999      10222      20122        101          0      10129 
      8778       9998      10222      20122        101          0      10126 
      8773      10001      10222      20122        101          0      10129 


Latency: bzhi r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8555      10384      10222      10144      10122          0          0 
      8238       9989      10222      10151      10122          0          0 
      8246       9989      10222      10158      10122          0          0 
      8240       9992      10222      10157      10122          0          0 
      8229       9989      10222      10126      10122          0          0 
      8227       9989      10222      10126      10122          0          0 
      8214       9991      10222      10126      10122          0          0 
      8212       9989      10222      10126      10122          0          0 


Throughput: bzhi r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4732       5409      10222      10122          0       5000          0 
      4378       5003      10222      10122          0       5000          0 
      4377       5002      10222      10122          0       5000          0 
      4385       5004      10222      10122          0       5000          0 
      4385       5001      10222      10122          0       5000          0 
      4389       5001      10222      10122          0       5000          0 
      4391       5004      10222      10122          0       5000          0 
      4394       5002      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4473       5426      10222      10122          0          0       5000 
      4126       5001      10222      10122          0          0       5000 
      4128       5001      10222      10122          0          0       5000 
      4124       5001      10222      10122          0          0       5000 
      4122       5001      10222      10122          0          0       5000 
      4118       5004      10222      10122          0          0       5000 
      4115       5001      10222      10122          0          0       5000 
      4112       5001      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4605       5411      10222      10122        102          0      10136 
      4251       5001      10222      10122        111          0      10161 
      4251       5001      10222      10122        111          0      10159 
      4247       5001      10222      10122        111          0      10164 
      4246       5001      10222      10122        111          0      10164 
      4244       5005      10222      10122        101          0      10137 
      4239       5001      10222      10122        101          0      10137 
      4241       5001      10222      10122        101          0      10137 


Throughput: bzhi r32,m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4619       5264      10222      20122          0       5026       5000 
      4427       5041      10222      20122          0       5000       5000 
      4429       5041      10222      20122          0       5000       5000 
      4427       5044      10222      20122          0       5000       5000 
      4409       5023      10222      20122          0       5000       5000 
      4405       5023      10222      20122          0       5000       5000 
      4399       5023      10222      20122          0       5000       5000 
      4399       5025      10222      20122          0       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4328       5264      10222      20122       5000          0       5028 
      4144       5040      10222      20122       5000          0       5000 
      4154       5045      10222      20122       5000          0       5000 
      4151       5041      10222      20122       5000          0       5000 
      4157       5044      10222      20122       5000          0       5000 
      4142       5025      10222      20122       5000          0       5000 
      4143       5023      10222      20122       5000          0       5000 
      4148       5023      10222      20122       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4346       5282      10222      20122        111          0      10152 
      4151       5044      10222      20122        111          0      10161 
      4152       5042      10222      20122        111          0      10164 
      4139       5025      10222      20122        101          0      10137 
      4145       5026      10222      20122        101          0      10137 
      4146       5025      10222      20122        101          0      10137 
      4147       5025      10222      20122        101          0      10137 
      4149       5022      10222      20122        101          0      10130 


Latency: bzhi r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8832      10383      10222      10139      10122          0          0 
      8501       9989      10222      10151      10122          0          0 
      8491       9988      10222      10148      10122          0          0 
      8483       9990      10222      10157      10122          0          0 
      8477       9989      10222      10126      10122          0          0 
      8466       9990      10222      10126      10122          0          0 
      8469       9989      10222      10126      10122          0          0 
      8479       9989      10222      10126      10122          0          0 


Throughput: bzhi r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4600       5422      10222      10122          0       5000          0 
      4250       5004      10222      10122          0       5000          0 
      4244       5000      10222      10122          0       5000          0 
      4250       5001      10222      10122          0       5000          0 
      4253       5004      10222      10122          0       5000          0 
      4255       5002      10222      10122          0       5000          0 
      4257       5002      10222      10122          0       5000          0 
      4255       5003      10222      10122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4578       5404      10222      10122          0          0       5000 
      4241       5003      10222      10122          0          0       5000 
      4243       5003      10222      10122          0          0       5000 
      4249       5003      10222      10122          0          0       5000 
      4248       5004      10222      10122          0          0       5000 
      4252       5005      10222      10122          0          0       5000 
      4256       5005      10222      10122          0          0       5000 
      4258       5002      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4659       5322      10222      10122        102          0      10136 
      4382       5001      10222      10122        111          0      10162 
      4385       5002      10222      10122        101          0      10137 
      4389       5001      10222      10122        101          0      10137 
      4394       5004      10222      10122        101          0      10137 
      4393       5001      10222      10122        101          0      10137 
      4399       5002      10222      10122        101          0      10137 
      4401       5004      10222      10122        101          0      10137 


Throughput: bzhi r64,m64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4481       5269      10222      20122          0       5026       5000 
      4294       5043      10222      20122          0       5000       5000 
      4290       5040      10222      20122          0       5000       5000 
      4271       5022      10222      20122          0       5000       5000 
      4269       5025      10222      20122          0       5000       5000 
      4265       5023      10222      20122          0       5000       5000 
      4267       5023      10222      20122          0       5000       5000 
      4263       5025      10222      20122          0       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4353       5279      10222      20122       5000          0       5028 
      4156       5044      10222      20122       5000          0       5000 
      4153       5045      10222      20122       5000          0       5000 
      4132       5025      10222      20122       5000          0       5000 
      4129       5024      10222      20122       5000          0       5000 
      4126       5025      10222      20122       5000          0       5000 
      4127       5022      10222      20122       5000          0       5000 
      4130       5023      10222      20122       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4772       5439      10222      20122        106          0      10141 
      4421       5041      10222      20122        111          0      10162 
      4421       5042      10222      20122        111          0      10162 
      4417       5040      10222      20122        111          0      10164 
      4399       5025      10222      20122        101          0      10137 
      4399       5025      10222      20122        101          0      10137 
      4393       5023      10222      20122        101          0      10135 
      4400       5026      10222      20122        101          0      10137 


Latency: sarx r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8809      10389      10222      10141      10122       5002          0 
      8465       9989      10222      10148      10122       5002          0 
      8475       9989      10222      10154      10122       5002          0 
      8483       9989      10222      10160      10122       5004          0 
      8493       9989      10222      10127      10122       5004          0 
      8502       9989      10222      10127      10122       5004          0 
      8495       9989      10222      10127      10122       5004          0 
      8487       9989      10222      10127      10122       5004          0 


Throughput: sarx r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4629       5448      10222      10122       5054          0          0 
      4340       5113      10222      10122       5054          0          0 
      4336       5109      10222      10122       5052          0          0 
      4339       5117      10222      10122       5056          0          0 
      4328       5109      10222      10122       5054          0          0 
      4308       5078      10222      10122       5056          0          0 
      4310       5080      10222      10122       5056          0          0 
      4310       5078      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6341       5361      10222      10122          0          0          0 
      6048       5113      10222      10122          0          0          0 
      6032       5109      10222      10122          0          0          0 
      5992       5078      10222      10122          0          0          0 
      5984       5080      10222      10122          0          0          0 
      5987       5078      10222      10122          0          0          0 
      5989       5078      10222      10122          0          0          0 
      5995       5080      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4673       5505      10222      10122       5062          0      10206 
      4340       5112      10222      10122       5066          0      10254 
      4336       5110      10222      10122       5068          0      10255 
      4330       5108      10222      10122       5068          0      10259 
      4306       5083      10222      10122       5057          0      10189 
      4308       5078      10222      10122       5057          0      10189 
      4312       5080      10222      10122       5057          0      10189 
      4316       5082      10222      10122       5057          0      10189 


Throughput: sarx r32,m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4720       5545      10222      20122       5119          0       5029 
      4407       5181      10222      20122       5049          0       5025 
      4405       5185      10222      20122       5049          0       5015 
      4362       5137      10222      20122       5044          0       5025 
      4358       5137      10222      20122       5044          0       5025 
      4355       5136      10222      20122       5044          0       5025 
      4355       5136      10222      20122       5044          0       5026 
      4354       5137      10222      20122       5044          0       5025 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4881       5564      10222      20122       5025          0          0 
      4537       5177      10222      20122       5027          0          0 
      4534       5182      10222      20122       5028          0          0 
      4538       5186      10222      20122       5015          0          0 
      4493       5136      10222      20122       5025          0          0 
      4492       5138      10222      20122       5025          0          0 
      4496       5137      10222      20122       5025          0          0 
      4496       5137      10222      20122       5025          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4859       5720      10222      20122       5014          0      20242 
      4397       5182      10222      20122       5073          0      20266 
      4397       5189      10222      20122       5076          0      20272 
      4397       5184      10222      20122       5076          0      20225 
      4348       5136      10222      20122       5064          0      20225 
      4353       5138      10222      20122       5064          0      20225 
      4356       5136      10222      20122       5064          0      20225 
      4358       5136      10222      20122       5064          0      20229 


Latency: sarx r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9676      11049      10222      10141      10122       5002          0 
      8761       9989      10222      10154      10122       5002          0 
      8769       9989      10222      10144      10122       5005          0 
      8777       9989      10222      10144      10122       5007          0 
      8772       9990      10222      10144      10122       5005          0 
      8762       9989      10222      10127      10122       5004          0 
      8758       9989      10222      10157      10122       5004          0 
      8748       9991      10222      10127      10122       5004          0 


Throughput: sarx r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4673       5495      10222      10122       5054          0          0 
      4344       5109      10222      10122       5052          0          0 
      4343       5113      10222      10122       5055          0          0 
      4314       5078      10222      10122       5056          0          0 
      4308       5078      10222      10122       5056          0          0 
      4310       5078      10222      10122       5056          0          0 
      4302       5078      10222      10122       5056          0          0 
      4306       5080      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4677       5510      10222      10122          0          0          0 
      4332       5109      10222      10122          0          0          0 
      4337       5111      10222      10122          0          0          0 
      4306       5078      10222      10122          0          0          0 
      4304       5080      10222      10122          0          0          0 
      4306       5078      10222      10122          0          0          0 
      4304       5078      10222      10122          0          0          0 
      4312       5080      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5468       6245      10222      10122       5061          0      10206 
      4476       5109      10222      10122       5066          0      10260 
      4478       5110      10222      10122       5069          0      10268 
      4451       5078      10222      10122       5057          0      10185 
      4459       5080      10222      10122       5057          0      10185 
      4459       5078      10222      10122       5057          0      10185 
      4463       5078      10222      10122       5057          0      10185 
      4461       5080      10222      10122       5057          0      10185 


Throughput: sarx r64,m64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4753       5597      10222      20122       5122          0       5029 
      4393       5178      10222      20122       5049          0       5026 
      4399       5184      10222      20122       5052          0       5030 
      4396       5185      10222      20122       5049          0       5015 
      4353       5138      10222      20122       5044          0       5025 
      4353       5135      10222      20122       5044          0       5025 
      4355       5137      10222      20122       5044          0       5025 
      4360       5136      10222      20122       5044          0       5026 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4702       5528      10222      20122       5028          0          0 
      4413       5186      10222      20122       5029          0          0 
      4411       5184      10222      20122       5015          0          0 
      4365       5136      10222      20122       5026          0          0 
      4363       5137      10222      20122       5025          0          0 
      4365       5137      10222      20122       5026          0          0 
      4359       5136      10222      20122       5026          0          0 
      4356       5137      10222      20122       5026          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4794       5656      10222      20122       5033          0      20236 
      4389       5181      10222      20122       5070          0      20249 
      4397       5186      10222      20122       5076          0      20272 
      4398       5184      10222      20122       5076          0      20224 
      4358       5137      10222      20122       5064          0      20225 
      4366       5137      10222      20122       5064          0      20225 
      4365       5136      10222      20122       5064          0      20225 
      4369       5137      10222      20122       5064          0      20225 


Latency: shlx r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9074      10369      10222      10140      10122       5002          0 
      8757       9990      10222      10154      10122       5002          0 
      8764       9989      10222      10158      10122       5005          0 
      8772       9989      10222      10160      10122       5004          0 
      8778       9989      10222      10127      10122       5004          0 
      8771       9990      10222      10127      10122       5004          0 
      8757       9989      10222      10127      10122       5004          0 
      8749       9989      10222      10127      10122       5004          0 


Throughput: shlx r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4681       5508      10222      10122       5054          0          0 
      4342       5108      10222      10122       5052          0          0 
      4341       5111      10222      10122       5055          0          0 
      4310       5080      10222      10122       5056          0          0 
      4304       5079      10222      10122       5056          0          0 
      4306       5078      10222      10122       5056          0          0 
      4306       5080      10222      10122       5056          0          0 
      4308       5079      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4667       5496      10222      10122          0          0          0 
      4338       5112      10222      10122          0          0          0 
      4335       5109      10222      10122          0          0          0 
      4306       5078      10222      10122          0          0          0 
      4304       5078      10222      10122          0          0          0 
      4304       5078      10222      10122          0          0          0 
      4308       5080      10222      10122          0          0          0 
      4314       5078      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4917       5621      10222      10122       5061          0      10208 
      4473       5110      10222      10122       5066          0      10260 
      4479       5110      10222      10122       5069          0      10268 
      4478       5109      10222      10122       5068          0      10264 
      4454       5078      10222      10122       5057          0      10185 
      4460       5078      10222      10122       5057          0      10185 
      4462       5078      10222      10122       5057          0      10185 
      4466       5081      10222      10122       5057          0      10185 


Throughput: shlx r32,m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6179       7508      10222      20122       5472          0       5023 
      4270       5184      10222      20122       5049          0       5029 
      4272       5187      10222      20122       5049          0       5015 
      4237       5138      10222      20122       5044          0       5026 
      4238       5137      10222      20122       5044          0       5025 
      4241       5138      10222      20122       5044          0       5026 
      4238       5135      10222      20122       5044          0       5025 
      4237       5136      10222      20122       5044          0       5026 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4732       5750      10222      20122       5028          0          0 
      4267       5187      10222      20122       5015          0          0 
      4220       5139      10222      20122       5026          0          0 
      4220       5137      10222      20122       5025          0          0 
      4224       5138      10222      20122       5025          0          0 
      4222       5136      10222      20122       5025          0          0 
      4228       5136      10222      20122       5026          0          0 
      4230       5137      10222      20122       5025          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4841       5708      10222      20122       5011          0      20241 
      4394       5186      10222      20122       5076          0      20272 
      4393       5184      10222      20122       5076          0      20224 
      4358       5136      10222      20122       5064          0      20229 
      4358       5137      10222      20122       5064          0      20225 
      4363       5137      10222      20122       5064          0      20225 
      4365       5136      10222      20122       5064          0      20225 
      4369       5138      10222      20122       5064          0      20229 


Latency: shlx r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8924      10484      10222      10140      10122       5002          0 
      8499       9989      10222      10148      10122       5002          0 
      8489       9989      10222      10158      10122       5002          0 
      8481       9989      10222      10160      10122       5004          0 
      8474       9989      10222      10127      10122       5004          0 
      8469       9989      10222      10127      10122       5004          0 
      8473       9989      10222      10127      10122       5004          0 
      8481       9989      10222      10127      10122       5004          0 


Throughput: shlx r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4857       5538      10222      10122       5056          0          0 
      4480       5110      10222      10122       5052          0          0 
      4480       5110      10222      10122       5052          0          0 
      4474       5109      10222      10122       5053          0          0 
      4475       5110      10222      10122       5055          0          0 
      4445       5081      10222      10122       5056          0          0 
      4443       5079      10222      10122       5056          0          0 
      4446       5078      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4950       5476      10222      10122          0          0          0 
      4621       5112      10222      10122          0          0          0 
      4621       5111      10222      10122          0          0          0 
      4622       5109      10222      10122          0          0          0 
      4603       5079      10222      10122          0          0          0 
      4601       5078      10222      10122          0          0          0 
      4604       5078      10222      10122          0          0          0 
      4607       5078      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4633       5466      10222      10122       5061          0      10208 
      4330       5110      10222      10122       5069          0      10268 
      4330       5109      10222      10122       5068          0      10264 
      4306       5081      10222      10122       5057          0      10185 
      4308       5078      10222      10122       5057          0      10185 
      4310       5078      10222      10122       5057          0      10185 
      4316       5081      10222      10122       5057          0      10185 
      4318       5078      10222      10122       5057          0      10185 


Throughput: shlx r64,m64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4599       5591      10222      20122       5113          0       5029 
      4261       5180      10222      20122       5049          0       5026 
      4272       5185      10222      20122       5049          0       5029 
      4270       5183      10222      20122       5049          0       5015 
      4235       5138      10222      20122       5044          0       5025 
      4238       5136      10222      20122       5044          0       5025 
      4239       5136      10222      20122       5044          0       5025 
      4235       5136      10222      20122       5044          0       5025 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4626       5614      10222      20122       5026          0          0 
      4266       5181      10222      20122       5026          0          0 
      4267       5183      10222      20122       5029          0          0 
      4265       5186      10222      20122       5029          0          0 
      4262       5185      10222      20122       5015          0          0 
      4221       5136      10222      20122       5025          0          0 
      4216       5136      10222      20122       5026          0          0 
      4220       5137      10222      20122       5025          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4683       5523      10222      20122       5052          0      20238 
      4403       5184      10222      20122       5071          0      20253 
      4409       5191      10222      20122       5077          0      20225 
      4373       5143      10222      20122       5065          0      20225 
      4369       5144      10222      20122       5065          0      20225 
      4375       5144      10222      20122       5065          0      20225 
      4373       5143      10222      20122       5065          0      20229 
      4375       5144      10222      20122       5065          0      20225 


Latency: shrx r32,r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8313      10409      10222      10147      10122       4995          0 
      7983       9989      10222      10132      10122       4993          0 
      7992       9989      10222      10132      10122       4993          0 
      8002       9989      10222      10132      10122       4993          0 
      8001       9989      10222      10132      10122       4993          0 
      7992       9989      10222      10132      10122       4993          0 
      7985       9989      10222      10132      10122       4993          0 
      7976       9989      10222      10132      10122       4993          0 


Throughput: shrx r32,r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5146       5306      10222      10122       5057          0          0 
      4952       5109      10222      10122       5052          0          0 
      4958       5113      10222      10122       5055          0          0 
      4958       5110      10222      10122       5054          0          0 
      4935       5081      10222      10122       5056          0          0 
      4932       5079      10222      10122       5056          0          0 
      4970       5111      10222      10122       5055          0          0 
      4943       5081      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6425       7456      10222      10124          1          0         -5 
      6184       6387      10222      10122          3          0         -2 
      6177       6373      10222      10122          1          0         -4 
      6077       6262      10222      10124          3          0        -10 
      6143       6312      10222      10151          1          0          6 
      6040       6203      10222      10126          2          0          1 
      6241       6394      10222      10124          2          0         -6 
      6106       6276      10222      10124          3          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4675       5505      10222      10122       5061          0      10202 
      4338       5111      10222      10122       5068          0      10255 
      4335       5112      10222      10122       5068          0      10258 
      4334       5110      10222      10122       5067          0      10248 
      4339       5114      10222      10122       5068          0      10259 
      4310       5078      10222      10122       5057          0      10189 
      4310       5076      10222      10122       5057          0      10189 
      4316       5079      10222      10122       5057          0      10189 


Throughput: shrx r32,m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4942       5643      10222      20122       5123          0       5027 
      4534       5179      10222      20122       5049          0       5026 
      4538       5186      10222      20122       5049          0       5029 
      4540       5186      10222      20122       5049          0       5015 
      4498       5137      10222      20122       5044          0       5025 
      4501       5136      10222      20122       5044          0       5023 
      4502       5138      10222      20122       5044          0       5025 
      4505       5137      10222      20122       5044          0       5025 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4926       5796      10222      20122       5028          0          0 
      4404       5179      10222      20122       5027          0          0 
      4416       5186      10222      20122       5028          0          0 
      4410       5182      10222      20122       5015          0          0 
      4367       5137      10222      20122       5025          0          0 
      4363       5136      10222      20122       5025          0          0 
      4360       5136      10222      20122       5025          0          0 
      4356       5136      10222      20122       5026          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4919       5617      10222      20122       5024          0      20241 
      4532       5182      10222      20122       5070          0      20245 
      4534       5183      10222      20122       5073          0      20266 
      4540       5186      10222      20122       5076          0      20268 
      4541       5185      10222      20122       5076          0      20225 
      4504       5138      10222      20122       5064          0      20225 
      4505       5138      10222      20122       5064          0      20229 
      4506       5138      10222      20122       5064          0      20217 


Latency: shrx r64,r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9397      10354      10222      10141      10122       5002          0 
      9054       9988      10222      10160      10122       5004          0 
     40341      11118      10223      10413      10323       5069          0 
     10180      11284      10222      10403      10210       5180          0 
      9062       9989      10222      10130      10122       4997          0 
      9069       9991      10222      10130      10122       4997          0 
      9056       9989      10222      10130      10122       4997          0 
      9048       9989      10222      10130      10122       4997          0 


Throughput: shrx r64,r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4974       5478      10222      10122       5054          0          0 
      4637       5112      10222      10122       5054          0          0 
      4629       5109      10222      10122       5052          0          0 
      4631       5112      10222      10122       5055          0          0 
      4595       5078      10222      10122       5056          0          0 
      4592       5080      10222      10122       5056          0          0 
      4593       5078      10222      10122       5056          0          0 
      4590       5078      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4811       5497      10222      10122          0          0          0 
      4473       5108      10222      10122          0          0          0 
      4477       5112      10222      10122          0          0          0 
      4451       5080      10222      10122          0          0          0 
      4451       5078      10222      10122          0          0          0 
      4457       5078      10222      10122          0          0          0 
      4457       5078      10222      10122          0          0          0 
      4463       5078      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4686       5512      10222      10122       5068          0      10225 
      4351       5113      10222      10122       5068          0      10258 
      4347       5107      10222      10122       5067          0      10255 
      4349       5113      10222      10122       5068          0      10263 
      4321       5079      10222      10122       5057          0      10189 
      4315       5079      10222      10122       5057          0      10189 
      4315       5079      10222      10122       5057          0      10189 
      4315       5079      10222      10122       5057          0      10189 


Throughput: shrx r64,m64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4988       5675      10222      20122       5132          0       5029 
      4549       5179      10222      20122       5049          0       5026 
      4552       5184      10222      20122       5049          0       5015 
      4510       5138      10222      20122       5045          0       5027 
      4506       5139      10222      20122       5044          0       5025 
      4504       5137      10222      20122       5044          0       5026 
      4496       5139      10222      20122       5044          0       5025 
      4497       5137      10222      20122       5045          0       5027 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4901       5584      10222      20122       5027          0          0 
      4554       5187      10222      20122       5028          0          0 
      4564       5190      10222      20122       5030          0          0 
      4564       5191      10222      20122       5015          0          0 
      4516       5142      10222      20122       5026          0          0 
      4514       5144      10222      20122       5025          0          0 
      4510       5143      10222      20122       5026          0          0 
      4508       5142      10222      20122       5026          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4934       5642      10222      20122       5029          0      20233 
      4544       5191      10222      20122       5077          0      20272 
      4548       5192      10222      20122       5077          0      20225 
      4508       5144      10222      20122       5065          0      20225 
      4508       5141      10222      20122       5065          0      20229 
      4515       5143      10222      20122       5065          0      20225 
      4518       5142      10222      20122       5065          0      20225 
      4518       5142      10222      20122       5065          0      20225 


Latency: rorx r32,r32,imm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9078      10372      10222      10138      10122       5001          0 
      8756       9991      10222      10146      10122       5003          0 
      8764       9991      10222      10131      10122       5001          0 
      8774       9994      10222      10131      10122       5001          0 
      8785       9991      10222      10131      10122       5001          0 
      8773       9992      10222      10131      10122       5001          0 
      8765       9993      10222      10131      10122       5001          0 
      8753       9991      10222      10131      10122       5001          0 


Throughput: rorx r32,r32,imm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4909       5424      10222      10122       5055          0          0 
      4635       5115      10222      10122       5055          0          0 
      4608       5080      10222      10122       5056          0          0 
      4605       5082      10222      10122       5056          0          0 
      4613       5081      10222      10122       5056          0          0 
      4614       5082      10222      10122       5056          0          0 
      4609       5081      10222      10122       5056          0          0 
      4605       5081      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5557       6334      10222      10122          0          0          0 
      4488       5113      10222      10122          0          0          0 
      4493       5115      10222      10122          0          0          0 
      4469       5084      10222      10122          0          0          0 
      4466       5084      10222      10122          0          0          0 
      4464       5084      10222      10122          0          0          0 
      4462       5084      10222      10122          0          0          0 
      4456       5085      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4679       5502      10222      10122       5062          0      10200 
      4347       5114      10222      10122       5068          0      10231 
      4319       5082      10222      10122       5057          0      10185 
      4313       5082      10222      10122       5057          0      10185 
      4311       5081      10222      10122       5057          0      10185 
      4309       5083      10222      10122       5057          0      10185 
      4307       5081      10222      10122       5057          0      10185 
      4307       5081      10222      10122       5057          0      10185 


Throughput: rorx r32,m32,imm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4942       5637      10222      20122       5120          0       5029 
      4536       5179      10222      20122       5049          0       5025 
      4540       5184      10222      20122       5052          0       5029 
      4536       5184      10222      20122       5049          0       5029 
      4534       5181      10222      20122       5049          0       5015 
      4498       5134      10222      20122       5044          0       5025 
      4500       5135      10222      20122       5044          0       5025 
      4502       5135      10222      20122       5044          0       5025 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4930       5617      10222      20122       5026          0          0 
      4546       5180      10222      20122       5029          0          0 
      4544       5186      10222      20122       5015          0          0 
      4500       5133      10222      20122       5025          0          0 
      4494       5135      10222      20122       5026          0          0 
      4493       5137      10222      20122       5025          0          0 
      4492       5137      10222      20122       5025          0          0 
      4498       5135      10222      20122       5025          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4714       5554      10222      20122       5042          0      20243 
      4413       5191      10222      20122       5073          0      20224 
      4363       5135      10222      20122       5064          0      20225 
      4369       5136      10222      20122       5064          0      20225 
      4369       5136      10222      20122       5064          0      20225 
      4371       5135      10222      20122       5064          0      20225 
      4369       5137      10222      20122       5064          0      20225 
      4367       5135      10222      20122       5064          0      20225 


Latency: rorx r64,r64,imm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9403      11063      10222      10150      10122       4995          0 
      8501       9990      10222      10158      10122       4998          0 
      8499       9991      10222      10133      10122       4999          0 
      8493       9992      10222      10132      10122       4997          0 
      8485       9992      10222      10133      10122       4999          0 
      8471       9991      10222      10132      10122       4997          0 
      8464       9991      10222      10133      10122       4999          0 
      8475       9992      10222      10132      10122       4997          0 


Throughput: rorx r64,r64,imm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4825       5505      10222      10122       5056          0          0 
      4484       5116      10222      10122       5056          0          0 
      4479       5112      10222      10122       5055          0          0 
      4445       5080      10222      10122       5056          0          0 
      4449       5084      10222      10122       5056          0          0 
      4443       5080      10222      10122       5056          0          0 
      4446       5080      10222      10122       5056          0          0 
      4450       5083      10222      10122       5056          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5042       5955      10222      10123          0          0          1 
      4473       5111      10222      10122          0          0          0 
      4448       5081      10222      10122          0          0          0 
      4449       5081      10222      10122          0          0          0 
      4455       5084      10222      10122          0          0          0 
      4453       5082      10222      10122          0          0          0 
      4457       5081      10222      10122          0          0          0 
      4463       5084      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4702       5546      10222      10122       5068          0      10214 
      4334       5115      10222      10122       5070          0      10257 
      4334       5115      10222      10122       5068          0      10231 
      4310       5083      10222      10122       5057          0      10185 
      4310       5080      10222      10122       5057          0      10185 
      4314       5080      10222      10122       5057          0      10185 
      4318       5084      10222      10122       5057          0      10185 
      4320       5080      10222      10122       5057          0      10185 


Throughput: rorx r64,m64,imm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9966      10674      10222      20124       6841          4       5003 
      9624      10324      10222      20158       6553         10       5010 
      8592       9187      10222      20122       6098          7       5007 
      9175       9838      10222      20124       6729         -1       5005 
      9385      10082      10222      20122       7005         13       5008 
      9254       9932      10222      20124       6637         11       5007 
      8987       9641      10222      20124       6625          4       5008 
      8416       8987      10222      20122       6346         10       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4560       5711      10222      20122       5027          0          0 
      4149       5196      10222      20122       5029          0          0 
      4152       5192      10222      20122       5030          0          0 
      4151       5189      10222      20122       5015          0          0 
      4115       5144      10222      20122       5026          0          0 
      4114       5141      10222      20122       5025          0          0 
      4118       5141      10222      20122       5026          0          0 
      4124       5143      10222      20122       5025          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4871       5547      10222      20122       5031          0      20246 
      4554       5182      10222      20122       5076          0      20225 
      4508       5135      10222      20122       5064          0      20225 
      4506       5135      10222      20122       5064          0      20225 
      4502       5135      10222      20122       5064          0      20225 
      4498       5135      10222      20122       5064          0      20229 
      4495       5136      10222      20122       5064          0      20225 
      4494       5135      10222      20122       5064          0      20225 


Latency: lzcnt r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25702      30258      10222      10128      10122          0          0 
     25432      29988      10222      10128      10122          0          0 
     25497      29988      10222      10131      10122          0          0 
     25496      29988      10222      10137      10122          0          0 
     25432      29988      10222      10137      10122          0          0 
     25481      29988      10222      10122      10122          0          0 
     25509      29988      10222      10122      10122          0          0 
     25436      29988      10222      10122      10122          0          0 


Throughput: lzcnt r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9404      10353      10222      10124          9      10002          3 
      9150      10078      10222      10130          3      10017          1 
      9074       9967      10222      10122         13      10001          3 
      9097      10019      10222      10128          4      10010          1 
      9095      10036      10222      10132         17       9996          0 
      9070      10011      10222      10122          2      10002          1 
      9069      10027      10222      10130          9      10020          0 
      9053       9970      10222      10122         -2      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9096      10365      10222      10122          0          0          0 
      8776       9990      10222      10122          0          0          0 
      8773       9991      10222      10122          0          0          0 
      8765       9990      10222      10122          0          0          0 
      8755       9990      10222      10122          0          0          0 
      8749       9992      10222      10122          0          0          0 
      8741       9990      10222      10122          0          0          0 
      8749       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9115      10400      10222      10122        104          0      10141 
      8743       9990      10222      10122        111          0      10150 
      8743       9991      10222      10122        111          0      10152 
      8755       9990      10222      10122        100          0      10133 
      8765       9991      10222      10122        101          0      10133 
      8775       9992      10222      10122        100          0      10133 
      8780       9990      10222      10122        100          0      10133 
      8770       9990      10222      10122        102          0      10134 


Throughput: lzcnt r16,m16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9246      10398      10222      20122          0      10012       5003 
      9046      10001      10222      20122          0      10000       5004 
      9038       9998      10222      20122          0      10000       5002 
      9050       9999      10222      20122          0      10000       5003 
      9060       9998      10222      20122          0      10000       5003 
      9068       9998      10222      20122          0      10000       5002 
      9080       9999      10222      20122          0      10000       5002 
      9069      10000      10222      20122          0      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9238      10406      10222      20122       5001          0          0 
      9044       9998      10222      20122       5003          0          0 
      9053       9998      10222      20122       5003          0          0 
      9063       9996      10222      20122       5003          0          0 
      9076       9997      10222      20122       5001          0          0 
      9072       9997      10222      20122       5002          0          0 
      9058       9996      10222      20122       5003          0          0 
      9048       9997      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8947      10399      10222      20122        107          0      10140 
      8757      10003      10222      20122        111          0      10150 
      8751      10003      10222      20122        111          0      10153 
      8757      10003      10222      20122        101          0      10132 
      8773      10004      10222      20122        102          0      10130 
      8780      10003      10222      20122        101          0      10130 
      8788      10003      10222      20122        101          0      10132 
      8785      10004      10222      20122        102          0      10132 


Latency: lzcnt r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25750      30353      10222      10123      10122          0          0 
     25507      29985      10222      10139      10122          0          0 
     25489      29988      10222      10144      10122          0          0 
     25436      29987      10222      10122      10122          0          0 
     25491      29987      10222      10122      10122          0          0 
     25505      29987      10222      10122      10122          0          0 
     25437      29987      10222      10122      10122          0          0 
     25471      29987      10222      10122      10122          0          0 


Throughput: lzcnt r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8645      10185      10222      10122          0      10000          0 
      8489       9992      10222      10122          0      10000          0 
      8495       9990      10222      10122          0      10000          0 
      8507       9989      10222      10122          0      10000          0 
      8499       9991      10222      10122          0      10000          0 
      8497       9989      10222      10122          0      10000          0 
      8483       9989      10222      10122          0      10000          0 
      8477       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8945      10179      10222      10122          0          0          0 
      8767       9991      10222      10122          0          0          0 
      8763       9991      10222      10122          0          0          0 
      8749       9990      10222      10122          0          0          0 
      8739       9989      10222      10122          0          0          0 
      8747       9989      10222      10122          0          0          0 
      8757       9989      10222      10122          0          0          0 
      8765       9989      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8917      10155      10222      10122        111          0      10156 
      8761       9991      10222      10122        110          0      10152 
      8756       9991      10222      10122        111          0      10157 
      8745       9990      10222      10122        111          0      10153 
      8745       9992      10222      10122        101          0      10130 
      8747       9989      10222      10122        101          0      10130 
      8761       9989      10222      10122        101          0      10130 
      8770       9991      10222      10122        101          0      10130 


Throughput: lzcnt r32,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8556      10403      10222      20122          0      10019       5003 
      8216       9996      10222      20122          0      10000       5002 
      8229       9996      10222      20122          0      10000       5004 
      8237      10000      10222      20122          0      10000       5002 
      8245       9997      10222      20122          0      10000       5002 
      8253       9997      10222      20122          0      10000       5002 
      8249       9998      10222      20122          0      10000       5002 
      8241       9997      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10085      11139      10222      20122       5003          0          0 
      9060       9997      10222      20122       5002          0          0 
      9068       9997      10222      20122       5004          0          0 
      9074       9997      10222      20122       5002          0          0 
      9062       9997      10222      20122       5002          0          0 
      9054       9999      10222      20122       5002          0          0 
      9044       9997      10222      20122       5002          0          0 
      9036       9997      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9052      10978      10222      20122        106          0      10140 
      8249       9996      10222      20122        111          0      10151 
      8245       9997      10222      20122        101          0      10126 
      8241      10000      10222      20122        101          0      10126 
      8235       9997      10222      20122        101          0      10126 
      8225       9998      10222      20122        101          0      10126 
      8216      10000      10222      20122        101          0      10126 
      8222       9997      10222      20122        101          0      10126 


Latency: lzcnt r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26528      30296      10222      10138      10122          0          0 
     26332      29988      10222      10140      10122          0          0 
     26313      29988      10222      10134      10122          0          0 
     26261      29991      10222      10124      10122          0          0 
     26321      29988      10222      10124      10122          0          0 
     26325      29987      10222      10124      10122          0          0 
     26261      29992      10222      10122      10122          0          0 
     26305      29989      10222      10124      10122          0          0 


Throughput: lzcnt r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8828      10396      10222      10122          0      10000          0 
      8477       9989      10222      10122          0      10000          0 
      8469       9990      10222      10122          0      10000          0 
      8470       9990      10222      10122          0      10000          0 
      8481       9990      10222      10122          0      10000          0 
      8491       9990      10222      10122          0      10000          0 
      8498       9990      10222      10122          0      10000          0 
      8499       9988      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9405      10357      10222      10122          0          0          0 
      9060       9990      10222      10122          0          0          0 
      9050       9990      10222      10122          0          0          0 
      9040       9991      10222      10122          0          0          0 
      9032       9991      10222      10122          0          0          0 
      9042       9991      10222      10122          0          0          0 
      9052       9991      10222      10122          0          0          0 
      9062       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9379      10356      10222      10122        104          0      10140 
      9031       9990      10222      10122        111          0      10152 
      9044       9991      10222      10122        111          0      10156 
      9054       9991      10222      10122        101          0      10129 
      9064       9991      10222      10122        101          0      10129 
      9076       9991      10222      10122        101          0      10129 
      9071       9991      10222      10122        101          0      10129 
      9063       9993      10222      10122        101          0      10129 


Throughput: lzcnt r64,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8933      10381      10222      20122          0      10008       5003 
      8776       9999      10222      20122          0      10000       5003 
      8785       9997      10222      20122          0      10000       5003 
      8782       9996      10222      20122          0      10000       5003 
      8772       9996      10222      20122          0      10000       5003 
      8762       9997      10222      20122          0      10000       5003 
      8756       9997      10222      20122          0      10000       5003 
      8744       9996      10222      20122          0      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9573      10427      10222      20122       5002          0          0 
      9361       9998      10222      20122       5003          0          0 
      9351       9998      10222      20122       5003          0          0 
      9361       9999      10222      20122       5003          0          0 
      9369       9996      10222      20122       5003          0          0 
      9381       9999      10222      20122       5002          0          0 
      9395      10002      10222      20122       5002          0          0 
      9389       9999      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9553      10394      10222      20122        111          0      10150 
      9375       9999      10222      20122        111          0      10152 
      9363       9997      10222      20122        110          0      10154 
      9351       9996      10222      20122        101          0      10132 
      9357       9999      10222      20122        101          0      10127 
      9367       9998      10222      20122        101          0      10132 
      9373       9995      10222      20122        101          0      10128 
      9391       9999      10222      20122        101          0      10128 


Throughput: movbe r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7331       8262      10222      30122       5596       4250       5004 
      6909       7622      10222      30122       5560       4281       5007 
      6901       7617      10222      30122       5546       4282       5004 
      6863       7581      10222      30122       5543       4282       5004 
      6860       7584      10222      30122       5543       4282       5004 
      6851       7582      10222      30122       5543       4282       5004 
      6856       7581      10222      30122       5543       4282       5004 
      6863       7582      10222      30122       5543       4282       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7343       8293      10222      30122       5006          0       4404 
      6891       7623      10222      30122       5007          0       4444 
      6887       7618      10222      30122       5007          0       4440 
      6895       7618      10222      30122       5004          0       4437 
      6865       7580      10222      30122       5004          0       4445 
      6875       7583      10222      30122       5004          0       4445 
      6878       7582      10222      30122       5004          0       4445 
      6885       7582      10222      30122       5004          0       4445 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7312       8529      10222      30122       5828          0      30173 
      6673       7617      10222      30122       5851          0      30176 
      6663       7615      10222      30122       5842          0      30160 
      6633       7585      10222      30122       5832          0      30149 
      6637       7582      10222      30122       5832          0      30149 
      6643       7580      10222      30122       5832          0      30149 
      6651       7585      10222      30122       5832          0      30149 
      6655       7582      10222      30122       5832          0      30149 


Throughput: movbe r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5373       5928      10222      20122          0       5085       5006 
      4651       5137      10222      20122          0       4990       5006 
      4647       5138      10222      20122          0       4990       5006 
      4615       5104      10222      20122          0       4986       5006 
      4616       5104      10222      20122          0       4986       5006 
      4611       5104      10222      20122          0       4986       5006 
      4617       5105      10222      20122          0       4986       5006 
      4619       5103      10222      20122          0       4986       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5160       5875      10222      20122       5006          0       4967 
      4518       5140      10222      20122       5006          0       5011 
      4518       5138      10222      20122       5006          0       5009 
      4508       5135      10222      20122       5006          0       5010 
      4506       5136      10222      20122       5006          0       5010 
      4475       5104      10222      20122       5006          0       5014 
      4471       5105      10222      20122       5006          0       5014 
      4473       5107      10222      20122       5006          0       5014 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4798       5482      10222      20122        102          0      20151 
      4498       5140      10222      20122        109          0      20159 
      4495       5136      10222      20122        105          0      20155 
      4474       5105      10222      20122        101          0      20149 
      4472       5105      10222      20122        101          0      20149 
      4476       5105      10222      20122        101          0      20149 
      4476       5103      10222      20122        101          0      20149 
      4483       5105      10222      20122        101          0      20149 


Throughput: movbe r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7105       8293      10222      30122       4976       5102       5004 
      6681       7618      10222      30122       4997       5010       5004 
      6673       7616      10222      30122       4998       5010       5006 
      6669       7620      10222      30122       4998       5010       5005 
      6639       7585      10222      30122       4999       5012       5007 
      6642       7585      10222      30122       4999       5012       5006 
      6649       7586      10222      30122       4999       5012       5007 
      6653       7585      10222      30122       4999       5012       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7151       8737      10222      30122       5006          0       4960 
      6691       7621      10222      30122       5006          0       4993 
      6685       7618      10222      30122       5005          0       4994 
      6653       7585      10222      30122       5007          0       4995 
      6645       7584      10222      30122       5006          0       4995 
      6637       7585      10222      30122       5007          0       4995 
      6637       7585      10222      30122       5006          0       4995 
      6642       7586      10222      30122       5007          0       4995 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7361       8319      10222      30122       5166          0      30169 
      6929       7648      10222      30122       5115          0      30163 
      6905       7619      10222      30122       5110          0      30167 
      6885       7586      10222      30122       5107          0      30165 
      6890       7585      10222      30122       5107          0      30165 
      6881       7585      10222      30122       5107          0      30165 
      6881       7586      10222      30122       5107          0      30165 
      6869       7585      10222      30122       5107          0      30165 


Throughput: movbe [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8877      10433      10222      30122       5025          0       3269 
      8506      10006      10222      30122       5046          0       3275 
      8498      10006      10222      30122       5046          0       3273 
      8488      10004      10222      30122       5044          0       3277 
      8486      10003      10222      30122       5045          0       3263 
      8492      10003      10222      30122       5045          0       3263 
      8504      10003      10222      30122       5045          0       3263 
      8513      10004      10222      30122       5045          0       3263 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9130      10421      10222      30122       3914      10000          0 
      8839      10080      10222      30122       3861      10001          0 
      8857      10090      10222      30122       3819      10003          0 
      8849      10070      10222      30122       3821      10000          0 
      8827      10052      10222      30122       3843      10002          0 
      8799      10030      10222      30122       3843      10000          0 
      8817      10058      10222      30122       3836      10002          0 
      8799      10050      10222      30122       3826      10002          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9516      10494      10222      30122       5073       2835      20136 
      9065      10006      10222      30122       5073       2848      20164 
      9053      10008      10222      30122       5059       2867      20137 
      9053      10012      10222      30122       5072       2865      20137 
      9091      10043      10222      30122       5067       2890      20137 
     19381      10659      10223      30323       5201       2834      20450 
      9086      10005      10222      30122       5073       2851      20164 
      9077      10002      10222      30122       5062       2858      20137 


Throughput: movbe [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9147      10412      10222      30122          0       4950       3272 
      8790      10005      10222      30122          0       4971       3274 
      8779      10005      10222      30122          0       4972       3275 
      8767      10003      10222      30122          0       4972       3263 
      8757      10003      10222      30122          0       4972       3263 
      8751      10003      10222      30122          0       4972       3263 
      8760      10002      10222      30122          0       4972       3263 
      8774      10003      10222      30122          0       4972       3263 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9397      10365      10222      30122       3943      10000       5071 
      9062      10005      10222      30122       3884      10000       5035 
      9050      10003      10222      30122       3879      10000       5034 
      9044      10004      10222      30122       3886      10000       5033 
      9054      10003      10222      30122       3884      10000       5034 
      9062      10001      10222      30122       3884      10000       5034 
      9074      10003      10222      30122       3884      10000       5034 
      9080      10003      10222      30122       3884      10000       5034 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8972      10244      10222      30122        102       2759      20136 
      8774      10004      10222      30122        111       2851      20160 
      8778      10005      10222      30122        111       2842      20160 
      8789      10004      10222      30122        101       2858      20137 
      8789      10003      10222      30122        101       2858      20137 
      8774      10003      10222      30122        101       2858      20137 
      8766      10002      10222      30122        101       2858      20137 
      8758      10003      10222      30122        101       2858      20137 


Throughput: movbe [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8663      10526      10222      40122       5142       4944       2918 
      8225      10007      10222      40122       5012       4997       2950 
      8229      10008      10222      40122       5010       4998       2950 
      8238      10007      10222      40122       5011       4998       2948 
      8246      10004      10222      40122       5011       4998       2948 
      8252      10004      10222      40122       5011       4998       2948 
      8260      10007      10222      40122       5011       4998       2948 
      8254      10005      10222      40122       5011       4998       2948 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9128      10399      10222      40122       3226      10000       5065 
      8777      10007      10222      40122       3189      10000       5010 
      8769      10007      10222      40122       3188      10000       5010 
      8755      10005      10222      40122       3185      10000       5009 
      8761      10004      10222      40122       3185      10000       5009 
      8773      10006      10222      40122       3185      10000       5009 
      8780      10004      10222      40122       3185      10000       5009 
      8790      10004      10222      40122       3185      10000       5009 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8887      10451      10222      40122       4961       3863      30150 
      8495      10006      10222      40122       5103       3866      30163 
      8487      10011      10222      40122       5103       3868      30165 
      8477      10005      10222      40122       5103       3867      30165 
      8485      10004      10222      40122       5094       3872      30145 
      8499      10007      10222      40122       5094       3872      30145 
      8506      10004      10222      40122       5094       3872      30145 
      8513      10004      10222      40122       5094       3872      30145 


Random number generation


Throughput: rdrand r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
  45751006   57911420      10231   80877678   17318949   17150486    5578195 
  49798608   63818399      10229   80885580   17225886   17156406    5577483 
  50595861   63512951      10229   80887090   17214572   17158858    5577220 
  50633736   63080898      10229   80902964   17054555   17169895    5575575 
  50697367   62084411      10229   80901326   17084181   17170472    5575528 
  49243059   62541831      10231   80874459   17352626   17148378    5578348 
  49148856   62495790      10227   80874251   17331271   17148861    5578421 
  49404547   62862978      10228   80880016   17280095   17154615    5578081 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
  50013081   59275588      10237   80896490    5565527     166370   16753110 
  50365304   62920224      10230   80879975    5564102     168644   16730241 
  50437911   62975467      10228   80882398    5563697     167631   16740187 
  50607395   62276558      10228   80913995    5568611     161328   16795281 
  52794575   63713624      10227   80914852    5569076     160080   16803656 
  52959534   64194944      10227   80913150    5568870     160017   16803872 
  52783163   64382524      10230   80915402    5568939     160035   16805484 
  52783209   64014418      10227   80912917    5569305     160028   16804428 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
  45856861   58325857      10230   80886947   18613344     115307   81044073 
  49552904   63713738      10227   80883958   18602738     115906   81044174 
  49086038   63103336      10229   80878040   18561437     117413   81050073 
  48010247   60751446      10227   80908691   18754695     110292   81029216 
  50348272   63635358      10229   80887849   18618529     114883   81043340 
  48882042   62684571      10227   80874834   18538113     118191   81052496 
  49865108   63315013      10230   80883100   18592686     116104   81045285 
  49063857   62613474      10228   80874850   18535533     118084   81053377 


Throughput: rdrand r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
  44937751   57552402      10227   80873430   17342499   17146526    5578730 
  48933584   62766261      10228   80873814   17337182   17146076    5578409 
  49233460   63318491      10227   80879891   17272436   17150281    5578003 
  48378502   61873979      10229   80900336   17088006   17170149    5576194 
  50127639   62208794      10229   80895107   17139609   17166733    5576293 
  49009095   62972419      10232   80876348   17328072   17144793    5578550 
  49668939   62892163      10227   80880572   17278162   17152398    5577996 
  49208695   62557007      10228   80874618   17332144   17148722    5578521 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
  45879921   57871582      10227   80876471    5563320     169260   16726764 
  48996942   62904493      10227   80875171    5562461     169159   16729641 
  49589382   63773868      10228   80886783    5564457     166786   16750915 
  47539691   60495686      10228   80903421    5566753     164179   16773229 
  48781278   62705483      10232   80873519    5562724     169869   16723607 
  48916114   62839366      10229   80875527    5562418     169222   16727163 
  49911436   63824380      10226   80886708    5564306     166888   16750099 
  50048808   62914266      10229   80881015    5563576     168318   16738797 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
  47847868   57796046      10229   80877570   18547882     117604   81053461 
  49987892   63010521      10232   80880985   18565355     116734   81051540 
  49732432   62793460      10228   80878177   18554701     117649   81052035 
  48357022   60152960      10229   80900826   18693036     112652   81038367 
  49226010   61238545      10231   80880643   18559740     117226   81053142 
  50685908   63579365      10229   80889595   18633264     114770   81042577 
  48652587   62456998      10227   80872709   18528482     118678   81053881 
  49108603   62425484      10229   80873560   18529452     118405   81054435 


Throughput: rdrand r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
  49534636   57607600      10229   80876422   17322872   17150076    5578125 
  48644462   62566288      10226   80872364   17339462   17148255    5578861 
  48906423   62769802      10228   80893540   17166716   17164317    5576948 
  49291512   61293797      10227   80899162   17101979   17163896    5575753 
  48748433   62679730      10228   80873411   17336313   17148178    5578483 
  48781307   62756421      10226   80875954   17301523   17152340    5578527 
  50002125   63567805      10227   80884033   17236378   17155811    5577612 
  49521229   62446028      10228   80875360   17320803   17149443    5578450 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
  48680468   58573910      10231   80885394    5564727     167726   16735006 
  50652459   63544094      10234   80885271    5564990     167961   16737145 
  49228650   62696105      10230   80874695    5562975     169684   16726415 
  49615415   61549924      10227   80913279    5567713     162139   16789902 
  51994367   62959096      10229   80916008    5568921     160045   16804416 
  53519990   64828607      10227   80914346    5569002     160029   16806592 
  53087561   64356979      10227   80913790    5569025     160016   16807199 
  53177778   64491788      10226   80912701    5568895     160011   16804953 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
  50699814   59422674      10241   80916378   18670477     113405   81071792 
  52101580   62576061      10236   80917218   18838291     107029   81010482 
  56846238   68564470      10238   80942177   18852136     107257   81048188 
  51159091   60813729     409992   81314824   18796774     138327   81480978 
  49692726   62681320      10233   80875798   18529878     118670   81056869 
  50287236   63327117      10227   80884844   18604725     115894   81043997 
  49431398   62655873      10229   80876934   18551881     117761   81050746 
  49057536   63004177      10228   80877855   18560841     117406   81048917 


Throughput: rdrand r64, multiple threads

Processor 1
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
  66993678   81665557      10235   81028307   80904436   17048659          0 
  69104510   87606910      10235   81031143   80899758   17090725          0 
  71897860   89520387      10229   81008002   80916039   16887447          0 
  95873750  100666552   29925308  112120415  114645668   20655100    1539627 
  72196168   90404449     294011   81350273   81294322   16903723      31230 
  69421264   87838675      10229   80997804   80913971   16874751          0 
  77669040   92208328   10846773   89686696   91592887   18555028      26561 
  79086762   94509669    3148992   84767690   84853952   17414525     319366 
Processor 2
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
 128631566  158561522      10275   81136755   80989316   16886838          0 
 152025230  176688172     132702   81438859   81217413   16909014      18372 
 138379285  169255209      10275   81153577   80998163   16886585          0 
 135508419  158537486      16803   81154849   81005267   16888519        997 
 106465569  125072068      12742   81205240   81033910   16871923        421 
 117896238  109056439     139374   81424243   81207376   16900809      21846 
 129835811  143966637    1335360   83448553   82953161   17114952     174332 
  54150407   63122683      25795   81059099   80948590   16889406       1897 
Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
 143187781  167629852      10273   81136342   80998446   16883552          0 
 110011629  134815065      10262   81102584   80975529   16884830          0 
 117166300  144665826      10273   81120784   80988703   16884532          0 
 132075910  155724965      10269   81123846   80990092   16884359          0 
 121029108  145608310      13712   81166918   81018704   16885928        682 
  90344039  107608030      10265   81162620   81016183   16884538          0 
  91992471   83856955     253164   81439625   81263146   16920631      38229 
  52030049   60190599      10267   81037524   80935412   16879063          0 
Random number generation


Throughput: rdseed r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
  50570149   60183208      11309   80926196   16980738   17162699    5550321 
  50103766   59836896      10230   80910937   17065114   17151972    5550034 
  48359183   58443076      10231   80894649   17157740   17151293    5550033 
  53366247   64253835      11306   80907274   17064479   17153314    5550280 
  51986651   62015081      10230   80883763   17253881   17140377    5550028 
  51658336   62402383      10227   80886128   17219598   17142404    5550017 
  50732066   60363421      11305   80914141   17022488   17161643    5550253 
  55528341   64955180      10228   80918436   16888726   17163992    5550029 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
  48991497   55793028      10232   80899096    5570057     134397   16739227 
  53868768   63142371      10234   80897230    5570079     135684   16727497 
  55853513   65640125      10229   80925187    5570033     130057   16772257 
  55221298   64863002      10228   80922745    5570026     130101   16770489 
  53078663   62005174      10234   80935928    5570045     130041   16774058 
  52919155   61602325      10243   80953540    5570083     130111   16784014 
  54417175   62728679      10233   80929234    5570044     130063   16772531 
  50995586   59643019      10230   80957178    5570033     130055   16785370 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
  53637902   60834342      10227   80899309   18708071      93978   80926118 
  55019651   64386802      10232   80933062   18836502      90038   80928528 
  56136373   65882234      10229   80935080   18844897      90077   80936614 
  49935200   58587037      10228   80902683   18713474      94060   80934131 
  52286228   61722816      10237   80881878   18543904      99217   80959156 
  51528501   62390903      10233   80882339   18575304      98155   80949199 
  50926846   60422037      10227   80901050   18669847      95315   80943111 
  54890487   64764930      10229   80921620   18837186      90044   80909014 


Throughput: rdseed r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
  51951594   58208234      10231   80926292   16904621   17185509    5550040 
  49673164   58320331     169350   81127201   16952656   17221163    5587632 
  50171873   59472094      59444   80984340   16917008   17173542    5562194 
  54192601   62859078     294912   81289307   16919502   17211981    5612907 
  52143731   60340095     834018   81968265   16993702   17281687    5717794 
  52081808   60238668      75895   81015059   16884824   17177915    5563645 
  52544716   60852545     703617   81741795   16976694   17257585    5687009 
  53732898   62896219     125506   81072232   16905289   17183055    5577249 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
  51494351   58070776      10233   80887871    5570069     137347   16712611 
  52223198   61690878      10235   80881076    5570081     139216   16701298 
  53111527   63742333      10233   80899010    5570058     136039   16726311 
  55477145   64528444      10227   80920839    5570025     130043   16765901 
  50116366   58490360      10229   80922311    5570044     130076   16770534 
  54495426   63860034      10227   80918039    5570022     130032   16772028 
  54503167   64055444      10227   80921795    5570017     130013   16775338 
  55703365   65439816      10229   80921383    5570036     130062   16771033 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
  50597633   57899976      10233   80885638   18582971      97866   80950268 
  52557170   61738141      10232   80880832   18552024      98875   80954710 
  57901004   68544671    5846080   87107831   19950086     536782   86610447 
  49015663   58064283      10228   80886226   18594279      97528   80947644 
  52183402   61758715      10230   80879627   18558799      98560   80949175 
  49189354   58133096      10229   80913799   18776442      92347   80926980 
  51835828   61828522      10227   80878712   18551747      98797   80951102 
  53215719   63486561      10230   80901932   18650729      96037   80955092 


Throughput: rdseed r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
  51113016   59446359      10233   80895925   17153203   17145860    5550050 
  54019071   63460527      10231   80898826   17085474   17148413    5550037 
  54301486   63917257      10232   80905349   17018822   17152834    5550034 
  51358403   60132415      10227   80915762   16982348   17156323    5550019 
  51273562   61620432      10230   80876556   17327306   17136299    5550025 
  52339316   62418914      10242   80889483   17261181   17141036    5550067 
  52091697   61319360      10231   80906818   17058453   17153181    5550037 
  51367793   61241597      10229   80915385   16932580   17168259    5550028 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
  53706689   59631532      10233   80922007    5570063     130286   16767465 
  53812723   63533825      10230   80929208    5570050     130278   16770879 
  51528585   61047254      10231   80922677    5570048     130243   16768328 
  53718693   64290610      10229   80920361    5570039     130249   16765794 
  53807731   63997488      10229   80919822    5570037     130245   16765869 
  51652286   62489833      10230   80924625    5570036     130256   16767973 
  49871856   58829066      10232   80928775    5570079     130316   16768991 
  52985670   64241434      10227   80918788    5570019     130232   16765510 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
  52697573   59763261     106633   81018072   18679502     111244   81093594 
  53542667   62907967      10231   80926709   18847454      90050   80926135 
  52190521   61100444      10230   80943286   18859671      90056   80951800 
  52542774   61621941      10231   80932477   18849077      90131   80932887 
  49758731   58666426      10231   80908247   18760784      92408   80920407 
  50921695   61734517      10226   80875429   18535608      99256   80951550 
  48187149   57378550      10229   80891366   18545930      99392   80979749 
  50862703   61651500      10228   80874453   18519657      99732   80955481 


Throughput: rdseed r64, multiple threads

Processor 1
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
  73253035   82340623      10240   80918583   80924625   16892419          0 
  72959626   88185186      10237   80913205   80920644   16891308          0 
  73176641   88734138      10229   80909239   80917484   16887524          0 
  74824383   90109009      34669   80946407   80949427   16891572       2649 
  74084194   89837561      10230   80911793   80919152   16886643          0 
  82948841   99365981    6003313   86701669   87335735   17543528     485992 
  85872084   96865754    6857493   87452248   87954759   17682995     556588 
  76016987   91163420     276219   81231921   81231096   16923587      28454 
Processor 2
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
 147222072  155293837      74074   81150034   81089497   16898006      10348 
 101280744  112741921      13991   80955682   80943262   16889515        463 
  94774414  111723386      11334   80946783   80937062   16887370        156 
  91203337  110332024      10263   80950915   80939493   16886177          0 
 213831811  222821188     503459   82217432   81909569   17011979      71596 
 110535274  123782571      13992   81060432   81005925   16882348        449 
 110338416  123354155     138596   81320486   81204003   16904910      13879 
 107196199  123676533      10272   81056998   81001096   16889403          0 
Processor 0
     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
 122272043  140098774      10280   80998386   80976420   16889482          0 
 315048833  314489522     869007   82994643   82421083   17079255     120812 
 100703404  117483764     211144   81223121   81184603   16916059      20381 
 101624674  119576735      33435   81009861   80991576   16889337       2594 
 102444240  117951209      10263   81024187   80991235   16891691          0 
  91899469  108260683      10260   81036981   80998973   16889880          0 
 101181853  116615812      10271   81039957   81001268   16887963          0 
  75320552   87063922      10264   80975541   80944279   16983809          0 


Throughput: adcx r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10343      11398      10222      10154       5002          7          0 
      9058       9989      10222      10122       4995          0          0 
      9046       9989      10222      10122       5000          0          0 
      9034       9988      10222      10122       5000          0          0 
     19147      12264      10223      10369       5195         68          3 
      9377      10363      10222      10164       5025         10          0 
      9066       9989      10222      10122       4997          0          0 
      9220      10152      10222      10154       5003          7          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8830      10384      10222      10122          0          0          0 
      8503       9987      10222      10122          0          0          0 
      8501       9987      10222      10122          0          0          0 
      8493       9990      10222      10122          0          0          0 
      8483       9987      10222      10122          0          0          0 
      8473       9987      10222      10122          0          0          0 
      8468       9989      10222      10122          0          0          0 
      8475       9987      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9082      10336      10222      10122       5107          0      10147 
      8770       9989      10222      10122       5105          0      10155 
      8758       9989      10222      10122       5110          0      10151 
      8750       9990      10222      10122       5106          0      10132 
      8738       9989      10222      10122       5106          0      10132 
      8752       9989      10222      10122       5106          0      10132 
      8762       9989      10222      10122       5106          0      10132 
      8770       9989      10222      10122       5106          0      10132 


Latency: adcx r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9921      11344      10222      10147      10122       4994          0 
      8747       9989      10222      10160      10122       4997          0 
      8760       9993      10222      10157      10122       4991          0 
      8764       9989      10222      10133      10122       5000          0 
      8774       9990      10222      10128      10122       4991          0 
      8776       9992      10222      10128      10122       4991          0 
      8763       9989      10222      10133      10122       5000          0 
      8753       9990      10222      10128      10122       4991          0 


Throughput: adcx r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8824      10384      10222      10122       4992          0          0 
      8479       9989      10222      10122       4996          0          0 
      8471       9989      10222      10122       4995          0          0 
      8467       9989      10222      10122       4995          0          0 
      8475       9989      10222      10122       4995          0          0 
      8485       9989      10222      10122       4995          0          0 
      8493       9991      10222      10122       4995          0          0 
      8501       9989      10222      10122       4995          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9109      10721      10222      10122          0          0          0 
      8501       9991      10222      10122          0          0          0 
      8503       9991      10222      10122          0          0          0 
      8493       9991      10222      10122          0          0          0 
      8483       9992      10222      10122          0          0          0 
      8475       9991      10222      10122          0          0          0 
      8466       9991      10222      10122          0          0          0 
      8471       9992      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9092      10392      10222      10122       5104          0      10146 
      8755       9993      10222      10122       5094          0      10132 
      8762       9990      10222      10122       5101          0      10147 
      8772       9992      10222      10122       5101          0      10131 
      8778       9991      10222      10122       5101          0      10131 
      8769       9991      10222      10122       5101          0      10131 
      8759       9990      10222      10122       5101          0      10131 
      8749       9991      10222      10122       5101          0      10131 


Latency: adcx r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8804      10346      10222      10139      10122       5004          0 
      8491       9990      10222      10148      10122       5001          0 
      8485       9992      10222      10146      10122       5003          0 
      8475       9991      10222      10131      10122       5001          0 
      8468       9991      10222      10131      10122       5001          0 
      8471       9994      10222      10131      10122       5001          0 
      8479       9991      10222      10131      10122       5001          0 
      8487       9992      10222      10131      10122       5001          0 


Throughput: adox r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8569      10070      10222      10122       4995          0          0 
      8255       9705      10222      10122       4997          0          0 
      8239       9699      10222      10122       5000          0          0 
      8228       9698      10222      10122       4999          0          0 
      8234       9709      10222      10122       4997          0          0 
      8228       9699      10222      10122       4999          0          0 
      8238       9699      10222      10122       4999          0          0 
      8249       9701      10222      10122       4999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8501       9698      10222      10122          0          0          0 
      8526       9721      10222      10122          0          0          0 
      8508       9690      10222      10122          0          0          0 
      8522       9690      10222      10122          0          0          0 
      8514       9691      10222      10122          0          0          0 
      8503       9690      10222      10122          0          0          0 
      8495       9690      10222      10122          0          0          0 
      8487       9691      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8830      10082      10222      10122       5106          0      10141 
      8514       9710      10222      10122       5113          0      10156 
      8548       9742      10222      10122       5109          0      10156 
      8512       9687      10222      10122       5117          0      10159 
      8509       9689      10222      10122       5106          0      10158 
      8507       9692      10222      10122       5103          0      10127 
      8499       9696      10222      10122       5104          0      10133 
      8487       9690      10222      10122       5103          0      10127 


Latency: adox r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18094      11111      10223      10450      10330       5143          0 
      9841      11271      10222      10399      10208       5084          0 
      8774       9989      10222      10155      10122       4996          0 
      8783       9990      10222      10161      10122       4995          0 
      8771       9988      10222      10157      10122       5000          0 
      8763       9989      10222      10133      10122       5000          0 
      8751       9989      10222      10133      10122       5000          0 
      8741       9988      10222      10133      10122       5000          0 


Throughput: adox r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8515      10041      10222      10122       4998          0          0 
      8218       9684      10222      10122       5002          0          0 
      8228       9680      10222      10122       5002          0          0 
      8237       9684      10222      10122       5002          0          0 
      8239       9684      10222      10122       5002          0          0 
      8233       9684      10222      10122       5002          0          0 
      8221       9684      10222      10122       5002          0          0 
      8215       9684      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8562      10078      10222      10122          0          0          0 
      8256       9708      10222      10122          0          0          0 
      8239       9683      10222      10122          0          0          0 
      8233       9684      10222      10122          0          0          0 
      8225       9684      10222      10122          0          0          0 
      8213       9683      10222      10122          0          0          0 
      8209       9684      10222      10122          0          0          0 
      8209       9684      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8858      10101      10222      10122       5110          0      10142 
      8509       9689      10222      10122       5108          0      10158 
      8522       9697      10222      10122       5103          0      10132 
      8500       9677      10222      10122       5106          0      10133 
      8487       9679      10222      10122       5106          0      10133 
      8479       9678      10222      10122       5106          0      10133 
      8487       9697      10222      10122       5103          0      10132 
      8471       9679      10222      10122       5106          0      10133 


Latency: adox r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9105      10404      10222      10146      10122       4992          0 
      8751       9990      10222      10151      10122       4998          0 
      8762       9991      10222      10158      10122       4995          0 
      8774       9990      10222      10133      10122       4993          0 
      8780       9990      10222      10133      10122       4993          0 
      8777       9992      10222      10133      10122       4993          0 
      8765       9991      10222      10133      10122       4993          0 
      8753       9989      10222      10133      10122       4993          0 


