{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670508854550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670508854554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 08:14:14 2022 " "Processing started: Thu Dec  8 08:14:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670508854554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508854554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508854554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670508855213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670508855213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508861906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508861906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670508863284 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Timer.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 272 56 200 289 "X7" "" } { 288 56 200 305 "X6" "" } { 304 56 200 321 "X5" "" } { 320 56 200 337 "X4" "" } { 336 56 200 353 "X3" "" } { 352 56 200 369 "X2" "" } { 368 56 200 385 "X1" "" } { 384 56 200 401 "X0" "" } { 320 56 56 336 "" "" } { 336 56 56 352 "" "" } { 352 56 56 368 "" "" } { 368 56 56 384 "" "" } { 384 56 56 400 "" "" } { 304 56 56 320 "" "" } { 288 1936 1936 304 "" "" } { 272 1936 1936 288 "" "" } { 256 1936 1936 272 "" "" } { 240 1936 1936 256 "" "" } { 224 1936 1936 240 "" "" } { 208 1936 1936 224 "" "" } { 176 1832 1936 193 "X7" "" } { 192 1832 1936 209 "X6" "" } { 208 1832 1936 225 "X5" "" } { 224 1832 1936 241 "X4" "" } { 240 1832 1936 257 "X3" "" } { 256 1832 1936 273 "X2" "" } { 272 1832 1936 289 "X1" "" } { 288 1832 1936 305 "X0" "" } { 144 56 56 288 "" "" } { 288 56 56 304 "" "" } { 104 56 96 144 "" "" } { 144 1936 1936 192 "" "" } { 192 1936 1936 208 "" "" } { 104 96 1896 104 "" "" } { 104 1896 1936 144 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1670508863304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_parallel_access_register.bdf 1 1 " "Using design file 8_bit_parallel_access_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_Bit_Parallel_Access_Register " "Found entity 1: 8_Bit_Parallel_Access_Register" {  } { { "8_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/8_bit_parallel_access_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508864040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508864040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_Bit_Parallel_Access_Register 8_Bit_Parallel_Access_Register:inst5 " "Elaborating entity \"8_Bit_Parallel_Access_Register\" for hierarchy \"8_Bit_Parallel_Access_Register:inst5\"" {  } { { "Timer.bdf" "inst5" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 208 200 320 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508864042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.bdf 1 1 " "Using design file 2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Found entity 1: 2to1Mux" {  } { { "2to1mux.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508864273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508864273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux 8_Bit_Parallel_Access_Register:inst5\|2to1Mux:mux0 " "Elaborating entity \"2to1Mux\" for hierarchy \"8_Bit_Parallel_Access_Register:inst5\|2to1Mux:mux0\"" {  } { { "8_bit_parallel_access_register.bdf" "mux0" { Schematic "U:/CPRE281/Final Project/Timer/8_bit_parallel_access_register.bdf" { { 176 -152 -56 272 "mux0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508864273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter_50mhz_to_1hz.v 1 1 " "Using design file converter_50mhz_to_1hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Converter_50mHz_To_1Hz " "Found entity 1: Converter_50mHz_To_1Hz" {  } { { "converter_50mhz_to_1hz.v" "" { Text "U:/CPRE281/Final Project/Timer/converter_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508864396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508864396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter_50mHz_To_1Hz Converter_50mHz_To_1Hz:inst14 " "Elaborating entity \"Converter_50mHz_To_1Hz\" for hierarchy \"Converter_50mHz_To_1Hz:inst14\"" {  } { { "Timer.bdf" "inst14" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 88 -272 -104 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508864397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.bdf 1 1 " "Using design file statemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508865053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508865053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst28 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst28\"" {  } { { "Timer.bdf" "inst28" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 320 -616 -520 448 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508865054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508865286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508865286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst25 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst25\"" {  } { { "Timer.bdf" "inst25" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 352 -872 -728 448 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508865287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508865964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508865964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 Debouncer:inst25\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"Debouncer:inst25\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/CPRE281/Final Project/Timer/debouncer.bdf" { { 336 392 544 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508865964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8muxes.bdf 1 1 " "Using design file 8muxes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8Muxes " "Found entity 1: 8Muxes" {  } { { "8muxes.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/8muxes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508866781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508866781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8Muxes 8Muxes:inst22 " "Elaborating entity \"8Muxes\" for hierarchy \"8Muxes:inst22\"" {  } { { "Timer.bdf" "inst22" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 160 1736 1832 480 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508866781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrementer_nr.bdf 1 1 " "Using design file decrementer_nr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementer_NR " "Found entity 1: Decrementer_NR" {  } { { "decrementer_nr.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/decrementer_nr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508867541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508867541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementer_NR Decrementer_NR:inst23 " "Elaborating entity \"Decrementer_NR\" for hierarchy \"Decrementer_NR:inst23\"" {  } { { "Timer.bdf" "inst23" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 208 536 632 400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508867542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrementer.bdf 1 1 " "Using design file decrementer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementer " "Found entity 1: Decrementer" {  } { { "decrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/decrementer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508868296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508868296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementer Decrementer_NR:inst23\|Decrementer:inst " "Elaborating entity \"Decrementer\" for hierarchy \"Decrementer_NR:inst23\|Decrementer:inst\"" {  } { { "decrementer_nr.bdf" "inst" { Schematic "U:/CPRE281/Final Project/Timer/decrementer_nr.bdf" { { 200 536 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508868297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CPRE281/Final Project/Timer/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508868553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508868553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Decrementer_NR:inst23\|Decrementer:inst\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"Decrementer_NR:inst23\|Decrementer:inst\|FA:inst\"" {  } { { "decrementer.bdf" "inst" { Schematic "U:/CPRE281/Final Project/Timer/decrementer.bdf" { { 56 192 328 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508868553 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_adder.bdf 1 1 " "Using design file 8_bit_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_Bit_Adder " "Found entity 1: 8_Bit_Adder" {  } { { "8_bit_adder.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/8_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508869138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508869138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_Bit_Adder 8_Bit_Adder:inst1 " "Elaborating entity \"8_Bit_Adder\" for hierarchy \"8_Bit_Adder:inst1\"" {  } { { "Timer.bdf" "inst1" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { 384 816 976 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508869138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21muxes.bdf 1 1 " "Using design file 21muxes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21Muxes " "Found entity 1: 21Muxes" {  } { { "21muxes.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/21muxes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508869885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508869885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21Muxes 21Muxes:inst17 " "Elaborating entity \"21Muxes\" for hierarchy \"21Muxes:inst17\"" {  } { { "Timer.bdf" "inst17" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { -640 784 1520 -544 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508869886 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "2to1Mux inst3 " "Block or symbol \"2to1Mux\" of instance \"inst3\" overlaps another block or symbol" {  } { { "21muxes.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/21muxes.bdf" { { 192 400 496 288 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670508869903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d.bdf 1 1 " "Using design file b_to_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D " "Found entity 1: B_to_D" {  } { { "b_to_d.bdf" "" { Schematic "U:/CPRE281/Final Project/Timer/b_to_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508870624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508870624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D B_to_D:inst " "Elaborating entity \"B_to_D\" for hierarchy \"B_to_D:inst\"" {  } { { "Timer.bdf" "inst" { Schematic "U:/CPRE281/Final Project/Timer/Timer.bdf" { { -544 688 784 -160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508870624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_hundredsplace.v 1 1 " "Using design file b_to_d_hundredsplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_HundredsPlace " "Found entity 1: B_to_D_HundredsPlace" {  } { { "b_to_d_hundredsplace.v" "" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508871672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508871672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_HundredsPlace B_to_D:inst\|B_to_D_HundredsPlace:inst " "Elaborating entity \"B_to_D_HundredsPlace\" for hierarchy \"B_to_D:inst\|B_to_D_HundredsPlace:inst\"" {  } { { "b_to_d.bdf" "inst" { Schematic "U:/CPRE281/Final Project/Timer/b_to_d.bdf" { { 16 528 648 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508871674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_tensplace.v 1 1 " "Using design file b_to_d_tensplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_TensPlace " "Found entity 1: B_to_D_TensPlace" {  } { { "b_to_d_tensplace.v" "" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508872640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508872640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_TensPlace B_to_D:inst\|B_to_D_TensPlace:inst3 " "Elaborating entity \"B_to_D_TensPlace\" for hierarchy \"B_to_D:inst\|B_to_D_TensPlace:inst3\"" {  } { { "b_to_d.bdf" "inst3" { Schematic "U:/CPRE281/Final Project/Timer/b_to_d.bdf" { { 192 528 648 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508872642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_onesplace.v 1 1 " "Using design file b_to_d_onesplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_OnesPlace " "Found entity 1: B_to_D_OnesPlace" {  } { { "b_to_d_onesplace.v" "" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508873650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508873650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_OnesPlace B_to_D:inst\|B_to_D_OnesPlace:inst2 " "Elaborating entity \"B_to_D_OnesPlace\" for hierarchy \"B_to_D:inst\|B_to_D_OnesPlace:inst2\"" {  } { { "b_to_d.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/Timer/b_to_d.bdf" { { 368 528 648 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508873652 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "21 " "Found 21 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram0 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram0" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram1 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram1" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram2 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram2" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram3 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram3" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram4 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram4" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram5 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram5" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram6 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram6" { Text "U:/CPRE281/Final Project/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram0 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram0" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram1 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram1" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram2 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram2" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram3 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram3" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram4 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram4" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram5 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram5" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram6 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram6" { Text "U:/CPRE281/Final Project/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram0 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram0" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram1 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram1" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram2 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram2" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram3 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram3" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram4 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram4" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram5 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram5" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram6 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram6" { Text "U:/CPRE281/Final Project/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508874360 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670508874360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670508875251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670508876637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508876637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "357 " "Implemented 357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670508877067 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670508877067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670508877067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670508877067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670508877162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 08:14:37 2022 " "Processing ended: Thu Dec  8 08:14:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670508877162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670508877162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670508877162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508877162 ""}
