\doxysubsubsubsection{PLLR Clock Divider}
\hypertarget{group__RCC__PLLR__Clock__Divider}{}\label{group__RCC__PLLR__Clock__Divider}\index{PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga8542180301c08434a774ee3033b89564}{RCC\+\_\+\+PLLR\+\_\+\+DIV2}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_gac9e1eda6592c73b3b19c4b602c0e603d}{RCC\+\_\+\+PLLR\+\_\+\+DIV3}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+3
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga4d7feff69617c885b7ad02abdf90a306}{RCC\+\_\+\+PLLR\+\_\+\+DIV4}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga509420efd3dfdfb792d2f4a7f9532161}{RCC\+\_\+\+PLLR\+\_\+\+DIV5}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+5
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_gaea9c23a036a7dd5c2c14d7df77656cba}{RCC\+\_\+\+PLLR\+\_\+\+DIV6}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_gaa8b35cccfee385e5ad775eb8cc385508}{RCC\+\_\+\+PLLR\+\_\+\+DIV7}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+7
\item 
\#define \mbox{\hyperlink{group__RCC__PLLR__Clock__Divider_ga2032e48945b9bfec98b9f342d34e2472}{RCC\+\_\+\+PLLR\+\_\+\+DIV8}}~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+8
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__PLLR__Clock__Divider_ga8542180301c08434a774ee3033b89564}\label{group__RCC__PLLR__Clock__Divider_ga8542180301c08434a774ee3033b89564} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV2@{RCC\_PLLR\_DIV2}}
\index{RCC\_PLLR\_DIV2@{RCC\_PLLR\_DIV2}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV2}{RCC\_PLLR\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV2~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+2}

PLLR division factor = 2 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00498}{498}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLR__Clock__Divider_gac9e1eda6592c73b3b19c4b602c0e603d}\label{group__RCC__PLLR__Clock__Divider_gac9e1eda6592c73b3b19c4b602c0e603d} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV3@{RCC\_PLLR\_DIV3}}
\index{RCC\_PLLR\_DIV3@{RCC\_PLLR\_DIV3}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV3}{RCC\_PLLR\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV3~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+3}

PLLR division factor = 3 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00499}{499}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLR__Clock__Divider_ga4d7feff69617c885b7ad02abdf90a306}\label{group__RCC__PLLR__Clock__Divider_ga4d7feff69617c885b7ad02abdf90a306} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV4@{RCC\_PLLR\_DIV4}}
\index{RCC\_PLLR\_DIV4@{RCC\_PLLR\_DIV4}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV4}{RCC\_PLLR\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV4~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+4}

PLLR division factor = 4 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00500}{500}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLR__Clock__Divider_ga509420efd3dfdfb792d2f4a7f9532161}\label{group__RCC__PLLR__Clock__Divider_ga509420efd3dfdfb792d2f4a7f9532161} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV5@{RCC\_PLLR\_DIV5}}
\index{RCC\_PLLR\_DIV5@{RCC\_PLLR\_DIV5}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV5}{RCC\_PLLR\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV5~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+5}

PLLR division factor = 5 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00501}{501}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLR__Clock__Divider_gaea9c23a036a7dd5c2c14d7df77656cba}\label{group__RCC__PLLR__Clock__Divider_gaea9c23a036a7dd5c2c14d7df77656cba} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV6@{RCC\_PLLR\_DIV6}}
\index{RCC\_PLLR\_DIV6@{RCC\_PLLR\_DIV6}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV6}{RCC\_PLLR\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV6~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+6}

PLLR division factor = 6 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00502}{502}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLR__Clock__Divider_gaa8b35cccfee385e5ad775eb8cc385508}\label{group__RCC__PLLR__Clock__Divider_gaa8b35cccfee385e5ad775eb8cc385508} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV7@{RCC\_PLLR\_DIV7}}
\index{RCC\_PLLR\_DIV7@{RCC\_PLLR\_DIV7}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV7}{RCC\_PLLR\_DIV7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV7~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+7}

PLLR division factor = 7 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00503}{503}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLR__Clock__Divider_ga2032e48945b9bfec98b9f342d34e2472}\label{group__RCC__PLLR__Clock__Divider_ga2032e48945b9bfec98b9f342d34e2472} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV8@{RCC\_PLLR\_DIV8}}
\index{RCC\_PLLR\_DIV8@{RCC\_PLLR\_DIV8}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV8}{RCC\_PLLR\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV8~LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+8}

PLLR division factor = 8 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00504}{504}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

