|top
clkin => pll:pll0.inclk0
clkin => unibus:pdp11.clk50mhz
clkin => vt:vt0.clk50mhz
i_SS[1] => o_LED[1].DATAIN
i_SS[1] => Equal1.IN2
i_SS[1] => Equal2.IN1
i_SS[1] => Equal3.IN1
i_SS[2] => o_LED[2].DATAIN
i_SS[2] => Equal1.IN1
i_SS[2] => Equal2.IN2
i_SS[2] => Equal3.IN0
i_SS[3] => o_LED[3].DATAIN
i_SS[3] => Equal1.IN0
i_SS[3] => Equal2.IN0
i_SS[3] => Equal3.IN2
i_SS[4] => ~NO_FANOUT~
i_PB8 => slowreset.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => slowresetdelay.OUTPUTSELECT
i_PB8 => vtreset.ENA
o_LED[1] << i_SS[1].DB_MAX_OUTPUT_PORT_TYPE
o_LED[2] << i_SS[2].DB_MAX_OUTPUT_PORT_TYPE
o_LED[3] << i_SS[3].DB_MAX_OUTPUT_PORT_TYPE
o_LED[4] << sddebug.DB_MAX_OUTPUT_PORT_TYPE
o_LED[5] << sddebug.DB_MAX_OUTPUT_PORT_TYPE
o_LED[6] << unibus:pdp11.ifetch
o_LED[7] << sddebug[1].DB_MAX_OUTPUT_PORT_TYPE
o_LED[8] << <VCC>
vgar[0] << vt:vt0.vga_fb
vgar[1] << vgar.DB_MAX_OUTPUT_PORT_TYPE
vgag[0] << vt:vt0.vga_fb
vgag[1] << vgag.DB_MAX_OUTPUT_PORT_TYPE
vgab[0] << <GND>
vgab[1] << <GND>
vgah << vt:vt0.vga_hsync
vgav << vt:vt0.vga_vsync
ps2k_c => vt:vt0.ps2k_c
ps2k_d => vt:vt0.ps2k_d
tx1 << unibus:pdp11.tx1
rx1 => unibus:pdp11.rx1
rts1 << unibus:pdp11.rts1
cts1 => unibus:pdp11.cts1
sdcard_cs << sdcard_cs.DB_MAX_OUTPUT_PORT_TYPE
sdcard_mosi << sdcard_mosi.DB_MAX_OUTPUT_PORT_TYPE
sdcard_sclk << sdcard_sclk.DB_MAX_OUTPUT_PORT_TYPE
sdcard_miso => unibus:pdp11.rh_sdcard_miso
sdcard_miso => unibus:pdp11.rl_sdcard_miso
sdcard_miso => unibus:pdp11.rk_sdcard_miso
xu_cs << unibus:pdp11.xu_cs
xu_mosi << unibus:pdp11.xu_mosi
xu_sclk << unibus:pdp11.xu_sclk
xu_miso => unibus:pdp11.xu_miso
xu_debug_tx << unibus:pdp11.xu_debug_tx
dram_addr[0] << dram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[1] << dram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[2] << dram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[3] << dram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[4] << dram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[5] << dram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[6] << dram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[7] << dram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[8] << dram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[9] << dram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[10] << dram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[11] << dram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_addr[12] << dram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_dq[0] <> dram_dq[0]
dram_dq[1] <> dram_dq[1]
dram_dq[2] <> dram_dq[2]
dram_dq[3] <> dram_dq[3]
dram_dq[4] <> dram_dq[4]
dram_dq[5] <> dram_dq[5]
dram_dq[6] <> dram_dq[6]
dram_dq[7] <> dram_dq[7]
dram_dq[8] <> dram_dq[8]
dram_dq[9] <> dram_dq[9]
dram_dq[10] <> dram_dq[10]
dram_dq[11] <> dram_dq[11]
dram_dq[12] <> dram_dq[12]
dram_dq[13] <> dram_dq[13]
dram_dq[14] <> dram_dq[14]
dram_dq[15] <> dram_dq[15]
dram_ba_1 << dram_ba_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_ba_0 << dram_ba_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_udqm << dram_udqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_ldqm << dram_ldqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_ras_n << dram_ras_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_cas_n << dram_cas_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_cke << <VCC>
dram_clk << pll:pll0.c0
dram_we_n << dram_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_cs_n << dram_cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|pll:pll0
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|top|pll:pll0|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|top|unibus:pdp11
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= addr.DB_MAX_OUTPUT_PORT_TYPE
dati[0] => cons_parl.IN1
dati[0] => mmu:mmu0.bus_dati[0]
dati[0] => rh11:rh0.rh70_bus_master_dati[0]
dati[1] => cons_parl.IN1
dati[1] => mmu:mmu0.bus_dati[1]
dati[1] => rh11:rh0.rh70_bus_master_dati[1]
dati[2] => cons_parl.IN1
dati[2] => mmu:mmu0.bus_dati[2]
dati[2] => rh11:rh0.rh70_bus_master_dati[2]
dati[3] => cons_parl.IN1
dati[3] => mmu:mmu0.bus_dati[3]
dati[3] => rh11:rh0.rh70_bus_master_dati[3]
dati[4] => cons_parl.IN1
dati[4] => mmu:mmu0.bus_dati[4]
dati[4] => rh11:rh0.rh70_bus_master_dati[4]
dati[5] => cons_parl.IN1
dati[5] => mmu:mmu0.bus_dati[5]
dati[5] => rh11:rh0.rh70_bus_master_dati[5]
dati[6] => cons_parl.IN0
dati[6] => mmu:mmu0.bus_dati[6]
dati[6] => rh11:rh0.rh70_bus_master_dati[6]
dati[7] => cons_parl.IN1
dati[7] => mmu:mmu0.bus_dati[7]
dati[7] => rh11:rh0.rh70_bus_master_dati[7]
dati[8] => cons_parh.IN1
dati[8] => mmu:mmu0.bus_dati[8]
dati[8] => rh11:rh0.rh70_bus_master_dati[8]
dati[9] => cons_parh.IN1
dati[9] => mmu:mmu0.bus_dati[9]
dati[9] => rh11:rh0.rh70_bus_master_dati[9]
dati[10] => cons_parh.IN1
dati[10] => mmu:mmu0.bus_dati[10]
dati[10] => rh11:rh0.rh70_bus_master_dati[10]
dati[11] => cons_parh.IN1
dati[11] => mmu:mmu0.bus_dati[11]
dati[11] => rh11:rh0.rh70_bus_master_dati[11]
dati[12] => cons_parh.IN1
dati[12] => mmu:mmu0.bus_dati[12]
dati[12] => rh11:rh0.rh70_bus_master_dati[12]
dati[13] => cons_parh.IN1
dati[13] => mmu:mmu0.bus_dati[13]
dati[13] => rh11:rh0.rh70_bus_master_dati[13]
dati[14] => cons_parh.IN0
dati[14] => mmu:mmu0.bus_dati[14]
dati[14] => rh11:rh0.rh70_bus_master_dati[14]
dati[15] => cons_parh.IN1
dati[15] => mmu:mmu0.bus_dati[15]
dati[15] => rh11:rh0.rh70_bus_master_dati[15]
dato[0] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[1] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[2] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[3] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[4] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[5] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[6] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[7] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[8] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[9] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[10] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[11] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[12] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[13] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[14] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[15] <= dato.DB_MAX_OUTPUT_PORT_TYPE
control_dati <= control_dati.DB_MAX_OUTPUT_PORT_TYPE
control_dato <= control_dato.DB_MAX_OUTPUT_PORT_TYPE
control_datob <= control_datob.DB_MAX_OUTPUT_PORT_TYPE
addr_match => rh70_bus_master_nxm.IN1
addr_match => cer_nxmabort.IN1
addr_match => cer_ioabort.IN1
addr_match => busmaster_nxmabort.IN1
ifetch <= cpu:cpu0.ifetch
iwait <= cpu:cpu0.iwait
cpu_addr_v[0] <= cpu:cpu0.addr_v[0]
cpu_addr_v[1] <= cpu:cpu0.addr_v[1]
cpu_addr_v[2] <= cpu:cpu0.addr_v[2]
cpu_addr_v[3] <= cpu:cpu0.addr_v[3]
cpu_addr_v[4] <= cpu:cpu0.addr_v[4]
cpu_addr_v[5] <= cpu:cpu0.addr_v[5]
cpu_addr_v[6] <= cpu:cpu0.addr_v[6]
cpu_addr_v[7] <= cpu:cpu0.addr_v[7]
cpu_addr_v[8] <= cpu:cpu0.addr_v[8]
cpu_addr_v[9] <= cpu:cpu0.addr_v[9]
cpu_addr_v[10] <= cpu:cpu0.addr_v[10]
cpu_addr_v[11] <= cpu:cpu0.addr_v[11]
cpu_addr_v[12] <= cpu:cpu0.addr_v[12]
cpu_addr_v[13] <= cpu:cpu0.addr_v[13]
cpu_addr_v[14] <= cpu:cpu0.addr_v[14]
cpu_addr_v[15] <= cpu:cpu0.addr_v[15]
have_rl => rl11:rl0.have_rl
rl_sdcard_cs <= rl11:rl0.sdcard_cs
rl_sdcard_mosi <= rl11:rl0.sdcard_mosi
rl_sdcard_sclk <= rl11:rl0.sdcard_sclk
rl_sdcard_miso => rl11:rl0.sdcard_miso
rl_sdcard_debug[0] <= rl11:rl0.sdcard_debug[0]
rl_sdcard_debug[1] <= rl11:rl0.sdcard_debug[1]
rl_sdcard_debug[2] <= rl11:rl0.sdcard_debug[2]
rl_sdcard_debug[3] <= rl11:rl0.sdcard_debug[3]
have_rk => rk11:rk0.have_rk
have_rk_num[0] => rk11:rk0.have_rk_num[0]
have_rk_num[1] => rk11:rk0.have_rk_num[1]
have_rk_num[2] => rk11:rk0.have_rk_num[2]
have_rk_num[3] => rk11:rk0.have_rk_num[3]
rk_sdcard_cs <= rk11:rk0.sdcard_cs
rk_sdcard_mosi <= rk11:rk0.sdcard_mosi
rk_sdcard_sclk <= rk11:rk0.sdcard_sclk
rk_sdcard_miso => rk11:rk0.sdcard_miso
rk_sdcard_debug[0] <= rk11:rk0.sdcard_debug[0]
rk_sdcard_debug[1] <= rk11:rk0.sdcard_debug[1]
rk_sdcard_debug[2] <= rk11:rk0.sdcard_debug[2]
rk_sdcard_debug[3] <= rk11:rk0.sdcard_debug[3]
have_rh => rh11:rh0.have_rh
rh_sdcard_cs <= rh11:rh0.sdcard_cs
rh_sdcard_mosi <= rh11:rh0.sdcard_mosi
rh_sdcard_sclk <= rh11:rh0.sdcard_sclk
rh_sdcard_miso => rh11:rh0.sdcard_miso
rh_sdcard_debug[0] <= rh11:rh0.sdcard_debug[0]
rh_sdcard_debug[1] <= rh11:rh0.sdcard_debug[1]
rh_sdcard_debug[2] <= rh11:rh0.sdcard_debug[2]
rh_sdcard_debug[3] <= rh11:rh0.sdcard_debug[3]
rh_type[0] => rh11:rh0.rh_type[0]
rh_type[1] => rh11:rh0.rh_type[1]
rh_type[2] => rh11:rh0.rh_type[2]
have_xu => xu:xu0.have_xu
have_xu_debug => xu:xu0.have_xu_debug
xu_cs <= xu:xu0.xu_cs
xu_mosi <= xu:xu0.xu_mosi
xu_sclk <= xu:xu0.xu_sclk
xu_miso => xu:xu0.xu_miso
xu_debug_tx <= xu:xu0.tx
have_kl11[0] => LessThan0.IN6
have_kl11[0] => LessThan1.IN6
have_kl11[0] => LessThan2.IN6
have_kl11[0] => LessThan3.IN6
have_kl11[0] => Equal0.IN1
have_kl11[0] => Equal1.IN2
have_kl11[0] => Equal2.IN1
have_kl11[0] => Equal3.IN2
have_kl11[1] => LessThan0.IN5
have_kl11[1] => LessThan1.IN5
have_kl11[1] => LessThan2.IN5
have_kl11[1] => LessThan3.IN5
have_kl11[1] => Equal0.IN0
have_kl11[1] => Equal1.IN1
have_kl11[1] => Equal2.IN2
have_kl11[1] => Equal3.IN1
have_kl11[2] => LessThan0.IN4
have_kl11[2] => LessThan1.IN4
have_kl11[2] => LessThan2.IN4
have_kl11[2] => LessThan3.IN4
have_kl11[2] => Equal0.IN2
have_kl11[2] => Equal1.IN0
have_kl11[2] => Equal2.IN0
have_kl11[2] => Equal3.IN0
tx0 <= kl11:kl0.tx
rx0 => kl11:kl0.rx
rts0 <= kl11:kl0.rts
cts0 => kl11:kl0.cts
kl0_bps[0] => kl11:kl0.have_kl11_bps[0]
kl0_bps[1] => kl11:kl0.have_kl11_bps[1]
kl0_bps[2] => kl11:kl0.have_kl11_bps[2]
kl0_bps[3] => kl11:kl0.have_kl11_bps[3]
kl0_bps[4] => kl11:kl0.have_kl11_bps[4]
kl0_bps[5] => kl11:kl0.have_kl11_bps[5]
kl0_bps[6] => kl11:kl0.have_kl11_bps[6]
kl0_bps[7] => kl11:kl0.have_kl11_bps[7]
kl0_bps[8] => kl11:kl0.have_kl11_bps[8]
kl0_bps[9] => kl11:kl0.have_kl11_bps[9]
kl0_bps[10] => kl11:kl0.have_kl11_bps[10]
kl0_bps[11] => kl11:kl0.have_kl11_bps[11]
kl0_bps[12] => kl11:kl0.have_kl11_bps[12]
kl0_bps[13] => kl11:kl0.have_kl11_bps[13]
kl0_bps[14] => kl11:kl0.have_kl11_bps[14]
kl0_bps[15] => kl11:kl0.have_kl11_bps[15]
kl0_bps[16] => kl11:kl0.have_kl11_bps[16]
kl0_bps[17] => kl11:kl0.have_kl11_bps[17]
kl0_force7bit => kl11:kl0.have_kl11_force7bit
kl0_rtscts => kl11:kl0.have_kl11_rtscts
tx1 <= kl11:kl1.tx
rx1 => kl11:kl1.rx
rts1 <= kl11:kl1.rts
cts1 => kl11:kl1.cts
kl1_bps[0] => kl11:kl1.have_kl11_bps[0]
kl1_bps[1] => kl11:kl1.have_kl11_bps[1]
kl1_bps[2] => kl11:kl1.have_kl11_bps[2]
kl1_bps[3] => kl11:kl1.have_kl11_bps[3]
kl1_bps[4] => kl11:kl1.have_kl11_bps[4]
kl1_bps[5] => kl11:kl1.have_kl11_bps[5]
kl1_bps[6] => kl11:kl1.have_kl11_bps[6]
kl1_bps[7] => kl11:kl1.have_kl11_bps[7]
kl1_bps[8] => kl11:kl1.have_kl11_bps[8]
kl1_bps[9] => kl11:kl1.have_kl11_bps[9]
kl1_bps[10] => kl11:kl1.have_kl11_bps[10]
kl1_bps[11] => kl11:kl1.have_kl11_bps[11]
kl1_bps[12] => kl11:kl1.have_kl11_bps[12]
kl1_bps[13] => kl11:kl1.have_kl11_bps[13]
kl1_bps[14] => kl11:kl1.have_kl11_bps[14]
kl1_bps[15] => kl11:kl1.have_kl11_bps[15]
kl1_bps[16] => kl11:kl1.have_kl11_bps[16]
kl1_bps[17] => kl11:kl1.have_kl11_bps[17]
kl1_force7bit => kl11:kl1.have_kl11_force7bit
kl1_rtscts => kl11:kl1.have_kl11_rtscts
tx2 <= kl11:kl2.tx
rx2 => kl11:kl2.rx
rts2 <= kl11:kl2.rts
cts2 => kl11:kl2.cts
kl2_bps[0] => kl11:kl2.have_kl11_bps[0]
kl2_bps[1] => kl11:kl2.have_kl11_bps[1]
kl2_bps[2] => kl11:kl2.have_kl11_bps[2]
kl2_bps[3] => kl11:kl2.have_kl11_bps[3]
kl2_bps[4] => kl11:kl2.have_kl11_bps[4]
kl2_bps[5] => kl11:kl2.have_kl11_bps[5]
kl2_bps[6] => kl11:kl2.have_kl11_bps[6]
kl2_bps[7] => kl11:kl2.have_kl11_bps[7]
kl2_bps[8] => kl11:kl2.have_kl11_bps[8]
kl2_bps[9] => kl11:kl2.have_kl11_bps[9]
kl2_bps[10] => kl11:kl2.have_kl11_bps[10]
kl2_bps[11] => kl11:kl2.have_kl11_bps[11]
kl2_bps[12] => kl11:kl2.have_kl11_bps[12]
kl2_bps[13] => kl11:kl2.have_kl11_bps[13]
kl2_bps[14] => kl11:kl2.have_kl11_bps[14]
kl2_bps[15] => kl11:kl2.have_kl11_bps[15]
kl2_bps[16] => kl11:kl2.have_kl11_bps[16]
kl2_bps[17] => kl11:kl2.have_kl11_bps[17]
kl2_force7bit => kl11:kl2.have_kl11_force7bit
kl2_rtscts => kl11:kl2.have_kl11_rtscts
tx3 <= kl11:kl3.tx
rx3 => kl11:kl3.rx
rts3 <= kl11:kl3.rts
cts3 => kl11:kl3.cts
kl3_bps[0] => kl11:kl3.have_kl11_bps[0]
kl3_bps[1] => kl11:kl3.have_kl11_bps[1]
kl3_bps[2] => kl11:kl3.have_kl11_bps[2]
kl3_bps[3] => kl11:kl3.have_kl11_bps[3]
kl3_bps[4] => kl11:kl3.have_kl11_bps[4]
kl3_bps[5] => kl11:kl3.have_kl11_bps[5]
kl3_bps[6] => kl11:kl3.have_kl11_bps[6]
kl3_bps[7] => kl11:kl3.have_kl11_bps[7]
kl3_bps[8] => kl11:kl3.have_kl11_bps[8]
kl3_bps[9] => kl11:kl3.have_kl11_bps[9]
kl3_bps[10] => kl11:kl3.have_kl11_bps[10]
kl3_bps[11] => kl11:kl3.have_kl11_bps[11]
kl3_bps[12] => kl11:kl3.have_kl11_bps[12]
kl3_bps[13] => kl11:kl3.have_kl11_bps[13]
kl3_bps[14] => kl11:kl3.have_kl11_bps[14]
kl3_bps[15] => kl11:kl3.have_kl11_bps[15]
kl3_bps[16] => kl11:kl3.have_kl11_bps[16]
kl3_bps[17] => kl11:kl3.have_kl11_bps[17]
kl3_force7bit => kl11:kl3.have_kl11_force7bit
kl3_rtscts => kl11:kl3.have_kl11_rtscts
have_dr11c => dr11c:dr11c0.have_dr11c
have_dr11c_loopback => dr11c:dr11c0.have_dr11c_loopback
have_dr11c_signal_stretch[0] => dr11c:dr11c0.have_dr11c_signal_stretch[0]
have_dr11c_signal_stretch[1] => dr11c:dr11c0.have_dr11c_signal_stretch[1]
have_dr11c_signal_stretch[2] => dr11c:dr11c0.have_dr11c_signal_stretch[2]
have_dr11c_signal_stretch[3] => dr11c:dr11c0.have_dr11c_signal_stretch[3]
have_dr11c_signal_stretch[4] => dr11c:dr11c0.have_dr11c_signal_stretch[4]
have_dr11c_signal_stretch[5] => dr11c:dr11c0.have_dr11c_signal_stretch[5]
have_dr11c_signal_stretch[6] => dr11c:dr11c0.have_dr11c_signal_stretch[6]
dr11c_in[0] => dr11c:dr11c0.dr11c_in[0]
dr11c_in[1] => dr11c:dr11c0.dr11c_in[1]
dr11c_in[2] => dr11c:dr11c0.dr11c_in[2]
dr11c_in[3] => dr11c:dr11c0.dr11c_in[3]
dr11c_in[4] => dr11c:dr11c0.dr11c_in[4]
dr11c_in[5] => dr11c:dr11c0.dr11c_in[5]
dr11c_in[6] => dr11c:dr11c0.dr11c_in[6]
dr11c_in[7] => dr11c:dr11c0.dr11c_in[7]
dr11c_in[8] => dr11c:dr11c0.dr11c_in[8]
dr11c_in[9] => dr11c:dr11c0.dr11c_in[9]
dr11c_in[10] => dr11c:dr11c0.dr11c_in[10]
dr11c_in[11] => dr11c:dr11c0.dr11c_in[11]
dr11c_in[12] => dr11c:dr11c0.dr11c_in[12]
dr11c_in[13] => dr11c:dr11c0.dr11c_in[13]
dr11c_in[14] => dr11c:dr11c0.dr11c_in[14]
dr11c_in[15] => dr11c:dr11c0.dr11c_in[15]
dr11c_out[0] <= dr11c:dr11c0.dr11c_out[0]
dr11c_out[1] <= dr11c:dr11c0.dr11c_out[1]
dr11c_out[2] <= dr11c:dr11c0.dr11c_out[2]
dr11c_out[3] <= dr11c:dr11c0.dr11c_out[3]
dr11c_out[4] <= dr11c:dr11c0.dr11c_out[4]
dr11c_out[5] <= dr11c:dr11c0.dr11c_out[5]
dr11c_out[6] <= dr11c:dr11c0.dr11c_out[6]
dr11c_out[7] <= dr11c:dr11c0.dr11c_out[7]
dr11c_out[8] <= dr11c:dr11c0.dr11c_out[8]
dr11c_out[9] <= dr11c:dr11c0.dr11c_out[9]
dr11c_out[10] <= dr11c:dr11c0.dr11c_out[10]
dr11c_out[11] <= dr11c:dr11c0.dr11c_out[11]
dr11c_out[12] <= dr11c:dr11c0.dr11c_out[12]
dr11c_out[13] <= dr11c:dr11c0.dr11c_out[13]
dr11c_out[14] <= dr11c:dr11c0.dr11c_out[14]
dr11c_out[15] <= dr11c:dr11c0.dr11c_out[15]
dr11c_reqa => dr11c:dr11c0.dr11c_reqa
dr11c_reqb => dr11c:dr11c0.dr11c_reqb
dr11c_csr0 <= dr11c:dr11c0.dr11c_csr0
dr11c_csr1 <= dr11c:dr11c0.dr11c_csr1
dr11c_ndr <= dr11c:dr11c0.dr11c_ndr
dr11c_ndrlo <= dr11c:dr11c0.dr11c_ndrlo
dr11c_ndrhi <= dr11c:dr11c0.dr11c_ndrhi
dr11c_dxm <= dr11c:dr11c0.dr11c_dxm
dr11c_init <= dr11c:dr11c0.dr11c_init
have_mncad => mncad:mncad0.have_mncad
have_mnckw[0] => LessThan4.IN4
have_mnckw[0] => LessThan5.IN4
have_mnckw[1] => LessThan4.IN3
have_mnckw[1] => LessThan5.IN3
have_mncaa => mncaa:mncaa0.have_mncaa
have_mncdi => mncdi:mncdi0.have_mncdi
have_mncdo => mncdo:mncdo0.have_mncdo
ad_start <= mncad:mncad0.ad_start
ad_done => mncad:mncad0.ad_done
ad_channel[0] <= mncad:mncad0.ad_channel[0]
ad_channel[1] <= mncad:mncad0.ad_channel[1]
ad_channel[2] <= mncad:mncad0.ad_channel[2]
ad_channel[3] <= mncad:mncad0.ad_channel[3]
ad_channel[4] <= mncad:mncad0.ad_channel[4]
ad_channel[5] <= mncad:mncad0.ad_channel[5]
ad_nxc => mncad:mncad0.ad_nxc
ad_sample[0] => mncad:mncad0.ad_sample[0]
ad_sample[1] => mncad:mncad0.ad_sample[1]
ad_sample[2] => mncad:mncad0.ad_sample[2]
ad_sample[3] => mncad:mncad0.ad_sample[3]
ad_sample[4] => mncad:mncad0.ad_sample[4]
ad_sample[5] => mncad:mncad0.ad_sample[5]
ad_sample[6] => mncad:mncad0.ad_sample[6]
ad_sample[7] => mncad:mncad0.ad_sample[7]
ad_sample[8] => mncad:mncad0.ad_sample[8]
ad_sample[9] => mncad:mncad0.ad_sample[9]
ad_sample[10] => mncad:mncad0.ad_sample[10]
ad_sample[11] => mncad:mncad0.ad_sample[11]
kw_st1in => mnckw:mnckw0.st1in
kw_st2in => mnckw:mnckw0.st2in
kw_st1out <= mnckw:mnckw0.st1out
kw_st2out <= mnckw:mnckw0.st2out
kw_clkov <= mnckw:mnckw0.clkov
da_dac1[0] <= mncaa:mncaa0.da_dac1[0]
da_dac1[1] <= mncaa:mncaa0.da_dac1[1]
da_dac1[2] <= mncaa:mncaa0.da_dac1[2]
da_dac1[3] <= mncaa:mncaa0.da_dac1[3]
da_dac1[4] <= mncaa:mncaa0.da_dac1[4]
da_dac1[5] <= mncaa:mncaa0.da_dac1[5]
da_dac1[6] <= mncaa:mncaa0.da_dac1[6]
da_dac1[7] <= mncaa:mncaa0.da_dac1[7]
da_dac1[8] <= mncaa:mncaa0.da_dac1[8]
da_dac1[9] <= mncaa:mncaa0.da_dac1[9]
da_dac1[10] <= mncaa:mncaa0.da_dac1[10]
da_dac1[11] <= mncaa:mncaa0.da_dac1[11]
da_dac2[0] <= mncaa:mncaa0.da_dac2[0]
da_dac2[1] <= mncaa:mncaa0.da_dac2[1]
da_dac2[2] <= mncaa:mncaa0.da_dac2[2]
da_dac2[3] <= mncaa:mncaa0.da_dac2[3]
da_dac2[4] <= mncaa:mncaa0.da_dac2[4]
da_dac2[5] <= mncaa:mncaa0.da_dac2[5]
da_dac2[6] <= mncaa:mncaa0.da_dac2[6]
da_dac2[7] <= mncaa:mncaa0.da_dac2[7]
da_dac2[8] <= mncaa:mncaa0.da_dac2[8]
da_dac2[9] <= mncaa:mncaa0.da_dac2[9]
da_dac2[10] <= mncaa:mncaa0.da_dac2[10]
da_dac2[11] <= mncaa:mncaa0.da_dac2[11]
da_dac3[0] <= mncaa:mncaa0.da_dac3[0]
da_dac3[1] <= mncaa:mncaa0.da_dac3[1]
da_dac3[2] <= mncaa:mncaa0.da_dac3[2]
da_dac3[3] <= mncaa:mncaa0.da_dac3[3]
da_dac3[4] <= mncaa:mncaa0.da_dac3[4]
da_dac3[5] <= mncaa:mncaa0.da_dac3[5]
da_dac3[6] <= mncaa:mncaa0.da_dac3[6]
da_dac3[7] <= mncaa:mncaa0.da_dac3[7]
da_dac3[8] <= mncaa:mncaa0.da_dac3[8]
da_dac3[9] <= mncaa:mncaa0.da_dac3[9]
da_dac3[10] <= mncaa:mncaa0.da_dac3[10]
da_dac3[11] <= mncaa:mncaa0.da_dac3[11]
da_dac4[0] <= mncaa:mncaa0.da_dac4[0]
da_dac4[1] <= mncaa:mncaa0.da_dac4[1]
da_dac4[2] <= mncaa:mncaa0.da_dac4[2]
da_dac4[3] <= mncaa:mncaa0.da_dac4[3]
da_dac4[4] <= mncaa:mncaa0.da_dac4[4]
da_dac4[5] <= mncaa:mncaa0.da_dac4[5]
da_dac4[6] <= mncaa:mncaa0.da_dac4[6]
da_dac4[7] <= mncaa:mncaa0.da_dac4[7]
da_dac4[8] <= mncaa:mncaa0.da_dac4[8]
da_dac4[9] <= mncaa:mncaa0.da_dac4[9]
da_dac4[10] <= mncaa:mncaa0.da_dac4[10]
da_dac4[11] <= mncaa:mncaa0.da_dac4[11]
have_diloopback => mncdi0_d[15].OUTPUTSELECT
have_diloopback => mncdi0_d[14].OUTPUTSELECT
have_diloopback => mncdi0_d[13].OUTPUTSELECT
have_diloopback => mncdi0_d[12].OUTPUTSELECT
have_diloopback => mncdi0_d[11].OUTPUTSELECT
have_diloopback => mncdi0_d[10].OUTPUTSELECT
have_diloopback => mncdi0_d[9].OUTPUTSELECT
have_diloopback => mncdi0_d[8].OUTPUTSELECT
have_diloopback => mncdi0_d[7].OUTPUTSELECT
have_diloopback => mncdi0_d[6].OUTPUTSELECT
have_diloopback => mncdi0_d[5].OUTPUTSELECT
have_diloopback => mncdi0_d[4].OUTPUTSELECT
have_diloopback => mncdi0_d[3].OUTPUTSELECT
have_diloopback => mncdi0_d[2].OUTPUTSELECT
have_diloopback => mncdi0_d[1].OUTPUTSELECT
have_diloopback => mncdi0_d[0].OUTPUTSELECT
have_diloopback => mncdi0_strobe.OUTPUTSELECT
have_diloopback => mncdo0_reply.OUTPUTSELECT
di_dir[0] => mncdi0_d[0].DATAB
di_dir[1] => mncdi0_d[1].DATAB
di_dir[2] => mncdi0_d[2].DATAB
di_dir[3] => mncdi0_d[3].DATAB
di_dir[4] => mncdi0_d[4].DATAB
di_dir[5] => mncdi0_d[5].DATAB
di_dir[6] => mncdi0_d[6].DATAB
di_dir[7] => mncdi0_d[7].DATAB
di_dir[8] => mncdi0_d[8].DATAB
di_dir[9] => mncdi0_d[9].DATAB
di_dir[10] => mncdi0_d[10].DATAB
di_dir[11] => mncdi0_d[11].DATAB
di_dir[12] => mncdi0_d[12].DATAB
di_dir[13] => mncdi0_d[13].DATAB
di_dir[14] => mncdi0_d[14].DATAB
di_dir[15] => mncdi0_d[15].DATAB
di_strobe => mncdi0_strobe.DATAB
di_reply <= mncdi:mncdi0.reply
di_pgmout <= mncdi:mncdi0.pgmout
di_event <= mncdi:mncdi0.event
do_dor[0] <= mncdo:mncdo0.d[0]
do_dor[1] <= mncdo:mncdo0.d[1]
do_dor[2] <= mncdo:mncdo0.d[2]
do_dor[3] <= mncdo:mncdo0.d[3]
do_dor[4] <= mncdo:mncdo0.d[4]
do_dor[5] <= mncdo:mncdo0.d[5]
do_dor[6] <= mncdo:mncdo0.d[6]
do_dor[7] <= mncdo:mncdo0.d[7]
do_dor[8] <= mncdo:mncdo0.d[8]
do_dor[9] <= mncdo:mncdo0.d[9]
do_dor[10] <= mncdo:mncdo0.d[10]
do_dor[11] <= mncdo:mncdo0.d[11]
do_dor[12] <= mncdo:mncdo0.d[12]
do_dor[13] <= mncdo:mncdo0.d[13]
do_dor[14] <= mncdo:mncdo0.d[14]
do_dor[15] <= mncdo:mncdo0.d[15]
do_hb_strobe <= mncdo:mncdo0.hb_strobe
do_lb_strobe <= mncdo:mncdo0.lb_strobe
do_reply => mncdo0_reply.DATAB
have_csdr => csdr:csdr0.have_csdr
have_kw11l => kw11l:kw0.have_kw11l
kw11l_hz[0] => kw11l:kw0.kw11l_hz[0]
kw11l_hz[1] => kw11l:kw0.kw11l_hz[1]
kw11l_hz[2] => kw11l:kw0.kw11l_hz[2]
kw11l_hz[3] => kw11l:kw0.kw11l_hz[3]
kw11l_hz[4] => kw11l:kw0.kw11l_hz[4]
kw11l_hz[5] => kw11l:kw0.kw11l_hz[5]
kw11l_hz[6] => kw11l:kw0.kw11l_hz[6]
kw11l_hz[7] => kw11l:kw0.kw11l_hz[7]
kw11l_hz[8] => kw11l:kw0.kw11l_hz[8]
kw11l_hz[9] => kw11l:kw0.kw11l_hz[9]
modelcode[0] => cpu:cpu0.modelcode[0]
modelcode[0] => mmu:mmu0.modelcode[0]
modelcode[0] => cr:cr0.modelcode[0]
modelcode[0] => Equal4.IN4
modelcode[1] => cpu:cpu0.modelcode[1]
modelcode[1] => mmu:mmu0.modelcode[1]
modelcode[1] => cr:cr0.modelcode[1]
modelcode[1] => Equal4.IN7
modelcode[2] => cpu:cpu0.modelcode[2]
modelcode[2] => mmu:mmu0.modelcode[2]
modelcode[2] => cr:cr0.modelcode[2]
modelcode[2] => Equal4.IN6
modelcode[3] => cpu:cpu0.modelcode[3]
modelcode[3] => mmu:mmu0.modelcode[3]
modelcode[3] => cr:cr0.modelcode[3]
modelcode[3] => Equal4.IN3
modelcode[4] => cpu:cpu0.modelcode[4]
modelcode[4] => mmu:mmu0.modelcode[4]
modelcode[4] => cr:cr0.modelcode[4]
modelcode[4] => Equal4.IN2
modelcode[5] => cpu:cpu0.modelcode[5]
modelcode[5] => mmu:mmu0.modelcode[5]
modelcode[5] => cr:cr0.modelcode[5]
modelcode[5] => Equal4.IN1
modelcode[6] => cpu:cpu0.modelcode[6]
modelcode[6] => mmu:mmu0.modelcode[6]
modelcode[6] => cr:cr0.modelcode[6]
modelcode[6] => Equal4.IN5
modelcode[7] => cpu:cpu0.modelcode[7]
modelcode[7] => mmu:mmu0.modelcode[7]
modelcode[7] => cr:cr0.modelcode[7]
modelcode[7] => Equal4.IN0
have_fp[0] => cpu:cpu0.have_fp[0]
have_fp[1] => cpu:cpu0.have_fp[1]
have_fpa => cpu:cpu0.have_fpa
have_fpa => cr:cr0.have_fpa
init_r7[0] => cpu:cpu0.init_r7[0]
init_r7[1] => cpu:cpu0.init_r7[1]
init_r7[2] => cpu:cpu0.init_r7[2]
init_r7[3] => cpu:cpu0.init_r7[3]
init_r7[4] => cpu:cpu0.init_r7[4]
init_r7[5] => cpu:cpu0.init_r7[5]
init_r7[6] => cpu:cpu0.init_r7[6]
init_r7[7] => cpu:cpu0.init_r7[7]
init_r7[8] => cpu:cpu0.init_r7[8]
init_r7[9] => cpu:cpu0.init_r7[9]
init_r7[10] => cpu:cpu0.init_r7[10]
init_r7[11] => cpu:cpu0.init_r7[11]
init_r7[12] => cpu:cpu0.init_r7[12]
init_r7[13] => cpu:cpu0.init_r7[13]
init_r7[14] => cpu:cpu0.init_r7[14]
init_r7[15] => cpu:cpu0.init_r7[15]
init_psw[0] => cpu:cpu0.init_psw[0]
init_psw[1] => cpu:cpu0.init_psw[1]
init_psw[2] => cpu:cpu0.init_psw[2]
init_psw[3] => cpu:cpu0.init_psw[3]
init_psw[4] => cpu:cpu0.init_psw[4]
init_psw[5] => cpu:cpu0.init_psw[5]
init_psw[6] => cpu:cpu0.init_psw[6]
init_psw[7] => cpu:cpu0.init_psw[7]
init_psw[8] => cpu:cpu0.init_psw[8]
init_psw[9] => cpu:cpu0.init_psw[9]
init_psw[10] => cpu:cpu0.init_psw[10]
init_psw[11] => cpu:cpu0.init_psw[11]
init_psw[12] => cpu:cpu0.init_psw[12]
init_psw[13] => cpu:cpu0.init_psw[13]
init_psw[14] => cpu:cpu0.init_psw[14]
init_psw[15] => cpu:cpu0.init_psw[15]
cons_load => cpu:cpu0.cons_load
cons_exa => cpu:cpu0.cons_exa
cons_dep => cpu:cpu0.cons_dep
cons_cont => cpu:cpu0.cons_cont
cons_ena => cpu:cpu0.cons_ena
cons_start => cpu:cpu0.cons_start
cons_sw[0] => cpu:cpu0.cons_sw[0]
cons_sw[0] => csdr:csdr0.cs_reg[0]
cons_sw[1] => cpu:cpu0.cons_sw[1]
cons_sw[1] => csdr:csdr0.cs_reg[1]
cons_sw[2] => cpu:cpu0.cons_sw[2]
cons_sw[2] => csdr:csdr0.cs_reg[2]
cons_sw[3] => cpu:cpu0.cons_sw[3]
cons_sw[3] => csdr:csdr0.cs_reg[3]
cons_sw[4] => cpu:cpu0.cons_sw[4]
cons_sw[4] => csdr:csdr0.cs_reg[4]
cons_sw[5] => cpu:cpu0.cons_sw[5]
cons_sw[5] => csdr:csdr0.cs_reg[5]
cons_sw[6] => cpu:cpu0.cons_sw[6]
cons_sw[6] => csdr:csdr0.cs_reg[6]
cons_sw[7] => cpu:cpu0.cons_sw[7]
cons_sw[7] => csdr:csdr0.cs_reg[7]
cons_sw[8] => cpu:cpu0.cons_sw[8]
cons_sw[8] => csdr:csdr0.cs_reg[8]
cons_sw[9] => cpu:cpu0.cons_sw[9]
cons_sw[9] => csdr:csdr0.cs_reg[9]
cons_sw[10] => cpu:cpu0.cons_sw[10]
cons_sw[10] => csdr:csdr0.cs_reg[10]
cons_sw[11] => cpu:cpu0.cons_sw[11]
cons_sw[11] => csdr:csdr0.cs_reg[11]
cons_sw[12] => cpu:cpu0.cons_sw[12]
cons_sw[12] => csdr:csdr0.cs_reg[12]
cons_sw[13] => cpu:cpu0.cons_sw[13]
cons_sw[13] => csdr:csdr0.cs_reg[13]
cons_sw[14] => cpu:cpu0.cons_sw[14]
cons_sw[14] => csdr:csdr0.cs_reg[14]
cons_sw[15] => cpu:cpu0.cons_sw[15]
cons_sw[15] => csdr:csdr0.cs_reg[15]
cons_sw[16] => cpu:cpu0.cons_sw[16]
cons_sw[17] => cpu:cpu0.cons_sw[17]
cons_sw[18] => cpu:cpu0.cons_sw[18]
cons_sw[19] => cpu:cpu0.cons_sw[19]
cons_sw[20] => cpu:cpu0.cons_sw[20]
cons_sw[21] => cpu:cpu0.cons_sw[21]
cons_adss_mode[0] => mmu:mmu0.cons_adss_mode[0]
cons_adss_mode[1] => mmu:mmu0.cons_adss_mode[1]
cons_adss_id => mmu:mmu0.cons_adss_id
cons_adss_cons => mmu:mmu0.cons_adss_cons
cons_consphy[0] <= cpu:cpu0.cons_consphy[0]
cons_consphy[1] <= cpu:cpu0.cons_consphy[1]
cons_consphy[2] <= cpu:cpu0.cons_consphy[2]
cons_consphy[3] <= cpu:cpu0.cons_consphy[3]
cons_consphy[4] <= cpu:cpu0.cons_consphy[4]
cons_consphy[5] <= cpu:cpu0.cons_consphy[5]
cons_consphy[6] <= cpu:cpu0.cons_consphy[6]
cons_consphy[7] <= cpu:cpu0.cons_consphy[7]
cons_consphy[8] <= cpu:cpu0.cons_consphy[8]
cons_consphy[9] <= cpu:cpu0.cons_consphy[9]
cons_consphy[10] <= cpu:cpu0.cons_consphy[10]
cons_consphy[11] <= cpu:cpu0.cons_consphy[11]
cons_consphy[12] <= cpu:cpu0.cons_consphy[12]
cons_consphy[13] <= cpu:cpu0.cons_consphy[13]
cons_consphy[14] <= cpu:cpu0.cons_consphy[14]
cons_consphy[15] <= cpu:cpu0.cons_consphy[15]
cons_consphy[16] <= cpu:cpu0.cons_consphy[16]
cons_consphy[17] <= cpu:cpu0.cons_consphy[17]
cons_consphy[18] <= cpu:cpu0.cons_consphy[18]
cons_consphy[19] <= cpu:cpu0.cons_consphy[19]
cons_consphy[20] <= cpu:cpu0.cons_consphy[20]
cons_consphy[21] <= cpu:cpu0.cons_consphy[21]
cons_progphy[0] <= cons_progphy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[1] <= cons_progphy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[2] <= cons_progphy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[3] <= cons_progphy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[4] <= cons_progphy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[5] <= cons_progphy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[6] <= cons_progphy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[7] <= cons_progphy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[8] <= cons_progphy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[9] <= cons_progphy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[10] <= cons_progphy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[11] <= cons_progphy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[12] <= cons_progphy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[13] <= cons_progphy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[14] <= cons_progphy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[15] <= cons_progphy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[16] <= cons_progphy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[17] <= cons_progphy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[18] <= cons_progphy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[19] <= cons_progphy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[20] <= cons_progphy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_progphy[21] <= cons_progphy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[0] <= cpu:cpu0.cons_br[0]
cons_br[1] <= cpu:cpu0.cons_br[1]
cons_br[2] <= cpu:cpu0.cons_br[2]
cons_br[3] <= cpu:cpu0.cons_br[3]
cons_br[4] <= cpu:cpu0.cons_br[4]
cons_br[5] <= cpu:cpu0.cons_br[5]
cons_br[6] <= cpu:cpu0.cons_br[6]
cons_br[7] <= cpu:cpu0.cons_br[7]
cons_br[8] <= cpu:cpu0.cons_br[8]
cons_br[9] <= cpu:cpu0.cons_br[9]
cons_br[10] <= cpu:cpu0.cons_br[10]
cons_br[11] <= cpu:cpu0.cons_br[11]
cons_br[12] <= cpu:cpu0.cons_br[12]
cons_br[13] <= cpu:cpu0.cons_br[13]
cons_br[14] <= cpu:cpu0.cons_br[14]
cons_br[15] <= cpu:cpu0.cons_br[15]
cons_shfr[0] <= cpu:cpu0.cons_shfr[0]
cons_shfr[1] <= cpu:cpu0.cons_shfr[1]
cons_shfr[2] <= cpu:cpu0.cons_shfr[2]
cons_shfr[3] <= cpu:cpu0.cons_shfr[3]
cons_shfr[4] <= cpu:cpu0.cons_shfr[4]
cons_shfr[5] <= cpu:cpu0.cons_shfr[5]
cons_shfr[6] <= cpu:cpu0.cons_shfr[6]
cons_shfr[7] <= cpu:cpu0.cons_shfr[7]
cons_shfr[8] <= cpu:cpu0.cons_shfr[8]
cons_shfr[9] <= cpu:cpu0.cons_shfr[9]
cons_shfr[10] <= cpu:cpu0.cons_shfr[10]
cons_shfr[11] <= cpu:cpu0.cons_shfr[11]
cons_shfr[12] <= cpu:cpu0.cons_shfr[12]
cons_shfr[13] <= cpu:cpu0.cons_shfr[13]
cons_shfr[14] <= cpu:cpu0.cons_shfr[14]
cons_shfr[15] <= cpu:cpu0.cons_shfr[15]
cons_maddr[0] <= cpu:cpu0.cons_maddr[0]
cons_maddr[1] <= cpu:cpu0.cons_maddr[1]
cons_maddr[2] <= cpu:cpu0.cons_maddr[2]
cons_maddr[3] <= cpu:cpu0.cons_maddr[3]
cons_maddr[4] <= cpu:cpu0.cons_maddr[4]
cons_maddr[5] <= cpu:cpu0.cons_maddr[5]
cons_maddr[6] <= cpu:cpu0.cons_maddr[6]
cons_maddr[7] <= cpu:cpu0.cons_maddr[7]
cons_maddr[8] <= cpu:cpu0.cons_maddr[8]
cons_maddr[9] <= cpu:cpu0.cons_maddr[9]
cons_maddr[10] <= cpu:cpu0.cons_maddr[10]
cons_maddr[11] <= cpu:cpu0.cons_maddr[11]
cons_maddr[12] <= cpu:cpu0.cons_maddr[12]
cons_maddr[13] <= cpu:cpu0.cons_maddr[13]
cons_maddr[14] <= cpu:cpu0.cons_maddr[14]
cons_maddr[15] <= cpu:cpu0.cons_maddr[15]
cons_dr[0] <= csdr:csdr0.cd_reg[0]
cons_dr[1] <= csdr:csdr0.cd_reg[1]
cons_dr[2] <= csdr:csdr0.cd_reg[2]
cons_dr[3] <= csdr:csdr0.cd_reg[3]
cons_dr[4] <= csdr:csdr0.cd_reg[4]
cons_dr[5] <= csdr:csdr0.cd_reg[5]
cons_dr[6] <= csdr:csdr0.cd_reg[6]
cons_dr[7] <= csdr:csdr0.cd_reg[7]
cons_dr[8] <= csdr:csdr0.cd_reg[8]
cons_dr[9] <= csdr:csdr0.cd_reg[9]
cons_dr[10] <= csdr:csdr0.cd_reg[10]
cons_dr[11] <= csdr:csdr0.cd_reg[11]
cons_dr[12] <= csdr:csdr0.cd_reg[12]
cons_dr[13] <= csdr:csdr0.cd_reg[13]
cons_dr[14] <= csdr:csdr0.cd_reg[14]
cons_dr[15] <= csdr:csdr0.cd_reg[15]
cons_parh <= cons_parh~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_parl <= cons_parl~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_adrserr <= cpu:cpu0.cons_adrserr
cons_run <= cpu:cpu0.cons_run
cons_pause <= cpu:cpu0.cons_pause
cons_master <= cpu:cpu0.cons_master
cons_kernel <= cpu:cpu0.cons_kernel
cons_super <= cpu:cpu0.cons_super
cons_user <= cpu:cpu0.cons_user
cons_id <= mmu:mmu0.cons_id
cons_map16 <= mmu:mmu0.cons_map16
cons_map18 <= mmu:mmu0.cons_map18
cons_map22 <= mmu:mmu0.cons_map22
clk => cpu:cpu0.clk
clk => rl11:rl0.clk
clk => rk11:rk0.clk
clk => rh11:rh0.clk
clk => xu:xu0.cpuclk
clk => mmu:mmu0.clk
clk => mncdo0_bg.CLK
clk => mncdi0_bg.CLK
clk => mnckw1_bg.CLK
clk => mnckw0_bg.CLK
clk => kl3_bg.CLK
clk => kl2_bg.CLK
clk => kl1_bg.CLK
clk => cpu_int_vector4[0].CLK
clk => cpu_int_vector4[1].CLK
clk => cpu_int_vector4[2].CLK
clk => cpu_int_vector4[3].CLK
clk => cpu_int_vector4[4].CLK
clk => cpu_int_vector4[5].CLK
clk => cpu_int_vector4[6].CLK
clk => cpu_int_vector4[7].CLK
clk => cpu_int_vector4[8].CLK
clk => kl0_bg.CLK
clk => dr11c0_bg.CLK
clk => rk0_bg.CLK
clk => rl0_bg.CLK
clk => xu0_bg.CLK
clk => cpu_int_vector5[0].CLK
clk => cpu_int_vector5[1].CLK
clk => cpu_int_vector5[2].CLK
clk => cpu_int_vector5[3].CLK
clk => cpu_int_vector5[4].CLK
clk => cpu_int_vector5[5].CLK
clk => cpu_int_vector5[6].CLK
clk => cpu_int_vector5[7].CLK
clk => cpu_int_vector5[8].CLK
clk => rh0_bg.CLK
clk => mncad0_bg.CLK
clk => cpu_int_vector6[0].CLK
clk => cpu_int_vector6[1].CLK
clk => cpu_int_vector6[2].CLK
clk => cpu_int_vector6[3].CLK
clk => cpu_int_vector6[4].CLK
clk => cpu_int_vector6[5].CLK
clk => cpu_int_vector6[6].CLK
clk => cpu_int_vector6[7].CLK
clk => cpu_int_vector6[8].CLK
clk => kw0_bg.CLK
clk => xu0_npg.CLK
clk => rh0_npg.CLK
clk => rk0_npg.CLK
clk => rl0_npg.CLK
clk => cpu_br4.CLK
clk => cpu_br5.CLK
clk => cpu_br6.CLK
clk => cpu_npr.CLK
clk => cons_parl~reg0.CLK
clk => cons_parh~reg0.CLK
clk => cons_progphy[0]~reg0.CLK
clk => cons_progphy[1]~reg0.CLK
clk => cons_progphy[2]~reg0.CLK
clk => cons_progphy[3]~reg0.CLK
clk => cons_progphy[4]~reg0.CLK
clk => cons_progphy[5]~reg0.CLK
clk => cons_progphy[6]~reg0.CLK
clk => cons_progphy[7]~reg0.CLK
clk => cons_progphy[8]~reg0.CLK
clk => cons_progphy[9]~reg0.CLK
clk => cons_progphy[10]~reg0.CLK
clk => cons_progphy[11]~reg0.CLK
clk => cons_progphy[12]~reg0.CLK
clk => cons_progphy[13]~reg0.CLK
clk => cons_progphy[14]~reg0.CLK
clk => cons_progphy[15]~reg0.CLK
clk => cons_progphy[16]~reg0.CLK
clk => cons_progphy[17]~reg0.CLK
clk => cons_progphy[18]~reg0.CLK
clk => cons_progphy[19]~reg0.CLK
clk => cons_progphy[20]~reg0.CLK
clk => cons_progphy[21]~reg0.CLK
clk => cr:cr0.clk
clk => m9312l:bootrom0.clk
clk => m9312h:bootrom1.clk
clk => kw11l:kw0.clk
clk => kl11:kl0.clk
clk => kl11:kl1.clk
clk => kl11:kl2.clk
clk => kl11:kl3.clk
clk => csdr:csdr0.clk
clk => rl11:rl0.nclk
clk => rk11:rk0.nclk
clk => rh11:rh0.nclk
clk => xu:xu0.nclk
clk => dr11c:dr11c0.clk
clk => mncad:mncad0.clk
clk => mnckw:mnckw0.clk
clk => mnckw:mnckw1.clk
clk => mncaa:mncaa0.clk
clk => mncdi:mncdi0.clk
clk => mncdo:mncdo0.clk
clk => br4_state~10.DATAIN
clk => br5_state~7.DATAIN
clk => br6_state~4.DATAIN
clk => npr_state~6.DATAIN
clk50mhz => kw11l:kw0.clk50mhz
clk50mhz => kl11:kl0.clk50mhz
clk50mhz => kl11:kl1.clk50mhz
clk50mhz => kl11:kl2.clk50mhz
clk50mhz => kl11:kl3.clk50mhz
clk50mhz => rl11:rl0.clk50mhz
clk50mhz => rk11:rk0.clk50mhz
clk50mhz => rh11:rh0.clk50mhz
clk50mhz => xu:xu0.clk50mhz
clk50mhz => dr11c:dr11c0.clk50mhz
clk50mhz => mncad:mncad0.clk50mhz
clk50mhz => mnckw:mnckw0.clk50mhz
clk50mhz => mnckw:mnckw1.clk50mhz
clk50mhz => mncaa:mncaa0.clk50mhz
clk50mhz => mncdi:mncdi0.clk50mhz
clk50mhz => mncdo:mncdo0.clk50mhz
reset => cpu_npr.OUTPUTSELECT
reset => cpu_br6.OUTPUTSELECT
reset => cpu_br5.OUTPUTSELECT
reset => cpu_br4.OUTPUTSELECT
reset => npr_state.OUTPUTSELECT
reset => npr_state.OUTPUTSELECT
reset => npr_state.OUTPUTSELECT
reset => npr_state.OUTPUTSELECT
reset => npr_state.OUTPUTSELECT
reset => br6_state.OUTPUTSELECT
reset => br6_state.OUTPUTSELECT
reset => br6_state.OUTPUTSELECT
reset => br5_state.OUTPUTSELECT
reset => br5_state.OUTPUTSELECT
reset => br5_state.OUTPUTSELECT
reset => br5_state.OUTPUTSELECT
reset => br5_state.OUTPUTSELECT
reset => br5_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => br4_state.OUTPUTSELECT
reset => cpu:cpu0.reset
reset => csdr:csdr0.reset
reset => xu:xu0.reset
reset => cpu_int_vector4[1].ENA
reset => cpu_int_vector4[0].ENA
reset => kl1_bg.ENA
reset => kl2_bg.ENA
reset => kl3_bg.ENA
reset => mnckw0_bg.ENA
reset => mnckw1_bg.ENA
reset => mncdi0_bg.ENA
reset => mncdo0_bg.ENA
reset => cpu_int_vector4[2].ENA
reset => cpu_int_vector4[3].ENA
reset => cpu_int_vector4[4].ENA
reset => cpu_int_vector4[5].ENA
reset => cpu_int_vector4[6].ENA
reset => cpu_int_vector4[7].ENA
reset => cpu_int_vector4[8].ENA
reset => kl0_bg.ENA
reset => dr11c0_bg.ENA
reset => rk0_bg.ENA
reset => rl0_bg.ENA
reset => xu0_bg.ENA
reset => cpu_int_vector5[0].ENA
reset => cpu_int_vector5[1].ENA
reset => cpu_int_vector5[2].ENA
reset => cpu_int_vector5[3].ENA
reset => cpu_int_vector5[4].ENA
reset => cpu_int_vector5[5].ENA
reset => cpu_int_vector5[6].ENA
reset => cpu_int_vector5[7].ENA
reset => cpu_int_vector5[8].ENA
reset => rh0_bg.ENA
reset => mncad0_bg.ENA
reset => cpu_int_vector6[0].ENA
reset => cpu_int_vector6[1].ENA
reset => cpu_int_vector6[2].ENA
reset => cpu_int_vector6[3].ENA
reset => cpu_int_vector6[4].ENA
reset => cpu_int_vector6[5].ENA
reset => cpu_int_vector6[6].ENA
reset => cpu_int_vector6[7].ENA
reset => cpu_int_vector6[8].ENA
reset => kw0_bg.ENA
reset => xu0_npg.ENA
reset => rh0_npg.ENA
reset => rk0_npg.ENA
reset => rl0_npg.ENA


|top|unibus:pdp11|cpu:cpu0
addr_v[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
addr_v[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
addr_v[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
addr_v[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
addr_v[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
addr_v[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
addr_v[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
addr_v[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
addr_v[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
addr_v[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
addr_v[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
addr_v[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
addr_v[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
addr_v[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
addr_v[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
addr_v[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => Equal42.IN5
datain[0] => fbus_raddr.DATAA
datain[0] => rbus_ix.DATAA
datain[0] => fbus_raddr.DATAA
datain[0] => rbus_ix.DATAA
datain[0] => rbus_ix.DATAB
datain[0] => Mux62.IN4
datain[0] => Mux62.IN5
datain[0] => Mux62.IN6
datain[0] => Mux62.IN7
datain[0] => Mux62.IN8
datain[0] => Mux62.IN9
datain[0] => Mux62.IN10
datain[0] => Equal53.IN15
datain[0] => Equal77.IN15
datain[0] => Equal79.IN15
datain[0] => Equal80.IN15
datain[0] => Equal81.IN15
datain[0] => Equal82.IN15
datain[0] => Equal83.IN15
datain[0] => Equal84.IN15
datain[0] => psw.DATAB
datain[0] => psw.IN1
datain[0] => Add11.IN15
datain[0] => Add12.IN15
datain[0] => Mux88.IN68
datain[0] => Mux89.IN68
datain[0] => Mux90.IN68
datain[0] => Mux91.IN68
datain[0] => Mux92.IN69
datain[0] => Mux93.IN69
datain[0] => Mux94.IN7
datain[0] => Mux95.IN7
datain[0] => Mux96.IN69
datain[0] => Mux97.IN69
datain[0] => Mux98.IN69
datain[0] => Mux99.IN69
datain[0] => cons_shfr.DATAA
datain[0] => psw_delayedupdate.DATAB
datain[0] => psw.DATAA
datain[0] => falu_input.DATAB
datain[0] => falu_input.DATAA
datain[0] => falus_input.DATAB
datain[0] => falu_input.DATAA
datain[0] => r7.DATAA
datain[0] => rbus_d.DATAB
datain[0] => Add20.IN16
datain[0] => Add21.IN16
datain[0] => Selector288.IN10
datain[0] => Selector306.IN24
datain[0] => ir.DATAB
datain[0] => Selector322.IN1
datain[0] => Selector355.IN26
datain[0] => Selector429.IN2
datain[0] => Selector450.IN8
datain[0] => Selector482.IN6
datain[0] => Selector490.IN7
datain[0] => Selector498.IN6
datain[0] => Selector514.IN6
datain[0] => Selector623.IN3
datain[0] => psw.IN1
datain[1] => Equal42.IN4
datain[1] => fbus_raddr.DATAA
datain[1] => rbus_ix.DATAA
datain[1] => Equal47.IN3
datain[1] => fbus_raddr.DATAA
datain[1] => rbus_ix.DATAA
datain[1] => rbus_ix.DATAB
datain[1] => Mux61.IN4
datain[1] => Mux61.IN5
datain[1] => Mux61.IN6
datain[1] => Mux61.IN7
datain[1] => Mux61.IN8
datain[1] => Mux61.IN9
datain[1] => Mux61.IN10
datain[1] => Equal53.IN14
datain[1] => Equal77.IN14
datain[1] => Equal79.IN14
datain[1] => Equal80.IN14
datain[1] => Equal81.IN14
datain[1] => Equal82.IN14
datain[1] => Equal83.IN14
datain[1] => Equal84.IN14
datain[1] => psw.DATAB
datain[1] => psw.IN1
datain[1] => Add11.IN14
datain[1] => Add12.IN14
datain[1] => Mux88.IN67
datain[1] => Mux89.IN67
datain[1] => Mux90.IN67
datain[1] => Mux91.IN67
datain[1] => Mux92.IN68
datain[1] => Mux93.IN68
datain[1] => Mux94.IN6
datain[1] => Mux95.IN6
datain[1] => Mux96.IN68
datain[1] => Mux97.IN68
datain[1] => Mux98.IN68
datain[1] => Mux99.IN68
datain[1] => cons_shfr.DATAA
datain[1] => psw_delayedupdate.DATAB
datain[1] => psw.DATAA
datain[1] => falu_input.DATAB
datain[1] => falu_input.DATAA
datain[1] => falus_input.DATAB
datain[1] => falu_input.DATAA
datain[1] => r7.DATAA
datain[1] => rbus_d.DATAB
datain[1] => Add20.IN15
datain[1] => Add21.IN15
datain[1] => Selector287.IN10
datain[1] => Selector305.IN26
datain[1] => ir.DATAB
datain[1] => Selector321.IN1
datain[1] => Selector354.IN26
datain[1] => Selector428.IN3
datain[1] => Selector449.IN16
datain[1] => Selector481.IN6
datain[1] => Selector489.IN7
datain[1] => Selector497.IN6
datain[1] => Selector513.IN6
datain[1] => Selector622.IN3
datain[1] => psw.IN1
datain[2] => Equal42.IN3
datain[2] => fbus_raddr.DATAA
datain[2] => rbus_ix.DATAA
datain[2] => Equal47.IN2
datain[2] => fbus_raddr.DATAA
datain[2] => rbus_ix.DATAA
datain[2] => rbus_ix.DATAB
datain[2] => Mux60.IN4
datain[2] => Mux60.IN5
datain[2] => Mux60.IN6
datain[2] => Mux60.IN7
datain[2] => Mux60.IN8
datain[2] => Mux60.IN9
datain[2] => Mux60.IN10
datain[2] => Equal53.IN13
datain[2] => Equal77.IN13
datain[2] => Equal79.IN13
datain[2] => Equal80.IN13
datain[2] => Equal81.IN13
datain[2] => Equal82.IN13
datain[2] => Equal83.IN13
datain[2] => Equal84.IN13
datain[2] => psw.DATAB
datain[2] => psw.IN1
datain[2] => Add11.IN13
datain[2] => Add12.IN13
datain[2] => Mux88.IN66
datain[2] => Mux89.IN66
datain[2] => Mux90.IN66
datain[2] => Mux91.IN66
datain[2] => Mux92.IN67
datain[2] => Mux93.IN67
datain[2] => Mux94.IN5
datain[2] => Mux95.IN5
datain[2] => Mux96.IN67
datain[2] => Mux97.IN67
datain[2] => Mux98.IN67
datain[2] => Mux99.IN67
datain[2] => cons_shfr.DATAA
datain[2] => psw_delayedupdate.DATAB
datain[2] => psw.DATAA
datain[2] => falu_input.DATAB
datain[2] => falu_input.DATAA
datain[2] => falus_input.DATAB
datain[2] => falu_input.DATAA
datain[2] => r7.DATAA
datain[2] => rbus_d.DATAB
datain[2] => Add20.IN14
datain[2] => Add21.IN14
datain[2] => Selector286.IN10
datain[2] => Selector304.IN26
datain[2] => ir.DATAB
datain[2] => Selector320.IN1
datain[2] => Selector353.IN26
datain[2] => Selector427.IN3
datain[2] => Selector448.IN16
datain[2] => Selector480.IN6
datain[2] => Selector488.IN7
datain[2] => Selector496.IN6
datain[2] => Selector512.IN6
datain[2] => Selector621.IN3
datain[2] => psw.IN1
datain[3] => Mux36.IN10
datain[3] => Mux37.IN10
datain[3] => Mux38.IN10
datain[3] => Mux39.IN10
datain[3] => Mux40.IN10
datain[3] => Mux41.IN10
datain[3] => Mux42.IN10
datain[3] => Mux43.IN10
datain[3] => Mux52.IN10
datain[3] => Mux53.IN10
datain[3] => Mux54.IN10
datain[3] => Mux55.IN10
datain[3] => Mux56.IN10
datain[3] => Mux57.IN10
datain[3] => Mux58.IN3
datain[3] => Mux59.IN3
datain[3] => Mux60.IN3
datain[3] => Mux61.IN3
datain[3] => Mux62.IN3
datain[3] => Mux63.IN3
datain[3] => Mux64.IN3
datain[3] => Mux65.IN3
datain[3] => Mux66.IN3
datain[3] => Mux67.IN3
datain[3] => Mux68.IN3
datain[3] => Mux69.IN3
datain[3] => Equal48.IN5
datain[3] => Equal53.IN12
datain[3] => Equal77.IN12
datain[3] => Equal79.IN12
datain[3] => Equal80.IN12
datain[3] => Equal81.IN12
datain[3] => Equal82.IN12
datain[3] => Equal83.IN12
datain[3] => Equal84.IN12
datain[3] => Equal85.IN9
datain[3] => Equal86.IN9
datain[3] => psw.IN1
datain[3] => Add11.IN12
datain[3] => Add12.IN12
datain[3] => Mux88.IN65
datain[3] => Mux89.IN65
datain[3] => Mux90.IN65
datain[3] => Mux91.IN65
datain[3] => Mux92.IN66
datain[3] => Mux93.IN66
datain[3] => Mux94.IN4
datain[3] => Mux95.IN4
datain[3] => Mux96.IN66
datain[3] => Mux97.IN66
datain[3] => Mux98.IN66
datain[3] => Mux99.IN66
datain[3] => cons_shfr.DATAA
datain[3] => psw_delayedupdate.DATAB
datain[3] => psw.DATAA
datain[3] => falu_input.DATAB
datain[3] => falu_input.DATAA
datain[3] => falus_input.DATAB
datain[3] => falu_input.DATAA
datain[3] => r7.DATAA
datain[3] => rbus_d.DATAB
datain[3] => Add20.IN13
datain[3] => Add21.IN13
datain[3] => Selector285.IN10
datain[3] => Selector303.IN26
datain[3] => ir.DATAB
datain[3] => Selector319.IN1
datain[3] => Selector352.IN26
datain[3] => Selector426.IN3
datain[3] => Selector447.IN16
datain[3] => Selector479.IN6
datain[3] => Selector487.IN7
datain[3] => Selector495.IN6
datain[3] => Selector511.IN6
datain[3] => Selector620.IN3
datain[3] => psw.IN1
datain[4] => Mux36.IN9
datain[4] => Mux37.IN9
datain[4] => Mux38.IN9
datain[4] => Mux39.IN9
datain[4] => Mux40.IN9
datain[4] => Mux41.IN9
datain[4] => Mux42.IN9
datain[4] => Mux43.IN9
datain[4] => Mux52.IN9
datain[4] => Mux53.IN9
datain[4] => Mux54.IN9
datain[4] => Mux55.IN9
datain[4] => Mux56.IN9
datain[4] => Mux57.IN9
datain[4] => Mux58.IN2
datain[4] => Mux59.IN2
datain[4] => Mux60.IN2
datain[4] => Mux61.IN2
datain[4] => Mux62.IN2
datain[4] => Mux63.IN2
datain[4] => Mux64.IN2
datain[4] => Mux65.IN2
datain[4] => Mux66.IN2
datain[4] => Mux67.IN2
datain[4] => Mux68.IN2
datain[4] => Mux69.IN2
datain[4] => Equal48.IN4
datain[4] => Equal53.IN11
datain[4] => Equal77.IN11
datain[4] => Equal79.IN11
datain[4] => Equal80.IN11
datain[4] => Equal81.IN11
datain[4] => Equal82.IN11
datain[4] => Equal83.IN11
datain[4] => Equal84.IN11
datain[4] => Equal85.IN8
datain[4] => Equal86.IN8
datain[4] => Equal87.IN7
datain[4] => Equal88.IN7
datain[4] => Add11.IN11
datain[4] => Add12.IN11
datain[4] => Mux88.IN64
datain[4] => Mux89.IN64
datain[4] => Mux90.IN64
datain[4] => Mux91.IN64
datain[4] => Mux92.IN65
datain[4] => Mux93.IN65
datain[4] => Mux94.IN3
datain[4] => Mux95.IN3
datain[4] => Mux96.IN65
datain[4] => Mux97.IN65
datain[4] => Mux98.IN65
datain[4] => Mux99.IN65
datain[4] => cons_shfr.DATAA
datain[4] => psw_delayedupdate.DATAB
datain[4] => psw.DATAA
datain[4] => falu_input.DATAB
datain[4] => falu_input.DATAA
datain[4] => falus_input.DATAB
datain[4] => falu_input.DATAA
datain[4] => r7.DATAA
datain[4] => rbus_d.DATAB
datain[4] => Add20.IN12
datain[4] => Add21.IN12
datain[4] => Selector284.IN5
datain[4] => Selector302.IN26
datain[4] => ir.DATAB
datain[4] => Selector318.IN1
datain[4] => Selector351.IN26
datain[4] => Selector425.IN3
datain[4] => Selector446.IN16
datain[4] => Selector478.IN6
datain[4] => Selector486.IN7
datain[4] => Selector494.IN6
datain[4] => Selector510.IN6
datain[4] => Selector619.IN3
datain[5] => Mux36.IN8
datain[5] => Mux37.IN8
datain[5] => Mux38.IN8
datain[5] => Mux39.IN8
datain[5] => Mux40.IN8
datain[5] => Mux41.IN8
datain[5] => Mux42.IN8
datain[5] => Mux43.IN8
datain[5] => Mux52.IN8
datain[5] => Mux53.IN8
datain[5] => Mux54.IN8
datain[5] => Mux55.IN8
datain[5] => Mux56.IN8
datain[5] => Mux57.IN8
datain[5] => Mux58.IN1
datain[5] => Mux59.IN1
datain[5] => Mux60.IN1
datain[5] => Mux61.IN1
datain[5] => Mux62.IN1
datain[5] => Mux63.IN1
datain[5] => Mux64.IN1
datain[5] => Mux65.IN1
datain[5] => Mux66.IN1
datain[5] => Mux67.IN1
datain[5] => Mux68.IN1
datain[5] => Mux69.IN1
datain[5] => Equal48.IN3
datain[5] => Equal53.IN10
datain[5] => Equal77.IN10
datain[5] => Equal79.IN10
datain[5] => Equal80.IN10
datain[5] => Equal81.IN10
datain[5] => Equal82.IN10
datain[5] => Equal83.IN10
datain[5] => Equal84.IN10
datain[5] => Equal85.IN7
datain[5] => Equal86.IN7
datain[5] => Equal87.IN6
datain[5] => Equal88.IN6
datain[5] => Add11.IN10
datain[5] => Add12.IN10
datain[5] => Mux88.IN63
datain[5] => Mux89.IN63
datain[5] => Mux90.IN63
datain[5] => Mux91.IN63
datain[5] => Mux92.IN64
datain[5] => Mux93.IN64
datain[5] => Mux94.IN2
datain[5] => Mux95.IN2
datain[5] => Mux96.IN64
datain[5] => Mux97.IN64
datain[5] => Mux98.IN64
datain[5] => Mux99.IN64
datain[5] => cons_shfr.DATAA
datain[5] => psw.DATAB
datain[5] => psw_delayedupdate.DATAB
datain[5] => falu_input.DATAB
datain[5] => falu_input.DATAA
datain[5] => falus_input.DATAB
datain[5] => falu_input.DATAA
datain[5] => r7.DATAA
datain[5] => rbus_d.DATAB
datain[5] => Add20.IN11
datain[5] => Add21.IN11
datain[5] => Selector283.IN7
datain[5] => Selector301.IN26
datain[5] => ir.DATAB
datain[5] => Selector317.IN1
datain[5] => Selector350.IN26
datain[5] => Selector424.IN3
datain[5] => Selector445.IN16
datain[5] => Selector477.IN6
datain[5] => Selector485.IN7
datain[5] => Selector493.IN6
datain[5] => Selector509.IN6
datain[5] => Selector618.IN3
datain[6] => Equal19.IN19
datain[6] => Equal20.IN19
datain[6] => Equal23.IN19
datain[6] => Equal25.IN19
datain[6] => Equal26.IN19
datain[6] => Equal27.IN19
datain[6] => Equal28.IN19
datain[6] => Equal29.IN19
datain[6] => Equal30.IN19
datain[6] => Equal31.IN19
datain[6] => Equal36.IN3
datain[6] => fbus_raddr.DATAB
datain[6] => fbus_raddr.DATAA
datain[6] => Mux70.IN5
datain[6] => Mux71.IN5
datain[6] => Mux72.IN5
datain[6] => fbus_raddr.DATAB
datain[6] => pdststate.DATAB
datain[6] => rbus_ix.DATAB
datain[6] => Equal53.IN9
datain[6] => Equal77.IN9
datain[6] => Equal79.IN9
datain[6] => Equal80.IN9
datain[6] => Equal81.IN9
datain[6] => Equal82.IN9
datain[6] => Equal83.IN9
datain[6] => Equal84.IN9
datain[6] => Equal85.IN6
datain[6] => Equal86.IN6
datain[6] => Equal87.IN5
datain[6] => Equal88.IN5
datain[6] => Add11.IN9
datain[6] => rbus_ix.DATAB
datain[6] => Equal91.IN19
datain[6] => Equal92.IN19
datain[6] => cons_shfr.DATAA
datain[6] => psw.DATAB
datain[6] => psw_delayedupdate.DATAB
datain[6] => falu_input.DATAB
datain[6] => falu_input.DATAA
datain[6] => falus_input.DATAB
datain[6] => falu_input.DATAA
datain[6] => r7.DATAA
datain[6] => rbus_d.DATAB
datain[6] => Add20.IN10
datain[6] => Add21.IN10
datain[6] => Selector282.IN7
datain[6] => Selector300.IN26
datain[6] => ir.DATAB
datain[6] => Selector316.IN1
datain[6] => Selector349.IN26
datain[6] => Selector423.IN3
datain[6] => Selector444.IN16
datain[6] => Selector476.IN6
datain[6] => Selector484.IN7
datain[6] => Selector492.IN6
datain[6] => Selector508.IN6
datain[6] => Selector617.IN3
datain[6] => pdststate.DATAB
datain[7] => Equal19.IN18
datain[7] => Equal20.IN18
datain[7] => Equal23.IN18
datain[7] => Equal25.IN18
datain[7] => Equal26.IN18
datain[7] => Equal27.IN18
datain[7] => Equal28.IN18
datain[7] => Equal29.IN18
datain[7] => Equal30.IN18
datain[7] => Equal31.IN18
datain[7] => Equal34.IN17
datain[7] => Equal36.IN2
datain[7] => fbus_raddr.DATAB
datain[7] => fbus_raddr.DATAA
datain[7] => Mux70.IN4
datain[7] => Mux71.IN4
datain[7] => Mux72.IN4
datain[7] => fbus_raddr.DATAB
datain[7] => rbus_ix.DATAB
datain[7] => Equal53.IN8
datain[7] => Equal77.IN8
datain[7] => Equal79.IN8
datain[7] => Equal80.IN8
datain[7] => Equal81.IN8
datain[7] => Equal82.IN8
datain[7] => Equal83.IN8
datain[7] => Equal84.IN8
datain[7] => Equal85.IN5
datain[7] => Equal86.IN5
datain[7] => Equal87.IN4
datain[7] => Equal88.IN4
datain[7] => Add11.IN1
datain[7] => Add11.IN2
datain[7] => Add11.IN3
datain[7] => Add11.IN4
datain[7] => Add11.IN5
datain[7] => Add11.IN6
datain[7] => Add11.IN7
datain[7] => Add11.IN8
datain[7] => rbus_ix.DATAB
datain[7] => Equal91.IN18
datain[7] => Equal92.IN18
datain[7] => cons_shfr.DATAA
datain[7] => psw.DATAB
datain[7] => psw_delayedupdate.DATAB
datain[7] => falu_input.DATAB
datain[7] => falu_input.DATAA
datain[7] => falus_input.DATAB
datain[7] => Equal109.IN17
datain[7] => falu_input.DATAA
datain[7] => r7.DATAA
datain[7] => rbus_d.DATAB
datain[7] => Add20.IN9
datain[7] => Add21.IN9
datain[7] => Selector281.IN7
datain[7] => Selector299.IN26
datain[7] => ir.DATAB
datain[7] => Selector315.IN1
datain[7] => Selector348.IN26
datain[7] => Selector422.IN3
datain[7] => Selector443.IN16
datain[7] => Selector475.IN6
datain[7] => Selector483.IN7
datain[7] => Selector491.IN6
datain[7] => Selector507.IN6
datain[7] => Selector616.IN3
datain[8] => Equal18.IN15
datain[8] => Equal19.IN17
datain[8] => Equal20.IN17
datain[8] => Equal23.IN17
datain[8] => Equal25.IN17
datain[8] => Equal26.IN17
datain[8] => Equal27.IN17
datain[8] => Equal28.IN17
datain[8] => Equal29.IN17
datain[8] => Equal30.IN17
datain[8] => Equal31.IN17
datain[8] => Equal34.IN16
datain[8] => Equal35.IN15
datain[8] => Equal37.IN15
datain[8] => Equal40.IN7
datain[8] => Equal41.IN7
datain[8] => ir_fpmai.DATAB
datain[8] => Equal44.IN7
datain[8] => Equal45.IN7
datain[8] => Equal46.IN5
datain[8] => Equal49.IN7
datain[8] => Equal50.IN7
datain[8] => rbus_ix.DATAB
datain[8] => Equal52.IN5
datain[8] => Mux73.IN18
datain[8] => Mux74.IN18
datain[8] => Mux75.IN18
datain[8] => Mux76.IN18
datain[8] => Mux77.IN18
datain[8] => Mux78.IN18
datain[8] => Mux79.IN18
datain[8] => Mux80.IN18
datain[8] => Mux81.IN18
datain[8] => Mux82.IN18
datain[8] => Mux83.IN18
datain[8] => Mux84.IN18
datain[8] => Mux85.IN18
datain[8] => Mux86.IN18
datain[8] => Mux87.IN18
datain[8] => trap_vector.DATAB
datain[8] => rbus_ix.DATAB
datain[8] => Equal91.IN17
datain[8] => Equal92.IN17
datain[8] => cons_shfr.DATAA
datain[8] => psw_delayedupdate.DATAB
datain[8] => psw.DATAA
datain[8] => falu_input.DATAB
datain[8] => falu_input.DATAA
datain[8] => falus_input.DATAB
datain[8] => Equal109.IN16
datain[8] => falu_input.DATAA
datain[8] => r7.DATAA
datain[8] => rbus_d.DATAB
datain[8] => Add20.IN8
datain[8] => Add21.IN8
datain[8] => Selector280.IN5
datain[8] => Selector298.IN26
datain[8] => ir.DATAB
datain[8] => Selector314.IN1
datain[8] => Selector347.IN26
datain[8] => Selector421.IN3
datain[8] => Selector442.IN16
datain[8] => Selector474.IN5
datain[8] => Selector482.IN5
datain[8] => Selector490.IN6
datain[8] => Selector506.IN6
datain[8] => Selector615.IN3
datain[9] => Equal17.IN13
datain[9] => Equal18.IN14
datain[9] => Equal19.IN16
datain[9] => Equal20.IN16
datain[9] => Equal23.IN16
datain[9] => Equal24.IN13
datain[9] => Equal25.IN16
datain[9] => Equal26.IN16
datain[9] => Equal27.IN16
datain[9] => Equal28.IN16
datain[9] => Equal29.IN16
datain[9] => Equal30.IN16
datain[9] => Equal31.IN16
datain[9] => Equal33.IN13
datain[9] => Equal34.IN15
datain[9] => Equal35.IN14
datain[9] => Equal37.IN14
datain[9] => Equal39.IN5
datain[9] => Equal40.IN6
datain[9] => Equal41.IN6
datain[9] => Mux44.IN10
datain[9] => Mux45.IN10
datain[9] => Mux46.IN10
datain[9] => Mux47.IN10
datain[9] => Mux48.IN10
datain[9] => Mux49.IN10
datain[9] => Mux50.IN10
datain[9] => Mux51.IN10
datain[9] => Equal43.IN5
datain[9] => Equal44.IN6
datain[9] => Equal45.IN6
datain[9] => Equal46.IN4
datain[9] => Equal49.IN6
datain[9] => Equal50.IN6
datain[9] => Equal52.IN4
datain[9] => Mux73.IN17
datain[9] => Mux74.IN17
datain[9] => Mux75.IN17
datain[9] => Mux76.IN17
datain[9] => Mux77.IN17
datain[9] => Mux78.IN17
datain[9] => Mux79.IN17
datain[9] => Mux80.IN17
datain[9] => Mux81.IN17
datain[9] => Mux82.IN17
datain[9] => Mux83.IN17
datain[9] => Mux84.IN17
datain[9] => Mux85.IN17
datain[9] => Mux86.IN17
datain[9] => Mux87.IN17
datain[9] => Equal89.IN13
datain[9] => Equal90.IN13
datain[9] => Equal91.IN16
datain[9] => Equal92.IN16
datain[9] => cons_shfr.DATAA
datain[9] => psw_delayedupdate.DATAB
datain[9] => psw.DATAA
datain[9] => falu_input.DATAB
datain[9] => falu_input.DATAA
datain[9] => falus_input.DATAB
datain[9] => Equal109.IN15
datain[9] => falu_input.DATAA
datain[9] => r7.DATAA
datain[9] => rbus_d.DATAB
datain[9] => Add20.IN7
datain[9] => Add21.IN7
datain[9] => Selector279.IN5
datain[9] => Selector297.IN26
datain[9] => ir.DATAB
datain[9] => Selector313.IN1
datain[9] => Selector346.IN26
datain[9] => Selector420.IN3
datain[9] => Selector441.IN16
datain[9] => Selector473.IN5
datain[9] => Selector481.IN5
datain[9] => Selector489.IN6
datain[9] => Selector505.IN6
datain[9] => Selector614.IN3
datain[10] => Equal17.IN12
datain[10] => Equal18.IN13
datain[10] => Equal19.IN15
datain[10] => Equal20.IN15
datain[10] => Equal23.IN15
datain[10] => Equal24.IN12
datain[10] => Equal25.IN15
datain[10] => Equal26.IN15
datain[10] => Equal27.IN15
datain[10] => Equal28.IN15
datain[10] => Equal29.IN15
datain[10] => Equal30.IN15
datain[10] => Equal31.IN15
datain[10] => Equal33.IN12
datain[10] => Equal34.IN14
datain[10] => Equal35.IN13
datain[10] => Equal37.IN13
datain[10] => Equal39.IN4
datain[10] => Equal40.IN5
datain[10] => Equal41.IN5
datain[10] => Mux44.IN9
datain[10] => Mux45.IN9
datain[10] => Mux46.IN9
datain[10] => Mux47.IN9
datain[10] => Mux48.IN9
datain[10] => Mux49.IN9
datain[10] => Mux50.IN9
datain[10] => Mux51.IN9
datain[10] => Equal43.IN4
datain[10] => Equal44.IN5
datain[10] => Equal45.IN5
datain[10] => Equal49.IN5
datain[10] => Equal50.IN5
datain[10] => Equal52.IN3
datain[10] => Mux73.IN16
datain[10] => Mux74.IN16
datain[10] => Mux75.IN16
datain[10] => Mux76.IN16
datain[10] => Mux77.IN16
datain[10] => Mux78.IN16
datain[10] => Mux79.IN16
datain[10] => Mux80.IN16
datain[10] => Mux81.IN16
datain[10] => Mux82.IN16
datain[10] => Mux83.IN16
datain[10] => Mux84.IN16
datain[10] => Mux85.IN16
datain[10] => Mux86.IN16
datain[10] => Mux87.IN16
datain[10] => Equal89.IN12
datain[10] => Equal90.IN12
datain[10] => Equal91.IN15
datain[10] => Equal92.IN15
datain[10] => cons_shfr.DATAA
datain[10] => psw_delayedupdate.DATAB
datain[10] => psw.DATAA
datain[10] => falu_input.DATAB
datain[10] => falu_input.DATAA
datain[10] => falus_input.DATAB
datain[10] => Equal109.IN14
datain[10] => falu_input.DATAA
datain[10] => r7.DATAA
datain[10] => rbus_d.DATAB
datain[10] => Add20.IN6
datain[10] => Add21.IN6
datain[10] => Selector278.IN5
datain[10] => Selector296.IN26
datain[10] => ir.DATAB
datain[10] => Selector312.IN1
datain[10] => Selector345.IN26
datain[10] => Selector419.IN3
datain[10] => Selector440.IN16
datain[10] => Selector472.IN5
datain[10] => Selector480.IN5
datain[10] => Selector488.IN6
datain[10] => Selector504.IN6
datain[10] => Selector613.IN3
datain[11] => Equal17.IN11
datain[11] => Equal18.IN12
datain[11] => Equal19.IN14
datain[11] => Equal20.IN14
datain[11] => Equal23.IN14
datain[11] => Equal24.IN11
datain[11] => Equal25.IN14
datain[11] => Equal26.IN14
datain[11] => Equal27.IN14
datain[11] => Equal28.IN14
datain[11] => Equal29.IN14
datain[11] => Equal30.IN14
datain[11] => Equal31.IN14
datain[11] => Equal32.IN9
datain[11] => Equal33.IN11
datain[11] => Equal34.IN13
datain[11] => Equal35.IN12
datain[11] => Equal37.IN12
datain[11] => Equal39.IN3
datain[11] => Equal40.IN4
datain[11] => Equal41.IN4
datain[11] => Mux44.IN8
datain[11] => Mux45.IN8
datain[11] => Mux46.IN8
datain[11] => Mux47.IN8
datain[11] => Mux48.IN8
datain[11] => Mux49.IN8
datain[11] => Mux50.IN8
datain[11] => Mux51.IN8
datain[11] => Equal43.IN3
datain[11] => Equal44.IN4
datain[11] => Equal45.IN4
datain[11] => Equal46.IN3
datain[11] => Equal49.IN4
datain[11] => Equal50.IN4
datain[11] => Equal51.IN7
datain[11] => Equal89.IN11
datain[11] => Equal90.IN11
datain[11] => Equal91.IN14
datain[11] => Equal92.IN14
datain[11] => cons_shfr.DATAA
datain[11] => psw.IN1
datain[11] => psw.DATAB
datain[11] => psw_delayedupdate.DATAB
datain[11] => falu_input.DATAB
datain[11] => falu_input.DATAA
datain[11] => falus_input.DATAB
datain[11] => Equal109.IN13
datain[11] => falu_input.DATAA
datain[11] => r7.DATAA
datain[11] => rbus_d.DATAB
datain[11] => Add20.IN5
datain[11] => Add21.IN5
datain[11] => Selector277.IN5
datain[11] => Selector295.IN26
datain[11] => ir.DATAB
datain[11] => Selector311.IN1
datain[11] => Selector344.IN26
datain[11] => Selector418.IN3
datain[11] => Selector439.IN16
datain[11] => Selector471.IN5
datain[11] => Selector479.IN5
datain[11] => Selector487.IN6
datain[11] => Selector503.IN6
datain[11] => Selector612.IN3
datain[12] => Equal17.IN10
datain[12] => Equal18.IN11
datain[12] => Equal19.IN13
datain[12] => Equal20.IN13
datain[12] => Equal21.IN5
datain[12] => Equal22.IN5
datain[12] => Equal23.IN13
datain[12] => Equal24.IN10
datain[12] => Equal25.IN13
datain[12] => Equal26.IN13
datain[12] => Equal27.IN13
datain[12] => Equal28.IN13
datain[12] => Equal29.IN13
datain[12] => Equal30.IN13
datain[12] => Equal31.IN13
datain[12] => Equal32.IN8
datain[12] => Equal33.IN10
datain[12] => Equal34.IN12
datain[12] => Equal35.IN11
datain[12] => Equal37.IN11
datain[12] => Equal38.IN7
datain[12] => Equal51.IN6
datain[12] => Equal89.IN10
datain[12] => Equal90.IN10
datain[12] => Equal91.IN13
datain[12] => Equal92.IN13
datain[12] => cons_shfr.DATAA
datain[12] => psw.IN1
datain[12] => psw.DATAB
datain[12] => psw_delayedupdate.DATAB
datain[12] => falu_input.DATAB
datain[12] => falu_input.DATAA
datain[12] => falus_input.DATAB
datain[12] => Equal109.IN12
datain[12] => falu_input.DATAA
datain[12] => r7.DATAA
datain[12] => rbus_d.DATAB
datain[12] => Add20.IN4
datain[12] => Add21.IN4
datain[12] => Selector294.IN26
datain[12] => ir.DATAB
datain[12] => Selector310.IN1
datain[12] => Selector343.IN26
datain[12] => Selector417.IN3
datain[12] => Selector438.IN16
datain[12] => Selector470.IN5
datain[12] => Selector478.IN5
datain[12] => Selector486.IN6
datain[12] => Selector502.IN6
datain[12] => Selector611.IN3
datain[13] => Equal17.IN9
datain[13] => Equal18.IN10
datain[13] => Equal19.IN12
datain[13] => Equal20.IN12
datain[13] => Equal21.IN4
datain[13] => Equal22.IN4
datain[13] => Equal23.IN12
datain[13] => Equal24.IN9
datain[13] => Equal25.IN12
datain[13] => Equal26.IN12
datain[13] => Equal27.IN12
datain[13] => Equal28.IN12
datain[13] => Equal29.IN12
datain[13] => Equal30.IN12
datain[13] => Equal31.IN12
datain[13] => Equal32.IN7
datain[13] => Equal33.IN9
datain[13] => Equal34.IN11
datain[13] => Equal35.IN10
datain[13] => Equal37.IN10
datain[13] => Equal38.IN6
datain[13] => Equal51.IN5
datain[13] => Equal89.IN9
datain[13] => Equal90.IN9
datain[13] => Equal91.IN12
datain[13] => Equal92.IN12
datain[13] => cons_shfr.DATAA
datain[13] => psw.IN1
datain[13] => psw.DATAB
datain[13] => psw_delayedupdate.DATAB
datain[13] => falu_input.DATAB
datain[13] => falu_input.DATAA
datain[13] => falus_input.DATAB
datain[13] => Equal109.IN11
datain[13] => falu_input.DATAA
datain[13] => r7.DATAA
datain[13] => rbus_d.DATAB
datain[13] => Add20.IN3
datain[13] => Add21.IN3
datain[13] => Selector293.IN26
datain[13] => ir.DATAB
datain[13] => Selector309.IN1
datain[13] => Selector342.IN26
datain[13] => Selector416.IN3
datain[13] => Selector437.IN16
datain[13] => Selector469.IN5
datain[13] => Selector477.IN5
datain[13] => Selector485.IN6
datain[13] => Selector501.IN6
datain[13] => Selector610.IN3
datain[14] => Equal17.IN8
datain[14] => Equal18.IN9
datain[14] => Equal19.IN11
datain[14] => Equal20.IN11
datain[14] => Equal21.IN3
datain[14] => Equal22.IN3
datain[14] => Equal23.IN11
datain[14] => Equal24.IN8
datain[14] => Equal25.IN11
datain[14] => Equal26.IN11
datain[14] => Equal27.IN11
datain[14] => Equal28.IN11
datain[14] => Equal29.IN11
datain[14] => Equal30.IN11
datain[14] => Equal31.IN11
datain[14] => Equal32.IN6
datain[14] => Equal33.IN8
datain[14] => Equal34.IN10
datain[14] => Equal35.IN9
datain[14] => Equal37.IN9
datain[14] => Equal38.IN5
datain[14] => Equal51.IN4
datain[14] => Equal89.IN8
datain[14] => Equal90.IN8
datain[14] => Equal91.IN11
datain[14] => Equal92.IN11
datain[14] => cons_shfr.DATAA
datain[14] => rbus_cpu_mode.DATAA
datain[14] => psw.IN1
datain[14] => psw.DATAB
datain[14] => psw_delayedupdate.DATAB
datain[14] => falu_input.DATAB
datain[14] => falu_input.DATAA
datain[14] => falus_input.DATAB
datain[14] => Equal109.IN10
datain[14] => falu_input.DATAA
datain[14] => r7.DATAA
datain[14] => rbus_d.DATAB
datain[14] => Add20.IN2
datain[14] => Add21.IN2
datain[14] => Selector274.IN8
datain[14] => Selector292.IN26
datain[14] => ir.DATAB
datain[14] => Selector308.IN1
datain[14] => Selector341.IN26
datain[14] => Selector415.IN3
datain[14] => Selector436.IN16
datain[14] => Selector468.IN5
datain[14] => Selector476.IN5
datain[14] => Selector484.IN6
datain[14] => Selector500.IN6
datain[14] => Selector609.IN3
datain[15] => Equal19.IN10
datain[15] => Equal20.IN10
datain[15] => cons_maddr.DATAB
datain[15] => cons_maddr.DATAB
datain[15] => Equal23.IN10
datain[15] => Equal24.IN7
datain[15] => Equal25.IN10
datain[15] => Equal26.IN10
datain[15] => Equal27.IN10
datain[15] => Equal28.IN10
datain[15] => Equal29.IN10
datain[15] => Equal30.IN10
datain[15] => Equal31.IN10
datain[15] => Equal32.IN5
datain[15] => Equal33.IN7
datain[15] => Equal34.IN9
datain[15] => Equal35.IN8
datain[15] => Equal37.IN8
datain[15] => Equal38.IN4
datain[15] => Mux73.IN15
datain[15] => Mux74.IN15
datain[15] => Mux75.IN15
datain[15] => Mux76.IN15
datain[15] => Mux77.IN15
datain[15] => Mux78.IN15
datain[15] => Mux79.IN15
datain[15] => Mux80.IN15
datain[15] => Mux81.IN15
datain[15] => Mux82.IN15
datain[15] => Mux83.IN15
datain[15] => Mux84.IN15
datain[15] => Mux85.IN15
datain[15] => Mux86.IN15
datain[15] => Mux87.IN15
datain[15] => Equal89.IN7
datain[15] => Equal90.IN7
datain[15] => Equal91.IN10
datain[15] => Equal92.IN10
datain[15] => cons_shfr.DATAA
datain[15] => rbus_cpu_mode.DATAA
datain[15] => psw.IN1
datain[15] => psw.DATAB
datain[15] => psw_delayedupdate.DATAB
datain[15] => falu_input.DATAB
datain[15] => falu_input.DATAA
datain[15] => falus_input.DATAB
datain[15] => Equal109.IN9
datain[15] => falu_input.DATAA
datain[15] => r7.DATAA
datain[15] => rbus_d.DATAB
datain[15] => Add20.IN1
datain[15] => Add21.IN1
datain[15] => Selector273.IN8
datain[15] => Selector291.IN26
datain[15] => ir.DATAB
datain[15] => Selector307.IN1
datain[15] => Selector340.IN26
datain[15] => Selector414.IN3
datain[15] => Selector435.IN16
datain[15] => Selector467.IN5
datain[15] => Selector475.IN5
datain[15] => Selector483.IN6
datain[15] => Selector499.IN6
datain[15] => Selector608.IN3
datain[15] => process_0.IN1
dataout[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
wr <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd_signal.DB_MAX_OUTPUT_PORT_TYPE
dw8 <= dw8.DB_MAX_OUTPUT_PORT_TYPE
cp <= cp_req.DB_MAX_OUTPUT_PORT_TYPE
ifetch <= ifetch~reg0.DB_MAX_OUTPUT_PORT_TYPE
id <= id.DB_MAX_OUTPUT_PORT_TYPE
init <= init~reg0.DB_MAX_OUTPUT_PORT_TYPE
iwait <= ir_wait.DB_MAX_OUTPUT_PORT_TYPE
br7 => process_0.IN1
br7 => bg7.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr0_ic.OUTPUTSELECT
bg7 <= bg7~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector7[0] => sr2.DATAB
int_vector7[0] => trap_vector.DATAB
int_vector7[1] => sr2.DATAB
int_vector7[1] => trap_vector.DATAB
int_vector7[2] => sr2.DATAB
int_vector7[2] => trap_vector.DATAB
int_vector7[3] => sr2.DATAB
int_vector7[3] => trap_vector.DATAB
int_vector7[4] => sr2.DATAB
int_vector7[4] => trap_vector.DATAB
int_vector7[5] => sr2.DATAB
int_vector7[5] => trap_vector.DATAB
int_vector7[6] => sr2.DATAB
int_vector7[6] => trap_vector.DATAB
int_vector7[7] => sr2.DATAB
int_vector7[7] => trap_vector.DATAB
int_vector7[8] => sr2.DATAB
int_vector7[8] => trap_vector.DATAB
br6 => process_0.IN1
br6 => bg6.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr0_ic.OUTPUTSELECT
bg6 <= bg6~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector6[0] => sr2.DATAB
int_vector6[0] => trap_vector.DATAB
int_vector6[1] => sr2.DATAB
int_vector6[1] => trap_vector.DATAB
int_vector6[2] => sr2.DATAB
int_vector6[2] => trap_vector.DATAB
int_vector6[3] => sr2.DATAB
int_vector6[3] => trap_vector.DATAB
int_vector6[4] => sr2.DATAB
int_vector6[4] => trap_vector.DATAB
int_vector6[5] => sr2.DATAB
int_vector6[5] => trap_vector.DATAB
int_vector6[6] => sr2.DATAB
int_vector6[6] => trap_vector.DATAB
int_vector6[7] => sr2.DATAB
int_vector6[7] => trap_vector.DATAB
int_vector6[8] => sr2.DATAB
int_vector6[8] => trap_vector.DATAB
br5 => process_0.IN1
br5 => bg5.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr0_ic.OUTPUTSELECT
bg5 <= bg5~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector5[0] => sr2.DATAB
int_vector5[0] => trap_vector.DATAB
int_vector5[1] => sr2.DATAB
int_vector5[1] => trap_vector.DATAB
int_vector5[2] => sr2.DATAB
int_vector5[2] => trap_vector.DATAB
int_vector5[3] => sr2.DATAB
int_vector5[3] => trap_vector.DATAB
int_vector5[4] => sr2.DATAB
int_vector5[4] => trap_vector.DATAB
int_vector5[5] => sr2.DATAB
int_vector5[5] => trap_vector.DATAB
int_vector5[6] => sr2.DATAB
int_vector5[6] => trap_vector.DATAB
int_vector5[7] => sr2.DATAB
int_vector5[7] => trap_vector.DATAB
int_vector5[8] => sr2.DATAB
int_vector5[8] => trap_vector.DATAB
bg4 <= bg4~reg0.DB_MAX_OUTPUT_PORT_TYPE
br4 => process_0.IN1
br4 => bg4.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr0_ic.OUTPUTSELECT
int_vector4[0] => sr2.DATAB
int_vector4[0] => trap_vector.DATAB
int_vector4[1] => sr2.DATAB
int_vector4[1] => trap_vector.DATAB
int_vector4[2] => sr2.DATAB
int_vector4[2] => trap_vector.DATAB
int_vector4[3] => sr2.DATAB
int_vector4[3] => trap_vector.DATAB
int_vector4[4] => sr2.DATAB
int_vector4[4] => trap_vector.DATAB
int_vector4[5] => sr2.DATAB
int_vector4[5] => trap_vector.DATAB
int_vector4[6] => sr2.DATAB
int_vector4[6] => trap_vector.DATAB
int_vector4[7] => sr2.DATAB
int_vector4[7] => trap_vector.DATAB
int_vector4[8] => sr2.DATAB
int_vector4[8] => trap_vector.DATAB
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => run.OUTPUTSELECT
mmutrap => ack_mmutrap.DATAA
mmutrap => yellow_stack_trap.OUTPUTSELECT
mmutrap => yellow_stack_trap_inhibit.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => bg7.OUTPUTSELECT
mmutrap => bg6.OUTPUTSELECT
mmutrap => bg5.OUTPUTSELECT
mmutrap => bg4.OUTPUTSELECT
mmutrap => cons_maddr.OUTPUTSELECT
mmutrap => pause.OUTPUTSELECT
mmutrap => master.OUTPUTSELECT
mmutrap => consolestep.OUTPUTSELECT
mmutrap => ifetch.OUTPUTSELECT
mmutrap => ir_wait.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr0_ic.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => process_0.IN1
ack_mmutrap <= ack_mmutrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmuabort => process_0.IN1
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => ack_mmuabort.OUTPUTSELECT
mmuabort => process_0.IN1
ack_mmuabort <= ack_mmuabort~reg0.DB_MAX_OUTPUT_PORT_TYPE
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => npg.OUTPUTSELECT
npr => run.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => ack_mmutrap.OUTPUTSELECT
npr => yellow_stack_trap.OUTPUTSELECT
npr => yellow_stack_trap_inhibit.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => bg7.OUTPUTSELECT
npr => bg6.OUTPUTSELECT
npr => bg5.OUTPUTSELECT
npr => bg4.OUTPUTSELECT
npr => cons_maddr.OUTPUTSELECT
npr => pause.OUTPUTSELECT
npr => master.OUTPUTSELECT
npr => consolestep.OUTPUTSELECT
npr => ifetch.OUTPUTSELECT
npr => ir_wait.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr0_ic.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => Selector206.IN2
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npg <= npg~reg0.DB_MAX_OUTPUT_PORT_TYPE
nxmabort => red_stack_trap_trigger.IN0
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_adrserr.OUTPUTSELECT
nxmabort => Selector366.IN3
nxmabort => rbus_we.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
oddabort => red_stack_trap_trigger.IN1
oddabort => red_stack_trap.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => init.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => rbus_cpu_mode.OUTPUTSELECT
oddabort => rbus_cpu_mode.OUTPUTSELECT
oddabort => rbus_cpu_psw11.OUTPUTSELECT
oddabort => ir_wait.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => yellow_stack_trap_inhibit.OUTPUTSELECT
oddabort => npg.OUTPUTSELECT
oddabort => run.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => ack_mmutrap.OUTPUTSELECT
oddabort => yellow_stack_trap.OUTPUTSELECT
oddabort => bg7.OUTPUTSELECT
oddabort => bg6.OUTPUTSELECT
oddabort => bg5.OUTPUTSELECT
oddabort => bg4.OUTPUTSELECT
oddabort => pause.OUTPUTSELECT
oddabort => master.OUTPUTSELECT
oddabort => consolestep.OUTPUTSELECT
oddabort => ifetch.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr0_ic.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw_delayedupdate_even.OUTPUTSELECT
oddabort => psw_delayedupdate_odd.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_fpmaf.OUTPUTSELECT
oddabort => ir_fpmai.OUTPUTSELECT
oddabort => ir_sop.OUTPUTSELECT
oddabort => ir_dop.OUTPUTSELECT
oddabort => ir_jmp.OUTPUTSELECT
oddabort => ir_jsr.OUTPUTSELECT
oddabort => ir_csm.OUTPUTSELECT
oddabort => ir_mfpi.OUTPUTSELECT
oddabort => ir_mfpd.OUTPUTSELECT
oddabort => ir_mtpi.OUTPUTSELECT
oddabort => ir_mtpd.OUTPUTSELECT
oddabort => ir_mtps.OUTPUTSELECT
oddabort => ir_mfps.OUTPUTSELECT
oddabort => ir_dopr.OUTPUTSELECT
oddabort => ir_fpsop2.OUTPUTSELECT
oddabort => ir_fpao.OUTPUTSELECT
oddabort => ir_facdst.OUTPUTSELECT
oddabort => ir_facsrc.OUTPUTSELECT
oddabort => ir_facfdst.OUTPUTSELECT
oddabort => ir_facfsrc.OUTPUTSELECT
oddabort => ir_mpr.OUTPUTSELECT
oddabort => ir_rtt.OUTPUTSELECT
oddabort => fbus_fd.OUTPUTSELECT
oddabort => falu_pending_clear.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => illhalt.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_we.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => cons_exadep.OUTPUTSELECT
oddabort => consoleautoince.OUTPUTSELECT
oddabort => consoleautoincd.OUTPUTSELECT
oddabort => cons_adrserr.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_we.OUTPUTSELECT
oddabort => falu_load.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
illhalt <= illhalt~reg0.DB_MAX_OUTPUT_PORT_TYPE
ysv <= yellow_stack_trap_trigger.DB_MAX_OUTPUT_PORT_TYPE
rsv <= red_stack_trap_trigger.DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[0] => ~NO_FANOUT~
cpu_stack_limit[1] => ~NO_FANOUT~
cpu_stack_limit[2] => ~NO_FANOUT~
cpu_stack_limit[3] => ~NO_FANOUT~
cpu_stack_limit[4] => ~NO_FANOUT~
cpu_stack_limit[5] => ~NO_FANOUT~
cpu_stack_limit[6] => ~NO_FANOUT~
cpu_stack_limit[7] => ~NO_FANOUT~
cpu_stack_limit[8] => LessThan0.IN16
cpu_stack_limit[8] => LessThan1.IN16
cpu_stack_limit[9] => LessThan0.IN15
cpu_stack_limit[9] => LessThan1.IN15
cpu_stack_limit[10] => LessThan0.IN14
cpu_stack_limit[10] => LessThan1.IN14
cpu_stack_limit[11] => LessThan0.IN13
cpu_stack_limit[11] => LessThan1.IN13
cpu_stack_limit[12] => LessThan0.IN12
cpu_stack_limit[12] => LessThan1.IN12
cpu_stack_limit[13] => LessThan0.IN11
cpu_stack_limit[13] => LessThan1.IN11
cpu_stack_limit[14] => LessThan0.IN10
cpu_stack_limit[14] => LessThan1.IN10
cpu_stack_limit[15] => LessThan0.IN9
cpu_stack_limit[15] => LessThan1.IN9
cpu_kmillhalt => process_0.IN1
sr0_ic <= sr0_ic~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1[0] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[1] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[2] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[3] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[4] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[5] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[6] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[7] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[8] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[9] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[10] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[11] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[12] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[13] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[14] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[15] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr2[0] <= sr2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[1] <= sr2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[2] <= sr2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[3] <= sr2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[4] <= sr2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[5] <= sr2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[6] <= sr2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[7] <= sr2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[8] <= sr2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[9] <= sr2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[10] <= sr2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[11] <= sr2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[12] <= sr2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[13] <= sr2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[14] <= sr2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[15] <= sr2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dstfreference <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
sr3csmenable => process_0.IN1
psw_in[0] => psw.DATAB
psw_in[0] => psw_delayedupdate.DATAA
psw_in[1] => psw.DATAB
psw_in[1] => psw_delayedupdate.DATAA
psw_in[2] => psw.DATAB
psw_in[2] => psw_delayedupdate.DATAA
psw_in[3] => psw.DATAB
psw_in[3] => psw_delayedupdate.DATAA
psw_in[4] => psw_delayedupdate.DATAA
psw_in[5] => psw.DATAB
psw_in[5] => psw_delayedupdate.DATAA
psw_in[6] => psw.DATAB
psw_in[6] => psw_delayedupdate.DATAA
psw_in[7] => psw.DATAB
psw_in[7] => psw_delayedupdate.DATAA
psw_in[8] => psw.DATAB
psw_in[8] => psw_delayedupdate.DATAA
psw_in[9] => psw.DATAB
psw_in[9] => psw_delayedupdate.DATAA
psw_in[10] => psw.DATAB
psw_in[10] => psw_delayedupdate.DATAA
psw_in[11] => psw.DATAB
psw_in[11] => psw_delayedupdate.DATAA
psw_in[12] => psw.DATAB
psw_in[12] => psw_delayedupdate.DATAA
psw_in[13] => psw.DATAB
psw_in[13] => psw_delayedupdate.DATAA
psw_in[14] => psw.DATAB
psw_in[14] => psw_delayedupdate.DATAA
psw_in[15] => psw.DATAB
psw_in[15] => psw_delayedupdate.DATAA
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate_even.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate_odd.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_out[0] <= psw[0].DB_MAX_OUTPUT_PORT_TYPE
psw_out[1] <= psw[1].DB_MAX_OUTPUT_PORT_TYPE
psw_out[2] <= psw[2].DB_MAX_OUTPUT_PORT_TYPE
psw_out[3] <= psw[3].DB_MAX_OUTPUT_PORT_TYPE
psw_out[4] <= psw[4].DB_MAX_OUTPUT_PORT_TYPE
psw_out[5] <= psw[5].DB_MAX_OUTPUT_PORT_TYPE
psw_out[6] <= psw[6].DB_MAX_OUTPUT_PORT_TYPE
psw_out[7] <= psw[7].DB_MAX_OUTPUT_PORT_TYPE
psw_out[8] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[9] <= <GND>
psw_out[10] <= <GND>
psw_out[11] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[12] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[13] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[14] <= rbus_cpu_mode[0].DB_MAX_OUTPUT_PORT_TYPE
psw_out[15] <= rbus_cpu_mode[1].DB_MAX_OUTPUT_PORT_TYPE
pir_in[0] => ~NO_FANOUT~
pir_in[1] => ~NO_FANOUT~
pir_in[2] => ~NO_FANOUT~
pir_in[3] => ~NO_FANOUT~
pir_in[4] => ~NO_FANOUT~
pir_in[5] => ~NO_FANOUT~
pir_in[6] => ~NO_FANOUT~
pir_in[7] => ~NO_FANOUT~
pir_in[8] => ~NO_FANOUT~
pir_in[9] => process_0.IN1
pir_in[10] => process_0.IN1
pir_in[11] => process_0.IN1
pir_in[12] => process_0.IN1
pir_in[13] => process_0.IN1
pir_in[14] => process_0.IN1
pir_in[15] => process_0.IN1
modelcode[0] => Mux16.IN263
modelcode[0] => Mux17.IN263
modelcode[0] => Mux18.IN263
modelcode[0] => Mux19.IN263
modelcode[0] => Mux20.IN263
modelcode[0] => Mux21.IN263
modelcode[0] => Mux22.IN263
modelcode[0] => Mux23.IN263
modelcode[0] => Mux24.IN263
modelcode[0] => Mux25.IN263
modelcode[0] => Mux26.IN263
modelcode[0] => Mux27.IN263
modelcode[0] => Mux28.IN263
modelcode[0] => Mux29.IN263
modelcode[0] => Mux30.IN263
modelcode[0] => Mux31.IN263
modelcode[0] => Mux32.IN263
modelcode[0] => Mux33.IN263
modelcode[0] => Mux34.IN263
modelcode[0] => Mux35.IN263
modelcode[0] => rbus_d.DATAB
modelcode[0] => Equal54.IN7
modelcode[0] => Equal55.IN4
modelcode[0] => Equal56.IN7
modelcode[0] => Equal57.IN4
modelcode[0] => Equal58.IN7
modelcode[0] => Equal59.IN4
modelcode[0] => Equal60.IN4
modelcode[0] => Equal61.IN7
modelcode[0] => Equal62.IN7
modelcode[0] => Equal63.IN2
modelcode[0] => Equal64.IN7
modelcode[0] => Equal65.IN5
modelcode[0] => Equal66.IN5
modelcode[0] => Equal67.IN7
modelcode[0] => Equal68.IN5
modelcode[0] => Equal69.IN3
modelcode[0] => Equal70.IN7
modelcode[0] => Equal71.IN7
modelcode[0] => Equal72.IN6
modelcode[0] => Equal73.IN7
modelcode[0] => Equal74.IN5
modelcode[0] => Equal75.IN7
modelcode[0] => Equal76.IN5
modelcode[0] => Equal203.IN7
modelcode[1] => Mux16.IN262
modelcode[1] => Mux17.IN262
modelcode[1] => Mux18.IN262
modelcode[1] => Mux19.IN262
modelcode[1] => Mux20.IN262
modelcode[1] => Mux21.IN262
modelcode[1] => Mux22.IN262
modelcode[1] => Mux23.IN262
modelcode[1] => Mux24.IN262
modelcode[1] => Mux25.IN262
modelcode[1] => Mux26.IN262
modelcode[1] => Mux27.IN262
modelcode[1] => Mux28.IN262
modelcode[1] => Mux29.IN262
modelcode[1] => Mux30.IN262
modelcode[1] => Mux31.IN262
modelcode[1] => Mux32.IN262
modelcode[1] => Mux33.IN262
modelcode[1] => Mux34.IN262
modelcode[1] => Mux35.IN262
modelcode[1] => rbus_d.DATAB
modelcode[1] => Equal54.IN4
modelcode[1] => Equal55.IN3
modelcode[1] => Equal56.IN3
modelcode[1] => Equal57.IN7
modelcode[1] => Equal58.IN6
modelcode[1] => Equal59.IN7
modelcode[1] => Equal60.IN3
modelcode[1] => Equal61.IN6
modelcode[1] => Equal62.IN2
modelcode[1] => Equal63.IN7
modelcode[1] => Equal64.IN6
modelcode[1] => Equal65.IN4
modelcode[1] => Equal66.IN7
modelcode[1] => Equal67.IN6
modelcode[1] => Equal68.IN4
modelcode[1] => Equal69.IN2
modelcode[1] => Equal70.IN6
modelcode[1] => Equal71.IN4
modelcode[1] => Equal72.IN5
modelcode[1] => Equal73.IN5
modelcode[1] => Equal74.IN7
modelcode[1] => Equal75.IN6
modelcode[1] => Equal76.IN4
modelcode[1] => Equal203.IN3
modelcode[2] => Mux16.IN261
modelcode[2] => Mux17.IN261
modelcode[2] => Mux18.IN261
modelcode[2] => Mux19.IN261
modelcode[2] => Mux20.IN261
modelcode[2] => Mux21.IN261
modelcode[2] => Mux22.IN261
modelcode[2] => Mux23.IN261
modelcode[2] => Mux24.IN261
modelcode[2] => Mux25.IN261
modelcode[2] => Mux26.IN261
modelcode[2] => Mux27.IN261
modelcode[2] => Mux28.IN261
modelcode[2] => Mux29.IN261
modelcode[2] => Mux30.IN261
modelcode[2] => Mux31.IN261
modelcode[2] => Mux32.IN261
modelcode[2] => Mux33.IN261
modelcode[2] => Mux34.IN261
modelcode[2] => Mux35.IN261
modelcode[2] => rbus_d.DATAB
modelcode[2] => Equal54.IN3
modelcode[2] => Equal55.IN7
modelcode[2] => Equal56.IN6
modelcode[2] => Equal57.IN3
modelcode[2] => Equal58.IN5
modelcode[2] => Equal59.IN6
modelcode[2] => Equal60.IN7
modelcode[2] => Equal61.IN3
modelcode[2] => Equal62.IN6
modelcode[2] => Equal63.IN6
modelcode[2] => Equal64.IN5
modelcode[2] => Equal65.IN3
modelcode[2] => Equal66.IN4
modelcode[2] => Equal67.IN4
modelcode[2] => Equal68.IN3
modelcode[2] => Equal69.IN7
modelcode[2] => Equal70.IN5
modelcode[2] => Equal71.IN6
modelcode[2] => Equal72.IN7
modelcode[2] => Equal73.IN6
modelcode[2] => Equal74.IN4
modelcode[2] => Equal75.IN5
modelcode[2] => Equal76.IN7
modelcode[2] => Equal203.IN6
modelcode[3] => Mux16.IN260
modelcode[3] => Mux17.IN260
modelcode[3] => Mux18.IN260
modelcode[3] => Mux19.IN260
modelcode[3] => Mux20.IN260
modelcode[3] => Mux21.IN260
modelcode[3] => Mux22.IN260
modelcode[3] => Mux23.IN260
modelcode[3] => Mux24.IN260
modelcode[3] => Mux25.IN260
modelcode[3] => Mux26.IN260
modelcode[3] => Mux27.IN260
modelcode[3] => Mux28.IN260
modelcode[3] => Mux29.IN260
modelcode[3] => Mux30.IN260
modelcode[3] => Mux31.IN260
modelcode[3] => Mux32.IN260
modelcode[3] => Mux33.IN260
modelcode[3] => Mux34.IN260
modelcode[3] => Mux35.IN260
modelcode[3] => rbus_d.DATAB
modelcode[3] => Equal54.IN6
modelcode[3] => Equal55.IN6
modelcode[3] => Equal56.IN5
modelcode[3] => Equal57.IN2
modelcode[3] => Equal58.IN2
modelcode[3] => Equal59.IN3
modelcode[3] => Equal60.IN2
modelcode[3] => Equal61.IN2
modelcode[3] => Equal62.IN5
modelcode[3] => Equal63.IN5
modelcode[3] => Equal64.IN3
modelcode[3] => Equal65.IN7
modelcode[3] => Equal66.IN3
modelcode[3] => Equal67.IN3
modelcode[3] => Equal68.IN7
modelcode[3] => Equal69.IN6
modelcode[3] => Equal70.IN4
modelcode[3] => Equal71.IN3
modelcode[3] => Equal72.IN4
modelcode[3] => Equal73.IN4
modelcode[3] => Equal74.IN6
modelcode[3] => Equal75.IN4
modelcode[3] => Equal76.IN3
modelcode[3] => Equal203.IN2
modelcode[4] => Mux16.IN259
modelcode[4] => Mux17.IN259
modelcode[4] => Mux18.IN259
modelcode[4] => Mux19.IN259
modelcode[4] => Mux20.IN259
modelcode[4] => Mux21.IN259
modelcode[4] => Mux22.IN259
modelcode[4] => Mux23.IN259
modelcode[4] => Mux24.IN259
modelcode[4] => Mux25.IN259
modelcode[4] => Mux26.IN259
modelcode[4] => Mux27.IN259
modelcode[4] => Mux28.IN259
modelcode[4] => Mux29.IN259
modelcode[4] => Mux30.IN259
modelcode[4] => Mux31.IN259
modelcode[4] => Mux32.IN259
modelcode[4] => Mux33.IN259
modelcode[4] => Mux34.IN259
modelcode[4] => Mux35.IN259
modelcode[4] => rbus_d.DATAB
modelcode[4] => Equal54.IN2
modelcode[4] => Equal55.IN2
modelcode[4] => Equal56.IN2
modelcode[4] => Equal57.IN6
modelcode[4] => Equal58.IN4
modelcode[4] => Equal59.IN2
modelcode[4] => Equal60.IN6
modelcode[4] => Equal61.IN5
modelcode[4] => Equal62.IN4
modelcode[4] => Equal63.IN4
modelcode[4] => Equal64.IN4
modelcode[4] => Equal65.IN6
modelcode[4] => Equal66.IN2
modelcode[4] => Equal67.IN2
modelcode[4] => Equal68.IN2
modelcode[4] => Equal69.IN5
modelcode[4] => Equal70.IN3
modelcode[4] => Equal71.IN5
modelcode[4] => Equal72.IN3
modelcode[4] => Equal73.IN3
modelcode[4] => Equal74.IN3
modelcode[4] => Equal75.IN3
modelcode[4] => Equal76.IN6
modelcode[4] => Equal203.IN5
modelcode[5] => Mux16.IN258
modelcode[5] => Mux17.IN258
modelcode[5] => Mux18.IN258
modelcode[5] => Mux19.IN258
modelcode[5] => Mux20.IN258
modelcode[5] => Mux21.IN258
modelcode[5] => Mux22.IN258
modelcode[5] => Mux23.IN258
modelcode[5] => Mux24.IN258
modelcode[5] => Mux25.IN258
modelcode[5] => Mux26.IN258
modelcode[5] => Mux27.IN258
modelcode[5] => Mux28.IN258
modelcode[5] => Mux29.IN258
modelcode[5] => Mux30.IN258
modelcode[5] => Mux31.IN258
modelcode[5] => Mux32.IN258
modelcode[5] => Mux33.IN258
modelcode[5] => Mux34.IN258
modelcode[5] => Mux35.IN258
modelcode[5] => rbus_d.DATAB
modelcode[5] => Equal54.IN1
modelcode[5] => Equal55.IN5
modelcode[5] => Equal56.IN4
modelcode[5] => Equal57.IN5
modelcode[5] => Equal58.IN3
modelcode[5] => Equal59.IN1
modelcode[5] => Equal60.IN1
modelcode[5] => Equal61.IN1
modelcode[5] => Equal62.IN1
modelcode[5] => Equal63.IN1
modelcode[5] => Equal64.IN2
modelcode[5] => Equal65.IN2
modelcode[5] => Equal66.IN6
modelcode[5] => Equal67.IN5
modelcode[5] => Equal68.IN6
modelcode[5] => Equal69.IN4
modelcode[5] => Equal70.IN2
modelcode[5] => Equal71.IN2
modelcode[5] => Equal72.IN2
modelcode[5] => Equal73.IN2
modelcode[5] => Equal74.IN2
modelcode[5] => Equal75.IN2
modelcode[5] => Equal76.IN2
modelcode[5] => Equal203.IN4
modelcode[6] => Mux16.IN257
modelcode[6] => Mux17.IN257
modelcode[6] => Mux18.IN257
modelcode[6] => Mux19.IN257
modelcode[6] => Mux20.IN257
modelcode[6] => Mux21.IN257
modelcode[6] => Mux22.IN257
modelcode[6] => Mux23.IN257
modelcode[6] => Mux24.IN257
modelcode[6] => Mux25.IN257
modelcode[6] => Mux26.IN257
modelcode[6] => Mux27.IN257
modelcode[6] => Mux28.IN257
modelcode[6] => Mux29.IN257
modelcode[6] => Mux30.IN257
modelcode[6] => Mux31.IN257
modelcode[6] => Mux32.IN257
modelcode[6] => Mux33.IN257
modelcode[6] => Mux34.IN257
modelcode[6] => Mux35.IN257
modelcode[6] => rbus_d.DATAB
modelcode[6] => Equal54.IN5
modelcode[6] => Equal55.IN1
modelcode[6] => Equal56.IN1
modelcode[6] => Equal57.IN1
modelcode[6] => Equal58.IN1
modelcode[6] => Equal59.IN5
modelcode[6] => Equal60.IN5
modelcode[6] => Equal61.IN4
modelcode[6] => Equal62.IN3
modelcode[6] => Equal63.IN3
modelcode[6] => Equal64.IN1
modelcode[6] => Equal65.IN1
modelcode[6] => Equal66.IN1
modelcode[6] => Equal67.IN1
modelcode[6] => Equal68.IN1
modelcode[6] => Equal69.IN1
modelcode[6] => Equal70.IN1
modelcode[6] => Equal71.IN1
modelcode[6] => Equal72.IN1
modelcode[6] => Equal73.IN1
modelcode[6] => Equal74.IN1
modelcode[6] => Equal75.IN1
modelcode[6] => Equal76.IN1
modelcode[6] => Equal203.IN1
modelcode[7] => Mux16.IN256
modelcode[7] => Mux17.IN256
modelcode[7] => Mux18.IN256
modelcode[7] => Mux19.IN256
modelcode[7] => Mux20.IN256
modelcode[7] => Mux21.IN256
modelcode[7] => Mux22.IN256
modelcode[7] => Mux23.IN256
modelcode[7] => Mux24.IN256
modelcode[7] => Mux25.IN256
modelcode[7] => Mux26.IN256
modelcode[7] => Mux27.IN256
modelcode[7] => Mux28.IN256
modelcode[7] => Mux29.IN256
modelcode[7] => Mux30.IN256
modelcode[7] => Mux31.IN256
modelcode[7] => Mux32.IN256
modelcode[7] => Mux33.IN256
modelcode[7] => Mux34.IN256
modelcode[7] => Mux35.IN256
modelcode[7] => rbus_d.DATAB
modelcode[7] => Equal54.IN0
modelcode[7] => Equal55.IN0
modelcode[7] => Equal56.IN0
modelcode[7] => Equal57.IN0
modelcode[7] => Equal58.IN0
modelcode[7] => Equal59.IN0
modelcode[7] => Equal60.IN0
modelcode[7] => Equal61.IN0
modelcode[7] => Equal62.IN0
modelcode[7] => Equal63.IN0
modelcode[7] => Equal64.IN0
modelcode[7] => Equal65.IN0
modelcode[7] => Equal66.IN0
modelcode[7] => Equal67.IN0
modelcode[7] => Equal68.IN0
modelcode[7] => Equal69.IN0
modelcode[7] => Equal70.IN0
modelcode[7] => Equal71.IN0
modelcode[7] => Equal72.IN0
modelcode[7] => Equal73.IN0
modelcode[7] => Equal74.IN0
modelcode[7] => Equal75.IN0
modelcode[7] => Equal76.IN0
modelcode[7] => Equal203.IN0
have_fp[0] => have_fpu.DATAA
have_fp[0] => Equal13.IN0
have_fp[1] => Equal13.IN1
have_fpa => eis_flag1.OUTPUTSELECT
init_r7[0] => r7.DATAB
init_r7[1] => r7.DATAB
init_r7[2] => r7.DATAB
init_r7[3] => r7.DATAB
init_r7[4] => r7.DATAB
init_r7[5] => r7.DATAB
init_r7[6] => r7.DATAB
init_r7[7] => r7.DATAB
init_r7[8] => r7.DATAB
init_r7[9] => r7.DATAB
init_r7[10] => r7.DATAB
init_r7[11] => r7.DATAB
init_r7[12] => r7.DATAB
init_r7[13] => r7.DATAB
init_r7[14] => r7.DATAB
init_r7[15] => r7.DATAB
init_psw[0] => psw.DATAB
init_psw[1] => psw.DATAB
init_psw[2] => psw.DATAB
init_psw[3] => psw.DATAB
init_psw[4] => psw.DATAB
init_psw[5] => psw.DATAB
init_psw[6] => psw.DATAB
init_psw[7] => psw.DATAB
init_psw[8] => psw.DATAB
init_psw[9] => psw.DATAB
init_psw[10] => psw.DATAB
init_psw[11] => psw.DATAB
init_psw[11] => rbus_cpu_psw11.DATAB
init_psw[12] => psw.DATAB
init_psw[13] => psw.DATAB
init_psw[14] => psw.DATAB
init_psw[14] => rbus_cpu_mode.DATAB
init_psw[15] => psw.DATAB
init_psw[15] => rbus_cpu_mode.DATAB
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleautoince.OUTPUTSELECT
cons_load => consoleautoincd.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_adrserr.OUTPUTSELECT
cons_load => Selector365.IN3
cons_exa => process_0.IN1
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => cons_adrserr.OUTPUTSELECT
cons_exa => consoleautoince.OUTPUTSELECT
cons_exa => consoleautoincd.OUTPUTSELECT
cons_exa => process_0.IN0
cons_dep => process_0.IN1
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => cons_adrserr.OUTPUTSELECT
cons_dep => consoleautoince.OUTPUTSELECT
cons_dep => consoleautoincd.OUTPUTSELECT
cons_dep => process_0.IN1
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => consolestep.OUTPUTSELECT
cons_cont => consoleautoince.OUTPUTSELECT
cons_cont => consoleautoincd.OUTPUTSELECT
cons_cont => cons_adrserr.OUTPUTSELECT
cons_cont => process_0.IN0
cons_ena => run.OUTPUTSELECT
cons_ena => pause.OUTPUTSELECT
cons_ena => master.OUTPUTSELECT
cons_ena => consolestep.OUTPUTSELECT
cons_ena => process_0.IN1
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => psw.OUTPUTSELECT
cons_start => psw.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => consoleautoince.OUTPUTSELECT
cons_start => consoleautoincd.OUTPUTSELECT
cons_start => cons_adrserr.OUTPUTSELECT
cons_sw[0] => Selector16.IN7
cons_sw[0] => consoleaddr.DATAB
cons_sw[0] => cons_shfr.DATAB
cons_sw[0] => r7.DATAB
cons_sw[0] => rbus_d.DATAB
cons_sw[0] => cons_shfr.DATAB
cons_sw[0] => Selector49.IN6
cons_sw[0] => Selector322.IN2
cons_sw[1] => Selector15.IN7
cons_sw[1] => consoleaddr.DATAB
cons_sw[1] => cons_shfr.DATAB
cons_sw[1] => r7.DATAB
cons_sw[1] => rbus_d.DATAB
cons_sw[1] => cons_shfr.DATAB
cons_sw[1] => Selector48.IN6
cons_sw[1] => Selector321.IN2
cons_sw[2] => Selector14.IN7
cons_sw[2] => consoleaddr.DATAB
cons_sw[2] => cons_shfr.DATAB
cons_sw[2] => r7.DATAB
cons_sw[2] => rbus_d.DATAB
cons_sw[2] => cons_shfr.DATAB
cons_sw[2] => Selector47.IN6
cons_sw[2] => Selector320.IN2
cons_sw[3] => Selector13.IN7
cons_sw[3] => consoleaddr.DATAB
cons_sw[3] => cons_shfr.DATAB
cons_sw[3] => r7.DATAB
cons_sw[3] => rbus_d.DATAB
cons_sw[3] => cons_shfr.DATAB
cons_sw[3] => Selector46.IN6
cons_sw[3] => Selector319.IN2
cons_sw[4] => Selector12.IN7
cons_sw[4] => consoleaddr.DATAB
cons_sw[4] => cons_shfr.DATAB
cons_sw[4] => r7.DATAB
cons_sw[4] => rbus_d.DATAB
cons_sw[4] => cons_shfr.DATAB
cons_sw[4] => Selector45.IN6
cons_sw[4] => Selector318.IN2
cons_sw[5] => Selector11.IN7
cons_sw[5] => consoleaddr.DATAB
cons_sw[5] => cons_shfr.DATAB
cons_sw[5] => r7.DATAB
cons_sw[5] => rbus_d.DATAB
cons_sw[5] => cons_shfr.DATAB
cons_sw[5] => Selector44.IN6
cons_sw[5] => Selector317.IN2
cons_sw[6] => Selector10.IN7
cons_sw[6] => consoleaddr.DATAB
cons_sw[6] => cons_shfr.DATAB
cons_sw[6] => r7.DATAB
cons_sw[6] => rbus_d.DATAB
cons_sw[6] => cons_shfr.DATAB
cons_sw[6] => Selector43.IN6
cons_sw[6] => Selector316.IN2
cons_sw[7] => Selector9.IN7
cons_sw[7] => consoleaddr.DATAB
cons_sw[7] => cons_shfr.DATAB
cons_sw[7] => r7.DATAB
cons_sw[7] => rbus_d.DATAB
cons_sw[7] => cons_shfr.DATAB
cons_sw[7] => Selector42.IN6
cons_sw[7] => Selector315.IN2
cons_sw[8] => Selector8.IN7
cons_sw[8] => consoleaddr.DATAB
cons_sw[8] => cons_shfr.DATAB
cons_sw[8] => r7.DATAB
cons_sw[8] => rbus_d.DATAB
cons_sw[8] => cons_shfr.DATAB
cons_sw[8] => Selector41.IN6
cons_sw[8] => Selector314.IN2
cons_sw[9] => Selector7.IN7
cons_sw[9] => consoleaddr.DATAB
cons_sw[9] => cons_shfr.DATAB
cons_sw[9] => r7.DATAB
cons_sw[9] => rbus_d.DATAB
cons_sw[9] => cons_shfr.DATAB
cons_sw[9] => Selector40.IN6
cons_sw[9] => Selector313.IN2
cons_sw[10] => Selector6.IN7
cons_sw[10] => consoleaddr.DATAB
cons_sw[10] => cons_shfr.DATAB
cons_sw[10] => r7.DATAB
cons_sw[10] => rbus_d.DATAB
cons_sw[10] => cons_shfr.DATAB
cons_sw[10] => Selector39.IN6
cons_sw[10] => Selector312.IN2
cons_sw[11] => Selector5.IN7
cons_sw[11] => consoleaddr.DATAB
cons_sw[11] => cons_shfr.DATAB
cons_sw[11] => r7.DATAB
cons_sw[11] => rbus_d.DATAB
cons_sw[11] => cons_shfr.DATAB
cons_sw[11] => Selector38.IN6
cons_sw[11] => Selector311.IN2
cons_sw[12] => Selector4.IN7
cons_sw[12] => consoleaddr.DATAB
cons_sw[12] => cons_shfr.DATAB
cons_sw[12] => r7.DATAB
cons_sw[12] => rbus_d.DATAB
cons_sw[12] => cons_shfr.DATAB
cons_sw[12] => Selector37.IN6
cons_sw[12] => Selector310.IN2
cons_sw[13] => Selector3.IN7
cons_sw[13] => consoleaddr.DATAB
cons_sw[13] => cons_shfr.DATAB
cons_sw[13] => r7.DATAB
cons_sw[13] => rbus_d.DATAB
cons_sw[13] => cons_shfr.DATAB
cons_sw[13] => Selector36.IN6
cons_sw[13] => Selector309.IN2
cons_sw[14] => Selector2.IN7
cons_sw[14] => consoleaddr.DATAB
cons_sw[14] => cons_shfr.DATAB
cons_sw[14] => r7.DATAB
cons_sw[14] => rbus_d.DATAB
cons_sw[14] => cons_shfr.DATAB
cons_sw[14] => Selector35.IN6
cons_sw[14] => Selector308.IN2
cons_sw[15] => Selector1.IN7
cons_sw[15] => consoleaddr.DATAB
cons_sw[15] => cons_shfr.DATAB
cons_sw[15] => r7.DATAB
cons_sw[15] => rbus_d.DATAB
cons_sw[15] => cons_shfr.DATAB
cons_sw[15] => Selector34.IN6
cons_sw[15] => Selector307.IN2
cons_sw[16] => consoleaddr.DATAB
cons_sw[17] => consoleaddr.DATAB
cons_sw[18] => consoleaddr.DATAB
cons_sw[19] => consoleaddr.DATAB
cons_sw[20] => consoleaddr.DATAB
cons_sw[21] => consoleaddr.DATAB
cons_consphy[0] <= cons_consphy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[1] <= cons_consphy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[2] <= cons_consphy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[3] <= cons_consphy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[4] <= cons_consphy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[5] <= cons_consphy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[6] <= cons_consphy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[7] <= cons_consphy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[8] <= cons_consphy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[9] <= cons_consphy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[10] <= cons_consphy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[11] <= cons_consphy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[12] <= cons_consphy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[13] <= cons_consphy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[14] <= cons_consphy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[15] <= cons_consphy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[16] <= cons_consphy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[17] <= cons_consphy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[18] <= cons_consphy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[19] <= cons_consphy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[20] <= cons_consphy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[21] <= cons_consphy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_exadep <= cons_exadep~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_adrserr <= cons_adrserr~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[0] <= cons_br[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[1] <= cons_br[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[2] <= cons_br[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[3] <= cons_br[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[4] <= cons_br[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[5] <= cons_br[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[6] <= cons_br[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[7] <= cons_br[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[8] <= cons_br[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[9] <= cons_br[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[10] <= cons_br[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[11] <= cons_br[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[12] <= cons_br[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[13] <= cons_br[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[14] <= cons_br[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[15] <= cons_br[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[0] <= cons_shfr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[1] <= cons_shfr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[2] <= cons_shfr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[3] <= cons_shfr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[4] <= cons_shfr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[5] <= cons_shfr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[6] <= cons_shfr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[7] <= cons_shfr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[8] <= cons_shfr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[9] <= cons_shfr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[10] <= cons_shfr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[11] <= cons_shfr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[12] <= cons_shfr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[13] <= cons_shfr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[14] <= cons_shfr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[15] <= cons_shfr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[0] <= cons_maddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[1] <= cons_maddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[2] <= cons_maddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[3] <= cons_maddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[4] <= cons_maddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[5] <= cons_maddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[6] <= cons_maddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[7] <= cons_maddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[8] <= cons_maddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[9] <= cons_maddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[10] <= cons_maddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[11] <= cons_maddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[12] <= cons_maddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[13] <= cons_maddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[14] <= cons_maddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[15] <= cons_maddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_run <= run.DB_MAX_OUTPUT_PORT_TYPE
cons_pause <= pause.DB_MAX_OUTPUT_PORT_TYPE
cons_master <= master.DB_MAX_OUTPUT_PORT_TYPE
cons_kernel <= cons_kernel~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_super <= cons_super~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_user <= cons_user~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => cpuregs:cpuregs0.clk
clk => falu_ccw[0].CLK
clk => falu_ccw[1].CLK
clk => falu_ccw[2].CLK
clk => falu_ccw[3].CLK
clk => falu_ccw[4].CLK
clk => falu_ccw[5].CLK
clk => falu_ccw[6].CLK
clk => falu_ccw[7].CLK
clk => falu_ccw[8].CLK
clk => falu_ccw[9].CLK
clk => falu_output2[0].CLK
clk => falu_output2[1].CLK
clk => falu_output2[2].CLK
clk => falu_output2[3].CLK
clk => falu_output2[4].CLK
clk => falu_output2[5].CLK
clk => falu_output2[6].CLK
clk => falu_output2[7].CLK
clk => falu_output2[8].CLK
clk => falu_output2[9].CLK
clk => falu_output2[10].CLK
clk => falu_output2[11].CLK
clk => falu_output2[12].CLK
clk => falu_output2[13].CLK
clk => falu_output2[14].CLK
clk => falu_output2[15].CLK
clk => falu_output2[16].CLK
clk => falu_output2[17].CLK
clk => falu_output2[18].CLK
clk => falu_output2[19].CLK
clk => falu_output2[20].CLK
clk => falu_output2[21].CLK
clk => falu_output2[22].CLK
clk => falu_output2[23].CLK
clk => falu_output2[24].CLK
clk => falu_output2[25].CLK
clk => falu_output2[26].CLK
clk => falu_output2[27].CLK
clk => falu_output2[28].CLK
clk => falu_output2[29].CLK
clk => falu_output2[30].CLK
clk => falu_output2[31].CLK
clk => falu_output2[32].CLK
clk => falu_output2[33].CLK
clk => falu_output2[34].CLK
clk => falu_output2[35].CLK
clk => falu_output2[36].CLK
clk => falu_output2[37].CLK
clk => falu_output2[38].CLK
clk => falu_output2[39].CLK
clk => falu_output2[40].CLK
clk => falu_output2[41].CLK
clk => falu_output2[42].CLK
clk => falu_output2[43].CLK
clk => falu_output2[44].CLK
clk => falu_output2[45].CLK
clk => falu_output2[46].CLK
clk => falu_output2[47].CLK
clk => falu_output2[48].CLK
clk => falu_output2[49].CLK
clk => falu_output2[50].CLK
clk => falu_output2[51].CLK
clk => falu_output2[52].CLK
clk => falu_output2[53].CLK
clk => falu_output2[54].CLK
clk => falu_output2[55].CLK
clk => falu_output2[56].CLK
clk => falu_output2[57].CLK
clk => falu_output2[58].CLK
clk => falu_output2[59].CLK
clk => falu_output2[60].CLK
clk => falu_output2[61].CLK
clk => falu_output2[62].CLK
clk => falu_output2[63].CLK
clk => falu_output[0].CLK
clk => falu_output[1].CLK
clk => falu_output[2].CLK
clk => falu_output[3].CLK
clk => falu_output[4].CLK
clk => falu_output[5].CLK
clk => falu_output[6].CLK
clk => falu_output[7].CLK
clk => falu_output[8].CLK
clk => falu_output[9].CLK
clk => falu_output[10].CLK
clk => falu_output[11].CLK
clk => falu_output[12].CLK
clk => falu_output[13].CLK
clk => falu_output[14].CLK
clk => falu_output[15].CLK
clk => falu_output[16].CLK
clk => falu_output[17].CLK
clk => falu_output[18].CLK
clk => falu_output[19].CLK
clk => falu_output[20].CLK
clk => falu_output[21].CLK
clk => falu_output[22].CLK
clk => falu_output[23].CLK
clk => falu_output[24].CLK
clk => falu_output[25].CLK
clk => falu_output[26].CLK
clk => falu_output[27].CLK
clk => falu_output[28].CLK
clk => falu_output[29].CLK
clk => falu_output[30].CLK
clk => falu_output[31].CLK
clk => falu_output[32].CLK
clk => falu_output[33].CLK
clk => falu_output[34].CLK
clk => falu_output[35].CLK
clk => falu_output[36].CLK
clk => falu_output[37].CLK
clk => falu_output[38].CLK
clk => falu_output[39].CLK
clk => falu_output[40].CLK
clk => falu_output[41].CLK
clk => falu_output[42].CLK
clk => falu_output[43].CLK
clk => falu_output[44].CLK
clk => falu_output[45].CLK
clk => falu_output[46].CLK
clk => falu_output[47].CLK
clk => falu_output[48].CLK
clk => falu_output[49].CLK
clk => falu_output[50].CLK
clk => falu_output[51].CLK
clk => falu_output[52].CLK
clk => falu_output[53].CLK
clk => falu_output[54].CLK
clk => falu_output[55].CLK
clk => falu_output[56].CLK
clk => falu_output[57].CLK
clk => falu_output[58].CLK
clk => falu_output[59].CLK
clk => falu_output[60].CLK
clk => falu_output[61].CLK
clk => falu_output[62].CLK
clk => falu_output[63].CLK
clk => falu_work2[0].CLK
clk => falu_work2[1].CLK
clk => falu_work2[2].CLK
clk => falu_work2[3].CLK
clk => falu_work2[4].CLK
clk => falu_work2[5].CLK
clk => falu_work2[6].CLK
clk => falu_work2[7].CLK
clk => falu_work2[8].CLK
clk => falu_work2[9].CLK
clk => falu_work2[10].CLK
clk => falu_work2[11].CLK
clk => falu_work2[12].CLK
clk => falu_work2[13].CLK
clk => falu_work2[14].CLK
clk => falu_work2[15].CLK
clk => falu_work2[16].CLK
clk => falu_work2[17].CLK
clk => falu_work2[18].CLK
clk => falu_work2[19].CLK
clk => falu_work2[20].CLK
clk => falu_work2[21].CLK
clk => falu_work2[22].CLK
clk => falu_work2[23].CLK
clk => falu_work2[24].CLK
clk => falu_work2[25].CLK
clk => falu_work2[26].CLK
clk => falu_work2[27].CLK
clk => falu_work2[28].CLK
clk => falu_work2[29].CLK
clk => falu_work2[30].CLK
clk => falu_work2[31].CLK
clk => falu_work2[32].CLK
clk => falu_work2[33].CLK
clk => falu_work2[34].CLK
clk => falu_work2[35].CLK
clk => falu_work2[36].CLK
clk => falu_work2[37].CLK
clk => falu_work2[38].CLK
clk => falu_work2[39].CLK
clk => falu_work2[40].CLK
clk => falu_work2[41].CLK
clk => falu_work2[42].CLK
clk => falu_work2[43].CLK
clk => falu_work2[44].CLK
clk => falu_work2[45].CLK
clk => falu_work2[46].CLK
clk => falu_work2[47].CLK
clk => falu_work2[48].CLK
clk => falu_work2[49].CLK
clk => falu_work2[50].CLK
clk => falu_work2[51].CLK
clk => falu_work2[52].CLK
clk => falu_work2[53].CLK
clk => falu_work2[54].CLK
clk => falu_work2[55].CLK
clk => falu_work2[56].CLK
clk => falu_work2[57].CLK
clk => falu_work2[58].CLK
clk => falu_work1[0].CLK
clk => falu_work1[1].CLK
clk => falu_work1[2].CLK
clk => falu_work1[3].CLK
clk => falu_work1[4].CLK
clk => falu_work1[5].CLK
clk => falu_work1[6].CLK
clk => falu_work1[7].CLK
clk => falu_work1[8].CLK
clk => falu_work1[9].CLK
clk => falu_work1[10].CLK
clk => falu_work1[11].CLK
clk => falu_work1[12].CLK
clk => falu_work1[13].CLK
clk => falu_work1[14].CLK
clk => falu_work1[15].CLK
clk => falu_work1[16].CLK
clk => falu_work1[17].CLK
clk => falu_work1[18].CLK
clk => falu_work1[19].CLK
clk => falu_work1[20].CLK
clk => falu_work1[21].CLK
clk => falu_work1[22].CLK
clk => falu_work1[23].CLK
clk => falu_work1[24].CLK
clk => falu_work1[25].CLK
clk => falu_work1[26].CLK
clk => falu_work1[27].CLK
clk => falu_work1[28].CLK
clk => falu_work1[29].CLK
clk => falu_work1[30].CLK
clk => falu_work1[31].CLK
clk => falu_work1[32].CLK
clk => falu_work1[33].CLK
clk => falu_work1[34].CLK
clk => falu_work1[35].CLK
clk => falu_work1[36].CLK
clk => falu_work1[37].CLK
clk => falu_work1[38].CLK
clk => falu_work1[39].CLK
clk => falu_work1[40].CLK
clk => falu_work1[41].CLK
clk => falu_work1[42].CLK
clk => falu_work1[43].CLK
clk => falu_work1[44].CLK
clk => falu_work1[45].CLK
clk => falu_work1[46].CLK
clk => falu_work1[47].CLK
clk => falu_work1[48].CLK
clk => falu_work1[49].CLK
clk => falu_work1[50].CLK
clk => falu_work1[51].CLK
clk => falu_work1[52].CLK
clk => falu_work1[53].CLK
clk => falu_work1[54].CLK
clk => falu_work1[55].CLK
clk => falu_work1[56].CLK
clk => falu_work1[57].CLK
clk => falu_work1[58].CLK
clk => falu_pending_divz.CLK
clk => falu_pending_fic.CLK
clk => falu_pending_fiv.CLK
clk => falu_pending_fiu.CLK
clk => falu_flag1.CLK
clk => falu_fps[0].CLK
clk => falu_fps[1].CLK
clk => falu_fps[2].CLK
clk => falu_fps[3].CLK
clk => falu_done.CLK
clk => eis_temp[0].CLK
clk => eis_temp[1].CLK
clk => eis_temp[2].CLK
clk => eis_temp[3].CLK
clk => eis_temp[4].CLK
clk => eis_temp[5].CLK
clk => eis_temp[6].CLK
clk => eis_temp[7].CLK
clk => eis_temp[8].CLK
clk => eis_temp[9].CLK
clk => eis_temp[10].CLK
clk => eis_temp[11].CLK
clk => eis_temp[12].CLK
clk => eis_temp[13].CLK
clk => eis_temp[14].CLK
clk => eis_temp[15].CLK
clk => eis_flag2.CLK
clk => eis_temp2[0].CLK
clk => eis_temp2[1].CLK
clk => eis_temp2[2].CLK
clk => eis_temp2[3].CLK
clk => eis_temp2[4].CLK
clk => eis_temp2[5].CLK
clk => eis_temp2[6].CLK
clk => eis_temp2[7].CLK
clk => eis_temp2[8].CLK
clk => eis_temp2[9].CLK
clk => eis_temp2[10].CLK
clk => eis_temp2[11].CLK
clk => eis_temp2[12].CLK
clk => eis_temp2[13].CLK
clk => eis_temp2[14].CLK
clk => eis_temp2[15].CLK
clk => eis_temp2[16].CLK
clk => eis_temp2[17].CLK
clk => eis_temp2[18].CLK
clk => eis_temp2[19].CLK
clk => eis_temp2[20].CLK
clk => eis_temp2[21].CLK
clk => eis_temp2[22].CLK
clk => eis_temp2[23].CLK
clk => eis_temp2[24].CLK
clk => eis_temp2[25].CLK
clk => eis_temp2[26].CLK
clk => eis_temp2[27].CLK
clk => eis_temp2[28].CLK
clk => eis_temp2[29].CLK
clk => eis_temp2[30].CLK
clk => eis_temp2[31].CLK
clk => eis_flag1.CLK
clk => eis_psw[0].CLK
clk => eis_psw[1].CLK
clk => eis_psw[2].CLK
clk => eis_psw[3].CLK
clk => eis_output32[0].CLK
clk => eis_output32[1].CLK
clk => eis_output32[2].CLK
clk => eis_output32[3].CLK
clk => eis_output32[4].CLK
clk => eis_output32[5].CLK
clk => eis_output32[6].CLK
clk => eis_output32[7].CLK
clk => eis_output32[8].CLK
clk => eis_output32[9].CLK
clk => eis_output32[10].CLK
clk => eis_output32[11].CLK
clk => eis_output32[12].CLK
clk => eis_output32[13].CLK
clk => eis_output32[14].CLK
clk => eis_output32[15].CLK
clk => eis_output[0].CLK
clk => eis_output[1].CLK
clk => eis_output[2].CLK
clk => eis_output[3].CLK
clk => eis_output[4].CLK
clk => eis_output[5].CLK
clk => eis_output[6].CLK
clk => eis_output[7].CLK
clk => eis_output[8].CLK
clk => eis_output[9].CLK
clk => eis_output[10].CLK
clk => eis_output[11].CLK
clk => eis_output[12].CLK
clk => eis_output[13].CLK
clk => eis_output[14].CLK
clk => eis_output[15].CLK
clk => eis_temp1[0].CLK
clk => eis_temp1[1].CLK
clk => eis_temp1[2].CLK
clk => eis_temp1[3].CLK
clk => eis_temp1[4].CLK
clk => eis_temp1[5].CLK
clk => eis_temp1[6].CLK
clk => eis_temp1[7].CLK
clk => eis_temp1[8].CLK
clk => eis_temp1[9].CLK
clk => eis_temp1[10].CLK
clk => eis_temp1[11].CLK
clk => eis_temp1[12].CLK
clk => eis_temp1[13].CLK
clk => eis_temp1[14].CLK
clk => eis_temp1[15].CLK
clk => eis_temp1[16].CLK
clk => eis_temp1[17].CLK
clk => eis_temp1[18].CLK
clk => eis_temp1[19].CLK
clk => eis_temp1[20].CLK
clk => eis_temp1[21].CLK
clk => eis_temp1[22].CLK
clk => eis_temp1[23].CLK
clk => eis_temp1[24].CLK
clk => eis_temp1[25].CLK
clk => eis_temp1[26].CLK
clk => eis_temp1[27].CLK
clk => eis_temp1[28].CLK
clk => eis_temp1[29].CLK
clk => eis_temp1[30].CLK
clk => eis_temp1[31].CLK
clk => alu_input[0].CLK
clk => alu_input[1].CLK
clk => alu_input[2].CLK
clk => alu_input[3].CLK
clk => alu_input[4].CLK
clk => alu_input[5].CLK
clk => alu_input[6].CLK
clk => alu_input[7].CLK
clk => alu_input[8].CLK
clk => alu_input[9].CLK
clk => alu_input[10].CLK
clk => alu_input[11].CLK
clk => alu_input[12].CLK
clk => alu_input[13].CLK
clk => alu_input[14].CLK
clk => alu_input[15].CLK
clk => falu_state[0].CLK
clk => falu_state[1].CLK
clk => falu_state[2].CLK
clk => falu_state[3].CLK
clk => falu_state[4].CLK
clk => falu_state[5].CLK
clk => falu_state[6].CLK
clk => falu_state[7].CLK
clk => fbus_waddr[0].CLK
clk => fbus_waddr[1].CLK
clk => fbus_waddr[2].CLK
clk => fbus_d[0].CLK
clk => fbus_d[1].CLK
clk => fbus_d[2].CLK
clk => fbus_d[3].CLK
clk => fbus_d[4].CLK
clk => fbus_d[5].CLK
clk => fbus_d[6].CLK
clk => fbus_d[7].CLK
clk => fbus_d[8].CLK
clk => fbus_d[9].CLK
clk => fbus_d[10].CLK
clk => fbus_d[11].CLK
clk => fbus_d[12].CLK
clk => fbus_d[13].CLK
clk => fbus_d[14].CLK
clk => fbus_d[15].CLK
clk => fbus_d[16].CLK
clk => fbus_d[17].CLK
clk => fbus_d[18].CLK
clk => fbus_d[19].CLK
clk => fbus_d[20].CLK
clk => fbus_d[21].CLK
clk => fbus_d[22].CLK
clk => fbus_d[23].CLK
clk => fbus_d[24].CLK
clk => fbus_d[25].CLK
clk => fbus_d[26].CLK
clk => fbus_d[27].CLK
clk => fbus_d[28].CLK
clk => fbus_d[29].CLK
clk => fbus_d[30].CLK
clk => fbus_d[31].CLK
clk => fbus_d[32].CLK
clk => fbus_d[33].CLK
clk => fbus_d[34].CLK
clk => fbus_d[35].CLK
clk => fbus_d[36].CLK
clk => fbus_d[37].CLK
clk => fbus_d[38].CLK
clk => fbus_d[39].CLK
clk => fbus_d[40].CLK
clk => fbus_d[41].CLK
clk => fbus_d[42].CLK
clk => fbus_d[43].CLK
clk => fbus_d[44].CLK
clk => fbus_d[45].CLK
clk => fbus_d[46].CLK
clk => fbus_d[47].CLK
clk => fbus_d[48].CLK
clk => fbus_d[49].CLK
clk => fbus_d[50].CLK
clk => fbus_d[51].CLK
clk => fbus_d[52].CLK
clk => fbus_d[53].CLK
clk => fbus_d[54].CLK
clk => fbus_d[55].CLK
clk => fbus_d[56].CLK
clk => fbus_d[57].CLK
clk => fbus_d[58].CLK
clk => fbus_d[59].CLK
clk => fbus_d[60].CLK
clk => fbus_d[61].CLK
clk => fbus_d[62].CLK
clk => fbus_d[63].CLK
clk => falus_input[0].CLK
clk => falus_input[1].CLK
clk => falus_input[2].CLK
clk => falus_input[3].CLK
clk => falus_input[4].CLK
clk => falus_input[5].CLK
clk => falus_input[6].CLK
clk => falus_input[7].CLK
clk => falus_input[8].CLK
clk => falus_input[9].CLK
clk => falus_input[10].CLK
clk => falus_input[11].CLK
clk => falus_input[12].CLK
clk => falus_input[13].CLK
clk => falus_input[14].CLK
clk => falus_input[15].CLK
clk => falus_input[16].CLK
clk => falus_input[17].CLK
clk => falus_input[18].CLK
clk => falus_input[19].CLK
clk => falus_input[20].CLK
clk => falus_input[21].CLK
clk => falus_input[22].CLK
clk => falus_input[23].CLK
clk => falus_input[24].CLK
clk => falus_input[25].CLK
clk => falus_input[26].CLK
clk => falus_input[27].CLK
clk => falus_input[28].CLK
clk => falus_input[29].CLK
clk => falus_input[30].CLK
clk => falus_input[31].CLK
clk => falus_input[32].CLK
clk => falus_input[33].CLK
clk => falus_input[34].CLK
clk => falus_input[35].CLK
clk => falus_input[36].CLK
clk => falus_input[37].CLK
clk => falus_input[38].CLK
clk => falus_input[39].CLK
clk => falus_input[40].CLK
clk => falus_input[41].CLK
clk => falus_input[42].CLK
clk => falus_input[43].CLK
clk => falus_input[44].CLK
clk => falus_input[45].CLK
clk => falus_input[46].CLK
clk => falus_input[47].CLK
clk => falus_input[48].CLK
clk => falus_input[49].CLK
clk => falus_input[50].CLK
clk => falus_input[51].CLK
clk => falus_input[52].CLK
clk => falus_input[53].CLK
clk => falus_input[54].CLK
clk => falus_input[55].CLK
clk => falus_input[56].CLK
clk => falus_input[57].CLK
clk => falus_input[58].CLK
clk => falus_input[59].CLK
clk => falus_input[60].CLK
clk => falus_input[61].CLK
clk => falus_input[62].CLK
clk => falus_input[63].CLK
clk => falu_input[0].CLK
clk => falu_input[1].CLK
clk => falu_input[2].CLK
clk => falu_input[3].CLK
clk => falu_input[4].CLK
clk => falu_input[5].CLK
clk => falu_input[6].CLK
clk => falu_input[7].CLK
clk => falu_input[8].CLK
clk => falu_input[9].CLK
clk => falu_input[10].CLK
clk => falu_input[11].CLK
clk => falu_input[12].CLK
clk => falu_input[13].CLK
clk => falu_input[14].CLK
clk => falu_input[15].CLK
clk => falu_input[16].CLK
clk => falu_input[17].CLK
clk => falu_input[18].CLK
clk => falu_input[19].CLK
clk => falu_input[20].CLK
clk => falu_input[21].CLK
clk => falu_input[22].CLK
clk => falu_input[23].CLK
clk => falu_input[24].CLK
clk => falu_input[25].CLK
clk => falu_input[26].CLK
clk => falu_input[27].CLK
clk => falu_input[28].CLK
clk => falu_input[29].CLK
clk => falu_input[30].CLK
clk => falu_input[31].CLK
clk => falu_input[32].CLK
clk => falu_input[33].CLK
clk => falu_input[34].CLK
clk => falu_input[35].CLK
clk => falu_input[36].CLK
clk => falu_input[37].CLK
clk => falu_input[38].CLK
clk => falu_input[39].CLK
clk => falu_input[40].CLK
clk => falu_input[41].CLK
clk => falu_input[42].CLK
clk => falu_input[43].CLK
clk => falu_input[44].CLK
clk => falu_input[45].CLK
clk => falu_input[46].CLK
clk => falu_input[47].CLK
clk => falu_input[48].CLK
clk => falu_input[49].CLK
clk => falu_input[50].CLK
clk => falu_input[51].CLK
clk => falu_input[52].CLK
clk => falu_input[53].CLK
clk => falu_input[54].CLK
clk => falu_input[55].CLK
clk => falu_input[56].CLK
clk => falu_input[57].CLK
clk => falu_input[58].CLK
clk => falu_input[59].CLK
clk => falu_input[60].CLK
clk => falu_input[61].CLK
clk => falu_input[62].CLK
clk => falu_input[63].CLK
clk => addr_indirect[0].CLK
clk => addr_indirect[1].CLK
clk => addr_indirect[2].CLK
clk => addr_indirect[3].CLK
clk => addr_indirect[4].CLK
clk => addr_indirect[5].CLK
clk => addr_indirect[6].CLK
clk => addr_indirect[7].CLK
clk => addr_indirect[8].CLK
clk => addr_indirect[9].CLK
clk => addr_indirect[10].CLK
clk => addr_indirect[11].CLK
clk => addr_indirect[12].CLK
clk => addr_indirect[13].CLK
clk => addr_indirect[14].CLK
clk => addr_indirect[15].CLK
clk => alut_input[0].CLK
clk => alut_input[1].CLK
clk => alut_input[2].CLK
clk => alut_input[3].CLK
clk => alut_input[4].CLK
clk => alut_input[5].CLK
clk => alut_input[6].CLK
clk => alut_input[7].CLK
clk => alut_input[8].CLK
clk => alut_input[9].CLK
clk => alut_input[10].CLK
clk => alut_input[11].CLK
clk => alut_input[12].CLK
clk => alut_input[13].CLK
clk => alut_input[14].CLK
clk => alut_input[15].CLK
clk => eis_sequencer[0].CLK
clk => eis_sequencer[1].CLK
clk => eis_sequencer[2].CLK
clk => eis_sequencer[3].CLK
clk => eis_sequencer[4].CLK
clk => alus_input[0].CLK
clk => alus_input[1].CLK
clk => alus_input[2].CLK
clk => alus_input[3].CLK
clk => alus_input[4].CLK
clk => alus_input[5].CLK
clk => alus_input[6].CLK
clk => alus_input[7].CLK
clk => alus_input[8].CLK
clk => alus_input[9].CLK
clk => alus_input[10].CLK
clk => alus_input[11].CLK
clk => alus_input[12].CLK
clk => alus_input[13].CLK
clk => alus_input[14].CLK
clk => alus_input[15].CLK
clk => dest_addr[0].CLK
clk => dest_addr[1].CLK
clk => dest_addr[2].CLK
clk => dest_addr[3].CLK
clk => dest_addr[4].CLK
clk => dest_addr[5].CLK
clk => dest_addr[6].CLK
clk => dest_addr[7].CLK
clk => dest_addr[8].CLK
clk => dest_addr[9].CLK
clk => dest_addr[10].CLK
clk => dest_addr[11].CLK
clk => dest_addr[12].CLK
clk => dest_addr[13].CLK
clk => dest_addr[14].CLK
clk => dest_addr[15].CLK
clk => psw_delayedupdate[0].CLK
clk => psw_delayedupdate[1].CLK
clk => psw_delayedupdate[2].CLK
clk => psw_delayedupdate[3].CLK
clk => psw_delayedupdate[4].CLK
clk => psw_delayedupdate[5].CLK
clk => psw_delayedupdate[6].CLK
clk => psw_delayedupdate[7].CLK
clk => psw_delayedupdate[8].CLK
clk => psw_delayedupdate[9].CLK
clk => psw_delayedupdate[10].CLK
clk => psw_delayedupdate[11].CLK
clk => psw_delayedupdate[12].CLK
clk => psw_delayedupdate[13].CLK
clk => psw_delayedupdate[14].CLK
clk => psw_delayedupdate[15].CLK
clk => temp_psw[0].CLK
clk => temp_psw[1].CLK
clk => temp_psw[2].CLK
clk => temp_psw[3].CLK
clk => temp_psw[4].CLK
clk => temp_psw[5].CLK
clk => temp_psw[6].CLK
clk => temp_psw[7].CLK
clk => temp_psw[8].CLK
clk => temp_psw[9].CLK
clk => temp_psw[10].CLK
clk => temp_psw[11].CLK
clk => temp_psw[12].CLK
clk => temp_psw[13].CLK
clk => temp_psw[14].CLK
clk => temp_psw[15].CLK
clk => cons_adrserr~reg0.CLK
clk => consoleautoincd.CLK
clk => consoleautoince.CLK
clk => cons_exadep~reg0.CLK
clk => fbus_raddr[0].CLK
clk => fbus_raddr[1].CLK
clk => fbus_raddr[2].CLK
clk => rbus_ix[0].CLK
clk => rbus_ix[1].CLK
clk => rbus_ix[2].CLK
clk => fbus_fd.CLK
clk => ir_mpr.CLK
clk => ir_facfsrc.CLK
clk => ir_facfdst.CLK
clk => ir_facsrc.CLK
clk => ir_facdst.CLK
clk => ir_fpao.CLK
clk => ir_fpsop2.CLK
clk => ir_dopr.CLK
clk => ir_mfps.CLK
clk => ir_mtps.CLK
clk => ir_mtpd.CLK
clk => ir_mtpi.CLK
clk => ir_mfpd.CLK
clk => ir_mfpi.CLK
clk => ir_csm.CLK
clk => ir_jsr.CLK
clk => ir_jmp.CLK
clk => ir_dop.CLK
clk => ir_sop.CLK
clk => ir_fpmai.CLK
clk => ir_fpmaf.CLK
clk => ir_addr[0].CLK
clk => ir_addr[1].CLK
clk => ir_addr[2].CLK
clk => ir_addr[3].CLK
clk => ir_addr[4].CLK
clk => ir_addr[5].CLK
clk => ir_addr[6].CLK
clk => ir_addr[7].CLK
clk => ir_addr[8].CLK
clk => ir_addr[9].CLK
clk => ir_addr[10].CLK
clk => ir_addr[11].CLK
clk => ir_addr[12].CLK
clk => ir_addr[13].CLK
clk => ir_addr[14].CLK
clk => ir_addr[15].CLK
clk => cons_br[0]~reg0.CLK
clk => cons_br[1]~reg0.CLK
clk => cons_br[2]~reg0.CLK
clk => cons_br[3]~reg0.CLK
clk => cons_br[4]~reg0.CLK
clk => cons_br[5]~reg0.CLK
clk => cons_br[6]~reg0.CLK
clk => cons_br[7]~reg0.CLK
clk => cons_br[8]~reg0.CLK
clk => cons_br[9]~reg0.CLK
clk => cons_br[10]~reg0.CLK
clk => cons_br[11]~reg0.CLK
clk => cons_br[12]~reg0.CLK
clk => cons_br[13]~reg0.CLK
clk => cons_br[14]~reg0.CLK
clk => cons_br[15]~reg0.CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => ir[2].CLK
clk => ir[3].CLK
clk => ir[4].CLK
clk => ir[5].CLK
clk => ir[6].CLK
clk => ir[7].CLK
clk => ir[8].CLK
clk => ir[9].CLK
clk => ir[10].CLK
clk => ir[11].CLK
clk => ir[12].CLK
clk => ir[13].CLK
clk => ir[14].CLK
clk => ir[15].CLK
clk => sr2[0]~reg0.CLK
clk => sr2[1]~reg0.CLK
clk => sr2[2]~reg0.CLK
clk => sr2[3]~reg0.CLK
clk => sr2[4]~reg0.CLK
clk => sr2[5]~reg0.CLK
clk => sr2[6]~reg0.CLK
clk => sr2[7]~reg0.CLK
clk => sr2[8]~reg0.CLK
clk => sr2[9]~reg0.CLK
clk => sr2[10]~reg0.CLK
clk => sr2[11]~reg0.CLK
clk => sr2[12]~reg0.CLK
clk => sr2[13]~reg0.CLK
clk => sr2[14]~reg0.CLK
clk => sr2[15]~reg0.CLK
clk => sr0_ic~reg0.CLK
clk => sr1_dstd[0].CLK
clk => sr1_dstd[1].CLK
clk => sr1_dstd[2].CLK
clk => sr1_dstd[3].CLK
clk => sr1_dstd[4].CLK
clk => sr1_srcd[0].CLK
clk => sr1_srcd[1].CLK
clk => sr1_srcd[2].CLK
clk => sr1_srcd[3].CLK
clk => sr1_srcd[4].CLK
clk => consolestep.CLK
clk => master.CLK
clk => pause.CLK
clk => consoleaddr[0].CLK
clk => consoleaddr[1].CLK
clk => consoleaddr[2].CLK
clk => consoleaddr[3].CLK
clk => consoleaddr[4].CLK
clk => consoleaddr[5].CLK
clk => consoleaddr[6].CLK
clk => consoleaddr[7].CLK
clk => consoleaddr[8].CLK
clk => consoleaddr[9].CLK
clk => consoleaddr[10].CLK
clk => consoleaddr[11].CLK
clk => consoleaddr[12].CLK
clk => consoleaddr[13].CLK
clk => consoleaddr[14].CLK
clk => consoleaddr[15].CLK
clk => consoleaddr[16].CLK
clk => consoleaddr[17].CLK
clk => consoleaddr[18].CLK
clk => consoleaddr[19].CLK
clk => consoleaddr[20].CLK
clk => consoleaddr[21].CLK
clk => run.CLK
clk => yellow_stack_trap_inhibit.CLK
clk => cons_maddr[0]~reg0.CLK
clk => cons_maddr[1]~reg0.CLK
clk => cons_maddr[2]~reg0.CLK
clk => cons_maddr[3]~reg0.CLK
clk => cons_maddr[4]~reg0.CLK
clk => cons_maddr[5]~reg0.CLK
clk => cons_maddr[6]~reg0.CLK
clk => cons_maddr[7]~reg0.CLK
clk => cons_maddr[8]~reg0.CLK
clk => cons_maddr[9]~reg0.CLK
clk => cons_maddr[10]~reg0.CLK
clk => cons_maddr[11]~reg0.CLK
clk => cons_maddr[12]~reg0.CLK
clk => cons_maddr[13]~reg0.CLK
clk => cons_maddr[14]~reg0.CLK
clk => cons_maddr[15]~reg0.CLK
clk => cons_shfr[0]~reg0.CLK
clk => cons_shfr[1]~reg0.CLK
clk => cons_shfr[2]~reg0.CLK
clk => cons_shfr[3]~reg0.CLK
clk => cons_shfr[4]~reg0.CLK
clk => cons_shfr[5]~reg0.CLK
clk => cons_shfr[6]~reg0.CLK
clk => cons_shfr[7]~reg0.CLK
clk => cons_shfr[8]~reg0.CLK
clk => cons_shfr[9]~reg0.CLK
clk => cons_shfr[10]~reg0.CLK
clk => cons_shfr[11]~reg0.CLK
clk => cons_shfr[12]~reg0.CLK
clk => cons_shfr[13]~reg0.CLK
clk => cons_shfr[14]~reg0.CLK
clk => cons_shfr[15]~reg0.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => cons_consphy[0]~reg0.CLK
clk => cons_consphy[1]~reg0.CLK
clk => cons_consphy[2]~reg0.CLK
clk => cons_consphy[3]~reg0.CLK
clk => cons_consphy[4]~reg0.CLK
clk => cons_consphy[5]~reg0.CLK
clk => cons_consphy[6]~reg0.CLK
clk => cons_consphy[7]~reg0.CLK
clk => cons_consphy[8]~reg0.CLK
clk => cons_consphy[9]~reg0.CLK
clk => cons_consphy[10]~reg0.CLK
clk => cons_consphy[11]~reg0.CLK
clk => cons_consphy[12]~reg0.CLK
clk => cons_consphy[13]~reg0.CLK
clk => cons_consphy[14]~reg0.CLK
clk => cons_consphy[15]~reg0.CLK
clk => cons_consphy[16]~reg0.CLK
clk => cons_consphy[17]~reg0.CLK
clk => cons_consphy[18]~reg0.CLK
clk => cons_consphy[19]~reg0.CLK
clk => cons_consphy[20]~reg0.CLK
clk => cons_consphy[21]~reg0.CLK
clk => cons_user~reg0.CLK
clk => cons_super~reg0.CLK
clk => cons_kernel~reg0.CLK
clk => falu_pending_clear.CLK
clk => illhalt~reg0.CLK
clk => ack_mmutrap~reg0.CLK
clk => ack_mmuabort~reg0.CLK
clk => ifetch~reg0.CLK
clk => fbus_we.CLK
clk => rbus_we.CLK
clk => rbus_d[0].CLK
clk => rbus_d[1].CLK
clk => rbus_d[2].CLK
clk => rbus_d[3].CLK
clk => rbus_d[4].CLK
clk => rbus_d[5].CLK
clk => rbus_d[6].CLK
clk => rbus_d[7].CLK
clk => rbus_d[8].CLK
clk => rbus_d[9].CLK
clk => rbus_d[10].CLK
clk => rbus_d[11].CLK
clk => rbus_d[12].CLK
clk => rbus_d[13].CLK
clk => rbus_d[14].CLK
clk => rbus_d[15].CLK
clk => rbus_waddr[0].CLK
clk => rbus_waddr[1].CLK
clk => rbus_waddr[2].CLK
clk => rbus_waddr[3].CLK
clk => rbus_waddr[4].CLK
clk => rbus_waddr[5].CLK
clk => init~reg0.CLK
clk => initcycles[0].CLK
clk => initcycles[1].CLK
clk => initcycles[2].CLK
clk => initcycles[3].CLK
clk => initcycles[4].CLK
clk => initcycles[5].CLK
clk => initcycles[6].CLK
clk => initcycles[7].CLK
clk => initcycles[8].CLK
clk => initcycles[9].CLK
clk => psw_delayedupdate_odd.CLK
clk => psw_delayedupdate_even.CLK
clk => falu_load.CLK
clk => fec[0].CLK
clk => fec[1].CLK
clk => fec[2].CLK
clk => fec[3].CLK
clk => fea[0].CLK
clk => fea[1].CLK
clk => fea[2].CLK
clk => fea[3].CLK
clk => fea[4].CLK
clk => fea[5].CLK
clk => fea[6].CLK
clk => fea[7].CLK
clk => fea[8].CLK
clk => fea[9].CLK
clk => fea[10].CLK
clk => fea[11].CLK
clk => fea[12].CLK
clk => fea[13].CLK
clk => fea[14].CLK
clk => fea[15].CLK
clk => fps[0].CLK
clk => fps[1].CLK
clk => fps[2].CLK
clk => fps[3].CLK
clk => fps[4].CLK
clk => fps[5].CLK
clk => fps[6].CLK
clk => fps[7].CLK
clk => fps[8].CLK
clk => fps[9].CLK
clk => fps[10].CLK
clk => fps[11].CLK
clk => fps[14].CLK
clk => fps[15].CLK
clk => yellow_stack_trap.CLK
clk => red_stack_trap.CLK
clk => npg~reg0.CLK
clk => bg4~reg0.CLK
clk => bg5~reg0.CLK
clk => bg6~reg0.CLK
clk => bg7~reg0.CLK
clk => ir_wait.CLK
clk => ir_rtt.CLK
clk => rbus_cpu_psw11.CLK
clk => rbus_cpu_mode[0].CLK
clk => rbus_cpu_mode[1].CLK
clk => psw[0].CLK
clk => psw[1].CLK
clk => psw[2].CLK
clk => psw[3].CLK
clk => psw[4].CLK
clk => psw[5].CLK
clk => psw[6].CLK
clk => psw[7].CLK
clk => psw[8].CLK
clk => psw[9].CLK
clk => psw[10].CLK
clk => psw[11].CLK
clk => psw[12].CLK
clk => psw[13].CLK
clk => psw[14].CLK
clk => psw[15].CLK
clk => r7[0].CLK
clk => r7[1].CLK
clk => r7[2].CLK
clk => r7[3].CLK
clk => r7[4].CLK
clk => r7[5].CLK
clk => r7[6].CLK
clk => r7[7].CLK
clk => r7[8].CLK
clk => r7[9].CLK
clk => r7[10].CLK
clk => r7[11].CLK
clk => r7[12].CLK
clk => r7[13].CLK
clk => r7[14].CLK
clk => r7[15].CLK
clk => fpuregs:fpuregs0.clk
clk => falu_fsm~1.DATAIN
clk => pdststate~131.DATAIN
clk => psrcstate~131.DATAIN
clk => state~68.DATAIN
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => rbus_cpu_mode.OUTPUTSELECT
reset => rbus_cpu_mode.OUTPUTSELECT
reset => rbus_cpu_psw11.OUTPUTSELECT
reset => ir_rtt.OUTPUTSELECT
reset => ir_wait.OUTPUTSELECT
reset => bg7.OUTPUTSELECT
reset => bg6.OUTPUTSELECT
reset => bg5.OUTPUTSELECT
reset => bg4.OUTPUTSELECT
reset => npg.OUTPUTSELECT
reset => red_stack_trap.OUTPUTSELECT
reset => yellow_stack_trap.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => falu_load.OUTPUTSELECT
reset => psw_delayedupdate_even.OUTPUTSELECT
reset => psw_delayedupdate_odd.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => init.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_we.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => process_3.IN1
reset => alu_input[0].ENA
reset => alu_input[1].ENA
reset => alu_input[2].ENA
reset => alu_input[3].ENA
reset => alu_input[4].ENA
reset => alu_input[5].ENA
reset => alu_input[6].ENA
reset => alu_input[7].ENA
reset => alu_input[8].ENA
reset => alu_input[9].ENA
reset => alu_input[10].ENA
reset => alu_input[11].ENA
reset => alu_input[12].ENA
reset => alu_input[13].ENA
reset => alu_input[14].ENA
reset => alu_input[15].ENA
reset => falu_state[0].ENA
reset => falu_state[1].ENA
reset => falu_state[2].ENA
reset => falu_state[3].ENA
reset => falu_state[4].ENA
reset => falu_state[5].ENA
reset => falu_state[6].ENA
reset => falu_state[7].ENA
reset => fbus_waddr[0].ENA
reset => fbus_waddr[1].ENA
reset => fbus_waddr[2].ENA
reset => fbus_d[0].ENA
reset => fbus_d[1].ENA
reset => fbus_d[2].ENA
reset => fbus_d[3].ENA
reset => fbus_d[4].ENA
reset => fbus_d[5].ENA
reset => fbus_d[6].ENA
reset => fbus_d[7].ENA
reset => fbus_d[8].ENA
reset => fbus_d[9].ENA
reset => fbus_d[10].ENA
reset => fbus_d[11].ENA
reset => fbus_d[12].ENA
reset => fbus_d[13].ENA
reset => fbus_d[14].ENA
reset => fbus_d[15].ENA
reset => fbus_d[16].ENA
reset => fbus_d[17].ENA
reset => fbus_d[18].ENA
reset => fbus_d[19].ENA
reset => fbus_d[20].ENA
reset => fbus_d[21].ENA
reset => fbus_d[22].ENA
reset => fbus_d[23].ENA
reset => fbus_d[24].ENA
reset => fbus_d[25].ENA
reset => fbus_d[26].ENA
reset => fbus_d[27].ENA
reset => fbus_d[28].ENA
reset => fbus_d[29].ENA
reset => fbus_d[30].ENA
reset => fbus_d[31].ENA
reset => fbus_d[32].ENA
reset => fbus_d[33].ENA
reset => fbus_d[34].ENA
reset => fbus_d[35].ENA
reset => fbus_d[36].ENA
reset => fbus_d[37].ENA
reset => fbus_d[38].ENA
reset => fbus_d[39].ENA
reset => fbus_d[40].ENA
reset => fbus_d[41].ENA
reset => fbus_d[42].ENA
reset => fbus_d[43].ENA
reset => fbus_d[44].ENA
reset => fbus_d[45].ENA
reset => fbus_d[46].ENA
reset => fbus_d[47].ENA
reset => fbus_d[48].ENA
reset => fbus_d[49].ENA
reset => fbus_d[50].ENA
reset => fbus_d[51].ENA
reset => fbus_d[52].ENA
reset => fbus_d[53].ENA
reset => fbus_d[54].ENA
reset => fbus_d[55].ENA
reset => fbus_d[56].ENA
reset => fbus_d[57].ENA
reset => fbus_d[58].ENA
reset => fbus_d[59].ENA
reset => fbus_d[60].ENA
reset => fbus_d[61].ENA
reset => fbus_d[62].ENA
reset => fbus_d[63].ENA
reset => falus_input[0].ENA
reset => falus_input[1].ENA
reset => falus_input[2].ENA
reset => falus_input[3].ENA
reset => falus_input[4].ENA
reset => falus_input[5].ENA
reset => falus_input[6].ENA
reset => falus_input[7].ENA
reset => falus_input[8].ENA
reset => falus_input[9].ENA
reset => falus_input[10].ENA
reset => falus_input[11].ENA
reset => falus_input[12].ENA
reset => falus_input[13].ENA
reset => falus_input[14].ENA
reset => falus_input[15].ENA
reset => falus_input[16].ENA
reset => falus_input[17].ENA
reset => falus_input[18].ENA
reset => falus_input[19].ENA
reset => falus_input[20].ENA
reset => falus_input[21].ENA
reset => falus_input[22].ENA
reset => falus_input[23].ENA
reset => falus_input[24].ENA
reset => falus_input[25].ENA
reset => falus_input[26].ENA
reset => falus_input[27].ENA
reset => falus_input[28].ENA
reset => falus_input[29].ENA
reset => falus_input[30].ENA
reset => falus_input[31].ENA
reset => falus_input[32].ENA
reset => falus_input[33].ENA
reset => falus_input[34].ENA
reset => falus_input[35].ENA
reset => falus_input[36].ENA
reset => falus_input[37].ENA
reset => falus_input[38].ENA
reset => falus_input[39].ENA
reset => falus_input[40].ENA
reset => falus_input[41].ENA
reset => falus_input[42].ENA
reset => falus_input[43].ENA
reset => falus_input[44].ENA
reset => falus_input[45].ENA
reset => falus_input[46].ENA
reset => falus_input[47].ENA
reset => falus_input[48].ENA
reset => falus_input[49].ENA
reset => falus_input[50].ENA
reset => falus_input[51].ENA
reset => falus_input[52].ENA
reset => falus_input[53].ENA
reset => falus_input[54].ENA
reset => falus_input[55].ENA
reset => falus_input[56].ENA
reset => falus_input[57].ENA
reset => falus_input[58].ENA
reset => falus_input[59].ENA
reset => falus_input[60].ENA
reset => falus_input[61].ENA
reset => falus_input[62].ENA
reset => falus_input[63].ENA
reset => falu_input[0].ENA
reset => falu_input[1].ENA
reset => falu_input[2].ENA
reset => falu_input[3].ENA
reset => falu_input[4].ENA
reset => falu_input[5].ENA
reset => falu_input[6].ENA
reset => falu_input[7].ENA
reset => falu_input[8].ENA
reset => falu_input[9].ENA
reset => falu_input[10].ENA
reset => falu_input[11].ENA
reset => falu_input[12].ENA
reset => falu_input[13].ENA
reset => falu_input[14].ENA
reset => falu_input[15].ENA
reset => falu_input[16].ENA
reset => falu_input[17].ENA
reset => falu_input[18].ENA
reset => falu_input[19].ENA
reset => falu_input[20].ENA
reset => falu_input[21].ENA
reset => falu_input[22].ENA
reset => falu_input[23].ENA
reset => falu_input[24].ENA
reset => falu_input[25].ENA
reset => falu_input[26].ENA
reset => falu_input[27].ENA
reset => falu_input[28].ENA
reset => falu_input[29].ENA
reset => falu_input[30].ENA
reset => falu_input[31].ENA
reset => falu_input[32].ENA
reset => falu_input[33].ENA
reset => falu_input[34].ENA
reset => falu_input[35].ENA
reset => falu_input[36].ENA
reset => falu_input[37].ENA
reset => falu_input[38].ENA
reset => falu_input[39].ENA
reset => falu_input[40].ENA
reset => falu_input[41].ENA
reset => falu_input[42].ENA
reset => falu_input[43].ENA
reset => falu_input[44].ENA
reset => falu_input[45].ENA
reset => falu_input[46].ENA
reset => falu_input[47].ENA
reset => falu_input[48].ENA
reset => falu_input[49].ENA
reset => falu_input[50].ENA
reset => falu_input[51].ENA
reset => falu_input[52].ENA
reset => falu_input[53].ENA
reset => falu_input[54].ENA
reset => falu_input[55].ENA
reset => falu_input[56].ENA
reset => falu_input[57].ENA
reset => falu_input[58].ENA
reset => falu_input[59].ENA
reset => falu_input[60].ENA
reset => falu_input[61].ENA
reset => falu_input[62].ENA
reset => falu_input[63].ENA
reset => addr_indirect[0].ENA
reset => addr_indirect[1].ENA
reset => addr_indirect[2].ENA
reset => addr_indirect[3].ENA
reset => addr_indirect[4].ENA
reset => addr_indirect[5].ENA
reset => addr_indirect[6].ENA
reset => addr_indirect[7].ENA
reset => addr_indirect[8].ENA
reset => addr_indirect[9].ENA
reset => addr_indirect[10].ENA
reset => addr_indirect[11].ENA
reset => addr_indirect[12].ENA
reset => addr_indirect[13].ENA
reset => addr_indirect[14].ENA
reset => addr_indirect[15].ENA
reset => alut_input[0].ENA
reset => alut_input[1].ENA
reset => alut_input[2].ENA
reset => alut_input[3].ENA
reset => alut_input[4].ENA
reset => alut_input[5].ENA
reset => alut_input[6].ENA
reset => alut_input[7].ENA
reset => alut_input[8].ENA
reset => alut_input[9].ENA
reset => alut_input[10].ENA
reset => alut_input[11].ENA
reset => alut_input[12].ENA
reset => alut_input[13].ENA
reset => alut_input[14].ENA
reset => alut_input[15].ENA
reset => eis_sequencer[0].ENA
reset => eis_sequencer[1].ENA
reset => eis_sequencer[2].ENA
reset => eis_sequencer[3].ENA
reset => eis_sequencer[4].ENA
reset => alus_input[0].ENA
reset => alus_input[1].ENA
reset => alus_input[2].ENA
reset => alus_input[3].ENA
reset => alus_input[4].ENA
reset => alus_input[5].ENA
reset => alus_input[6].ENA
reset => alus_input[7].ENA
reset => alus_input[8].ENA
reset => alus_input[9].ENA
reset => alus_input[10].ENA
reset => alus_input[11].ENA
reset => alus_input[12].ENA
reset => alus_input[13].ENA
reset => alus_input[14].ENA
reset => alus_input[15].ENA
reset => dest_addr[0].ENA
reset => dest_addr[1].ENA
reset => dest_addr[2].ENA
reset => dest_addr[3].ENA
reset => dest_addr[4].ENA
reset => dest_addr[5].ENA
reset => dest_addr[6].ENA
reset => dest_addr[7].ENA
reset => dest_addr[8].ENA
reset => dest_addr[9].ENA
reset => dest_addr[10].ENA
reset => dest_addr[11].ENA
reset => dest_addr[12].ENA
reset => dest_addr[13].ENA
reset => dest_addr[14].ENA
reset => dest_addr[15].ENA
reset => psw_delayedupdate[0].ENA
reset => psw_delayedupdate[1].ENA
reset => psw_delayedupdate[2].ENA
reset => psw_delayedupdate[3].ENA
reset => psw_delayedupdate[4].ENA
reset => psw_delayedupdate[5].ENA
reset => psw_delayedupdate[6].ENA
reset => psw_delayedupdate[7].ENA
reset => psw_delayedupdate[8].ENA
reset => psw_delayedupdate[9].ENA
reset => psw_delayedupdate[10].ENA
reset => psw_delayedupdate[11].ENA
reset => psw_delayedupdate[12].ENA
reset => psw_delayedupdate[13].ENA
reset => psw_delayedupdate[14].ENA
reset => psw_delayedupdate[15].ENA
reset => temp_psw[0].ENA
reset => temp_psw[1].ENA
reset => temp_psw[2].ENA
reset => temp_psw[3].ENA
reset => temp_psw[4].ENA
reset => temp_psw[5].ENA
reset => temp_psw[6].ENA
reset => temp_psw[7].ENA
reset => temp_psw[8].ENA
reset => temp_psw[9].ENA
reset => temp_psw[10].ENA
reset => temp_psw[11].ENA
reset => temp_psw[12].ENA
reset => temp_psw[13].ENA
reset => temp_psw[14].ENA
reset => temp_psw[15].ENA
reset => cons_adrserr~reg0.ENA
reset => consoleautoincd.ENA
reset => consoleautoince.ENA
reset => cons_exadep~reg0.ENA
reset => fbus_raddr[0].ENA
reset => fbus_raddr[1].ENA
reset => fbus_raddr[2].ENA
reset => rbus_ix[0].ENA
reset => rbus_ix[1].ENA
reset => rbus_ix[2].ENA
reset => fbus_fd.ENA
reset => ir_mpr.ENA
reset => ir_facfsrc.ENA
reset => ir_facfdst.ENA
reset => ir_facsrc.ENA
reset => ir_facdst.ENA
reset => ir_fpao.ENA
reset => ir_fpsop2.ENA
reset => ir_dopr.ENA
reset => ir_mfps.ENA
reset => ir_mtps.ENA
reset => ir_mtpd.ENA
reset => ir_mtpi.ENA
reset => ir_mfpd.ENA
reset => ir_mfpi.ENA
reset => ir_csm.ENA
reset => ir_jsr.ENA
reset => ir_jmp.ENA
reset => ir_dop.ENA
reset => ir_sop.ENA
reset => ir_fpmai.ENA
reset => ir_fpmaf.ENA
reset => ir_addr[0].ENA
reset => ir_addr[1].ENA
reset => ir_addr[2].ENA
reset => ir_addr[3].ENA
reset => ir_addr[4].ENA
reset => ir_addr[5].ENA
reset => ir_addr[6].ENA
reset => ir_addr[7].ENA
reset => ir_addr[8].ENA
reset => ir_addr[9].ENA
reset => ir_addr[10].ENA
reset => ir_addr[11].ENA
reset => ir_addr[12].ENA
reset => ir_addr[13].ENA
reset => ir_addr[14].ENA
reset => ir_addr[15].ENA
reset => cons_br[0]~reg0.ENA
reset => cons_br[1]~reg0.ENA
reset => cons_br[2]~reg0.ENA
reset => cons_br[3]~reg0.ENA
reset => cons_br[4]~reg0.ENA
reset => cons_br[5]~reg0.ENA
reset => cons_br[6]~reg0.ENA
reset => cons_br[7]~reg0.ENA
reset => cons_br[8]~reg0.ENA
reset => cons_br[9]~reg0.ENA
reset => cons_br[10]~reg0.ENA
reset => cons_br[11]~reg0.ENA
reset => cons_br[12]~reg0.ENA
reset => cons_br[13]~reg0.ENA
reset => cons_br[14]~reg0.ENA
reset => cons_br[15]~reg0.ENA
reset => ir[0].ENA
reset => ir[1].ENA
reset => ir[2].ENA
reset => ir[3].ENA
reset => ir[4].ENA
reset => ir[5].ENA
reset => ir[6].ENA
reset => ir[7].ENA
reset => ir[8].ENA
reset => ir[9].ENA
reset => ir[10].ENA
reset => ir[11].ENA
reset => ir[12].ENA
reset => ir[13].ENA
reset => ir[14].ENA
reset => ir[15].ENA
reset => sr2[0]~reg0.ENA
reset => sr2[1]~reg0.ENA
reset => sr2[2]~reg0.ENA
reset => sr2[3]~reg0.ENA
reset => sr2[4]~reg0.ENA
reset => sr2[5]~reg0.ENA
reset => sr2[6]~reg0.ENA
reset => sr2[7]~reg0.ENA
reset => sr2[8]~reg0.ENA
reset => sr2[9]~reg0.ENA
reset => sr2[10]~reg0.ENA
reset => sr2[11]~reg0.ENA
reset => sr2[12]~reg0.ENA
reset => sr2[13]~reg0.ENA
reset => sr2[14]~reg0.ENA
reset => sr2[15]~reg0.ENA
reset => sr0_ic~reg0.ENA
reset => sr1_dstd[0].ENA
reset => sr1_dstd[1].ENA
reset => sr1_dstd[2].ENA
reset => sr1_dstd[3].ENA
reset => sr1_dstd[4].ENA
reset => sr1_srcd[0].ENA
reset => sr1_srcd[1].ENA
reset => sr1_srcd[2].ENA
reset => sr1_srcd[3].ENA
reset => sr1_srcd[4].ENA
reset => consolestep.ENA
reset => master.ENA
reset => pause.ENA
reset => consoleaddr[0].ENA
reset => consoleaddr[1].ENA
reset => consoleaddr[2].ENA
reset => consoleaddr[3].ENA
reset => consoleaddr[4].ENA
reset => consoleaddr[5].ENA
reset => consoleaddr[6].ENA
reset => consoleaddr[7].ENA
reset => consoleaddr[8].ENA
reset => consoleaddr[9].ENA
reset => consoleaddr[10].ENA
reset => consoleaddr[11].ENA
reset => consoleaddr[12].ENA
reset => consoleaddr[13].ENA
reset => consoleaddr[14].ENA
reset => consoleaddr[15].ENA
reset => consoleaddr[16].ENA
reset => consoleaddr[17].ENA
reset => consoleaddr[18].ENA
reset => consoleaddr[19].ENA
reset => consoleaddr[20].ENA
reset => consoleaddr[21].ENA
reset => run.ENA
reset => yellow_stack_trap_inhibit.ENA
reset => cons_maddr[0]~reg0.ENA
reset => cons_maddr[1]~reg0.ENA
reset => cons_maddr[2]~reg0.ENA
reset => cons_maddr[3]~reg0.ENA
reset => cons_maddr[4]~reg0.ENA
reset => cons_maddr[5]~reg0.ENA
reset => cons_maddr[6]~reg0.ENA
reset => cons_maddr[7]~reg0.ENA
reset => cons_maddr[8]~reg0.ENA
reset => cons_maddr[9]~reg0.ENA
reset => cons_maddr[10]~reg0.ENA
reset => cons_maddr[11]~reg0.ENA
reset => cons_maddr[12]~reg0.ENA
reset => cons_maddr[13]~reg0.ENA
reset => cons_maddr[14]~reg0.ENA
reset => cons_maddr[15]~reg0.ENA
reset => cons_shfr[0]~reg0.ENA
reset => cons_shfr[1]~reg0.ENA
reset => cons_shfr[2]~reg0.ENA
reset => cons_shfr[3]~reg0.ENA
reset => cons_shfr[4]~reg0.ENA
reset => cons_shfr[5]~reg0.ENA
reset => cons_shfr[6]~reg0.ENA
reset => cons_shfr[7]~reg0.ENA
reset => cons_shfr[8]~reg0.ENA
reset => cons_shfr[9]~reg0.ENA
reset => cons_shfr[10]~reg0.ENA
reset => cons_shfr[11]~reg0.ENA
reset => cons_shfr[12]~reg0.ENA
reset => cons_shfr[13]~reg0.ENA
reset => cons_shfr[14]~reg0.ENA
reset => cons_shfr[15]~reg0.ENA
reset => trap_vector[0].ENA
reset => trap_vector[1].ENA
reset => trap_vector[2].ENA
reset => trap_vector[3].ENA
reset => trap_vector[4].ENA
reset => trap_vector[5].ENA
reset => trap_vector[6].ENA
reset => trap_vector[7].ENA
reset => trap_vector[8].ENA
reset => cons_consphy[0]~reg0.ENA
reset => cons_consphy[1]~reg0.ENA
reset => cons_consphy[2]~reg0.ENA
reset => cons_consphy[3]~reg0.ENA
reset => cons_consphy[4]~reg0.ENA
reset => cons_consphy[5]~reg0.ENA
reset => cons_consphy[6]~reg0.ENA
reset => cons_consphy[7]~reg0.ENA
reset => cons_consphy[8]~reg0.ENA
reset => cons_consphy[9]~reg0.ENA
reset => cons_consphy[10]~reg0.ENA
reset => cons_consphy[11]~reg0.ENA
reset => cons_consphy[12]~reg0.ENA
reset => cons_consphy[13]~reg0.ENA
reset => cons_consphy[14]~reg0.ENA
reset => cons_consphy[15]~reg0.ENA
reset => cons_consphy[16]~reg0.ENA
reset => cons_consphy[17]~reg0.ENA
reset => cons_consphy[18]~reg0.ENA
reset => cons_consphy[19]~reg0.ENA
reset => cons_consphy[20]~reg0.ENA
reset => cons_consphy[21]~reg0.ENA
reset => cons_user~reg0.ENA
reset => cons_super~reg0.ENA
reset => cons_kernel~reg0.ENA
reset => falu_pending_clear.ENA
reset => illhalt~reg0.ENA
reset => ack_mmutrap~reg0.ENA
reset => ack_mmuabort~reg0.ENA
reset => ifetch~reg0.ENA
reset => fbus_we.ENA


|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0
raddr[0] => Equal0.IN5
raddr[0] => r_loc[0].DATAB
raddr[1] => Equal0.IN4
raddr[1] => Equal4.IN3
raddr[1] => r_loc[1].DATAB
raddr[2] => Equal0.IN3
raddr[2] => Equal4.IN2
raddr[2] => r_loc[2].DATAB
raddr[3] => r_loc[3].DATAB
raddr[4] => Equal1.IN3
raddr[4] => Equal2.IN3
raddr[4] => Equal3.IN3
raddr[5] => Equal1.IN2
raddr[5] => Equal2.IN2
raddr[5] => Equal3.IN2
waddr[0] => Equal5.IN5
waddr[0] => w_loc[0].DATAB
waddr[1] => Equal5.IN4
waddr[1] => Equal9.IN3
waddr[1] => w_loc[1].DATAB
waddr[2] => Equal5.IN3
waddr[2] => Equal9.IN2
waddr[2] => w_loc[2].DATAB
waddr[3] => w_loc[3].DATAB
waddr[4] => Equal6.IN3
waddr[4] => Equal7.IN3
waddr[4] => Equal8.IN3
waddr[5] => Equal6.IN2
waddr[5] => Equal7.IN2
waddr[5] => Equal8.IN2
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
we => process_0.IN1
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0[0] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[1] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[2] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[3] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[4] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[5] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[6] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[7] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[8] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[9] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[10] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[11] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[12] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[13] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[14] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[15] <= r0.DB_MAX_OUTPUT_PORT_TYPE
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK


|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0
raddr[0] => fpreg1.RADDR
raddr[0] => fpreg2.RADDR
raddr[0] => fpreg3.RADDR
raddr[0] => fpreg4.RADDR
raddr[1] => Equal1.IN3
raddr[1] => fpreg1.RADDR1
raddr[1] => fpreg2.RADDR1
raddr[1] => fpreg3.RADDR1
raddr[1] => fpreg4.RADDR1
raddr[2] => Equal1.IN2
raddr[2] => fpreg1.RADDR2
raddr[2] => fpreg2.RADDR2
raddr[2] => fpreg3.RADDR2
raddr[2] => fpreg4.RADDR2
waddr[0] => fpreg1~2.DATAIN
waddr[0] => fpreg2~3.DATAIN
waddr[0] => fpreg3~3.DATAIN
waddr[0] => fpreg4~3.DATAIN
waddr[0] => fpreg1.WADDR
waddr[0] => fpreg2.WADDR
waddr[0] => fpreg3.WADDR
waddr[0] => fpreg4.WADDR
waddr[1] => Equal0.IN3
waddr[1] => fpreg1~1.DATAIN
waddr[1] => fpreg2~2.DATAIN
waddr[1] => fpreg3~2.DATAIN
waddr[1] => fpreg4~2.DATAIN
waddr[1] => fpreg1.WADDR1
waddr[1] => fpreg2.WADDR1
waddr[1] => fpreg3.WADDR1
waddr[1] => fpreg4.WADDR1
waddr[2] => Equal0.IN2
waddr[2] => fpreg1~0.DATAIN
waddr[2] => fpreg2~1.DATAIN
waddr[2] => fpreg3~1.DATAIN
waddr[2] => fpreg4~1.DATAIN
waddr[2] => fpreg1.WADDR2
waddr[2] => fpreg2.WADDR2
waddr[2] => fpreg3.WADDR2
waddr[2] => fpreg4.WADDR2
d[0] => fpreg4~19.DATAIN
d[0] => fpreg4.DATAIN
d[1] => fpreg4~18.DATAIN
d[1] => fpreg4.DATAIN1
d[2] => fpreg4~17.DATAIN
d[2] => fpreg4.DATAIN2
d[3] => fpreg4~16.DATAIN
d[3] => fpreg4.DATAIN3
d[4] => fpreg4~15.DATAIN
d[4] => fpreg4.DATAIN4
d[5] => fpreg4~14.DATAIN
d[5] => fpreg4.DATAIN5
d[6] => fpreg4~13.DATAIN
d[6] => fpreg4.DATAIN6
d[7] => fpreg4~12.DATAIN
d[7] => fpreg4.DATAIN7
d[8] => fpreg4~11.DATAIN
d[8] => fpreg4.DATAIN8
d[9] => fpreg4~10.DATAIN
d[9] => fpreg4.DATAIN9
d[10] => fpreg4~9.DATAIN
d[10] => fpreg4.DATAIN10
d[11] => fpreg4~8.DATAIN
d[11] => fpreg4.DATAIN11
d[12] => fpreg4~7.DATAIN
d[12] => fpreg4.DATAIN12
d[13] => fpreg4~6.DATAIN
d[13] => fpreg4.DATAIN13
d[14] => fpreg4~5.DATAIN
d[14] => fpreg4.DATAIN14
d[15] => fpreg4~4.DATAIN
d[15] => fpreg4.DATAIN15
d[16] => fpreg3~19.DATAIN
d[16] => fpreg3.DATAIN
d[17] => fpreg3~18.DATAIN
d[17] => fpreg3.DATAIN1
d[18] => fpreg3~17.DATAIN
d[18] => fpreg3.DATAIN2
d[19] => fpreg3~16.DATAIN
d[19] => fpreg3.DATAIN3
d[20] => fpreg3~15.DATAIN
d[20] => fpreg3.DATAIN4
d[21] => fpreg3~14.DATAIN
d[21] => fpreg3.DATAIN5
d[22] => fpreg3~13.DATAIN
d[22] => fpreg3.DATAIN6
d[23] => fpreg3~12.DATAIN
d[23] => fpreg3.DATAIN7
d[24] => fpreg3~11.DATAIN
d[24] => fpreg3.DATAIN8
d[25] => fpreg3~10.DATAIN
d[25] => fpreg3.DATAIN9
d[26] => fpreg3~9.DATAIN
d[26] => fpreg3.DATAIN10
d[27] => fpreg3~8.DATAIN
d[27] => fpreg3.DATAIN11
d[28] => fpreg3~7.DATAIN
d[28] => fpreg3.DATAIN12
d[29] => fpreg3~6.DATAIN
d[29] => fpreg3.DATAIN13
d[30] => fpreg3~5.DATAIN
d[30] => fpreg3.DATAIN14
d[31] => fpreg3~4.DATAIN
d[31] => fpreg3.DATAIN15
d[32] => fpreg2~19.DATAIN
d[32] => fpreg2.DATAIN
d[33] => fpreg2~18.DATAIN
d[33] => fpreg2.DATAIN1
d[34] => fpreg2~17.DATAIN
d[34] => fpreg2.DATAIN2
d[35] => fpreg2~16.DATAIN
d[35] => fpreg2.DATAIN3
d[36] => fpreg2~15.DATAIN
d[36] => fpreg2.DATAIN4
d[37] => fpreg2~14.DATAIN
d[37] => fpreg2.DATAIN5
d[38] => fpreg2~13.DATAIN
d[38] => fpreg2.DATAIN6
d[39] => fpreg2~12.DATAIN
d[39] => fpreg2.DATAIN7
d[40] => fpreg2~11.DATAIN
d[40] => fpreg2.DATAIN8
d[41] => fpreg2~10.DATAIN
d[41] => fpreg2.DATAIN9
d[42] => fpreg2~9.DATAIN
d[42] => fpreg2.DATAIN10
d[43] => fpreg2~8.DATAIN
d[43] => fpreg2.DATAIN11
d[44] => fpreg2~7.DATAIN
d[44] => fpreg2.DATAIN12
d[45] => fpreg2~6.DATAIN
d[45] => fpreg2.DATAIN13
d[46] => fpreg2~5.DATAIN
d[46] => fpreg2.DATAIN14
d[47] => fpreg2~4.DATAIN
d[47] => fpreg2.DATAIN15
d[48] => fpreg1~18.DATAIN
d[48] => fpreg1.DATAIN
d[49] => fpreg1~17.DATAIN
d[49] => fpreg1.DATAIN1
d[50] => fpreg1~16.DATAIN
d[50] => fpreg1.DATAIN2
d[51] => fpreg1~15.DATAIN
d[51] => fpreg1.DATAIN3
d[52] => fpreg1~14.DATAIN
d[52] => fpreg1.DATAIN4
d[53] => fpreg1~13.DATAIN
d[53] => fpreg1.DATAIN5
d[54] => fpreg1~12.DATAIN
d[54] => fpreg1.DATAIN6
d[55] => fpreg1~11.DATAIN
d[55] => fpreg1.DATAIN7
d[56] => fpreg1~10.DATAIN
d[56] => fpreg1.DATAIN8
d[57] => fpreg1~9.DATAIN
d[57] => fpreg1.DATAIN9
d[58] => fpreg1~8.DATAIN
d[58] => fpreg1.DATAIN10
d[59] => fpreg1~7.DATAIN
d[59] => fpreg1.DATAIN11
d[60] => fpreg1~6.DATAIN
d[60] => fpreg1.DATAIN12
d[61] => fpreg1~5.DATAIN
d[61] => fpreg1.DATAIN13
d[62] => fpreg1~4.DATAIN
d[62] => fpreg1.DATAIN14
d[63] => fpreg1~3.DATAIN
d[63] => fpreg1.DATAIN15
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[32] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[33] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[34] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[35] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[36] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[37] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[38] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[39] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[40] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[41] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[42] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[43] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[44] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[45] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[46] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[47] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[48] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[49] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[50] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[51] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[52] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[53] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[54] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[55] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[56] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[57] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[58] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[59] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[60] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[61] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[62] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[63] <= o.DB_MAX_OUTPUT_PORT_TYPE
fpmode => fpreg3.DATAB
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
we => process_0.IN1
clk => fpreg1~19.CLK
clk => fpreg1~0.CLK
clk => fpreg1~1.CLK
clk => fpreg1~2.CLK
clk => fpreg1~3.CLK
clk => fpreg1~4.CLK
clk => fpreg1~5.CLK
clk => fpreg1~6.CLK
clk => fpreg1~7.CLK
clk => fpreg1~8.CLK
clk => fpreg1~9.CLK
clk => fpreg1~10.CLK
clk => fpreg1~11.CLK
clk => fpreg1~12.CLK
clk => fpreg1~13.CLK
clk => fpreg1~14.CLK
clk => fpreg1~15.CLK
clk => fpreg1~16.CLK
clk => fpreg1~17.CLK
clk => fpreg1~18.CLK
clk => fpreg2~0.CLK
clk => fpreg2~1.CLK
clk => fpreg2~2.CLK
clk => fpreg2~3.CLK
clk => fpreg2~4.CLK
clk => fpreg2~5.CLK
clk => fpreg2~6.CLK
clk => fpreg2~7.CLK
clk => fpreg2~8.CLK
clk => fpreg2~9.CLK
clk => fpreg2~10.CLK
clk => fpreg2~11.CLK
clk => fpreg2~12.CLK
clk => fpreg2~13.CLK
clk => fpreg2~14.CLK
clk => fpreg2~15.CLK
clk => fpreg2~16.CLK
clk => fpreg2~17.CLK
clk => fpreg2~18.CLK
clk => fpreg2~19.CLK
clk => fpreg3~0.CLK
clk => fpreg3~1.CLK
clk => fpreg3~2.CLK
clk => fpreg3~3.CLK
clk => fpreg3~4.CLK
clk => fpreg3~5.CLK
clk => fpreg3~6.CLK
clk => fpreg3~7.CLK
clk => fpreg3~8.CLK
clk => fpreg3~9.CLK
clk => fpreg3~10.CLK
clk => fpreg3~11.CLK
clk => fpreg3~12.CLK
clk => fpreg3~13.CLK
clk => fpreg3~14.CLK
clk => fpreg3~15.CLK
clk => fpreg3~16.CLK
clk => fpreg3~17.CLK
clk => fpreg3~18.CLK
clk => fpreg3~19.CLK
clk => fpreg4~0.CLK
clk => fpreg4~1.CLK
clk => fpreg4~2.CLK
clk => fpreg4~3.CLK
clk => fpreg4~4.CLK
clk => fpreg4~5.CLK
clk => fpreg4~6.CLK
clk => fpreg4~7.CLK
clk => fpreg4~8.CLK
clk => fpreg4~9.CLK
clk => fpreg4~10.CLK
clk => fpreg4~11.CLK
clk => fpreg4~12.CLK
clk => fpreg4~13.CLK
clk => fpreg4~14.CLK
clk => fpreg4~15.CLK
clk => fpreg4~16.CLK
clk => fpreg4~17.CLK
clk => fpreg4~18.CLK
clk => fpreg4~19.CLK
clk => fpreg1.CLK0
clk => fpreg2.CLK0
clk => fpreg3.CLK0
clk => fpreg4.CLK0


|top|unibus:pdp11|mmu:mmu0
cpu_addr_v[0] => mmu_dato.IN1
cpu_addr_v[0] => cpu_datain.IN0
cpu_addr_v[0] => oddaddress.IN0
cpu_addr_v[0] => process_0.IN0
cpu_addr_v[0] => Add3.IN11
cpu_addr_v[0] => bus_addr.DATAA
cpu_addr_v[0] => unibus_addr.DATAA
cpu_addr_v[0] => cpu_datain.IN0
cpu_addr_v[0] => mmu_dato.IN1
cpu_addr_v[0] => process_0.IN0
cpu_addr_v[1] => Add3.IN15
cpu_addr_v[1] => bus_addr.DATAA
cpu_addr_v[1] => unibus_addr.DATAA
cpu_addr_v[1] => mmu_datain.IN1
cpu_addr_v[1] => Mux114.IN3
cpu_addr_v[1] => Mux115.IN3
cpu_addr_v[1] => Mux116.IN3
cpu_addr_v[1] => Mux117.IN3
cpu_addr_v[1] => Mux118.IN3
cpu_addr_v[1] => Mux119.IN3
cpu_addr_v[1] => process_0.IN1
cpu_addr_v[1] => Decoder1.IN3
cpu_addr_v[1] => Equal18.IN39
cpu_addr_v[1] => Equal19.IN39
cpu_addr_v[1] => Equal20.IN39
cpu_addr_v[1] => Equal21.IN39
cpu_addr_v[1] => mmu_datain.IN1
cpu_addr_v[1] => process_0.IN1
cpu_addr_v[1] => par1_00~3.DATAIN
cpu_addr_v[1] => par0_00~4.DATAIN
cpu_addr_v[1] => par1_01~4.DATAIN
cpu_addr_v[1] => par0_01~4.DATAIN
cpu_addr_v[1] => par1_11~4.DATAIN
cpu_addr_v[1] => par0_11~4.DATAIN
cpu_addr_v[1] => pdr1_00~4.DATAIN
cpu_addr_v[1] => pdr0_00~4.DATAIN
cpu_addr_v[1] => pdr1_01~4.DATAIN
cpu_addr_v[1] => pdr0_01~4.DATAIN
cpu_addr_v[1] => pdr1_11~4.DATAIN
cpu_addr_v[1] => pdr0_11~4.DATAIN
cpu_addr_v[1] => par1_00.WADDR
cpu_addr_v[1] => par1_00.RADDR
cpu_addr_v[1] => par1_01.WADDR
cpu_addr_v[1] => par1_01.RADDR
cpu_addr_v[1] => par1_11.WADDR
cpu_addr_v[1] => par1_11.RADDR
cpu_addr_v[1] => par0_00.WADDR
cpu_addr_v[1] => par0_00.RADDR
cpu_addr_v[1] => par0_01.WADDR
cpu_addr_v[1] => par0_01.RADDR
cpu_addr_v[1] => par0_11.WADDR
cpu_addr_v[1] => par0_11.RADDR
cpu_addr_v[1] => pdr1_00.WADDR
cpu_addr_v[1] => pdr1_00.RADDR
cpu_addr_v[1] => pdr1_01.WADDR
cpu_addr_v[1] => pdr1_01.RADDR
cpu_addr_v[1] => pdr1_11.WADDR
cpu_addr_v[1] => pdr1_11.RADDR
cpu_addr_v[1] => pdr0_00.WADDR
cpu_addr_v[1] => pdr0_00.RADDR
cpu_addr_v[1] => pdr0_01.WADDR
cpu_addr_v[1] => pdr0_01.RADDR
cpu_addr_v[1] => pdr0_11.WADDR
cpu_addr_v[1] => pdr0_11.RADDR
cpu_addr_v[2] => Add3.IN14
cpu_addr_v[2] => bus_addr.DATAA
cpu_addr_v[2] => unibus_addr.DATAA
cpu_addr_v[2] => Mux114.IN2
cpu_addr_v[2] => Mux115.IN2
cpu_addr_v[2] => Mux116.IN2
cpu_addr_v[2] => Mux117.IN2
cpu_addr_v[2] => Mux118.IN2
cpu_addr_v[2] => Mux119.IN2
cpu_addr_v[2] => Decoder1.IN2
cpu_addr_v[2] => ubmb0~5.DATAIN
cpu_addr_v[2] => ubmb1~5.DATAIN
cpu_addr_v[2] => ubmb2~5.DATAIN
cpu_addr_v[2] => Equal18.IN38
cpu_addr_v[2] => Equal19.IN38
cpu_addr_v[2] => Equal20.IN38
cpu_addr_v[2] => Equal21.IN38
cpu_addr_v[2] => par1_00~2.DATAIN
cpu_addr_v[2] => par0_00~3.DATAIN
cpu_addr_v[2] => par1_01~3.DATAIN
cpu_addr_v[2] => par0_01~3.DATAIN
cpu_addr_v[2] => par1_11~3.DATAIN
cpu_addr_v[2] => par0_11~3.DATAIN
cpu_addr_v[2] => pdr1_00~3.DATAIN
cpu_addr_v[2] => pdr0_00~3.DATAIN
cpu_addr_v[2] => pdr1_01~3.DATAIN
cpu_addr_v[2] => pdr0_01~3.DATAIN
cpu_addr_v[2] => pdr1_11~3.DATAIN
cpu_addr_v[2] => pdr0_11~3.DATAIN
cpu_addr_v[2] => ubmb0.WADDR
cpu_addr_v[2] => ubmb0.RADDR
cpu_addr_v[2] => ubmb1.WADDR
cpu_addr_v[2] => ubmb1.RADDR
cpu_addr_v[2] => ubmb2.WADDR
cpu_addr_v[2] => ubmb2.RADDR
cpu_addr_v[2] => par1_00.WADDR1
cpu_addr_v[2] => par1_00.RADDR1
cpu_addr_v[2] => par1_01.WADDR1
cpu_addr_v[2] => par1_01.RADDR1
cpu_addr_v[2] => par1_11.WADDR1
cpu_addr_v[2] => par1_11.RADDR1
cpu_addr_v[2] => par0_00.WADDR1
cpu_addr_v[2] => par0_00.RADDR1
cpu_addr_v[2] => par0_01.WADDR1
cpu_addr_v[2] => par0_01.RADDR1
cpu_addr_v[2] => par0_11.WADDR1
cpu_addr_v[2] => par0_11.RADDR1
cpu_addr_v[2] => pdr1_00.WADDR1
cpu_addr_v[2] => pdr1_00.RADDR1
cpu_addr_v[2] => pdr1_01.WADDR1
cpu_addr_v[2] => pdr1_01.RADDR1
cpu_addr_v[2] => pdr1_11.WADDR1
cpu_addr_v[2] => pdr1_11.RADDR1
cpu_addr_v[2] => pdr0_00.WADDR1
cpu_addr_v[2] => pdr0_00.RADDR1
cpu_addr_v[2] => pdr0_01.WADDR1
cpu_addr_v[2] => pdr0_01.RADDR1
cpu_addr_v[2] => pdr0_11.WADDR1
cpu_addr_v[2] => pdr0_11.RADDR1
cpu_addr_v[3] => Add3.IN13
cpu_addr_v[3] => bus_addr.DATAA
cpu_addr_v[3] => unibus_addr.DATAA
cpu_addr_v[3] => Mux114.IN1
cpu_addr_v[3] => Mux115.IN1
cpu_addr_v[3] => Mux116.IN1
cpu_addr_v[3] => Mux117.IN1
cpu_addr_v[3] => Mux118.IN1
cpu_addr_v[3] => Mux119.IN1
cpu_addr_v[3] => Decoder1.IN1
cpu_addr_v[3] => ubmb0~4.DATAIN
cpu_addr_v[3] => ubmb1~4.DATAIN
cpu_addr_v[3] => ubmb2~4.DATAIN
cpu_addr_v[3] => Equal18.IN37
cpu_addr_v[3] => Equal19.IN37
cpu_addr_v[3] => Equal20.IN37
cpu_addr_v[3] => Equal21.IN37
cpu_addr_v[3] => par1_00~1.DATAIN
cpu_addr_v[3] => par0_00~2.DATAIN
cpu_addr_v[3] => par1_01~2.DATAIN
cpu_addr_v[3] => par0_01~2.DATAIN
cpu_addr_v[3] => par1_11~2.DATAIN
cpu_addr_v[3] => par0_11~2.DATAIN
cpu_addr_v[3] => pdr1_00~2.DATAIN
cpu_addr_v[3] => pdr0_00~2.DATAIN
cpu_addr_v[3] => pdr1_01~2.DATAIN
cpu_addr_v[3] => pdr0_01~2.DATAIN
cpu_addr_v[3] => pdr1_11~2.DATAIN
cpu_addr_v[3] => pdr0_11~2.DATAIN
cpu_addr_v[3] => ubmb0.WADDR1
cpu_addr_v[3] => ubmb0.RADDR1
cpu_addr_v[3] => ubmb1.WADDR1
cpu_addr_v[3] => ubmb1.RADDR1
cpu_addr_v[3] => ubmb2.WADDR1
cpu_addr_v[3] => ubmb2.RADDR1
cpu_addr_v[3] => par1_00.WADDR2
cpu_addr_v[3] => par1_00.RADDR2
cpu_addr_v[3] => par1_01.WADDR2
cpu_addr_v[3] => par1_01.RADDR2
cpu_addr_v[3] => par1_11.WADDR2
cpu_addr_v[3] => par1_11.RADDR2
cpu_addr_v[3] => par0_00.WADDR2
cpu_addr_v[3] => par0_00.RADDR2
cpu_addr_v[3] => par0_01.WADDR2
cpu_addr_v[3] => par0_01.RADDR2
cpu_addr_v[3] => par0_11.WADDR2
cpu_addr_v[3] => par0_11.RADDR2
cpu_addr_v[3] => pdr1_00.WADDR2
cpu_addr_v[3] => pdr1_00.RADDR2
cpu_addr_v[3] => pdr1_01.WADDR2
cpu_addr_v[3] => pdr1_01.RADDR2
cpu_addr_v[3] => pdr1_11.WADDR2
cpu_addr_v[3] => pdr1_11.RADDR2
cpu_addr_v[3] => pdr0_00.WADDR2
cpu_addr_v[3] => pdr0_00.RADDR2
cpu_addr_v[3] => pdr0_01.WADDR2
cpu_addr_v[3] => pdr0_01.RADDR2
cpu_addr_v[3] => pdr0_11.WADDR2
cpu_addr_v[3] => pdr0_11.RADDR2
cpu_addr_v[4] => Add3.IN12
cpu_addr_v[4] => bus_addr.DATAA
cpu_addr_v[4] => unibus_addr.DATAA
cpu_addr_v[4] => Mux114.IN0
cpu_addr_v[4] => Mux115.IN0
cpu_addr_v[4] => Mux116.IN0
cpu_addr_v[4] => Mux117.IN0
cpu_addr_v[4] => Mux118.IN0
cpu_addr_v[4] => Mux119.IN0
cpu_addr_v[4] => Decoder1.IN0
cpu_addr_v[4] => ubmb0~3.DATAIN
cpu_addr_v[4] => ubmb1~3.DATAIN
cpu_addr_v[4] => ubmb2~3.DATAIN
cpu_addr_v[4] => Equal18.IN36
cpu_addr_v[4] => Equal19.IN36
cpu_addr_v[4] => Equal20.IN36
cpu_addr_v[4] => Equal21.IN36
cpu_addr_v[4] => mmu_addr_match.IN1
cpu_addr_v[4] => par1_00~0.DATAIN
cpu_addr_v[4] => par0_00~1.DATAIN
cpu_addr_v[4] => par1_01~1.DATAIN
cpu_addr_v[4] => par0_01~1.DATAIN
cpu_addr_v[4] => par1_11~1.DATAIN
cpu_addr_v[4] => par0_11~1.DATAIN
cpu_addr_v[4] => pdr1_00~1.DATAIN
cpu_addr_v[4] => pdr0_00~1.DATAIN
cpu_addr_v[4] => pdr1_01~1.DATAIN
cpu_addr_v[4] => pdr0_01~1.DATAIN
cpu_addr_v[4] => pdr1_11~1.DATAIN
cpu_addr_v[4] => pdr0_11~1.DATAIN
cpu_addr_v[4] => ubmb0.WADDR2
cpu_addr_v[4] => ubmb0.RADDR2
cpu_addr_v[4] => ubmb1.WADDR2
cpu_addr_v[4] => ubmb1.RADDR2
cpu_addr_v[4] => ubmb2.WADDR2
cpu_addr_v[4] => ubmb2.RADDR2
cpu_addr_v[4] => par1_00.WADDR3
cpu_addr_v[4] => par1_00.RADDR3
cpu_addr_v[4] => par1_01.WADDR3
cpu_addr_v[4] => par1_01.RADDR3
cpu_addr_v[4] => par1_11.WADDR3
cpu_addr_v[4] => par1_11.RADDR3
cpu_addr_v[4] => par0_00.WADDR3
cpu_addr_v[4] => par0_00.RADDR3
cpu_addr_v[4] => par0_01.WADDR3
cpu_addr_v[4] => par0_01.RADDR3
cpu_addr_v[4] => par0_11.WADDR3
cpu_addr_v[4] => par0_11.RADDR3
cpu_addr_v[4] => pdr1_00.WADDR3
cpu_addr_v[4] => pdr1_00.RADDR3
cpu_addr_v[4] => pdr1_01.WADDR3
cpu_addr_v[4] => pdr1_01.RADDR3
cpu_addr_v[4] => pdr1_11.WADDR3
cpu_addr_v[4] => pdr1_11.RADDR3
cpu_addr_v[4] => pdr0_00.WADDR3
cpu_addr_v[4] => pdr0_00.RADDR3
cpu_addr_v[4] => pdr0_01.WADDR3
cpu_addr_v[4] => pdr0_01.RADDR3
cpu_addr_v[4] => pdr0_11.WADDR3
cpu_addr_v[4] => pdr0_11.RADDR3
cpu_addr_v[5] => Equal18.IN40
cpu_addr_v[5] => Equal19.IN40
cpu_addr_v[5] => Equal20.IN40
cpu_addr_v[5] => Equal21.IN40
cpu_addr_v[5] => Add3.IN16
cpu_addr_v[5] => bus_addr.DATAA
cpu_addr_v[5] => unibus_addr.DATAA
cpu_addr_v[5] => ubmb0~2.DATAIN
cpu_addr_v[5] => ubmb1~2.DATAIN
cpu_addr_v[5] => ubmb2~2.DATAIN
cpu_addr_v[5] => Equal27.IN40
cpu_addr_v[5] => Equal28.IN40
cpu_addr_v[5] => Equal29.IN40
cpu_addr_v[5] => Equal30.IN40
cpu_addr_v[5] => Equal31.IN40
cpu_addr_v[5] => Equal32.IN40
cpu_addr_v[5] => ubmb0.WADDR3
cpu_addr_v[5] => ubmb0.RADDR3
cpu_addr_v[5] => ubmb1.WADDR3
cpu_addr_v[5] => ubmb1.RADDR3
cpu_addr_v[5] => ubmb2.WADDR3
cpu_addr_v[5] => ubmb2.RADDR3
cpu_addr_v[6] => Add0.IN12
cpu_addr_v[6] => Add1.IN16
cpu_addr_v[6] => addr_p.DATAA
cpu_addr_v[6] => LessThan0.IN7
cpu_addr_v[6] => LessThan1.IN7
cpu_addr_v[6] => ubmb0~1.DATAIN
cpu_addr_v[6] => ubmb1~1.DATAIN
cpu_addr_v[6] => ubmb2~1.DATAIN
cpu_addr_v[6] => ubmb0.WADDR4
cpu_addr_v[6] => ubmb1.WADDR4
cpu_addr_v[6] => ubmb2.WADDR4
cpu_addr_v[7] => Add0.IN11
cpu_addr_v[7] => Add1.IN15
cpu_addr_v[7] => addr_p.DATAA
cpu_addr_v[7] => LessThan0.IN6
cpu_addr_v[7] => LessThan1.IN6
cpu_addr_v[8] => Add0.IN10
cpu_addr_v[8] => Add1.IN14
cpu_addr_v[8] => addr_p.DATAA
cpu_addr_v[8] => LessThan0.IN5
cpu_addr_v[8] => LessThan1.IN5
cpu_addr_v[9] => Add0.IN9
cpu_addr_v[9] => Add1.IN13
cpu_addr_v[9] => addr_p.DATAA
cpu_addr_v[9] => LessThan0.IN4
cpu_addr_v[9] => LessThan1.IN4
cpu_addr_v[10] => Add0.IN8
cpu_addr_v[10] => Add1.IN12
cpu_addr_v[10] => addr_p.DATAA
cpu_addr_v[10] => LessThan0.IN3
cpu_addr_v[10] => LessThan1.IN3
cpu_addr_v[11] => Add0.IN7
cpu_addr_v[11] => Add1.IN11
cpu_addr_v[11] => addr_p.DATAA
cpu_addr_v[11] => LessThan0.IN2
cpu_addr_v[11] => LessThan1.IN2
cpu_addr_v[12] => Add0.IN6
cpu_addr_v[12] => Add1.IN10
cpu_addr_v[12] => addr_p.DATAA
cpu_addr_v[12] => LessThan0.IN1
cpu_addr_v[12] => LessThan1.IN1
cpu_addr_v[13] => Equal4.IN5
cpu_addr_v[13] => addr_p.DATAA
cpu_addr_v[13] => sr0.DATAB
cpu_addr_v[13] => Decoder0.IN3
cpu_addr_v[13] => par1_00.PORTBRADDR
cpu_addr_v[13] => par1_01.PORTBRADDR
cpu_addr_v[13] => par1_11.PORTBRADDR
cpu_addr_v[13] => par0_00.PORTBRADDR
cpu_addr_v[13] => par0_01.PORTBRADDR
cpu_addr_v[13] => par0_11.PORTBRADDR
cpu_addr_v[13] => pdr1_00.PORTBRADDR
cpu_addr_v[13] => pdr1_01.PORTBRADDR
cpu_addr_v[13] => pdr1_11.PORTBRADDR
cpu_addr_v[13] => pdr0_00.PORTBRADDR
cpu_addr_v[13] => pdr0_01.PORTBRADDR
cpu_addr_v[13] => pdr0_11.PORTBRADDR
cpu_addr_v[14] => Equal4.IN4
cpu_addr_v[14] => addr_p.DATAA
cpu_addr_v[14] => sr0.DATAB
cpu_addr_v[14] => Decoder0.IN2
cpu_addr_v[14] => par1_00.PORTBRADDR1
cpu_addr_v[14] => par1_01.PORTBRADDR1
cpu_addr_v[14] => par1_11.PORTBRADDR1
cpu_addr_v[14] => par0_00.PORTBRADDR1
cpu_addr_v[14] => par0_01.PORTBRADDR1
cpu_addr_v[14] => par0_11.PORTBRADDR1
cpu_addr_v[14] => pdr1_00.PORTBRADDR1
cpu_addr_v[14] => pdr1_01.PORTBRADDR1
cpu_addr_v[14] => pdr1_11.PORTBRADDR1
cpu_addr_v[14] => pdr0_00.PORTBRADDR1
cpu_addr_v[14] => pdr0_01.PORTBRADDR1
cpu_addr_v[14] => pdr0_11.PORTBRADDR1
cpu_addr_v[15] => Equal4.IN3
cpu_addr_v[15] => addr_p.DATAA
cpu_addr_v[15] => sr0.DATAB
cpu_addr_v[15] => Decoder0.IN1
cpu_addr_v[15] => par1_00.PORTBRADDR2
cpu_addr_v[15] => par1_01.PORTBRADDR2
cpu_addr_v[15] => par1_11.PORTBRADDR2
cpu_addr_v[15] => par0_00.PORTBRADDR2
cpu_addr_v[15] => par0_01.PORTBRADDR2
cpu_addr_v[15] => par0_11.PORTBRADDR2
cpu_addr_v[15] => pdr1_00.PORTBRADDR2
cpu_addr_v[15] => pdr1_01.PORTBRADDR2
cpu_addr_v[15] => pdr1_11.PORTBRADDR2
cpu_addr_v[15] => pdr0_00.PORTBRADDR2
cpu_addr_v[15] => pdr0_01.PORTBRADDR2
cpu_addr_v[15] => pdr0_11.PORTBRADDR2
cpu_datain[0] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[1] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[2] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[3] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[4] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[5] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[6] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[7] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[8] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[9] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[10] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[11] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[12] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[13] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[14] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[15] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[8] => mmu_dato.DATAB
cpu_dataout[8] => mmu_dato.DATAB
cpu_dataout[9] => mmu_dato.DATAB
cpu_dataout[9] => mmu_dato.DATAB
cpu_dataout[10] => mmu_dato.DATAB
cpu_dataout[10] => mmu_dato.DATAB
cpu_dataout[11] => mmu_dato.DATAB
cpu_dataout[11] => mmu_dato.DATAB
cpu_dataout[12] => mmu_dato.DATAB
cpu_dataout[12] => mmu_dato.DATAB
cpu_dataout[13] => mmu_dato.DATAB
cpu_dataout[13] => mmu_dato.DATAB
cpu_dataout[14] => mmu_dato.DATAB
cpu_dataout[14] => mmu_dato.DATAB
cpu_dataout[15] => mmu_dato.DATAB
cpu_dataout[15] => mmu_dato.DATAB
cpu_rd => abort_nonresident.IN0
cpu_rd => trap_mm.IN1
cpu_rd => bus_control_dati.IN0
cpu_rd => unibus_control_dati.IN1
cpu_rd => process_0.IN1
cpu_rd => paro2valid.OUTPUTSELECT
cpu_rd => par1_00.OUTPUTSELECT
cpu_rd => par0_00.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => par1_01.OUTPUTSELECT
cpu_rd => par0_01.OUTPUTSELECT
cpu_rd => par1_11.OUTPUTSELECT
cpu_rd => par0_11.OUTPUTSELECT
cpu_rd => pdro2valid.OUTPUTSELECT
cpu_rd => pdr1_00.OUTPUTSELECT
cpu_rd => pdr0_00.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdra.OUTPUTSELECT
cpu_rd => pdrw.OUTPUTSELECT
cpu_rd => pdr1_01.OUTPUTSELECT
cpu_rd => pdr0_01.OUTPUTSELECT
cpu_rd => pdr1_11.OUTPUTSELECT
cpu_rd => pdr0_11.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmb0.OUTPUTSELECT
cpu_rd => ubmb1.OUTPUTSELECT
cpu_rd => ubmb2.OUTPUTSELECT
cpu_rd => ubmo2valid.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => bus_control_dato.IN0
cpu_rd => unibus_control_dato.IN1
cpu_wr => abort_nonresident.IN1
cpu_wr => abort_readonly.IN1
cpu_wr => abort_readonly.IN1
cpu_wr => trap_mm.IN1
cpu_wr => bus_control_dato.IN1
cpu_wr => unibus_control_dato.IN1
cpu_wr => mmu_dato.IN0
cpu_wr => mmu_dato.IN0
cpu_wr => process_0.IN1
cpu_wr => process_0.IN1
cpu_wr => mmu_lma_c1.DATAB
cpu_wr => par1_00.OUTPUTSELECT
cpu_wr => par0_00.OUTPUTSELECT
cpu_wr => par1_01.OUTPUTSELECT
cpu_wr => par0_01.OUTPUTSELECT
cpu_wr => par1_11.OUTPUTSELECT
cpu_wr => par0_11.OUTPUTSELECT
cpu_wr => pdr1_00.OUTPUTSELECT
cpu_wr => pdr0_00.OUTPUTSELECT
cpu_wr => pdr1_01.OUTPUTSELECT
cpu_wr => pdr0_01.OUTPUTSELECT
cpu_wr => pdr1_11.OUTPUTSELECT
cpu_wr => pdr0_11.OUTPUTSELECT
cpu_wr => ubmb0.OUTPUTSELECT
cpu_wr => ubmb1.OUTPUTSELECT
cpu_wr => ubmb2.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_dw8 => bus_control_datob.IN1
cpu_dw8 => unibus_control_datob.IN1
cpu_dw8 => mmu_dato.IN1
cpu_dw8 => cpu_datain.IN1
cpu_dw8 => cpu_datain.IN1
cpu_dw8 => mmu_lma_c0.DATAB
cpu_dw8 => oddaddress.IN1
cpu_dw8 => mmu_dato.IN1
cpu_dw8 => process_0.IN1
cpu_dw8 => process_0.IN1
cpu_cp => psw_mmumode[1].OUTPUTSELECT
cpu_cp => psw_mmumode[0].OUTPUTSELECT
mmutrap <= mmutrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_mmutrap => mmutrap.OUTPUTSELECT
mmuabort <= mmuabort.DB_MAX_OUTPUT_PORT_TYPE
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => abort_acknowledged.OUTPUTSELECT
mmuoddabort <= oddabort.DB_MAX_OUTPUT_PORT_TYPE
sr0_ic => sr0.DATAB
sr1_in[0] => sr1.DATAB
sr1_in[0] => sr1.DATAB
sr1_in[1] => sr1.DATAB
sr1_in[1] => sr1.DATAB
sr1_in[2] => sr1.DATAB
sr1_in[2] => sr1.DATAB
sr1_in[3] => sr1.DATAB
sr1_in[3] => sr1.DATAB
sr1_in[4] => sr1.DATAB
sr1_in[4] => sr1.DATAB
sr1_in[5] => sr1.DATAB
sr1_in[5] => sr1.DATAB
sr1_in[6] => sr1.DATAB
sr1_in[6] => sr1.DATAB
sr1_in[7] => sr1.DATAB
sr1_in[7] => sr1.DATAB
sr1_in[8] => sr1.DATAB
sr1_in[8] => sr1.DATAB
sr1_in[9] => sr1.DATAB
sr1_in[9] => sr1.DATAB
sr1_in[10] => sr1.DATAB
sr1_in[10] => sr1.DATAB
sr1_in[11] => sr1.DATAB
sr1_in[11] => sr1.DATAB
sr1_in[12] => sr1.DATAB
sr1_in[12] => sr1.DATAB
sr1_in[13] => sr1.DATAB
sr1_in[13] => sr1.DATAB
sr1_in[14] => sr1.DATAB
sr1_in[14] => sr1.DATAB
sr1_in[15] => sr1.DATAB
sr1_in[15] => sr1.DATAB
sr2_in[0] => sr2.DATAB
sr2_in[0] => sr2.DATAB
sr2_in[1] => sr2.DATAB
sr2_in[1] => sr2.DATAB
sr2_in[2] => sr2.DATAB
sr2_in[2] => sr2.DATAB
sr2_in[3] => sr2.DATAB
sr2_in[3] => sr2.DATAB
sr2_in[4] => sr2.DATAB
sr2_in[4] => sr2.DATAB
sr2_in[5] => sr2.DATAB
sr2_in[5] => sr2.DATAB
sr2_in[6] => sr2.DATAB
sr2_in[6] => sr2.DATAB
sr2_in[7] => sr2.DATAB
sr2_in[7] => sr2.DATAB
sr2_in[8] => sr2.DATAB
sr2_in[8] => sr2.DATAB
sr2_in[9] => sr2.DATAB
sr2_in[9] => sr2.DATAB
sr2_in[10] => sr2.DATAB
sr2_in[10] => sr2.DATAB
sr2_in[11] => sr2.DATAB
sr2_in[11] => sr2.DATAB
sr2_in[12] => sr2.DATAB
sr2_in[12] => sr2.DATAB
sr2_in[13] => sr2.DATAB
sr2_in[13] => sr2.DATAB
sr2_in[14] => sr2.DATAB
sr2_in[14] => sr2.DATAB
sr2_in[15] => sr2.DATAB
sr2_in[15] => sr2.DATAB
dstfreference => addr_p.IN1
sr3csmenable <= sr3csmenable.DB_MAX_OUTPUT_PORT_TYPE
ifetch => abort_acknowledged.OUTPUTSELECT
mmu_lma_c1 <= mmu_lma_c1~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_c0 <= mmu_lma_c0~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[0] <= mmu_lma_eub[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[1] <= mmu_lma_eub[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[2] <= mmu_lma_eub[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[3] <= mmu_lma_eub[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[4] <= mmu_lma_eub[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[5] <= mmu_lma_eub[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[6] <= mmu_lma_eub[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[7] <= mmu_lma_eub[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[8] <= mmu_lma_eub[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[9] <= mmu_lma_eub[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[10] <= mmu_lma_eub[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[11] <= mmu_lma_eub[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[12] <= mmu_lma_eub[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[13] <= mmu_lma_eub[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[14] <= mmu_lma_eub[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[15] <= mmu_lma_eub[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[16] <= mmu_lma_eub[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[17] <= mmu_lma_eub[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[18] <= mmu_lma_eub[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[19] <= mmu_lma_eub[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[20] <= mmu_lma_eub[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[21] <= mmu_lma_eub[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_unibus_mapped <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[1] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[2] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[3] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[4] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[5] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[6] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[7] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[8] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[9] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[10] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[11] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[12] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[13] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[14] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[15] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[16] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[17] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[18] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[19] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[20] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[21] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[0] => mmu_datain.DATAA
bus_dati[0] => unibus_busmaster_dati[0].DATAIN
bus_dati[1] => mmu_datain.DATAA
bus_dati[1] => unibus_busmaster_dati[1].DATAIN
bus_dati[2] => mmu_datain.DATAA
bus_dati[2] => unibus_busmaster_dati[2].DATAIN
bus_dati[3] => mmu_datain.DATAA
bus_dati[3] => unibus_busmaster_dati[3].DATAIN
bus_dati[4] => mmu_datain.DATAA
bus_dati[4] => unibus_busmaster_dati[4].DATAIN
bus_dati[5] => mmu_datain.DATAA
bus_dati[5] => unibus_busmaster_dati[5].DATAIN
bus_dati[6] => mmu_datain.DATAA
bus_dati[6] => unibus_busmaster_dati[6].DATAIN
bus_dati[7] => mmu_datain.DATAA
bus_dati[7] => unibus_busmaster_dati[7].DATAIN
bus_dati[8] => mmu_datain.DATAA
bus_dati[8] => unibus_busmaster_dati[8].DATAIN
bus_dati[9] => mmu_datain.DATAA
bus_dati[9] => unibus_busmaster_dati[9].DATAIN
bus_dati[10] => mmu_datain.DATAA
bus_dati[10] => unibus_busmaster_dati[10].DATAIN
bus_dati[11] => mmu_datain.DATAA
bus_dati[11] => unibus_busmaster_dati[11].DATAIN
bus_dati[12] => mmu_datain.DATAA
bus_dati[12] => unibus_busmaster_dati[12].DATAIN
bus_dati[13] => mmu_datain.DATAA
bus_dati[13] => unibus_busmaster_dati[13].DATAIN
bus_dati[14] => mmu_datain.DATAA
bus_dati[14] => unibus_busmaster_dati[14].DATAIN
bus_dati[15] => mmu_datain.DATAA
bus_dati[15] => unibus_busmaster_dati[15].DATAIN
bus_dato[0] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[1] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[2] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[3] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[4] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[5] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[6] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[7] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[8] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[9] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[10] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[11] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[12] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[13] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[14] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[15] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dati <= bus_control_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dato <= bus_control_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_control_datob <= bus_control_datob.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[0] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[1] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[2] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[3] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[4] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[5] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[6] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[7] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[8] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[9] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[10] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[11] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[12] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[13] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[14] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[15] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[16] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[17] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_dati[0] => mmu_datain.DATAB
unibus_dati[1] => mmu_datain.DATAB
unibus_dati[2] => mmu_datain.DATAB
unibus_dati[3] => mmu_datain.DATAB
unibus_dati[4] => mmu_datain.DATAB
unibus_dati[5] => mmu_datain.DATAB
unibus_dati[6] => mmu_datain.DATAB
unibus_dati[7] => mmu_datain.DATAB
unibus_dati[8] => mmu_datain.DATAB
unibus_dati[9] => mmu_datain.DATAB
unibus_dati[10] => mmu_datain.DATAB
unibus_dati[11] => mmu_datain.DATAB
unibus_dati[12] => mmu_datain.DATAB
unibus_dati[13] => mmu_datain.DATAB
unibus_dati[14] => mmu_datain.DATAB
unibus_dati[15] => mmu_datain.DATAB
unibus_dato[0] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[1] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[2] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[3] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[4] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[5] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[6] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[7] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[8] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[9] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[10] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[11] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[12] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[13] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[14] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[15] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_dati <= unibus_control_dati.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_dato <= unibus_control_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_datob <= unibus_control_datob.DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_addr[0] => Add2.IN23
unibus_busmaster_addr[0] => bus_addr.DATAB
unibus_busmaster_addr[0] => unibus_addr.DATAB
unibus_busmaster_addr[1] => Add2.IN22
unibus_busmaster_addr[1] => bus_addr.DATAB
unibus_busmaster_addr[1] => unibus_addr.DATAB
unibus_busmaster_addr[2] => Add2.IN21
unibus_busmaster_addr[2] => bus_addr.DATAB
unibus_busmaster_addr[2] => unibus_addr.DATAB
unibus_busmaster_addr[3] => Add2.IN20
unibus_busmaster_addr[3] => bus_addr.DATAB
unibus_busmaster_addr[3] => unibus_addr.DATAB
unibus_busmaster_addr[4] => Add2.IN19
unibus_busmaster_addr[4] => bus_addr.DATAB
unibus_busmaster_addr[4] => unibus_addr.DATAB
unibus_busmaster_addr[5] => Add2.IN18
unibus_busmaster_addr[5] => bus_addr.DATAB
unibus_busmaster_addr[5] => unibus_addr.DATAB
unibus_busmaster_addr[6] => Add2.IN17
unibus_busmaster_addr[6] => bus_addr.DATAB
unibus_busmaster_addr[6] => unibus_addr.DATAB
unibus_busmaster_addr[7] => Add2.IN16
unibus_busmaster_addr[7] => bus_addr.DATAB
unibus_busmaster_addr[7] => unibus_addr.DATAB
unibus_busmaster_addr[8] => Add2.IN15
unibus_busmaster_addr[8] => bus_addr.DATAB
unibus_busmaster_addr[8] => unibus_addr.DATAB
unibus_busmaster_addr[9] => Add2.IN14
unibus_busmaster_addr[9] => bus_addr.DATAB
unibus_busmaster_addr[9] => unibus_addr.DATAB
unibus_busmaster_addr[10] => Add2.IN13
unibus_busmaster_addr[10] => bus_addr.DATAB
unibus_busmaster_addr[10] => unibus_addr.DATAB
unibus_busmaster_addr[11] => Add2.IN12
unibus_busmaster_addr[11] => bus_addr.DATAB
unibus_busmaster_addr[11] => unibus_addr.DATAB
unibus_busmaster_addr[12] => Add2.IN11
unibus_busmaster_addr[12] => bus_addr.DATAB
unibus_busmaster_addr[12] => unibus_addr.DATAB
unibus_busmaster_addr[13] => ubmb2.raddr_b[0].DATAA
unibus_busmaster_addr[13] => bus_addr.DATAB
unibus_busmaster_addr[13] => Equal16.IN9
unibus_busmaster_addr[13] => unibus_addr.DATAB
unibus_busmaster_addr[14] => ubmb2.raddr_b[1].DATAA
unibus_busmaster_addr[14] => bus_addr.DATAB
unibus_busmaster_addr[14] => Equal16.IN8
unibus_busmaster_addr[14] => unibus_addr.DATAB
unibus_busmaster_addr[15] => ubmb2.raddr_b[2].DATAA
unibus_busmaster_addr[15] => bus_addr.DATAB
unibus_busmaster_addr[15] => Equal16.IN7
unibus_busmaster_addr[15] => unibus_addr.DATAB
unibus_busmaster_addr[16] => ubmb2.raddr_b[3].DATAA
unibus_busmaster_addr[16] => bus_addr.DATAB
unibus_busmaster_addr[16] => Equal16.IN6
unibus_busmaster_addr[16] => unibus_addr.DATAB
unibus_busmaster_addr[17] => ubmb2.raddr_b[4].DATAA
unibus_busmaster_addr[17] => bus_addr.DATAB
unibus_busmaster_addr[17] => Equal16.IN5
unibus_busmaster_addr[17] => unibus_addr.DATAB
unibus_busmaster_dati[0] <= bus_dati[0].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[1] <= bus_dati[1].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[2] <= bus_dati[2].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[3] <= bus_dati[3].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[4] <= bus_dati[4].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[5] <= bus_dati[5].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[6] <= bus_dati[6].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[7] <= bus_dati[7].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[8] <= bus_dati[8].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[9] <= bus_dati[9].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[10] <= bus_dati[10].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[11] <= bus_dati[11].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[12] <= bus_dati[12].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[13] <= bus_dati[13].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[14] <= bus_dati[14].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[15] <= bus_dati[15].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dato[0] => bus_dato.DATAA
unibus_busmaster_dato[1] => bus_dato.DATAA
unibus_busmaster_dato[2] => bus_dato.DATAA
unibus_busmaster_dato[3] => bus_dato.DATAA
unibus_busmaster_dato[4] => bus_dato.DATAA
unibus_busmaster_dato[5] => bus_dato.DATAA
unibus_busmaster_dato[6] => bus_dato.DATAA
unibus_busmaster_dato[7] => bus_dato.DATAA
unibus_busmaster_dato[8] => bus_dato.DATAA
unibus_busmaster_dato[9] => bus_dato.DATAA
unibus_busmaster_dato[10] => bus_dato.DATAA
unibus_busmaster_dato[11] => bus_dato.DATAA
unibus_busmaster_dato[12] => bus_dato.DATAA
unibus_busmaster_dato[13] => bus_dato.DATAA
unibus_busmaster_dato[14] => bus_dato.DATAA
unibus_busmaster_dato[15] => bus_dato.DATAA
unibus_busmaster_control_dati => bus_control_dati.DATAB
unibus_busmaster_control_dati => unibus_control_dati.IN1
unibus_busmaster_control_dato => bus_control_dato.DATAB
unibus_busmaster_control_dato => unibus_control_dato.IN1
unibus_busmaster_control_datob => bus_control_datob.DATAB
unibus_busmaster_control_datob => unibus_control_datob.IN1
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.IN1
unibus_busmaster_control_npg => bus_control_dati.IN1
unibus_busmaster_control_npg => unibus_addr.IN1
unibus_busmaster_control_npg => ubmmaddr[21].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[20].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[19].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[18].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[17].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[16].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[15].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[14].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[13].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[12].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[11].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[10].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[9].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[8].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[7].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[6].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[5].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[4].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[3].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[2].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[1].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[0].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[4].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[3].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[2].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[1].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[0].OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.IN1
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_control_dati.IN1
unibus_busmaster_control_npg => bus_control_dato.IN1
cons_exadep => ppraddr[5].OUTPUTSELECT
cons_exadep => ppraddr[4].OUTPUTSELECT
cons_exadep => pdr0_11.raddr_b[3].OUTPUTSELECT
cons_exadep => addr_p.IN0
cons_consphy[0] => ~NO_FANOUT~
cons_consphy[1] => ~NO_FANOUT~
cons_consphy[2] => ~NO_FANOUT~
cons_consphy[3] => ~NO_FANOUT~
cons_consphy[4] => ~NO_FANOUT~
cons_consphy[5] => ~NO_FANOUT~
cons_consphy[6] => ubmb2.raddr_a[4].DATAB
cons_consphy[7] => addr_p[7].DATAB
cons_consphy[8] => addr_p[8].DATAB
cons_consphy[9] => addr_p[9].DATAB
cons_consphy[10] => addr_p[10].DATAB
cons_consphy[11] => addr_p[11].DATAB
cons_consphy[12] => addr_p[12].DATAB
cons_consphy[13] => addr_p24z5[13].DATAB
cons_consphy[14] => addr_p24z5[14].DATAB
cons_consphy[15] => addr_p24z5[15].DATAB
cons_consphy[16] => addr_p24z5[16].DATAB
cons_consphy[17] => addr_p24z5[17].DATAB
cons_consphy[18] => addr_p24z5[18].DATAB
cons_consphy[19] => addr_p24z5[19].DATAB
cons_consphy[20] => addr_p24z5[20].DATAB
cons_consphy[21] => addr_p24z5[21].DATAB
cons_adss_mode[0] => ppraddr[4].DATAB
cons_adss_mode[1] => ppraddr[5].DATAB
cons_adss_id => pdr0_11.raddr_b[3].DATAB
cons_adss_cons => addr_p.IN1
cons_map16 <= cons_map16.DB_MAX_OUTPUT_PORT_TYPE
cons_map18 <= addr_p.DB_MAX_OUTPUT_PORT_TYPE
cons_map22 <= cons_map22.DB_MAX_OUTPUT_PORT_TYPE
cons_id <= sr3id.DB_MAX_OUTPUT_PORT_TYPE
modelcode[0] => Mux0.IN263
modelcode[0] => Mux1.IN263
modelcode[0] => Mux2.IN263
modelcode[0] => Mux3.IN263
modelcode[0] => Mux4.IN263
modelcode[0] => Mux5.IN263
modelcode[0] => Mux6.IN263
modelcode[0] => Mux7.IN263
modelcode[0] => Mux8.IN263
modelcode[0] => Mux9.IN263
modelcode[0] => Mux10.IN263
modelcode[0] => Mux11.IN263
modelcode[0] => Mux12.IN263
modelcode[0] => Mux13.IN263
modelcode[0] => Mux14.IN263
modelcode[0] => Mux15.IN263
modelcode[0] => Mux16.IN263
modelcode[0] => Mux17.IN263
modelcode[0] => Equal24.IN3
modelcode[0] => Equal25.IN7
modelcode[1] => Mux0.IN262
modelcode[1] => Mux1.IN262
modelcode[1] => Mux2.IN262
modelcode[1] => Mux3.IN262
modelcode[1] => Mux4.IN262
modelcode[1] => Mux5.IN262
modelcode[1] => Mux6.IN262
modelcode[1] => Mux7.IN262
modelcode[1] => Mux8.IN262
modelcode[1] => Mux9.IN262
modelcode[1] => Mux10.IN262
modelcode[1] => Mux11.IN262
modelcode[1] => Mux12.IN262
modelcode[1] => Mux13.IN262
modelcode[1] => Mux14.IN262
modelcode[1] => Mux15.IN262
modelcode[1] => Mux16.IN262
modelcode[1] => Mux17.IN262
modelcode[1] => Equal24.IN2
modelcode[1] => Equal25.IN6
modelcode[2] => Mux0.IN261
modelcode[2] => Mux1.IN261
modelcode[2] => Mux2.IN261
modelcode[2] => Mux3.IN261
modelcode[2] => Mux4.IN261
modelcode[2] => Mux5.IN261
modelcode[2] => Mux6.IN261
modelcode[2] => Mux7.IN261
modelcode[2] => Mux8.IN261
modelcode[2] => Mux9.IN261
modelcode[2] => Mux10.IN261
modelcode[2] => Mux11.IN261
modelcode[2] => Mux12.IN261
modelcode[2] => Mux13.IN261
modelcode[2] => Mux14.IN261
modelcode[2] => Mux15.IN261
modelcode[2] => Mux16.IN261
modelcode[2] => Mux17.IN261
modelcode[2] => Equal24.IN1
modelcode[2] => Equal25.IN5
modelcode[3] => Mux0.IN260
modelcode[3] => Mux1.IN260
modelcode[3] => Mux2.IN260
modelcode[3] => Mux3.IN260
modelcode[3] => Mux4.IN260
modelcode[3] => Mux5.IN260
modelcode[3] => Mux6.IN260
modelcode[3] => Mux7.IN260
modelcode[3] => Mux8.IN260
modelcode[3] => Mux9.IN260
modelcode[3] => Mux10.IN260
modelcode[3] => Mux11.IN260
modelcode[3] => Mux12.IN260
modelcode[3] => Mux13.IN260
modelcode[3] => Mux14.IN260
modelcode[3] => Mux15.IN260
modelcode[3] => Mux16.IN260
modelcode[3] => Mux17.IN260
modelcode[3] => Equal24.IN7
modelcode[3] => Equal25.IN1
modelcode[4] => Mux0.IN259
modelcode[4] => Mux1.IN259
modelcode[4] => Mux2.IN259
modelcode[4] => Mux3.IN259
modelcode[4] => Mux4.IN259
modelcode[4] => Mux5.IN259
modelcode[4] => Mux6.IN259
modelcode[4] => Mux7.IN259
modelcode[4] => Mux8.IN259
modelcode[4] => Mux9.IN259
modelcode[4] => Mux10.IN259
modelcode[4] => Mux11.IN259
modelcode[4] => Mux12.IN259
modelcode[4] => Mux13.IN259
modelcode[4] => Mux14.IN259
modelcode[4] => Mux15.IN259
modelcode[4] => Mux16.IN259
modelcode[4] => Mux17.IN259
modelcode[4] => Equal24.IN0
modelcode[4] => Equal25.IN0
modelcode[5] => Mux0.IN258
modelcode[5] => Mux1.IN258
modelcode[5] => Mux2.IN258
modelcode[5] => Mux3.IN258
modelcode[5] => Mux4.IN258
modelcode[5] => Mux5.IN258
modelcode[5] => Mux6.IN258
modelcode[5] => Mux7.IN258
modelcode[5] => Mux8.IN258
modelcode[5] => Mux9.IN258
modelcode[5] => Mux10.IN258
modelcode[5] => Mux11.IN258
modelcode[5] => Mux12.IN258
modelcode[5] => Mux13.IN258
modelcode[5] => Mux14.IN258
modelcode[5] => Mux15.IN258
modelcode[5] => Mux16.IN258
modelcode[5] => Mux17.IN258
modelcode[5] => Equal24.IN6
modelcode[5] => Equal25.IN4
modelcode[6] => Mux0.IN257
modelcode[6] => Mux1.IN257
modelcode[6] => Mux2.IN257
modelcode[6] => Mux3.IN257
modelcode[6] => Mux4.IN257
modelcode[6] => Mux5.IN257
modelcode[6] => Mux6.IN257
modelcode[6] => Mux7.IN257
modelcode[6] => Mux8.IN257
modelcode[6] => Mux9.IN257
modelcode[6] => Mux10.IN257
modelcode[6] => Mux11.IN257
modelcode[6] => Mux12.IN257
modelcode[6] => Mux13.IN257
modelcode[6] => Mux14.IN257
modelcode[6] => Mux15.IN257
modelcode[6] => Mux16.IN257
modelcode[6] => Mux17.IN257
modelcode[6] => Equal24.IN5
modelcode[6] => Equal25.IN3
modelcode[7] => Mux0.IN256
modelcode[7] => Mux1.IN256
modelcode[7] => Mux2.IN256
modelcode[7] => Mux3.IN256
modelcode[7] => Mux4.IN256
modelcode[7] => Mux5.IN256
modelcode[7] => Mux6.IN256
modelcode[7] => Mux7.IN256
modelcode[7] => Mux8.IN256
modelcode[7] => Mux9.IN256
modelcode[7] => Mux10.IN256
modelcode[7] => Mux11.IN256
modelcode[7] => Mux12.IN256
modelcode[7] => Mux13.IN256
modelcode[7] => Mux14.IN256
modelcode[7] => Mux15.IN256
modelcode[7] => Mux16.IN256
modelcode[7] => Mux17.IN256
modelcode[7] => Equal24.IN4
modelcode[7] => Equal25.IN2
sr0out_debug[0] <= sr0[0].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[1] <= sr0[1].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[2] <= sr0[2].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[3] <= sr0[3].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[4] <= sr0[4].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[5] <= sr0[5].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[6] <= sr0[6].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[7] <= sr0[7].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[8] <= sr0[8].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[9] <= sr0[9].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[10] <= sr0[10].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[11] <= sr0[11].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[12] <= sr0[12].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[13] <= sr0[13].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[14] <= sr0[14].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[15] <= sr0[15].DB_MAX_OUTPUT_PORT_TYPE
have_odd_abort[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
have_odd_abort[1] <= <GND>
have_odd_abort[2] <= <GND>
have_odd_abort[3] <= <GND>
have_odd_abort[4] <= <GND>
have_odd_abort[5] <= <GND>
have_odd_abort[6] <= <GND>
have_odd_abort[7] <= <GND>
psw[0] => ~NO_FANOUT~
psw[1] => ~NO_FANOUT~
psw[2] => ~NO_FANOUT~
psw[3] => ~NO_FANOUT~
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => ~NO_FANOUT~
psw[8] => ~NO_FANOUT~
psw[9] => ~NO_FANOUT~
psw[10] => ~NO_FANOUT~
psw[11] => ~NO_FANOUT~
psw[12] => psw_mmumode[0].DATAA
psw[13] => psw_mmumode[1].DATAA
psw[14] => psw_mmumode[0].DATAB
psw[14] => Mux18.IN2
psw[14] => Mux19.IN2
psw[14] => Mux20.IN2
psw[14] => Mux21.IN2
psw[14] => Mux22.IN2
psw[14] => Mux23.IN2
psw[14] => Mux24.IN2
psw[14] => Mux25.IN2
psw[14] => Mux26.IN2
psw[14] => Mux27.IN2
psw[14] => Mux28.IN2
psw[14] => Mux29.IN2
psw[14] => Mux30.IN2
psw[14] => Mux31.IN2
psw[14] => Mux32.IN2
psw[14] => Mux33.IN2
psw[14] => Mux34.IN2
psw[14] => Mux35.IN2
psw[14] => Mux36.IN2
psw[14] => Mux37.IN2
psw[14] => Mux38.IN2
psw[14] => Mux39.IN2
psw[14] => Mux40.IN2
psw[14] => Mux41.IN2
psw[14] => Mux42.IN2
psw[14] => Mux43.IN2
psw[14] => Mux44.IN2
psw[14] => Mux45.IN2
psw[14] => Mux46.IN2
psw[14] => Mux47.IN2
psw[14] => Mux48.IN2
psw[14] => Mux49.IN2
psw[14] => Mux50.IN2
psw[14] => Mux51.IN2
psw[14] => Mux52.IN2
psw[14] => Mux53.IN2
psw[14] => Mux54.IN2
psw[14] => Mux55.IN2
psw[14] => Mux56.IN2
psw[14] => Mux57.IN2
psw[14] => Mux58.IN2
psw[14] => Mux59.IN2
psw[14] => Mux60.IN2
psw[14] => Mux61.IN2
psw[14] => Mux62.IN2
psw[14] => Mux63.IN2
psw[14] => Mux64.IN2
psw[14] => Mux65.IN2
psw[14] => Mux66.IN2
psw[14] => Mux67.IN2
psw[14] => Mux68.IN2
psw[14] => Mux69.IN2
psw[14] => Mux70.IN2
psw[14] => Mux71.IN2
psw[14] => Mux72.IN2
psw[14] => Mux73.IN2
psw[14] => Mux74.IN2
psw[14] => Mux75.IN2
psw[14] => Mux76.IN2
psw[14] => Mux77.IN2
psw[14] => Mux78.IN2
psw[14] => Mux79.IN2
psw[14] => Mux80.IN2
psw[14] => Mux81.IN2
psw[14] => Mux82.IN2
psw[14] => Mux83.IN2
psw[14] => Mux84.IN2
psw[14] => Mux85.IN2
psw[14] => Mux86.IN2
psw[14] => Mux87.IN2
psw[14] => Mux88.IN2
psw[14] => Mux89.IN2
psw[14] => Mux90.IN2
psw[14] => Mux91.IN2
psw[14] => Mux92.IN2
psw[14] => Mux93.IN2
psw[14] => Mux94.IN2
psw[14] => Mux95.IN2
psw[14] => Mux96.IN2
psw[14] => Mux97.IN2
psw[14] => Mux98.IN2
psw[14] => Mux99.IN2
psw[14] => Mux100.IN2
psw[14] => Mux101.IN2
psw[14] => Mux102.IN2
psw[14] => Mux103.IN2
psw[14] => Mux104.IN2
psw[14] => Mux105.IN2
psw[14] => Mux106.IN2
psw[14] => Mux107.IN2
psw[14] => Mux108.IN2
psw[14] => Mux109.IN2
psw[14] => Mux110.IN2
psw[14] => Mux111.IN2
psw[14] => Mux112.IN2
psw[14] => Mux113.IN2
psw[15] => psw_mmumode[1].DATAB
psw[15] => Mux18.IN1
psw[15] => Mux19.IN1
psw[15] => Mux20.IN1
psw[15] => Mux21.IN1
psw[15] => Mux22.IN1
psw[15] => Mux23.IN1
psw[15] => Mux24.IN1
psw[15] => Mux25.IN1
psw[15] => Mux26.IN1
psw[15] => Mux27.IN1
psw[15] => Mux28.IN1
psw[15] => Mux29.IN1
psw[15] => Mux30.IN1
psw[15] => Mux31.IN1
psw[15] => Mux32.IN1
psw[15] => Mux33.IN1
psw[15] => Mux34.IN1
psw[15] => Mux35.IN1
psw[15] => Mux36.IN1
psw[15] => Mux37.IN1
psw[15] => Mux38.IN1
psw[15] => Mux39.IN1
psw[15] => Mux40.IN1
psw[15] => Mux41.IN1
psw[15] => Mux42.IN1
psw[15] => Mux43.IN1
psw[15] => Mux44.IN1
psw[15] => Mux45.IN1
psw[15] => Mux46.IN1
psw[15] => Mux47.IN1
psw[15] => Mux48.IN1
psw[15] => Mux49.IN1
psw[15] => Mux50.IN1
psw[15] => Mux51.IN1
psw[15] => Mux52.IN1
psw[15] => Mux53.IN1
psw[15] => Mux54.IN1
psw[15] => Mux55.IN1
psw[15] => Mux56.IN1
psw[15] => Mux57.IN1
psw[15] => Mux58.IN1
psw[15] => Mux59.IN1
psw[15] => Mux60.IN1
psw[15] => Mux61.IN1
psw[15] => Mux62.IN1
psw[15] => Mux63.IN1
psw[15] => Mux64.IN1
psw[15] => Mux65.IN1
psw[15] => Mux66.IN1
psw[15] => Mux67.IN1
psw[15] => Mux68.IN1
psw[15] => Mux69.IN1
psw[15] => Mux70.IN1
psw[15] => Mux71.IN1
psw[15] => Mux72.IN1
psw[15] => Mux73.IN1
psw[15] => Mux74.IN1
psw[15] => Mux75.IN1
psw[15] => Mux76.IN1
psw[15] => Mux77.IN1
psw[15] => Mux78.IN1
psw[15] => Mux79.IN1
psw[15] => Mux80.IN1
psw[15] => Mux81.IN1
psw[15] => Mux82.IN1
psw[15] => Mux83.IN1
psw[15] => Mux84.IN1
psw[15] => Mux85.IN1
psw[15] => Mux86.IN1
psw[15] => Mux87.IN1
psw[15] => Mux88.IN1
psw[15] => Mux89.IN1
psw[15] => Mux90.IN1
psw[15] => Mux91.IN1
psw[15] => Mux92.IN1
psw[15] => Mux93.IN1
psw[15] => Mux94.IN1
psw[15] => Mux95.IN1
psw[15] => Mux96.IN1
psw[15] => Mux97.IN1
psw[15] => Mux98.IN1
psw[15] => Mux99.IN1
psw[15] => Mux100.IN1
psw[15] => Mux101.IN1
psw[15] => Mux102.IN1
psw[15] => Mux103.IN1
psw[15] => Mux104.IN1
psw[15] => Mux105.IN1
psw[15] => Mux106.IN1
psw[15] => Mux107.IN1
psw[15] => Mux108.IN1
psw[15] => Mux109.IN1
psw[15] => Mux110.IN1
psw[15] => Mux111.IN1
psw[15] => Mux112.IN1
psw[15] => Mux113.IN1
id => sr3id.DATAB
id => sr3id.DATAB
id => sr3id.DATAB
reset => abort_acknowledged.OUTPUTSELECT
reset => mmutrap.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_c0.OUTPUTSELECT
reset => mmu_lma_c1.OUTPUTSELECT
reset => par1_00.OUTPUTSELECT
reset => par0_00.OUTPUTSELECT
reset => par1_01.OUTPUTSELECT
reset => par0_01.OUTPUTSELECT
reset => par1_11.OUTPUTSELECT
reset => par0_11.OUTPUTSELECT
reset => pdr1_00.OUTPUTSELECT
reset => pdr0_00.OUTPUTSELECT
reset => pdr1_01.OUTPUTSELECT
reset => pdr0_01.OUTPUTSELECT
reset => pdr1_11.OUTPUTSELECT
reset => pdr0_11.OUTPUTSELECT
reset => ubmb0.OUTPUTSELECT
reset => ubmb1.OUTPUTSELECT
reset => ubmb2.OUTPUTSELECT
reset => updr_a[7].ENA
reset => updr_a[6].ENA
reset => updr_a[5].ENA
reset => updr_a[4].ENA
reset => updr_a[3].ENA
reset => updr_a[2].ENA
reset => updr_a[1].ENA
reset => updr_a[0].ENA
reset => paro2valid.ENA
reset => pdro2valid.ENA
reset => ubmo2valid.ENA
reset => paro2[15].ENA
reset => paro2[14].ENA
reset => paro2[13].ENA
reset => paro2[12].ENA
reset => paro2[11].ENA
reset => paro2[10].ENA
reset => paro2[9].ENA
reset => paro2[8].ENA
reset => paro2[7].ENA
reset => paro2[6].ENA
reset => paro2[5].ENA
reset => paro2[4].ENA
reset => paro2[3].ENA
reset => paro2[2].ENA
reset => paro2[1].ENA
reset => paro2[0].ENA
reset => pdro2[15].ENA
reset => pdro2[14].ENA
reset => pdro2[13].ENA
reset => pdro2[12].ENA
reset => pdro2[11].ENA
reset => pdro2[10].ENA
reset => pdro2[9].ENA
reset => pdro2[8].ENA
reset => pdro2[3].ENA
reset => pdro2[2].ENA
reset => pdro2[1].ENA
reset => pdro2[0].ENA
reset => pdra.ENA
reset => pdrw.ENA
reset => ubmo2[21].ENA
reset => ubmo2[20].ENA
reset => ubmo2[19].ENA
reset => ubmo2[18].ENA
reset => ubmo2[17].ENA
reset => ubmo2[16].ENA
reset => ubmo2[15].ENA
reset => ubmo2[14].ENA
reset => ubmo2[13].ENA
reset => ubmo2[12].ENA
reset => ubmo2[11].ENA
reset => ubmo2[10].ENA
reset => ubmo2[9].ENA
reset => ubmo2[8].ENA
reset => ubmo2[7].ENA
reset => ubmo2[6].ENA
reset => ubmo2[5].ENA
reset => ubmo2[4].ENA
reset => ubmo2[3].ENA
reset => ubmo2[2].ENA
reset => ubmo2[1].ENA
reset => ubmo2[0].ENA
reset => updr_a[8].ENA
reset => updr_a[9].ENA
reset => updr_a[10].ENA
reset => updr_a[11].ENA
reset => updr_a[12].ENA
reset => updr_a[13].ENA
reset => updr_a[14].ENA
reset => updr_a[15].ENA
reset => spdr_a[0].ENA
reset => spdr_a[1].ENA
reset => spdr_a[2].ENA
reset => spdr_a[3].ENA
reset => spdr_a[4].ENA
reset => spdr_a[5].ENA
reset => spdr_a[6].ENA
reset => spdr_a[7].ENA
reset => spdr_a[8].ENA
reset => spdr_a[9].ENA
reset => spdr_a[10].ENA
reset => spdr_a[11].ENA
reset => spdr_a[12].ENA
reset => spdr_a[13].ENA
reset => spdr_a[14].ENA
reset => spdr_a[15].ENA
reset => kpdr_a[0].ENA
reset => kpdr_a[1].ENA
reset => kpdr_a[2].ENA
reset => kpdr_a[3].ENA
reset => kpdr_a[4].ENA
reset => kpdr_a[5].ENA
reset => kpdr_a[6].ENA
reset => kpdr_a[7].ENA
reset => kpdr_a[8].ENA
reset => kpdr_a[9].ENA
reset => kpdr_a[10].ENA
reset => kpdr_a[11].ENA
reset => kpdr_a[12].ENA
reset => kpdr_a[13].ENA
reset => kpdr_a[14].ENA
reset => kpdr_a[15].ENA
reset => updr_w[0].ENA
reset => updr_w[1].ENA
reset => updr_w[2].ENA
reset => updr_w[3].ENA
reset => updr_w[4].ENA
reset => updr_w[5].ENA
reset => updr_w[6].ENA
reset => updr_w[7].ENA
reset => updr_w[8].ENA
reset => updr_w[9].ENA
reset => updr_w[10].ENA
reset => updr_w[11].ENA
reset => updr_w[12].ENA
reset => updr_w[13].ENA
reset => updr_w[14].ENA
reset => updr_w[15].ENA
reset => spdr_w[0].ENA
reset => spdr_w[1].ENA
reset => spdr_w[2].ENA
reset => spdr_w[3].ENA
reset => spdr_w[4].ENA
reset => spdr_w[5].ENA
reset => spdr_w[6].ENA
reset => spdr_w[7].ENA
reset => spdr_w[8].ENA
reset => spdr_w[9].ENA
reset => spdr_w[10].ENA
reset => spdr_w[11].ENA
reset => spdr_w[12].ENA
reset => spdr_w[13].ENA
reset => spdr_w[14].ENA
reset => spdr_w[15].ENA
reset => kpdr_w[0].ENA
reset => kpdr_w[1].ENA
reset => kpdr_w[2].ENA
reset => kpdr_w[3].ENA
reset => kpdr_w[4].ENA
reset => kpdr_w[5].ENA
reset => kpdr_w[6].ENA
reset => kpdr_w[7].ENA
reset => kpdr_w[8].ENA
reset => kpdr_w[9].ENA
reset => kpdr_w[10].ENA
reset => kpdr_w[11].ENA
reset => kpdr_w[12].ENA
reset => kpdr_w[13].ENA
reset => kpdr_w[14].ENA
reset => kpdr_w[15].ENA
reset => sr0[10].ENA
reset => sr0[11].ENA
clk => par1_00~12.CLK
clk => par1_00~0.CLK
clk => par1_00~1.CLK
clk => par1_00~2.CLK
clk => par1_00~3.CLK
clk => par1_00~4.CLK
clk => par1_00~5.CLK
clk => par1_00~6.CLK
clk => par1_00~7.CLK
clk => par1_00~8.CLK
clk => par1_00~9.CLK
clk => par1_00~10.CLK
clk => par1_00~11.CLK
clk => par0_00~0.CLK
clk => par0_00~1.CLK
clk => par0_00~2.CLK
clk => par0_00~3.CLK
clk => par0_00~4.CLK
clk => par0_00~5.CLK
clk => par0_00~6.CLK
clk => par0_00~7.CLK
clk => par0_00~8.CLK
clk => par0_00~9.CLK
clk => par0_00~10.CLK
clk => par0_00~11.CLK
clk => par0_00~12.CLK
clk => par1_01~0.CLK
clk => par1_01~1.CLK
clk => par1_01~2.CLK
clk => par1_01~3.CLK
clk => par1_01~4.CLK
clk => par1_01~5.CLK
clk => par1_01~6.CLK
clk => par1_01~7.CLK
clk => par1_01~8.CLK
clk => par1_01~9.CLK
clk => par1_01~10.CLK
clk => par1_01~11.CLK
clk => par1_01~12.CLK
clk => par0_01~0.CLK
clk => par0_01~1.CLK
clk => par0_01~2.CLK
clk => par0_01~3.CLK
clk => par0_01~4.CLK
clk => par0_01~5.CLK
clk => par0_01~6.CLK
clk => par0_01~7.CLK
clk => par0_01~8.CLK
clk => par0_01~9.CLK
clk => par0_01~10.CLK
clk => par0_01~11.CLK
clk => par0_01~12.CLK
clk => par1_11~0.CLK
clk => par1_11~1.CLK
clk => par1_11~2.CLK
clk => par1_11~3.CLK
clk => par1_11~4.CLK
clk => par1_11~5.CLK
clk => par1_11~6.CLK
clk => par1_11~7.CLK
clk => par1_11~8.CLK
clk => par1_11~9.CLK
clk => par1_11~10.CLK
clk => par1_11~11.CLK
clk => par1_11~12.CLK
clk => par0_11~0.CLK
clk => par0_11~1.CLK
clk => par0_11~2.CLK
clk => par0_11~3.CLK
clk => par0_11~4.CLK
clk => par0_11~5.CLK
clk => par0_11~6.CLK
clk => par0_11~7.CLK
clk => par0_11~8.CLK
clk => par0_11~9.CLK
clk => par0_11~10.CLK
clk => par0_11~11.CLK
clk => par0_11~12.CLK
clk => pdr1_00~0.CLK
clk => pdr1_00~1.CLK
clk => pdr1_00~2.CLK
clk => pdr1_00~3.CLK
clk => pdr1_00~4.CLK
clk => pdr1_00~5.CLK
clk => pdr1_00~6.CLK
clk => pdr1_00~7.CLK
clk => pdr1_00~8.CLK
clk => pdr1_00~9.CLK
clk => pdr1_00~10.CLK
clk => pdr1_00~11.CLK
clk => pdr1_00~12.CLK
clk => pdr0_00~0.CLK
clk => pdr0_00~1.CLK
clk => pdr0_00~2.CLK
clk => pdr0_00~3.CLK
clk => pdr0_00~4.CLK
clk => pdr0_00~5.CLK
clk => pdr0_00~6.CLK
clk => pdr0_00~7.CLK
clk => pdr0_00~8.CLK
clk => pdr1_01~0.CLK
clk => pdr1_01~1.CLK
clk => pdr1_01~2.CLK
clk => pdr1_01~3.CLK
clk => pdr1_01~4.CLK
clk => pdr1_01~5.CLK
clk => pdr1_01~6.CLK
clk => pdr1_01~7.CLK
clk => pdr1_01~8.CLK
clk => pdr1_01~9.CLK
clk => pdr1_01~10.CLK
clk => pdr1_01~11.CLK
clk => pdr1_01~12.CLK
clk => pdr0_01~0.CLK
clk => pdr0_01~1.CLK
clk => pdr0_01~2.CLK
clk => pdr0_01~3.CLK
clk => pdr0_01~4.CLK
clk => pdr0_01~5.CLK
clk => pdr0_01~6.CLK
clk => pdr0_01~7.CLK
clk => pdr0_01~8.CLK
clk => pdr1_11~0.CLK
clk => pdr1_11~1.CLK
clk => pdr1_11~2.CLK
clk => pdr1_11~3.CLK
clk => pdr1_11~4.CLK
clk => pdr1_11~5.CLK
clk => pdr1_11~6.CLK
clk => pdr1_11~7.CLK
clk => pdr1_11~8.CLK
clk => pdr1_11~9.CLK
clk => pdr1_11~10.CLK
clk => pdr1_11~11.CLK
clk => pdr1_11~12.CLK
clk => pdr0_11~0.CLK
clk => pdr0_11~1.CLK
clk => pdr0_11~2.CLK
clk => pdr0_11~3.CLK
clk => pdr0_11~4.CLK
clk => pdr0_11~5.CLK
clk => pdr0_11~6.CLK
clk => pdr0_11~7.CLK
clk => pdr0_11~8.CLK
clk => ubmb0~0.CLK
clk => ubmb0~1.CLK
clk => ubmb0~2.CLK
clk => ubmb0~3.CLK
clk => ubmb0~4.CLK
clk => ubmb0~5.CLK
clk => ubmb0~6.CLK
clk => ubmb0~7.CLK
clk => ubmb0~8.CLK
clk => ubmb0~9.CLK
clk => ubmb0~10.CLK
clk => ubmb0~11.CLK
clk => ubmb0~12.CLK
clk => ubmb1~0.CLK
clk => ubmb1~1.CLK
clk => ubmb1~2.CLK
clk => ubmb1~3.CLK
clk => ubmb1~4.CLK
clk => ubmb1~5.CLK
clk => ubmb1~6.CLK
clk => ubmb1~7.CLK
clk => ubmb1~8.CLK
clk => ubmb1~9.CLK
clk => ubmb1~10.CLK
clk => ubmb1~11.CLK
clk => ubmb1~12.CLK
clk => ubmb1~13.CLK
clk => ubmb2~0.CLK
clk => ubmb2~1.CLK
clk => ubmb2~2.CLK
clk => ubmb2~3.CLK
clk => ubmb2~4.CLK
clk => ubmb2~5.CLK
clk => ubmb2~6.CLK
clk => ubmb2~7.CLK
clk => ubmb2~8.CLK
clk => ubmb2~9.CLK
clk => ubmb2~10.CLK
clk => ubmb2~11.CLK
clk => ubmo2[0].CLK
clk => ubmo2[1].CLK
clk => ubmo2[2].CLK
clk => ubmo2[3].CLK
clk => ubmo2[4].CLK
clk => ubmo2[5].CLK
clk => ubmo2[6].CLK
clk => ubmo2[7].CLK
clk => ubmo2[8].CLK
clk => ubmo2[9].CLK
clk => ubmo2[10].CLK
clk => ubmo2[11].CLK
clk => ubmo2[12].CLK
clk => ubmo2[13].CLK
clk => ubmo2[14].CLK
clk => ubmo2[15].CLK
clk => ubmo2[16].CLK
clk => ubmo2[17].CLK
clk => ubmo2[18].CLK
clk => ubmo2[19].CLK
clk => ubmo2[20].CLK
clk => ubmo2[21].CLK
clk => pdrw.CLK
clk => pdra.CLK
clk => pdro2[0].CLK
clk => pdro2[1].CLK
clk => pdro2[2].CLK
clk => pdro2[3].CLK
clk => pdro2[8].CLK
clk => pdro2[9].CLK
clk => pdro2[10].CLK
clk => pdro2[11].CLK
clk => pdro2[12].CLK
clk => pdro2[13].CLK
clk => pdro2[14].CLK
clk => pdro2[15].CLK
clk => paro2[0].CLK
clk => paro2[1].CLK
clk => paro2[2].CLK
clk => paro2[3].CLK
clk => paro2[4].CLK
clk => paro2[5].CLK
clk => paro2[6].CLK
clk => paro2[7].CLK
clk => paro2[8].CLK
clk => paro2[9].CLK
clk => paro2[10].CLK
clk => paro2[11].CLK
clk => paro2[12].CLK
clk => paro2[13].CLK
clk => paro2[14].CLK
clk => paro2[15].CLK
clk => ubmo2valid.CLK
clk => pdro2valid.CLK
clk => paro2valid.CLK
clk => updr_a[0].CLK
clk => updr_a[1].CLK
clk => updr_a[2].CLK
clk => updr_a[3].CLK
clk => updr_a[4].CLK
clk => updr_a[5].CLK
clk => updr_a[6].CLK
clk => updr_a[7].CLK
clk => updr_a[8].CLK
clk => updr_a[9].CLK
clk => updr_a[10].CLK
clk => updr_a[11].CLK
clk => updr_a[12].CLK
clk => updr_a[13].CLK
clk => updr_a[14].CLK
clk => updr_a[15].CLK
clk => spdr_a[0].CLK
clk => spdr_a[1].CLK
clk => spdr_a[2].CLK
clk => spdr_a[3].CLK
clk => spdr_a[4].CLK
clk => spdr_a[5].CLK
clk => spdr_a[6].CLK
clk => spdr_a[7].CLK
clk => spdr_a[8].CLK
clk => spdr_a[9].CLK
clk => spdr_a[10].CLK
clk => spdr_a[11].CLK
clk => spdr_a[12].CLK
clk => spdr_a[13].CLK
clk => spdr_a[14].CLK
clk => spdr_a[15].CLK
clk => kpdr_a[0].CLK
clk => kpdr_a[1].CLK
clk => kpdr_a[2].CLK
clk => kpdr_a[3].CLK
clk => kpdr_a[4].CLK
clk => kpdr_a[5].CLK
clk => kpdr_a[6].CLK
clk => kpdr_a[7].CLK
clk => kpdr_a[8].CLK
clk => kpdr_a[9].CLK
clk => kpdr_a[10].CLK
clk => kpdr_a[11].CLK
clk => kpdr_a[12].CLK
clk => kpdr_a[13].CLK
clk => kpdr_a[14].CLK
clk => kpdr_a[15].CLK
clk => updr_w[0].CLK
clk => updr_w[1].CLK
clk => updr_w[2].CLK
clk => updr_w[3].CLK
clk => updr_w[4].CLK
clk => updr_w[5].CLK
clk => updr_w[6].CLK
clk => updr_w[7].CLK
clk => updr_w[8].CLK
clk => updr_w[9].CLK
clk => updr_w[10].CLK
clk => updr_w[11].CLK
clk => updr_w[12].CLK
clk => updr_w[13].CLK
clk => updr_w[14].CLK
clk => updr_w[15].CLK
clk => spdr_w[0].CLK
clk => spdr_w[1].CLK
clk => spdr_w[2].CLK
clk => spdr_w[3].CLK
clk => spdr_w[4].CLK
clk => spdr_w[5].CLK
clk => spdr_w[6].CLK
clk => spdr_w[7].CLK
clk => spdr_w[8].CLK
clk => spdr_w[9].CLK
clk => spdr_w[10].CLK
clk => spdr_w[11].CLK
clk => spdr_w[12].CLK
clk => spdr_w[13].CLK
clk => spdr_w[14].CLK
clk => spdr_w[15].CLK
clk => kpdr_w[0].CLK
clk => kpdr_w[1].CLK
clk => kpdr_w[2].CLK
clk => kpdr_w[3].CLK
clk => kpdr_w[4].CLK
clk => kpdr_w[5].CLK
clk => kpdr_w[6].CLK
clk => kpdr_w[7].CLK
clk => kpdr_w[8].CLK
clk => kpdr_w[9].CLK
clk => kpdr_w[10].CLK
clk => kpdr_w[11].CLK
clk => kpdr_w[12].CLK
clk => kpdr_w[13].CLK
clk => kpdr_w[14].CLK
clk => kpdr_w[15].CLK
clk => mmu_lma_c1~reg0.CLK
clk => mmu_lma_c0~reg0.CLK
clk => mmu_lma_eub[0]~reg0.CLK
clk => mmu_lma_eub[1]~reg0.CLK
clk => mmu_lma_eub[2]~reg0.CLK
clk => mmu_lma_eub[3]~reg0.CLK
clk => mmu_lma_eub[4]~reg0.CLK
clk => mmu_lma_eub[5]~reg0.CLK
clk => mmu_lma_eub[6]~reg0.CLK
clk => mmu_lma_eub[7]~reg0.CLK
clk => mmu_lma_eub[8]~reg0.CLK
clk => mmu_lma_eub[9]~reg0.CLK
clk => mmu_lma_eub[10]~reg0.CLK
clk => mmu_lma_eub[11]~reg0.CLK
clk => mmu_lma_eub[12]~reg0.CLK
clk => mmu_lma_eub[13]~reg0.CLK
clk => mmu_lma_eub[14]~reg0.CLK
clk => mmu_lma_eub[15]~reg0.CLK
clk => mmu_lma_eub[16]~reg0.CLK
clk => mmu_lma_eub[17]~reg0.CLK
clk => mmu_lma_eub[18]~reg0.CLK
clk => mmu_lma_eub[19]~reg0.CLK
clk => mmu_lma_eub[20]~reg0.CLK
clk => mmu_lma_eub[21]~reg0.CLK
clk => sr3[0].CLK
clk => sr3[1].CLK
clk => sr3[2].CLK
clk => sr3[3].CLK
clk => sr3[4].CLK
clk => sr3[5].CLK
clk => sr2[0].CLK
clk => sr2[1].CLK
clk => sr2[2].CLK
clk => sr2[3].CLK
clk => sr2[4].CLK
clk => sr2[5].CLK
clk => sr2[6].CLK
clk => sr2[7].CLK
clk => sr2[8].CLK
clk => sr2[9].CLK
clk => sr2[10].CLK
clk => sr2[11].CLK
clk => sr2[12].CLK
clk => sr2[13].CLK
clk => sr2[14].CLK
clk => sr2[15].CLK
clk => sr1[0].CLK
clk => sr1[1].CLK
clk => sr1[2].CLK
clk => sr1[3].CLK
clk => sr1[4].CLK
clk => sr1[5].CLK
clk => sr1[6].CLK
clk => sr1[7].CLK
clk => sr1[8].CLK
clk => sr1[9].CLK
clk => sr1[10].CLK
clk => sr1[11].CLK
clk => sr1[12].CLK
clk => sr1[13].CLK
clk => sr1[14].CLK
clk => sr1[15].CLK
clk => sr0[0].CLK
clk => sr0[1].CLK
clk => sr0[2].CLK
clk => sr0[3].CLK
clk => sr0[4].CLK
clk => sr0[5].CLK
clk => sr0[6].CLK
clk => sr0[7].CLK
clk => sr0[8].CLK
clk => sr0[9].CLK
clk => sr0[10].CLK
clk => sr0[11].CLK
clk => sr0[12].CLK
clk => sr0[13].CLK
clk => sr0[14].CLK
clk => sr0[15].CLK
clk => mmutrap~reg0.CLK
clk => abort_acknowledged.CLK
clk => ubmb0.CLK0
clk => ubmb1.CLK0
clk => ubmb2.CLK0
clk => par1_00.CLK0
clk => par1_01.CLK0
clk => par1_11.CLK0
clk => par0_00.CLK0
clk => par0_01.CLK0
clk => par0_11.CLK0
clk => pdr1_00.CLK0
clk => pdr1_01.CLK0
clk => pdr1_11.CLK0
clk => pdr0_00.CLK0
clk => pdr0_01.CLK0
clk => pdr0_11.CLK0


|top|unibus:pdp11|cr:cr0
bus_addr_match <= bus_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => wo.IN0
bus_addr[0] => we.IN0
bus_addr[1] => Mux2.IN17
bus_addr[1] => Mux3.IN17
bus_addr[1] => Mux4.IN17
bus_addr[1] => Mux5.IN17
bus_addr[1] => Mux6.IN17
bus_addr[1] => Mux7.IN17
bus_addr[1] => Mux8.IN17
bus_addr[1] => Mux9.IN17
bus_addr[1] => Mux10.IN17
bus_addr[1] => Mux11.IN17
bus_addr[1] => Mux12.IN17
bus_addr[1] => Mux13.IN17
bus_addr[1] => Mux14.IN17
bus_addr[1] => Mux15.IN17
bus_addr[1] => Mux16.IN17
bus_addr[1] => Mux17.IN17
bus_addr[1] => Mux18.IN4
bus_addr[1] => Mux19.IN4
bus_addr[1] => Mux20.IN4
bus_addr[1] => Mux21.IN4
bus_addr[1] => Mux22.IN4
bus_addr[1] => Mux23.IN4
bus_addr[1] => Mux24.IN4
bus_addr[1] => Mux25.IN4
bus_addr[1] => Mux26.IN4
bus_addr[1] => Mux27.IN4
bus_addr[1] => Mux28.IN4
bus_addr[1] => Mux29.IN4
bus_addr[1] => Mux30.IN4
bus_addr[1] => Mux31.IN4
bus_addr[1] => Mux32.IN4
bus_addr[1] => Mux33.IN4
bus_addr[1] => Mux34.IN19
bus_addr[1] => Mux35.IN19
bus_addr[1] => Mux36.IN19
bus_addr[1] => Mux37.IN4
bus_addr[1] => Mux38.IN4
bus_addr[1] => Mux39.IN4
bus_addr[1] => Mux40.IN4
bus_addr[1] => Mux41.IN4
bus_addr[1] => Mux42.IN4
bus_addr[1] => Mux43.IN4
bus_addr[1] => Mux44.IN4
bus_addr[1] => Mux45.IN4
bus_addr[1] => Mux46.IN4
bus_addr[1] => Mux47.IN4
bus_addr[1] => Mux48.IN4
bus_addr[1] => Mux49.IN4
bus_addr[1] => Mux50.IN4
bus_addr[1] => Mux51.IN4
bus_addr[1] => Mux52.IN4
bus_addr[1] => Mux53.IN4
bus_addr[1] => Mux54.IN4
bus_addr[1] => Mux55.IN4
bus_addr[1] => Mux56.IN4
bus_addr[1] => Mux57.IN4
bus_addr[1] => Mux58.IN4
bus_addr[1] => Mux59.IN4
bus_addr[1] => Mux60.IN19
bus_addr[1] => Mux61.IN19
bus_addr[1] => Mux62.IN19
bus_addr[1] => Mux63.IN19
bus_addr[1] => Mux64.IN19
bus_addr[1] => Mux65.IN19
bus_addr[1] => Mux66.IN4
bus_addr[1] => Mux67.IN4
bus_addr[1] => Mux68.IN4
bus_addr[1] => Mux69.IN4
bus_addr[1] => Mux70.IN4
bus_addr[1] => Mux71.IN4
bus_addr[1] => Mux72.IN4
bus_addr[1] => Mux73.IN5
bus_addr[1] => Mux74.IN5
bus_addr[1] => Mux75.IN5
bus_addr[1] => Mux76.IN5
bus_addr[1] => Mux77.IN5
bus_addr[1] => Mux78.IN5
bus_addr[1] => Mux79.IN5
bus_addr[1] => Mux80.IN5
bus_addr[1] => Mux81.IN5
bus_addr[1] => Mux82.IN5
bus_addr[1] => Mux83.IN5
bus_addr[1] => Mux84.IN5
bus_addr[1] => Mux85.IN5
bus_addr[1] => Mux86.IN5
bus_addr[1] => Mux87.IN5
bus_addr[1] => Mux88.IN5
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => lma_fj.OUTPUTSELECT
bus_addr[2] => base_addr_match.IN1
bus_addr[2] => Mux2.IN16
bus_addr[2] => Mux3.IN16
bus_addr[2] => Mux4.IN16
bus_addr[2] => Mux5.IN16
bus_addr[2] => Mux6.IN16
bus_addr[2] => Mux7.IN16
bus_addr[2] => Mux8.IN16
bus_addr[2] => Mux9.IN16
bus_addr[2] => Mux10.IN16
bus_addr[2] => Mux11.IN16
bus_addr[2] => Mux12.IN16
bus_addr[2] => Mux13.IN16
bus_addr[2] => Mux14.IN16
bus_addr[2] => Mux15.IN16
bus_addr[2] => Mux16.IN16
bus_addr[2] => Mux17.IN16
bus_addr[2] => Mux18.IN3
bus_addr[2] => Mux19.IN3
bus_addr[2] => Mux20.IN3
bus_addr[2] => Mux21.IN3
bus_addr[2] => Mux22.IN3
bus_addr[2] => Mux23.IN3
bus_addr[2] => Mux24.IN3
bus_addr[2] => Mux25.IN3
bus_addr[2] => Mux26.IN3
bus_addr[2] => Mux27.IN3
bus_addr[2] => Mux28.IN3
bus_addr[2] => Mux29.IN3
bus_addr[2] => Mux30.IN3
bus_addr[2] => Mux31.IN3
bus_addr[2] => Mux32.IN3
bus_addr[2] => Mux33.IN3
bus_addr[2] => Mux34.IN18
bus_addr[2] => Mux35.IN18
bus_addr[2] => Mux36.IN18
bus_addr[2] => Mux37.IN3
bus_addr[2] => Mux38.IN3
bus_addr[2] => Mux39.IN3
bus_addr[2] => Mux40.IN3
bus_addr[2] => Mux41.IN3
bus_addr[2] => Mux42.IN3
bus_addr[2] => Mux43.IN3
bus_addr[2] => Mux44.IN3
bus_addr[2] => Mux45.IN3
bus_addr[2] => Mux46.IN3
bus_addr[2] => Mux47.IN3
bus_addr[2] => Mux48.IN3
bus_addr[2] => Mux49.IN3
bus_addr[2] => Mux50.IN3
bus_addr[2] => Mux51.IN3
bus_addr[2] => Mux52.IN3
bus_addr[2] => Mux53.IN3
bus_addr[2] => Mux54.IN3
bus_addr[2] => Mux55.IN3
bus_addr[2] => Mux56.IN3
bus_addr[2] => Mux57.IN3
bus_addr[2] => Mux58.IN3
bus_addr[2] => Mux59.IN3
bus_addr[2] => Mux60.IN18
bus_addr[2] => Mux61.IN18
bus_addr[2] => Mux62.IN18
bus_addr[2] => Mux63.IN18
bus_addr[2] => Mux64.IN18
bus_addr[2] => Mux65.IN18
bus_addr[2] => Mux66.IN3
bus_addr[2] => Mux67.IN3
bus_addr[2] => Mux68.IN3
bus_addr[2] => Mux69.IN3
bus_addr[2] => Mux70.IN3
bus_addr[2] => Mux71.IN3
bus_addr[2] => Mux72.IN3
bus_addr[2] => process_0.IN1
bus_addr[2] => Mux73.IN4
bus_addr[2] => Mux74.IN4
bus_addr[2] => Mux75.IN4
bus_addr[2] => Mux76.IN4
bus_addr[2] => Mux77.IN4
bus_addr[2] => Mux78.IN4
bus_addr[2] => Mux79.IN4
bus_addr[2] => Mux80.IN4
bus_addr[2] => Mux81.IN4
bus_addr[2] => Mux82.IN4
bus_addr[2] => Mux83.IN4
bus_addr[2] => Mux84.IN4
bus_addr[2] => Mux85.IN4
bus_addr[2] => Mux86.IN4
bus_addr[2] => Mux87.IN4
bus_addr[2] => Mux88.IN4
bus_addr[3] => Equal1.IN29
bus_addr[3] => Equal2.IN29
bus_addr[3] => Mux2.IN15
bus_addr[3] => Mux3.IN15
bus_addr[3] => Mux4.IN15
bus_addr[3] => Mux5.IN15
bus_addr[3] => Mux6.IN15
bus_addr[3] => Mux7.IN15
bus_addr[3] => Mux8.IN15
bus_addr[3] => Mux9.IN15
bus_addr[3] => Mux10.IN15
bus_addr[3] => Mux11.IN15
bus_addr[3] => Mux12.IN15
bus_addr[3] => Mux13.IN15
bus_addr[3] => Mux14.IN15
bus_addr[3] => Mux15.IN15
bus_addr[3] => Mux16.IN15
bus_addr[3] => Mux17.IN15
bus_addr[3] => Mux18.IN2
bus_addr[3] => Mux19.IN2
bus_addr[3] => Mux20.IN2
bus_addr[3] => Mux21.IN2
bus_addr[3] => Mux22.IN2
bus_addr[3] => Mux23.IN2
bus_addr[3] => Mux24.IN2
bus_addr[3] => Mux25.IN2
bus_addr[3] => Mux26.IN2
bus_addr[3] => Mux27.IN2
bus_addr[3] => Mux28.IN2
bus_addr[3] => Mux29.IN2
bus_addr[3] => Mux30.IN2
bus_addr[3] => Mux31.IN2
bus_addr[3] => Mux32.IN2
bus_addr[3] => Mux33.IN2
bus_addr[3] => Mux34.IN17
bus_addr[3] => Mux35.IN17
bus_addr[3] => Mux36.IN17
bus_addr[3] => Mux37.IN2
bus_addr[3] => Mux38.IN2
bus_addr[3] => Mux39.IN2
bus_addr[3] => Mux40.IN2
bus_addr[3] => Mux41.IN2
bus_addr[3] => Mux42.IN2
bus_addr[3] => Mux43.IN2
bus_addr[3] => Mux44.IN2
bus_addr[3] => Mux45.IN2
bus_addr[3] => Mux46.IN2
bus_addr[3] => Mux47.IN2
bus_addr[3] => Mux48.IN2
bus_addr[3] => Mux49.IN2
bus_addr[3] => Mux50.IN2
bus_addr[3] => Mux51.IN2
bus_addr[3] => Mux52.IN2
bus_addr[3] => Mux53.IN2
bus_addr[3] => Mux54.IN2
bus_addr[3] => Mux55.IN2
bus_addr[3] => Mux56.IN2
bus_addr[3] => Mux57.IN2
bus_addr[3] => Mux58.IN2
bus_addr[3] => Mux59.IN2
bus_addr[3] => Mux60.IN17
bus_addr[3] => Mux61.IN17
bus_addr[3] => Mux62.IN17
bus_addr[3] => Mux63.IN17
bus_addr[3] => Mux64.IN17
bus_addr[3] => Mux65.IN17
bus_addr[3] => Mux66.IN2
bus_addr[3] => Mux67.IN2
bus_addr[3] => Mux68.IN2
bus_addr[3] => Mux69.IN2
bus_addr[3] => Mux70.IN2
bus_addr[3] => Mux71.IN2
bus_addr[3] => Mux72.IN2
bus_addr[4] => Equal1.IN28
bus_addr[4] => Equal2.IN28
bus_addr[4] => Mux2.IN14
bus_addr[4] => Mux3.IN14
bus_addr[4] => Mux4.IN14
bus_addr[4] => Mux5.IN14
bus_addr[4] => Mux6.IN14
bus_addr[4] => Mux7.IN14
bus_addr[4] => Mux8.IN14
bus_addr[4] => Mux9.IN14
bus_addr[4] => Mux10.IN14
bus_addr[4] => Mux11.IN14
bus_addr[4] => Mux12.IN14
bus_addr[4] => Mux13.IN14
bus_addr[4] => Mux14.IN14
bus_addr[4] => Mux15.IN14
bus_addr[4] => Mux16.IN14
bus_addr[4] => Mux17.IN14
bus_addr[4] => Mux18.IN1
bus_addr[4] => Mux19.IN1
bus_addr[4] => Mux20.IN1
bus_addr[4] => Mux21.IN1
bus_addr[4] => Mux22.IN1
bus_addr[4] => Mux23.IN1
bus_addr[4] => Mux24.IN1
bus_addr[4] => Mux25.IN1
bus_addr[4] => Mux26.IN1
bus_addr[4] => Mux27.IN1
bus_addr[4] => Mux28.IN1
bus_addr[4] => Mux29.IN1
bus_addr[4] => Mux30.IN1
bus_addr[4] => Mux31.IN1
bus_addr[4] => Mux32.IN1
bus_addr[4] => Mux33.IN1
bus_addr[4] => Mux34.IN16
bus_addr[4] => Mux35.IN16
bus_addr[4] => Mux36.IN16
bus_addr[4] => Mux37.IN1
bus_addr[4] => Mux38.IN1
bus_addr[4] => Mux39.IN1
bus_addr[4] => Mux40.IN1
bus_addr[4] => Mux41.IN1
bus_addr[4] => Mux42.IN1
bus_addr[4] => Mux43.IN1
bus_addr[4] => Mux44.IN1
bus_addr[4] => Mux45.IN1
bus_addr[4] => Mux46.IN1
bus_addr[4] => Mux47.IN1
bus_addr[4] => Mux48.IN1
bus_addr[4] => Mux49.IN1
bus_addr[4] => Mux50.IN1
bus_addr[4] => Mux51.IN1
bus_addr[4] => Mux52.IN1
bus_addr[4] => Mux53.IN1
bus_addr[4] => Mux54.IN1
bus_addr[4] => Mux55.IN1
bus_addr[4] => Mux56.IN1
bus_addr[4] => Mux57.IN1
bus_addr[4] => Mux58.IN1
bus_addr[4] => Mux59.IN1
bus_addr[4] => Mux60.IN16
bus_addr[4] => Mux61.IN16
bus_addr[4] => Mux62.IN16
bus_addr[4] => Mux63.IN16
bus_addr[4] => Mux64.IN16
bus_addr[4] => Mux65.IN16
bus_addr[4] => Mux66.IN1
bus_addr[4] => Mux67.IN1
bus_addr[4] => Mux68.IN1
bus_addr[4] => Mux69.IN1
bus_addr[4] => Mux70.IN1
bus_addr[4] => Mux71.IN1
bus_addr[4] => Mux72.IN1
bus_addr[5] => Equal0.IN25
bus_addr[5] => Equal1.IN27
bus_addr[5] => Equal2.IN27
bus_addr[6] => Equal0.IN24
bus_addr[6] => Equal1.IN26
bus_addr[6] => Equal2.IN26
bus_addr[7] => Equal0.IN23
bus_addr[7] => Equal1.IN25
bus_addr[7] => Equal2.IN25
bus_addr[8] => Equal0.IN22
bus_addr[8] => Equal1.IN24
bus_addr[8] => Equal2.IN24
bus_addr[9] => Equal0.IN21
bus_addr[9] => Equal1.IN23
bus_addr[9] => Equal2.IN23
bus_addr[10] => Equal0.IN20
bus_addr[10] => Equal1.IN22
bus_addr[10] => Equal2.IN22
bus_addr[11] => Equal0.IN19
bus_addr[11] => Equal1.IN21
bus_addr[11] => Equal2.IN21
bus_addr[12] => Equal0.IN18
bus_addr[12] => Equal1.IN20
bus_addr[12] => Equal2.IN20
bus_addr[13] => Equal0.IN17
bus_addr[13] => Equal1.IN19
bus_addr[13] => Equal2.IN19
bus_addr[14] => Equal0.IN16
bus_addr[14] => Equal1.IN18
bus_addr[14] => Equal2.IN18
bus_addr[15] => Equal0.IN15
bus_addr[15] => Equal1.IN17
bus_addr[15] => Equal2.IN17
bus_addr[16] => Equal0.IN14
bus_addr[16] => Equal1.IN16
bus_addr[16] => Equal2.IN16
bus_addr[17] => Equal0.IN13
bus_addr[17] => Equal1.IN15
bus_addr[17] => Equal2.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => psw_in.DATAB
bus_dato[0] => ccr.DATAB
bus_dato[1] => psw_in.DATAB
bus_dato[1] => ccr.DATAB
bus_dato[2] => psw_in.DATAB
bus_dato[2] => ccr.DATAB
bus_dato[3] => psw_in.DATAB
bus_dato[3] => kmillhalt.DATAB
bus_dato[3] => ccr.DATAB
bus_dato[4] => psw_in.DATAB
bus_dato[4] => ccr.DATAB
bus_dato[5] => psw_in.DATAB
bus_dato[5] => ccr.DATAB
bus_dato[6] => psw_in.DATAB
bus_dato[6] => lma_fj.DATAB
bus_dato[7] => psw_in.DATAB
bus_dato[8] => psw_in.DATAB
bus_dato[8] => stacklimit.DATAB
bus_dato[9] => psw_in.DATAB
bus_dato[9] => stacklimit.DATAB
bus_dato[9] => pir.DATAB
bus_dato[10] => psw_in.DATAB
bus_dato[10] => stacklimit.DATAB
bus_dato[10] => pir.DATAB
bus_dato[11] => psw_in.DATAB
bus_dato[11] => stacklimit.DATAB
bus_dato[11] => pir.DATAB
bus_dato[12] => psw_in.DATAB
bus_dato[12] => stacklimit.DATAB
bus_dato[12] => pir.DATAB
bus_dato[13] => psw_in.DATAB
bus_dato[13] => stacklimit.DATAB
bus_dato[13] => pir.DATAB
bus_dato[14] => psw_in.DATAB
bus_dato[14] => stacklimit.DATAB
bus_dato[14] => pir.DATAB
bus_dato[15] => psw_in.DATAB
bus_dato[15] => stacklimit.DATAB
bus_dato[15] => pir.DATAB
bus_control_dati => process_0.IN0
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dato => wo.IN0
bus_control_dato => process_0.IN1
bus_control_dato => lma_fj.OUTPUTSELECT
bus_control_datob => we.IN1
bus_control_datob => wo.IN1
bus_control_datob => wo.IN1
psw_in[0] <= psw_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[1] <= psw_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[2] <= psw_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[3] <= psw_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[4] <= psw_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[5] <= psw_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[6] <= psw_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[7] <= psw_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[8] <= psw_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[9] <= psw_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[10] <= psw_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[11] <= psw_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[12] <= psw_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[13] <= psw_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[14] <= psw_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[15] <= psw_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in_we_even <= psw_in_we_even~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in_we_odd <= psw_in_we_odd~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_out[0] => bus_dati.DATAB
psw_out[1] => bus_dati.DATAB
psw_out[2] => bus_dati.DATAB
psw_out[3] => bus_dati.DATAB
psw_out[4] => bus_dati.DATAB
psw_out[5] => bus_dati.DATAB
psw_out[6] => bus_dati.DATAB
psw_out[7] => bus_dati.DATAB
psw_out[8] => bus_dati.DATAB
psw_out[9] => bus_dati.DATAB
psw_out[10] => bus_dati.DATAB
psw_out[11] => bus_dati.DATAB
psw_out[12] => bus_dati.DATAB
psw_out[13] => bus_dati.DATAB
psw_out[14] => bus_dati.DATAB
psw_out[15] => bus_dati.DATAB
cpu_stack_limit[0] <= stacklimit[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[1] <= stacklimit[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[2] <= stacklimit[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[3] <= stacklimit[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[4] <= stacklimit[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[5] <= stacklimit[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[6] <= stacklimit[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[7] <= stacklimit[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[8] <= stacklimit[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[9] <= stacklimit[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[10] <= stacklimit[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[11] <= stacklimit[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[12] <= stacklimit[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[13] <= stacklimit[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[14] <= stacklimit[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[15] <= stacklimit[15].DB_MAX_OUTPUT_PORT_TYPE
pir_in[0] <= <GND>
pir_in[1] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[2] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[3] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[4] <= <GND>
pir_in[5] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[6] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[7] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[8] <= <GND>
pir_in[9] <= pir[9].DB_MAX_OUTPUT_PORT_TYPE
pir_in[10] <= pir[10].DB_MAX_OUTPUT_PORT_TYPE
pir_in[11] <= pir[11].DB_MAX_OUTPUT_PORT_TYPE
pir_in[12] <= pir[12].DB_MAX_OUTPUT_PORT_TYPE
pir_in[13] <= pir[13].DB_MAX_OUTPUT_PORT_TYPE
pir_in[14] <= pir[14].DB_MAX_OUTPUT_PORT_TYPE
pir_in[15] <= pir[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_illegal_halt => cer_illhlt.OUTPUTSELECT
cpu_address_error => cer_addrerr.OUTPUTSELECT
cpu_nxm => cer_nxm.OUTPUTSELECT
cpu_iobus_timeout => cer_iobto.OUTPUTSELECT
cpu_ysv => cer_ysv.OUTPUTSELECT
cpu_rsv => cer_rsv.OUTPUTSELECT
mmu_lma_c1 => bus_dati.DATAB
mmu_lma_c0 => bus_dati.DATAB
mmu_lma_eub[0] => bus_dati.DATAB
mmu_lma_eub[1] => bus_dati.DATAB
mmu_lma_eub[2] => bus_dati.DATAB
mmu_lma_eub[3] => bus_dati.DATAB
mmu_lma_eub[4] => bus_dati.DATAB
mmu_lma_eub[5] => bus_dati.DATAB
mmu_lma_eub[6] => bus_dati.DATAB
mmu_lma_eub[7] => bus_dati.DATAB
mmu_lma_eub[8] => bus_dati.DATAB
mmu_lma_eub[9] => bus_dati.DATAB
mmu_lma_eub[10] => bus_dati.DATAB
mmu_lma_eub[11] => bus_dati.DATAB
mmu_lma_eub[12] => bus_dati.DATAB
mmu_lma_eub[13] => bus_dati.DATAB
mmu_lma_eub[14] => bus_dati.DATAB
mmu_lma_eub[15] => bus_dati.DATAB
mmu_lma_eub[16] => bus_dati.DATAB
mmu_lma_eub[17] => bus_dati.DATAB
mmu_lma_eub[18] => bus_dati.DATAB
mmu_lma_eub[19] => bus_dati.DATAB
mmu_lma_eub[20] => bus_dati.DATAB
mmu_lma_eub[21] => bus_dati.DATAB
cpu_kmillhalt <= kmillhalt.DB_MAX_OUTPUT_PORT_TYPE
modelcode[0] => Mux0.IN263
modelcode[0] => Mux1.IN263
modelcode[0] => Equal3.IN3
modelcode[0] => Equal4.IN7
modelcode[0] => Equal5.IN7
modelcode[0] => Equal6.IN1
modelcode[0] => Equal7.IN7
modelcode[0] => Equal8.IN3
modelcode[0] => Equal9.IN7
modelcode[0] => Equal10.IN7
modelcode[0] => Equal11.IN2
modelcode[0] => Equal12.IN7
modelcode[0] => Equal13.IN7
modelcode[0] => Equal14.IN3
modelcode[0] => Equal15.IN7
modelcode[0] => Equal16.IN4
modelcode[0] => Equal17.IN7
modelcode[0] => Equal18.IN7
modelcode[0] => Equal19.IN2
modelcode[0] => Equal20.IN3
modelcode[0] => Equal21.IN7
modelcode[0] => Equal22.IN4
modelcode[0] => Equal23.IN7
modelcode[0] => Equal24.IN3
modelcode[1] => Mux0.IN262
modelcode[1] => Mux1.IN262
modelcode[1] => Equal3.IN2
modelcode[1] => Equal4.IN6
modelcode[1] => Equal5.IN6
modelcode[1] => Equal6.IN7
modelcode[1] => Equal7.IN1
modelcode[1] => Equal8.IN2
modelcode[1] => Equal9.IN6
modelcode[1] => Equal10.IN1
modelcode[1] => Equal11.IN1
modelcode[1] => Equal12.IN6
modelcode[1] => Equal13.IN6
modelcode[1] => Equal14.IN7
modelcode[1] => Equal15.IN2
modelcode[1] => Equal16.IN3
modelcode[1] => Equal17.IN6
modelcode[1] => Equal18.IN2
modelcode[1] => Equal19.IN7
modelcode[1] => Equal20.IN2
modelcode[1] => Equal21.IN6
modelcode[1] => Equal22.IN7
modelcode[1] => Equal23.IN4
modelcode[1] => Equal24.IN7
modelcode[2] => Mux0.IN261
modelcode[2] => Mux1.IN261
modelcode[2] => Equal3.IN1
modelcode[2] => Equal4.IN5
modelcode[2] => Equal5.IN0
modelcode[2] => Equal6.IN0
modelcode[2] => Equal7.IN6
modelcode[2] => Equal8.IN1
modelcode[2] => Equal9.IN1
modelcode[2] => Equal10.IN6
modelcode[2] => Equal11.IN7
modelcode[2] => Equal12.IN5
modelcode[2] => Equal13.IN2
modelcode[2] => Equal14.IN2
modelcode[2] => Equal15.IN6
modelcode[2] => Equal16.IN2
modelcode[2] => Equal17.IN3
modelcode[2] => Equal18.IN1
modelcode[2] => Equal19.IN6
modelcode[2] => Equal20.IN7
modelcode[2] => Equal21.IN2
modelcode[2] => Equal22.IN3
modelcode[2] => Equal23.IN3
modelcode[2] => Equal24.IN2
modelcode[3] => Mux0.IN260
modelcode[3] => Mux1.IN260
modelcode[3] => Equal3.IN7
modelcode[3] => Equal4.IN1
modelcode[3] => Equal5.IN5
modelcode[3] => Equal6.IN6
modelcode[3] => Equal7.IN0
modelcode[3] => Equal8.IN0
modelcode[3] => Equal9.IN5
modelcode[3] => Equal10.IN5
modelcode[3] => Equal11.IN6
modelcode[3] => Equal12.IN1
modelcode[3] => Equal13.IN1
modelcode[3] => Equal14.IN1
modelcode[3] => Equal15.IN5
modelcode[3] => Equal16.IN7
modelcode[3] => Equal17.IN2
modelcode[3] => Equal18.IN6
modelcode[3] => Equal19.IN1
modelcode[3] => Equal20.IN6
modelcode[3] => Equal21.IN5
modelcode[3] => Equal22.IN2
modelcode[3] => Equal23.IN2
modelcode[3] => Equal24.IN6
modelcode[4] => Mux0.IN259
modelcode[4] => Mux1.IN259
modelcode[4] => Equal3.IN0
modelcode[4] => Equal4.IN0
modelcode[4] => Equal5.IN4
modelcode[4] => Equal6.IN5
modelcode[4] => Equal7.IN5
modelcode[4] => Equal8.IN7
modelcode[4] => Equal9.IN0
modelcode[4] => Equal10.IN4
modelcode[4] => Equal11.IN5
modelcode[4] => Equal12.IN4
modelcode[4] => Equal13.IN5
modelcode[4] => Equal14.IN6
modelcode[4] => Equal15.IN1
modelcode[4] => Equal16.IN1
modelcode[4] => Equal17.IN1
modelcode[4] => Equal18.IN5
modelcode[4] => Equal19.IN5
modelcode[4] => Equal20.IN1
modelcode[4] => Equal21.IN1
modelcode[4] => Equal22.IN1
modelcode[4] => Equal23.IN1
modelcode[4] => Equal24.IN1
modelcode[5] => Mux0.IN258
modelcode[5] => Mux1.IN258
modelcode[5] => Equal3.IN6
modelcode[5] => Equal4.IN4
modelcode[5] => Equal5.IN3
modelcode[5] => Equal6.IN4
modelcode[5] => Equal7.IN4
modelcode[5] => Equal8.IN6
modelcode[5] => Equal9.IN4
modelcode[5] => Equal10.IN0
modelcode[5] => Equal11.IN0
modelcode[5] => Equal12.IN0
modelcode[5] => Equal13.IN0
modelcode[5] => Equal14.IN0
modelcode[5] => Equal15.IN0
modelcode[5] => Equal16.IN0
modelcode[5] => Equal17.IN0
modelcode[5] => Equal18.IN4
modelcode[5] => Equal19.IN4
modelcode[5] => Equal20.IN5
modelcode[5] => Equal21.IN4
modelcode[5] => Equal22.IN6
modelcode[5] => Equal23.IN6
modelcode[5] => Equal24.IN0
modelcode[6] => Mux0.IN257
modelcode[6] => Mux1.IN257
modelcode[6] => Equal3.IN5
modelcode[6] => Equal4.IN3
modelcode[6] => Equal5.IN2
modelcode[6] => Equal6.IN3
modelcode[6] => Equal7.IN3
modelcode[6] => Equal8.IN5
modelcode[6] => Equal9.IN3
modelcode[6] => Equal10.IN3
modelcode[6] => Equal11.IN4
modelcode[6] => Equal12.IN3
modelcode[6] => Equal13.IN4
modelcode[6] => Equal14.IN5
modelcode[6] => Equal15.IN4
modelcode[6] => Equal16.IN6
modelcode[6] => Equal17.IN5
modelcode[6] => Equal18.IN0
modelcode[6] => Equal19.IN0
modelcode[6] => Equal20.IN0
modelcode[6] => Equal21.IN0
modelcode[6] => Equal22.IN0
modelcode[6] => Equal23.IN0
modelcode[6] => Equal24.IN5
modelcode[7] => Mux0.IN256
modelcode[7] => Mux1.IN256
modelcode[7] => Equal3.IN4
modelcode[7] => Equal4.IN2
modelcode[7] => Equal5.IN1
modelcode[7] => Equal6.IN2
modelcode[7] => Equal7.IN2
modelcode[7] => Equal8.IN4
modelcode[7] => Equal9.IN2
modelcode[7] => Equal10.IN2
modelcode[7] => Equal11.IN3
modelcode[7] => Equal12.IN2
modelcode[7] => Equal13.IN3
modelcode[7] => Equal14.IN4
modelcode[7] => Equal15.IN3
modelcode[7] => Equal16.IN5
modelcode[7] => Equal17.IN4
modelcode[7] => Equal18.IN3
modelcode[7] => Equal19.IN3
modelcode[7] => Equal20.IN4
modelcode[7] => Equal21.IN3
modelcode[7] => Equal22.IN5
modelcode[7] => Equal23.IN5
modelcode[7] => Equal24.IN4
have_fpa => bus_dati.DATAB
reset => nxm.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => cer_illhlt.OUTPUTSELECT
reset => cer_addrerr.OUTPUTSELECT
reset => cer_nxm.OUTPUTSELECT
reset => cer_iobto.OUTPUTSELECT
reset => cer_ysv.OUTPUTSELECT
reset => cer_rsv.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => kmillhalt.OUTPUTSELECT
reset => lma_fj.OUTPUTSELECT
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => psw_in_we_odd~reg0.ENA
reset => psw_in_we_even~reg0.ENA
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => psw_in_we_odd~reg0.CLK
clk => psw_in_we_even~reg0.CLK
clk => lma_fj.CLK
clk => kmillhalt.CLK
clk => ccr[0].CLK
clk => ccr[1].CLK
clk => ccr[2].CLK
clk => ccr[3].CLK
clk => ccr[4].CLK
clk => ccr[5].CLK
clk => cer_rsv.CLK
clk => cer_ysv.CLK
clk => cer_iobto.CLK
clk => cer_nxm.CLK
clk => cer_addrerr.CLK
clk => cer_illhlt.CLK
clk => pir[9].CLK
clk => pir[10].CLK
clk => pir[11].CLK
clk => pir[12].CLK
clk => pir[13].CLK
clk => pir[14].CLK
clk => pir[15].CLK
clk => stacklimit[0].CLK
clk => stacklimit[1].CLK
clk => stacklimit[2].CLK
clk => stacklimit[3].CLK
clk => stacklimit[4].CLK
clk => stacklimit[5].CLK
clk => stacklimit[6].CLK
clk => stacklimit[7].CLK
clk => stacklimit[8].CLK
clk => stacklimit[9].CLK
clk => stacklimit[10].CLK
clk => stacklimit[11].CLK
clk => stacklimit[12].CLK
clk => stacklimit[13].CLK
clk => stacklimit[14].CLK
clk => stacklimit[15].CLK
clk => psw_in[0]~reg0.CLK
clk => psw_in[1]~reg0.CLK
clk => psw_in[2]~reg0.CLK
clk => psw_in[3]~reg0.CLK
clk => psw_in[4]~reg0.CLK
clk => psw_in[5]~reg0.CLK
clk => psw_in[6]~reg0.CLK
clk => psw_in[7]~reg0.CLK
clk => psw_in[8]~reg0.CLK
clk => psw_in[9]~reg0.CLK
clk => psw_in[10]~reg0.CLK
clk => psw_in[11]~reg0.CLK
clk => psw_in[12]~reg0.CLK
clk => psw_in[13]~reg0.CLK
clk => psw_in[14]~reg0.CLK
clk => psw_in[15]~reg0.CLK
clk => nxm.CLK


|top|unibus:pdp11|m9312l:bootrom0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => ~NO_FANOUT~
base_addr[5] => ~NO_FANOUT~
base_addr[6] => ~NO_FANOUT~
base_addr[7] => ~NO_FANOUT~
base_addr[8] => ~NO_FANOUT~
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => ~NO_FANOUT~
bus_addr[1] => meme.RADDR
bus_addr[1] => memo.RADDR
bus_addr[2] => meme.RADDR1
bus_addr[2] => memo.RADDR1
bus_addr[3] => meme.RADDR2
bus_addr[3] => memo.RADDR2
bus_addr[4] => meme.RADDR3
bus_addr[4] => memo.RADDR3
bus_addr[5] => meme.RADDR4
bus_addr[5] => memo.RADDR4
bus_addr[6] => meme.RADDR5
bus_addr[6] => memo.RADDR5
bus_addr[7] => meme.RADDR6
bus_addr[7] => memo.RADDR6
bus_addr[8] => meme.RADDR7
bus_addr[8] => memo.RADDR7
bus_addr[9] => Equal0.IN17
bus_addr[10] => Equal0.IN16
bus_addr[11] => Equal0.IN15
bus_addr[12] => Equal0.IN14
bus_addr[13] => Equal0.IN13
bus_addr[14] => Equal0.IN12
bus_addr[15] => Equal0.IN11
bus_addr[16] => Equal0.IN10
bus_addr[17] => Equal0.IN9
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dati => ~NO_FANOUT~
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK


|top|unibus:pdp11|m9312h:bootrom1
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => ~NO_FANOUT~
base_addr[5] => ~NO_FANOUT~
base_addr[6] => ~NO_FANOUT~
base_addr[7] => ~NO_FANOUT~
base_addr[8] => ~NO_FANOUT~
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => ~NO_FANOUT~
bus_addr[1] => meme.RADDR
bus_addr[1] => memo.RADDR
bus_addr[2] => meme.RADDR1
bus_addr[2] => memo.RADDR1
bus_addr[3] => meme.RADDR2
bus_addr[3] => memo.RADDR2
bus_addr[4] => meme.RADDR3
bus_addr[4] => memo.RADDR3
bus_addr[5] => meme.RADDR4
bus_addr[5] => memo.RADDR4
bus_addr[6] => meme.RADDR5
bus_addr[6] => memo.RADDR5
bus_addr[7] => meme.RADDR6
bus_addr[7] => memo.RADDR6
bus_addr[8] => meme.RADDR7
bus_addr[8] => memo.RADDR7
bus_addr[9] => Equal0.IN17
bus_addr[10] => Equal0.IN16
bus_addr[11] => Equal0.IN15
bus_addr[12] => Equal0.IN14
bus_addr[13] => Equal0.IN13
bus_addr[14] => Equal0.IN12
bus_addr[15] => Equal0.IN11
bus_addr[16] => Equal0.IN10
bus_addr[17] => Equal0.IN9
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dati => ~NO_FANOUT~
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK


|top|unibus:pdp11|kw11l:kw0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => Equal0.IN16
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => br.DATAB
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Equal0.IN33
bus_addr[2] => Equal0.IN32
bus_addr[3] => Equal0.IN31
bus_addr[4] => Equal0.IN30
bus_addr[5] => Equal0.IN29
bus_addr[6] => Equal0.IN28
bus_addr[7] => Equal0.IN27
bus_addr[8] => Equal0.IN26
bus_addr[9] => Equal0.IN25
bus_addr[10] => Equal0.IN24
bus_addr[11] => Equal0.IN23
bus_addr[12] => Equal0.IN22
bus_addr[13] => Equal0.IN21
bus_addr[14] => Equal0.IN20
bus_addr[15] => Equal0.IN19
bus_addr[16] => Equal0.IN18
bus_addr[17] => Equal0.IN17
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => ~NO_FANOUT~
bus_dato[1] => ~NO_FANOUT~
bus_dato[2] => ~NO_FANOUT~
bus_dato[3] => ~NO_FANOUT~
bus_dato[4] => ~NO_FANOUT~
bus_dato[5] => ~NO_FANOUT~
bus_dato[6] => lc_ie.DATAB
bus_dato[7] => lc_monitor.DATAB
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
have_kw11l => base_addr_match.IN1
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => lc_monitor.OUTPUTSELECT
have_kw11l => lc_ie.OUTPUTSELECT
have_kw11l => br.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => lc_ie.OUTPUTSELECT
have_kw11l => lc_monitor.OUTPUTSELECT
have_kw11l => lc_clk_old.ENA
kw11l_hz[0] => Equal1.IN6
kw11l_hz[0] => Equal2.IN6
kw11l_hz[1] => Equal1.IN5
kw11l_hz[1] => Equal2.IN9
kw11l_hz[2] => Equal1.IN4
kw11l_hz[2] => Equal2.IN5
kw11l_hz[3] => Equal1.IN3
kw11l_hz[3] => Equal2.IN4
kw11l_hz[4] => Equal1.IN2
kw11l_hz[4] => Equal2.IN8
kw11l_hz[5] => Equal1.IN9
kw11l_hz[5] => Equal2.IN7
kw11l_hz[6] => Equal1.IN1
kw11l_hz[6] => Equal2.IN3
kw11l_hz[7] => Equal1.IN0
kw11l_hz[7] => Equal2.IN2
kw11l_hz[8] => Equal1.IN8
kw11l_hz[8] => Equal2.IN1
kw11l_hz[9] => Equal1.IN7
kw11l_hz[9] => Equal2.IN0
reset => br.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => lc_ie.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => lineclk.OUTPUTSELECT
reset => lc_monitor.OUTPUTSELECT
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => lineclk.CLK
clk50mhz => counter[0].CLK
clk50mhz => counter[1].CLK
clk50mhz => counter[2].CLK
clk50mhz => counter[3].CLK
clk50mhz => counter[4].CLK
clk50mhz => counter[5].CLK
clk50mhz => counter[6].CLK
clk50mhz => counter[7].CLK
clk50mhz => counter[8].CLK
clk50mhz => counter[9].CLK
clk50mhz => counter[10].CLK
clk50mhz => counter[11].CLK
clk50mhz => counter[12].CLK
clk50mhz => counter[13].CLK
clk50mhz => counter[14].CLK
clk50mhz => counter[15].CLK
clk50mhz => counter[16].CLK
clk50mhz => counter[17].CLK
clk50mhz => counter[18].CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => lc_ie.CLK
clk => lc_monitor.CLK
clk => lc_clk_old.CLK
clk => br~reg0.CLK
clk => interrupt_state~5.DATAIN


|top|unibus:pdp11|kl11:kl0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal9.IN14
base_addr[4] => Equal9.IN13
base_addr[5] => Equal9.IN12
base_addr[6] => Equal9.IN11
base_addr[7] => Equal9.IN10
base_addr[8] => Equal9.IN9
base_addr[9] => Equal9.IN8
base_addr[10] => Equal9.IN7
base_addr[11] => Equal9.IN6
base_addr[12] => Equal9.IN5
base_addr[13] => Equal9.IN4
base_addr[14] => Equal9.IN3
base_addr[15] => Equal9.IN2
base_addr[16] => Equal9.IN1
base_addr[17] => Equal9.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
ovec[0] => int_vector.DATAB
ovec[1] => int_vector.DATAB
ovec[2] => int_vector.DATAB
ovec[3] => int_vector.DATAB
ovec[4] => int_vector.DATAB
ovec[5] => int_vector.DATAB
ovec[6] => int_vector.DATAB
ovec[7] => int_vector.DATAB
ovec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN4
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN3
bus_addr[1] => Mux9.IN5
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN5
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN5
bus_addr[1] => Mux22.IN5
bus_addr[2] => Mux0.IN3
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN2
bus_addr[2] => Mux9.IN4
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN4
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN4
bus_addr[2] => Mux22.IN4
bus_addr[3] => Equal9.IN29
bus_addr[4] => Equal9.IN28
bus_addr[5] => Equal9.IN27
bus_addr[6] => Equal9.IN26
bus_addr[7] => Equal9.IN25
bus_addr[8] => Equal9.IN24
bus_addr[9] => Equal9.IN23
bus_addr[10] => Equal9.IN22
bus_addr[11] => Equal9.IN21
bus_addr[12] => Equal9.IN20
bus_addr[13] => Equal9.IN19
bus_addr[14] => Equal9.IN18
bus_addr[15] => Equal9.IN17
bus_addr[16] => Equal9.IN16
bus_addr[17] => Equal9.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rx_done.OUTPUTSELECT
bus_dato[0] => Mux20.IN2
bus_dato[1] => Mux19.IN2
bus_dato[2] => Mux18.IN2
bus_dato[3] => Mux17.IN2
bus_dato[4] => Mux16.IN2
bus_dato[5] => Mux15.IN2
bus_dato[6] => Mux10.IN2
bus_dato[6] => Mux12.IN2
bus_dato[6] => Mux14.IN2
bus_dato[7] => tx_buf.DATAA
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => rxfilter.DATAB
rts <= rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
have_kl11 => base_addr_match.IN1
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => br.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => recv_silo.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => tx.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => bus_dati[0]~reg0.ENA
have_kl11 => bus_dati[1]~reg0.ENA
have_kl11 => bus_dati[2]~reg0.ENA
have_kl11 => bus_dati[3]~reg0.ENA
have_kl11 => bus_dati[4]~reg0.ENA
have_kl11 => bus_dati[5]~reg0.ENA
have_kl11 => bus_dati[6]~reg0.ENA
have_kl11 => bus_dati[7]~reg0.ENA
have_kl11 => bus_dati[8]~reg0.ENA
have_kl11 => bus_dati[9]~reg0.ENA
have_kl11 => bus_dati[10]~reg0.ENA
have_kl11 => bus_dati[11]~reg0.ENA
have_kl11 => bus_dati[12]~reg0.ENA
have_kl11 => bus_dati[13]~reg0.ENA
have_kl11 => bus_dati[14]~reg0.ENA
have_kl11 => bus_dati[15]~reg0.ENA
have_kl11 => rx_copied.ENA
have_kl11 => recv_copy_filter[0].ENA
have_kl11 => recv_copy_filter[1].ENA
have_kl11 => tx_start.ENA
have_kl11 => tx_rdy.ENA
have_kl11 => rx_act.ENA
have_kl11 => tx_ie.ENA
have_kl11 => rx_buf[0].ENA
have_kl11 => rx_buf[1].ENA
have_kl11 => rx_buf[2].ENA
have_kl11 => rx_buf[3].ENA
have_kl11 => rx_buf[4].ENA
have_kl11 => rx_buf[5].ENA
have_kl11 => rx_buf[6].ENA
have_kl11 => rx_buf[7].ENA
have_kl11 => tx_buf[0].ENA
have_kl11 => tx_buf[1].ENA
have_kl11 => tx_buf[2].ENA
have_kl11 => tx_buf[3].ENA
have_kl11 => tx_buf[4].ENA
have_kl11 => tx_buf[5].ENA
have_kl11 => tx_buf[6].ENA
have_kl11 => tx_buf[7].ENA
have_kl11 => rx_ie.ENA
have_kl11 => rx_done.ENA
have_kl11_force7bit => bus_dati.OUTPUTSELECT
have_kl11_force7bit => tx_buf.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_silo.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_bps[0] => Equal0.IN13
have_kl11_bps[0] => Equal1.IN13
have_kl11_bps[0] => Equal2.IN13
have_kl11_bps[0] => Equal3.IN13
have_kl11_bps[0] => Equal4.IN13
have_kl11_bps[0] => Equal5.IN13
have_kl11_bps[0] => Equal6.IN13
have_kl11_bps[0] => Equal7.IN13
have_kl11_bps[0] => Equal8.IN13
have_kl11_bps[1] => Equal0.IN12
have_kl11_bps[1] => Equal1.IN12
have_kl11_bps[1] => Equal2.IN12
have_kl11_bps[1] => Equal3.IN12
have_kl11_bps[1] => Equal4.IN12
have_kl11_bps[1] => Equal5.IN12
have_kl11_bps[1] => Equal6.IN12
have_kl11_bps[1] => Equal7.IN12
have_kl11_bps[1] => Equal8.IN12
have_kl11_bps[2] => Equal0.IN11
have_kl11_bps[2] => Equal1.IN11
have_kl11_bps[2] => Equal2.IN11
have_kl11_bps[2] => Equal3.IN11
have_kl11_bps[2] => Equal4.IN11
have_kl11_bps[2] => Equal5.IN11
have_kl11_bps[2] => Equal6.IN11
have_kl11_bps[2] => Equal7.IN11
have_kl11_bps[2] => Equal8.IN11
have_kl11_bps[3] => Equal0.IN10
have_kl11_bps[3] => Equal1.IN10
have_kl11_bps[3] => Equal2.IN10
have_kl11_bps[3] => Equal3.IN10
have_kl11_bps[3] => Equal4.IN10
have_kl11_bps[3] => Equal5.IN10
have_kl11_bps[3] => Equal6.IN10
have_kl11_bps[3] => Equal7.IN10
have_kl11_bps[3] => Equal8.IN10
have_kl11_bps[4] => Equal0.IN9
have_kl11_bps[4] => Equal1.IN17
have_kl11_bps[4] => Equal2.IN9
have_kl11_bps[4] => Equal3.IN9
have_kl11_bps[4] => Equal4.IN9
have_kl11_bps[4] => Equal5.IN9
have_kl11_bps[4] => Equal6.IN9
have_kl11_bps[4] => Equal7.IN9
have_kl11_bps[4] => Equal8.IN9
have_kl11_bps[5] => Equal0.IN8
have_kl11_bps[5] => Equal1.IN16
have_kl11_bps[5] => Equal2.IN17
have_kl11_bps[5] => Equal3.IN8
have_kl11_bps[5] => Equal4.IN8
have_kl11_bps[5] => Equal5.IN8
have_kl11_bps[5] => Equal6.IN8
have_kl11_bps[5] => Equal7.IN8
have_kl11_bps[5] => Equal8.IN8
have_kl11_bps[6] => Equal0.IN7
have_kl11_bps[6] => Equal1.IN9
have_kl11_bps[6] => Equal2.IN16
have_kl11_bps[6] => Equal3.IN17
have_kl11_bps[6] => Equal4.IN7
have_kl11_bps[6] => Equal5.IN7
have_kl11_bps[6] => Equal6.IN7
have_kl11_bps[6] => Equal7.IN7
have_kl11_bps[6] => Equal8.IN7
have_kl11_bps[7] => Equal0.IN6
have_kl11_bps[7] => Equal1.IN15
have_kl11_bps[7] => Equal2.IN8
have_kl11_bps[7] => Equal3.IN16
have_kl11_bps[7] => Equal4.IN17
have_kl11_bps[7] => Equal5.IN6
have_kl11_bps[7] => Equal6.IN6
have_kl11_bps[7] => Equal7.IN6
have_kl11_bps[7] => Equal8.IN6
have_kl11_bps[8] => Equal0.IN5
have_kl11_bps[8] => Equal1.IN8
have_kl11_bps[8] => Equal2.IN15
have_kl11_bps[8] => Equal3.IN7
have_kl11_bps[8] => Equal4.IN16
have_kl11_bps[8] => Equal5.IN17
have_kl11_bps[8] => Equal6.IN5
have_kl11_bps[8] => Equal7.IN17
have_kl11_bps[8] => Equal8.IN5
have_kl11_bps[9] => Equal0.IN4
have_kl11_bps[9] => Equal1.IN7
have_kl11_bps[9] => Equal2.IN7
have_kl11_bps[9] => Equal3.IN15
have_kl11_bps[9] => Equal4.IN6
have_kl11_bps[9] => Equal5.IN16
have_kl11_bps[9] => Equal6.IN17
have_kl11_bps[9] => Equal7.IN5
have_kl11_bps[9] => Equal8.IN17
have_kl11_bps[10] => Equal0.IN17
have_kl11_bps[10] => Equal1.IN14
have_kl11_bps[10] => Equal2.IN6
have_kl11_bps[10] => Equal3.IN6
have_kl11_bps[10] => Equal4.IN15
have_kl11_bps[10] => Equal5.IN5
have_kl11_bps[10] => Equal6.IN16
have_kl11_bps[10] => Equal7.IN4
have_kl11_bps[10] => Equal8.IN4
have_kl11_bps[11] => Equal0.IN3
have_kl11_bps[11] => Equal1.IN6
have_kl11_bps[11] => Equal2.IN14
have_kl11_bps[11] => Equal3.IN5
have_kl11_bps[11] => Equal4.IN5
have_kl11_bps[11] => Equal5.IN15
have_kl11_bps[11] => Equal6.IN4
have_kl11_bps[11] => Equal7.IN3
have_kl11_bps[11] => Equal8.IN3
have_kl11_bps[12] => Equal0.IN2
have_kl11_bps[12] => Equal1.IN5
have_kl11_bps[12] => Equal2.IN5
have_kl11_bps[12] => Equal3.IN14
have_kl11_bps[12] => Equal4.IN4
have_kl11_bps[12] => Equal5.IN4
have_kl11_bps[12] => Equal6.IN15
have_kl11_bps[12] => Equal7.IN2
have_kl11_bps[12] => Equal8.IN2
have_kl11_bps[13] => Equal0.IN1
have_kl11_bps[13] => Equal1.IN4
have_kl11_bps[13] => Equal2.IN4
have_kl11_bps[13] => Equal3.IN4
have_kl11_bps[13] => Equal4.IN14
have_kl11_bps[13] => Equal5.IN3
have_kl11_bps[13] => Equal6.IN3
have_kl11_bps[13] => Equal7.IN16
have_kl11_bps[13] => Equal8.IN1
have_kl11_bps[14] => Equal0.IN0
have_kl11_bps[14] => Equal1.IN3
have_kl11_bps[14] => Equal2.IN3
have_kl11_bps[14] => Equal3.IN3
have_kl11_bps[14] => Equal4.IN3
have_kl11_bps[14] => Equal5.IN14
have_kl11_bps[14] => Equal6.IN2
have_kl11_bps[14] => Equal7.IN15
have_kl11_bps[14] => Equal8.IN16
have_kl11_bps[15] => Equal0.IN16
have_kl11_bps[15] => Equal1.IN2
have_kl11_bps[15] => Equal2.IN2
have_kl11_bps[15] => Equal3.IN2
have_kl11_bps[15] => Equal4.IN2
have_kl11_bps[15] => Equal5.IN2
have_kl11_bps[15] => Equal6.IN14
have_kl11_bps[15] => Equal7.IN14
have_kl11_bps[15] => Equal8.IN15
have_kl11_bps[16] => Equal0.IN15
have_kl11_bps[16] => Equal1.IN1
have_kl11_bps[16] => Equal2.IN1
have_kl11_bps[16] => Equal3.IN1
have_kl11_bps[16] => Equal4.IN1
have_kl11_bps[16] => Equal5.IN1
have_kl11_bps[16] => Equal6.IN1
have_kl11_bps[16] => Equal7.IN1
have_kl11_bps[16] => Equal8.IN14
have_kl11_bps[17] => Equal0.IN14
have_kl11_bps[17] => Equal1.IN0
have_kl11_bps[17] => Equal2.IN0
have_kl11_bps[17] => Equal3.IN0
have_kl11_bps[17] => Equal4.IN0
have_kl11_bps[17] => Equal5.IN0
have_kl11_bps[17] => Equal6.IN0
have_kl11_bps[17] => Equal7.IN0
have_kl11_bps[17] => Equal8.IN0
reset => rx_trigger.OUTPUTSELECT
reset => tx_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_ie.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => tx_ie.OUTPUTSELECT
reset => rx_act.OUTPUTSELECT
reset => tx_rdy.OUTPUTSELECT
reset => tx_start.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => rx_copied.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdctrigger.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_buf_loaded.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rts.OUTPUTSELECT
reset => rxf.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_silo.OUTPUTSELECT
reset => recv_copy.OUTPUTSELECT
reset => recv_sample[4].ENA
reset => recv_sample[3].ENA
reset => recv_sample[2].ENA
reset => recv_sample[1].ENA
reset => recv_sample[0].ENA
reset => tx~reg0.ENA
reset => xmit_buf[7].ENA
reset => xmit_buf[6].ENA
reset => xmit_buf[5].ENA
reset => xmit_buf[4].ENA
reset => xmit_buf[3].ENA
reset => xmit_buf[2].ENA
reset => xmit_buf[1].ENA
reset => xmit_buf[0].ENA
reset => xmit_bit[2].ENA
reset => xmit_bit[1].ENA
reset => xmit_bit[0].ENA
reset => xmit_sample[4].ENA
reset => xmit_sample[3].ENA
reset => xmit_sample[2].ENA
reset => xmit_sample[1].ENA
reset => xmit_sample[0].ENA
reset => recv_work[0].ENA
reset => recv_work[1].ENA
reset => recv_work[2].ENA
reset => recv_work[3].ENA
reset => recv_work[4].ENA
reset => recv_work[5].ENA
reset => recv_work[6].ENA
reset => recv_work[7].ENA
reset => recv_bit[0].ENA
reset => recv_bit[1].ENA
reset => recv_bit[2].ENA
reset => recv_count[0].ENA
reset => recv_count[1].ENA
reset => recv_count[2].ENA
reset => recv_count[3].ENA
reset => recv_count[4].ENA
reset => recv_buf[0].ENA
reset => recv_buf[1].ENA
reset => recv_buf[2].ENA
reset => recv_buf[3].ENA
reset => recv_buf[4].ENA
reset => recv_buf[5].ENA
reset => recv_buf[6].ENA
reset => recv_buf[7].ENA
reset => rx_copied_filter[0].ENA
reset => rx_copied_filter[1].ENA
reset => rxfilter[0].ENA
reset => rxfilter[1].ENA
reset => rxfilter[2].ENA
reset => rxfilter[3].ENA
reset => rxfilter[4].ENA
reset => rxfilter[5].ENA
reset => rxfilter[6].ENA
reset => rxfilter[7].ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => recv_silo~12.CLK
clk50mhz => recv_silo~0.CLK
clk50mhz => recv_silo~1.CLK
clk50mhz => recv_silo~2.CLK
clk50mhz => recv_silo~3.CLK
clk50mhz => recv_silo~4.CLK
clk50mhz => recv_silo~5.CLK
clk50mhz => recv_silo~6.CLK
clk50mhz => recv_silo~7.CLK
clk50mhz => recv_silo~8.CLK
clk50mhz => recv_silo~9.CLK
clk50mhz => recv_silo~10.CLK
clk50mhz => recv_silo~11.CLK
clk50mhz => xmit_sample[0].CLK
clk50mhz => xmit_sample[1].CLK
clk50mhz => xmit_sample[2].CLK
clk50mhz => xmit_sample[3].CLK
clk50mhz => xmit_sample[4].CLK
clk50mhz => xmit_bit[0].CLK
clk50mhz => xmit_bit[1].CLK
clk50mhz => xmit_bit[2].CLK
clk50mhz => xmit_buf[0].CLK
clk50mhz => xmit_buf[1].CLK
clk50mhz => xmit_buf[2].CLK
clk50mhz => xmit_buf[3].CLK
clk50mhz => xmit_buf[4].CLK
clk50mhz => xmit_buf[5].CLK
clk50mhz => xmit_buf[6].CLK
clk50mhz => xmit_buf[7].CLK
clk50mhz => tx~reg0.CLK
clk50mhz => recv_sample[0].CLK
clk50mhz => recv_sample[1].CLK
clk50mhz => recv_sample[2].CLK
clk50mhz => recv_sample[3].CLK
clk50mhz => recv_sample[4].CLK
clk50mhz => recv_work[0].CLK
clk50mhz => recv_work[1].CLK
clk50mhz => recv_work[2].CLK
clk50mhz => recv_work[3].CLK
clk50mhz => recv_work[4].CLK
clk50mhz => recv_work[5].CLK
clk50mhz => recv_work[6].CLK
clk50mhz => recv_work[7].CLK
clk50mhz => recv_bit[0].CLK
clk50mhz => recv_bit[1].CLK
clk50mhz => recv_bit[2].CLK
clk50mhz => recv_count[0].CLK
clk50mhz => recv_count[1].CLK
clk50mhz => recv_count[2].CLK
clk50mhz => recv_count[3].CLK
clk50mhz => recv_count[4].CLK
clk50mhz => recv_buf[0].CLK
clk50mhz => recv_buf[1].CLK
clk50mhz => recv_buf[2].CLK
clk50mhz => recv_buf[3].CLK
clk50mhz => recv_buf[4].CLK
clk50mhz => recv_buf[5].CLK
clk50mhz => recv_buf[6].CLK
clk50mhz => recv_buf[7].CLK
clk50mhz => rx_copied_filter[0].CLK
clk50mhz => rx_copied_filter[1].CLK
clk50mhz => rxfilter[0].CLK
clk50mhz => rxfilter[1].CLK
clk50mhz => rxfilter[2].CLK
clk50mhz => rxfilter[3].CLK
clk50mhz => rxfilter[4].CLK
clk50mhz => rxfilter[5].CLK
clk50mhz => rxfilter[6].CLK
clk50mhz => rxfilter[7].CLK
clk50mhz => recv_p[0].CLK
clk50mhz => recv_p[1].CLK
clk50mhz => recv_p[2].CLK
clk50mhz => recv_p[3].CLK
clk50mhz => recv_c[0].CLK
clk50mhz => recv_c[1].CLK
clk50mhz => recv_c[2].CLK
clk50mhz => recv_c[3].CLK
clk50mhz => rxf.CLK
clk50mhz => rts~reg0.CLK
clk50mhz => rtsstretch[0].CLK
clk50mhz => rtsstretch[1].CLK
clk50mhz => rtsstretch[2].CLK
clk50mhz => rtsstretch[3].CLK
clk50mhz => rtsstretch[4].CLK
clk50mhz => rtsstretch[5].CLK
clk50mhz => rtsstretch[6].CLK
clk50mhz => rtsstretch[7].CLK
clk50mhz => rtsstretch[8].CLK
clk50mhz => rtsstretch[9].CLK
clk50mhz => recv_copy.CLK
clk50mhz => xmit_buf_loaded.CLK
clk50mhz => cdctrigger.CLK
clk50mhz => cdc[0].CLK
clk50mhz => cdc[1].CLK
clk50mhz => cdc[2].CLK
clk50mhz => cdc[3].CLK
clk50mhz => cdc[4].CLK
clk50mhz => cdc[5].CLK
clk50mhz => cdc[6].CLK
clk50mhz => cdc[7].CLK
clk50mhz => cdc[8].CLK
clk50mhz => cdc[9].CLK
clk50mhz => cdc[10].CLK
clk50mhz => cdc[11].CLK
clk50mhz => xmit_state~4.DATAIN
clk50mhz => recv_state~5.DATAIN
clk50mhz => recv_silo.CLK0
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => rx_copied.CLK
clk => recv_copy_filter[0].CLK
clk => recv_copy_filter[1].CLK
clk => tx_start.CLK
clk => tx_rdy.CLK
clk => rx_act.CLK
clk => tx_ie.CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_buf[3].CLK
clk => rx_buf[4].CLK
clk => rx_buf[5].CLK
clk => rx_buf[6].CLK
clk => rx_buf[7].CLK
clk => tx_buf[0].CLK
clk => tx_buf[1].CLK
clk => tx_buf[2].CLK
clk => tx_buf[3].CLK
clk => tx_buf[4].CLK
clk => tx_buf[5].CLK
clk => tx_buf[6].CLK
clk => tx_buf[7].CLK
clk => rx_ie.CLK
clk => rx_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => tx_trigger.CLK
clk => rx_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|kl11:kl1
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal9.IN14
base_addr[4] => Equal9.IN13
base_addr[5] => Equal9.IN12
base_addr[6] => Equal9.IN11
base_addr[7] => Equal9.IN10
base_addr[8] => Equal9.IN9
base_addr[9] => Equal9.IN8
base_addr[10] => Equal9.IN7
base_addr[11] => Equal9.IN6
base_addr[12] => Equal9.IN5
base_addr[13] => Equal9.IN4
base_addr[14] => Equal9.IN3
base_addr[15] => Equal9.IN2
base_addr[16] => Equal9.IN1
base_addr[17] => Equal9.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
ovec[0] => int_vector.DATAB
ovec[1] => int_vector.DATAB
ovec[2] => int_vector.DATAB
ovec[3] => int_vector.DATAB
ovec[4] => int_vector.DATAB
ovec[5] => int_vector.DATAB
ovec[6] => int_vector.DATAB
ovec[7] => int_vector.DATAB
ovec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN4
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN3
bus_addr[1] => Mux9.IN5
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN5
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN5
bus_addr[1] => Mux22.IN5
bus_addr[2] => Mux0.IN3
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN2
bus_addr[2] => Mux9.IN4
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN4
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN4
bus_addr[2] => Mux22.IN4
bus_addr[3] => Equal9.IN29
bus_addr[4] => Equal9.IN28
bus_addr[5] => Equal9.IN27
bus_addr[6] => Equal9.IN26
bus_addr[7] => Equal9.IN25
bus_addr[8] => Equal9.IN24
bus_addr[9] => Equal9.IN23
bus_addr[10] => Equal9.IN22
bus_addr[11] => Equal9.IN21
bus_addr[12] => Equal9.IN20
bus_addr[13] => Equal9.IN19
bus_addr[14] => Equal9.IN18
bus_addr[15] => Equal9.IN17
bus_addr[16] => Equal9.IN16
bus_addr[17] => Equal9.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rx_done.OUTPUTSELECT
bus_dato[0] => Mux20.IN2
bus_dato[1] => Mux19.IN2
bus_dato[2] => Mux18.IN2
bus_dato[3] => Mux17.IN2
bus_dato[4] => Mux16.IN2
bus_dato[5] => Mux15.IN2
bus_dato[6] => Mux10.IN2
bus_dato[6] => Mux12.IN2
bus_dato[6] => Mux14.IN2
bus_dato[7] => tx_buf.DATAA
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => rxfilter.DATAB
rts <= rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
have_kl11 => base_addr_match.IN1
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => br.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => recv_silo.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => tx.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => bus_dati[0]~reg0.ENA
have_kl11 => bus_dati[1]~reg0.ENA
have_kl11 => bus_dati[2]~reg0.ENA
have_kl11 => bus_dati[3]~reg0.ENA
have_kl11 => bus_dati[4]~reg0.ENA
have_kl11 => bus_dati[5]~reg0.ENA
have_kl11 => bus_dati[6]~reg0.ENA
have_kl11 => bus_dati[7]~reg0.ENA
have_kl11 => bus_dati[8]~reg0.ENA
have_kl11 => bus_dati[9]~reg0.ENA
have_kl11 => bus_dati[10]~reg0.ENA
have_kl11 => bus_dati[11]~reg0.ENA
have_kl11 => bus_dati[12]~reg0.ENA
have_kl11 => bus_dati[13]~reg0.ENA
have_kl11 => bus_dati[14]~reg0.ENA
have_kl11 => bus_dati[15]~reg0.ENA
have_kl11 => rx_copied.ENA
have_kl11 => recv_copy_filter[0].ENA
have_kl11 => recv_copy_filter[1].ENA
have_kl11 => tx_start.ENA
have_kl11 => tx_rdy.ENA
have_kl11 => rx_act.ENA
have_kl11 => tx_ie.ENA
have_kl11 => rx_buf[0].ENA
have_kl11 => rx_buf[1].ENA
have_kl11 => rx_buf[2].ENA
have_kl11 => rx_buf[3].ENA
have_kl11 => rx_buf[4].ENA
have_kl11 => rx_buf[5].ENA
have_kl11 => rx_buf[6].ENA
have_kl11 => rx_buf[7].ENA
have_kl11 => tx_buf[0].ENA
have_kl11 => tx_buf[1].ENA
have_kl11 => tx_buf[2].ENA
have_kl11 => tx_buf[3].ENA
have_kl11 => tx_buf[4].ENA
have_kl11 => tx_buf[5].ENA
have_kl11 => tx_buf[6].ENA
have_kl11 => tx_buf[7].ENA
have_kl11 => rx_ie.ENA
have_kl11 => rx_done.ENA
have_kl11_force7bit => bus_dati.OUTPUTSELECT
have_kl11_force7bit => tx_buf.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_silo.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_bps[0] => Equal0.IN13
have_kl11_bps[0] => Equal1.IN13
have_kl11_bps[0] => Equal2.IN13
have_kl11_bps[0] => Equal3.IN13
have_kl11_bps[0] => Equal4.IN13
have_kl11_bps[0] => Equal5.IN13
have_kl11_bps[0] => Equal6.IN13
have_kl11_bps[0] => Equal7.IN13
have_kl11_bps[0] => Equal8.IN13
have_kl11_bps[1] => Equal0.IN12
have_kl11_bps[1] => Equal1.IN12
have_kl11_bps[1] => Equal2.IN12
have_kl11_bps[1] => Equal3.IN12
have_kl11_bps[1] => Equal4.IN12
have_kl11_bps[1] => Equal5.IN12
have_kl11_bps[1] => Equal6.IN12
have_kl11_bps[1] => Equal7.IN12
have_kl11_bps[1] => Equal8.IN12
have_kl11_bps[2] => Equal0.IN11
have_kl11_bps[2] => Equal1.IN11
have_kl11_bps[2] => Equal2.IN11
have_kl11_bps[2] => Equal3.IN11
have_kl11_bps[2] => Equal4.IN11
have_kl11_bps[2] => Equal5.IN11
have_kl11_bps[2] => Equal6.IN11
have_kl11_bps[2] => Equal7.IN11
have_kl11_bps[2] => Equal8.IN11
have_kl11_bps[3] => Equal0.IN10
have_kl11_bps[3] => Equal1.IN10
have_kl11_bps[3] => Equal2.IN10
have_kl11_bps[3] => Equal3.IN10
have_kl11_bps[3] => Equal4.IN10
have_kl11_bps[3] => Equal5.IN10
have_kl11_bps[3] => Equal6.IN10
have_kl11_bps[3] => Equal7.IN10
have_kl11_bps[3] => Equal8.IN10
have_kl11_bps[4] => Equal0.IN9
have_kl11_bps[4] => Equal1.IN17
have_kl11_bps[4] => Equal2.IN9
have_kl11_bps[4] => Equal3.IN9
have_kl11_bps[4] => Equal4.IN9
have_kl11_bps[4] => Equal5.IN9
have_kl11_bps[4] => Equal6.IN9
have_kl11_bps[4] => Equal7.IN9
have_kl11_bps[4] => Equal8.IN9
have_kl11_bps[5] => Equal0.IN8
have_kl11_bps[5] => Equal1.IN16
have_kl11_bps[5] => Equal2.IN17
have_kl11_bps[5] => Equal3.IN8
have_kl11_bps[5] => Equal4.IN8
have_kl11_bps[5] => Equal5.IN8
have_kl11_bps[5] => Equal6.IN8
have_kl11_bps[5] => Equal7.IN8
have_kl11_bps[5] => Equal8.IN8
have_kl11_bps[6] => Equal0.IN7
have_kl11_bps[6] => Equal1.IN9
have_kl11_bps[6] => Equal2.IN16
have_kl11_bps[6] => Equal3.IN17
have_kl11_bps[6] => Equal4.IN7
have_kl11_bps[6] => Equal5.IN7
have_kl11_bps[6] => Equal6.IN7
have_kl11_bps[6] => Equal7.IN7
have_kl11_bps[6] => Equal8.IN7
have_kl11_bps[7] => Equal0.IN6
have_kl11_bps[7] => Equal1.IN15
have_kl11_bps[7] => Equal2.IN8
have_kl11_bps[7] => Equal3.IN16
have_kl11_bps[7] => Equal4.IN17
have_kl11_bps[7] => Equal5.IN6
have_kl11_bps[7] => Equal6.IN6
have_kl11_bps[7] => Equal7.IN6
have_kl11_bps[7] => Equal8.IN6
have_kl11_bps[8] => Equal0.IN5
have_kl11_bps[8] => Equal1.IN8
have_kl11_bps[8] => Equal2.IN15
have_kl11_bps[8] => Equal3.IN7
have_kl11_bps[8] => Equal4.IN16
have_kl11_bps[8] => Equal5.IN17
have_kl11_bps[8] => Equal6.IN5
have_kl11_bps[8] => Equal7.IN17
have_kl11_bps[8] => Equal8.IN5
have_kl11_bps[9] => Equal0.IN4
have_kl11_bps[9] => Equal1.IN7
have_kl11_bps[9] => Equal2.IN7
have_kl11_bps[9] => Equal3.IN15
have_kl11_bps[9] => Equal4.IN6
have_kl11_bps[9] => Equal5.IN16
have_kl11_bps[9] => Equal6.IN17
have_kl11_bps[9] => Equal7.IN5
have_kl11_bps[9] => Equal8.IN17
have_kl11_bps[10] => Equal0.IN17
have_kl11_bps[10] => Equal1.IN14
have_kl11_bps[10] => Equal2.IN6
have_kl11_bps[10] => Equal3.IN6
have_kl11_bps[10] => Equal4.IN15
have_kl11_bps[10] => Equal5.IN5
have_kl11_bps[10] => Equal6.IN16
have_kl11_bps[10] => Equal7.IN4
have_kl11_bps[10] => Equal8.IN4
have_kl11_bps[11] => Equal0.IN3
have_kl11_bps[11] => Equal1.IN6
have_kl11_bps[11] => Equal2.IN14
have_kl11_bps[11] => Equal3.IN5
have_kl11_bps[11] => Equal4.IN5
have_kl11_bps[11] => Equal5.IN15
have_kl11_bps[11] => Equal6.IN4
have_kl11_bps[11] => Equal7.IN3
have_kl11_bps[11] => Equal8.IN3
have_kl11_bps[12] => Equal0.IN2
have_kl11_bps[12] => Equal1.IN5
have_kl11_bps[12] => Equal2.IN5
have_kl11_bps[12] => Equal3.IN14
have_kl11_bps[12] => Equal4.IN4
have_kl11_bps[12] => Equal5.IN4
have_kl11_bps[12] => Equal6.IN15
have_kl11_bps[12] => Equal7.IN2
have_kl11_bps[12] => Equal8.IN2
have_kl11_bps[13] => Equal0.IN1
have_kl11_bps[13] => Equal1.IN4
have_kl11_bps[13] => Equal2.IN4
have_kl11_bps[13] => Equal3.IN4
have_kl11_bps[13] => Equal4.IN14
have_kl11_bps[13] => Equal5.IN3
have_kl11_bps[13] => Equal6.IN3
have_kl11_bps[13] => Equal7.IN16
have_kl11_bps[13] => Equal8.IN1
have_kl11_bps[14] => Equal0.IN0
have_kl11_bps[14] => Equal1.IN3
have_kl11_bps[14] => Equal2.IN3
have_kl11_bps[14] => Equal3.IN3
have_kl11_bps[14] => Equal4.IN3
have_kl11_bps[14] => Equal5.IN14
have_kl11_bps[14] => Equal6.IN2
have_kl11_bps[14] => Equal7.IN15
have_kl11_bps[14] => Equal8.IN16
have_kl11_bps[15] => Equal0.IN16
have_kl11_bps[15] => Equal1.IN2
have_kl11_bps[15] => Equal2.IN2
have_kl11_bps[15] => Equal3.IN2
have_kl11_bps[15] => Equal4.IN2
have_kl11_bps[15] => Equal5.IN2
have_kl11_bps[15] => Equal6.IN14
have_kl11_bps[15] => Equal7.IN14
have_kl11_bps[15] => Equal8.IN15
have_kl11_bps[16] => Equal0.IN15
have_kl11_bps[16] => Equal1.IN1
have_kl11_bps[16] => Equal2.IN1
have_kl11_bps[16] => Equal3.IN1
have_kl11_bps[16] => Equal4.IN1
have_kl11_bps[16] => Equal5.IN1
have_kl11_bps[16] => Equal6.IN1
have_kl11_bps[16] => Equal7.IN1
have_kl11_bps[16] => Equal8.IN14
have_kl11_bps[17] => Equal0.IN14
have_kl11_bps[17] => Equal1.IN0
have_kl11_bps[17] => Equal2.IN0
have_kl11_bps[17] => Equal3.IN0
have_kl11_bps[17] => Equal4.IN0
have_kl11_bps[17] => Equal5.IN0
have_kl11_bps[17] => Equal6.IN0
have_kl11_bps[17] => Equal7.IN0
have_kl11_bps[17] => Equal8.IN0
reset => rx_trigger.OUTPUTSELECT
reset => tx_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_ie.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => tx_ie.OUTPUTSELECT
reset => rx_act.OUTPUTSELECT
reset => tx_rdy.OUTPUTSELECT
reset => tx_start.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => rx_copied.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdctrigger.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_buf_loaded.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rts.OUTPUTSELECT
reset => rxf.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_silo.OUTPUTSELECT
reset => recv_copy.OUTPUTSELECT
reset => recv_sample[4].ENA
reset => recv_sample[3].ENA
reset => recv_sample[2].ENA
reset => recv_sample[1].ENA
reset => recv_sample[0].ENA
reset => tx~reg0.ENA
reset => xmit_buf[7].ENA
reset => xmit_buf[6].ENA
reset => xmit_buf[5].ENA
reset => xmit_buf[4].ENA
reset => xmit_buf[3].ENA
reset => xmit_buf[2].ENA
reset => xmit_buf[1].ENA
reset => xmit_buf[0].ENA
reset => xmit_bit[2].ENA
reset => xmit_bit[1].ENA
reset => xmit_bit[0].ENA
reset => xmit_sample[4].ENA
reset => xmit_sample[3].ENA
reset => xmit_sample[2].ENA
reset => xmit_sample[1].ENA
reset => xmit_sample[0].ENA
reset => recv_work[0].ENA
reset => recv_work[1].ENA
reset => recv_work[2].ENA
reset => recv_work[3].ENA
reset => recv_work[4].ENA
reset => recv_work[5].ENA
reset => recv_work[6].ENA
reset => recv_work[7].ENA
reset => recv_bit[0].ENA
reset => recv_bit[1].ENA
reset => recv_bit[2].ENA
reset => recv_count[0].ENA
reset => recv_count[1].ENA
reset => recv_count[2].ENA
reset => recv_count[3].ENA
reset => recv_count[4].ENA
reset => recv_buf[0].ENA
reset => recv_buf[1].ENA
reset => recv_buf[2].ENA
reset => recv_buf[3].ENA
reset => recv_buf[4].ENA
reset => recv_buf[5].ENA
reset => recv_buf[6].ENA
reset => recv_buf[7].ENA
reset => rx_copied_filter[0].ENA
reset => rx_copied_filter[1].ENA
reset => rxfilter[0].ENA
reset => rxfilter[1].ENA
reset => rxfilter[2].ENA
reset => rxfilter[3].ENA
reset => rxfilter[4].ENA
reset => rxfilter[5].ENA
reset => rxfilter[6].ENA
reset => rxfilter[7].ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => recv_silo~12.CLK
clk50mhz => recv_silo~0.CLK
clk50mhz => recv_silo~1.CLK
clk50mhz => recv_silo~2.CLK
clk50mhz => recv_silo~3.CLK
clk50mhz => recv_silo~4.CLK
clk50mhz => recv_silo~5.CLK
clk50mhz => recv_silo~6.CLK
clk50mhz => recv_silo~7.CLK
clk50mhz => recv_silo~8.CLK
clk50mhz => recv_silo~9.CLK
clk50mhz => recv_silo~10.CLK
clk50mhz => recv_silo~11.CLK
clk50mhz => xmit_sample[0].CLK
clk50mhz => xmit_sample[1].CLK
clk50mhz => xmit_sample[2].CLK
clk50mhz => xmit_sample[3].CLK
clk50mhz => xmit_sample[4].CLK
clk50mhz => xmit_bit[0].CLK
clk50mhz => xmit_bit[1].CLK
clk50mhz => xmit_bit[2].CLK
clk50mhz => xmit_buf[0].CLK
clk50mhz => xmit_buf[1].CLK
clk50mhz => xmit_buf[2].CLK
clk50mhz => xmit_buf[3].CLK
clk50mhz => xmit_buf[4].CLK
clk50mhz => xmit_buf[5].CLK
clk50mhz => xmit_buf[6].CLK
clk50mhz => xmit_buf[7].CLK
clk50mhz => tx~reg0.CLK
clk50mhz => recv_sample[0].CLK
clk50mhz => recv_sample[1].CLK
clk50mhz => recv_sample[2].CLK
clk50mhz => recv_sample[3].CLK
clk50mhz => recv_sample[4].CLK
clk50mhz => recv_work[0].CLK
clk50mhz => recv_work[1].CLK
clk50mhz => recv_work[2].CLK
clk50mhz => recv_work[3].CLK
clk50mhz => recv_work[4].CLK
clk50mhz => recv_work[5].CLK
clk50mhz => recv_work[6].CLK
clk50mhz => recv_work[7].CLK
clk50mhz => recv_bit[0].CLK
clk50mhz => recv_bit[1].CLK
clk50mhz => recv_bit[2].CLK
clk50mhz => recv_count[0].CLK
clk50mhz => recv_count[1].CLK
clk50mhz => recv_count[2].CLK
clk50mhz => recv_count[3].CLK
clk50mhz => recv_count[4].CLK
clk50mhz => recv_buf[0].CLK
clk50mhz => recv_buf[1].CLK
clk50mhz => recv_buf[2].CLK
clk50mhz => recv_buf[3].CLK
clk50mhz => recv_buf[4].CLK
clk50mhz => recv_buf[5].CLK
clk50mhz => recv_buf[6].CLK
clk50mhz => recv_buf[7].CLK
clk50mhz => rx_copied_filter[0].CLK
clk50mhz => rx_copied_filter[1].CLK
clk50mhz => rxfilter[0].CLK
clk50mhz => rxfilter[1].CLK
clk50mhz => rxfilter[2].CLK
clk50mhz => rxfilter[3].CLK
clk50mhz => rxfilter[4].CLK
clk50mhz => rxfilter[5].CLK
clk50mhz => rxfilter[6].CLK
clk50mhz => rxfilter[7].CLK
clk50mhz => recv_p[0].CLK
clk50mhz => recv_p[1].CLK
clk50mhz => recv_p[2].CLK
clk50mhz => recv_p[3].CLK
clk50mhz => recv_c[0].CLK
clk50mhz => recv_c[1].CLK
clk50mhz => recv_c[2].CLK
clk50mhz => recv_c[3].CLK
clk50mhz => rxf.CLK
clk50mhz => rts~reg0.CLK
clk50mhz => rtsstretch[0].CLK
clk50mhz => rtsstretch[1].CLK
clk50mhz => rtsstretch[2].CLK
clk50mhz => rtsstretch[3].CLK
clk50mhz => rtsstretch[4].CLK
clk50mhz => rtsstretch[5].CLK
clk50mhz => rtsstretch[6].CLK
clk50mhz => rtsstretch[7].CLK
clk50mhz => rtsstretch[8].CLK
clk50mhz => rtsstretch[9].CLK
clk50mhz => recv_copy.CLK
clk50mhz => xmit_buf_loaded.CLK
clk50mhz => cdctrigger.CLK
clk50mhz => cdc[0].CLK
clk50mhz => cdc[1].CLK
clk50mhz => cdc[2].CLK
clk50mhz => cdc[3].CLK
clk50mhz => cdc[4].CLK
clk50mhz => cdc[5].CLK
clk50mhz => cdc[6].CLK
clk50mhz => cdc[7].CLK
clk50mhz => cdc[8].CLK
clk50mhz => cdc[9].CLK
clk50mhz => cdc[10].CLK
clk50mhz => cdc[11].CLK
clk50mhz => xmit_state~4.DATAIN
clk50mhz => recv_state~5.DATAIN
clk50mhz => recv_silo.CLK0
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => rx_copied.CLK
clk => recv_copy_filter[0].CLK
clk => recv_copy_filter[1].CLK
clk => tx_start.CLK
clk => tx_rdy.CLK
clk => rx_act.CLK
clk => tx_ie.CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_buf[3].CLK
clk => rx_buf[4].CLK
clk => rx_buf[5].CLK
clk => rx_buf[6].CLK
clk => rx_buf[7].CLK
clk => tx_buf[0].CLK
clk => tx_buf[1].CLK
clk => tx_buf[2].CLK
clk => tx_buf[3].CLK
clk => tx_buf[4].CLK
clk => tx_buf[5].CLK
clk => tx_buf[6].CLK
clk => tx_buf[7].CLK
clk => rx_ie.CLK
clk => rx_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => tx_trigger.CLK
clk => rx_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|kl11:kl2
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal9.IN14
base_addr[4] => Equal9.IN13
base_addr[5] => Equal9.IN12
base_addr[6] => Equal9.IN11
base_addr[7] => Equal9.IN10
base_addr[8] => Equal9.IN9
base_addr[9] => Equal9.IN8
base_addr[10] => Equal9.IN7
base_addr[11] => Equal9.IN6
base_addr[12] => Equal9.IN5
base_addr[13] => Equal9.IN4
base_addr[14] => Equal9.IN3
base_addr[15] => Equal9.IN2
base_addr[16] => Equal9.IN1
base_addr[17] => Equal9.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
ovec[0] => int_vector.DATAB
ovec[1] => int_vector.DATAB
ovec[2] => int_vector.DATAB
ovec[3] => int_vector.DATAB
ovec[4] => int_vector.DATAB
ovec[5] => int_vector.DATAB
ovec[6] => int_vector.DATAB
ovec[7] => int_vector.DATAB
ovec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN4
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN3
bus_addr[1] => Mux9.IN5
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN5
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN5
bus_addr[1] => Mux22.IN5
bus_addr[2] => Mux0.IN3
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN2
bus_addr[2] => Mux9.IN4
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN4
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN4
bus_addr[2] => Mux22.IN4
bus_addr[3] => Equal9.IN29
bus_addr[4] => Equal9.IN28
bus_addr[5] => Equal9.IN27
bus_addr[6] => Equal9.IN26
bus_addr[7] => Equal9.IN25
bus_addr[8] => Equal9.IN24
bus_addr[9] => Equal9.IN23
bus_addr[10] => Equal9.IN22
bus_addr[11] => Equal9.IN21
bus_addr[12] => Equal9.IN20
bus_addr[13] => Equal9.IN19
bus_addr[14] => Equal9.IN18
bus_addr[15] => Equal9.IN17
bus_addr[16] => Equal9.IN16
bus_addr[17] => Equal9.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rx_done.OUTPUTSELECT
bus_dato[0] => Mux20.IN2
bus_dato[1] => Mux19.IN2
bus_dato[2] => Mux18.IN2
bus_dato[3] => Mux17.IN2
bus_dato[4] => Mux16.IN2
bus_dato[5] => Mux15.IN2
bus_dato[6] => Mux10.IN2
bus_dato[6] => Mux12.IN2
bus_dato[6] => Mux14.IN2
bus_dato[7] => tx_buf.DATAA
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => rxfilter.DATAB
rts <= rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
have_kl11 => base_addr_match.IN1
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => br.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => recv_silo.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => tx.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => bus_dati[0]~reg0.ENA
have_kl11 => bus_dati[1]~reg0.ENA
have_kl11 => bus_dati[2]~reg0.ENA
have_kl11 => bus_dati[3]~reg0.ENA
have_kl11 => bus_dati[4]~reg0.ENA
have_kl11 => bus_dati[5]~reg0.ENA
have_kl11 => bus_dati[6]~reg0.ENA
have_kl11 => bus_dati[7]~reg0.ENA
have_kl11 => bus_dati[8]~reg0.ENA
have_kl11 => bus_dati[9]~reg0.ENA
have_kl11 => bus_dati[10]~reg0.ENA
have_kl11 => bus_dati[11]~reg0.ENA
have_kl11 => bus_dati[12]~reg0.ENA
have_kl11 => bus_dati[13]~reg0.ENA
have_kl11 => bus_dati[14]~reg0.ENA
have_kl11 => bus_dati[15]~reg0.ENA
have_kl11 => rx_copied.ENA
have_kl11 => recv_copy_filter[0].ENA
have_kl11 => recv_copy_filter[1].ENA
have_kl11 => tx_start.ENA
have_kl11 => tx_rdy.ENA
have_kl11 => rx_act.ENA
have_kl11 => tx_ie.ENA
have_kl11 => rx_buf[0].ENA
have_kl11 => rx_buf[1].ENA
have_kl11 => rx_buf[2].ENA
have_kl11 => rx_buf[3].ENA
have_kl11 => rx_buf[4].ENA
have_kl11 => rx_buf[5].ENA
have_kl11 => rx_buf[6].ENA
have_kl11 => rx_buf[7].ENA
have_kl11 => tx_buf[0].ENA
have_kl11 => tx_buf[1].ENA
have_kl11 => tx_buf[2].ENA
have_kl11 => tx_buf[3].ENA
have_kl11 => tx_buf[4].ENA
have_kl11 => tx_buf[5].ENA
have_kl11 => tx_buf[6].ENA
have_kl11 => tx_buf[7].ENA
have_kl11 => rx_ie.ENA
have_kl11 => rx_done.ENA
have_kl11_force7bit => bus_dati.OUTPUTSELECT
have_kl11_force7bit => tx_buf.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_silo.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_bps[0] => Equal0.IN13
have_kl11_bps[0] => Equal1.IN13
have_kl11_bps[0] => Equal2.IN13
have_kl11_bps[0] => Equal3.IN13
have_kl11_bps[0] => Equal4.IN13
have_kl11_bps[0] => Equal5.IN13
have_kl11_bps[0] => Equal6.IN13
have_kl11_bps[0] => Equal7.IN13
have_kl11_bps[0] => Equal8.IN13
have_kl11_bps[1] => Equal0.IN12
have_kl11_bps[1] => Equal1.IN12
have_kl11_bps[1] => Equal2.IN12
have_kl11_bps[1] => Equal3.IN12
have_kl11_bps[1] => Equal4.IN12
have_kl11_bps[1] => Equal5.IN12
have_kl11_bps[1] => Equal6.IN12
have_kl11_bps[1] => Equal7.IN12
have_kl11_bps[1] => Equal8.IN12
have_kl11_bps[2] => Equal0.IN11
have_kl11_bps[2] => Equal1.IN11
have_kl11_bps[2] => Equal2.IN11
have_kl11_bps[2] => Equal3.IN11
have_kl11_bps[2] => Equal4.IN11
have_kl11_bps[2] => Equal5.IN11
have_kl11_bps[2] => Equal6.IN11
have_kl11_bps[2] => Equal7.IN11
have_kl11_bps[2] => Equal8.IN11
have_kl11_bps[3] => Equal0.IN10
have_kl11_bps[3] => Equal1.IN10
have_kl11_bps[3] => Equal2.IN10
have_kl11_bps[3] => Equal3.IN10
have_kl11_bps[3] => Equal4.IN10
have_kl11_bps[3] => Equal5.IN10
have_kl11_bps[3] => Equal6.IN10
have_kl11_bps[3] => Equal7.IN10
have_kl11_bps[3] => Equal8.IN10
have_kl11_bps[4] => Equal0.IN9
have_kl11_bps[4] => Equal1.IN17
have_kl11_bps[4] => Equal2.IN9
have_kl11_bps[4] => Equal3.IN9
have_kl11_bps[4] => Equal4.IN9
have_kl11_bps[4] => Equal5.IN9
have_kl11_bps[4] => Equal6.IN9
have_kl11_bps[4] => Equal7.IN9
have_kl11_bps[4] => Equal8.IN9
have_kl11_bps[5] => Equal0.IN8
have_kl11_bps[5] => Equal1.IN16
have_kl11_bps[5] => Equal2.IN17
have_kl11_bps[5] => Equal3.IN8
have_kl11_bps[5] => Equal4.IN8
have_kl11_bps[5] => Equal5.IN8
have_kl11_bps[5] => Equal6.IN8
have_kl11_bps[5] => Equal7.IN8
have_kl11_bps[5] => Equal8.IN8
have_kl11_bps[6] => Equal0.IN7
have_kl11_bps[6] => Equal1.IN9
have_kl11_bps[6] => Equal2.IN16
have_kl11_bps[6] => Equal3.IN17
have_kl11_bps[6] => Equal4.IN7
have_kl11_bps[6] => Equal5.IN7
have_kl11_bps[6] => Equal6.IN7
have_kl11_bps[6] => Equal7.IN7
have_kl11_bps[6] => Equal8.IN7
have_kl11_bps[7] => Equal0.IN6
have_kl11_bps[7] => Equal1.IN15
have_kl11_bps[7] => Equal2.IN8
have_kl11_bps[7] => Equal3.IN16
have_kl11_bps[7] => Equal4.IN17
have_kl11_bps[7] => Equal5.IN6
have_kl11_bps[7] => Equal6.IN6
have_kl11_bps[7] => Equal7.IN6
have_kl11_bps[7] => Equal8.IN6
have_kl11_bps[8] => Equal0.IN5
have_kl11_bps[8] => Equal1.IN8
have_kl11_bps[8] => Equal2.IN15
have_kl11_bps[8] => Equal3.IN7
have_kl11_bps[8] => Equal4.IN16
have_kl11_bps[8] => Equal5.IN17
have_kl11_bps[8] => Equal6.IN5
have_kl11_bps[8] => Equal7.IN17
have_kl11_bps[8] => Equal8.IN5
have_kl11_bps[9] => Equal0.IN4
have_kl11_bps[9] => Equal1.IN7
have_kl11_bps[9] => Equal2.IN7
have_kl11_bps[9] => Equal3.IN15
have_kl11_bps[9] => Equal4.IN6
have_kl11_bps[9] => Equal5.IN16
have_kl11_bps[9] => Equal6.IN17
have_kl11_bps[9] => Equal7.IN5
have_kl11_bps[9] => Equal8.IN17
have_kl11_bps[10] => Equal0.IN17
have_kl11_bps[10] => Equal1.IN14
have_kl11_bps[10] => Equal2.IN6
have_kl11_bps[10] => Equal3.IN6
have_kl11_bps[10] => Equal4.IN15
have_kl11_bps[10] => Equal5.IN5
have_kl11_bps[10] => Equal6.IN16
have_kl11_bps[10] => Equal7.IN4
have_kl11_bps[10] => Equal8.IN4
have_kl11_bps[11] => Equal0.IN3
have_kl11_bps[11] => Equal1.IN6
have_kl11_bps[11] => Equal2.IN14
have_kl11_bps[11] => Equal3.IN5
have_kl11_bps[11] => Equal4.IN5
have_kl11_bps[11] => Equal5.IN15
have_kl11_bps[11] => Equal6.IN4
have_kl11_bps[11] => Equal7.IN3
have_kl11_bps[11] => Equal8.IN3
have_kl11_bps[12] => Equal0.IN2
have_kl11_bps[12] => Equal1.IN5
have_kl11_bps[12] => Equal2.IN5
have_kl11_bps[12] => Equal3.IN14
have_kl11_bps[12] => Equal4.IN4
have_kl11_bps[12] => Equal5.IN4
have_kl11_bps[12] => Equal6.IN15
have_kl11_bps[12] => Equal7.IN2
have_kl11_bps[12] => Equal8.IN2
have_kl11_bps[13] => Equal0.IN1
have_kl11_bps[13] => Equal1.IN4
have_kl11_bps[13] => Equal2.IN4
have_kl11_bps[13] => Equal3.IN4
have_kl11_bps[13] => Equal4.IN14
have_kl11_bps[13] => Equal5.IN3
have_kl11_bps[13] => Equal6.IN3
have_kl11_bps[13] => Equal7.IN16
have_kl11_bps[13] => Equal8.IN1
have_kl11_bps[14] => Equal0.IN0
have_kl11_bps[14] => Equal1.IN3
have_kl11_bps[14] => Equal2.IN3
have_kl11_bps[14] => Equal3.IN3
have_kl11_bps[14] => Equal4.IN3
have_kl11_bps[14] => Equal5.IN14
have_kl11_bps[14] => Equal6.IN2
have_kl11_bps[14] => Equal7.IN15
have_kl11_bps[14] => Equal8.IN16
have_kl11_bps[15] => Equal0.IN16
have_kl11_bps[15] => Equal1.IN2
have_kl11_bps[15] => Equal2.IN2
have_kl11_bps[15] => Equal3.IN2
have_kl11_bps[15] => Equal4.IN2
have_kl11_bps[15] => Equal5.IN2
have_kl11_bps[15] => Equal6.IN14
have_kl11_bps[15] => Equal7.IN14
have_kl11_bps[15] => Equal8.IN15
have_kl11_bps[16] => Equal0.IN15
have_kl11_bps[16] => Equal1.IN1
have_kl11_bps[16] => Equal2.IN1
have_kl11_bps[16] => Equal3.IN1
have_kl11_bps[16] => Equal4.IN1
have_kl11_bps[16] => Equal5.IN1
have_kl11_bps[16] => Equal6.IN1
have_kl11_bps[16] => Equal7.IN1
have_kl11_bps[16] => Equal8.IN14
have_kl11_bps[17] => Equal0.IN14
have_kl11_bps[17] => Equal1.IN0
have_kl11_bps[17] => Equal2.IN0
have_kl11_bps[17] => Equal3.IN0
have_kl11_bps[17] => Equal4.IN0
have_kl11_bps[17] => Equal5.IN0
have_kl11_bps[17] => Equal6.IN0
have_kl11_bps[17] => Equal7.IN0
have_kl11_bps[17] => Equal8.IN0
reset => rx_trigger.OUTPUTSELECT
reset => tx_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_ie.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => tx_ie.OUTPUTSELECT
reset => rx_act.OUTPUTSELECT
reset => tx_rdy.OUTPUTSELECT
reset => tx_start.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => rx_copied.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdctrigger.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_buf_loaded.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rts.OUTPUTSELECT
reset => rxf.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_silo.OUTPUTSELECT
reset => recv_copy.OUTPUTSELECT
reset => recv_sample[4].ENA
reset => recv_sample[3].ENA
reset => recv_sample[2].ENA
reset => recv_sample[1].ENA
reset => recv_sample[0].ENA
reset => tx~reg0.ENA
reset => xmit_buf[7].ENA
reset => xmit_buf[6].ENA
reset => xmit_buf[5].ENA
reset => xmit_buf[4].ENA
reset => xmit_buf[3].ENA
reset => xmit_buf[2].ENA
reset => xmit_buf[1].ENA
reset => xmit_buf[0].ENA
reset => xmit_bit[2].ENA
reset => xmit_bit[1].ENA
reset => xmit_bit[0].ENA
reset => xmit_sample[4].ENA
reset => xmit_sample[3].ENA
reset => xmit_sample[2].ENA
reset => xmit_sample[1].ENA
reset => xmit_sample[0].ENA
reset => recv_work[0].ENA
reset => recv_work[1].ENA
reset => recv_work[2].ENA
reset => recv_work[3].ENA
reset => recv_work[4].ENA
reset => recv_work[5].ENA
reset => recv_work[6].ENA
reset => recv_work[7].ENA
reset => recv_bit[0].ENA
reset => recv_bit[1].ENA
reset => recv_bit[2].ENA
reset => recv_count[0].ENA
reset => recv_count[1].ENA
reset => recv_count[2].ENA
reset => recv_count[3].ENA
reset => recv_count[4].ENA
reset => recv_buf[0].ENA
reset => recv_buf[1].ENA
reset => recv_buf[2].ENA
reset => recv_buf[3].ENA
reset => recv_buf[4].ENA
reset => recv_buf[5].ENA
reset => recv_buf[6].ENA
reset => recv_buf[7].ENA
reset => rx_copied_filter[0].ENA
reset => rx_copied_filter[1].ENA
reset => rxfilter[0].ENA
reset => rxfilter[1].ENA
reset => rxfilter[2].ENA
reset => rxfilter[3].ENA
reset => rxfilter[4].ENA
reset => rxfilter[5].ENA
reset => rxfilter[6].ENA
reset => rxfilter[7].ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => recv_silo~12.CLK
clk50mhz => recv_silo~0.CLK
clk50mhz => recv_silo~1.CLK
clk50mhz => recv_silo~2.CLK
clk50mhz => recv_silo~3.CLK
clk50mhz => recv_silo~4.CLK
clk50mhz => recv_silo~5.CLK
clk50mhz => recv_silo~6.CLK
clk50mhz => recv_silo~7.CLK
clk50mhz => recv_silo~8.CLK
clk50mhz => recv_silo~9.CLK
clk50mhz => recv_silo~10.CLK
clk50mhz => recv_silo~11.CLK
clk50mhz => xmit_sample[0].CLK
clk50mhz => xmit_sample[1].CLK
clk50mhz => xmit_sample[2].CLK
clk50mhz => xmit_sample[3].CLK
clk50mhz => xmit_sample[4].CLK
clk50mhz => xmit_bit[0].CLK
clk50mhz => xmit_bit[1].CLK
clk50mhz => xmit_bit[2].CLK
clk50mhz => xmit_buf[0].CLK
clk50mhz => xmit_buf[1].CLK
clk50mhz => xmit_buf[2].CLK
clk50mhz => xmit_buf[3].CLK
clk50mhz => xmit_buf[4].CLK
clk50mhz => xmit_buf[5].CLK
clk50mhz => xmit_buf[6].CLK
clk50mhz => xmit_buf[7].CLK
clk50mhz => tx~reg0.CLK
clk50mhz => recv_sample[0].CLK
clk50mhz => recv_sample[1].CLK
clk50mhz => recv_sample[2].CLK
clk50mhz => recv_sample[3].CLK
clk50mhz => recv_sample[4].CLK
clk50mhz => recv_work[0].CLK
clk50mhz => recv_work[1].CLK
clk50mhz => recv_work[2].CLK
clk50mhz => recv_work[3].CLK
clk50mhz => recv_work[4].CLK
clk50mhz => recv_work[5].CLK
clk50mhz => recv_work[6].CLK
clk50mhz => recv_work[7].CLK
clk50mhz => recv_bit[0].CLK
clk50mhz => recv_bit[1].CLK
clk50mhz => recv_bit[2].CLK
clk50mhz => recv_count[0].CLK
clk50mhz => recv_count[1].CLK
clk50mhz => recv_count[2].CLK
clk50mhz => recv_count[3].CLK
clk50mhz => recv_count[4].CLK
clk50mhz => recv_buf[0].CLK
clk50mhz => recv_buf[1].CLK
clk50mhz => recv_buf[2].CLK
clk50mhz => recv_buf[3].CLK
clk50mhz => recv_buf[4].CLK
clk50mhz => recv_buf[5].CLK
clk50mhz => recv_buf[6].CLK
clk50mhz => recv_buf[7].CLK
clk50mhz => rx_copied_filter[0].CLK
clk50mhz => rx_copied_filter[1].CLK
clk50mhz => rxfilter[0].CLK
clk50mhz => rxfilter[1].CLK
clk50mhz => rxfilter[2].CLK
clk50mhz => rxfilter[3].CLK
clk50mhz => rxfilter[4].CLK
clk50mhz => rxfilter[5].CLK
clk50mhz => rxfilter[6].CLK
clk50mhz => rxfilter[7].CLK
clk50mhz => recv_p[0].CLK
clk50mhz => recv_p[1].CLK
clk50mhz => recv_p[2].CLK
clk50mhz => recv_p[3].CLK
clk50mhz => recv_c[0].CLK
clk50mhz => recv_c[1].CLK
clk50mhz => recv_c[2].CLK
clk50mhz => recv_c[3].CLK
clk50mhz => rxf.CLK
clk50mhz => rts~reg0.CLK
clk50mhz => rtsstretch[0].CLK
clk50mhz => rtsstretch[1].CLK
clk50mhz => rtsstretch[2].CLK
clk50mhz => rtsstretch[3].CLK
clk50mhz => rtsstretch[4].CLK
clk50mhz => rtsstretch[5].CLK
clk50mhz => rtsstretch[6].CLK
clk50mhz => rtsstretch[7].CLK
clk50mhz => rtsstretch[8].CLK
clk50mhz => rtsstretch[9].CLK
clk50mhz => recv_copy.CLK
clk50mhz => xmit_buf_loaded.CLK
clk50mhz => cdctrigger.CLK
clk50mhz => cdc[0].CLK
clk50mhz => cdc[1].CLK
clk50mhz => cdc[2].CLK
clk50mhz => cdc[3].CLK
clk50mhz => cdc[4].CLK
clk50mhz => cdc[5].CLK
clk50mhz => cdc[6].CLK
clk50mhz => cdc[7].CLK
clk50mhz => cdc[8].CLK
clk50mhz => cdc[9].CLK
clk50mhz => cdc[10].CLK
clk50mhz => cdc[11].CLK
clk50mhz => xmit_state~4.DATAIN
clk50mhz => recv_state~5.DATAIN
clk50mhz => recv_silo.CLK0
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => rx_copied.CLK
clk => recv_copy_filter[0].CLK
clk => recv_copy_filter[1].CLK
clk => tx_start.CLK
clk => tx_rdy.CLK
clk => rx_act.CLK
clk => tx_ie.CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_buf[3].CLK
clk => rx_buf[4].CLK
clk => rx_buf[5].CLK
clk => rx_buf[6].CLK
clk => rx_buf[7].CLK
clk => tx_buf[0].CLK
clk => tx_buf[1].CLK
clk => tx_buf[2].CLK
clk => tx_buf[3].CLK
clk => tx_buf[4].CLK
clk => tx_buf[5].CLK
clk => tx_buf[6].CLK
clk => tx_buf[7].CLK
clk => rx_ie.CLK
clk => rx_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => tx_trigger.CLK
clk => rx_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|kl11:kl3
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal9.IN14
base_addr[4] => Equal9.IN13
base_addr[5] => Equal9.IN12
base_addr[6] => Equal9.IN11
base_addr[7] => Equal9.IN10
base_addr[8] => Equal9.IN9
base_addr[9] => Equal9.IN8
base_addr[10] => Equal9.IN7
base_addr[11] => Equal9.IN6
base_addr[12] => Equal9.IN5
base_addr[13] => Equal9.IN4
base_addr[14] => Equal9.IN3
base_addr[15] => Equal9.IN2
base_addr[16] => Equal9.IN1
base_addr[17] => Equal9.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
ovec[0] => int_vector.DATAB
ovec[1] => int_vector.DATAB
ovec[2] => int_vector.DATAB
ovec[3] => int_vector.DATAB
ovec[4] => int_vector.DATAB
ovec[5] => int_vector.DATAB
ovec[6] => int_vector.DATAB
ovec[7] => int_vector.DATAB
ovec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN4
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN3
bus_addr[1] => Mux9.IN5
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN5
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN5
bus_addr[1] => Mux22.IN5
bus_addr[2] => Mux0.IN3
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN2
bus_addr[2] => Mux9.IN4
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN4
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN4
bus_addr[2] => Mux22.IN4
bus_addr[3] => Equal9.IN29
bus_addr[4] => Equal9.IN28
bus_addr[5] => Equal9.IN27
bus_addr[6] => Equal9.IN26
bus_addr[7] => Equal9.IN25
bus_addr[8] => Equal9.IN24
bus_addr[9] => Equal9.IN23
bus_addr[10] => Equal9.IN22
bus_addr[11] => Equal9.IN21
bus_addr[12] => Equal9.IN20
bus_addr[13] => Equal9.IN19
bus_addr[14] => Equal9.IN18
bus_addr[15] => Equal9.IN17
bus_addr[16] => Equal9.IN16
bus_addr[17] => Equal9.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rx_done.OUTPUTSELECT
bus_dato[0] => Mux20.IN2
bus_dato[1] => Mux19.IN2
bus_dato[2] => Mux18.IN2
bus_dato[3] => Mux17.IN2
bus_dato[4] => Mux16.IN2
bus_dato[5] => Mux15.IN2
bus_dato[6] => Mux10.IN2
bus_dato[6] => Mux12.IN2
bus_dato[6] => Mux14.IN2
bus_dato[7] => tx_buf.DATAA
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => rxfilter.DATAB
rts <= rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
have_kl11 => base_addr_match.IN1
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => br.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => recv_silo.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => tx.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => bus_dati[0]~reg0.ENA
have_kl11 => bus_dati[1]~reg0.ENA
have_kl11 => bus_dati[2]~reg0.ENA
have_kl11 => bus_dati[3]~reg0.ENA
have_kl11 => bus_dati[4]~reg0.ENA
have_kl11 => bus_dati[5]~reg0.ENA
have_kl11 => bus_dati[6]~reg0.ENA
have_kl11 => bus_dati[7]~reg0.ENA
have_kl11 => bus_dati[8]~reg0.ENA
have_kl11 => bus_dati[9]~reg0.ENA
have_kl11 => bus_dati[10]~reg0.ENA
have_kl11 => bus_dati[11]~reg0.ENA
have_kl11 => bus_dati[12]~reg0.ENA
have_kl11 => bus_dati[13]~reg0.ENA
have_kl11 => bus_dati[14]~reg0.ENA
have_kl11 => bus_dati[15]~reg0.ENA
have_kl11 => rx_copied.ENA
have_kl11 => recv_copy_filter[0].ENA
have_kl11 => recv_copy_filter[1].ENA
have_kl11 => tx_start.ENA
have_kl11 => tx_rdy.ENA
have_kl11 => rx_act.ENA
have_kl11 => tx_ie.ENA
have_kl11 => rx_buf[0].ENA
have_kl11 => rx_buf[1].ENA
have_kl11 => rx_buf[2].ENA
have_kl11 => rx_buf[3].ENA
have_kl11 => rx_buf[4].ENA
have_kl11 => rx_buf[5].ENA
have_kl11 => rx_buf[6].ENA
have_kl11 => rx_buf[7].ENA
have_kl11 => tx_buf[0].ENA
have_kl11 => tx_buf[1].ENA
have_kl11 => tx_buf[2].ENA
have_kl11 => tx_buf[3].ENA
have_kl11 => tx_buf[4].ENA
have_kl11 => tx_buf[5].ENA
have_kl11 => tx_buf[6].ENA
have_kl11 => tx_buf[7].ENA
have_kl11 => rx_ie.ENA
have_kl11 => rx_done.ENA
have_kl11_force7bit => bus_dati.OUTPUTSELECT
have_kl11_force7bit => tx_buf.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_silo.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_bps[0] => Equal0.IN13
have_kl11_bps[0] => Equal1.IN13
have_kl11_bps[0] => Equal2.IN13
have_kl11_bps[0] => Equal3.IN13
have_kl11_bps[0] => Equal4.IN13
have_kl11_bps[0] => Equal5.IN13
have_kl11_bps[0] => Equal6.IN13
have_kl11_bps[0] => Equal7.IN13
have_kl11_bps[0] => Equal8.IN13
have_kl11_bps[1] => Equal0.IN12
have_kl11_bps[1] => Equal1.IN12
have_kl11_bps[1] => Equal2.IN12
have_kl11_bps[1] => Equal3.IN12
have_kl11_bps[1] => Equal4.IN12
have_kl11_bps[1] => Equal5.IN12
have_kl11_bps[1] => Equal6.IN12
have_kl11_bps[1] => Equal7.IN12
have_kl11_bps[1] => Equal8.IN12
have_kl11_bps[2] => Equal0.IN11
have_kl11_bps[2] => Equal1.IN11
have_kl11_bps[2] => Equal2.IN11
have_kl11_bps[2] => Equal3.IN11
have_kl11_bps[2] => Equal4.IN11
have_kl11_bps[2] => Equal5.IN11
have_kl11_bps[2] => Equal6.IN11
have_kl11_bps[2] => Equal7.IN11
have_kl11_bps[2] => Equal8.IN11
have_kl11_bps[3] => Equal0.IN10
have_kl11_bps[3] => Equal1.IN10
have_kl11_bps[3] => Equal2.IN10
have_kl11_bps[3] => Equal3.IN10
have_kl11_bps[3] => Equal4.IN10
have_kl11_bps[3] => Equal5.IN10
have_kl11_bps[3] => Equal6.IN10
have_kl11_bps[3] => Equal7.IN10
have_kl11_bps[3] => Equal8.IN10
have_kl11_bps[4] => Equal0.IN9
have_kl11_bps[4] => Equal1.IN17
have_kl11_bps[4] => Equal2.IN9
have_kl11_bps[4] => Equal3.IN9
have_kl11_bps[4] => Equal4.IN9
have_kl11_bps[4] => Equal5.IN9
have_kl11_bps[4] => Equal6.IN9
have_kl11_bps[4] => Equal7.IN9
have_kl11_bps[4] => Equal8.IN9
have_kl11_bps[5] => Equal0.IN8
have_kl11_bps[5] => Equal1.IN16
have_kl11_bps[5] => Equal2.IN17
have_kl11_bps[5] => Equal3.IN8
have_kl11_bps[5] => Equal4.IN8
have_kl11_bps[5] => Equal5.IN8
have_kl11_bps[5] => Equal6.IN8
have_kl11_bps[5] => Equal7.IN8
have_kl11_bps[5] => Equal8.IN8
have_kl11_bps[6] => Equal0.IN7
have_kl11_bps[6] => Equal1.IN9
have_kl11_bps[6] => Equal2.IN16
have_kl11_bps[6] => Equal3.IN17
have_kl11_bps[6] => Equal4.IN7
have_kl11_bps[6] => Equal5.IN7
have_kl11_bps[6] => Equal6.IN7
have_kl11_bps[6] => Equal7.IN7
have_kl11_bps[6] => Equal8.IN7
have_kl11_bps[7] => Equal0.IN6
have_kl11_bps[7] => Equal1.IN15
have_kl11_bps[7] => Equal2.IN8
have_kl11_bps[7] => Equal3.IN16
have_kl11_bps[7] => Equal4.IN17
have_kl11_bps[7] => Equal5.IN6
have_kl11_bps[7] => Equal6.IN6
have_kl11_bps[7] => Equal7.IN6
have_kl11_bps[7] => Equal8.IN6
have_kl11_bps[8] => Equal0.IN5
have_kl11_bps[8] => Equal1.IN8
have_kl11_bps[8] => Equal2.IN15
have_kl11_bps[8] => Equal3.IN7
have_kl11_bps[8] => Equal4.IN16
have_kl11_bps[8] => Equal5.IN17
have_kl11_bps[8] => Equal6.IN5
have_kl11_bps[8] => Equal7.IN17
have_kl11_bps[8] => Equal8.IN5
have_kl11_bps[9] => Equal0.IN4
have_kl11_bps[9] => Equal1.IN7
have_kl11_bps[9] => Equal2.IN7
have_kl11_bps[9] => Equal3.IN15
have_kl11_bps[9] => Equal4.IN6
have_kl11_bps[9] => Equal5.IN16
have_kl11_bps[9] => Equal6.IN17
have_kl11_bps[9] => Equal7.IN5
have_kl11_bps[9] => Equal8.IN17
have_kl11_bps[10] => Equal0.IN17
have_kl11_bps[10] => Equal1.IN14
have_kl11_bps[10] => Equal2.IN6
have_kl11_bps[10] => Equal3.IN6
have_kl11_bps[10] => Equal4.IN15
have_kl11_bps[10] => Equal5.IN5
have_kl11_bps[10] => Equal6.IN16
have_kl11_bps[10] => Equal7.IN4
have_kl11_bps[10] => Equal8.IN4
have_kl11_bps[11] => Equal0.IN3
have_kl11_bps[11] => Equal1.IN6
have_kl11_bps[11] => Equal2.IN14
have_kl11_bps[11] => Equal3.IN5
have_kl11_bps[11] => Equal4.IN5
have_kl11_bps[11] => Equal5.IN15
have_kl11_bps[11] => Equal6.IN4
have_kl11_bps[11] => Equal7.IN3
have_kl11_bps[11] => Equal8.IN3
have_kl11_bps[12] => Equal0.IN2
have_kl11_bps[12] => Equal1.IN5
have_kl11_bps[12] => Equal2.IN5
have_kl11_bps[12] => Equal3.IN14
have_kl11_bps[12] => Equal4.IN4
have_kl11_bps[12] => Equal5.IN4
have_kl11_bps[12] => Equal6.IN15
have_kl11_bps[12] => Equal7.IN2
have_kl11_bps[12] => Equal8.IN2
have_kl11_bps[13] => Equal0.IN1
have_kl11_bps[13] => Equal1.IN4
have_kl11_bps[13] => Equal2.IN4
have_kl11_bps[13] => Equal3.IN4
have_kl11_bps[13] => Equal4.IN14
have_kl11_bps[13] => Equal5.IN3
have_kl11_bps[13] => Equal6.IN3
have_kl11_bps[13] => Equal7.IN16
have_kl11_bps[13] => Equal8.IN1
have_kl11_bps[14] => Equal0.IN0
have_kl11_bps[14] => Equal1.IN3
have_kl11_bps[14] => Equal2.IN3
have_kl11_bps[14] => Equal3.IN3
have_kl11_bps[14] => Equal4.IN3
have_kl11_bps[14] => Equal5.IN14
have_kl11_bps[14] => Equal6.IN2
have_kl11_bps[14] => Equal7.IN15
have_kl11_bps[14] => Equal8.IN16
have_kl11_bps[15] => Equal0.IN16
have_kl11_bps[15] => Equal1.IN2
have_kl11_bps[15] => Equal2.IN2
have_kl11_bps[15] => Equal3.IN2
have_kl11_bps[15] => Equal4.IN2
have_kl11_bps[15] => Equal5.IN2
have_kl11_bps[15] => Equal6.IN14
have_kl11_bps[15] => Equal7.IN14
have_kl11_bps[15] => Equal8.IN15
have_kl11_bps[16] => Equal0.IN15
have_kl11_bps[16] => Equal1.IN1
have_kl11_bps[16] => Equal2.IN1
have_kl11_bps[16] => Equal3.IN1
have_kl11_bps[16] => Equal4.IN1
have_kl11_bps[16] => Equal5.IN1
have_kl11_bps[16] => Equal6.IN1
have_kl11_bps[16] => Equal7.IN1
have_kl11_bps[16] => Equal8.IN14
have_kl11_bps[17] => Equal0.IN14
have_kl11_bps[17] => Equal1.IN0
have_kl11_bps[17] => Equal2.IN0
have_kl11_bps[17] => Equal3.IN0
have_kl11_bps[17] => Equal4.IN0
have_kl11_bps[17] => Equal5.IN0
have_kl11_bps[17] => Equal6.IN0
have_kl11_bps[17] => Equal7.IN0
have_kl11_bps[17] => Equal8.IN0
reset => rx_trigger.OUTPUTSELECT
reset => tx_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_ie.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => tx_ie.OUTPUTSELECT
reset => rx_act.OUTPUTSELECT
reset => tx_rdy.OUTPUTSELECT
reset => tx_start.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => rx_copied.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdctrigger.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_buf_loaded.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rts.OUTPUTSELECT
reset => rxf.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_silo.OUTPUTSELECT
reset => recv_copy.OUTPUTSELECT
reset => recv_sample[4].ENA
reset => recv_sample[3].ENA
reset => recv_sample[2].ENA
reset => recv_sample[1].ENA
reset => recv_sample[0].ENA
reset => tx~reg0.ENA
reset => xmit_buf[7].ENA
reset => xmit_buf[6].ENA
reset => xmit_buf[5].ENA
reset => xmit_buf[4].ENA
reset => xmit_buf[3].ENA
reset => xmit_buf[2].ENA
reset => xmit_buf[1].ENA
reset => xmit_buf[0].ENA
reset => xmit_bit[2].ENA
reset => xmit_bit[1].ENA
reset => xmit_bit[0].ENA
reset => xmit_sample[4].ENA
reset => xmit_sample[3].ENA
reset => xmit_sample[2].ENA
reset => xmit_sample[1].ENA
reset => xmit_sample[0].ENA
reset => recv_work[0].ENA
reset => recv_work[1].ENA
reset => recv_work[2].ENA
reset => recv_work[3].ENA
reset => recv_work[4].ENA
reset => recv_work[5].ENA
reset => recv_work[6].ENA
reset => recv_work[7].ENA
reset => recv_bit[0].ENA
reset => recv_bit[1].ENA
reset => recv_bit[2].ENA
reset => recv_count[0].ENA
reset => recv_count[1].ENA
reset => recv_count[2].ENA
reset => recv_count[3].ENA
reset => recv_count[4].ENA
reset => recv_buf[0].ENA
reset => recv_buf[1].ENA
reset => recv_buf[2].ENA
reset => recv_buf[3].ENA
reset => recv_buf[4].ENA
reset => recv_buf[5].ENA
reset => recv_buf[6].ENA
reset => recv_buf[7].ENA
reset => rx_copied_filter[0].ENA
reset => rx_copied_filter[1].ENA
reset => rxfilter[0].ENA
reset => rxfilter[1].ENA
reset => rxfilter[2].ENA
reset => rxfilter[3].ENA
reset => rxfilter[4].ENA
reset => rxfilter[5].ENA
reset => rxfilter[6].ENA
reset => rxfilter[7].ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => recv_silo~12.CLK
clk50mhz => recv_silo~0.CLK
clk50mhz => recv_silo~1.CLK
clk50mhz => recv_silo~2.CLK
clk50mhz => recv_silo~3.CLK
clk50mhz => recv_silo~4.CLK
clk50mhz => recv_silo~5.CLK
clk50mhz => recv_silo~6.CLK
clk50mhz => recv_silo~7.CLK
clk50mhz => recv_silo~8.CLK
clk50mhz => recv_silo~9.CLK
clk50mhz => recv_silo~10.CLK
clk50mhz => recv_silo~11.CLK
clk50mhz => xmit_sample[0].CLK
clk50mhz => xmit_sample[1].CLK
clk50mhz => xmit_sample[2].CLK
clk50mhz => xmit_sample[3].CLK
clk50mhz => xmit_sample[4].CLK
clk50mhz => xmit_bit[0].CLK
clk50mhz => xmit_bit[1].CLK
clk50mhz => xmit_bit[2].CLK
clk50mhz => xmit_buf[0].CLK
clk50mhz => xmit_buf[1].CLK
clk50mhz => xmit_buf[2].CLK
clk50mhz => xmit_buf[3].CLK
clk50mhz => xmit_buf[4].CLK
clk50mhz => xmit_buf[5].CLK
clk50mhz => xmit_buf[6].CLK
clk50mhz => xmit_buf[7].CLK
clk50mhz => tx~reg0.CLK
clk50mhz => recv_sample[0].CLK
clk50mhz => recv_sample[1].CLK
clk50mhz => recv_sample[2].CLK
clk50mhz => recv_sample[3].CLK
clk50mhz => recv_sample[4].CLK
clk50mhz => recv_work[0].CLK
clk50mhz => recv_work[1].CLK
clk50mhz => recv_work[2].CLK
clk50mhz => recv_work[3].CLK
clk50mhz => recv_work[4].CLK
clk50mhz => recv_work[5].CLK
clk50mhz => recv_work[6].CLK
clk50mhz => recv_work[7].CLK
clk50mhz => recv_bit[0].CLK
clk50mhz => recv_bit[1].CLK
clk50mhz => recv_bit[2].CLK
clk50mhz => recv_count[0].CLK
clk50mhz => recv_count[1].CLK
clk50mhz => recv_count[2].CLK
clk50mhz => recv_count[3].CLK
clk50mhz => recv_count[4].CLK
clk50mhz => recv_buf[0].CLK
clk50mhz => recv_buf[1].CLK
clk50mhz => recv_buf[2].CLK
clk50mhz => recv_buf[3].CLK
clk50mhz => recv_buf[4].CLK
clk50mhz => recv_buf[5].CLK
clk50mhz => recv_buf[6].CLK
clk50mhz => recv_buf[7].CLK
clk50mhz => rx_copied_filter[0].CLK
clk50mhz => rx_copied_filter[1].CLK
clk50mhz => rxfilter[0].CLK
clk50mhz => rxfilter[1].CLK
clk50mhz => rxfilter[2].CLK
clk50mhz => rxfilter[3].CLK
clk50mhz => rxfilter[4].CLK
clk50mhz => rxfilter[5].CLK
clk50mhz => rxfilter[6].CLK
clk50mhz => rxfilter[7].CLK
clk50mhz => recv_p[0].CLK
clk50mhz => recv_p[1].CLK
clk50mhz => recv_p[2].CLK
clk50mhz => recv_p[3].CLK
clk50mhz => recv_c[0].CLK
clk50mhz => recv_c[1].CLK
clk50mhz => recv_c[2].CLK
clk50mhz => recv_c[3].CLK
clk50mhz => rxf.CLK
clk50mhz => rts~reg0.CLK
clk50mhz => rtsstretch[0].CLK
clk50mhz => rtsstretch[1].CLK
clk50mhz => rtsstretch[2].CLK
clk50mhz => rtsstretch[3].CLK
clk50mhz => rtsstretch[4].CLK
clk50mhz => rtsstretch[5].CLK
clk50mhz => rtsstretch[6].CLK
clk50mhz => rtsstretch[7].CLK
clk50mhz => rtsstretch[8].CLK
clk50mhz => rtsstretch[9].CLK
clk50mhz => recv_copy.CLK
clk50mhz => xmit_buf_loaded.CLK
clk50mhz => cdctrigger.CLK
clk50mhz => cdc[0].CLK
clk50mhz => cdc[1].CLK
clk50mhz => cdc[2].CLK
clk50mhz => cdc[3].CLK
clk50mhz => cdc[4].CLK
clk50mhz => cdc[5].CLK
clk50mhz => cdc[6].CLK
clk50mhz => cdc[7].CLK
clk50mhz => cdc[8].CLK
clk50mhz => cdc[9].CLK
clk50mhz => cdc[10].CLK
clk50mhz => cdc[11].CLK
clk50mhz => xmit_state~4.DATAIN
clk50mhz => recv_state~5.DATAIN
clk50mhz => recv_silo.CLK0
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => rx_copied.CLK
clk => recv_copy_filter[0].CLK
clk => recv_copy_filter[1].CLK
clk => tx_start.CLK
clk => tx_rdy.CLK
clk => rx_act.CLK
clk => tx_ie.CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_buf[3].CLK
clk => rx_buf[4].CLK
clk => rx_buf[5].CLK
clk => rx_buf[6].CLK
clk => rx_buf[7].CLK
clk => tx_buf[0].CLK
clk => tx_buf[1].CLK
clk => tx_buf[2].CLK
clk => tx_buf[3].CLK
clk => tx_buf[4].CLK
clk => tx_buf[5].CLK
clk => tx_buf[6].CLK
clk => tx_buf[7].CLK
clk => rx_ie.CLK
clk => rx_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => tx_trigger.CLK
clk => rx_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|csdr:csdr0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => Equal0.IN16
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Equal0.IN33
bus_addr[2] => Equal0.IN32
bus_addr[3] => Equal0.IN31
bus_addr[4] => Equal0.IN30
bus_addr[5] => Equal0.IN29
bus_addr[6] => Equal0.IN28
bus_addr[7] => Equal0.IN27
bus_addr[8] => Equal0.IN26
bus_addr[9] => Equal0.IN25
bus_addr[10] => Equal0.IN24
bus_addr[11] => Equal0.IN23
bus_addr[12] => Equal0.IN22
bus_addr[13] => Equal0.IN21
bus_addr[14] => Equal0.IN20
bus_addr[15] => Equal0.IN19
bus_addr[16] => Equal0.IN18
bus_addr[17] => Equal0.IN17
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => cd_reg.DATAB
bus_dato[1] => cd_reg.DATAB
bus_dato[2] => cd_reg.DATAB
bus_dato[3] => cd_reg.DATAB
bus_dato[4] => cd_reg.DATAB
bus_dato[5] => cd_reg.DATAB
bus_dato[6] => cd_reg.DATAB
bus_dato[7] => cd_reg.DATAB
bus_dato[8] => cd_reg.DATAB
bus_dato[9] => cd_reg.DATAB
bus_dato[10] => cd_reg.DATAB
bus_dato[11] => cd_reg.DATAB
bus_dato[12] => cd_reg.DATAB
bus_dato[13] => cd_reg.DATAB
bus_dato[14] => cd_reg.DATAB
bus_dato[15] => cd_reg.DATAB
bus_control_dati => ~NO_FANOUT~
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
have_csdr => base_addr_match.IN1
have_csdr => bus_dati[2]~reg0.ENA
have_csdr => bus_dati[1]~reg0.ENA
have_csdr => bus_dati[0]~reg0.ENA
have_csdr => bus_dati[3]~reg0.ENA
have_csdr => bus_dati[4]~reg0.ENA
have_csdr => bus_dati[5]~reg0.ENA
have_csdr => bus_dati[6]~reg0.ENA
have_csdr => bus_dati[7]~reg0.ENA
have_csdr => bus_dati[8]~reg0.ENA
have_csdr => bus_dati[9]~reg0.ENA
have_csdr => bus_dati[10]~reg0.ENA
have_csdr => bus_dati[11]~reg0.ENA
have_csdr => bus_dati[12]~reg0.ENA
have_csdr => bus_dati[13]~reg0.ENA
have_csdr => bus_dati[14]~reg0.ENA
have_csdr => bus_dati[15]~reg0.ENA
cs_reg[0] => bus_dati.DATAA
cs_reg[1] => bus_dati.DATAA
cs_reg[2] => bus_dati.DATAA
cs_reg[3] => bus_dati.DATAA
cs_reg[4] => bus_dati.DATAA
cs_reg[5] => bus_dati.DATAA
cs_reg[6] => bus_dati.DATAA
cs_reg[7] => bus_dati.DATAA
cs_reg[8] => bus_dati.DATAA
cs_reg[9] => bus_dati.DATAA
cs_reg[10] => bus_dati.DATAA
cs_reg[11] => bus_dati.DATAA
cs_reg[12] => bus_dati.DATAA
cs_reg[13] => bus_dati.DATAA
cs_reg[14] => bus_dati.DATAA
cs_reg[15] => bus_dati.DATAA
cd_reg[0] <= cd_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[1] <= cd_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[2] <= cd_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[3] <= cd_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[4] <= cd_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[5] <= cd_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[6] <= cd_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[7] <= cd_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[8] <= cd_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[9] <= cd_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[10] <= cd_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[11] <= cd_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[12] <= cd_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[13] <= cd_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[14] <= cd_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd_reg[15] <= cd_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => cd_reg.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => cd_reg[0]~reg0.CLK
clk => cd_reg[1]~reg0.CLK
clk => cd_reg[2]~reg0.CLK
clk => cd_reg[3]~reg0.CLK
clk => cd_reg[4]~reg0.CLK
clk => cd_reg[5]~reg0.CLK
clk => cd_reg[6]~reg0.CLK
clk => cd_reg[7]~reg0.CLK
clk => cd_reg[8]~reg0.CLK
clk => cd_reg[9]~reg0.CLK
clk => cd_reg[10]~reg0.CLK
clk => cd_reg[11]~reg0.CLK
clk => cd_reg[12]~reg0.CLK
clk => cd_reg[13]~reg0.CLK
clk => cd_reg[14]~reg0.CLK
clk => cd_reg[15]~reg0.CLK


|top|unibus:pdp11|rl11:rl0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npr <= npr~reg0.DB_MAX_OUTPUT_PORT_TYPE
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_read.OUTPUTSELECT
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux26.IN2
bus_addr[1] => Mux27.IN3
bus_addr[1] => Mux28.IN2
bus_addr[1] => Mux29.IN2
bus_addr[1] => Mux30.IN2
bus_addr[1] => Mux31.IN2
bus_addr[1] => Mux32.IN2
bus_addr[1] => Mux33.IN2
bus_addr[1] => Mux34.IN2
bus_addr[1] => Mux35.IN2
bus_addr[1] => Mux36.IN2
bus_addr[1] => Mux37.IN2
bus_addr[1] => Mux38.IN2
bus_addr[1] => Mux39.IN2
bus_addr[1] => Mux40.IN2
bus_addr[1] => Mux41.IN4
bus_addr[1] => Mux42.IN1
bus_addr[1] => Mux43.IN1
bus_addr[1] => Mux44.IN1
bus_addr[1] => Mux45.IN1
bus_addr[1] => Mux46.IN1
bus_addr[1] => Mux47.IN1
bus_addr[1] => Mux48.IN1
bus_addr[1] => Mux49.IN1
bus_addr[1] => Mux50.IN1
bus_addr[1] => Mux51.IN1
bus_addr[1] => Mux52.IN1
bus_addr[1] => Mux53.IN1
bus_addr[1] => Mux54.IN1
bus_addr[1] => Mux55.IN1
bus_addr[1] => Mux56.IN1
bus_addr[1] => Mux57.IN1
bus_addr[1] => Mux58.IN1
bus_addr[1] => Mux59.IN1
bus_addr[1] => Mux60.IN1
bus_addr[1] => Mux61.IN1
bus_addr[1] => Mux62.IN1
bus_addr[1] => Mux63.IN1
bus_addr[1] => Mux64.IN1
bus_addr[1] => Mux65.IN1
bus_addr[1] => Mux66.IN1
bus_addr[1] => Mux67.IN1
bus_addr[1] => Mux68.IN1
bus_addr[1] => Mux69.IN1
bus_addr[1] => Mux70.IN1
bus_addr[1] => Mux71.IN1
bus_addr[1] => Mux72.IN2
bus_addr[1] => Mux73.IN2
bus_addr[1] => Mux74.IN2
bus_addr[1] => Mux75.IN2
bus_addr[1] => Mux76.IN2
bus_addr[1] => Mux77.IN1
bus_addr[1] => Mux78.IN1
bus_addr[1] => Mux79.IN1
bus_addr[1] => Mux80.IN1
bus_addr[1] => Mux81.IN1
bus_addr[1] => Mux82.IN1
bus_addr[1] => Mux83.IN1
bus_addr[1] => Mux84.IN1
bus_addr[1] => Mux85.IN1
bus_addr[1] => Mux86.IN1
bus_addr[1] => Mux87.IN1
bus_addr[1] => Mux88.IN1
bus_addr[1] => Mux89.IN1
bus_addr[1] => Mux90.IN1
bus_addr[1] => Mux91.IN1
bus_addr[1] => Mux92.IN1
bus_addr[1] => Mux93.IN1
bus_addr[1] => Mux94.IN1
bus_addr[1] => Mux95.IN1
bus_addr[1] => Mux96.IN1
bus_addr[1] => Mux97.IN1
bus_addr[1] => Mux98.IN1
bus_addr[1] => Mux99.IN1
bus_addr[1] => Mux100.IN5
bus_addr[2] => Mux26.IN1
bus_addr[2] => Mux27.IN2
bus_addr[2] => Mux28.IN1
bus_addr[2] => Mux29.IN1
bus_addr[2] => Mux30.IN1
bus_addr[2] => Mux31.IN1
bus_addr[2] => Mux32.IN1
bus_addr[2] => Mux33.IN1
bus_addr[2] => Mux34.IN1
bus_addr[2] => Mux35.IN1
bus_addr[2] => Mux36.IN1
bus_addr[2] => Mux37.IN1
bus_addr[2] => Mux38.IN1
bus_addr[2] => Mux39.IN1
bus_addr[2] => Mux40.IN1
bus_addr[2] => Mux41.IN3
bus_addr[2] => Mux42.IN0
bus_addr[2] => Mux43.IN0
bus_addr[2] => Mux44.IN0
bus_addr[2] => Mux45.IN0
bus_addr[2] => Mux46.IN0
bus_addr[2] => Mux47.IN0
bus_addr[2] => Mux48.IN0
bus_addr[2] => Mux49.IN0
bus_addr[2] => Mux50.IN0
bus_addr[2] => Mux51.IN0
bus_addr[2] => Mux52.IN0
bus_addr[2] => Mux53.IN0
bus_addr[2] => Mux54.IN0
bus_addr[2] => Mux55.IN0
bus_addr[2] => Mux56.IN0
bus_addr[2] => Mux57.IN0
bus_addr[2] => Mux58.IN0
bus_addr[2] => Mux59.IN0
bus_addr[2] => Mux60.IN0
bus_addr[2] => Mux61.IN0
bus_addr[2] => Mux62.IN0
bus_addr[2] => Mux63.IN0
bus_addr[2] => Mux64.IN0
bus_addr[2] => Mux65.IN0
bus_addr[2] => Mux66.IN0
bus_addr[2] => Mux67.IN0
bus_addr[2] => Mux68.IN0
bus_addr[2] => Mux69.IN0
bus_addr[2] => Mux70.IN0
bus_addr[2] => Mux71.IN0
bus_addr[2] => Mux72.IN1
bus_addr[2] => Mux73.IN1
bus_addr[2] => Mux74.IN1
bus_addr[2] => Mux75.IN1
bus_addr[2] => Mux76.IN1
bus_addr[2] => Mux77.IN0
bus_addr[2] => Mux78.IN0
bus_addr[2] => Mux79.IN0
bus_addr[2] => Mux80.IN0
bus_addr[2] => Mux81.IN0
bus_addr[2] => Mux82.IN0
bus_addr[2] => Mux83.IN0
bus_addr[2] => Mux84.IN0
bus_addr[2] => Mux85.IN0
bus_addr[2] => Mux86.IN0
bus_addr[2] => Mux87.IN0
bus_addr[2] => Mux88.IN0
bus_addr[2] => Mux89.IN0
bus_addr[2] => Mux90.IN0
bus_addr[2] => Mux91.IN0
bus_addr[2] => Mux92.IN0
bus_addr[2] => Mux93.IN0
bus_addr[2] => Mux94.IN0
bus_addr[2] => Mux95.IN0
bus_addr[2] => Mux96.IN0
bus_addr[2] => Mux97.IN0
bus_addr[2] => Mux98.IN0
bus_addr[2] => Mux99.IN0
bus_addr[2] => Mux100.IN4
bus_addr[3] => Equal0.IN29
bus_addr[4] => Equal0.IN28
bus_addr[5] => Equal0.IN27
bus_addr[6] => Equal0.IN26
bus_addr[7] => Equal0.IN25
bus_addr[8] => Equal0.IN24
bus_addr[9] => Equal0.IN23
bus_addr[10] => Equal0.IN22
bus_addr[11] => Equal0.IN21
bus_addr[12] => Equal0.IN20
bus_addr[13] => Equal0.IN19
bus_addr[14] => Equal0.IN18
bus_addr[15] => Equal0.IN17
bus_addr[16] => Equal0.IN16
bus_addr[17] => Equal0.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => Mux63.IN2
bus_dato[0] => Mux71.IN2
bus_dato[1] => Mux44.IN2
bus_dato[1] => Mux55.IN2
bus_dato[1] => Mux62.IN2
bus_dato[1] => Mux70.IN2
bus_dato[2] => Mux43.IN2
bus_dato[2] => Mux54.IN2
bus_dato[2] => Mux61.IN2
bus_dato[2] => Mux69.IN2
bus_dato[3] => Mux42.IN2
bus_dato[3] => Mux53.IN2
bus_dato[3] => Mux60.IN2
bus_dato[3] => Mux68.IN2
bus_dato[4] => Mux46.IN2
bus_dato[4] => Mux52.IN2
bus_dato[4] => Mux59.IN2
bus_dato[4] => Mux67.IN2
bus_dato[5] => Mux45.IN2
bus_dato[5] => Mux51.IN2
bus_dato[5] => Mux58.IN2
bus_dato[5] => Mux66.IN2
bus_dato[6] => Mux47.IN2
bus_dato[6] => Mux50.IN2
bus_dato[6] => Mux57.IN2
bus_dato[6] => Mux65.IN2
bus_dato[7] => Mux48.IN2
bus_dato[7] => Mux49.IN2
bus_dato[7] => Mux56.IN2
bus_dato[7] => Mux64.IN2
bus_dato[8] => Mux78.IN2
bus_dato[8] => Mux86.IN2
bus_dato[8] => Mux94.IN2
bus_dato[8] => Mux99.IN2
bus_dato[9] => Mux77.IN2
bus_dato[9] => Mux85.IN2
bus_dato[9] => Mux93.IN2
bus_dato[9] => Mux98.IN2
bus_dato[10] => Mux84.IN2
bus_dato[10] => Mux92.IN2
bus_dato[10] => Mux97.IN2
bus_dato[11] => Mux83.IN2
bus_dato[11] => Mux91.IN2
bus_dato[11] => Mux96.IN2
bus_dato[12] => Mux82.IN2
bus_dato[12] => Mux90.IN2
bus_dato[12] => Mux95.IN2
bus_dato[13] => Mux81.IN2
bus_dato[13] => Mux89.IN2
bus_dato[14] => Mux80.IN2
bus_dato[14] => Mux88.IN2
bus_dato[15] => Mux79.IN2
bus_dato[15] => Mux87.IN2
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_master_addr[0] <= bus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[1] <= bus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[2] <= bus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[3] <= bus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[4] <= bus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[5] <= bus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[6] <= bus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[7] <= bus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[8] <= bus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[9] <= bus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[10] <= bus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[11] <= bus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[12] <= bus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[13] <= bus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[14] <= bus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[15] <= bus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[16] <= bus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[17] <= bus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dati[0] => sdcard_xfer_in.DATAB
bus_master_dati[1] => sdcard_xfer_in.DATAB
bus_master_dati[2] => sdcard_xfer_in.DATAB
bus_master_dati[3] => sdcard_xfer_in.DATAB
bus_master_dati[4] => sdcard_xfer_in.DATAB
bus_master_dati[5] => sdcard_xfer_in.DATAB
bus_master_dati[6] => sdcard_xfer_in.DATAB
bus_master_dati[7] => sdcard_xfer_in.DATAB
bus_master_dati[8] => sdcard_xfer_in.DATAB
bus_master_dati[9] => sdcard_xfer_in.DATAB
bus_master_dati[10] => sdcard_xfer_in.DATAB
bus_master_dati[11] => sdcard_xfer_in.DATAB
bus_master_dati[12] => sdcard_xfer_in.DATAB
bus_master_dati[13] => sdcard_xfer_in.DATAB
bus_master_dati[14] => sdcard_xfer_in.DATAB
bus_master_dati[15] => sdcard_xfer_in.DATAB
bus_master_dato[0] <= bus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[1] <= bus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[2] <= bus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[3] <= bus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[4] <= bus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[5] <= bus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[6] <= bus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[7] <= bus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[8] <= bus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[9] <= bus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[10] <= bus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[11] <= bus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[12] <= bus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[13] <= bus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[14] <= bus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[15] <= bus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dati <= bus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dato <= bus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_nxm => nxm.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
sdcard_cs <= sdspi:sd1.sdcard_cs
sdcard_mosi <= sdspi:sd1.sdcard_mosi
sdcard_sclk <= sdspi:sd1.sdcard_sclk
sdcard_miso => sdspi:sd1.sdcard_miso
sdcard_debug[0] <= sdspi:sd1.sdcard_debug[0]
sdcard_debug[1] <= sdspi:sd1.sdcard_debug[1]
sdcard_debug[2] <= sdspi:sd1.sdcard_debug[2]
sdcard_debug[3] <= sdspi:sd1.sdcard_debug[3]
have_rl => base_addr_match.IN1
have_rl => csr_fc.OUTPUTSELECT
have_rl => csr_fc.OUTPUTSELECT
have_rl => csr_fc.OUTPUTSELECT
have_rl => csr_ba.OUTPUTSELECT
have_rl => csr_ba.OUTPUTSELECT
have_rl => csr_ie.OUTPUTSELECT
have_rl => csr_crdy.OUTPUTSELECT
have_rl => csr_ds.OUTPUTSELECT
have_rl => csr_ds.OUTPUTSELECT
have_rl => csr_e.OUTPUTSELECT
have_rl => csr_e.OUTPUTSELECT
have_rl => csr_e.OUTPUTSELECT
have_rl => csr_nxm.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => start.OUTPUTSELECT
have_rl => update_mpr.OUTPUTSELECT
have_rl => br.OUTPUTSELECT
have_rl => interrupt_trigger.OUTPUTSELECT
have_rl => interrupt_state.OUTPUTSELECT
have_rl => interrupt_state.OUTPUTSELECT
have_rl => interrupt_state.OUTPUTSELECT
have_rl => br.OUTPUTSELECT
have_rl => interrupt_state.OUTPUTSELECT
have_rl => interrupt_state.OUTPUTSELECT
have_rl => interrupt_state.OUTPUTSELECT
have_rl => interrupt_trigger.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => int_vector.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => bus_dati.OUTPUTSELECT
have_rl => csr_fc.OUTPUTSELECT
have_rl => csr_fc.OUTPUTSELECT
have_rl => csr_fc.OUTPUTSELECT
have_rl => csr_ba.OUTPUTSELECT
have_rl => csr_ba.OUTPUTSELECT
have_rl => csr_ie.OUTPUTSELECT
have_rl => csr_crdy.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => bar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => dar.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => mpr.OUTPUTSELECT
have_rl => update_mpr.OUTPUTSELECT
have_rl => csr_e.OUTPUTSELECT
have_rl => csr_e.OUTPUTSELECT
have_rl => csr_e.OUTPUTSELECT
have_rl => csr_nxm.OUTPUTSELECT
have_rl => csr_ds.OUTPUTSELECT
have_rl => csr_ds.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => wcp.OUTPUTSELECT
have_rl => start.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnca.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => dnhs.OUTPUTSELECT
have_rl => sdcard_read_start.OUTPUTSELECT
have_rl => write_start.OUTPUTSELECT
have_rl => nxm.OUTPUTSELECT
have_rl => npr.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => busmaster_state.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => work_bar.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sectorcounter.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_addr.OUTPUTSELECT
have_rl => sdcard_xfer_read.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_addr.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_dato.OUTPUTSELECT
have_rl => bus_master_control_dato.OUTPUTSELECT
have_rl => bus_master_control_dati.OUTPUTSELECT
have_rl => sdcard_read_ack.OUTPUTSELECT
have_rl => sdcard_xfer_write.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_xfer_in.OUTPUTSELECT
have_rl => sdcard_write_start.OUTPUTSELECT
have_rl => sdcard_write_ack.OUTPUTSELECT
have_rl => sdspi:sd1.enable
reset => csr_fc.OUTPUTSELECT
reset => csr_fc.OUTPUTSELECT
reset => csr_fc.OUTPUTSELECT
reset => csr_ba.OUTPUTSELECT
reset => csr_ba.OUTPUTSELECT
reset => csr_ie.OUTPUTSELECT
reset => csr_crdy.OUTPUTSELECT
reset => csr_ds.OUTPUTSELECT
reset => csr_ds.OUTPUTSELECT
reset => csr_e.OUTPUTSELECT
reset => csr_e.OUTPUTSELECT
reset => csr_e.OUTPUTSELECT
reset => csr_nxm.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => bar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => dar.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => mpr.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => wcp.OUTPUTSELECT
reset => dnhs.OUTPUTSELECT
reset => dnhs.OUTPUTSELECT
reset => dnhs.OUTPUTSELECT
reset => dnhs.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => dnca.OUTPUTSELECT
reset => start.OUTPUTSELECT
reset => update_mpr.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => interrupt_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => npr.OUTPUTSELECT
reset => sdcard_read_ack.OUTPUTSELECT
reset => sdcard_write_start.OUTPUTSELECT
reset => nxm.OUTPUTSELECT
reset => sdspi:sd1.reset
reset => sdcard_xfer_in[8].ENA
reset => sdcard_xfer_in[7].ENA
reset => sdcard_xfer_in[6].ENA
reset => sdcard_xfer_in[5].ENA
reset => sdcard_xfer_in[4].ENA
reset => sdcard_xfer_in[3].ENA
reset => sdcard_xfer_in[2].ENA
reset => sdcard_xfer_in[1].ENA
reset => sdcard_xfer_in[0].ENA
reset => sdcard_write_ack.ENA
reset => write_start.ENA
reset => sdcard_xfer_in[9].ENA
reset => sdcard_xfer_in[10].ENA
reset => sdcard_xfer_in[11].ENA
reset => sdcard_xfer_in[12].ENA
reset => sdcard_xfer_in[13].ENA
reset => sdcard_xfer_in[14].ENA
reset => sdcard_xfer_in[15].ENA
reset => sdcard_xfer_write.ENA
reset => bus_master_control_dati~reg0.ENA
reset => bus_master_control_dato~reg0.ENA
reset => bus_master_dato[0]~reg0.ENA
reset => bus_master_dato[1]~reg0.ENA
reset => bus_master_dato[2]~reg0.ENA
reset => bus_master_dato[3]~reg0.ENA
reset => bus_master_dato[4]~reg0.ENA
reset => bus_master_dato[5]~reg0.ENA
reset => bus_master_dato[6]~reg0.ENA
reset => bus_master_dato[7]~reg0.ENA
reset => bus_master_dato[8]~reg0.ENA
reset => bus_master_dato[9]~reg0.ENA
reset => bus_master_dato[10]~reg0.ENA
reset => bus_master_dato[11]~reg0.ENA
reset => bus_master_dato[12]~reg0.ENA
reset => bus_master_dato[13]~reg0.ENA
reset => bus_master_dato[14]~reg0.ENA
reset => bus_master_dato[15]~reg0.ENA
reset => bus_master_addr[0]~reg0.ENA
reset => bus_master_addr[1]~reg0.ENA
reset => bus_master_addr[2]~reg0.ENA
reset => bus_master_addr[3]~reg0.ENA
reset => bus_master_addr[4]~reg0.ENA
reset => bus_master_addr[5]~reg0.ENA
reset => bus_master_addr[6]~reg0.ENA
reset => bus_master_addr[7]~reg0.ENA
reset => bus_master_addr[8]~reg0.ENA
reset => bus_master_addr[9]~reg0.ENA
reset => bus_master_addr[10]~reg0.ENA
reset => bus_master_addr[11]~reg0.ENA
reset => bus_master_addr[12]~reg0.ENA
reset => bus_master_addr[13]~reg0.ENA
reset => bus_master_addr[14]~reg0.ENA
reset => bus_master_addr[15]~reg0.ENA
reset => bus_master_addr[16]~reg0.ENA
reset => bus_master_addr[17]~reg0.ENA
reset => sdcard_xfer_read.ENA
reset => sdcard_xfer_addr[0].ENA
reset => sdcard_xfer_addr[1].ENA
reset => sdcard_xfer_addr[2].ENA
reset => sdcard_xfer_addr[3].ENA
reset => sdcard_xfer_addr[4].ENA
reset => sdcard_xfer_addr[5].ENA
reset => sdcard_xfer_addr[6].ENA
reset => sdcard_xfer_addr[7].ENA
reset => sectorcounter[0].ENA
reset => sectorcounter[1].ENA
reset => sectorcounter[2].ENA
reset => sectorcounter[3].ENA
reset => sectorcounter[4].ENA
reset => sectorcounter[5].ENA
reset => sectorcounter[6].ENA
reset => sectorcounter[7].ENA
reset => sectorcounter[8].ENA
reset => work_bar[1].ENA
reset => work_bar[2].ENA
reset => work_bar[3].ENA
reset => work_bar[4].ENA
reset => work_bar[5].ENA
reset => work_bar[6].ENA
reset => work_bar[7].ENA
reset => work_bar[8].ENA
reset => work_bar[9].ENA
reset => work_bar[10].ENA
reset => work_bar[11].ENA
reset => work_bar[12].ENA
reset => work_bar[13].ENA
reset => work_bar[14].ENA
reset => work_bar[15].ENA
reset => work_bar[16].ENA
reset => work_bar[17].ENA
reset => sdcard_read_start.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => sdspi:sd1.clk50mhz
nclk => write_start.CLK
nclk => sdcard_read_start.CLK
nclk => bus_dati[0]~reg0.CLK
nclk => bus_dati[1]~reg0.CLK
nclk => bus_dati[2]~reg0.CLK
nclk => bus_dati[3]~reg0.CLK
nclk => bus_dati[4]~reg0.CLK
nclk => bus_dati[5]~reg0.CLK
nclk => bus_dati[6]~reg0.CLK
nclk => bus_dati[7]~reg0.CLK
nclk => bus_dati[8]~reg0.CLK
nclk => bus_dati[9]~reg0.CLK
nclk => bus_dati[10]~reg0.CLK
nclk => bus_dati[11]~reg0.CLK
nclk => bus_dati[12]~reg0.CLK
nclk => bus_dati[13]~reg0.CLK
nclk => bus_dati[14]~reg0.CLK
nclk => bus_dati[15]~reg0.CLK
nclk => int_vector[0]~reg0.CLK
nclk => int_vector[1]~reg0.CLK
nclk => int_vector[2]~reg0.CLK
nclk => int_vector[3]~reg0.CLK
nclk => int_vector[4]~reg0.CLK
nclk => int_vector[5]~reg0.CLK
nclk => int_vector[6]~reg0.CLK
nclk => int_vector[7]~reg0.CLK
nclk => int_vector[8]~reg0.CLK
nclk => interrupt_trigger.CLK
nclk => br~reg0.CLK
nclk => update_mpr.CLK
nclk => start.CLK
nclk => dnca[0][0].CLK
nclk => dnca[0][1].CLK
nclk => dnca[0][2].CLK
nclk => dnca[0][3].CLK
nclk => dnca[0][4].CLK
nclk => dnca[0][5].CLK
nclk => dnca[0][6].CLK
nclk => dnca[0][7].CLK
nclk => dnca[0][8].CLK
nclk => dnca[1][0].CLK
nclk => dnca[1][1].CLK
nclk => dnca[1][2].CLK
nclk => dnca[1][3].CLK
nclk => dnca[1][4].CLK
nclk => dnca[1][5].CLK
nclk => dnca[1][6].CLK
nclk => dnca[1][7].CLK
nclk => dnca[1][8].CLK
nclk => dnca[2][0].CLK
nclk => dnca[2][1].CLK
nclk => dnca[2][2].CLK
nclk => dnca[2][3].CLK
nclk => dnca[2][4].CLK
nclk => dnca[2][5].CLK
nclk => dnca[2][6].CLK
nclk => dnca[2][7].CLK
nclk => dnca[2][8].CLK
nclk => dnca[3][0].CLK
nclk => dnca[3][1].CLK
nclk => dnca[3][2].CLK
nclk => dnca[3][3].CLK
nclk => dnca[3][4].CLK
nclk => dnca[3][5].CLK
nclk => dnca[3][6].CLK
nclk => dnca[3][7].CLK
nclk => dnca[3][8].CLK
nclk => dnhs[0].CLK
nclk => dnhs[1].CLK
nclk => dnhs[2].CLK
nclk => dnhs[3].CLK
nclk => wcp[0].CLK
nclk => wcp[1].CLK
nclk => wcp[2].CLK
nclk => wcp[3].CLK
nclk => wcp[4].CLK
nclk => wcp[5].CLK
nclk => wcp[6].CLK
nclk => wcp[7].CLK
nclk => wcp[8].CLK
nclk => wcp[9].CLK
nclk => wcp[10].CLK
nclk => wcp[11].CLK
nclk => wcp[12].CLK
nclk => mpr[0].CLK
nclk => mpr[1].CLK
nclk => mpr[2].CLK
nclk => mpr[3].CLK
nclk => mpr[4].CLK
nclk => mpr[5].CLK
nclk => mpr[6].CLK
nclk => mpr[7].CLK
nclk => mpr[8].CLK
nclk => mpr[9].CLK
nclk => mpr[10].CLK
nclk => mpr[11].CLK
nclk => mpr[12].CLK
nclk => dar[0].CLK
nclk => dar[1].CLK
nclk => dar[2].CLK
nclk => dar[3].CLK
nclk => dar[4].CLK
nclk => dar[5].CLK
nclk => dar[6].CLK
nclk => dar[7].CLK
nclk => dar[8].CLK
nclk => dar[9].CLK
nclk => dar[10].CLK
nclk => dar[11].CLK
nclk => dar[12].CLK
nclk => dar[13].CLK
nclk => dar[14].CLK
nclk => dar[15].CLK
nclk => bar[1].CLK
nclk => bar[2].CLK
nclk => bar[3].CLK
nclk => bar[4].CLK
nclk => bar[5].CLK
nclk => bar[6].CLK
nclk => bar[7].CLK
nclk => bar[8].CLK
nclk => bar[9].CLK
nclk => bar[10].CLK
nclk => bar[11].CLK
nclk => bar[12].CLK
nclk => bar[13].CLK
nclk => bar[14].CLK
nclk => bar[15].CLK
nclk => csr_nxm.CLK
nclk => csr_e[0].CLK
nclk => csr_e[1].CLK
nclk => csr_e[2].CLK
nclk => csr_ds[0].CLK
nclk => csr_ds[1].CLK
nclk => csr_crdy.CLK
nclk => csr_ie.CLK
nclk => csr_ba[16].CLK
nclk => csr_ba[17].CLK
nclk => csr_fc[0].CLK
nclk => csr_fc[1].CLK
nclk => csr_fc[2].CLK
nclk => interrupt_state~4.DATAIN
clk => sdspi:sd1.controller_clk
clk => sdcard_write_ack.CLK
clk => sdcard_xfer_in[0].CLK
clk => sdcard_xfer_in[1].CLK
clk => sdcard_xfer_in[2].CLK
clk => sdcard_xfer_in[3].CLK
clk => sdcard_xfer_in[4].CLK
clk => sdcard_xfer_in[5].CLK
clk => sdcard_xfer_in[6].CLK
clk => sdcard_xfer_in[7].CLK
clk => sdcard_xfer_in[8].CLK
clk => sdcard_xfer_in[9].CLK
clk => sdcard_xfer_in[10].CLK
clk => sdcard_xfer_in[11].CLK
clk => sdcard_xfer_in[12].CLK
clk => sdcard_xfer_in[13].CLK
clk => sdcard_xfer_in[14].CLK
clk => sdcard_xfer_in[15].CLK
clk => sdcard_xfer_write.CLK
clk => bus_master_control_dati~reg0.CLK
clk => bus_master_control_dato~reg0.CLK
clk => bus_master_dato[0]~reg0.CLK
clk => bus_master_dato[1]~reg0.CLK
clk => bus_master_dato[2]~reg0.CLK
clk => bus_master_dato[3]~reg0.CLK
clk => bus_master_dato[4]~reg0.CLK
clk => bus_master_dato[5]~reg0.CLK
clk => bus_master_dato[6]~reg0.CLK
clk => bus_master_dato[7]~reg0.CLK
clk => bus_master_dato[8]~reg0.CLK
clk => bus_master_dato[9]~reg0.CLK
clk => bus_master_dato[10]~reg0.CLK
clk => bus_master_dato[11]~reg0.CLK
clk => bus_master_dato[12]~reg0.CLK
clk => bus_master_dato[13]~reg0.CLK
clk => bus_master_dato[14]~reg0.CLK
clk => bus_master_dato[15]~reg0.CLK
clk => bus_master_addr[0]~reg0.CLK
clk => bus_master_addr[1]~reg0.CLK
clk => bus_master_addr[2]~reg0.CLK
clk => bus_master_addr[3]~reg0.CLK
clk => bus_master_addr[4]~reg0.CLK
clk => bus_master_addr[5]~reg0.CLK
clk => bus_master_addr[6]~reg0.CLK
clk => bus_master_addr[7]~reg0.CLK
clk => bus_master_addr[8]~reg0.CLK
clk => bus_master_addr[9]~reg0.CLK
clk => bus_master_addr[10]~reg0.CLK
clk => bus_master_addr[11]~reg0.CLK
clk => bus_master_addr[12]~reg0.CLK
clk => bus_master_addr[13]~reg0.CLK
clk => bus_master_addr[14]~reg0.CLK
clk => bus_master_addr[15]~reg0.CLK
clk => bus_master_addr[16]~reg0.CLK
clk => bus_master_addr[17]~reg0.CLK
clk => sdcard_xfer_read.CLK
clk => sdcard_xfer_addr[0].CLK
clk => sdcard_xfer_addr[1].CLK
clk => sdcard_xfer_addr[2].CLK
clk => sdcard_xfer_addr[3].CLK
clk => sdcard_xfer_addr[4].CLK
clk => sdcard_xfer_addr[5].CLK
clk => sdcard_xfer_addr[6].CLK
clk => sdcard_xfer_addr[7].CLK
clk => sectorcounter[0].CLK
clk => sectorcounter[1].CLK
clk => sectorcounter[2].CLK
clk => sectorcounter[3].CLK
clk => sectorcounter[4].CLK
clk => sectorcounter[5].CLK
clk => sectorcounter[6].CLK
clk => sectorcounter[7].CLK
clk => sectorcounter[8].CLK
clk => work_bar[1].CLK
clk => work_bar[2].CLK
clk => work_bar[3].CLK
clk => work_bar[4].CLK
clk => work_bar[5].CLK
clk => work_bar[6].CLK
clk => work_bar[7].CLK
clk => work_bar[8].CLK
clk => work_bar[9].CLK
clk => work_bar[10].CLK
clk => work_bar[11].CLK
clk => work_bar[12].CLK
clk => work_bar[13].CLK
clk => work_bar[14].CLK
clk => work_bar[15].CLK
clk => work_bar[16].CLK
clk => work_bar[17].CLK
clk => nxm.CLK
clk => sdcard_write_start.CLK
clk => sdcard_read_ack.CLK
clk => npr~reg0.CLK
clk => busmaster_state~13.DATAIN


|top|unibus:pdp11|rl11:rl0|sdspi:sd1
sdcard_cs <= sdcard_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_mosi <= sdcard_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_sclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => write_done.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_word.DATAA
sdcard_miso => sd_r7.DATAB
sdcard_miso => sd_r3.DATAB
sdcard_miso => sd_r1.DATAB
sdcard_miso => sd_r3.DATAB
sdcard_miso => sd_r7.DATAB
sdcard_miso => sd_dr.DATAB
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => rsector~16.DATAIN
sdcard_miso => rsector.DATAIN8
sdcard_debug[0] <= sdcard_debug[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[1] <= sdcard_debug[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[2] <= sdcard_debug[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[3] <= sdcard_debug[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_addr[0] => sd_cmd.DATAA
sdcard_addr[0] => sd_cmd.DATAB
sdcard_addr[1] => sd_cmd.DATAA
sdcard_addr[1] => sd_cmd.DATAB
sdcard_addr[2] => sd_cmd.DATAA
sdcard_addr[2] => sd_cmd.DATAB
sdcard_addr[3] => sd_cmd.DATAA
sdcard_addr[3] => sd_cmd.DATAB
sdcard_addr[4] => sd_cmd.DATAA
sdcard_addr[4] => sd_cmd.DATAB
sdcard_addr[5] => sd_cmd.DATAA
sdcard_addr[5] => sd_cmd.DATAB
sdcard_addr[6] => sd_cmd.DATAA
sdcard_addr[6] => sd_cmd.DATAB
sdcard_addr[7] => sd_cmd.DATAA
sdcard_addr[7] => sd_cmd.DATAB
sdcard_addr[8] => sd_cmd.DATAA
sdcard_addr[8] => sd_cmd.DATAB
sdcard_addr[9] => sd_cmd.DATAA
sdcard_addr[9] => sd_cmd.DATAB
sdcard_addr[10] => sd_cmd.DATAA
sdcard_addr[10] => sd_cmd.DATAB
sdcard_addr[11] => sd_cmd.DATAA
sdcard_addr[11] => sd_cmd.DATAB
sdcard_addr[12] => sd_cmd.DATAA
sdcard_addr[12] => sd_cmd.DATAB
sdcard_addr[13] => sd_cmd.DATAA
sdcard_addr[13] => sd_cmd.DATAB
sdcard_addr[14] => sd_cmd.DATAA
sdcard_addr[14] => sd_cmd.DATAB
sdcard_addr[15] => sd_cmd.DATAA
sdcard_addr[15] => sd_cmd.DATAB
sdcard_addr[16] => sd_cmd.DATAA
sdcard_addr[16] => sd_cmd.DATAB
sdcard_addr[17] => sd_cmd.DATAA
sdcard_addr[17] => sd_cmd.DATAB
sdcard_addr[18] => sd_cmd.DATAA
sdcard_addr[18] => sd_cmd.DATAB
sdcard_addr[19] => sd_cmd.DATAA
sdcard_addr[19] => sd_cmd.DATAB
sdcard_addr[20] => sd_cmd.DATAA
sdcard_addr[20] => sd_cmd.DATAB
sdcard_addr[21] => sd_cmd.DATAA
sdcard_addr[21] => sd_cmd.DATAB
sdcard_addr[22] => sd_cmd.DATAA
sdcard_addr[22] => sd_cmd.DATAB
sdcard_idle <= sdcard_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_read_start => read_start_filter[0].DATAIN
sdcard_read_ack => read_ack_filter[0].DATAIN
sdcard_read_done <= sdcard_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_write_start => write_start_filter[0].DATAIN
sdcard_write_ack => write_ack_filter[0].DATAIN
sdcard_write_done <= sdcard_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_error <= sdcard_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_addr[0] => wsector~7.DATAIN
sdcard_xfer_addr[0] => rsector.RADDR
sdcard_xfer_addr[0] => wsector.WADDR
sdcard_xfer_addr[1] => wsector~6.DATAIN
sdcard_xfer_addr[1] => rsector.RADDR1
sdcard_xfer_addr[1] => wsector.WADDR1
sdcard_xfer_addr[2] => wsector~5.DATAIN
sdcard_xfer_addr[2] => rsector.RADDR2
sdcard_xfer_addr[2] => wsector.WADDR2
sdcard_xfer_addr[3] => wsector~4.DATAIN
sdcard_xfer_addr[3] => rsector.RADDR3
sdcard_xfer_addr[3] => wsector.WADDR3
sdcard_xfer_addr[4] => wsector~3.DATAIN
sdcard_xfer_addr[4] => rsector.RADDR4
sdcard_xfer_addr[4] => wsector.WADDR4
sdcard_xfer_addr[5] => wsector~2.DATAIN
sdcard_xfer_addr[5] => rsector.RADDR5
sdcard_xfer_addr[5] => wsector.WADDR5
sdcard_xfer_addr[6] => wsector~1.DATAIN
sdcard_xfer_addr[6] => rsector.RADDR6
sdcard_xfer_addr[6] => wsector.WADDR6
sdcard_xfer_addr[7] => wsector~0.DATAIN
sdcard_xfer_addr[7] => rsector.RADDR7
sdcard_xfer_addr[7] => wsector.WADDR7
sdcard_xfer_read => ~NO_FANOUT~
sdcard_xfer_out[0] <= sdcard_xfer_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[1] <= sdcard_xfer_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[2] <= sdcard_xfer_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[3] <= sdcard_xfer_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[4] <= sdcard_xfer_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[5] <= sdcard_xfer_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[6] <= sdcard_xfer_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[7] <= sdcard_xfer_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[8] <= sdcard_xfer_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[9] <= sdcard_xfer_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[10] <= sdcard_xfer_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[11] <= sdcard_xfer_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[12] <= sdcard_xfer_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[13] <= sdcard_xfer_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[14] <= sdcard_xfer_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[15] <= sdcard_xfer_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_write => wsector.DATAB
sdcard_xfer_in[0] => wsector~23.DATAIN
sdcard_xfer_in[0] => wsector.DATAIN
sdcard_xfer_in[1] => wsector~22.DATAIN
sdcard_xfer_in[1] => wsector.DATAIN1
sdcard_xfer_in[2] => wsector~21.DATAIN
sdcard_xfer_in[2] => wsector.DATAIN2
sdcard_xfer_in[3] => wsector~20.DATAIN
sdcard_xfer_in[3] => wsector.DATAIN3
sdcard_xfer_in[4] => wsector~19.DATAIN
sdcard_xfer_in[4] => wsector.DATAIN4
sdcard_xfer_in[5] => wsector~18.DATAIN
sdcard_xfer_in[5] => wsector.DATAIN5
sdcard_xfer_in[6] => wsector~17.DATAIN
sdcard_xfer_in[6] => wsector.DATAIN6
sdcard_xfer_in[7] => wsector~16.DATAIN
sdcard_xfer_in[7] => wsector.DATAIN7
sdcard_xfer_in[8] => wsector~15.DATAIN
sdcard_xfer_in[8] => wsector.DATAIN8
sdcard_xfer_in[9] => wsector~14.DATAIN
sdcard_xfer_in[9] => wsector.DATAIN9
sdcard_xfer_in[10] => wsector~13.DATAIN
sdcard_xfer_in[10] => wsector.DATAIN10
sdcard_xfer_in[11] => wsector~12.DATAIN
sdcard_xfer_in[11] => wsector.DATAIN11
sdcard_xfer_in[12] => wsector~11.DATAIN
sdcard_xfer_in[12] => wsector.DATAIN12
sdcard_xfer_in[13] => wsector~10.DATAIN
sdcard_xfer_in[13] => wsector.DATAIN13
sdcard_xfer_in[14] => wsector~9.DATAIN
sdcard_xfer_in[14] => wsector.DATAIN14
sdcard_xfer_in[15] => wsector~8.DATAIN
sdcard_xfer_in[15] => wsector.DATAIN15
enable => wsector.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => rsector.OUTPUTSELECT
enable => sectorindex[6].ENA
enable => sdcard_error~reg0.ENA
enable => sectorindex[5].ENA
enable => sectorindex[4].ENA
enable => sectorindex[3].ENA
enable => sectorindex[2].ENA
enable => sectorindex[1].ENA
enable => sectorindex[0].ENA
enable => sd_word[15].ENA
enable => sd_word[14].ENA
enable => sd_word[13].ENA
enable => sd_word[12].ENA
enable => sd_word[11].ENA
enable => sd_word[10].ENA
enable => sd_word[9].ENA
enable => sd_word[8].ENA
enable => sd_word[7].ENA
enable => sd_word[6].ENA
enable => sd_word[5].ENA
enable => sd_word[4].ENA
enable => sd_word[3].ENA
enable => sd_word[2].ENA
enable => sd_word[1].ENA
enable => sd_word[0].ENA
enable => sd_dr[3].ENA
enable => clk.ENA
enable => sd_dr[2].ENA
enable => sd_dr[1].ENA
enable => sd_dr[0].ENA
enable => sectorindex[7].ENA
enable => write_done.ENA
enable => sd_cmd[0].ENA
enable => sd_cmd[1].ENA
enable => sd_cmd[2].ENA
enable => sd_cmd[3].ENA
enable => sd_cmd[4].ENA
enable => sd_cmd[5].ENA
enable => sd_cmd[6].ENA
enable => sd_cmd[7].ENA
enable => sd_cmd[8].ENA
enable => sd_cmd[9].ENA
enable => sd_cmd[10].ENA
enable => sd_cmd[11].ENA
enable => sd_cmd[12].ENA
enable => sd_cmd[13].ENA
enable => sd_cmd[14].ENA
enable => sd_cmd[15].ENA
enable => sd_cmd[16].ENA
enable => sd_cmd[17].ENA
enable => sd_cmd[18].ENA
enable => sd_cmd[19].ENA
enable => sd_cmd[20].ENA
enable => sd_cmd[21].ENA
enable => sd_cmd[22].ENA
enable => sd_cmd[23].ENA
enable => sd_cmd[24].ENA
enable => sd_cmd[25].ENA
enable => sd_cmd[26].ENA
enable => sd_cmd[27].ENA
enable => sd_cmd[28].ENA
enable => sd_cmd[29].ENA
enable => sd_cmd[30].ENA
enable => sd_cmd[31].ENA
enable => sd_cmd[32].ENA
enable => sd_cmd[33].ENA
enable => sd_cmd[34].ENA
enable => sd_cmd[35].ENA
enable => sd_cmd[36].ENA
enable => sd_cmd[37].ENA
enable => sd_cmd[38].ENA
enable => sd_cmd[39].ENA
enable => sd_cmd[40].ENA
enable => sd_cmd[41].ENA
enable => sd_cmd[42].ENA
enable => sd_cmd[43].ENA
enable => sd_cmd[44].ENA
enable => sd_cmd[45].ENA
enable => sd_cmd[46].ENA
enable => sd_cmd[47].ENA
enable => notnow.ENA
enable => sdhc.ENA
enable => sd_r7[0].ENA
enable => sd_r7[1].ENA
enable => sd_r7[2].ENA
enable => sd_r7[3].ENA
enable => sd_r7[4].ENA
enable => sd_r7[5].ENA
enable => sd_r7[6].ENA
enable => sd_r7[7].ENA
enable => sd_r7[8].ENA
enable => sd_r7[9].ENA
enable => sd_r7[10].ENA
enable => sd_r7[11].ENA
enable => sd_r3[0].ENA
enable => sd_r3[1].ENA
enable => sd_r3[2].ENA
enable => sd_r3[3].ENA
enable => sd_r3[4].ENA
enable => sd_r3[5].ENA
enable => sd_r3[6].ENA
enable => sd_r3[7].ENA
enable => sd_r3[8].ENA
enable => sd_r3[9].ENA
enable => sd_r3[10].ENA
enable => sd_r3[11].ENA
enable => sd_r3[12].ENA
enable => sd_r3[13].ENA
enable => sd_r3[14].ENA
enable => sd_r3[15].ENA
enable => sd_r3[16].ENA
enable => sd_r3[17].ENA
enable => sd_r3[18].ENA
enable => sd_r3[19].ENA
enable => sd_r3[20].ENA
enable => sd_r3[21].ENA
enable => sd_r3[22].ENA
enable => sd_r3[23].ENA
enable => sd_r3[24].ENA
enable => sd_r3[25].ENA
enable => sd_r3[26].ENA
enable => sd_r3[27].ENA
enable => sd_r3[28].ENA
enable => sd_r3[29].ENA
enable => sd_r3[30].ENA
enable => sd_r1[0].ENA
enable => sd_r1[1].ENA
enable => sd_r1[2].ENA
enable => sd_r1[3].ENA
enable => sd_r1[4].ENA
enable => sd_r1[5].ENA
enable => sd_r1[6].ENA
enable => sdcard_mosi~reg0.ENA
enable => do_readr7.ENA
enable => do_readr3.ENA
enable => card_error.ENA
enable => sdcard_debug[0]~reg0.ENA
enable => sdcard_debug[1]~reg0.ENA
enable => sdcard_debug[2]~reg0.ENA
enable => sdcard_debug[3]~reg0.ENA
enable => read_done.ENA
enable => idle.ENA
enable => sdcard_cs~reg0.ENA
enable => need_400khz.ENA
enable => counter[0].ENA
enable => counter[1].ENA
enable => counter[2].ENA
enable => counter[3].ENA
enable => counter[4].ENA
enable => counter[5].ENA
enable => counter[6].ENA
enable => counter[7].ENA
enable => counter[8].ENA
enable => counter[9].ENA
enable => clkcounter[0].ENA
enable => clkcounter[1].ENA
enable => clkcounter[2].ENA
enable => clkcounter[3].ENA
enable => clkcounter[4].ENA
enable => clkcounter[5].ENA
enable => clkcounter[6].ENA
enable => sdcard_write_done~reg0.ENA
enable => write_ack.ENA
enable => write_start.ENA
enable => sdcard_read_done~reg0.ENA
enable => read_ack.ENA
enable => read_start.ENA
enable => sdcard_idle~reg0.ENA
enable => card_error_filter[0].ENA
enable => card_error_filter[1].ENA
enable => card_error_filter[2].ENA
enable => card_error_filter[3].ENA
enable => write_done_filter[0].ENA
enable => write_done_filter[1].ENA
enable => write_done_filter[2].ENA
enable => write_done_filter[3].ENA
enable => write_ack_filter[0].ENA
enable => write_ack_filter[1].ENA
enable => write_ack_filter[2].ENA
enable => write_ack_filter[3].ENA
enable => write_start_filter[0].ENA
enable => write_start_filter[1].ENA
enable => write_start_filter[2].ENA
enable => write_start_filter[3].ENA
enable => read_done_filter[0].ENA
enable => read_done_filter[1].ENA
enable => read_done_filter[2].ENA
enable => read_done_filter[3].ENA
enable => read_ack_filter[0].ENA
enable => read_ack_filter[1].ENA
enable => read_ack_filter[2].ENA
enable => read_ack_filter[3].ENA
enable => read_start_filter[0].ENA
enable => read_start_filter[1].ENA
enable => read_start_filter[2].ENA
enable => read_start_filter[3].ENA
enable => idle_filter[0].ENA
enable => idle_filter[1].ENA
enable => idle_filter[2].ENA
enable => idle_filter[3].ENA
enable => sdcard_xfer_out[0]~reg0.ENA
enable => sdcard_xfer_out[1]~reg0.ENA
enable => sdcard_xfer_out[2]~reg0.ENA
enable => sdcard_xfer_out[3]~reg0.ENA
enable => sdcard_xfer_out[4]~reg0.ENA
enable => sdcard_xfer_out[5]~reg0.ENA
enable => sdcard_xfer_out[6]~reg0.ENA
enable => sdcard_xfer_out[7]~reg0.ENA
enable => sdcard_xfer_out[8]~reg0.ENA
enable => sdcard_xfer_out[9]~reg0.ENA
enable => sdcard_xfer_out[10]~reg0.ENA
enable => sdcard_xfer_out[11]~reg0.ENA
enable => sdcard_xfer_out[12]~reg0.ENA
enable => sdcard_xfer_out[13]~reg0.ENA
enable => sdcard_xfer_out[14]~reg0.ENA
enable => sdcard_xfer_out[15]~reg0.ENA
controller_clk => wsector~24.CLK
controller_clk => wsector~0.CLK
controller_clk => wsector~1.CLK
controller_clk => wsector~2.CLK
controller_clk => wsector~3.CLK
controller_clk => wsector~4.CLK
controller_clk => wsector~5.CLK
controller_clk => wsector~6.CLK
controller_clk => wsector~7.CLK
controller_clk => wsector~8.CLK
controller_clk => wsector~9.CLK
controller_clk => wsector~10.CLK
controller_clk => wsector~11.CLK
controller_clk => wsector~12.CLK
controller_clk => wsector~13.CLK
controller_clk => wsector~14.CLK
controller_clk => wsector~15.CLK
controller_clk => wsector~16.CLK
controller_clk => wsector~17.CLK
controller_clk => wsector~18.CLK
controller_clk => wsector~19.CLK
controller_clk => wsector~20.CLK
controller_clk => wsector~21.CLK
controller_clk => wsector~22.CLK
controller_clk => wsector~23.CLK
controller_clk => sdcard_error~reg0.CLK
controller_clk => sdcard_write_done~reg0.CLK
controller_clk => write_ack.CLK
controller_clk => write_start.CLK
controller_clk => sdcard_read_done~reg0.CLK
controller_clk => read_ack.CLK
controller_clk => read_start.CLK
controller_clk => sdcard_idle~reg0.CLK
controller_clk => card_error_filter[0].CLK
controller_clk => card_error_filter[1].CLK
controller_clk => card_error_filter[2].CLK
controller_clk => card_error_filter[3].CLK
controller_clk => write_done_filter[0].CLK
controller_clk => write_done_filter[1].CLK
controller_clk => write_done_filter[2].CLK
controller_clk => write_done_filter[3].CLK
controller_clk => write_ack_filter[0].CLK
controller_clk => write_ack_filter[1].CLK
controller_clk => write_ack_filter[2].CLK
controller_clk => write_ack_filter[3].CLK
controller_clk => write_start_filter[0].CLK
controller_clk => write_start_filter[1].CLK
controller_clk => write_start_filter[2].CLK
controller_clk => write_start_filter[3].CLK
controller_clk => read_done_filter[0].CLK
controller_clk => read_done_filter[1].CLK
controller_clk => read_done_filter[2].CLK
controller_clk => read_done_filter[3].CLK
controller_clk => read_ack_filter[0].CLK
controller_clk => read_ack_filter[1].CLK
controller_clk => read_ack_filter[2].CLK
controller_clk => read_ack_filter[3].CLK
controller_clk => read_start_filter[0].CLK
controller_clk => read_start_filter[1].CLK
controller_clk => read_start_filter[2].CLK
controller_clk => read_start_filter[3].CLK
controller_clk => idle_filter[0].CLK
controller_clk => idle_filter[1].CLK
controller_clk => idle_filter[2].CLK
controller_clk => idle_filter[3].CLK
controller_clk => sdcard_xfer_out[0]~reg0.CLK
controller_clk => sdcard_xfer_out[1]~reg0.CLK
controller_clk => sdcard_xfer_out[2]~reg0.CLK
controller_clk => sdcard_xfer_out[3]~reg0.CLK
controller_clk => sdcard_xfer_out[4]~reg0.CLK
controller_clk => sdcard_xfer_out[5]~reg0.CLK
controller_clk => sdcard_xfer_out[6]~reg0.CLK
controller_clk => sdcard_xfer_out[7]~reg0.CLK
controller_clk => sdcard_xfer_out[8]~reg0.CLK
controller_clk => sdcard_xfer_out[9]~reg0.CLK
controller_clk => sdcard_xfer_out[10]~reg0.CLK
controller_clk => sdcard_xfer_out[11]~reg0.CLK
controller_clk => sdcard_xfer_out[12]~reg0.CLK
controller_clk => sdcard_xfer_out[13]~reg0.CLK
controller_clk => sdcard_xfer_out[14]~reg0.CLK
controller_clk => sdcard_xfer_out[15]~reg0.CLK
controller_clk => wsector.CLK0
reset => sdcard_idle.OUTPUTSELECT
reset => read_start.OUTPUTSELECT
reset => read_ack.OUTPUTSELECT
reset => sdcard_read_done.OUTPUTSELECT
reset => write_start.OUTPUTSELECT
reset => write_ack.OUTPUTSELECT
reset => sdcard_write_done.OUTPUTSELECT
reset => sdcard_error.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => need_400khz.OUTPUTSELECT
reset => sdcard_cs.OUTPUTSELECT
reset => idle.OUTPUTSELECT
reset => read_done.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => card_error.OUTPUTSELECT
reset => do_readr3.OUTPUTSELECT
reset => do_readr7.OUTPUTSELECT
reset => sdcard_mosi.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sdhc.OUTPUTSELECT
reset => notnow.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => write_done.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => rsector.OUTPUTSELECT
clk50mhz => clk.CLK
clk50mhz => clkcounter[0].CLK
clk50mhz => clkcounter[1].CLK
clk50mhz => clkcounter[2].CLK
clk50mhz => clkcounter[3].CLK
clk50mhz => clkcounter[4].CLK
clk50mhz => clkcounter[5].CLK
clk50mhz => clkcounter[6].CLK


|top|unibus:pdp11|rk11:rk0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npr <= npr~reg0.DB_MAX_OUTPUT_PORT_TYPE
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_read.OUTPUTSELECT
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux2.IN4
bus_addr[1] => Mux3.IN4
bus_addr[1] => Mux4.IN4
bus_addr[1] => Mux5.IN5
bus_addr[1] => Mux6.IN4
bus_addr[1] => Mux7.IN4
bus_addr[1] => Mux8.IN4
bus_addr[1] => Mux9.IN4
bus_addr[1] => Mux10.IN4
bus_addr[1] => Mux11.IN4
bus_addr[1] => Mux12.IN4
bus_addr[1] => Mux13.IN5
bus_addr[1] => Mux14.IN5
bus_addr[1] => Mux15.IN5
bus_addr[1] => Mux16.IN4
bus_addr[1] => Mux17.IN4
bus_addr[1] => Mux18.IN2
bus_addr[1] => Mux19.IN3
bus_addr[1] => Mux20.IN2
bus_addr[1] => Mux21.IN2
bus_addr[1] => Mux22.IN2
bus_addr[1] => Mux23.IN2
bus_addr[1] => Mux24.IN2
bus_addr[1] => Mux25.IN2
bus_addr[1] => Mux26.IN10
bus_addr[1] => Mux27.IN2
bus_addr[1] => Mux28.IN2
bus_addr[1] => Mux29.IN2
bus_addr[1] => Mux30.IN2
bus_addr[1] => Mux31.IN2
bus_addr[1] => Mux32.IN2
bus_addr[1] => Mux33.IN2
bus_addr[1] => Mux34.IN2
bus_addr[1] => Mux35.IN3
bus_addr[1] => Mux36.IN2
bus_addr[1] => Mux37.IN2
bus_addr[1] => Mux38.IN2
bus_addr[1] => Mux39.IN2
bus_addr[1] => Mux40.IN2
bus_addr[1] => Mux41.IN2
bus_addr[1] => Mux42.IN2
bus_addr[1] => Mux43.IN2
bus_addr[1] => Mux44.IN2
bus_addr[1] => Mux45.IN2
bus_addr[1] => Mux46.IN2
bus_addr[1] => Mux47.IN2
bus_addr[1] => Mux48.IN2
bus_addr[1] => Mux49.IN2
bus_addr[1] => Mux50.IN2
bus_addr[1] => Mux51.IN2
bus_addr[1] => Mux52.IN2
bus_addr[1] => Mux53.IN2
bus_addr[1] => Mux54.IN2
bus_addr[1] => Mux55.IN2
bus_addr[1] => Mux56.IN2
bus_addr[1] => Mux57.IN2
bus_addr[1] => Mux58.IN2
bus_addr[1] => Mux59.IN2
bus_addr[1] => Mux60.IN2
bus_addr[1] => Mux61.IN2
bus_addr[1] => Mux62.IN2
bus_addr[1] => Mux63.IN2
bus_addr[1] => Mux64.IN10
bus_addr[1] => Mux65.IN2
bus_addr[1] => Mux66.IN2
bus_addr[1] => Mux67.IN2
bus_addr[1] => Mux68.IN2
bus_addr[1] => Mux69.IN2
bus_addr[1] => Mux70.IN2
bus_addr[1] => Mux71.IN2
bus_addr[1] => Mux72.IN2
bus_addr[1] => Mux73.IN2
bus_addr[1] => Mux74.IN2
bus_addr[1] => Mux75.IN2
bus_addr[1] => Mux76.IN2
bus_addr[1] => Mux77.IN2
bus_addr[1] => Mux78.IN2
bus_addr[1] => Mux79.IN2
bus_addr[1] => Mux80.IN2
bus_addr[2] => Mux2.IN3
bus_addr[2] => Mux3.IN3
bus_addr[2] => Mux4.IN3
bus_addr[2] => Mux5.IN4
bus_addr[2] => Mux6.IN3
bus_addr[2] => Mux7.IN3
bus_addr[2] => Mux8.IN3
bus_addr[2] => Mux9.IN3
bus_addr[2] => Mux10.IN3
bus_addr[2] => Mux11.IN3
bus_addr[2] => Mux12.IN3
bus_addr[2] => Mux13.IN4
bus_addr[2] => Mux14.IN4
bus_addr[2] => Mux15.IN4
bus_addr[2] => Mux16.IN3
bus_addr[2] => Mux17.IN3
bus_addr[2] => Mux18.IN1
bus_addr[2] => Mux19.IN2
bus_addr[2] => Mux20.IN1
bus_addr[2] => Mux21.IN1
bus_addr[2] => Mux22.IN1
bus_addr[2] => Mux23.IN1
bus_addr[2] => Mux24.IN1
bus_addr[2] => Mux25.IN1
bus_addr[2] => Mux26.IN9
bus_addr[2] => Mux27.IN1
bus_addr[2] => Mux28.IN1
bus_addr[2] => Mux29.IN1
bus_addr[2] => Mux30.IN1
bus_addr[2] => Mux31.IN1
bus_addr[2] => Mux32.IN1
bus_addr[2] => Mux33.IN1
bus_addr[2] => Mux34.IN1
bus_addr[2] => Mux35.IN2
bus_addr[2] => Mux36.IN1
bus_addr[2] => Mux37.IN1
bus_addr[2] => Mux38.IN1
bus_addr[2] => Mux39.IN1
bus_addr[2] => Mux40.IN1
bus_addr[2] => Mux41.IN1
bus_addr[2] => Mux42.IN1
bus_addr[2] => Mux43.IN1
bus_addr[2] => Mux44.IN1
bus_addr[2] => Mux45.IN1
bus_addr[2] => Mux46.IN1
bus_addr[2] => Mux47.IN1
bus_addr[2] => Mux48.IN1
bus_addr[2] => Mux49.IN1
bus_addr[2] => Mux50.IN1
bus_addr[2] => Mux51.IN1
bus_addr[2] => Mux52.IN1
bus_addr[2] => Mux53.IN1
bus_addr[2] => Mux54.IN1
bus_addr[2] => Mux55.IN1
bus_addr[2] => Mux56.IN1
bus_addr[2] => Mux57.IN1
bus_addr[2] => Mux58.IN1
bus_addr[2] => Mux59.IN1
bus_addr[2] => Mux60.IN1
bus_addr[2] => Mux61.IN1
bus_addr[2] => Mux62.IN1
bus_addr[2] => Mux63.IN1
bus_addr[2] => Mux64.IN9
bus_addr[2] => Mux65.IN1
bus_addr[2] => Mux66.IN1
bus_addr[2] => Mux67.IN1
bus_addr[2] => Mux68.IN1
bus_addr[2] => Mux69.IN1
bus_addr[2] => Mux70.IN1
bus_addr[2] => Mux71.IN1
bus_addr[2] => Mux72.IN1
bus_addr[2] => Mux73.IN1
bus_addr[2] => Mux74.IN1
bus_addr[2] => Mux75.IN1
bus_addr[2] => Mux76.IN1
bus_addr[2] => Mux77.IN1
bus_addr[2] => Mux78.IN1
bus_addr[2] => Mux79.IN1
bus_addr[2] => Mux80.IN1
bus_addr[3] => Mux2.IN2
bus_addr[3] => Mux3.IN2
bus_addr[3] => Mux4.IN2
bus_addr[3] => Mux5.IN3
bus_addr[3] => Mux6.IN2
bus_addr[3] => Mux7.IN2
bus_addr[3] => Mux8.IN2
bus_addr[3] => Mux9.IN2
bus_addr[3] => Mux10.IN2
bus_addr[3] => Mux11.IN2
bus_addr[3] => Mux12.IN2
bus_addr[3] => Mux13.IN3
bus_addr[3] => Mux14.IN3
bus_addr[3] => Mux15.IN3
bus_addr[3] => Mux16.IN2
bus_addr[3] => Mux17.IN2
bus_addr[3] => Mux18.IN0
bus_addr[3] => Mux19.IN1
bus_addr[3] => Mux20.IN0
bus_addr[3] => Mux21.IN0
bus_addr[3] => Mux22.IN0
bus_addr[3] => Mux23.IN0
bus_addr[3] => Mux24.IN0
bus_addr[3] => Mux25.IN0
bus_addr[3] => Mux26.IN8
bus_addr[3] => Mux27.IN0
bus_addr[3] => Mux28.IN0
bus_addr[3] => Mux29.IN0
bus_addr[3] => Mux30.IN0
bus_addr[3] => Mux31.IN0
bus_addr[3] => Mux32.IN0
bus_addr[3] => Mux33.IN0
bus_addr[3] => Mux34.IN0
bus_addr[3] => Mux35.IN1
bus_addr[3] => Mux36.IN0
bus_addr[3] => Mux37.IN0
bus_addr[3] => Mux38.IN0
bus_addr[3] => Mux39.IN0
bus_addr[3] => Mux40.IN0
bus_addr[3] => Mux41.IN0
bus_addr[3] => Mux42.IN0
bus_addr[3] => Mux43.IN0
bus_addr[3] => Mux44.IN0
bus_addr[3] => Mux45.IN0
bus_addr[3] => Mux46.IN0
bus_addr[3] => Mux47.IN0
bus_addr[3] => Mux48.IN0
bus_addr[3] => Mux49.IN0
bus_addr[3] => Mux50.IN0
bus_addr[3] => Mux51.IN0
bus_addr[3] => Mux52.IN0
bus_addr[3] => Mux53.IN0
bus_addr[3] => Mux54.IN0
bus_addr[3] => Mux55.IN0
bus_addr[3] => Mux56.IN0
bus_addr[3] => Mux57.IN0
bus_addr[3] => Mux58.IN0
bus_addr[3] => Mux59.IN0
bus_addr[3] => Mux60.IN0
bus_addr[3] => Mux61.IN0
bus_addr[3] => Mux62.IN0
bus_addr[3] => Mux63.IN0
bus_addr[3] => Mux64.IN8
bus_addr[3] => Mux65.IN0
bus_addr[3] => Mux66.IN0
bus_addr[3] => Mux67.IN0
bus_addr[3] => Mux68.IN0
bus_addr[3] => Mux69.IN0
bus_addr[3] => Mux70.IN0
bus_addr[3] => Mux71.IN0
bus_addr[3] => Mux72.IN0
bus_addr[3] => Mux73.IN0
bus_addr[3] => Mux74.IN0
bus_addr[3] => Mux75.IN0
bus_addr[3] => Mux76.IN0
bus_addr[3] => Mux77.IN0
bus_addr[3] => Mux78.IN0
bus_addr[3] => Mux79.IN0
bus_addr[3] => Mux80.IN0
bus_addr[4] => Equal0.IN27
bus_addr[5] => Equal0.IN26
bus_addr[6] => Equal0.IN25
bus_addr[7] => Equal0.IN24
bus_addr[8] => Equal0.IN23
bus_addr[9] => Equal0.IN22
bus_addr[10] => Equal0.IN21
bus_addr[11] => Equal0.IN20
bus_addr[12] => Equal0.IN19
bus_addr[13] => Equal0.IN18
bus_addr[14] => Equal0.IN17
bus_addr[15] => Equal0.IN16
bus_addr[16] => Equal0.IN15
bus_addr[17] => Equal0.IN14
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rkcs_rdy.OUTPUTSELECT
bus_dato[0] => Mux18.IN3
bus_dato[0] => Mux34.IN3
bus_dato[0] => Mux43.IN3
bus_dato[0] => Mux51.IN3
bus_dato[0] => process_0.IN0
bus_dato[1] => Mux22.IN3
bus_dato[1] => Mux33.IN3
bus_dato[1] => Mux42.IN3
bus_dato[1] => Mux50.IN3
bus_dato[2] => Mux21.IN3
bus_dato[2] => Mux32.IN3
bus_dato[2] => Mux41.IN3
bus_dato[2] => Mux49.IN3
bus_dato[3] => Mux20.IN3
bus_dato[3] => Mux31.IN3
bus_dato[3] => Mux40.IN3
bus_dato[3] => Mux48.IN3
bus_dato[4] => Mux24.IN3
bus_dato[4] => Mux30.IN3
bus_dato[4] => Mux39.IN3
bus_dato[4] => Mux47.IN3
bus_dato[5] => Mux23.IN3
bus_dato[5] => Mux29.IN3
bus_dato[5] => Mux38.IN3
bus_dato[5] => Mux46.IN3
bus_dato[6] => process_0.IN1
bus_dato[6] => Mux25.IN3
bus_dato[6] => Mux28.IN3
bus_dato[6] => Mux37.IN3
bus_dato[6] => Mux45.IN3
bus_dato[7] => Mux27.IN3
bus_dato[7] => Mux36.IN3
bus_dato[7] => Mux44.IN3
bus_dato[8] => Mux52.IN3
bus_dato[8] => Mux63.IN3
bus_dato[8] => Mux72.IN3
bus_dato[8] => Mux80.IN3
bus_dato[9] => Mux53.IN3
bus_dato[9] => Mux62.IN3
bus_dato[9] => Mux71.IN3
bus_dato[9] => Mux79.IN3
bus_dato[10] => Mux54.IN3
bus_dato[10] => Mux61.IN3
bus_dato[10] => Mux70.IN3
bus_dato[10] => Mux78.IN3
bus_dato[11] => Mux55.IN3
bus_dato[11] => Mux60.IN3
bus_dato[11] => Mux69.IN3
bus_dato[11] => Mux77.IN3
bus_dato[12] => Mux59.IN3
bus_dato[12] => Mux68.IN3
bus_dato[12] => Mux76.IN3
bus_dato[13] => Mux58.IN3
bus_dato[13] => Mux67.IN3
bus_dato[13] => Mux75.IN3
bus_dato[14] => Mux57.IN3
bus_dato[14] => Mux66.IN3
bus_dato[14] => Mux74.IN3
bus_dato[15] => Mux56.IN3
bus_dato[15] => Mux65.IN3
bus_dato[15] => Mux73.IN3
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_master_addr[0] <= bus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[1] <= bus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[2] <= bus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[3] <= bus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[4] <= bus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[5] <= bus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[6] <= bus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[7] <= bus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[8] <= bus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[9] <= bus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[10] <= bus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[11] <= bus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[12] <= bus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[13] <= bus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[14] <= bus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[15] <= bus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[16] <= bus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[17] <= bus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dati[0] => sdcard_xfer_in.DATAB
bus_master_dati[1] => sdcard_xfer_in.DATAB
bus_master_dati[2] => sdcard_xfer_in.DATAB
bus_master_dati[3] => sdcard_xfer_in.DATAB
bus_master_dati[4] => sdcard_xfer_in.DATAB
bus_master_dati[5] => sdcard_xfer_in.DATAB
bus_master_dati[6] => sdcard_xfer_in.DATAB
bus_master_dati[7] => sdcard_xfer_in.DATAB
bus_master_dati[8] => sdcard_xfer_in.DATAB
bus_master_dati[9] => sdcard_xfer_in.DATAB
bus_master_dati[10] => sdcard_xfer_in.DATAB
bus_master_dati[11] => sdcard_xfer_in.DATAB
bus_master_dati[12] => sdcard_xfer_in.DATAB
bus_master_dati[13] => sdcard_xfer_in.DATAB
bus_master_dati[14] => sdcard_xfer_in.DATAB
bus_master_dati[15] => sdcard_xfer_in.DATAB
bus_master_dato[0] <= bus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[1] <= bus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[2] <= bus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[3] <= bus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[4] <= bus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[5] <= bus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[6] <= bus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[7] <= bus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[8] <= bus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[9] <= bus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[10] <= bus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[11] <= bus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[12] <= bus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[13] <= bus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[14] <= bus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[15] <= bus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dati <= bus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dato <= bus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_nxm => nxm.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
bus_master_nxm => busmaster_state.OUTPUTSELECT
sdcard_cs <= sdspi:sd1.sdcard_cs
sdcard_mosi <= sdspi:sd1.sdcard_mosi
sdcard_sclk <= sdspi:sd1.sdcard_sclk
sdcard_miso => sdspi:sd1.sdcard_miso
sdcard_debug[0] <= sdspi:sd1.sdcard_debug[0]
sdcard_debug[1] <= sdspi:sd1.sdcard_debug[1]
sdcard_debug[2] <= sdspi:sd1.sdcard_debug[2]
sdcard_debug[3] <= sdspi:sd1.sdcard_debug[3]
have_rk => base_addr_match.IN1
have_rk => br.OUTPUTSELECT
have_rk => interrupt_state.OUTPUTSELECT
have_rk => interrupt_state.OUTPUTSELECT
have_rk => interrupt_state.OUTPUTSELECT
have_rk => scpset.OUTPUTSELECT
have_rk => interrupt_trigger.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => int_vector.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkclock.OUTPUTSELECT
have_rk => rkds_sc.OUTPUTSELECT
have_rk => rkds_sc.OUTPUTSELECT
have_rk => rkds_sc.OUTPUTSELECT
have_rk => rkds_sc.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rksi.OUTPUTSELECT
have_rk => rkds_scsa.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => bus_dati.OUTPUTSELECT
have_rk => rkcs_go.OUTPUTSELECT
have_rk => rkcs_rdy.OUTPUTSELECT
have_rk => rkcs_fu.OUTPUTSELECT
have_rk => rkcs_fu.OUTPUTSELECT
have_rk => rkcs_fu.OUTPUTSELECT
have_rk => rkcs_mex.OUTPUTSELECT
have_rk => rkcs_mex.OUTPUTSELECT
have_rk => rkcs_ide.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => rkwc.OUTPUTSELECT
have_rk => update_rkwc.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkba.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_cy.OUTPUTSELECT
have_rk => rkda_hd.OUTPUTSELECT
have_rk => rkda_sc.OUTPUTSELECT
have_rk => rkda_sc.OUTPUTSELECT
have_rk => rkda_sc.OUTPUTSELECT
have_rk => rkda_sc.OUTPUTSELECT
have_rk => rkcs_sse.OUTPUTSELECT
have_rk => rkcs_exb.OUTPUTSELECT
have_rk => rkcs_fmt.OUTPUTSELECT
have_rk => rkcs_iba.OUTPUTSELECT
have_rk => rkda_dr.OUTPUTSELECT
have_rk => rkda_dr.OUTPUTSELECT
have_rk => rkda_dr.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => wcp.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => rkcs_godelay.OUTPUTSELECT
have_rk => start.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkdelay.OUTPUTSELECT
have_rk => rkcs_scp.OUTPUTSELECT
have_rk => rkds_dri.OUTPUTSELECT
have_rk => rkds_dri.OUTPUTSELECT
have_rk => rkds_dri.OUTPUTSELECT
have_rk => rker_nxd.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rkdb.OUTPUTSELECT
have_rk => rker_wce.OUTPUTSELECT
have_rk => rker_cse.OUTPUTSELECT
have_rk => rker_nxs.OUTPUTSELECT
have_rk => rker_nxc.OUTPUTSELECT
have_rk => rker_te.OUTPUTSELECT
have_rk => rker_dlt.OUTPUTSELECT
have_rk => rker_nxm.OUTPUTSELECT
have_rk => rker_pge.OUTPUTSELECT
have_rk => rker_ske.OUTPUTSELECT
have_rk => rker_wlo.OUTPUTSELECT
have_rk => rker_ovr.OUTPUTSELECT
have_rk => rker_dre.OUTPUTSELECT
have_rk => write_start.OUTPUTSELECT
have_rk => sdcard_read_start.OUTPUTSELECT
have_rk => nxm.OUTPUTSELECT
have_rk => npr.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => busmaster_state.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => work_bar.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sectorcounter.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_addr.OUTPUTSELECT
have_rk => sdcard_xfer_read.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_addr.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_dato.OUTPUTSELECT
have_rk => bus_master_control_dato.OUTPUTSELECT
have_rk => bus_master_control_dati.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => wrkdb.OUTPUTSELECT
have_rk => sdcard_read_ack.OUTPUTSELECT
have_rk => sdcard_xfer_write.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_xfer_in.OUTPUTSELECT
have_rk => sdcard_write_start.OUTPUTSELECT
have_rk => sdcard_write_ack.OUTPUTSELECT
have_rk => sdspi:sd1.enable
have_rk => interrupt_trigger.OUTPUTSELECT
have_rk => scpset.OUTPUTSELECT
have_rk_num[0] => LessThan0.IN5
have_rk_num[0] => LessThan13.IN8
have_rk_num[0] => LessThan14.IN8
have_rk_num[0] => LessThan15.IN8
have_rk_num[0] => LessThan16.IN8
have_rk_num[0] => LessThan17.IN8
have_rk_num[0] => LessThan18.IN8
have_rk_num[0] => Equal10.IN3
have_rk_num[1] => LessThan0.IN4
have_rk_num[1] => LessThan13.IN7
have_rk_num[1] => LessThan14.IN7
have_rk_num[1] => LessThan15.IN7
have_rk_num[1] => LessThan16.IN7
have_rk_num[1] => LessThan17.IN7
have_rk_num[1] => LessThan18.IN7
have_rk_num[1] => Equal10.IN2
have_rk_num[2] => LessThan0.IN3
have_rk_num[2] => LessThan13.IN6
have_rk_num[2] => LessThan14.IN6
have_rk_num[2] => LessThan15.IN6
have_rk_num[2] => LessThan16.IN6
have_rk_num[2] => LessThan17.IN6
have_rk_num[2] => LessThan18.IN6
have_rk_num[2] => Equal10.IN1
have_rk_num[3] => LessThan0.IN2
have_rk_num[3] => LessThan13.IN5
have_rk_num[3] => LessThan14.IN5
have_rk_num[3] => LessThan15.IN5
have_rk_num[3] => LessThan16.IN5
have_rk_num[3] => LessThan17.IN5
have_rk_num[3] => LessThan18.IN5
have_rk_num[3] => Equal10.IN0
reset => br.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rksi.OUTPUTSELECT
reset => rkds_dri.OUTPUTSELECT
reset => rkds_dri.OUTPUTSELECT
reset => rkds_dri.OUTPUTSELECT
reset => rkds_scsa.OUTPUTSELECT
reset => rkds_sc.OUTPUTSELECT
reset => rkds_sc.OUTPUTSELECT
reset => rkds_sc.OUTPUTSELECT
reset => rkds_sc.OUTPUTSELECT
reset => rker_wce.OUTPUTSELECT
reset => rker_cse.OUTPUTSELECT
reset => rker_nxs.OUTPUTSELECT
reset => rker_nxc.OUTPUTSELECT
reset => rker_nxd.OUTPUTSELECT
reset => rker_te.OUTPUTSELECT
reset => rker_dlt.OUTPUTSELECT
reset => rker_nxm.OUTPUTSELECT
reset => rker_pge.OUTPUTSELECT
reset => rker_ske.OUTPUTSELECT
reset => rker_wlo.OUTPUTSELECT
reset => rker_ovr.OUTPUTSELECT
reset => rker_dre.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkba.OUTPUTSELECT
reset => rkcs_scp.OUTPUTSELECT
reset => rkcs_iba.OUTPUTSELECT
reset => rkcs_fmt.OUTPUTSELECT
reset => rkcs_exb.OUTPUTSELECT
reset => rkcs_sse.OUTPUTSELECT
reset => rkcs_rdy.OUTPUTSELECT
reset => rkcs_ide.OUTPUTSELECT
reset => rkcs_mex.OUTPUTSELECT
reset => rkcs_mex.OUTPUTSELECT
reset => rkcs_fu.OUTPUTSELECT
reset => rkcs_fu.OUTPUTSELECT
reset => rkcs_fu.OUTPUTSELECT
reset => rkcs_go.OUTPUTSELECT
reset => rkda_dr.OUTPUTSELECT
reset => rkda_dr.OUTPUTSELECT
reset => rkda_dr.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_cy.OUTPUTSELECT
reset => rkda_hd.OUTPUTSELECT
reset => rkda_sc.OUTPUTSELECT
reset => rkda_sc.OUTPUTSELECT
reset => rkda_sc.OUTPUTSELECT
reset => rkda_sc.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => rkdb.OUTPUTSELECT
reset => start.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => rkwc.OUTPUTSELECT
reset => update_rkwc.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkclock.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkdelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => rkcs_godelay.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => npr.OUTPUTSELECT
reset => sdcard_read_ack.OUTPUTSELECT
reset => sdcard_write_start.OUTPUTSELECT
reset => nxm.OUTPUTSELECT
reset => sdspi:sd1.reset
reset => interrupt_trigger.OUTPUTSELECT
reset => scpset.OUTPUTSELECT
reset => sdcard_xfer_in[9].ENA
reset => sdcard_xfer_in[8].ENA
reset => sdcard_xfer_in[7].ENA
reset => sdcard_xfer_in[6].ENA
reset => sdcard_xfer_in[5].ENA
reset => sdcard_xfer_in[4].ENA
reset => sdcard_xfer_in[3].ENA
reset => sdcard_xfer_in[2].ENA
reset => sdcard_xfer_in[0].ENA
reset => sdcard_write_ack.ENA
reset => sdcard_xfer_in[1].ENA
reset => sdcard_read_start.ENA
reset => sdcard_xfer_in[10].ENA
reset => sdcard_xfer_in[11].ENA
reset => sdcard_xfer_in[12].ENA
reset => sdcard_xfer_in[13].ENA
reset => sdcard_xfer_in[14].ENA
reset => sdcard_xfer_in[15].ENA
reset => sdcard_xfer_write.ENA
reset => wrkdb[0].ENA
reset => wrkdb[1].ENA
reset => wrkdb[2].ENA
reset => wrkdb[3].ENA
reset => wrkdb[4].ENA
reset => wrkdb[5].ENA
reset => wrkdb[6].ENA
reset => wrkdb[7].ENA
reset => wrkdb[8].ENA
reset => wrkdb[9].ENA
reset => wrkdb[10].ENA
reset => wrkdb[11].ENA
reset => wrkdb[12].ENA
reset => wrkdb[13].ENA
reset => wrkdb[14].ENA
reset => wrkdb[15].ENA
reset => bus_master_control_dati~reg0.ENA
reset => bus_master_control_dato~reg0.ENA
reset => bus_master_dato[0]~reg0.ENA
reset => bus_master_dato[1]~reg0.ENA
reset => bus_master_dato[2]~reg0.ENA
reset => bus_master_dato[3]~reg0.ENA
reset => bus_master_dato[4]~reg0.ENA
reset => bus_master_dato[5]~reg0.ENA
reset => bus_master_dato[6]~reg0.ENA
reset => bus_master_dato[7]~reg0.ENA
reset => bus_master_dato[8]~reg0.ENA
reset => bus_master_dato[9]~reg0.ENA
reset => bus_master_dato[10]~reg0.ENA
reset => bus_master_dato[11]~reg0.ENA
reset => bus_master_dato[12]~reg0.ENA
reset => bus_master_dato[13]~reg0.ENA
reset => bus_master_dato[14]~reg0.ENA
reset => bus_master_dato[15]~reg0.ENA
reset => bus_master_addr[0]~reg0.ENA
reset => bus_master_addr[1]~reg0.ENA
reset => bus_master_addr[2]~reg0.ENA
reset => bus_master_addr[3]~reg0.ENA
reset => bus_master_addr[4]~reg0.ENA
reset => bus_master_addr[5]~reg0.ENA
reset => bus_master_addr[6]~reg0.ENA
reset => bus_master_addr[7]~reg0.ENA
reset => bus_master_addr[8]~reg0.ENA
reset => bus_master_addr[9]~reg0.ENA
reset => bus_master_addr[10]~reg0.ENA
reset => bus_master_addr[11]~reg0.ENA
reset => bus_master_addr[12]~reg0.ENA
reset => bus_master_addr[13]~reg0.ENA
reset => bus_master_addr[14]~reg0.ENA
reset => bus_master_addr[15]~reg0.ENA
reset => bus_master_addr[16]~reg0.ENA
reset => bus_master_addr[17]~reg0.ENA
reset => sdcard_xfer_read.ENA
reset => sdcard_xfer_addr[0].ENA
reset => sdcard_xfer_addr[1].ENA
reset => sdcard_xfer_addr[2].ENA
reset => sdcard_xfer_addr[3].ENA
reset => sdcard_xfer_addr[4].ENA
reset => sdcard_xfer_addr[5].ENA
reset => sdcard_xfer_addr[6].ENA
reset => sdcard_xfer_addr[7].ENA
reset => sectorcounter[0].ENA
reset => sectorcounter[1].ENA
reset => sectorcounter[2].ENA
reset => sectorcounter[3].ENA
reset => sectorcounter[4].ENA
reset => sectorcounter[5].ENA
reset => sectorcounter[6].ENA
reset => sectorcounter[7].ENA
reset => sectorcounter[8].ENA
reset => work_bar[1].ENA
reset => work_bar[2].ENA
reset => work_bar[3].ENA
reset => work_bar[4].ENA
reset => work_bar[5].ENA
reset => work_bar[6].ENA
reset => work_bar[7].ENA
reset => work_bar[8].ENA
reset => work_bar[9].ENA
reset => work_bar[10].ENA
reset => work_bar[11].ENA
reset => work_bar[12].ENA
reset => work_bar[13].ENA
reset => work_bar[14].ENA
reset => work_bar[15].ENA
reset => work_bar[16].ENA
reset => work_bar[17].ENA
reset => write_start.ENA
reset => wcp[0].ENA
reset => wcp[1].ENA
reset => wcp[2].ENA
reset => wcp[3].ENA
reset => wcp[4].ENA
reset => wcp[5].ENA
reset => wcp[6].ENA
reset => wcp[7].ENA
reset => wcp[8].ENA
reset => wcp[9].ENA
reset => wcp[10].ENA
reset => wcp[11].ENA
reset => wcp[12].ENA
reset => wcp[13].ENA
reset => wcp[14].ENA
reset => wcp[15].ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
reset => rkds_wps.ENA
reset => rkds_sok.ENA
reset => rkds_sin.ENA
reset => rkds_dru.ENA
reset => rkds_rk05.ENA
reset => rkds_dpl.ENA
clk50mhz => sdspi:sd1.clk50mhz
nclk => sdcard_read_start.CLK
nclk => write_start.CLK
nclk => wcp[0].CLK
nclk => wcp[1].CLK
nclk => wcp[2].CLK
nclk => wcp[3].CLK
nclk => wcp[4].CLK
nclk => wcp[5].CLK
nclk => wcp[6].CLK
nclk => wcp[7].CLK
nclk => wcp[8].CLK
nclk => wcp[9].CLK
nclk => wcp[10].CLK
nclk => wcp[11].CLK
nclk => wcp[12].CLK
nclk => wcp[13].CLK
nclk => wcp[14].CLK
nclk => wcp[15].CLK
nclk => bus_dati[0]~reg0.CLK
nclk => bus_dati[1]~reg0.CLK
nclk => bus_dati[2]~reg0.CLK
nclk => bus_dati[3]~reg0.CLK
nclk => bus_dati[4]~reg0.CLK
nclk => bus_dati[5]~reg0.CLK
nclk => bus_dati[6]~reg0.CLK
nclk => bus_dati[7]~reg0.CLK
nclk => bus_dati[8]~reg0.CLK
nclk => bus_dati[9]~reg0.CLK
nclk => bus_dati[10]~reg0.CLK
nclk => bus_dati[11]~reg0.CLK
nclk => bus_dati[12]~reg0.CLK
nclk => bus_dati[13]~reg0.CLK
nclk => bus_dati[14]~reg0.CLK
nclk => bus_dati[15]~reg0.CLK
nclk => int_vector[0]~reg0.CLK
nclk => int_vector[1]~reg0.CLK
nclk => int_vector[2]~reg0.CLK
nclk => int_vector[3]~reg0.CLK
nclk => int_vector[4]~reg0.CLK
nclk => int_vector[5]~reg0.CLK
nclk => int_vector[6]~reg0.CLK
nclk => int_vector[7]~reg0.CLK
nclk => int_vector[8]~reg0.CLK
nclk => rkcs_godelay[0].CLK
nclk => rkcs_godelay[1].CLK
nclk => rkcs_godelay[2].CLK
nclk => rkcs_godelay[3].CLK
nclk => rkcs_godelay[4].CLK
nclk => rkcs_godelay[5].CLK
nclk => rkcs_godelay[6].CLK
nclk => rkcs_godelay[7].CLK
nclk => rkcs_godelay[8].CLK
nclk => rkcs_godelay[9].CLK
nclk => rkcs_godelay[10].CLK
nclk => rkcs_godelay[11].CLK
nclk => rkcs_godelay[12].CLK
nclk => rkcs_godelay[13].CLK
nclk => rkdelay[0].CLK
nclk => rkdelay[1].CLK
nclk => rkdelay[2].CLK
nclk => rkdelay[3].CLK
nclk => rkdelay[4].CLK
nclk => rkdelay[5].CLK
nclk => rkdelay[6].CLK
nclk => rkdelay[7].CLK
nclk => rkdelay[8].CLK
nclk => rkdelay[9].CLK
nclk => rkdelay[10].CLK
nclk => rkdelay[11].CLK
nclk => rkdelay[12].CLK
nclk => rkdelay[13].CLK
nclk => rkdelay[14].CLK
nclk => rkdelay[15].CLK
nclk => rkdelay[16].CLK
nclk => rkdelay[17].CLK
nclk => rkclock[0].CLK
nclk => rkclock[1].CLK
nclk => rkclock[2].CLK
nclk => rkclock[3].CLK
nclk => rkclock[4].CLK
nclk => rkclock[5].CLK
nclk => rkclock[6].CLK
nclk => rkclock[7].CLK
nclk => rkclock[8].CLK
nclk => rkclock[9].CLK
nclk => rkclock[10].CLK
nclk => rkclock[11].CLK
nclk => update_rkwc.CLK
nclk => rkwc[0].CLK
nclk => rkwc[1].CLK
nclk => rkwc[2].CLK
nclk => rkwc[3].CLK
nclk => rkwc[4].CLK
nclk => rkwc[5].CLK
nclk => rkwc[6].CLK
nclk => rkwc[7].CLK
nclk => rkwc[8].CLK
nclk => rkwc[9].CLK
nclk => rkwc[10].CLK
nclk => rkwc[11].CLK
nclk => rkwc[12].CLK
nclk => rkwc[13].CLK
nclk => rkwc[14].CLK
nclk => rkwc[15].CLK
nclk => start.CLK
nclk => rkdb[0].CLK
nclk => rkdb[1].CLK
nclk => rkdb[2].CLK
nclk => rkdb[3].CLK
nclk => rkdb[4].CLK
nclk => rkdb[5].CLK
nclk => rkdb[6].CLK
nclk => rkdb[7].CLK
nclk => rkdb[8].CLK
nclk => rkdb[9].CLK
nclk => rkdb[10].CLK
nclk => rkdb[11].CLK
nclk => rkdb[12].CLK
nclk => rkdb[13].CLK
nclk => rkdb[14].CLK
nclk => rkdb[15].CLK
nclk => rkda_sc[0].CLK
nclk => rkda_sc[1].CLK
nclk => rkda_sc[2].CLK
nclk => rkda_sc[3].CLK
nclk => rkda_hd.CLK
nclk => rkda_cy[0].CLK
nclk => rkda_cy[1].CLK
nclk => rkda_cy[2].CLK
nclk => rkda_cy[3].CLK
nclk => rkda_cy[4].CLK
nclk => rkda_cy[5].CLK
nclk => rkda_cy[6].CLK
nclk => rkda_cy[7].CLK
nclk => rkda_dr[0].CLK
nclk => rkda_dr[1].CLK
nclk => rkda_dr[2].CLK
nclk => rkcs_go.CLK
nclk => rkcs_fu[0].CLK
nclk => rkcs_fu[1].CLK
nclk => rkcs_fu[2].CLK
nclk => rkcs_mex[0].CLK
nclk => rkcs_mex[1].CLK
nclk => rkcs_ide.CLK
nclk => rkcs_rdy.CLK
nclk => rkcs_sse.CLK
nclk => rkcs_exb.CLK
nclk => rkcs_fmt.CLK
nclk => rkcs_iba.CLK
nclk => rkcs_scp.CLK
nclk => rkba[0].CLK
nclk => rkba[1].CLK
nclk => rkba[2].CLK
nclk => rkba[3].CLK
nclk => rkba[4].CLK
nclk => rkba[5].CLK
nclk => rkba[6].CLK
nclk => rkba[7].CLK
nclk => rkba[8].CLK
nclk => rkba[9].CLK
nclk => rkba[10].CLK
nclk => rkba[11].CLK
nclk => rkba[12].CLK
nclk => rkba[13].CLK
nclk => rkba[14].CLK
nclk => rkba[15].CLK
nclk => rker_dre.CLK
nclk => rker_ovr.CLK
nclk => rker_wlo.CLK
nclk => rker_ske.CLK
nclk => rker_pge.CLK
nclk => rker_nxm.CLK
nclk => rker_dlt.CLK
nclk => rker_te.CLK
nclk => rker_nxd.CLK
nclk => rker_nxc.CLK
nclk => rker_nxs.CLK
nclk => rker_cse.CLK
nclk => rker_wce.CLK
nclk => rkds_sc[0].CLK
nclk => rkds_sc[1].CLK
nclk => rkds_sc[2].CLK
nclk => rkds_sc[3].CLK
nclk => rkds_scsa.CLK
nclk => rkds_wps.CLK
nclk => rkds_sok.CLK
nclk => rkds_sin.CLK
nclk => rkds_dru.CLK
nclk => rkds_rk05.CLK
nclk => rkds_dpl.CLK
nclk => rkds_dri[0].CLK
nclk => rkds_dri[1].CLK
nclk => rkds_dri[2].CLK
nclk => rksi[0][0].CLK
nclk => rksi[0][1].CLK
nclk => rksi[1][0].CLK
nclk => rksi[1][1].CLK
nclk => rksi[2][0].CLK
nclk => rksi[2][1].CLK
nclk => rksi[3][0].CLK
nclk => rksi[3][1].CLK
nclk => rksi[4][0].CLK
nclk => rksi[4][1].CLK
nclk => rksi[5][0].CLK
nclk => rksi[5][1].CLK
nclk => rksi[6][0].CLK
nclk => rksi[6][1].CLK
nclk => rksi[7][0].CLK
nclk => rksi[7][1].CLK
nclk => scpset.CLK
nclk => interrupt_trigger.CLK
nclk => br~reg0.CLK
nclk => interrupt_state~4.DATAIN
clk => sdspi:sd1.controller_clk
clk => sdcard_write_ack.CLK
clk => sdcard_xfer_in[0].CLK
clk => sdcard_xfer_in[1].CLK
clk => sdcard_xfer_in[2].CLK
clk => sdcard_xfer_in[3].CLK
clk => sdcard_xfer_in[4].CLK
clk => sdcard_xfer_in[5].CLK
clk => sdcard_xfer_in[6].CLK
clk => sdcard_xfer_in[7].CLK
clk => sdcard_xfer_in[8].CLK
clk => sdcard_xfer_in[9].CLK
clk => sdcard_xfer_in[10].CLK
clk => sdcard_xfer_in[11].CLK
clk => sdcard_xfer_in[12].CLK
clk => sdcard_xfer_in[13].CLK
clk => sdcard_xfer_in[14].CLK
clk => sdcard_xfer_in[15].CLK
clk => sdcard_xfer_write.CLK
clk => wrkdb[0].CLK
clk => wrkdb[1].CLK
clk => wrkdb[2].CLK
clk => wrkdb[3].CLK
clk => wrkdb[4].CLK
clk => wrkdb[5].CLK
clk => wrkdb[6].CLK
clk => wrkdb[7].CLK
clk => wrkdb[8].CLK
clk => wrkdb[9].CLK
clk => wrkdb[10].CLK
clk => wrkdb[11].CLK
clk => wrkdb[12].CLK
clk => wrkdb[13].CLK
clk => wrkdb[14].CLK
clk => wrkdb[15].CLK
clk => bus_master_control_dati~reg0.CLK
clk => bus_master_control_dato~reg0.CLK
clk => bus_master_dato[0]~reg0.CLK
clk => bus_master_dato[1]~reg0.CLK
clk => bus_master_dato[2]~reg0.CLK
clk => bus_master_dato[3]~reg0.CLK
clk => bus_master_dato[4]~reg0.CLK
clk => bus_master_dato[5]~reg0.CLK
clk => bus_master_dato[6]~reg0.CLK
clk => bus_master_dato[7]~reg0.CLK
clk => bus_master_dato[8]~reg0.CLK
clk => bus_master_dato[9]~reg0.CLK
clk => bus_master_dato[10]~reg0.CLK
clk => bus_master_dato[11]~reg0.CLK
clk => bus_master_dato[12]~reg0.CLK
clk => bus_master_dato[13]~reg0.CLK
clk => bus_master_dato[14]~reg0.CLK
clk => bus_master_dato[15]~reg0.CLK
clk => bus_master_addr[0]~reg0.CLK
clk => bus_master_addr[1]~reg0.CLK
clk => bus_master_addr[2]~reg0.CLK
clk => bus_master_addr[3]~reg0.CLK
clk => bus_master_addr[4]~reg0.CLK
clk => bus_master_addr[5]~reg0.CLK
clk => bus_master_addr[6]~reg0.CLK
clk => bus_master_addr[7]~reg0.CLK
clk => bus_master_addr[8]~reg0.CLK
clk => bus_master_addr[9]~reg0.CLK
clk => bus_master_addr[10]~reg0.CLK
clk => bus_master_addr[11]~reg0.CLK
clk => bus_master_addr[12]~reg0.CLK
clk => bus_master_addr[13]~reg0.CLK
clk => bus_master_addr[14]~reg0.CLK
clk => bus_master_addr[15]~reg0.CLK
clk => bus_master_addr[16]~reg0.CLK
clk => bus_master_addr[17]~reg0.CLK
clk => sdcard_xfer_read.CLK
clk => sdcard_xfer_addr[0].CLK
clk => sdcard_xfer_addr[1].CLK
clk => sdcard_xfer_addr[2].CLK
clk => sdcard_xfer_addr[3].CLK
clk => sdcard_xfer_addr[4].CLK
clk => sdcard_xfer_addr[5].CLK
clk => sdcard_xfer_addr[6].CLK
clk => sdcard_xfer_addr[7].CLK
clk => sectorcounter[0].CLK
clk => sectorcounter[1].CLK
clk => sectorcounter[2].CLK
clk => sectorcounter[3].CLK
clk => sectorcounter[4].CLK
clk => sectorcounter[5].CLK
clk => sectorcounter[6].CLK
clk => sectorcounter[7].CLK
clk => sectorcounter[8].CLK
clk => work_bar[1].CLK
clk => work_bar[2].CLK
clk => work_bar[3].CLK
clk => work_bar[4].CLK
clk => work_bar[5].CLK
clk => work_bar[6].CLK
clk => work_bar[7].CLK
clk => work_bar[8].CLK
clk => work_bar[9].CLK
clk => work_bar[10].CLK
clk => work_bar[11].CLK
clk => work_bar[12].CLK
clk => work_bar[13].CLK
clk => work_bar[14].CLK
clk => work_bar[15].CLK
clk => work_bar[16].CLK
clk => work_bar[17].CLK
clk => nxm.CLK
clk => sdcard_write_start.CLK
clk => sdcard_read_ack.CLK
clk => npr~reg0.CLK
clk => busmaster_state~13.DATAIN


|top|unibus:pdp11|rk11:rk0|sdspi:sd1
sdcard_cs <= sdcard_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_mosi <= sdcard_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_sclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => write_done.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_word.DATAA
sdcard_miso => sd_r7.DATAB
sdcard_miso => sd_r3.DATAB
sdcard_miso => sd_r1.DATAB
sdcard_miso => sd_r3.DATAB
sdcard_miso => sd_r7.DATAB
sdcard_miso => sd_dr.DATAB
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => rsector~16.DATAIN
sdcard_miso => rsector.DATAIN8
sdcard_debug[0] <= sdcard_debug[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[1] <= sdcard_debug[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[2] <= sdcard_debug[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[3] <= sdcard_debug[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_addr[0] => sd_cmd.DATAA
sdcard_addr[0] => sd_cmd.DATAB
sdcard_addr[1] => sd_cmd.DATAA
sdcard_addr[1] => sd_cmd.DATAB
sdcard_addr[2] => sd_cmd.DATAA
sdcard_addr[2] => sd_cmd.DATAB
sdcard_addr[3] => sd_cmd.DATAA
sdcard_addr[3] => sd_cmd.DATAB
sdcard_addr[4] => sd_cmd.DATAA
sdcard_addr[4] => sd_cmd.DATAB
sdcard_addr[5] => sd_cmd.DATAA
sdcard_addr[5] => sd_cmd.DATAB
sdcard_addr[6] => sd_cmd.DATAA
sdcard_addr[6] => sd_cmd.DATAB
sdcard_addr[7] => sd_cmd.DATAA
sdcard_addr[7] => sd_cmd.DATAB
sdcard_addr[8] => sd_cmd.DATAA
sdcard_addr[8] => sd_cmd.DATAB
sdcard_addr[9] => sd_cmd.DATAA
sdcard_addr[9] => sd_cmd.DATAB
sdcard_addr[10] => sd_cmd.DATAA
sdcard_addr[10] => sd_cmd.DATAB
sdcard_addr[11] => sd_cmd.DATAA
sdcard_addr[11] => sd_cmd.DATAB
sdcard_addr[12] => sd_cmd.DATAA
sdcard_addr[12] => sd_cmd.DATAB
sdcard_addr[13] => sd_cmd.DATAA
sdcard_addr[13] => sd_cmd.DATAB
sdcard_addr[14] => sd_cmd.DATAA
sdcard_addr[14] => sd_cmd.DATAB
sdcard_addr[15] => sd_cmd.DATAA
sdcard_addr[15] => sd_cmd.DATAB
sdcard_addr[16] => sd_cmd.DATAA
sdcard_addr[16] => sd_cmd.DATAB
sdcard_addr[17] => sd_cmd.DATAA
sdcard_addr[17] => sd_cmd.DATAB
sdcard_addr[18] => sd_cmd.DATAA
sdcard_addr[18] => sd_cmd.DATAB
sdcard_addr[19] => sd_cmd.DATAA
sdcard_addr[19] => sd_cmd.DATAB
sdcard_addr[20] => sd_cmd.DATAA
sdcard_addr[20] => sd_cmd.DATAB
sdcard_addr[21] => sd_cmd.DATAA
sdcard_addr[21] => sd_cmd.DATAB
sdcard_addr[22] => sd_cmd.DATAA
sdcard_addr[22] => sd_cmd.DATAB
sdcard_idle <= sdcard_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_read_start => read_start_filter[0].DATAIN
sdcard_read_ack => read_ack_filter[0].DATAIN
sdcard_read_done <= sdcard_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_write_start => write_start_filter[0].DATAIN
sdcard_write_ack => write_ack_filter[0].DATAIN
sdcard_write_done <= sdcard_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_error <= sdcard_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_addr[0] => wsector~7.DATAIN
sdcard_xfer_addr[0] => rsector.RADDR
sdcard_xfer_addr[0] => wsector.WADDR
sdcard_xfer_addr[1] => wsector~6.DATAIN
sdcard_xfer_addr[1] => rsector.RADDR1
sdcard_xfer_addr[1] => wsector.WADDR1
sdcard_xfer_addr[2] => wsector~5.DATAIN
sdcard_xfer_addr[2] => rsector.RADDR2
sdcard_xfer_addr[2] => wsector.WADDR2
sdcard_xfer_addr[3] => wsector~4.DATAIN
sdcard_xfer_addr[3] => rsector.RADDR3
sdcard_xfer_addr[3] => wsector.WADDR3
sdcard_xfer_addr[4] => wsector~3.DATAIN
sdcard_xfer_addr[4] => rsector.RADDR4
sdcard_xfer_addr[4] => wsector.WADDR4
sdcard_xfer_addr[5] => wsector~2.DATAIN
sdcard_xfer_addr[5] => rsector.RADDR5
sdcard_xfer_addr[5] => wsector.WADDR5
sdcard_xfer_addr[6] => wsector~1.DATAIN
sdcard_xfer_addr[6] => rsector.RADDR6
sdcard_xfer_addr[6] => wsector.WADDR6
sdcard_xfer_addr[7] => wsector~0.DATAIN
sdcard_xfer_addr[7] => rsector.RADDR7
sdcard_xfer_addr[7] => wsector.WADDR7
sdcard_xfer_read => ~NO_FANOUT~
sdcard_xfer_out[0] <= sdcard_xfer_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[1] <= sdcard_xfer_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[2] <= sdcard_xfer_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[3] <= sdcard_xfer_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[4] <= sdcard_xfer_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[5] <= sdcard_xfer_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[6] <= sdcard_xfer_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[7] <= sdcard_xfer_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[8] <= sdcard_xfer_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[9] <= sdcard_xfer_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[10] <= sdcard_xfer_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[11] <= sdcard_xfer_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[12] <= sdcard_xfer_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[13] <= sdcard_xfer_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[14] <= sdcard_xfer_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[15] <= sdcard_xfer_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_write => wsector.DATAB
sdcard_xfer_in[0] => wsector~23.DATAIN
sdcard_xfer_in[0] => wsector.DATAIN
sdcard_xfer_in[1] => wsector~22.DATAIN
sdcard_xfer_in[1] => wsector.DATAIN1
sdcard_xfer_in[2] => wsector~21.DATAIN
sdcard_xfer_in[2] => wsector.DATAIN2
sdcard_xfer_in[3] => wsector~20.DATAIN
sdcard_xfer_in[3] => wsector.DATAIN3
sdcard_xfer_in[4] => wsector~19.DATAIN
sdcard_xfer_in[4] => wsector.DATAIN4
sdcard_xfer_in[5] => wsector~18.DATAIN
sdcard_xfer_in[5] => wsector.DATAIN5
sdcard_xfer_in[6] => wsector~17.DATAIN
sdcard_xfer_in[6] => wsector.DATAIN6
sdcard_xfer_in[7] => wsector~16.DATAIN
sdcard_xfer_in[7] => wsector.DATAIN7
sdcard_xfer_in[8] => wsector~15.DATAIN
sdcard_xfer_in[8] => wsector.DATAIN8
sdcard_xfer_in[9] => wsector~14.DATAIN
sdcard_xfer_in[9] => wsector.DATAIN9
sdcard_xfer_in[10] => wsector~13.DATAIN
sdcard_xfer_in[10] => wsector.DATAIN10
sdcard_xfer_in[11] => wsector~12.DATAIN
sdcard_xfer_in[11] => wsector.DATAIN11
sdcard_xfer_in[12] => wsector~11.DATAIN
sdcard_xfer_in[12] => wsector.DATAIN12
sdcard_xfer_in[13] => wsector~10.DATAIN
sdcard_xfer_in[13] => wsector.DATAIN13
sdcard_xfer_in[14] => wsector~9.DATAIN
sdcard_xfer_in[14] => wsector.DATAIN14
sdcard_xfer_in[15] => wsector~8.DATAIN
sdcard_xfer_in[15] => wsector.DATAIN15
enable => wsector.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => rsector.OUTPUTSELECT
enable => sectorindex[6].ENA
enable => sdcard_error~reg0.ENA
enable => sectorindex[5].ENA
enable => sectorindex[4].ENA
enable => sectorindex[3].ENA
enable => sectorindex[2].ENA
enable => sectorindex[1].ENA
enable => sectorindex[0].ENA
enable => sd_word[15].ENA
enable => sd_word[14].ENA
enable => sd_word[13].ENA
enable => sd_word[12].ENA
enable => sd_word[11].ENA
enable => sd_word[10].ENA
enable => sd_word[9].ENA
enable => sd_word[8].ENA
enable => sd_word[7].ENA
enable => sd_word[6].ENA
enable => sd_word[5].ENA
enable => sd_word[4].ENA
enable => sd_word[3].ENA
enable => sd_word[2].ENA
enable => sd_word[1].ENA
enable => sd_word[0].ENA
enable => sd_dr[3].ENA
enable => clk.ENA
enable => sd_dr[2].ENA
enable => sd_dr[1].ENA
enable => sd_dr[0].ENA
enable => sectorindex[7].ENA
enable => write_done.ENA
enable => sd_cmd[0].ENA
enable => sd_cmd[1].ENA
enable => sd_cmd[2].ENA
enable => sd_cmd[3].ENA
enable => sd_cmd[4].ENA
enable => sd_cmd[5].ENA
enable => sd_cmd[6].ENA
enable => sd_cmd[7].ENA
enable => sd_cmd[8].ENA
enable => sd_cmd[9].ENA
enable => sd_cmd[10].ENA
enable => sd_cmd[11].ENA
enable => sd_cmd[12].ENA
enable => sd_cmd[13].ENA
enable => sd_cmd[14].ENA
enable => sd_cmd[15].ENA
enable => sd_cmd[16].ENA
enable => sd_cmd[17].ENA
enable => sd_cmd[18].ENA
enable => sd_cmd[19].ENA
enable => sd_cmd[20].ENA
enable => sd_cmd[21].ENA
enable => sd_cmd[22].ENA
enable => sd_cmd[23].ENA
enable => sd_cmd[24].ENA
enable => sd_cmd[25].ENA
enable => sd_cmd[26].ENA
enable => sd_cmd[27].ENA
enable => sd_cmd[28].ENA
enable => sd_cmd[29].ENA
enable => sd_cmd[30].ENA
enable => sd_cmd[31].ENA
enable => sd_cmd[32].ENA
enable => sd_cmd[33].ENA
enable => sd_cmd[34].ENA
enable => sd_cmd[35].ENA
enable => sd_cmd[36].ENA
enable => sd_cmd[37].ENA
enable => sd_cmd[38].ENA
enable => sd_cmd[39].ENA
enable => sd_cmd[40].ENA
enable => sd_cmd[41].ENA
enable => sd_cmd[42].ENA
enable => sd_cmd[43].ENA
enable => sd_cmd[44].ENA
enable => sd_cmd[45].ENA
enable => sd_cmd[46].ENA
enable => sd_cmd[47].ENA
enable => notnow.ENA
enable => sdhc.ENA
enable => sd_r7[0].ENA
enable => sd_r7[1].ENA
enable => sd_r7[2].ENA
enable => sd_r7[3].ENA
enable => sd_r7[4].ENA
enable => sd_r7[5].ENA
enable => sd_r7[6].ENA
enable => sd_r7[7].ENA
enable => sd_r7[8].ENA
enable => sd_r7[9].ENA
enable => sd_r7[10].ENA
enable => sd_r7[11].ENA
enable => sd_r3[0].ENA
enable => sd_r3[1].ENA
enable => sd_r3[2].ENA
enable => sd_r3[3].ENA
enable => sd_r3[4].ENA
enable => sd_r3[5].ENA
enable => sd_r3[6].ENA
enable => sd_r3[7].ENA
enable => sd_r3[8].ENA
enable => sd_r3[9].ENA
enable => sd_r3[10].ENA
enable => sd_r3[11].ENA
enable => sd_r3[12].ENA
enable => sd_r3[13].ENA
enable => sd_r3[14].ENA
enable => sd_r3[15].ENA
enable => sd_r3[16].ENA
enable => sd_r3[17].ENA
enable => sd_r3[18].ENA
enable => sd_r3[19].ENA
enable => sd_r3[20].ENA
enable => sd_r3[21].ENA
enable => sd_r3[22].ENA
enable => sd_r3[23].ENA
enable => sd_r3[24].ENA
enable => sd_r3[25].ENA
enable => sd_r3[26].ENA
enable => sd_r3[27].ENA
enable => sd_r3[28].ENA
enable => sd_r3[29].ENA
enable => sd_r3[30].ENA
enable => sd_r1[0].ENA
enable => sd_r1[1].ENA
enable => sd_r1[2].ENA
enable => sd_r1[3].ENA
enable => sd_r1[4].ENA
enable => sd_r1[5].ENA
enable => sd_r1[6].ENA
enable => sdcard_mosi~reg0.ENA
enable => do_readr7.ENA
enable => do_readr3.ENA
enable => card_error.ENA
enable => sdcard_debug[0]~reg0.ENA
enable => sdcard_debug[1]~reg0.ENA
enable => sdcard_debug[2]~reg0.ENA
enable => sdcard_debug[3]~reg0.ENA
enable => read_done.ENA
enable => idle.ENA
enable => sdcard_cs~reg0.ENA
enable => need_400khz.ENA
enable => counter[0].ENA
enable => counter[1].ENA
enable => counter[2].ENA
enable => counter[3].ENA
enable => counter[4].ENA
enable => counter[5].ENA
enable => counter[6].ENA
enable => counter[7].ENA
enable => counter[8].ENA
enable => counter[9].ENA
enable => clkcounter[0].ENA
enable => clkcounter[1].ENA
enable => clkcounter[2].ENA
enable => clkcounter[3].ENA
enable => clkcounter[4].ENA
enable => clkcounter[5].ENA
enable => clkcounter[6].ENA
enable => sdcard_write_done~reg0.ENA
enable => write_ack.ENA
enable => write_start.ENA
enable => sdcard_read_done~reg0.ENA
enable => read_ack.ENA
enable => read_start.ENA
enable => sdcard_idle~reg0.ENA
enable => card_error_filter[0].ENA
enable => card_error_filter[1].ENA
enable => card_error_filter[2].ENA
enable => card_error_filter[3].ENA
enable => write_done_filter[0].ENA
enable => write_done_filter[1].ENA
enable => write_done_filter[2].ENA
enable => write_done_filter[3].ENA
enable => write_ack_filter[0].ENA
enable => write_ack_filter[1].ENA
enable => write_ack_filter[2].ENA
enable => write_ack_filter[3].ENA
enable => write_start_filter[0].ENA
enable => write_start_filter[1].ENA
enable => write_start_filter[2].ENA
enable => write_start_filter[3].ENA
enable => read_done_filter[0].ENA
enable => read_done_filter[1].ENA
enable => read_done_filter[2].ENA
enable => read_done_filter[3].ENA
enable => read_ack_filter[0].ENA
enable => read_ack_filter[1].ENA
enable => read_ack_filter[2].ENA
enable => read_ack_filter[3].ENA
enable => read_start_filter[0].ENA
enable => read_start_filter[1].ENA
enable => read_start_filter[2].ENA
enable => read_start_filter[3].ENA
enable => idle_filter[0].ENA
enable => idle_filter[1].ENA
enable => idle_filter[2].ENA
enable => idle_filter[3].ENA
enable => sdcard_xfer_out[0]~reg0.ENA
enable => sdcard_xfer_out[1]~reg0.ENA
enable => sdcard_xfer_out[2]~reg0.ENA
enable => sdcard_xfer_out[3]~reg0.ENA
enable => sdcard_xfer_out[4]~reg0.ENA
enable => sdcard_xfer_out[5]~reg0.ENA
enable => sdcard_xfer_out[6]~reg0.ENA
enable => sdcard_xfer_out[7]~reg0.ENA
enable => sdcard_xfer_out[8]~reg0.ENA
enable => sdcard_xfer_out[9]~reg0.ENA
enable => sdcard_xfer_out[10]~reg0.ENA
enable => sdcard_xfer_out[11]~reg0.ENA
enable => sdcard_xfer_out[12]~reg0.ENA
enable => sdcard_xfer_out[13]~reg0.ENA
enable => sdcard_xfer_out[14]~reg0.ENA
enable => sdcard_xfer_out[15]~reg0.ENA
controller_clk => wsector~24.CLK
controller_clk => wsector~0.CLK
controller_clk => wsector~1.CLK
controller_clk => wsector~2.CLK
controller_clk => wsector~3.CLK
controller_clk => wsector~4.CLK
controller_clk => wsector~5.CLK
controller_clk => wsector~6.CLK
controller_clk => wsector~7.CLK
controller_clk => wsector~8.CLK
controller_clk => wsector~9.CLK
controller_clk => wsector~10.CLK
controller_clk => wsector~11.CLK
controller_clk => wsector~12.CLK
controller_clk => wsector~13.CLK
controller_clk => wsector~14.CLK
controller_clk => wsector~15.CLK
controller_clk => wsector~16.CLK
controller_clk => wsector~17.CLK
controller_clk => wsector~18.CLK
controller_clk => wsector~19.CLK
controller_clk => wsector~20.CLK
controller_clk => wsector~21.CLK
controller_clk => wsector~22.CLK
controller_clk => wsector~23.CLK
controller_clk => sdcard_error~reg0.CLK
controller_clk => sdcard_write_done~reg0.CLK
controller_clk => write_ack.CLK
controller_clk => write_start.CLK
controller_clk => sdcard_read_done~reg0.CLK
controller_clk => read_ack.CLK
controller_clk => read_start.CLK
controller_clk => sdcard_idle~reg0.CLK
controller_clk => card_error_filter[0].CLK
controller_clk => card_error_filter[1].CLK
controller_clk => card_error_filter[2].CLK
controller_clk => card_error_filter[3].CLK
controller_clk => write_done_filter[0].CLK
controller_clk => write_done_filter[1].CLK
controller_clk => write_done_filter[2].CLK
controller_clk => write_done_filter[3].CLK
controller_clk => write_ack_filter[0].CLK
controller_clk => write_ack_filter[1].CLK
controller_clk => write_ack_filter[2].CLK
controller_clk => write_ack_filter[3].CLK
controller_clk => write_start_filter[0].CLK
controller_clk => write_start_filter[1].CLK
controller_clk => write_start_filter[2].CLK
controller_clk => write_start_filter[3].CLK
controller_clk => read_done_filter[0].CLK
controller_clk => read_done_filter[1].CLK
controller_clk => read_done_filter[2].CLK
controller_clk => read_done_filter[3].CLK
controller_clk => read_ack_filter[0].CLK
controller_clk => read_ack_filter[1].CLK
controller_clk => read_ack_filter[2].CLK
controller_clk => read_ack_filter[3].CLK
controller_clk => read_start_filter[0].CLK
controller_clk => read_start_filter[1].CLK
controller_clk => read_start_filter[2].CLK
controller_clk => read_start_filter[3].CLK
controller_clk => idle_filter[0].CLK
controller_clk => idle_filter[1].CLK
controller_clk => idle_filter[2].CLK
controller_clk => idle_filter[3].CLK
controller_clk => sdcard_xfer_out[0]~reg0.CLK
controller_clk => sdcard_xfer_out[1]~reg0.CLK
controller_clk => sdcard_xfer_out[2]~reg0.CLK
controller_clk => sdcard_xfer_out[3]~reg0.CLK
controller_clk => sdcard_xfer_out[4]~reg0.CLK
controller_clk => sdcard_xfer_out[5]~reg0.CLK
controller_clk => sdcard_xfer_out[6]~reg0.CLK
controller_clk => sdcard_xfer_out[7]~reg0.CLK
controller_clk => sdcard_xfer_out[8]~reg0.CLK
controller_clk => sdcard_xfer_out[9]~reg0.CLK
controller_clk => sdcard_xfer_out[10]~reg0.CLK
controller_clk => sdcard_xfer_out[11]~reg0.CLK
controller_clk => sdcard_xfer_out[12]~reg0.CLK
controller_clk => sdcard_xfer_out[13]~reg0.CLK
controller_clk => sdcard_xfer_out[14]~reg0.CLK
controller_clk => sdcard_xfer_out[15]~reg0.CLK
controller_clk => wsector.CLK0
reset => sdcard_idle.OUTPUTSELECT
reset => read_start.OUTPUTSELECT
reset => read_ack.OUTPUTSELECT
reset => sdcard_read_done.OUTPUTSELECT
reset => write_start.OUTPUTSELECT
reset => write_ack.OUTPUTSELECT
reset => sdcard_write_done.OUTPUTSELECT
reset => sdcard_error.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => need_400khz.OUTPUTSELECT
reset => sdcard_cs.OUTPUTSELECT
reset => idle.OUTPUTSELECT
reset => read_done.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => card_error.OUTPUTSELECT
reset => do_readr3.OUTPUTSELECT
reset => do_readr7.OUTPUTSELECT
reset => sdcard_mosi.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sdhc.OUTPUTSELECT
reset => notnow.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => write_done.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => rsector.OUTPUTSELECT
clk50mhz => clk.CLK
clk50mhz => clkcounter[0].CLK
clk50mhz => clkcounter[1].CLK
clk50mhz => clkcounter[2].CLK
clk50mhz => clkcounter[3].CLK
clk50mhz => clkcounter[4].CLK
clk50mhz => clkcounter[5].CLK
clk50mhz => clkcounter[6].CLK


|top|unibus:pdp11|rh11:rh0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => ~NO_FANOUT~
base_addr[5] => ~NO_FANOUT~
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector[0].DATAIN
ivec[1] => int_vector[1].DATAIN
ivec[2] => int_vector[2].DATAIN
ivec[3] => int_vector[3].DATAIN
ivec[4] => int_vector[4].DATAIN
ivec[5] => int_vector[5].DATAIN
ivec[6] => int_vector[6].DATAIN
ivec[7] => int_vector[7].DATAIN
ivec[8] => int_vector[8].DATAIN
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => rmcs1_ie.OUTPUTSELECT
int_vector[0] <= ivec[0].DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= ivec[1].DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= ivec[2].DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= ivec[3].DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= ivec[4].DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= ivec[5].DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= ivec[6].DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= ivec[7].DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= ivec[8].DB_MAX_OUTPUT_PORT_TYPE
npr <= npr~reg0.DB_MAX_OUTPUT_PORT_TYPE
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => work_bar.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => busmaster_state.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sectorcounter.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_addr.OUTPUTSELECT
npg => sdcard_xfer_read.OUTPUTSELECT
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => LessThan0.IN10
bus_addr[1] => Mux21.IN28
bus_addr[1] => Mux22.IN28
bus_addr[1] => Mux23.IN28
bus_addr[1] => Mux24.IN27
bus_addr[1] => Mux25.IN26
bus_addr[1] => Mux26.IN25
bus_addr[1] => Mux27.IN25
bus_addr[1] => Mux28.IN25
bus_addr[1] => Mux29.IN24
bus_addr[1] => Mux30.IN26
bus_addr[1] => Mux31.IN28
bus_addr[1] => Mux32.IN27
bus_addr[1] => Mux33.IN26
bus_addr[1] => Mux34.IN27
bus_addr[1] => Mux35.IN27
bus_addr[1] => Mux36.IN25
bus_addr[1] => Equal2.IN9
bus_addr[1] => Equal3.IN9
bus_addr[1] => Mux37.IN4
bus_addr[1] => Mux38.IN35
bus_addr[1] => Mux39.IN4
bus_addr[1] => Mux40.IN4
bus_addr[1] => Mux41.IN4
bus_addr[1] => Mux42.IN4
bus_addr[1] => Mux43.IN4
bus_addr[1] => Mux44.IN5
bus_addr[1] => Mux45.IN6
bus_addr[1] => Mux46.IN4
bus_addr[1] => Mux47.IN4
bus_addr[1] => Mux48.IN4
bus_addr[1] => Mux49.IN4
bus_addr[1] => Mux50.IN4
bus_addr[1] => Mux51.IN4
bus_addr[1] => Mux52.IN4
bus_addr[1] => Mux53.IN4
bus_addr[1] => Mux54.IN5
bus_addr[1] => Mux55.IN4
bus_addr[1] => Mux56.IN4
bus_addr[1] => Mux57.IN4
bus_addr[1] => Mux58.IN4
bus_addr[1] => Mux59.IN4
bus_addr[1] => Mux60.IN4
bus_addr[1] => Mux61.IN4
bus_addr[1] => Mux62.IN4
bus_addr[1] => Mux63.IN4
bus_addr[1] => Mux64.IN4
bus_addr[1] => Mux65.IN4
bus_addr[1] => Mux66.IN4
bus_addr[1] => Mux67.IN4
bus_addr[1] => Mux68.IN4
bus_addr[1] => Mux69.IN4
bus_addr[1] => Mux70.IN4
bus_addr[1] => Mux71.IN5
bus_addr[1] => Mux72.IN4
bus_addr[1] => Mux73.IN4
bus_addr[1] => Mux74.IN4
bus_addr[1] => Mux75.IN4
bus_addr[1] => Mux76.IN4
bus_addr[1] => Mux77.IN4
bus_addr[1] => Mux78.IN4
bus_addr[1] => Mux79.IN4
bus_addr[1] => Mux80.IN4
bus_addr[1] => Mux81.IN4
bus_addr[1] => Mux82.IN4
bus_addr[1] => Mux83.IN4
bus_addr[1] => Mux84.IN4
bus_addr[1] => Mux85.IN5
bus_addr[1] => Mux86.IN5
bus_addr[1] => Mux87.IN5
bus_addr[1] => Mux88.IN5
bus_addr[1] => Mux89.IN5
bus_addr[1] => Mux90.IN5
bus_addr[1] => Mux91.IN5
bus_addr[1] => Mux92.IN5
bus_addr[1] => Mux93.IN5
bus_addr[1] => Mux94.IN5
bus_addr[1] => Mux95.IN5
bus_addr[1] => Mux96.IN5
bus_addr[1] => Mux97.IN5
bus_addr[1] => Mux98.IN5
bus_addr[1] => Mux99.IN5
bus_addr[1] => Mux100.IN5
bus_addr[1] => Mux101.IN5
bus_addr[1] => Mux102.IN5
bus_addr[1] => Mux103.IN4
bus_addr[1] => Mux104.IN4
bus_addr[1] => Mux105.IN4
bus_addr[1] => Mux106.IN4
bus_addr[1] => Mux107.IN4
bus_addr[1] => Mux108.IN4
bus_addr[1] => Mux109.IN4
bus_addr[1] => Mux110.IN4
bus_addr[1] => Mux111.IN4
bus_addr[1] => Mux112.IN5
bus_addr[1] => Mux113.IN4
bus_addr[1] => Mux114.IN4
bus_addr[1] => Mux115.IN6
bus_addr[1] => Mux116.IN6
bus_addr[1] => Mux117.IN6
bus_addr[1] => Mux118.IN6
bus_addr[1] => Mux119.IN6
bus_addr[1] => Mux120.IN6
bus_addr[1] => Mux121.IN35
bus_addr[1] => Mux122.IN35
bus_addr[1] => Mux123.IN4
bus_addr[1] => Mux124.IN4
bus_addr[1] => Mux125.IN4
bus_addr[1] => Mux126.IN4
bus_addr[1] => Mux127.IN4
bus_addr[1] => Mux128.IN4
bus_addr[1] => Mux129.IN4
bus_addr[1] => Mux130.IN4
bus_addr[1] => Mux131.IN36
bus_addr[1] => Mux132.IN4
bus_addr[1] => Mux133.IN4
bus_addr[1] => Mux134.IN4
bus_addr[1] => Mux135.IN4
bus_addr[1] => Mux136.IN4
bus_addr[1] => Mux137.IN4
bus_addr[1] => Mux138.IN4
bus_addr[1] => Mux139.IN4
bus_addr[1] => Mux140.IN4
bus_addr[1] => Mux141.IN4
bus_addr[1] => Mux142.IN4
bus_addr[1] => Mux143.IN4
bus_addr[1] => Mux144.IN4
bus_addr[1] => Mux145.IN4
bus_addr[1] => Mux146.IN4
bus_addr[1] => Mux147.IN4
bus_addr[1] => Mux148.IN4
bus_addr[1] => Mux149.IN4
bus_addr[1] => Mux150.IN4
bus_addr[1] => Mux151.IN4
bus_addr[1] => Mux152.IN4
bus_addr[1] => Mux153.IN4
bus_addr[1] => Mux154.IN4
bus_addr[1] => Mux155.IN4
bus_addr[1] => Mux156.IN4
bus_addr[1] => Mux157.IN4
bus_addr[1] => Mux158.IN36
bus_addr[1] => Mux159.IN4
bus_addr[1] => Mux160.IN4
bus_addr[1] => Mux161.IN4
bus_addr[1] => Mux162.IN4
bus_addr[1] => Mux163.IN4
bus_addr[1] => Mux164.IN4
bus_addr[1] => Mux165.IN4
bus_addr[1] => Mux166.IN4
bus_addr[1] => Mux167.IN4
bus_addr[1] => Mux168.IN4
bus_addr[1] => Mux169.IN4
bus_addr[1] => Mux170.IN36
bus_addr[1] => Mux171.IN4
bus_addr[1] => Mux172.IN4
bus_addr[1] => Mux173.IN4
bus_addr[1] => Mux174.IN4
bus_addr[1] => Mux175.IN4
bus_addr[1] => Mux176.IN4
bus_addr[1] => Mux177.IN36
bus_addr[2] => LessThan0.IN9
bus_addr[2] => Mux21.IN27
bus_addr[2] => Mux22.IN27
bus_addr[2] => Mux23.IN27
bus_addr[2] => Mux24.IN26
bus_addr[2] => Mux25.IN25
bus_addr[2] => Mux26.IN24
bus_addr[2] => Mux27.IN24
bus_addr[2] => Mux28.IN24
bus_addr[2] => Mux29.IN23
bus_addr[2] => Mux30.IN25
bus_addr[2] => Mux31.IN27
bus_addr[2] => Mux32.IN26
bus_addr[2] => Mux33.IN25
bus_addr[2] => Mux34.IN26
bus_addr[2] => Mux35.IN26
bus_addr[2] => Mux36.IN24
bus_addr[2] => Equal2.IN8
bus_addr[2] => Equal3.IN8
bus_addr[2] => Mux37.IN3
bus_addr[2] => Mux38.IN34
bus_addr[2] => Mux39.IN3
bus_addr[2] => Mux40.IN3
bus_addr[2] => Mux41.IN3
bus_addr[2] => Mux42.IN3
bus_addr[2] => Mux43.IN3
bus_addr[2] => Mux44.IN4
bus_addr[2] => Mux45.IN5
bus_addr[2] => Mux46.IN3
bus_addr[2] => Mux47.IN3
bus_addr[2] => Mux48.IN3
bus_addr[2] => Mux49.IN3
bus_addr[2] => Mux50.IN3
bus_addr[2] => Mux51.IN3
bus_addr[2] => Mux52.IN3
bus_addr[2] => Mux53.IN3
bus_addr[2] => Mux54.IN4
bus_addr[2] => Mux55.IN3
bus_addr[2] => Mux56.IN3
bus_addr[2] => Mux57.IN3
bus_addr[2] => Mux58.IN3
bus_addr[2] => Mux59.IN3
bus_addr[2] => Mux60.IN3
bus_addr[2] => Mux61.IN3
bus_addr[2] => Mux62.IN3
bus_addr[2] => Mux63.IN3
bus_addr[2] => Mux64.IN3
bus_addr[2] => Mux65.IN3
bus_addr[2] => Mux66.IN3
bus_addr[2] => Mux67.IN3
bus_addr[2] => Mux68.IN3
bus_addr[2] => Mux69.IN3
bus_addr[2] => Mux70.IN3
bus_addr[2] => Mux71.IN4
bus_addr[2] => Mux72.IN3
bus_addr[2] => Mux73.IN3
bus_addr[2] => Mux74.IN3
bus_addr[2] => Mux75.IN3
bus_addr[2] => Mux76.IN3
bus_addr[2] => Mux77.IN3
bus_addr[2] => Mux78.IN3
bus_addr[2] => Mux79.IN3
bus_addr[2] => Mux80.IN3
bus_addr[2] => Mux81.IN3
bus_addr[2] => Mux82.IN3
bus_addr[2] => Mux83.IN3
bus_addr[2] => Mux84.IN3
bus_addr[2] => Mux85.IN4
bus_addr[2] => Mux86.IN4
bus_addr[2] => Mux87.IN4
bus_addr[2] => Mux88.IN4
bus_addr[2] => Mux89.IN4
bus_addr[2] => Mux90.IN4
bus_addr[2] => Mux91.IN4
bus_addr[2] => Mux92.IN4
bus_addr[2] => Mux93.IN4
bus_addr[2] => Mux94.IN4
bus_addr[2] => Mux95.IN4
bus_addr[2] => Mux96.IN4
bus_addr[2] => Mux97.IN4
bus_addr[2] => Mux98.IN4
bus_addr[2] => Mux99.IN4
bus_addr[2] => Mux100.IN4
bus_addr[2] => Mux101.IN4
bus_addr[2] => Mux102.IN4
bus_addr[2] => Mux103.IN3
bus_addr[2] => Mux104.IN3
bus_addr[2] => Mux105.IN3
bus_addr[2] => Mux106.IN3
bus_addr[2] => Mux107.IN3
bus_addr[2] => Mux108.IN3
bus_addr[2] => Mux109.IN3
bus_addr[2] => Mux110.IN3
bus_addr[2] => Mux111.IN3
bus_addr[2] => Mux112.IN4
bus_addr[2] => Mux113.IN3
bus_addr[2] => Mux114.IN3
bus_addr[2] => Mux115.IN5
bus_addr[2] => Mux116.IN5
bus_addr[2] => Mux117.IN5
bus_addr[2] => Mux118.IN5
bus_addr[2] => Mux119.IN5
bus_addr[2] => Mux120.IN5
bus_addr[2] => Mux121.IN34
bus_addr[2] => Mux122.IN34
bus_addr[2] => Mux123.IN3
bus_addr[2] => Mux124.IN3
bus_addr[2] => Mux125.IN3
bus_addr[2] => Mux126.IN3
bus_addr[2] => Mux127.IN3
bus_addr[2] => Mux128.IN3
bus_addr[2] => Mux129.IN3
bus_addr[2] => Mux130.IN3
bus_addr[2] => Mux131.IN35
bus_addr[2] => Mux132.IN3
bus_addr[2] => Mux133.IN3
bus_addr[2] => Mux134.IN3
bus_addr[2] => Mux135.IN3
bus_addr[2] => Mux136.IN3
bus_addr[2] => Mux137.IN3
bus_addr[2] => Mux138.IN3
bus_addr[2] => Mux139.IN3
bus_addr[2] => Mux140.IN3
bus_addr[2] => Mux141.IN3
bus_addr[2] => Mux142.IN3
bus_addr[2] => Mux143.IN3
bus_addr[2] => Mux144.IN3
bus_addr[2] => Mux145.IN3
bus_addr[2] => Mux146.IN3
bus_addr[2] => Mux147.IN3
bus_addr[2] => Mux148.IN3
bus_addr[2] => Mux149.IN3
bus_addr[2] => Mux150.IN3
bus_addr[2] => Mux151.IN3
bus_addr[2] => Mux152.IN3
bus_addr[2] => Mux153.IN3
bus_addr[2] => Mux154.IN3
bus_addr[2] => Mux155.IN3
bus_addr[2] => Mux156.IN3
bus_addr[2] => Mux157.IN3
bus_addr[2] => Mux158.IN35
bus_addr[2] => Mux159.IN3
bus_addr[2] => Mux160.IN3
bus_addr[2] => Mux161.IN3
bus_addr[2] => Mux162.IN3
bus_addr[2] => Mux163.IN3
bus_addr[2] => Mux164.IN3
bus_addr[2] => Mux165.IN3
bus_addr[2] => Mux166.IN3
bus_addr[2] => Mux167.IN3
bus_addr[2] => Mux168.IN3
bus_addr[2] => Mux169.IN3
bus_addr[2] => Mux170.IN35
bus_addr[2] => Mux171.IN3
bus_addr[2] => Mux172.IN3
bus_addr[2] => Mux173.IN3
bus_addr[2] => Mux174.IN3
bus_addr[2] => Mux175.IN3
bus_addr[2] => Mux176.IN3
bus_addr[2] => Mux177.IN35
bus_addr[3] => LessThan0.IN8
bus_addr[3] => Mux21.IN26
bus_addr[3] => Mux22.IN26
bus_addr[3] => Mux23.IN26
bus_addr[3] => Mux24.IN25
bus_addr[3] => Mux25.IN24
bus_addr[3] => Mux26.IN23
bus_addr[3] => Mux27.IN23
bus_addr[3] => Mux28.IN23
bus_addr[3] => Mux29.IN22
bus_addr[3] => Mux30.IN24
bus_addr[3] => Mux31.IN26
bus_addr[3] => Mux32.IN25
bus_addr[3] => Mux33.IN24
bus_addr[3] => Mux34.IN25
bus_addr[3] => Mux35.IN25
bus_addr[3] => Mux36.IN23
bus_addr[3] => Equal2.IN7
bus_addr[3] => Equal3.IN7
bus_addr[3] => Mux37.IN2
bus_addr[3] => Mux38.IN33
bus_addr[3] => Mux39.IN2
bus_addr[3] => Mux40.IN2
bus_addr[3] => Mux41.IN2
bus_addr[3] => Mux42.IN2
bus_addr[3] => Mux43.IN2
bus_addr[3] => Mux44.IN3
bus_addr[3] => Mux45.IN4
bus_addr[3] => Mux46.IN2
bus_addr[3] => Mux47.IN2
bus_addr[3] => Mux48.IN2
bus_addr[3] => Mux49.IN2
bus_addr[3] => Mux50.IN2
bus_addr[3] => Mux51.IN2
bus_addr[3] => Mux52.IN2
bus_addr[3] => Mux53.IN2
bus_addr[3] => Mux54.IN3
bus_addr[3] => Mux55.IN2
bus_addr[3] => Mux56.IN2
bus_addr[3] => Mux57.IN2
bus_addr[3] => Mux58.IN2
bus_addr[3] => Mux59.IN2
bus_addr[3] => Mux60.IN2
bus_addr[3] => Mux61.IN2
bus_addr[3] => Mux62.IN2
bus_addr[3] => Mux63.IN2
bus_addr[3] => Mux64.IN2
bus_addr[3] => Mux65.IN2
bus_addr[3] => Mux66.IN2
bus_addr[3] => Mux67.IN2
bus_addr[3] => Mux68.IN2
bus_addr[3] => Mux69.IN2
bus_addr[3] => Mux70.IN2
bus_addr[3] => Mux71.IN3
bus_addr[3] => Mux72.IN2
bus_addr[3] => Mux73.IN2
bus_addr[3] => Mux74.IN2
bus_addr[3] => Mux75.IN2
bus_addr[3] => Mux76.IN2
bus_addr[3] => Mux77.IN2
bus_addr[3] => Mux78.IN2
bus_addr[3] => Mux79.IN2
bus_addr[3] => Mux80.IN2
bus_addr[3] => Mux81.IN2
bus_addr[3] => Mux82.IN2
bus_addr[3] => Mux83.IN2
bus_addr[3] => Mux84.IN2
bus_addr[3] => Mux85.IN3
bus_addr[3] => Mux86.IN3
bus_addr[3] => Mux87.IN3
bus_addr[3] => Mux88.IN3
bus_addr[3] => Mux89.IN3
bus_addr[3] => Mux90.IN3
bus_addr[3] => Mux91.IN3
bus_addr[3] => Mux92.IN3
bus_addr[3] => Mux93.IN3
bus_addr[3] => Mux94.IN3
bus_addr[3] => Mux95.IN3
bus_addr[3] => Mux96.IN3
bus_addr[3] => Mux97.IN3
bus_addr[3] => Mux98.IN3
bus_addr[3] => Mux99.IN3
bus_addr[3] => Mux100.IN3
bus_addr[3] => Mux101.IN3
bus_addr[3] => Mux102.IN3
bus_addr[3] => Mux103.IN2
bus_addr[3] => Mux104.IN2
bus_addr[3] => Mux105.IN2
bus_addr[3] => Mux106.IN2
bus_addr[3] => Mux107.IN2
bus_addr[3] => Mux108.IN2
bus_addr[3] => Mux109.IN2
bus_addr[3] => Mux110.IN2
bus_addr[3] => Mux111.IN2
bus_addr[3] => Mux112.IN3
bus_addr[3] => Mux113.IN2
bus_addr[3] => Mux114.IN2
bus_addr[3] => Mux115.IN4
bus_addr[3] => Mux116.IN4
bus_addr[3] => Mux117.IN4
bus_addr[3] => Mux118.IN4
bus_addr[3] => Mux119.IN4
bus_addr[3] => Mux120.IN4
bus_addr[3] => Mux121.IN33
bus_addr[3] => Mux122.IN33
bus_addr[3] => Mux123.IN2
bus_addr[3] => Mux124.IN2
bus_addr[3] => Mux125.IN2
bus_addr[3] => Mux126.IN2
bus_addr[3] => Mux127.IN2
bus_addr[3] => Mux128.IN2
bus_addr[3] => Mux129.IN2
bus_addr[3] => Mux130.IN2
bus_addr[3] => Mux131.IN34
bus_addr[3] => Mux132.IN2
bus_addr[3] => Mux133.IN2
bus_addr[3] => Mux134.IN2
bus_addr[3] => Mux135.IN2
bus_addr[3] => Mux136.IN2
bus_addr[3] => Mux137.IN2
bus_addr[3] => Mux138.IN2
bus_addr[3] => Mux139.IN2
bus_addr[3] => Mux140.IN2
bus_addr[3] => Mux141.IN2
bus_addr[3] => Mux142.IN2
bus_addr[3] => Mux143.IN2
bus_addr[3] => Mux144.IN2
bus_addr[3] => Mux145.IN2
bus_addr[3] => Mux146.IN2
bus_addr[3] => Mux147.IN2
bus_addr[3] => Mux148.IN2
bus_addr[3] => Mux149.IN2
bus_addr[3] => Mux150.IN2
bus_addr[3] => Mux151.IN2
bus_addr[3] => Mux152.IN2
bus_addr[3] => Mux153.IN2
bus_addr[3] => Mux154.IN2
bus_addr[3] => Mux155.IN2
bus_addr[3] => Mux156.IN2
bus_addr[3] => Mux157.IN2
bus_addr[3] => Mux158.IN34
bus_addr[3] => Mux159.IN2
bus_addr[3] => Mux160.IN2
bus_addr[3] => Mux161.IN2
bus_addr[3] => Mux162.IN2
bus_addr[3] => Mux163.IN2
bus_addr[3] => Mux164.IN2
bus_addr[3] => Mux165.IN2
bus_addr[3] => Mux166.IN2
bus_addr[3] => Mux167.IN2
bus_addr[3] => Mux168.IN2
bus_addr[3] => Mux169.IN2
bus_addr[3] => Mux170.IN34
bus_addr[3] => Mux171.IN2
bus_addr[3] => Mux172.IN2
bus_addr[3] => Mux173.IN2
bus_addr[3] => Mux174.IN2
bus_addr[3] => Mux175.IN2
bus_addr[3] => Mux176.IN2
bus_addr[3] => Mux177.IN34
bus_addr[4] => LessThan0.IN7
bus_addr[4] => Mux21.IN25
bus_addr[4] => Mux22.IN25
bus_addr[4] => Mux23.IN25
bus_addr[4] => Mux24.IN24
bus_addr[4] => Mux25.IN23
bus_addr[4] => Mux26.IN22
bus_addr[4] => Mux27.IN22
bus_addr[4] => Mux28.IN22
bus_addr[4] => Mux29.IN21
bus_addr[4] => Mux30.IN23
bus_addr[4] => Mux31.IN25
bus_addr[4] => Mux32.IN24
bus_addr[4] => Mux33.IN23
bus_addr[4] => Mux34.IN24
bus_addr[4] => Mux35.IN24
bus_addr[4] => Mux36.IN22
bus_addr[4] => Equal2.IN6
bus_addr[4] => Equal3.IN6
bus_addr[4] => Mux37.IN1
bus_addr[4] => Mux38.IN32
bus_addr[4] => Mux39.IN1
bus_addr[4] => Mux40.IN1
bus_addr[4] => Mux41.IN1
bus_addr[4] => Mux42.IN1
bus_addr[4] => Mux43.IN1
bus_addr[4] => Mux44.IN2
bus_addr[4] => Mux45.IN3
bus_addr[4] => Mux46.IN1
bus_addr[4] => Mux47.IN1
bus_addr[4] => Mux48.IN1
bus_addr[4] => Mux49.IN1
bus_addr[4] => Mux50.IN1
bus_addr[4] => Mux51.IN1
bus_addr[4] => Mux52.IN1
bus_addr[4] => Mux53.IN1
bus_addr[4] => Mux54.IN2
bus_addr[4] => Mux55.IN1
bus_addr[4] => Mux56.IN1
bus_addr[4] => Mux57.IN1
bus_addr[4] => Mux58.IN1
bus_addr[4] => Mux59.IN1
bus_addr[4] => Mux60.IN1
bus_addr[4] => Mux61.IN1
bus_addr[4] => Mux62.IN1
bus_addr[4] => Mux63.IN1
bus_addr[4] => Mux64.IN1
bus_addr[4] => Mux65.IN1
bus_addr[4] => Mux66.IN1
bus_addr[4] => Mux67.IN1
bus_addr[4] => Mux68.IN1
bus_addr[4] => Mux69.IN1
bus_addr[4] => Mux70.IN1
bus_addr[4] => Mux71.IN2
bus_addr[4] => Mux72.IN1
bus_addr[4] => Mux73.IN1
bus_addr[4] => Mux74.IN1
bus_addr[4] => Mux75.IN1
bus_addr[4] => Mux76.IN1
bus_addr[4] => Mux77.IN1
bus_addr[4] => Mux78.IN1
bus_addr[4] => Mux79.IN1
bus_addr[4] => Mux80.IN1
bus_addr[4] => Mux81.IN1
bus_addr[4] => Mux82.IN1
bus_addr[4] => Mux83.IN1
bus_addr[4] => Mux84.IN1
bus_addr[4] => Mux85.IN2
bus_addr[4] => Mux86.IN2
bus_addr[4] => Mux87.IN2
bus_addr[4] => Mux88.IN2
bus_addr[4] => Mux89.IN2
bus_addr[4] => Mux90.IN2
bus_addr[4] => Mux91.IN2
bus_addr[4] => Mux92.IN2
bus_addr[4] => Mux93.IN2
bus_addr[4] => Mux94.IN2
bus_addr[4] => Mux95.IN2
bus_addr[4] => Mux96.IN2
bus_addr[4] => Mux97.IN2
bus_addr[4] => Mux98.IN2
bus_addr[4] => Mux99.IN2
bus_addr[4] => Mux100.IN2
bus_addr[4] => Mux101.IN2
bus_addr[4] => Mux102.IN2
bus_addr[4] => Mux103.IN1
bus_addr[4] => Mux104.IN1
bus_addr[4] => Mux105.IN1
bus_addr[4] => Mux106.IN1
bus_addr[4] => Mux107.IN1
bus_addr[4] => Mux108.IN1
bus_addr[4] => Mux109.IN1
bus_addr[4] => Mux110.IN1
bus_addr[4] => Mux111.IN1
bus_addr[4] => Mux112.IN2
bus_addr[4] => Mux113.IN1
bus_addr[4] => Mux114.IN1
bus_addr[4] => Mux115.IN3
bus_addr[4] => Mux116.IN3
bus_addr[4] => Mux117.IN3
bus_addr[4] => Mux118.IN3
bus_addr[4] => Mux119.IN3
bus_addr[4] => Mux120.IN3
bus_addr[4] => Mux121.IN32
bus_addr[4] => Mux122.IN32
bus_addr[4] => Mux123.IN1
bus_addr[4] => Mux124.IN1
bus_addr[4] => Mux125.IN1
bus_addr[4] => Mux126.IN1
bus_addr[4] => Mux127.IN1
bus_addr[4] => Mux128.IN1
bus_addr[4] => Mux129.IN1
bus_addr[4] => Mux130.IN1
bus_addr[4] => Mux131.IN33
bus_addr[4] => Mux132.IN1
bus_addr[4] => Mux133.IN1
bus_addr[4] => Mux134.IN1
bus_addr[4] => Mux135.IN1
bus_addr[4] => Mux136.IN1
bus_addr[4] => Mux137.IN1
bus_addr[4] => Mux138.IN1
bus_addr[4] => Mux139.IN1
bus_addr[4] => Mux140.IN1
bus_addr[4] => Mux141.IN1
bus_addr[4] => Mux142.IN1
bus_addr[4] => Mux143.IN1
bus_addr[4] => Mux144.IN1
bus_addr[4] => Mux145.IN1
bus_addr[4] => Mux146.IN1
bus_addr[4] => Mux147.IN1
bus_addr[4] => Mux148.IN1
bus_addr[4] => Mux149.IN1
bus_addr[4] => Mux150.IN1
bus_addr[4] => Mux151.IN1
bus_addr[4] => Mux152.IN1
bus_addr[4] => Mux153.IN1
bus_addr[4] => Mux154.IN1
bus_addr[4] => Mux155.IN1
bus_addr[4] => Mux156.IN1
bus_addr[4] => Mux157.IN1
bus_addr[4] => Mux158.IN33
bus_addr[4] => Mux159.IN1
bus_addr[4] => Mux160.IN1
bus_addr[4] => Mux161.IN1
bus_addr[4] => Mux162.IN1
bus_addr[4] => Mux163.IN1
bus_addr[4] => Mux164.IN1
bus_addr[4] => Mux165.IN1
bus_addr[4] => Mux166.IN1
bus_addr[4] => Mux167.IN1
bus_addr[4] => Mux168.IN1
bus_addr[4] => Mux169.IN1
bus_addr[4] => Mux170.IN33
bus_addr[4] => Mux171.IN1
bus_addr[4] => Mux172.IN1
bus_addr[4] => Mux173.IN1
bus_addr[4] => Mux174.IN1
bus_addr[4] => Mux175.IN1
bus_addr[4] => Mux176.IN1
bus_addr[4] => Mux177.IN33
bus_addr[5] => LessThan0.IN6
bus_addr[5] => Mux21.IN24
bus_addr[5] => Mux22.IN24
bus_addr[5] => Mux23.IN24
bus_addr[5] => Mux24.IN23
bus_addr[5] => Mux25.IN22
bus_addr[5] => Mux26.IN21
bus_addr[5] => Mux27.IN21
bus_addr[5] => Mux28.IN21
bus_addr[5] => Mux29.IN20
bus_addr[5] => Mux30.IN22
bus_addr[5] => Mux31.IN24
bus_addr[5] => Mux32.IN23
bus_addr[5] => Mux33.IN22
bus_addr[5] => Mux34.IN23
bus_addr[5] => Mux35.IN23
bus_addr[5] => Mux36.IN21
bus_addr[5] => Equal2.IN5
bus_addr[5] => Equal3.IN5
bus_addr[5] => Mux37.IN0
bus_addr[5] => Mux38.IN31
bus_addr[5] => Mux39.IN0
bus_addr[5] => Mux40.IN0
bus_addr[5] => Mux41.IN0
bus_addr[5] => Mux42.IN0
bus_addr[5] => Mux43.IN0
bus_addr[5] => Mux44.IN1
bus_addr[5] => Mux45.IN2
bus_addr[5] => Mux46.IN0
bus_addr[5] => Mux47.IN0
bus_addr[5] => Mux48.IN0
bus_addr[5] => Mux49.IN0
bus_addr[5] => Mux50.IN0
bus_addr[5] => Mux51.IN0
bus_addr[5] => Mux52.IN0
bus_addr[5] => Mux53.IN0
bus_addr[5] => Mux54.IN1
bus_addr[5] => Mux55.IN0
bus_addr[5] => Mux56.IN0
bus_addr[5] => Mux57.IN0
bus_addr[5] => Mux58.IN0
bus_addr[5] => Mux59.IN0
bus_addr[5] => Mux60.IN0
bus_addr[5] => Mux61.IN0
bus_addr[5] => Mux62.IN0
bus_addr[5] => Mux63.IN0
bus_addr[5] => Mux64.IN0
bus_addr[5] => Mux65.IN0
bus_addr[5] => Mux66.IN0
bus_addr[5] => Mux67.IN0
bus_addr[5] => Mux68.IN0
bus_addr[5] => Mux69.IN0
bus_addr[5] => Mux70.IN0
bus_addr[5] => Mux71.IN1
bus_addr[5] => Mux72.IN0
bus_addr[5] => Mux73.IN0
bus_addr[5] => Mux74.IN0
bus_addr[5] => Mux75.IN0
bus_addr[5] => Mux76.IN0
bus_addr[5] => Mux77.IN0
bus_addr[5] => Mux78.IN0
bus_addr[5] => Mux79.IN0
bus_addr[5] => Mux80.IN0
bus_addr[5] => Mux81.IN0
bus_addr[5] => Mux82.IN0
bus_addr[5] => Mux83.IN0
bus_addr[5] => Mux84.IN0
bus_addr[5] => Mux85.IN1
bus_addr[5] => Mux86.IN1
bus_addr[5] => Mux87.IN1
bus_addr[5] => Mux88.IN1
bus_addr[5] => Mux89.IN1
bus_addr[5] => Mux90.IN1
bus_addr[5] => Mux91.IN1
bus_addr[5] => Mux92.IN1
bus_addr[5] => Mux93.IN1
bus_addr[5] => Mux94.IN1
bus_addr[5] => Mux95.IN1
bus_addr[5] => Mux96.IN1
bus_addr[5] => Mux97.IN1
bus_addr[5] => Mux98.IN1
bus_addr[5] => Mux99.IN1
bus_addr[5] => Mux100.IN1
bus_addr[5] => Mux101.IN1
bus_addr[5] => Mux102.IN1
bus_addr[5] => Mux103.IN0
bus_addr[5] => Mux104.IN0
bus_addr[5] => Mux105.IN0
bus_addr[5] => Mux106.IN0
bus_addr[5] => Mux107.IN0
bus_addr[5] => Mux108.IN0
bus_addr[5] => Mux109.IN0
bus_addr[5] => Mux110.IN0
bus_addr[5] => Mux111.IN0
bus_addr[5] => Mux112.IN1
bus_addr[5] => Mux113.IN0
bus_addr[5] => Mux114.IN0
bus_addr[5] => Mux115.IN2
bus_addr[5] => Mux116.IN2
bus_addr[5] => Mux117.IN2
bus_addr[5] => Mux118.IN2
bus_addr[5] => Mux119.IN2
bus_addr[5] => Mux120.IN2
bus_addr[5] => Mux121.IN31
bus_addr[5] => Mux122.IN31
bus_addr[5] => Mux123.IN0
bus_addr[5] => Mux124.IN0
bus_addr[5] => Mux125.IN0
bus_addr[5] => Mux126.IN0
bus_addr[5] => Mux127.IN0
bus_addr[5] => Mux128.IN0
bus_addr[5] => Mux129.IN0
bus_addr[5] => Mux130.IN0
bus_addr[5] => Mux131.IN32
bus_addr[5] => Mux132.IN0
bus_addr[5] => Mux133.IN0
bus_addr[5] => Mux134.IN0
bus_addr[5] => Mux135.IN0
bus_addr[5] => Mux136.IN0
bus_addr[5] => Mux137.IN0
bus_addr[5] => Mux138.IN0
bus_addr[5] => Mux139.IN0
bus_addr[5] => Mux140.IN0
bus_addr[5] => Mux141.IN0
bus_addr[5] => Mux142.IN0
bus_addr[5] => Mux143.IN0
bus_addr[5] => Mux144.IN0
bus_addr[5] => Mux145.IN0
bus_addr[5] => Mux146.IN0
bus_addr[5] => Mux147.IN0
bus_addr[5] => Mux148.IN0
bus_addr[5] => Mux149.IN0
bus_addr[5] => Mux150.IN0
bus_addr[5] => Mux151.IN0
bus_addr[5] => Mux152.IN0
bus_addr[5] => Mux153.IN0
bus_addr[5] => Mux154.IN0
bus_addr[5] => Mux155.IN0
bus_addr[5] => Mux156.IN0
bus_addr[5] => Mux157.IN0
bus_addr[5] => Mux158.IN32
bus_addr[5] => Mux159.IN0
bus_addr[5] => Mux160.IN0
bus_addr[5] => Mux161.IN0
bus_addr[5] => Mux162.IN0
bus_addr[5] => Mux163.IN0
bus_addr[5] => Mux164.IN0
bus_addr[5] => Mux165.IN0
bus_addr[5] => Mux166.IN0
bus_addr[5] => Mux167.IN0
bus_addr[5] => Mux168.IN0
bus_addr[5] => Mux169.IN0
bus_addr[5] => Mux170.IN32
bus_addr[5] => Mux171.IN0
bus_addr[5] => Mux172.IN0
bus_addr[5] => Mux173.IN0
bus_addr[5] => Mux174.IN0
bus_addr[5] => Mux175.IN0
bus_addr[5] => Mux176.IN0
bus_addr[5] => Mux177.IN32
bus_addr[6] => Equal0.IN23
bus_addr[7] => Equal0.IN22
bus_addr[8] => Equal0.IN21
bus_addr[9] => Equal0.IN20
bus_addr[10] => Equal0.IN19
bus_addr[11] => Equal0.IN18
bus_addr[12] => Equal0.IN17
bus_addr[13] => Equal0.IN16
bus_addr[14] => Equal0.IN15
bus_addr[15] => Equal0.IN14
bus_addr[16] => Equal0.IN13
bus_addr[17] => Equal0.IN12
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rmcs1_go.DATAB
bus_dato[0] => rmds_vv.OUTPUTSELECT
bus_dato[0] => rmbae.DATAB
bus_dato[0] => Mux53.IN5
bus_dato[0] => Mux62.IN5
bus_dato[0] => Mux70.IN5
bus_dato[0] => Mux76.IN5
bus_dato[0] => Mux84.IN5
bus_dato[0] => Mux111.IN5
bus_dato[0] => process_0.IN1
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => rmmr1.OUTPUTSELECT
bus_dato[0] => Mux102.IN0
bus_dato[1] => rmbae.DATAB
bus_dato[1] => Mux43.IN5
bus_dato[1] => Mux52.IN5
bus_dato[1] => Mux61.IN5
bus_dato[1] => Mux69.IN5
bus_dato[1] => Mux75.IN5
bus_dato[1] => Mux83.IN5
bus_dato[1] => Mux110.IN5
bus_dato[1] => process_0.IN1
bus_dato[2] => rmbae.DATAB
bus_dato[2] => Mux42.IN5
bus_dato[2] => Mux51.IN5
bus_dato[2] => Mux60.IN5
bus_dato[2] => Mux68.IN5
bus_dato[2] => Mux74.IN5
bus_dato[2] => Mux82.IN5
bus_dato[2] => Mux109.IN5
bus_dato[2] => process_0.IN1
bus_dato[3] => rmds_wrl.OUTPUTSELECT
bus_dato[3] => rmbae.DATAB
bus_dato[3] => Mux41.IN5
bus_dato[3] => Mux50.IN5
bus_dato[3] => Mux59.IN5
bus_dato[3] => Mux67.IN5
bus_dato[3] => Mux73.IN5
bus_dato[3] => Mux81.IN5
bus_dato[3] => Mux108.IN5
bus_dato[3] => Mux114.IN5
bus_dato[3] => process_0.IN1
bus_dato[4] => rmbae.DATAB
bus_dato[4] => Mux40.IN5
bus_dato[4] => Mux49.IN5
bus_dato[4] => Mux58.IN5
bus_dato[4] => Mux66.IN5
bus_dato[4] => Mux72.IN5
bus_dato[4] => Mux80.IN5
bus_dato[4] => Mux107.IN5
bus_dato[4] => process_0.IN1
bus_dato[5] => rmcs2_clr.OUTPUTSELECT
bus_dato[5] => rmbae.DATAB
bus_dato[5] => Mux39.IN5
bus_dato[5] => Mux48.IN5
bus_dato[5] => Mux57.IN5
bus_dato[5] => Mux65.IN5
bus_dato[5] => Mux79.IN5
bus_dato[5] => Mux106.IN5
bus_dato[5] => process_0.IN1
bus_dato[6] => Mux38.IN36
bus_dato[6] => Mux47.IN5
bus_dato[6] => Mux56.IN5
bus_dato[6] => Mux64.IN5
bus_dato[6] => Mux78.IN5
bus_dato[6] => Mux105.IN5
bus_dato[6] => process_0.IN1
bus_dato[7] => Mux37.IN5
bus_dato[7] => Mux46.IN5
bus_dato[7] => Mux55.IN5
bus_dato[7] => Mux63.IN5
bus_dato[7] => Mux77.IN5
bus_dato[7] => Mux103.IN5
bus_dato[7] => Mux104.IN5
bus_dato[7] => Mux113.IN5
bus_dato[7] => process_0.IN1
bus_dato[8] => Mux122.IN36
bus_dato[8] => Mux130.IN5
bus_dato[8] => Mux139.IN5
bus_dato[8] => Mux147.IN5
bus_dato[8] => Mux157.IN5
bus_dato[8] => Mux169.IN5
bus_dato[8] => process_0.IN1
bus_dato[9] => Mux121.IN36
bus_dato[9] => Mux129.IN5
bus_dato[9] => Mux138.IN5
bus_dato[9] => Mux146.IN5
bus_dato[9] => Mux149.IN5
bus_dato[9] => Mux156.IN5
bus_dato[9] => Mux168.IN5
bus_dato[9] => process_0.IN1
bus_dato[10] => Mux128.IN5
bus_dato[10] => Mux137.IN5
bus_dato[10] => Mux145.IN5
bus_dato[10] => Mux155.IN5
bus_dato[10] => Mux161.IN5
bus_dato[10] => Mux167.IN5
bus_dato[10] => Mux176.IN5
bus_dato[10] => process_0.IN1
bus_dato[11] => Mux127.IN5
bus_dato[11] => Mux136.IN5
bus_dato[11] => Mux144.IN5
bus_dato[11] => Mux154.IN5
bus_dato[11] => Mux160.IN5
bus_dato[11] => Mux166.IN5
bus_dato[11] => Mux175.IN5
bus_dato[11] => process_0.IN1
bus_dato[12] => Mux126.IN5
bus_dato[12] => Mux135.IN5
bus_dato[12] => Mux143.IN5
bus_dato[12] => Mux153.IN5
bus_dato[12] => Mux159.IN5
bus_dato[12] => Mux165.IN5
bus_dato[12] => Mux174.IN5
bus_dato[12] => process_0.IN1
bus_dato[13] => Mux125.IN5
bus_dato[13] => Mux134.IN5
bus_dato[13] => Mux142.IN5
bus_dato[13] => Mux148.IN5
bus_dato[13] => Mux152.IN5
bus_dato[13] => Mux164.IN5
bus_dato[13] => Mux173.IN5
bus_dato[13] => process_0.IN1
bus_dato[14] => Mux124.IN5
bus_dato[14] => Mux133.IN5
bus_dato[14] => Mux141.IN5
bus_dato[14] => Mux151.IN5
bus_dato[14] => Mux163.IN5
bus_dato[14] => Mux172.IN5
bus_dato[14] => process_0.IN0
bus_dato[15] => Mux123.IN5
bus_dato[15] => Mux132.IN5
bus_dato[15] => Mux140.IN5
bus_dato[15] => Mux150.IN5
bus_dato[15] => Mux162.IN5
bus_dato[15] => Mux171.IN5
bus_dato[15] => process_0.IN1
bus_control_dati => process_0.IN1
bus_control_dati => process_0.IN0
bus_control_dato => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_master_addr[0] <= bus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[1] <= bus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[2] <= bus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[3] <= bus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[4] <= bus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[5] <= bus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[6] <= bus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[7] <= bus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[8] <= bus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[9] <= bus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[10] <= bus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[11] <= bus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[12] <= bus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[13] <= bus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[14] <= bus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[15] <= bus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[16] <= bus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[17] <= bus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dati[0] => sdcard_xfer_in.DATAA
bus_master_dati[1] => sdcard_xfer_in.DATAA
bus_master_dati[2] => sdcard_xfer_in.DATAA
bus_master_dati[3] => sdcard_xfer_in.DATAA
bus_master_dati[4] => sdcard_xfer_in.DATAA
bus_master_dati[5] => sdcard_xfer_in.DATAA
bus_master_dati[6] => sdcard_xfer_in.DATAA
bus_master_dati[7] => sdcard_xfer_in.DATAA
bus_master_dati[8] => sdcard_xfer_in.DATAA
bus_master_dati[9] => sdcard_xfer_in.DATAA
bus_master_dati[10] => sdcard_xfer_in.DATAA
bus_master_dati[11] => sdcard_xfer_in.DATAA
bus_master_dati[12] => sdcard_xfer_in.DATAA
bus_master_dati[13] => sdcard_xfer_in.DATAA
bus_master_dati[14] => sdcard_xfer_in.DATAA
bus_master_dati[15] => sdcard_xfer_in.DATAA
bus_master_dato[0] <= bus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[1] <= bus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[2] <= bus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[3] <= bus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[4] <= bus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[5] <= bus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[6] <= bus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[7] <= bus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[8] <= bus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[9] <= bus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[10] <= bus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[11] <= bus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[12] <= bus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[13] <= bus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[14] <= bus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[15] <= bus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dati <= bus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dato <= bus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_nxm => process_1.IN0
rh70_bus_master_addr[0] <= rh70_bus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[1] <= rh70_bus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[2] <= rh70_bus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[3] <= rh70_bus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[4] <= rh70_bus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[5] <= rh70_bus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[6] <= rh70_bus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[7] <= rh70_bus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[8] <= rh70_bus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[9] <= rh70_bus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[10] <= rh70_bus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[11] <= rh70_bus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[12] <= rh70_bus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[13] <= rh70_bus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[14] <= rh70_bus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[15] <= rh70_bus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[16] <= rh70_bus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[17] <= rh70_bus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[18] <= rh70_bus_master_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[19] <= rh70_bus_master_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[20] <= rh70_bus_master_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_addr[21] <= rh70_bus_master_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dati[0] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[1] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[2] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[3] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[4] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[5] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[6] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[7] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[8] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[9] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[10] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[11] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[12] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[13] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[14] => sdcard_xfer_in.DATAB
rh70_bus_master_dati[15] => sdcard_xfer_in.DATAB
rh70_bus_master_dato[0] <= rh70_bus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[1] <= rh70_bus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[2] <= rh70_bus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[3] <= rh70_bus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[4] <= rh70_bus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[5] <= rh70_bus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[6] <= rh70_bus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[7] <= rh70_bus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[8] <= rh70_bus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[9] <= rh70_bus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[10] <= rh70_bus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[11] <= rh70_bus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[12] <= rh70_bus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[13] <= rh70_bus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[14] <= rh70_bus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_dato[15] <= rh70_bus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_control_dati <= rh70_bus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_control_dato <= rh70_bus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
rh70_bus_master_nxm => process_1.IN0
sdcard_cs <= sdspi:sd1.sdcard_cs
sdcard_mosi <= sdspi:sd1.sdcard_mosi
sdcard_sclk <= sdspi:sd1.sdcard_sclk
sdcard_miso => sdspi:sd1.sdcard_miso
sdcard_debug[0] <= sdspi:sd1.sdcard_debug[0]
sdcard_debug[1] <= sdspi:sd1.sdcard_debug[1]
sdcard_debug[2] <= sdspi:sd1.sdcard_debug[2]
sdcard_debug[3] <= sdspi:sd1.sdcard_debug[3]
have_rh => base_addr_match.IN1
have_rh => br.OUTPUTSELECT
have_rh => interrupt_state.OUTPUTSELECT
have_rh => interrupt_state.OUTPUTSELECT
have_rh => interrupt_state.OUTPUTSELECT
have_rh => interrupt_trigger.OUTPUTSELECT
have_rh => rmcs1_ie.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => bus_dati.OUTPUTSELECT
have_rh => rmer1_rmr.OUTPUTSELECT
have_rh => rmcs1_rdyset.OUTPUTSELECT
have_rh => rmcs1_fnc.OUTPUTSELECT
have_rh => rmcs1_fnc.OUTPUTSELECT
have_rh => rmcs1_fnc.OUTPUTSELECT
have_rh => rmcs1_fnc.OUTPUTSELECT
have_rh => rmcs1_fnc.OUTPUTSELECT
have_rh => rmcs1_go.OUTPUTSELECT
have_rh => rmds_ata.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => rmwc.OUTPUTSELECT
have_rh => update_rmwc.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmba.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmda_sa.OUTPUTSELECT
have_rh => rmcs2_clr.OUTPUTSELECT
have_rh => rmcs2_pat.OUTPUTSELECT
have_rh => rmcs2_bai.OUTPUTSELECT
have_rh => rmcs2_u.OUTPUTSELECT
have_rh => rmcs2_u.OUTPUTSELECT
have_rh => rmcs2_u.OUTPUTSELECT
have_rh => rmer1_hce.OUTPUTSELECT
have_rh => rmer1_ech.OUTPUTSELECT
have_rh => rmer1_wcf.OUTPUTSELECT
have_rh => rmer1_fer.OUTPUTSELECT
have_rh => rmer1_par.OUTPUTSELECT
have_rh => rmer1_ilr.OUTPUTSELECT
have_rh => rmer1_ilf.OUTPUTSELECT
have_rh => rmds_wrl.OUTPUTSELECT
have_rh => rmds_vv.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmmr1.OUTPUTSELECT
have_rh => rmof_ofd.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmdc.OUTPUTSELECT
have_rh => rmds_om.OUTPUTSELECT
have_rh => rmer2_dvc.OUTPUTSELECT
have_rh => rmer2_dpe.OUTPUTSELECT
have_rh => rmbae.OUTPUTSELECT
have_rh => rmbae.OUTPUTSELECT
have_rh => rmbae.OUTPUTSELECT
have_rh => rmbae.OUTPUTSELECT
have_rh => rmbae.OUTPUTSELECT
have_rh => rmbae.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmda_ta.OUTPUTSELECT
have_rh => rmcs2_pe.OUTPUTSELECT
have_rh => rmcs2_mxf.OUTPUTSELECT
have_rh => rmer1_dck.OUTPUTSELECT
have_rh => rmer1_uns.OUTPUTSELECT
have_rh => rmer1_opi.OUTPUTSELECT
have_rh => rmer1_dte.OUTPUTSELECT
have_rh => rmer1_wle.OUTPUTSELECT
have_rh => rmer1_iae.OUTPUTSELECT
have_rh => rmer1_aoe.OUTPUTSELECT
have_rh => rmer1_hcrc.OUTPUTSELECT
have_rh => rmof_fmt.OUTPUTSELECT
have_rh => rmof_eci.OUTPUTSELECT
have_rh => rmof_hci.OUTPUTSELECT
have_rh => rmer2_bse.OUTPUTSELECT
have_rh => rmer2_ski.OUTPUTSELECT
have_rh => rmer2_ope.OUTPUTSELECT
have_rh => rmer2_ivc.OUTPUTSELECT
have_rh => rmer2_lsc.OUTPUTSELECT
have_rh => rmer2_lbc.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmclock.OUTPUTSELECT
have_rh => rmla_sc.OUTPUTSELECT
have_rh => rmla_sc.OUTPUTSELECT
have_rh => rmla_sc.OUTPUTSELECT
have_rh => rmla_sc.OUTPUTSELECT
have_rh => rmla_sc.OUTPUTSELECT
have_rh => rmds_ataset.OUTPUTSELECT
have_rh => rmcs1_rdy.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => wcp.OUTPUTSELECT
have_rh => rmcs1_mcpe.OUTPUTSELECT
have_rh => rmcs1_psel.OUTPUTSELECT
have_rh => rmcs2_dlt.OUTPUTSELECT
have_rh => rmcs2_wce.OUTPUTSELECT
have_rh => rmcs2_nem.OUTPUTSELECT
have_rh => rmcs2_pge.OUTPUTSELECT
have_rh => rmcs2_mdpe.OUTPUTSELECT
have_rh => rmds_dry.OUTPUTSELECT
have_rh => error_reset.OUTPUTSELECT
have_rh => write_start.OUTPUTSELECT
have_rh => rmds_lst.OUTPUTSELECT
have_rh => sdcard_read_start.OUTPUTSELECT
have_rh => rmcs1_dva.OUTPUTSELECT
have_rh => rmcs2_or.OUTPUTSELECT
have_rh => rmcs2_ir.OUTPUTSELECT
have_rh => rmds_pip.OUTPUTSELECT
have_rh => rmds_mol.OUTPUTSELECT
have_rh => rmds_pgm.OUTPUTSELECT
have_rh => rmds_dpr.OUTPUTSELECT
have_rh => rmcs3_ape.OUTPUTSELECT
have_rh => rmcs3_dpe.OUTPUTSELECT
have_rh => rmcs3_dpe.OUTPUTSELECT
have_rh => rmcs3_wce.OUTPUTSELECT
have_rh => rmcs3_wce.OUTPUTSELECT
have_rh => rmcs3_dbl.OUTPUTSELECT
have_rh => rmcs3_ipck.OUTPUTSELECT
have_rh => rmcs3_ipck.OUTPUTSELECT
have_rh => rmcs3_ipck.OUTPUTSELECT
have_rh => rmcs3_ipck.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => rmmr2.OUTPUTSELECT
have_rh => nxm.OUTPUTSELECT
have_rh => npr.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => busmaster_state.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => work_bar.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sectorcounter.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_addr.OUTPUTSELECT
have_rh => sdcard_xfer_read.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_addr.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_dato.OUTPUTSELECT
have_rh => rh70_bus_master_control_dato.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_addr.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_dato.OUTPUTSELECT
have_rh => bus_master_control_dato.OUTPUTSELECT
have_rh => rh70_bus_master_control_dati.OUTPUTSELECT
have_rh => bus_master_control_dati.OUTPUTSELECT
have_rh => sdcard_read_ack.OUTPUTSELECT
have_rh => sdcard_xfer_write.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_xfer_in.OUTPUTSELECT
have_rh => sdcard_write_start.OUTPUTSELECT
have_rh => sdcard_write_ack.OUTPUTSELECT
have_rh => sdspi:sd1.enable
have_rh => rmcs1_ie.OUTPUTSELECT
have_rh70 => base_addr_match.IN1
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => bus_dati.OUTPUTSELECT
have_rh70 => rmbae.OUTPUTSELECT
have_rh70 => rmbae.OUTPUTSELECT
have_rh70 => rmbae.OUTPUTSELECT
have_rh70 => rmbae.OUTPUTSELECT
have_rh70 => rmbae.OUTPUTSELECT
have_rh70 => rmbae.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_addr.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_control_dato.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_addr.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_control_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_control_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_dato.OUTPUTSELECT
have_rh70 => bus_master_control_dato.OUTPUTSELECT
have_rh70 => rh70_bus_master_control_dati.OUTPUTSELECT
have_rh70 => bus_master_control_dati.OUTPUTSELECT
have_rh70 => process_1.IN1
have_rh70 => rh70_bus_master_control_dati.OUTPUTSELECT
have_rh70 => bus_master_control_dati.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => sdcard_xfer_in.OUTPUTSELECT
have_rh70 => rmer1_ilr.OUTPUTSELECT
have_rh70 => base_addr_match.IN1
have_rh70 => Mux21.IN20
have_rh70 => Mux21.IN21
have_rh70 => Mux22.IN20
have_rh70 => Mux22.IN21
have_rh70 => Mux23.IN20
have_rh70 => Mux23.IN21
have_rh70 => Mux24.IN19
have_rh70 => Mux24.IN20
have_rh70 => Mux25.IN18
have_rh70 => Mux25.IN19
have_rh70 => Mux26.IN17
have_rh70 => Mux26.IN18
have_rh70 => Mux27.IN17
have_rh70 => Mux27.IN18
have_rh70 => Mux27.IN19
have_rh70 => Mux28.IN17
have_rh70 => Mux28.IN18
have_rh70 => Mux28.IN19
have_rh70 => Mux29.IN16
have_rh70 => Mux29.IN17
have_rh70 => Mux29.IN18
have_rh70 => Mux30.IN18
have_rh70 => Mux30.IN19
have_rh70 => Mux31.IN19
have_rh70 => Mux32.IN18
have_rh70 => process_1.IN1
rh_type[0] => Mux0.IN5
rh_type[0] => Mux1.IN10
rh_type[0] => Mux2.IN5
rh_type[0] => Mux3.IN10
rh_type[0] => Mux4.IN10
rh_type[0] => Mux5.IN10
rh_type[0] => Mux6.IN10
rh_type[0] => Mux7.IN10
rh_type[0] => Mux8.IN10
rh_type[0] => Mux9.IN10
rh_type[0] => Mux10.IN10
rh_type[0] => Mux11.IN10
rh_type[0] => Mux12.IN10
rh_type[0] => Mux13.IN10
rh_type[0] => Mux14.IN5
rh_type[0] => Mux15.IN10
rh_type[0] => Mux16.IN10
rh_type[0] => Mux17.IN5
rh_type[0] => Mux18.IN5
rh_type[0] => Mux19.IN5
rh_type[0] => Mux20.IN5
rh_type[0] => Equal12.IN2
rh_type[0] => Equal13.IN2
rh_type[0] => Equal14.IN1
rh_type[0] => Equal15.IN2
rh_type[0] => Equal16.IN2
rh_type[0] => Equal17.IN1
rh_type[1] => Mux1.IN9
rh_type[1] => Mux3.IN9
rh_type[1] => Mux4.IN9
rh_type[1] => Mux5.IN9
rh_type[1] => Mux6.IN9
rh_type[1] => Mux7.IN9
rh_type[1] => Mux8.IN9
rh_type[1] => Mux9.IN9
rh_type[1] => Mux10.IN9
rh_type[1] => Mux11.IN9
rh_type[1] => Mux12.IN9
rh_type[1] => Mux13.IN9
rh_type[1] => Mux15.IN9
rh_type[1] => Mux16.IN9
rh_type[1] => Mux17.IN4
rh_type[1] => Mux18.IN4
rh_type[1] => Mux19.IN4
rh_type[1] => Mux20.IN4
rh_type[1] => Equal12.IN1
rh_type[1] => Equal13.IN1
rh_type[1] => Equal14.IN2
rh_type[1] => Equal15.IN1
rh_type[1] => Equal16.IN1
rh_type[1] => Equal17.IN2
rh_type[2] => Mux0.IN4
rh_type[2] => Mux1.IN8
rh_type[2] => Mux2.IN4
rh_type[2] => Mux3.IN8
rh_type[2] => Mux4.IN8
rh_type[2] => Mux5.IN8
rh_type[2] => Mux6.IN8
rh_type[2] => Mux7.IN8
rh_type[2] => Mux8.IN8
rh_type[2] => Mux9.IN8
rh_type[2] => Mux10.IN8
rh_type[2] => Mux11.IN8
rh_type[2] => Mux12.IN8
rh_type[2] => Mux13.IN8
rh_type[2] => Mux14.IN4
rh_type[2] => Mux15.IN8
rh_type[2] => Mux16.IN8
rh_type[2] => LessThan1.IN7
rh_type[2] => Equal10.IN6
rh_type[2] => Add8.IN23
rh_type[2] => Equal12.IN0
rh_type[2] => Equal13.IN0
rh_type[2] => Equal14.IN0
rh_type[2] => Equal15.IN0
rh_type[2] => Equal16.IN0
rh_type[2] => Equal17.IN0
reset => br.OUTPUTSELECT
reset => interrupt_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => rmcs2_clr.OUTPUTSELECT
reset => error_reset.OUTPUTSELECT
reset => rmcs1_rdyset.OUTPUTSELECT
reset => rmds_ataset.OUTPUTSELECT
reset => sdcard_read_start.OUTPUTSELECT
reset => write_start.OUTPUTSELECT
reset => rmcs1_rdy.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => busmaster_state.OUTPUTSELECT
reset => npr.OUTPUTSELECT
reset => sdcard_read_ack.OUTPUTSELECT
reset => sdcard_write_start.OUTPUTSELECT
reset => nxm.OUTPUTSELECT
reset => sdspi:sd1.reset
reset => sdcard_xfer_write.ENA
reset => sdcard_xfer_in[15].ENA
reset => sdcard_xfer_in[14].ENA
reset => sdcard_xfer_in[13].ENA
reset => sdcard_xfer_in[12].ENA
reset => sdcard_xfer_in[11].ENA
reset => sdcard_xfer_in[10].ENA
reset => sdcard_xfer_in[9].ENA
reset => sdcard_xfer_in[8].ENA
reset => sdcard_xfer_in[7].ENA
reset => sdcard_xfer_in[6].ENA
reset => sdcard_xfer_in[5].ENA
reset => sdcard_xfer_in[4].ENA
reset => sdcard_write_ack.ENA
reset => sdcard_xfer_in[3].ENA
reset => sdcard_xfer_in[2].ENA
reset => sdcard_xfer_in[1].ENA
reset => sdcard_xfer_in[0].ENA
reset => rmmr2[0].ENA
reset => bus_master_control_dati~reg0.ENA
reset => rh70_bus_master_control_dati~reg0.ENA
reset => bus_master_control_dato~reg0.ENA
reset => bus_master_dato[0]~reg0.ENA
reset => bus_master_dato[1]~reg0.ENA
reset => bus_master_dato[2]~reg0.ENA
reset => bus_master_dato[3]~reg0.ENA
reset => bus_master_dato[4]~reg0.ENA
reset => bus_master_dato[5]~reg0.ENA
reset => bus_master_dato[6]~reg0.ENA
reset => bus_master_dato[7]~reg0.ENA
reset => bus_master_dato[8]~reg0.ENA
reset => bus_master_dato[9]~reg0.ENA
reset => bus_master_dato[10]~reg0.ENA
reset => bus_master_dato[11]~reg0.ENA
reset => bus_master_dato[12]~reg0.ENA
reset => bus_master_dato[13]~reg0.ENA
reset => bus_master_dato[14]~reg0.ENA
reset => bus_master_dato[15]~reg0.ENA
reset => bus_master_addr[0]~reg0.ENA
reset => bus_master_addr[1]~reg0.ENA
reset => bus_master_addr[2]~reg0.ENA
reset => bus_master_addr[3]~reg0.ENA
reset => bus_master_addr[4]~reg0.ENA
reset => bus_master_addr[5]~reg0.ENA
reset => bus_master_addr[6]~reg0.ENA
reset => bus_master_addr[7]~reg0.ENA
reset => bus_master_addr[8]~reg0.ENA
reset => bus_master_addr[9]~reg0.ENA
reset => bus_master_addr[10]~reg0.ENA
reset => bus_master_addr[11]~reg0.ENA
reset => bus_master_addr[12]~reg0.ENA
reset => bus_master_addr[13]~reg0.ENA
reset => bus_master_addr[14]~reg0.ENA
reset => bus_master_addr[15]~reg0.ENA
reset => bus_master_addr[16]~reg0.ENA
reset => bus_master_addr[17]~reg0.ENA
reset => rh70_bus_master_control_dato~reg0.ENA
reset => rh70_bus_master_dato[0]~reg0.ENA
reset => rh70_bus_master_dato[1]~reg0.ENA
reset => rh70_bus_master_dato[2]~reg0.ENA
reset => rh70_bus_master_dato[3]~reg0.ENA
reset => rh70_bus_master_dato[4]~reg0.ENA
reset => rh70_bus_master_dato[5]~reg0.ENA
reset => rh70_bus_master_dato[6]~reg0.ENA
reset => rh70_bus_master_dato[7]~reg0.ENA
reset => rh70_bus_master_dato[8]~reg0.ENA
reset => rh70_bus_master_dato[9]~reg0.ENA
reset => rh70_bus_master_dato[10]~reg0.ENA
reset => rh70_bus_master_dato[11]~reg0.ENA
reset => rh70_bus_master_dato[12]~reg0.ENA
reset => rh70_bus_master_dato[13]~reg0.ENA
reset => rh70_bus_master_dato[14]~reg0.ENA
reset => rh70_bus_master_dato[15]~reg0.ENA
reset => rh70_bus_master_addr[0]~reg0.ENA
reset => rh70_bus_master_addr[1]~reg0.ENA
reset => rh70_bus_master_addr[2]~reg0.ENA
reset => rh70_bus_master_addr[3]~reg0.ENA
reset => rh70_bus_master_addr[4]~reg0.ENA
reset => rh70_bus_master_addr[5]~reg0.ENA
reset => rh70_bus_master_addr[6]~reg0.ENA
reset => rh70_bus_master_addr[7]~reg0.ENA
reset => rh70_bus_master_addr[8]~reg0.ENA
reset => rh70_bus_master_addr[9]~reg0.ENA
reset => rh70_bus_master_addr[10]~reg0.ENA
reset => rh70_bus_master_addr[11]~reg0.ENA
reset => rh70_bus_master_addr[12]~reg0.ENA
reset => rh70_bus_master_addr[13]~reg0.ENA
reset => rh70_bus_master_addr[14]~reg0.ENA
reset => rh70_bus_master_addr[15]~reg0.ENA
reset => rh70_bus_master_addr[16]~reg0.ENA
reset => rh70_bus_master_addr[17]~reg0.ENA
reset => rh70_bus_master_addr[18]~reg0.ENA
reset => rh70_bus_master_addr[19]~reg0.ENA
reset => rh70_bus_master_addr[20]~reg0.ENA
reset => rh70_bus_master_addr[21]~reg0.ENA
reset => sdcard_xfer_read.ENA
reset => sdcard_xfer_addr[0].ENA
reset => sdcard_xfer_addr[1].ENA
reset => sdcard_xfer_addr[2].ENA
reset => sdcard_xfer_addr[3].ENA
reset => sdcard_xfer_addr[4].ENA
reset => sdcard_xfer_addr[5].ENA
reset => sdcard_xfer_addr[6].ENA
reset => sdcard_xfer_addr[7].ENA
reset => sectorcounter[0].ENA
reset => sectorcounter[1].ENA
reset => sectorcounter[2].ENA
reset => sectorcounter[3].ENA
reset => sectorcounter[4].ENA
reset => sectorcounter[5].ENA
reset => sectorcounter[6].ENA
reset => sectorcounter[7].ENA
reset => sectorcounter[8].ENA
reset => work_bar[1].ENA
reset => work_bar[2].ENA
reset => work_bar[3].ENA
reset => work_bar[4].ENA
reset => work_bar[5].ENA
reset => work_bar[6].ENA
reset => work_bar[7].ENA
reset => work_bar[8].ENA
reset => work_bar[9].ENA
reset => work_bar[10].ENA
reset => work_bar[11].ENA
reset => work_bar[12].ENA
reset => work_bar[13].ENA
reset => work_bar[14].ENA
reset => work_bar[15].ENA
reset => work_bar[16].ENA
reset => work_bar[17].ENA
reset => work_bar[18].ENA
reset => work_bar[19].ENA
reset => work_bar[20].ENA
reset => work_bar[21].ENA
reset => rmmr2[1].ENA
reset => rmmr2[2].ENA
reset => rmmr2[3].ENA
reset => rmmr2[4].ENA
reset => rmmr2[5].ENA
reset => rmmr2[6].ENA
reset => rmmr2[7].ENA
reset => rmmr2[8].ENA
reset => rmmr2[9].ENA
reset => rmmr2[10].ENA
reset => rmmr2[11].ENA
reset => rmmr2[12].ENA
reset => rmmr2[13].ENA
reset => rmmr2[14].ENA
reset => rmmr2[15].ENA
reset => rmcs3_ipck[0].ENA
reset => rmcs3_ipck[1].ENA
reset => rmcs3_ipck[2].ENA
reset => rmcs3_ipck[3].ENA
reset => rmcs3_dbl.ENA
reset => rmcs3_wce[0].ENA
reset => rmcs3_wce[1].ENA
reset => rmcs3_dpe[0].ENA
reset => rmcs3_dpe[1].ENA
reset => rmcs3_ape.ENA
reset => rmds_dpr.ENA
reset => rmds_pgm.ENA
reset => rmds_mol.ENA
reset => rmds_pip.ENA
reset => rmcs2_ir.ENA
reset => rmcs2_or.ENA
reset => rmcs1_dva.ENA
reset => rmds_lst.ENA
reset => rmds_dry.ENA
reset => rmcs2_mdpe.ENA
reset => rmcs2_pge.ENA
reset => rmcs2_nem.ENA
reset => rmcs2_wce.ENA
reset => rmcs2_dlt.ENA
reset => rmcs1_psel.ENA
reset => rmcs1_mcpe.ENA
reset => wcp[0].ENA
reset => wcp[1].ENA
reset => wcp[2].ENA
reset => wcp[3].ENA
reset => wcp[4].ENA
reset => wcp[5].ENA
reset => wcp[6].ENA
reset => wcp[7].ENA
reset => wcp[8].ENA
reset => wcp[9].ENA
reset => wcp[10].ENA
reset => wcp[11].ENA
reset => wcp[12].ENA
reset => wcp[13].ENA
reset => wcp[14].ENA
reset => wcp[15].ENA
reset => rmla_sc[0].ENA
reset => rmla_sc[1].ENA
reset => rmla_sc[2].ENA
reset => rmla_sc[3].ENA
reset => rmla_sc[4].ENA
reset => rmclock[0].ENA
reset => rmclock[1].ENA
reset => rmclock[2].ENA
reset => rmclock[3].ENA
reset => rmclock[4].ENA
reset => rmclock[5].ENA
reset => rmclock[6].ENA
reset => rmclock[7].ENA
reset => rmclock[8].ENA
reset => rmclock[9].ENA
reset => rmclock[10].ENA
reset => rmclock[11].ENA
reset => rmer2_lbc.ENA
reset => rmer2_lsc.ENA
reset => rmer2_ivc.ENA
reset => rmer2_ope.ENA
reset => rmer2_ski.ENA
reset => rmer2_bse.ENA
reset => rmof_hci.ENA
reset => rmof_eci.ENA
reset => rmof_fmt.ENA
reset => rmer1_hcrc.ENA
reset => rmer1_aoe.ENA
reset => rmer1_iae.ENA
reset => rmer1_wle.ENA
reset => rmer1_dte.ENA
reset => rmer1_opi.ENA
reset => rmer1_uns.ENA
reset => rmer1_dck.ENA
reset => rmcs2_mxf.ENA
reset => rmcs2_pe.ENA
reset => rmda_ta[0].ENA
reset => rmda_ta[1].ENA
reset => rmda_ta[2].ENA
reset => rmda_ta[3].ENA
reset => rmda_ta[4].ENA
reset => rmda_ta[5].ENA
reset => rmda_ta[6].ENA
reset => rmda_ta[7].ENA
reset => rmbae[0].ENA
reset => rmbae[1].ENA
reset => rmbae[2].ENA
reset => rmbae[3].ENA
reset => rmbae[4].ENA
reset => rmbae[5].ENA
reset => rmer2_dpe.ENA
reset => rmer2_dvc.ENA
reset => rmds_om.ENA
reset => rmdc[0].ENA
reset => rmdc[1].ENA
reset => rmdc[2].ENA
reset => rmdc[3].ENA
reset => rmdc[4].ENA
reset => rmdc[5].ENA
reset => rmdc[6].ENA
reset => rmdc[7].ENA
reset => rmdc[8].ENA
reset => rmdc[9].ENA
reset => rmdc[10].ENA
reset => rmdc[11].ENA
reset => rmdc[12].ENA
reset => rmdc[13].ENA
reset => rmdc[14].ENA
reset => rmdc[15].ENA
reset => rmof_ofd.ENA
reset => rmmr1[0].ENA
reset => rmmr1[1].ENA
reset => rmmr1[2].ENA
reset => rmmr1[3].ENA
reset => rmmr1[4].ENA
reset => rmmr1[5].ENA
reset => rmmr1[6].ENA
reset => rmmr1[7].ENA
reset => rmmr1[8].ENA
reset => rmmr1[9].ENA
reset => rmmr1[10].ENA
reset => rmmr1[11].ENA
reset => rmmr1[12].ENA
reset => rmmr1[13].ENA
reset => rmmr1[14].ENA
reset => rmmr1[15].ENA
reset => rmds_vv.ENA
reset => rmds_wrl.ENA
reset => rmer1_ilf.ENA
reset => rmer1_ilr.ENA
reset => rmer1_par.ENA
reset => rmer1_fer.ENA
reset => rmer1_wcf.ENA
reset => rmer1_ech.ENA
reset => rmer1_hce.ENA
reset => rmcs2_u[0].ENA
reset => rmcs2_u[1].ENA
reset => rmcs2_u[2].ENA
reset => rmcs2_bai.ENA
reset => rmcs2_pat.ENA
reset => rmda_sa[0].ENA
reset => rmda_sa[1].ENA
reset => rmda_sa[2].ENA
reset => rmda_sa[3].ENA
reset => rmda_sa[4].ENA
reset => rmda_sa[5].ENA
reset => rmda_sa[6].ENA
reset => rmda_sa[7].ENA
reset => rmba[0].ENA
reset => rmba[1].ENA
reset => rmba[2].ENA
reset => rmba[3].ENA
reset => rmba[4].ENA
reset => rmba[5].ENA
reset => rmba[6].ENA
reset => rmba[7].ENA
reset => rmba[8].ENA
reset => rmba[9].ENA
reset => rmba[10].ENA
reset => rmba[11].ENA
reset => rmba[12].ENA
reset => rmba[13].ENA
reset => rmba[14].ENA
reset => rmba[15].ENA
reset => update_rmwc.ENA
reset => rmwc[0].ENA
reset => rmwc[1].ENA
reset => rmwc[2].ENA
reset => rmwc[3].ENA
reset => rmwc[4].ENA
reset => rmwc[5].ENA
reset => rmwc[6].ENA
reset => rmwc[7].ENA
reset => rmwc[8].ENA
reset => rmwc[9].ENA
reset => rmwc[10].ENA
reset => rmwc[11].ENA
reset => rmwc[12].ENA
reset => rmwc[13].ENA
reset => rmwc[14].ENA
reset => rmwc[15].ENA
reset => rmds_ata.ENA
reset => rmcs1_go.ENA
reset => rmcs1_fnc[0].ENA
reset => rmcs1_fnc[1].ENA
reset => rmcs1_fnc[2].ENA
reset => rmcs1_fnc[3].ENA
reset => rmcs1_fnc[4].ENA
reset => rmer1_rmr.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => rmcs1_ie.ENA
clk50mhz => sdspi:sd1.clk50mhz
nclk => rmmr2[0].CLK
nclk => rmmr2[1].CLK
nclk => rmmr2[2].CLK
nclk => rmmr2[3].CLK
nclk => rmmr2[4].CLK
nclk => rmmr2[5].CLK
nclk => rmmr2[6].CLK
nclk => rmmr2[7].CLK
nclk => rmmr2[8].CLK
nclk => rmmr2[9].CLK
nclk => rmmr2[10].CLK
nclk => rmmr2[11].CLK
nclk => rmmr2[12].CLK
nclk => rmmr2[13].CLK
nclk => rmmr2[14].CLK
nclk => rmmr2[15].CLK
nclk => rmcs3_ipck[0].CLK
nclk => rmcs3_ipck[1].CLK
nclk => rmcs3_ipck[2].CLK
nclk => rmcs3_ipck[3].CLK
nclk => rmcs3_dbl.CLK
nclk => rmcs3_wce[0].CLK
nclk => rmcs3_wce[1].CLK
nclk => rmcs3_dpe[0].CLK
nclk => rmcs3_dpe[1].CLK
nclk => rmcs3_ape.CLK
nclk => rmds_dpr.CLK
nclk => rmds_pgm.CLK
nclk => rmds_mol.CLK
nclk => rmds_pip.CLK
nclk => rmcs2_ir.CLK
nclk => rmcs2_or.CLK
nclk => rmcs1_dva.CLK
nclk => rmds_lst.CLK
nclk => rmds_dry.CLK
nclk => rmcs2_mdpe.CLK
nclk => rmcs2_pge.CLK
nclk => rmcs2_nem.CLK
nclk => rmcs2_wce.CLK
nclk => rmcs2_dlt.CLK
nclk => rmcs1_psel.CLK
nclk => rmcs1_mcpe.CLK
nclk => wcp[0].CLK
nclk => wcp[1].CLK
nclk => wcp[2].CLK
nclk => wcp[3].CLK
nclk => wcp[4].CLK
nclk => wcp[5].CLK
nclk => wcp[6].CLK
nclk => wcp[7].CLK
nclk => wcp[8].CLK
nclk => wcp[9].CLK
nclk => wcp[10].CLK
nclk => wcp[11].CLK
nclk => wcp[12].CLK
nclk => wcp[13].CLK
nclk => wcp[14].CLK
nclk => wcp[15].CLK
nclk => rmla_sc[0].CLK
nclk => rmla_sc[1].CLK
nclk => rmla_sc[2].CLK
nclk => rmla_sc[3].CLK
nclk => rmla_sc[4].CLK
nclk => rmclock[0].CLK
nclk => rmclock[1].CLK
nclk => rmclock[2].CLK
nclk => rmclock[3].CLK
nclk => rmclock[4].CLK
nclk => rmclock[5].CLK
nclk => rmclock[6].CLK
nclk => rmclock[7].CLK
nclk => rmclock[8].CLK
nclk => rmclock[9].CLK
nclk => rmclock[10].CLK
nclk => rmclock[11].CLK
nclk => rmer2_lbc.CLK
nclk => rmer2_lsc.CLK
nclk => rmer2_ivc.CLK
nclk => rmer2_ope.CLK
nclk => rmer2_ski.CLK
nclk => rmer2_bse.CLK
nclk => rmof_hci.CLK
nclk => rmof_eci.CLK
nclk => rmof_fmt.CLK
nclk => rmer1_hcrc.CLK
nclk => rmer1_aoe.CLK
nclk => rmer1_iae.CLK
nclk => rmer1_wle.CLK
nclk => rmer1_dte.CLK
nclk => rmer1_opi.CLK
nclk => rmer1_uns.CLK
nclk => rmer1_dck.CLK
nclk => rmcs2_mxf.CLK
nclk => rmcs2_pe.CLK
nclk => rmda_ta[0].CLK
nclk => rmda_ta[1].CLK
nclk => rmda_ta[2].CLK
nclk => rmda_ta[3].CLK
nclk => rmda_ta[4].CLK
nclk => rmda_ta[5].CLK
nclk => rmda_ta[6].CLK
nclk => rmda_ta[7].CLK
nclk => rmbae[0].CLK
nclk => rmbae[1].CLK
nclk => rmbae[2].CLK
nclk => rmbae[3].CLK
nclk => rmbae[4].CLK
nclk => rmbae[5].CLK
nclk => rmer2_dpe.CLK
nclk => rmer2_dvc.CLK
nclk => rmds_om.CLK
nclk => rmdc[0].CLK
nclk => rmdc[1].CLK
nclk => rmdc[2].CLK
nclk => rmdc[3].CLK
nclk => rmdc[4].CLK
nclk => rmdc[5].CLK
nclk => rmdc[6].CLK
nclk => rmdc[7].CLK
nclk => rmdc[8].CLK
nclk => rmdc[9].CLK
nclk => rmdc[10].CLK
nclk => rmdc[11].CLK
nclk => rmdc[12].CLK
nclk => rmdc[13].CLK
nclk => rmdc[14].CLK
nclk => rmdc[15].CLK
nclk => rmof_ofd.CLK
nclk => rmmr1[0].CLK
nclk => rmmr1[1].CLK
nclk => rmmr1[2].CLK
nclk => rmmr1[3].CLK
nclk => rmmr1[4].CLK
nclk => rmmr1[5].CLK
nclk => rmmr1[6].CLK
nclk => rmmr1[7].CLK
nclk => rmmr1[8].CLK
nclk => rmmr1[9].CLK
nclk => rmmr1[10].CLK
nclk => rmmr1[11].CLK
nclk => rmmr1[12].CLK
nclk => rmmr1[13].CLK
nclk => rmmr1[14].CLK
nclk => rmmr1[15].CLK
nclk => rmds_vv.CLK
nclk => rmds_wrl.CLK
nclk => rmer1_ilf.CLK
nclk => rmer1_ilr.CLK
nclk => rmer1_par.CLK
nclk => rmer1_fer.CLK
nclk => rmer1_wcf.CLK
nclk => rmer1_ech.CLK
nclk => rmer1_hce.CLK
nclk => rmcs2_u[0].CLK
nclk => rmcs2_u[1].CLK
nclk => rmcs2_u[2].CLK
nclk => rmcs2_bai.CLK
nclk => rmcs2_pat.CLK
nclk => rmda_sa[0].CLK
nclk => rmda_sa[1].CLK
nclk => rmda_sa[2].CLK
nclk => rmda_sa[3].CLK
nclk => rmda_sa[4].CLK
nclk => rmda_sa[5].CLK
nclk => rmda_sa[6].CLK
nclk => rmda_sa[7].CLK
nclk => rmba[0].CLK
nclk => rmba[1].CLK
nclk => rmba[2].CLK
nclk => rmba[3].CLK
nclk => rmba[4].CLK
nclk => rmba[5].CLK
nclk => rmba[6].CLK
nclk => rmba[7].CLK
nclk => rmba[8].CLK
nclk => rmba[9].CLK
nclk => rmba[10].CLK
nclk => rmba[11].CLK
nclk => rmba[12].CLK
nclk => rmba[13].CLK
nclk => rmba[14].CLK
nclk => rmba[15].CLK
nclk => update_rmwc.CLK
nclk => rmwc[0].CLK
nclk => rmwc[1].CLK
nclk => rmwc[2].CLK
nclk => rmwc[3].CLK
nclk => rmwc[4].CLK
nclk => rmwc[5].CLK
nclk => rmwc[6].CLK
nclk => rmwc[7].CLK
nclk => rmwc[8].CLK
nclk => rmwc[9].CLK
nclk => rmwc[10].CLK
nclk => rmwc[11].CLK
nclk => rmwc[12].CLK
nclk => rmwc[13].CLK
nclk => rmwc[14].CLK
nclk => rmwc[15].CLK
nclk => rmds_ata.CLK
nclk => rmcs1_go.CLK
nclk => rmcs1_fnc[0].CLK
nclk => rmcs1_fnc[1].CLK
nclk => rmcs1_fnc[2].CLK
nclk => rmcs1_fnc[3].CLK
nclk => rmcs1_fnc[4].CLK
nclk => rmer1_rmr.CLK
nclk => bus_dati[0]~reg0.CLK
nclk => bus_dati[1]~reg0.CLK
nclk => bus_dati[2]~reg0.CLK
nclk => bus_dati[3]~reg0.CLK
nclk => bus_dati[4]~reg0.CLK
nclk => bus_dati[5]~reg0.CLK
nclk => bus_dati[6]~reg0.CLK
nclk => bus_dati[7]~reg0.CLK
nclk => bus_dati[8]~reg0.CLK
nclk => bus_dati[9]~reg0.CLK
nclk => bus_dati[10]~reg0.CLK
nclk => bus_dati[11]~reg0.CLK
nclk => bus_dati[12]~reg0.CLK
nclk => bus_dati[13]~reg0.CLK
nclk => bus_dati[14]~reg0.CLK
nclk => bus_dati[15]~reg0.CLK
nclk => rmcs1_ie.CLK
nclk => rmcs1_rdy.CLK
nclk => write_start.CLK
nclk => sdcard_read_start.CLK
nclk => rmds_ataset.CLK
nclk => rmcs1_rdyset.CLK
nclk => error_reset.CLK
nclk => rmcs2_clr.CLK
nclk => interrupt_trigger.CLK
nclk => br~reg0.CLK
nclk => interrupt_state~4.DATAIN
clk => sdspi:sd1.controller_clk
clk => sdcard_write_ack.CLK
clk => sdcard_xfer_in[0].CLK
clk => sdcard_xfer_in[1].CLK
clk => sdcard_xfer_in[2].CLK
clk => sdcard_xfer_in[3].CLK
clk => sdcard_xfer_in[4].CLK
clk => sdcard_xfer_in[5].CLK
clk => sdcard_xfer_in[6].CLK
clk => sdcard_xfer_in[7].CLK
clk => sdcard_xfer_in[8].CLK
clk => sdcard_xfer_in[9].CLK
clk => sdcard_xfer_in[10].CLK
clk => sdcard_xfer_in[11].CLK
clk => sdcard_xfer_in[12].CLK
clk => sdcard_xfer_in[13].CLK
clk => sdcard_xfer_in[14].CLK
clk => sdcard_xfer_in[15].CLK
clk => sdcard_xfer_write.CLK
clk => bus_master_control_dati~reg0.CLK
clk => rh70_bus_master_control_dati~reg0.CLK
clk => bus_master_control_dato~reg0.CLK
clk => bus_master_dato[0]~reg0.CLK
clk => bus_master_dato[1]~reg0.CLK
clk => bus_master_dato[2]~reg0.CLK
clk => bus_master_dato[3]~reg0.CLK
clk => bus_master_dato[4]~reg0.CLK
clk => bus_master_dato[5]~reg0.CLK
clk => bus_master_dato[6]~reg0.CLK
clk => bus_master_dato[7]~reg0.CLK
clk => bus_master_dato[8]~reg0.CLK
clk => bus_master_dato[9]~reg0.CLK
clk => bus_master_dato[10]~reg0.CLK
clk => bus_master_dato[11]~reg0.CLK
clk => bus_master_dato[12]~reg0.CLK
clk => bus_master_dato[13]~reg0.CLK
clk => bus_master_dato[14]~reg0.CLK
clk => bus_master_dato[15]~reg0.CLK
clk => bus_master_addr[0]~reg0.CLK
clk => bus_master_addr[1]~reg0.CLK
clk => bus_master_addr[2]~reg0.CLK
clk => bus_master_addr[3]~reg0.CLK
clk => bus_master_addr[4]~reg0.CLK
clk => bus_master_addr[5]~reg0.CLK
clk => bus_master_addr[6]~reg0.CLK
clk => bus_master_addr[7]~reg0.CLK
clk => bus_master_addr[8]~reg0.CLK
clk => bus_master_addr[9]~reg0.CLK
clk => bus_master_addr[10]~reg0.CLK
clk => bus_master_addr[11]~reg0.CLK
clk => bus_master_addr[12]~reg0.CLK
clk => bus_master_addr[13]~reg0.CLK
clk => bus_master_addr[14]~reg0.CLK
clk => bus_master_addr[15]~reg0.CLK
clk => bus_master_addr[16]~reg0.CLK
clk => bus_master_addr[17]~reg0.CLK
clk => rh70_bus_master_control_dato~reg0.CLK
clk => rh70_bus_master_dato[0]~reg0.CLK
clk => rh70_bus_master_dato[1]~reg0.CLK
clk => rh70_bus_master_dato[2]~reg0.CLK
clk => rh70_bus_master_dato[3]~reg0.CLK
clk => rh70_bus_master_dato[4]~reg0.CLK
clk => rh70_bus_master_dato[5]~reg0.CLK
clk => rh70_bus_master_dato[6]~reg0.CLK
clk => rh70_bus_master_dato[7]~reg0.CLK
clk => rh70_bus_master_dato[8]~reg0.CLK
clk => rh70_bus_master_dato[9]~reg0.CLK
clk => rh70_bus_master_dato[10]~reg0.CLK
clk => rh70_bus_master_dato[11]~reg0.CLK
clk => rh70_bus_master_dato[12]~reg0.CLK
clk => rh70_bus_master_dato[13]~reg0.CLK
clk => rh70_bus_master_dato[14]~reg0.CLK
clk => rh70_bus_master_dato[15]~reg0.CLK
clk => rh70_bus_master_addr[0]~reg0.CLK
clk => rh70_bus_master_addr[1]~reg0.CLK
clk => rh70_bus_master_addr[2]~reg0.CLK
clk => rh70_bus_master_addr[3]~reg0.CLK
clk => rh70_bus_master_addr[4]~reg0.CLK
clk => rh70_bus_master_addr[5]~reg0.CLK
clk => rh70_bus_master_addr[6]~reg0.CLK
clk => rh70_bus_master_addr[7]~reg0.CLK
clk => rh70_bus_master_addr[8]~reg0.CLK
clk => rh70_bus_master_addr[9]~reg0.CLK
clk => rh70_bus_master_addr[10]~reg0.CLK
clk => rh70_bus_master_addr[11]~reg0.CLK
clk => rh70_bus_master_addr[12]~reg0.CLK
clk => rh70_bus_master_addr[13]~reg0.CLK
clk => rh70_bus_master_addr[14]~reg0.CLK
clk => rh70_bus_master_addr[15]~reg0.CLK
clk => rh70_bus_master_addr[16]~reg0.CLK
clk => rh70_bus_master_addr[17]~reg0.CLK
clk => rh70_bus_master_addr[18]~reg0.CLK
clk => rh70_bus_master_addr[19]~reg0.CLK
clk => rh70_bus_master_addr[20]~reg0.CLK
clk => rh70_bus_master_addr[21]~reg0.CLK
clk => sdcard_xfer_read.CLK
clk => sdcard_xfer_addr[0].CLK
clk => sdcard_xfer_addr[1].CLK
clk => sdcard_xfer_addr[2].CLK
clk => sdcard_xfer_addr[3].CLK
clk => sdcard_xfer_addr[4].CLK
clk => sdcard_xfer_addr[5].CLK
clk => sdcard_xfer_addr[6].CLK
clk => sdcard_xfer_addr[7].CLK
clk => sectorcounter[0].CLK
clk => sectorcounter[1].CLK
clk => sectorcounter[2].CLK
clk => sectorcounter[3].CLK
clk => sectorcounter[4].CLK
clk => sectorcounter[5].CLK
clk => sectorcounter[6].CLK
clk => sectorcounter[7].CLK
clk => sectorcounter[8].CLK
clk => work_bar[1].CLK
clk => work_bar[2].CLK
clk => work_bar[3].CLK
clk => work_bar[4].CLK
clk => work_bar[5].CLK
clk => work_bar[6].CLK
clk => work_bar[7].CLK
clk => work_bar[8].CLK
clk => work_bar[9].CLK
clk => work_bar[10].CLK
clk => work_bar[11].CLK
clk => work_bar[12].CLK
clk => work_bar[13].CLK
clk => work_bar[14].CLK
clk => work_bar[15].CLK
clk => work_bar[16].CLK
clk => work_bar[17].CLK
clk => work_bar[18].CLK
clk => work_bar[19].CLK
clk => work_bar[20].CLK
clk => work_bar[21].CLK
clk => nxm.CLK
clk => sdcard_write_start.CLK
clk => sdcard_read_ack.CLK
clk => npr~reg0.CLK
clk => busmaster_state~13.DATAIN


|top|unibus:pdp11|rh11:rh0|sdspi:sd1
sdcard_cs <= sdcard_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_mosi <= sdcard_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_sclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => write_done.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_nextstate.OUTPUTSELECT
sdcard_miso => sd_word.DATAA
sdcard_miso => sd_r7.DATAB
sdcard_miso => sd_r3.DATAB
sdcard_miso => sd_r1.DATAB
sdcard_miso => sd_r3.DATAB
sdcard_miso => sd_r7.DATAB
sdcard_miso => sd_dr.DATAB
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sectorindex.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => sd_state.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => counter.OUTPUTSELECT
sdcard_miso => rsector~16.DATAIN
sdcard_miso => rsector.DATAIN8
sdcard_debug[0] <= sdcard_debug[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[1] <= sdcard_debug[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[2] <= sdcard_debug[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_debug[3] <= sdcard_debug[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_addr[0] => sd_cmd.DATAA
sdcard_addr[0] => sd_cmd.DATAB
sdcard_addr[1] => sd_cmd.DATAA
sdcard_addr[1] => sd_cmd.DATAB
sdcard_addr[2] => sd_cmd.DATAA
sdcard_addr[2] => sd_cmd.DATAB
sdcard_addr[3] => sd_cmd.DATAA
sdcard_addr[3] => sd_cmd.DATAB
sdcard_addr[4] => sd_cmd.DATAA
sdcard_addr[4] => sd_cmd.DATAB
sdcard_addr[5] => sd_cmd.DATAA
sdcard_addr[5] => sd_cmd.DATAB
sdcard_addr[6] => sd_cmd.DATAA
sdcard_addr[6] => sd_cmd.DATAB
sdcard_addr[7] => sd_cmd.DATAA
sdcard_addr[7] => sd_cmd.DATAB
sdcard_addr[8] => sd_cmd.DATAA
sdcard_addr[8] => sd_cmd.DATAB
sdcard_addr[9] => sd_cmd.DATAA
sdcard_addr[9] => sd_cmd.DATAB
sdcard_addr[10] => sd_cmd.DATAA
sdcard_addr[10] => sd_cmd.DATAB
sdcard_addr[11] => sd_cmd.DATAA
sdcard_addr[11] => sd_cmd.DATAB
sdcard_addr[12] => sd_cmd.DATAA
sdcard_addr[12] => sd_cmd.DATAB
sdcard_addr[13] => sd_cmd.DATAA
sdcard_addr[13] => sd_cmd.DATAB
sdcard_addr[14] => sd_cmd.DATAA
sdcard_addr[14] => sd_cmd.DATAB
sdcard_addr[15] => sd_cmd.DATAA
sdcard_addr[15] => sd_cmd.DATAB
sdcard_addr[16] => sd_cmd.DATAA
sdcard_addr[16] => sd_cmd.DATAB
sdcard_addr[17] => sd_cmd.DATAA
sdcard_addr[17] => sd_cmd.DATAB
sdcard_addr[18] => sd_cmd.DATAA
sdcard_addr[18] => sd_cmd.DATAB
sdcard_addr[19] => sd_cmd.DATAA
sdcard_addr[19] => sd_cmd.DATAB
sdcard_addr[20] => sd_cmd.DATAA
sdcard_addr[20] => sd_cmd.DATAB
sdcard_addr[21] => sd_cmd.DATAA
sdcard_addr[21] => sd_cmd.DATAB
sdcard_addr[22] => sd_cmd.DATAA
sdcard_addr[22] => sd_cmd.DATAB
sdcard_idle <= sdcard_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_read_start => read_start_filter[0].DATAIN
sdcard_read_ack => read_ack_filter[0].DATAIN
sdcard_read_done <= sdcard_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_write_start => write_start_filter[0].DATAIN
sdcard_write_ack => write_ack_filter[0].DATAIN
sdcard_write_done <= sdcard_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_error <= sdcard_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_addr[0] => wsector~7.DATAIN
sdcard_xfer_addr[0] => rsector.RADDR
sdcard_xfer_addr[0] => wsector.WADDR
sdcard_xfer_addr[1] => wsector~6.DATAIN
sdcard_xfer_addr[1] => rsector.RADDR1
sdcard_xfer_addr[1] => wsector.WADDR1
sdcard_xfer_addr[2] => wsector~5.DATAIN
sdcard_xfer_addr[2] => rsector.RADDR2
sdcard_xfer_addr[2] => wsector.WADDR2
sdcard_xfer_addr[3] => wsector~4.DATAIN
sdcard_xfer_addr[3] => rsector.RADDR3
sdcard_xfer_addr[3] => wsector.WADDR3
sdcard_xfer_addr[4] => wsector~3.DATAIN
sdcard_xfer_addr[4] => rsector.RADDR4
sdcard_xfer_addr[4] => wsector.WADDR4
sdcard_xfer_addr[5] => wsector~2.DATAIN
sdcard_xfer_addr[5] => rsector.RADDR5
sdcard_xfer_addr[5] => wsector.WADDR5
sdcard_xfer_addr[6] => wsector~1.DATAIN
sdcard_xfer_addr[6] => rsector.RADDR6
sdcard_xfer_addr[6] => wsector.WADDR6
sdcard_xfer_addr[7] => wsector~0.DATAIN
sdcard_xfer_addr[7] => rsector.RADDR7
sdcard_xfer_addr[7] => wsector.WADDR7
sdcard_xfer_read => ~NO_FANOUT~
sdcard_xfer_out[0] <= sdcard_xfer_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[1] <= sdcard_xfer_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[2] <= sdcard_xfer_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[3] <= sdcard_xfer_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[4] <= sdcard_xfer_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[5] <= sdcard_xfer_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[6] <= sdcard_xfer_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[7] <= sdcard_xfer_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[8] <= sdcard_xfer_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[9] <= sdcard_xfer_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[10] <= sdcard_xfer_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[11] <= sdcard_xfer_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[12] <= sdcard_xfer_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[13] <= sdcard_xfer_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[14] <= sdcard_xfer_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_out[15] <= sdcard_xfer_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdcard_xfer_write => wsector.DATAB
sdcard_xfer_in[0] => wsector~23.DATAIN
sdcard_xfer_in[0] => wsector.DATAIN
sdcard_xfer_in[1] => wsector~22.DATAIN
sdcard_xfer_in[1] => wsector.DATAIN1
sdcard_xfer_in[2] => wsector~21.DATAIN
sdcard_xfer_in[2] => wsector.DATAIN2
sdcard_xfer_in[3] => wsector~20.DATAIN
sdcard_xfer_in[3] => wsector.DATAIN3
sdcard_xfer_in[4] => wsector~19.DATAIN
sdcard_xfer_in[4] => wsector.DATAIN4
sdcard_xfer_in[5] => wsector~18.DATAIN
sdcard_xfer_in[5] => wsector.DATAIN5
sdcard_xfer_in[6] => wsector~17.DATAIN
sdcard_xfer_in[6] => wsector.DATAIN6
sdcard_xfer_in[7] => wsector~16.DATAIN
sdcard_xfer_in[7] => wsector.DATAIN7
sdcard_xfer_in[8] => wsector~15.DATAIN
sdcard_xfer_in[8] => wsector.DATAIN8
sdcard_xfer_in[9] => wsector~14.DATAIN
sdcard_xfer_in[9] => wsector.DATAIN9
sdcard_xfer_in[10] => wsector~13.DATAIN
sdcard_xfer_in[10] => wsector.DATAIN10
sdcard_xfer_in[11] => wsector~12.DATAIN
sdcard_xfer_in[11] => wsector.DATAIN11
sdcard_xfer_in[12] => wsector~11.DATAIN
sdcard_xfer_in[12] => wsector.DATAIN12
sdcard_xfer_in[13] => wsector~10.DATAIN
sdcard_xfer_in[13] => wsector.DATAIN13
sdcard_xfer_in[14] => wsector~9.DATAIN
sdcard_xfer_in[14] => wsector.DATAIN14
sdcard_xfer_in[15] => wsector~8.DATAIN
sdcard_xfer_in[15] => wsector.DATAIN15
enable => wsector.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_state.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => sd_nextstate.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => cardtype.OUTPUTSELECT
enable => rsector.OUTPUTSELECT
enable => sectorindex[6].ENA
enable => sdcard_error~reg0.ENA
enable => sectorindex[5].ENA
enable => sectorindex[4].ENA
enable => sectorindex[3].ENA
enable => sectorindex[2].ENA
enable => sectorindex[1].ENA
enable => sectorindex[0].ENA
enable => sd_word[15].ENA
enable => sd_word[14].ENA
enable => sd_word[13].ENA
enable => sd_word[12].ENA
enable => sd_word[11].ENA
enable => sd_word[10].ENA
enable => sd_word[9].ENA
enable => sd_word[8].ENA
enable => sd_word[7].ENA
enable => sd_word[6].ENA
enable => sd_word[5].ENA
enable => sd_word[4].ENA
enable => sd_word[3].ENA
enable => sd_word[2].ENA
enable => sd_word[1].ENA
enable => sd_word[0].ENA
enable => sd_dr[3].ENA
enable => clk.ENA
enable => sd_dr[2].ENA
enable => sd_dr[1].ENA
enable => sd_dr[0].ENA
enable => sectorindex[7].ENA
enable => write_done.ENA
enable => sd_cmd[0].ENA
enable => sd_cmd[1].ENA
enable => sd_cmd[2].ENA
enable => sd_cmd[3].ENA
enable => sd_cmd[4].ENA
enable => sd_cmd[5].ENA
enable => sd_cmd[6].ENA
enable => sd_cmd[7].ENA
enable => sd_cmd[8].ENA
enable => sd_cmd[9].ENA
enable => sd_cmd[10].ENA
enable => sd_cmd[11].ENA
enable => sd_cmd[12].ENA
enable => sd_cmd[13].ENA
enable => sd_cmd[14].ENA
enable => sd_cmd[15].ENA
enable => sd_cmd[16].ENA
enable => sd_cmd[17].ENA
enable => sd_cmd[18].ENA
enable => sd_cmd[19].ENA
enable => sd_cmd[20].ENA
enable => sd_cmd[21].ENA
enable => sd_cmd[22].ENA
enable => sd_cmd[23].ENA
enable => sd_cmd[24].ENA
enable => sd_cmd[25].ENA
enable => sd_cmd[26].ENA
enable => sd_cmd[27].ENA
enable => sd_cmd[28].ENA
enable => sd_cmd[29].ENA
enable => sd_cmd[30].ENA
enable => sd_cmd[31].ENA
enable => sd_cmd[32].ENA
enable => sd_cmd[33].ENA
enable => sd_cmd[34].ENA
enable => sd_cmd[35].ENA
enable => sd_cmd[36].ENA
enable => sd_cmd[37].ENA
enable => sd_cmd[38].ENA
enable => sd_cmd[39].ENA
enable => sd_cmd[40].ENA
enable => sd_cmd[41].ENA
enable => sd_cmd[42].ENA
enable => sd_cmd[43].ENA
enable => sd_cmd[44].ENA
enable => sd_cmd[45].ENA
enable => sd_cmd[46].ENA
enable => sd_cmd[47].ENA
enable => notnow.ENA
enable => sdhc.ENA
enable => sd_r7[0].ENA
enable => sd_r7[1].ENA
enable => sd_r7[2].ENA
enable => sd_r7[3].ENA
enable => sd_r7[4].ENA
enable => sd_r7[5].ENA
enable => sd_r7[6].ENA
enable => sd_r7[7].ENA
enable => sd_r7[8].ENA
enable => sd_r7[9].ENA
enable => sd_r7[10].ENA
enable => sd_r7[11].ENA
enable => sd_r3[0].ENA
enable => sd_r3[1].ENA
enable => sd_r3[2].ENA
enable => sd_r3[3].ENA
enable => sd_r3[4].ENA
enable => sd_r3[5].ENA
enable => sd_r3[6].ENA
enable => sd_r3[7].ENA
enable => sd_r3[8].ENA
enable => sd_r3[9].ENA
enable => sd_r3[10].ENA
enable => sd_r3[11].ENA
enable => sd_r3[12].ENA
enable => sd_r3[13].ENA
enable => sd_r3[14].ENA
enable => sd_r3[15].ENA
enable => sd_r3[16].ENA
enable => sd_r3[17].ENA
enable => sd_r3[18].ENA
enable => sd_r3[19].ENA
enable => sd_r3[20].ENA
enable => sd_r3[21].ENA
enable => sd_r3[22].ENA
enable => sd_r3[23].ENA
enable => sd_r3[24].ENA
enable => sd_r3[25].ENA
enable => sd_r3[26].ENA
enable => sd_r3[27].ENA
enable => sd_r3[28].ENA
enable => sd_r3[29].ENA
enable => sd_r3[30].ENA
enable => sd_r1[0].ENA
enable => sd_r1[1].ENA
enable => sd_r1[2].ENA
enable => sd_r1[3].ENA
enable => sd_r1[4].ENA
enable => sd_r1[5].ENA
enable => sd_r1[6].ENA
enable => sdcard_mosi~reg0.ENA
enable => do_readr7.ENA
enable => do_readr3.ENA
enable => card_error.ENA
enable => sdcard_debug[0]~reg0.ENA
enable => sdcard_debug[1]~reg0.ENA
enable => sdcard_debug[2]~reg0.ENA
enable => sdcard_debug[3]~reg0.ENA
enable => read_done.ENA
enable => idle.ENA
enable => sdcard_cs~reg0.ENA
enable => need_400khz.ENA
enable => counter[0].ENA
enable => counter[1].ENA
enable => counter[2].ENA
enable => counter[3].ENA
enable => counter[4].ENA
enable => counter[5].ENA
enable => counter[6].ENA
enable => counter[7].ENA
enable => counter[8].ENA
enable => counter[9].ENA
enable => clkcounter[0].ENA
enable => clkcounter[1].ENA
enable => clkcounter[2].ENA
enable => clkcounter[3].ENA
enable => clkcounter[4].ENA
enable => clkcounter[5].ENA
enable => clkcounter[6].ENA
enable => sdcard_write_done~reg0.ENA
enable => write_ack.ENA
enable => write_start.ENA
enable => sdcard_read_done~reg0.ENA
enable => read_ack.ENA
enable => read_start.ENA
enable => sdcard_idle~reg0.ENA
enable => card_error_filter[0].ENA
enable => card_error_filter[1].ENA
enable => card_error_filter[2].ENA
enable => card_error_filter[3].ENA
enable => write_done_filter[0].ENA
enable => write_done_filter[1].ENA
enable => write_done_filter[2].ENA
enable => write_done_filter[3].ENA
enable => write_ack_filter[0].ENA
enable => write_ack_filter[1].ENA
enable => write_ack_filter[2].ENA
enable => write_ack_filter[3].ENA
enable => write_start_filter[0].ENA
enable => write_start_filter[1].ENA
enable => write_start_filter[2].ENA
enable => write_start_filter[3].ENA
enable => read_done_filter[0].ENA
enable => read_done_filter[1].ENA
enable => read_done_filter[2].ENA
enable => read_done_filter[3].ENA
enable => read_ack_filter[0].ENA
enable => read_ack_filter[1].ENA
enable => read_ack_filter[2].ENA
enable => read_ack_filter[3].ENA
enable => read_start_filter[0].ENA
enable => read_start_filter[1].ENA
enable => read_start_filter[2].ENA
enable => read_start_filter[3].ENA
enable => idle_filter[0].ENA
enable => idle_filter[1].ENA
enable => idle_filter[2].ENA
enable => idle_filter[3].ENA
enable => sdcard_xfer_out[0]~reg0.ENA
enable => sdcard_xfer_out[1]~reg0.ENA
enable => sdcard_xfer_out[2]~reg0.ENA
enable => sdcard_xfer_out[3]~reg0.ENA
enable => sdcard_xfer_out[4]~reg0.ENA
enable => sdcard_xfer_out[5]~reg0.ENA
enable => sdcard_xfer_out[6]~reg0.ENA
enable => sdcard_xfer_out[7]~reg0.ENA
enable => sdcard_xfer_out[8]~reg0.ENA
enable => sdcard_xfer_out[9]~reg0.ENA
enable => sdcard_xfer_out[10]~reg0.ENA
enable => sdcard_xfer_out[11]~reg0.ENA
enable => sdcard_xfer_out[12]~reg0.ENA
enable => sdcard_xfer_out[13]~reg0.ENA
enable => sdcard_xfer_out[14]~reg0.ENA
enable => sdcard_xfer_out[15]~reg0.ENA
controller_clk => wsector~24.CLK
controller_clk => wsector~0.CLK
controller_clk => wsector~1.CLK
controller_clk => wsector~2.CLK
controller_clk => wsector~3.CLK
controller_clk => wsector~4.CLK
controller_clk => wsector~5.CLK
controller_clk => wsector~6.CLK
controller_clk => wsector~7.CLK
controller_clk => wsector~8.CLK
controller_clk => wsector~9.CLK
controller_clk => wsector~10.CLK
controller_clk => wsector~11.CLK
controller_clk => wsector~12.CLK
controller_clk => wsector~13.CLK
controller_clk => wsector~14.CLK
controller_clk => wsector~15.CLK
controller_clk => wsector~16.CLK
controller_clk => wsector~17.CLK
controller_clk => wsector~18.CLK
controller_clk => wsector~19.CLK
controller_clk => wsector~20.CLK
controller_clk => wsector~21.CLK
controller_clk => wsector~22.CLK
controller_clk => wsector~23.CLK
controller_clk => sdcard_error~reg0.CLK
controller_clk => sdcard_write_done~reg0.CLK
controller_clk => write_ack.CLK
controller_clk => write_start.CLK
controller_clk => sdcard_read_done~reg0.CLK
controller_clk => read_ack.CLK
controller_clk => read_start.CLK
controller_clk => sdcard_idle~reg0.CLK
controller_clk => card_error_filter[0].CLK
controller_clk => card_error_filter[1].CLK
controller_clk => card_error_filter[2].CLK
controller_clk => card_error_filter[3].CLK
controller_clk => write_done_filter[0].CLK
controller_clk => write_done_filter[1].CLK
controller_clk => write_done_filter[2].CLK
controller_clk => write_done_filter[3].CLK
controller_clk => write_ack_filter[0].CLK
controller_clk => write_ack_filter[1].CLK
controller_clk => write_ack_filter[2].CLK
controller_clk => write_ack_filter[3].CLK
controller_clk => write_start_filter[0].CLK
controller_clk => write_start_filter[1].CLK
controller_clk => write_start_filter[2].CLK
controller_clk => write_start_filter[3].CLK
controller_clk => read_done_filter[0].CLK
controller_clk => read_done_filter[1].CLK
controller_clk => read_done_filter[2].CLK
controller_clk => read_done_filter[3].CLK
controller_clk => read_ack_filter[0].CLK
controller_clk => read_ack_filter[1].CLK
controller_clk => read_ack_filter[2].CLK
controller_clk => read_ack_filter[3].CLK
controller_clk => read_start_filter[0].CLK
controller_clk => read_start_filter[1].CLK
controller_clk => read_start_filter[2].CLK
controller_clk => read_start_filter[3].CLK
controller_clk => idle_filter[0].CLK
controller_clk => idle_filter[1].CLK
controller_clk => idle_filter[2].CLK
controller_clk => idle_filter[3].CLK
controller_clk => sdcard_xfer_out[0]~reg0.CLK
controller_clk => sdcard_xfer_out[1]~reg0.CLK
controller_clk => sdcard_xfer_out[2]~reg0.CLK
controller_clk => sdcard_xfer_out[3]~reg0.CLK
controller_clk => sdcard_xfer_out[4]~reg0.CLK
controller_clk => sdcard_xfer_out[5]~reg0.CLK
controller_clk => sdcard_xfer_out[6]~reg0.CLK
controller_clk => sdcard_xfer_out[7]~reg0.CLK
controller_clk => sdcard_xfer_out[8]~reg0.CLK
controller_clk => sdcard_xfer_out[9]~reg0.CLK
controller_clk => sdcard_xfer_out[10]~reg0.CLK
controller_clk => sdcard_xfer_out[11]~reg0.CLK
controller_clk => sdcard_xfer_out[12]~reg0.CLK
controller_clk => sdcard_xfer_out[13]~reg0.CLK
controller_clk => sdcard_xfer_out[14]~reg0.CLK
controller_clk => sdcard_xfer_out[15]~reg0.CLK
controller_clk => wsector.CLK0
reset => sdcard_idle.OUTPUTSELECT
reset => read_start.OUTPUTSELECT
reset => read_ack.OUTPUTSELECT
reset => sdcard_read_done.OUTPUTSELECT
reset => write_start.OUTPUTSELECT
reset => write_ack.OUTPUTSELECT
reset => sdcard_write_done.OUTPUTSELECT
reset => sdcard_error.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_state.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => sd_nextstate.OUTPUTSELECT
reset => need_400khz.OUTPUTSELECT
reset => sdcard_cs.OUTPUTSELECT
reset => idle.OUTPUTSELECT
reset => read_done.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => sdcard_debug.OUTPUTSELECT
reset => card_error.OUTPUTSELECT
reset => do_readr3.OUTPUTSELECT
reset => do_readr7.OUTPUTSELECT
reset => sdcard_mosi.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => cardtype.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r1.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r3.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sd_r7.OUTPUTSELECT
reset => sdhc.OUTPUTSELECT
reset => notnow.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => sd_cmd.OUTPUTSELECT
reset => write_done.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sectorindex.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_word.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => sd_dr.OUTPUTSELECT
reset => rsector.OUTPUTSELECT
clk50mhz => clk.CLK
clk50mhz => clkcounter[0].CLK
clk50mhz => clkcounter[1].CLK
clk50mhz => clkcounter[2].CLK
clk50mhz => clkcounter[3].CLK
clk50mhz => clkcounter[4].CLK
clk50mhz => clkcounter[5].CLK
clk50mhz => clkcounter[6].CLK


|top|unibus:pdp11|xu:xu0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal1.IN14
base_addr[4] => Equal1.IN13
base_addr[5] => Equal1.IN12
base_addr[6] => Equal1.IN11
base_addr[7] => Equal1.IN10
base_addr[8] => Equal1.IN9
base_addr[9] => Equal1.IN8
base_addr[10] => Equal1.IN7
base_addr[11] => Equal1.IN6
base_addr[12] => Equal1.IN5
base_addr[13] => Equal1.IN4
base_addr[14] => Equal1.IN3
base_addr[15] => Equal1.IN2
base_addr[16] => Equal1.IN1
base_addr[17] => Equal1.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npr <= xubm:xubm0.npr
npg => xubm:xubm0.npg
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN2
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN2
bus_addr[1] => Mux3.IN2
bus_addr[1] => Mux4.IN2
bus_addr[1] => Mux5.IN2
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN2
bus_addr[1] => Mux8.IN2
bus_addr[1] => Mux9.IN3
bus_addr[1] => Mux10.IN4
bus_addr[1] => Mux11.IN4
bus_addr[1] => Mux12.IN2
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN2
bus_addr[1] => Mux16.IN2
bus_addr[1] => Mux17.IN5
bus_addr[1] => Mux18.IN2
bus_addr[1] => Mux19.IN2
bus_addr[1] => Mux20.IN2
bus_addr[1] => Mux21.IN2
bus_addr[1] => Mux22.IN2
bus_addr[1] => Mux23.IN2
bus_addr[1] => Mux24.IN2
bus_addr[1] => Mux25.IN1
bus_addr[1] => Mux26.IN1
bus_addr[1] => Mux27.IN1
bus_addr[1] => Mux28.IN1
bus_addr[1] => Mux29.IN1
bus_addr[1] => Mux30.IN1
bus_addr[1] => Mux31.IN1
bus_addr[1] => Mux32.IN1
bus_addr[1] => Mux33.IN1
bus_addr[1] => Mux34.IN5
bus_addr[1] => Mux35.IN2
bus_addr[1] => Mux36.IN2
bus_addr[1] => Mux37.IN2
bus_addr[1] => Mux38.IN2
bus_addr[1] => Mux39.IN5
bus_addr[1] => Mux40.IN2
bus_addr[1] => Mux41.IN2
bus_addr[1] => Mux42.IN1
bus_addr[1] => Mux43.IN1
bus_addr[1] => Mux44.IN1
bus_addr[1] => Mux45.IN1
bus_addr[1] => Mux46.IN1
bus_addr[1] => Mux47.IN1
bus_addr[1] => Mux48.IN1
bus_addr[1] => Mux49.IN1
bus_addr[2] => Mux0.IN1
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN1
bus_addr[2] => Mux3.IN1
bus_addr[2] => Mux4.IN1
bus_addr[2] => Mux5.IN1
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN1
bus_addr[2] => Mux8.IN1
bus_addr[2] => Mux9.IN2
bus_addr[2] => Mux10.IN3
bus_addr[2] => Mux11.IN3
bus_addr[2] => Mux12.IN1
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN1
bus_addr[2] => Mux16.IN1
bus_addr[2] => Mux17.IN4
bus_addr[2] => Mux18.IN1
bus_addr[2] => Mux19.IN1
bus_addr[2] => Mux20.IN1
bus_addr[2] => Mux21.IN1
bus_addr[2] => Mux22.IN1
bus_addr[2] => Mux23.IN1
bus_addr[2] => Mux24.IN1
bus_addr[2] => Mux25.IN0
bus_addr[2] => Mux26.IN0
bus_addr[2] => Mux27.IN0
bus_addr[2] => Mux28.IN0
bus_addr[2] => Mux29.IN0
bus_addr[2] => Mux30.IN0
bus_addr[2] => Mux31.IN0
bus_addr[2] => Mux32.IN0
bus_addr[2] => Mux33.IN0
bus_addr[2] => Mux34.IN4
bus_addr[2] => Mux35.IN1
bus_addr[2] => Mux36.IN1
bus_addr[2] => Mux37.IN1
bus_addr[2] => Mux38.IN1
bus_addr[2] => Mux39.IN4
bus_addr[2] => Mux40.IN1
bus_addr[2] => Mux41.IN1
bus_addr[2] => Mux42.IN0
bus_addr[2] => Mux43.IN0
bus_addr[2] => Mux44.IN0
bus_addr[2] => Mux45.IN0
bus_addr[2] => Mux46.IN0
bus_addr[2] => Mux47.IN0
bus_addr[2] => Mux48.IN0
bus_addr[2] => Mux49.IN0
bus_addr[3] => Equal1.IN29
bus_addr[4] => Equal1.IN28
bus_addr[5] => Equal1.IN27
bus_addr[6] => Equal1.IN26
bus_addr[7] => Equal1.IN25
bus_addr[8] => Equal1.IN24
bus_addr[9] => Equal1.IN23
bus_addr[10] => Equal1.IN22
bus_addr[11] => Equal1.IN21
bus_addr[12] => Equal1.IN20
bus_addr[13] => Equal1.IN19
bus_addr[14] => Equal1.IN18
bus_addr[15] => Equal1.IN17
bus_addr[16] => Equal1.IN16
bus_addr[17] => Equal1.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => pcsr0_port_command.DATAA
bus_dato[0] => Mux33.IN2
bus_dato[1] => pcsr0_port_command.DATAA
bus_dato[1] => Mux31.IN2
bus_dato[1] => Mux32.IN2
bus_dato[2] => pcsr0_port_command.DATAA
bus_dato[2] => Mux30.IN2
bus_dato[3] => pcsr0_port_command.DATAA
bus_dato[3] => Mux29.IN2
bus_dato[4] => Mux28.IN2
bus_dato[5] => pcsr0_rset.OUTPUTSELECT
bus_dato[5] => Mux27.IN2
bus_dato[6] => process_0.IN1
bus_dato[6] => pcsr0_inte.DATAB
bus_dato[6] => Mux26.IN2
bus_dato[7] => Mux25.IN2
bus_dato[8] => pcsr0_usci.OUTPUTSELECT
bus_dato[8] => Mux49.IN2
bus_dato[9] => Mux48.IN2
bus_dato[10] => pcsr0_rcbi.OUTPUTSELECT
bus_dato[10] => Mux47.IN2
bus_dato[11] => pcsr0_dni.OUTPUTSELECT
bus_dato[11] => Mux46.IN2
bus_dato[12] => pcsr0_txi.OUTPUTSELECT
bus_dato[12] => Mux45.IN2
bus_dato[13] => pcsr0_rxi.OUTPUTSELECT
bus_dato[13] => Mux44.IN2
bus_dato[14] => pcsr0_pcei.OUTPUTSELECT
bus_dato[14] => Mux43.IN2
bus_dato[15] => pcsr0_seri.OUTPUTSELECT
bus_dato[15] => Mux42.IN2
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_master_addr[0] <= xubm:xubm0.bus_master_addr[0]
bus_master_addr[1] <= xubm:xubm0.bus_master_addr[1]
bus_master_addr[2] <= xubm:xubm0.bus_master_addr[2]
bus_master_addr[3] <= xubm:xubm0.bus_master_addr[3]
bus_master_addr[4] <= xubm:xubm0.bus_master_addr[4]
bus_master_addr[5] <= xubm:xubm0.bus_master_addr[5]
bus_master_addr[6] <= xubm:xubm0.bus_master_addr[6]
bus_master_addr[7] <= xubm:xubm0.bus_master_addr[7]
bus_master_addr[8] <= xubm:xubm0.bus_master_addr[8]
bus_master_addr[9] <= xubm:xubm0.bus_master_addr[9]
bus_master_addr[10] <= xubm:xubm0.bus_master_addr[10]
bus_master_addr[11] <= xubm:xubm0.bus_master_addr[11]
bus_master_addr[12] <= xubm:xubm0.bus_master_addr[12]
bus_master_addr[13] <= xubm:xubm0.bus_master_addr[13]
bus_master_addr[14] <= xubm:xubm0.bus_master_addr[14]
bus_master_addr[15] <= xubm:xubm0.bus_master_addr[15]
bus_master_addr[16] <= xubm:xubm0.bus_master_addr[16]
bus_master_addr[17] <= xubm:xubm0.bus_master_addr[17]
bus_master_dati[0] => xubm:xubm0.bus_master_dati[0]
bus_master_dati[1] => xubm:xubm0.bus_master_dati[1]
bus_master_dati[2] => xubm:xubm0.bus_master_dati[2]
bus_master_dati[3] => xubm:xubm0.bus_master_dati[3]
bus_master_dati[4] => xubm:xubm0.bus_master_dati[4]
bus_master_dati[5] => xubm:xubm0.bus_master_dati[5]
bus_master_dati[6] => xubm:xubm0.bus_master_dati[6]
bus_master_dati[7] => xubm:xubm0.bus_master_dati[7]
bus_master_dati[8] => xubm:xubm0.bus_master_dati[8]
bus_master_dati[9] => xubm:xubm0.bus_master_dati[9]
bus_master_dati[10] => xubm:xubm0.bus_master_dati[10]
bus_master_dati[11] => xubm:xubm0.bus_master_dati[11]
bus_master_dati[12] => xubm:xubm0.bus_master_dati[12]
bus_master_dati[13] => xubm:xubm0.bus_master_dati[13]
bus_master_dati[14] => xubm:xubm0.bus_master_dati[14]
bus_master_dati[15] => xubm:xubm0.bus_master_dati[15]
bus_master_dato[0] <= xubm:xubm0.bus_master_dato[0]
bus_master_dato[1] <= xubm:xubm0.bus_master_dato[1]
bus_master_dato[2] <= xubm:xubm0.bus_master_dato[2]
bus_master_dato[3] <= xubm:xubm0.bus_master_dato[3]
bus_master_dato[4] <= xubm:xubm0.bus_master_dato[4]
bus_master_dato[5] <= xubm:xubm0.bus_master_dato[5]
bus_master_dato[6] <= xubm:xubm0.bus_master_dato[6]
bus_master_dato[7] <= xubm:xubm0.bus_master_dato[7]
bus_master_dato[8] <= xubm:xubm0.bus_master_dato[8]
bus_master_dato[9] <= xubm:xubm0.bus_master_dato[9]
bus_master_dato[10] <= xubm:xubm0.bus_master_dato[10]
bus_master_dato[11] <= xubm:xubm0.bus_master_dato[11]
bus_master_dato[12] <= xubm:xubm0.bus_master_dato[12]
bus_master_dato[13] <= xubm:xubm0.bus_master_dato[13]
bus_master_dato[14] <= xubm:xubm0.bus_master_dato[14]
bus_master_dato[15] <= xubm:xubm0.bus_master_dato[15]
bus_master_control_dati <= xubm:xubm0.bus_master_control_dati
bus_master_control_dato <= xubm:xubm0.bus_master_control_dato
bus_master_nxm => xubm:xubm0.bus_master_nxm
xu_cs <= xubl:xubl0.xu_cs
xu_mosi <= xubl:xubl0.xu_mosi
xu_sclk <= xubl:xubl0.xu_sclk
xu_miso => xubl:xubl0.xu_miso
have_xu => xureset.OUTPUTSELECT
have_xu => base_addr_match.IN1
have_xu => local_addr_match.IN1
have_xu => br.OUTPUTSELECT
have_xu => interrupt_state.OUTPUTSELECT
have_xu => interrupt_state.OUTPUTSELECT
have_xu => interrupt_state.OUTPUTSELECT
have_xu => interrupt_trigger.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => int_vector.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => bus_dati.OUTPUTSELECT
have_xu => pcsr0_rset.OUTPUTSELECT
have_xu => pcsr0_inte.OUTPUTSELECT
have_xu => pcsr0_port_command.OUTPUTSELECT
have_xu => pcsr0_port_command.OUTPUTSELECT
have_xu => pcsr0_port_command.OUTPUTSELECT
have_xu => pcsr0_port_command.OUTPUTSELECT
have_xu => pcsr0_dni.OUTPUTSELECT
have_xu => pcsr0_pcmw.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr2_pcbb.OUTPUTSELECT
have_xu => pcsr3_pcbb.OUTPUTSELECT
have_xu => pcsr3_pcbb.OUTPUTSELECT
have_xu => pcsr0_seri.OUTPUTSELECT
have_xu => pcsr0_pcei.OUTPUTSELECT
have_xu => pcsr0_rxi.OUTPUTSELECT
have_xu => pcsr0_txi.OUTPUTSELECT
have_xu => pcsr0_rcbi.OUTPUTSELECT
have_xu => pcsr0_usci.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => xu_dati.OUTPUTSELECT
have_xu => pcsr1_state.OUTPUTSELECT
have_xu => pcsr1_state.OUTPUTSELECT
have_xu => pcsr1_state.OUTPUTSELECT
have_xu => pcsr1_state.OUTPUTSELECT
have_xu => interrupt_trigger.OUTPUTSELECT
have_xu_debug => ~NO_FANOUT~
tx <= kl11:kl0.tx
ifetch <= cpu:cpu0.ifetch
iwait <= cpu:cpu0.iwait
cpuclk => cpu:cpu0.clk
cpuclk => xubl:xubl0.xublclk
cpuclk => xubm:xubm0.xubmclk
nclk => mmu:mmu0.clk
nclk => xu_dati[0].CLK
nclk => xu_dati[1].CLK
nclk => xu_dati[2].CLK
nclk => xu_dati[3].CLK
nclk => xu_dati[4].CLK
nclk => xu_dati[5].CLK
nclk => xu_dati[6].CLK
nclk => xu_dati[7].CLK
nclk => xu_dati[8].CLK
nclk => xu_dati[9].CLK
nclk => xu_dati[10].CLK
nclk => xu_dati[11].CLK
nclk => xu_dati[12].CLK
nclk => xu_dati[13].CLK
nclk => xu_dati[14].CLK
nclk => xu_dati[15].CLK
nclk => bus_dati[0]~reg0.CLK
nclk => bus_dati[1]~reg0.CLK
nclk => bus_dati[2]~reg0.CLK
nclk => bus_dati[3]~reg0.CLK
nclk => bus_dati[4]~reg0.CLK
nclk => bus_dati[5]~reg0.CLK
nclk => bus_dati[6]~reg0.CLK
nclk => bus_dati[7]~reg0.CLK
nclk => bus_dati[8]~reg0.CLK
nclk => bus_dati[9]~reg0.CLK
nclk => bus_dati[10]~reg0.CLK
nclk => bus_dati[11]~reg0.CLK
nclk => bus_dati[12]~reg0.CLK
nclk => bus_dati[13]~reg0.CLK
nclk => bus_dati[14]~reg0.CLK
nclk => bus_dati[15]~reg0.CLK
nclk => int_vector[0]~reg0.CLK
nclk => int_vector[1]~reg0.CLK
nclk => int_vector[2]~reg0.CLK
nclk => int_vector[3]~reg0.CLK
nclk => int_vector[4]~reg0.CLK
nclk => int_vector[5]~reg0.CLK
nclk => int_vector[6]~reg0.CLK
nclk => int_vector[7]~reg0.CLK
nclk => int_vector[8]~reg0.CLK
nclk => pcsr3_pcbb[16].CLK
nclk => pcsr3_pcbb[17].CLK
nclk => pcsr2_pcbb[1].CLK
nclk => pcsr2_pcbb[2].CLK
nclk => pcsr2_pcbb[3].CLK
nclk => pcsr2_pcbb[4].CLK
nclk => pcsr2_pcbb[5].CLK
nclk => pcsr2_pcbb[6].CLK
nclk => pcsr2_pcbb[7].CLK
nclk => pcsr2_pcbb[8].CLK
nclk => pcsr2_pcbb[9].CLK
nclk => pcsr2_pcbb[10].CLK
nclk => pcsr2_pcbb[11].CLK
nclk => pcsr2_pcbb[12].CLK
nclk => pcsr2_pcbb[13].CLK
nclk => pcsr2_pcbb[14].CLK
nclk => pcsr2_pcbb[15].CLK
nclk => pcsr1_state[0].CLK
nclk => pcsr1_state[1].CLK
nclk => pcsr1_state[2].CLK
nclk => pcsr1_state[3].CLK
nclk => pcsr1_pcto.CLK
nclk => pcsr1_self_test[8].CLK
nclk => pcsr1_self_test[9].CLK
nclk => pcsr1_self_test[10].CLK
nclk => pcsr1_self_test[11].CLK
nclk => pcsr1_self_test[12].CLK
nclk => pcsr1_self_test[13].CLK
nclk => pcsr1_icab.CLK
nclk => pcsr1_xpwr.CLK
nclk => pcsr0_port_command[0].CLK
nclk => pcsr0_port_command[1].CLK
nclk => pcsr0_port_command[2].CLK
nclk => pcsr0_port_command[3].CLK
nclk => pcsr0_pcmw.CLK
nclk => pcsr0_rset.CLK
nclk => pcsr0_inte.CLK
nclk => pcsr0_usci.CLK
nclk => pcsr0_rcbi.CLK
nclk => pcsr0_dni.CLK
nclk => pcsr0_txi.CLK
nclk => pcsr0_rxi.CLK
nclk => pcsr0_pcei.CLK
nclk => pcsr0_seri.CLK
nclk => interrupt_trigger.CLK
nclk => br~reg0.CLK
nclk => cr:cr0.clk
nclk => kl11:kl0.clk
nclk => kw11l:kw0.clk
nclk => xubr:xubr0.clk
nclk => xubl:xubl0.clk
nclk => xubm:xubm0.clk
nclk => interrupt_state~4.DATAIN
clk50mhz => kl11:kl0.clk50mhz
clk50mhz => kw11l:kw0.clk50mhz
reset => xureset.DATAB
reset => br.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => pcsr0_seri.OUTPUTSELECT
reset => pcsr0_pcei.OUTPUTSELECT
reset => pcsr0_rxi.OUTPUTSELECT
reset => pcsr0_txi.OUTPUTSELECT
reset => pcsr0_dni.OUTPUTSELECT
reset => pcsr0_rcbi.OUTPUTSELECT
reset => pcsr0_usci.OUTPUTSELECT
reset => pcsr0_inte.OUTPUTSELECT
reset => pcsr0_rset.OUTPUTSELECT
reset => pcsr0_pcmw.OUTPUTSELECT
reset => pcsr0_port_command.OUTPUTSELECT
reset => pcsr0_port_command.OUTPUTSELECT
reset => pcsr0_port_command.OUTPUTSELECT
reset => pcsr0_port_command.OUTPUTSELECT
reset => pcsr1_state.OUTPUTSELECT
reset => pcsr1_state.OUTPUTSELECT
reset => pcsr1_state.OUTPUTSELECT
reset => pcsr1_state.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr2_pcbb.OUTPUTSELECT
reset => pcsr3_pcbb.OUTPUTSELECT
reset => pcsr3_pcbb.OUTPUTSELECT
reset => interrupt_trigger.OUTPUTSELECT
reset => xu_dati[5].ENA
reset => xu_dati[4].ENA
reset => xu_dati[3].ENA
reset => xu_dati[2].ENA
reset => xu_dati[1].ENA
reset => xu_dati[0].ENA
reset => xu_dati[6].ENA
reset => xu_dati[7].ENA
reset => xu_dati[8].ENA
reset => xu_dati[9].ENA
reset => xu_dati[10].ENA
reset => xu_dati[11].ENA
reset => xu_dati[12].ENA
reset => xu_dati[13].ENA
reset => xu_dati[14].ENA
reset => xu_dati[15].ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
reset => pcsr1_pcto.ENA
reset => pcsr1_self_test[8].ENA
reset => pcsr1_self_test[9].ENA
reset => pcsr1_self_test[10].ENA
reset => pcsr1_self_test[11].ENA
reset => pcsr1_self_test[12].ENA
reset => pcsr1_self_test[13].ENA
reset => pcsr1_icab.ENA
reset => pcsr1_xpwr.ENA


|top|unibus:pdp11|xu:xu0|cpu:cpu0
addr_v[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
addr_v[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
addr_v[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
addr_v[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
addr_v[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
addr_v[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
addr_v[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
addr_v[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
addr_v[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
addr_v[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
addr_v[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
addr_v[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
addr_v[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
addr_v[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
addr_v[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
addr_v[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => Equal42.IN5
datain[0] => fbus_raddr.DATAA
datain[0] => rbus_ix.DATAA
datain[0] => fbus_raddr.DATAA
datain[0] => rbus_ix.DATAA
datain[0] => rbus_ix.DATAB
datain[0] => Mux62.IN4
datain[0] => Mux62.IN5
datain[0] => Mux62.IN6
datain[0] => Mux62.IN7
datain[0] => Mux62.IN8
datain[0] => Mux62.IN9
datain[0] => Mux62.IN10
datain[0] => Equal53.IN15
datain[0] => Equal77.IN15
datain[0] => Equal79.IN15
datain[0] => Equal80.IN15
datain[0] => Equal81.IN15
datain[0] => Equal82.IN15
datain[0] => Equal83.IN15
datain[0] => Equal84.IN15
datain[0] => psw.DATAB
datain[0] => psw.IN1
datain[0] => Add11.IN15
datain[0] => Add12.IN15
datain[0] => Mux88.IN68
datain[0] => Mux89.IN68
datain[0] => Mux90.IN68
datain[0] => Mux91.IN68
datain[0] => Mux92.IN69
datain[0] => Mux93.IN69
datain[0] => Mux94.IN7
datain[0] => Mux95.IN7
datain[0] => Mux96.IN69
datain[0] => Mux97.IN69
datain[0] => Mux98.IN69
datain[0] => Mux99.IN69
datain[0] => cons_shfr.DATAA
datain[0] => psw_delayedupdate.DATAB
datain[0] => psw.DATAA
datain[0] => falu_input.DATAB
datain[0] => falu_input.DATAA
datain[0] => falus_input.DATAB
datain[0] => falu_input.DATAA
datain[0] => r7.DATAA
datain[0] => rbus_d.DATAB
datain[0] => Add20.IN16
datain[0] => Add21.IN16
datain[0] => Selector288.IN10
datain[0] => Selector306.IN24
datain[0] => ir.DATAB
datain[0] => Selector322.IN1
datain[0] => Selector355.IN26
datain[0] => Selector429.IN2
datain[0] => Selector450.IN8
datain[0] => Selector482.IN6
datain[0] => Selector490.IN7
datain[0] => Selector498.IN6
datain[0] => Selector514.IN6
datain[0] => Selector623.IN3
datain[0] => psw.IN1
datain[1] => Equal42.IN4
datain[1] => fbus_raddr.DATAA
datain[1] => rbus_ix.DATAA
datain[1] => Equal47.IN3
datain[1] => fbus_raddr.DATAA
datain[1] => rbus_ix.DATAA
datain[1] => rbus_ix.DATAB
datain[1] => Mux61.IN4
datain[1] => Mux61.IN5
datain[1] => Mux61.IN6
datain[1] => Mux61.IN7
datain[1] => Mux61.IN8
datain[1] => Mux61.IN9
datain[1] => Mux61.IN10
datain[1] => Equal53.IN14
datain[1] => Equal77.IN14
datain[1] => Equal79.IN14
datain[1] => Equal80.IN14
datain[1] => Equal81.IN14
datain[1] => Equal82.IN14
datain[1] => Equal83.IN14
datain[1] => Equal84.IN14
datain[1] => psw.DATAB
datain[1] => psw.IN1
datain[1] => Add11.IN14
datain[1] => Add12.IN14
datain[1] => Mux88.IN67
datain[1] => Mux89.IN67
datain[1] => Mux90.IN67
datain[1] => Mux91.IN67
datain[1] => Mux92.IN68
datain[1] => Mux93.IN68
datain[1] => Mux94.IN6
datain[1] => Mux95.IN6
datain[1] => Mux96.IN68
datain[1] => Mux97.IN68
datain[1] => Mux98.IN68
datain[1] => Mux99.IN68
datain[1] => cons_shfr.DATAA
datain[1] => psw_delayedupdate.DATAB
datain[1] => psw.DATAA
datain[1] => falu_input.DATAB
datain[1] => falu_input.DATAA
datain[1] => falus_input.DATAB
datain[1] => falu_input.DATAA
datain[1] => r7.DATAA
datain[1] => rbus_d.DATAB
datain[1] => Add20.IN15
datain[1] => Add21.IN15
datain[1] => Selector287.IN10
datain[1] => Selector305.IN26
datain[1] => ir.DATAB
datain[1] => Selector321.IN1
datain[1] => Selector354.IN26
datain[1] => Selector428.IN3
datain[1] => Selector449.IN16
datain[1] => Selector481.IN6
datain[1] => Selector489.IN7
datain[1] => Selector497.IN6
datain[1] => Selector513.IN6
datain[1] => Selector622.IN3
datain[1] => psw.IN1
datain[2] => Equal42.IN3
datain[2] => fbus_raddr.DATAA
datain[2] => rbus_ix.DATAA
datain[2] => Equal47.IN2
datain[2] => fbus_raddr.DATAA
datain[2] => rbus_ix.DATAA
datain[2] => rbus_ix.DATAB
datain[2] => Mux60.IN4
datain[2] => Mux60.IN5
datain[2] => Mux60.IN6
datain[2] => Mux60.IN7
datain[2] => Mux60.IN8
datain[2] => Mux60.IN9
datain[2] => Mux60.IN10
datain[2] => Equal53.IN13
datain[2] => Equal77.IN13
datain[2] => Equal79.IN13
datain[2] => Equal80.IN13
datain[2] => Equal81.IN13
datain[2] => Equal82.IN13
datain[2] => Equal83.IN13
datain[2] => Equal84.IN13
datain[2] => psw.DATAB
datain[2] => psw.IN1
datain[2] => Add11.IN13
datain[2] => Add12.IN13
datain[2] => Mux88.IN66
datain[2] => Mux89.IN66
datain[2] => Mux90.IN66
datain[2] => Mux91.IN66
datain[2] => Mux92.IN67
datain[2] => Mux93.IN67
datain[2] => Mux94.IN5
datain[2] => Mux95.IN5
datain[2] => Mux96.IN67
datain[2] => Mux97.IN67
datain[2] => Mux98.IN67
datain[2] => Mux99.IN67
datain[2] => cons_shfr.DATAA
datain[2] => psw_delayedupdate.DATAB
datain[2] => psw.DATAA
datain[2] => falu_input.DATAB
datain[2] => falu_input.DATAA
datain[2] => falus_input.DATAB
datain[2] => falu_input.DATAA
datain[2] => r7.DATAA
datain[2] => rbus_d.DATAB
datain[2] => Add20.IN14
datain[2] => Add21.IN14
datain[2] => Selector286.IN10
datain[2] => Selector304.IN26
datain[2] => ir.DATAB
datain[2] => Selector320.IN1
datain[2] => Selector353.IN26
datain[2] => Selector427.IN3
datain[2] => Selector448.IN16
datain[2] => Selector480.IN6
datain[2] => Selector488.IN7
datain[2] => Selector496.IN6
datain[2] => Selector512.IN6
datain[2] => Selector621.IN3
datain[2] => psw.IN1
datain[3] => Mux36.IN10
datain[3] => Mux37.IN10
datain[3] => Mux38.IN10
datain[3] => Mux39.IN10
datain[3] => Mux40.IN10
datain[3] => Mux41.IN10
datain[3] => Mux42.IN10
datain[3] => Mux43.IN10
datain[3] => Mux52.IN10
datain[3] => Mux53.IN10
datain[3] => Mux54.IN10
datain[3] => Mux55.IN10
datain[3] => Mux56.IN10
datain[3] => Mux57.IN10
datain[3] => Mux58.IN3
datain[3] => Mux59.IN3
datain[3] => Mux60.IN3
datain[3] => Mux61.IN3
datain[3] => Mux62.IN3
datain[3] => Mux63.IN3
datain[3] => Mux64.IN3
datain[3] => Mux65.IN3
datain[3] => Mux66.IN3
datain[3] => Mux67.IN3
datain[3] => Mux68.IN3
datain[3] => Mux69.IN3
datain[3] => Equal48.IN5
datain[3] => Equal53.IN12
datain[3] => Equal77.IN12
datain[3] => Equal79.IN12
datain[3] => Equal80.IN12
datain[3] => Equal81.IN12
datain[3] => Equal82.IN12
datain[3] => Equal83.IN12
datain[3] => Equal84.IN12
datain[3] => Equal85.IN9
datain[3] => Equal86.IN9
datain[3] => psw.IN1
datain[3] => Add11.IN12
datain[3] => Add12.IN12
datain[3] => Mux88.IN65
datain[3] => Mux89.IN65
datain[3] => Mux90.IN65
datain[3] => Mux91.IN65
datain[3] => Mux92.IN66
datain[3] => Mux93.IN66
datain[3] => Mux94.IN4
datain[3] => Mux95.IN4
datain[3] => Mux96.IN66
datain[3] => Mux97.IN66
datain[3] => Mux98.IN66
datain[3] => Mux99.IN66
datain[3] => cons_shfr.DATAA
datain[3] => psw_delayedupdate.DATAB
datain[3] => psw.DATAA
datain[3] => falu_input.DATAB
datain[3] => falu_input.DATAA
datain[3] => falus_input.DATAB
datain[3] => falu_input.DATAA
datain[3] => r7.DATAA
datain[3] => rbus_d.DATAB
datain[3] => Add20.IN13
datain[3] => Add21.IN13
datain[3] => Selector285.IN10
datain[3] => Selector303.IN26
datain[3] => ir.DATAB
datain[3] => Selector319.IN1
datain[3] => Selector352.IN26
datain[3] => Selector426.IN3
datain[3] => Selector447.IN16
datain[3] => Selector479.IN6
datain[3] => Selector487.IN7
datain[3] => Selector495.IN6
datain[3] => Selector511.IN6
datain[3] => Selector620.IN3
datain[3] => psw.IN1
datain[4] => Mux36.IN9
datain[4] => Mux37.IN9
datain[4] => Mux38.IN9
datain[4] => Mux39.IN9
datain[4] => Mux40.IN9
datain[4] => Mux41.IN9
datain[4] => Mux42.IN9
datain[4] => Mux43.IN9
datain[4] => Mux52.IN9
datain[4] => Mux53.IN9
datain[4] => Mux54.IN9
datain[4] => Mux55.IN9
datain[4] => Mux56.IN9
datain[4] => Mux57.IN9
datain[4] => Mux58.IN2
datain[4] => Mux59.IN2
datain[4] => Mux60.IN2
datain[4] => Mux61.IN2
datain[4] => Mux62.IN2
datain[4] => Mux63.IN2
datain[4] => Mux64.IN2
datain[4] => Mux65.IN2
datain[4] => Mux66.IN2
datain[4] => Mux67.IN2
datain[4] => Mux68.IN2
datain[4] => Mux69.IN2
datain[4] => Equal48.IN4
datain[4] => Equal53.IN11
datain[4] => Equal77.IN11
datain[4] => Equal79.IN11
datain[4] => Equal80.IN11
datain[4] => Equal81.IN11
datain[4] => Equal82.IN11
datain[4] => Equal83.IN11
datain[4] => Equal84.IN11
datain[4] => Equal85.IN8
datain[4] => Equal86.IN8
datain[4] => Equal87.IN7
datain[4] => Equal88.IN7
datain[4] => Add11.IN11
datain[4] => Add12.IN11
datain[4] => Mux88.IN64
datain[4] => Mux89.IN64
datain[4] => Mux90.IN64
datain[4] => Mux91.IN64
datain[4] => Mux92.IN65
datain[4] => Mux93.IN65
datain[4] => Mux94.IN3
datain[4] => Mux95.IN3
datain[4] => Mux96.IN65
datain[4] => Mux97.IN65
datain[4] => Mux98.IN65
datain[4] => Mux99.IN65
datain[4] => cons_shfr.DATAA
datain[4] => psw_delayedupdate.DATAB
datain[4] => psw.DATAA
datain[4] => falu_input.DATAB
datain[4] => falu_input.DATAA
datain[4] => falus_input.DATAB
datain[4] => falu_input.DATAA
datain[4] => r7.DATAA
datain[4] => rbus_d.DATAB
datain[4] => Add20.IN12
datain[4] => Add21.IN12
datain[4] => Selector284.IN5
datain[4] => Selector302.IN26
datain[4] => ir.DATAB
datain[4] => Selector318.IN1
datain[4] => Selector351.IN26
datain[4] => Selector425.IN3
datain[4] => Selector446.IN16
datain[4] => Selector478.IN6
datain[4] => Selector486.IN7
datain[4] => Selector494.IN6
datain[4] => Selector510.IN6
datain[4] => Selector619.IN3
datain[5] => Mux36.IN8
datain[5] => Mux37.IN8
datain[5] => Mux38.IN8
datain[5] => Mux39.IN8
datain[5] => Mux40.IN8
datain[5] => Mux41.IN8
datain[5] => Mux42.IN8
datain[5] => Mux43.IN8
datain[5] => Mux52.IN8
datain[5] => Mux53.IN8
datain[5] => Mux54.IN8
datain[5] => Mux55.IN8
datain[5] => Mux56.IN8
datain[5] => Mux57.IN8
datain[5] => Mux58.IN1
datain[5] => Mux59.IN1
datain[5] => Mux60.IN1
datain[5] => Mux61.IN1
datain[5] => Mux62.IN1
datain[5] => Mux63.IN1
datain[5] => Mux64.IN1
datain[5] => Mux65.IN1
datain[5] => Mux66.IN1
datain[5] => Mux67.IN1
datain[5] => Mux68.IN1
datain[5] => Mux69.IN1
datain[5] => Equal48.IN3
datain[5] => Equal53.IN10
datain[5] => Equal77.IN10
datain[5] => Equal79.IN10
datain[5] => Equal80.IN10
datain[5] => Equal81.IN10
datain[5] => Equal82.IN10
datain[5] => Equal83.IN10
datain[5] => Equal84.IN10
datain[5] => Equal85.IN7
datain[5] => Equal86.IN7
datain[5] => Equal87.IN6
datain[5] => Equal88.IN6
datain[5] => Add11.IN10
datain[5] => Add12.IN10
datain[5] => Mux88.IN63
datain[5] => Mux89.IN63
datain[5] => Mux90.IN63
datain[5] => Mux91.IN63
datain[5] => Mux92.IN64
datain[5] => Mux93.IN64
datain[5] => Mux94.IN2
datain[5] => Mux95.IN2
datain[5] => Mux96.IN64
datain[5] => Mux97.IN64
datain[5] => Mux98.IN64
datain[5] => Mux99.IN64
datain[5] => cons_shfr.DATAA
datain[5] => psw.DATAB
datain[5] => psw_delayedupdate.DATAB
datain[5] => falu_input.DATAB
datain[5] => falu_input.DATAA
datain[5] => falus_input.DATAB
datain[5] => falu_input.DATAA
datain[5] => r7.DATAA
datain[5] => rbus_d.DATAB
datain[5] => Add20.IN11
datain[5] => Add21.IN11
datain[5] => Selector283.IN7
datain[5] => Selector301.IN26
datain[5] => ir.DATAB
datain[5] => Selector317.IN1
datain[5] => Selector350.IN26
datain[5] => Selector424.IN3
datain[5] => Selector445.IN16
datain[5] => Selector477.IN6
datain[5] => Selector485.IN7
datain[5] => Selector493.IN6
datain[5] => Selector509.IN6
datain[5] => Selector618.IN3
datain[6] => Equal19.IN19
datain[6] => Equal20.IN19
datain[6] => Equal23.IN19
datain[6] => Equal25.IN19
datain[6] => Equal26.IN19
datain[6] => Equal27.IN19
datain[6] => Equal28.IN19
datain[6] => Equal29.IN19
datain[6] => Equal30.IN19
datain[6] => Equal31.IN19
datain[6] => Equal36.IN3
datain[6] => fbus_raddr.DATAB
datain[6] => fbus_raddr.DATAA
datain[6] => Mux70.IN5
datain[6] => Mux71.IN5
datain[6] => Mux72.IN5
datain[6] => fbus_raddr.DATAB
datain[6] => pdststate.DATAB
datain[6] => rbus_ix.DATAB
datain[6] => Equal53.IN9
datain[6] => Equal77.IN9
datain[6] => Equal79.IN9
datain[6] => Equal80.IN9
datain[6] => Equal81.IN9
datain[6] => Equal82.IN9
datain[6] => Equal83.IN9
datain[6] => Equal84.IN9
datain[6] => Equal85.IN6
datain[6] => Equal86.IN6
datain[6] => Equal87.IN5
datain[6] => Equal88.IN5
datain[6] => Add11.IN9
datain[6] => rbus_ix.DATAB
datain[6] => Equal91.IN19
datain[6] => Equal92.IN19
datain[6] => cons_shfr.DATAA
datain[6] => psw.DATAB
datain[6] => psw_delayedupdate.DATAB
datain[6] => falu_input.DATAB
datain[6] => falu_input.DATAA
datain[6] => falus_input.DATAB
datain[6] => falu_input.DATAA
datain[6] => r7.DATAA
datain[6] => rbus_d.DATAB
datain[6] => Add20.IN10
datain[6] => Add21.IN10
datain[6] => Selector282.IN7
datain[6] => Selector300.IN26
datain[6] => ir.DATAB
datain[6] => Selector316.IN1
datain[6] => Selector349.IN26
datain[6] => Selector423.IN3
datain[6] => Selector444.IN16
datain[6] => Selector476.IN6
datain[6] => Selector484.IN7
datain[6] => Selector492.IN6
datain[6] => Selector508.IN6
datain[6] => Selector617.IN3
datain[6] => pdststate.DATAB
datain[7] => Equal19.IN18
datain[7] => Equal20.IN18
datain[7] => Equal23.IN18
datain[7] => Equal25.IN18
datain[7] => Equal26.IN18
datain[7] => Equal27.IN18
datain[7] => Equal28.IN18
datain[7] => Equal29.IN18
datain[7] => Equal30.IN18
datain[7] => Equal31.IN18
datain[7] => Equal34.IN17
datain[7] => Equal36.IN2
datain[7] => fbus_raddr.DATAB
datain[7] => fbus_raddr.DATAA
datain[7] => Mux70.IN4
datain[7] => Mux71.IN4
datain[7] => Mux72.IN4
datain[7] => fbus_raddr.DATAB
datain[7] => rbus_ix.DATAB
datain[7] => Equal53.IN8
datain[7] => Equal77.IN8
datain[7] => Equal79.IN8
datain[7] => Equal80.IN8
datain[7] => Equal81.IN8
datain[7] => Equal82.IN8
datain[7] => Equal83.IN8
datain[7] => Equal84.IN8
datain[7] => Equal85.IN5
datain[7] => Equal86.IN5
datain[7] => Equal87.IN4
datain[7] => Equal88.IN4
datain[7] => Add11.IN1
datain[7] => Add11.IN2
datain[7] => Add11.IN3
datain[7] => Add11.IN4
datain[7] => Add11.IN5
datain[7] => Add11.IN6
datain[7] => Add11.IN7
datain[7] => Add11.IN8
datain[7] => rbus_ix.DATAB
datain[7] => Equal91.IN18
datain[7] => Equal92.IN18
datain[7] => cons_shfr.DATAA
datain[7] => psw.DATAB
datain[7] => psw_delayedupdate.DATAB
datain[7] => falu_input.DATAB
datain[7] => falu_input.DATAA
datain[7] => falus_input.DATAB
datain[7] => Equal109.IN17
datain[7] => falu_input.DATAA
datain[7] => r7.DATAA
datain[7] => rbus_d.DATAB
datain[7] => Add20.IN9
datain[7] => Add21.IN9
datain[7] => Selector281.IN7
datain[7] => Selector299.IN26
datain[7] => ir.DATAB
datain[7] => Selector315.IN1
datain[7] => Selector348.IN26
datain[7] => Selector422.IN3
datain[7] => Selector443.IN16
datain[7] => Selector475.IN6
datain[7] => Selector483.IN7
datain[7] => Selector491.IN6
datain[7] => Selector507.IN6
datain[7] => Selector616.IN3
datain[8] => Equal18.IN15
datain[8] => Equal19.IN17
datain[8] => Equal20.IN17
datain[8] => Equal23.IN17
datain[8] => Equal25.IN17
datain[8] => Equal26.IN17
datain[8] => Equal27.IN17
datain[8] => Equal28.IN17
datain[8] => Equal29.IN17
datain[8] => Equal30.IN17
datain[8] => Equal31.IN17
datain[8] => Equal34.IN16
datain[8] => Equal35.IN15
datain[8] => Equal37.IN15
datain[8] => Equal40.IN7
datain[8] => Equal41.IN7
datain[8] => ir_fpmai.DATAB
datain[8] => Equal44.IN7
datain[8] => Equal45.IN7
datain[8] => Equal46.IN5
datain[8] => Equal49.IN7
datain[8] => Equal50.IN7
datain[8] => rbus_ix.DATAB
datain[8] => Equal52.IN5
datain[8] => Mux73.IN18
datain[8] => Mux74.IN18
datain[8] => Mux75.IN18
datain[8] => Mux76.IN18
datain[8] => Mux77.IN18
datain[8] => Mux78.IN18
datain[8] => Mux79.IN18
datain[8] => Mux80.IN18
datain[8] => Mux81.IN18
datain[8] => Mux82.IN18
datain[8] => Mux83.IN18
datain[8] => Mux84.IN18
datain[8] => Mux85.IN18
datain[8] => Mux86.IN18
datain[8] => Mux87.IN18
datain[8] => trap_vector.DATAB
datain[8] => rbus_ix.DATAB
datain[8] => Equal91.IN17
datain[8] => Equal92.IN17
datain[8] => cons_shfr.DATAA
datain[8] => psw_delayedupdate.DATAB
datain[8] => psw.DATAA
datain[8] => falu_input.DATAB
datain[8] => falu_input.DATAA
datain[8] => falus_input.DATAB
datain[8] => Equal109.IN16
datain[8] => falu_input.DATAA
datain[8] => r7.DATAA
datain[8] => rbus_d.DATAB
datain[8] => Add20.IN8
datain[8] => Add21.IN8
datain[8] => Selector280.IN5
datain[8] => Selector298.IN26
datain[8] => ir.DATAB
datain[8] => Selector314.IN1
datain[8] => Selector347.IN26
datain[8] => Selector421.IN3
datain[8] => Selector442.IN16
datain[8] => Selector474.IN5
datain[8] => Selector482.IN5
datain[8] => Selector490.IN6
datain[8] => Selector506.IN6
datain[8] => Selector615.IN3
datain[9] => Equal17.IN13
datain[9] => Equal18.IN14
datain[9] => Equal19.IN16
datain[9] => Equal20.IN16
datain[9] => Equal23.IN16
datain[9] => Equal24.IN13
datain[9] => Equal25.IN16
datain[9] => Equal26.IN16
datain[9] => Equal27.IN16
datain[9] => Equal28.IN16
datain[9] => Equal29.IN16
datain[9] => Equal30.IN16
datain[9] => Equal31.IN16
datain[9] => Equal33.IN13
datain[9] => Equal34.IN15
datain[9] => Equal35.IN14
datain[9] => Equal37.IN14
datain[9] => Equal39.IN5
datain[9] => Equal40.IN6
datain[9] => Equal41.IN6
datain[9] => Mux44.IN10
datain[9] => Mux45.IN10
datain[9] => Mux46.IN10
datain[9] => Mux47.IN10
datain[9] => Mux48.IN10
datain[9] => Mux49.IN10
datain[9] => Mux50.IN10
datain[9] => Mux51.IN10
datain[9] => Equal43.IN5
datain[9] => Equal44.IN6
datain[9] => Equal45.IN6
datain[9] => Equal46.IN4
datain[9] => Equal49.IN6
datain[9] => Equal50.IN6
datain[9] => Equal52.IN4
datain[9] => Mux73.IN17
datain[9] => Mux74.IN17
datain[9] => Mux75.IN17
datain[9] => Mux76.IN17
datain[9] => Mux77.IN17
datain[9] => Mux78.IN17
datain[9] => Mux79.IN17
datain[9] => Mux80.IN17
datain[9] => Mux81.IN17
datain[9] => Mux82.IN17
datain[9] => Mux83.IN17
datain[9] => Mux84.IN17
datain[9] => Mux85.IN17
datain[9] => Mux86.IN17
datain[9] => Mux87.IN17
datain[9] => Equal89.IN13
datain[9] => Equal90.IN13
datain[9] => Equal91.IN16
datain[9] => Equal92.IN16
datain[9] => cons_shfr.DATAA
datain[9] => psw_delayedupdate.DATAB
datain[9] => psw.DATAA
datain[9] => falu_input.DATAB
datain[9] => falu_input.DATAA
datain[9] => falus_input.DATAB
datain[9] => Equal109.IN15
datain[9] => falu_input.DATAA
datain[9] => r7.DATAA
datain[9] => rbus_d.DATAB
datain[9] => Add20.IN7
datain[9] => Add21.IN7
datain[9] => Selector279.IN5
datain[9] => Selector297.IN26
datain[9] => ir.DATAB
datain[9] => Selector313.IN1
datain[9] => Selector346.IN26
datain[9] => Selector420.IN3
datain[9] => Selector441.IN16
datain[9] => Selector473.IN5
datain[9] => Selector481.IN5
datain[9] => Selector489.IN6
datain[9] => Selector505.IN6
datain[9] => Selector614.IN3
datain[10] => Equal17.IN12
datain[10] => Equal18.IN13
datain[10] => Equal19.IN15
datain[10] => Equal20.IN15
datain[10] => Equal23.IN15
datain[10] => Equal24.IN12
datain[10] => Equal25.IN15
datain[10] => Equal26.IN15
datain[10] => Equal27.IN15
datain[10] => Equal28.IN15
datain[10] => Equal29.IN15
datain[10] => Equal30.IN15
datain[10] => Equal31.IN15
datain[10] => Equal33.IN12
datain[10] => Equal34.IN14
datain[10] => Equal35.IN13
datain[10] => Equal37.IN13
datain[10] => Equal39.IN4
datain[10] => Equal40.IN5
datain[10] => Equal41.IN5
datain[10] => Mux44.IN9
datain[10] => Mux45.IN9
datain[10] => Mux46.IN9
datain[10] => Mux47.IN9
datain[10] => Mux48.IN9
datain[10] => Mux49.IN9
datain[10] => Mux50.IN9
datain[10] => Mux51.IN9
datain[10] => Equal43.IN4
datain[10] => Equal44.IN5
datain[10] => Equal45.IN5
datain[10] => Equal49.IN5
datain[10] => Equal50.IN5
datain[10] => Equal52.IN3
datain[10] => Mux73.IN16
datain[10] => Mux74.IN16
datain[10] => Mux75.IN16
datain[10] => Mux76.IN16
datain[10] => Mux77.IN16
datain[10] => Mux78.IN16
datain[10] => Mux79.IN16
datain[10] => Mux80.IN16
datain[10] => Mux81.IN16
datain[10] => Mux82.IN16
datain[10] => Mux83.IN16
datain[10] => Mux84.IN16
datain[10] => Mux85.IN16
datain[10] => Mux86.IN16
datain[10] => Mux87.IN16
datain[10] => Equal89.IN12
datain[10] => Equal90.IN12
datain[10] => Equal91.IN15
datain[10] => Equal92.IN15
datain[10] => cons_shfr.DATAA
datain[10] => psw_delayedupdate.DATAB
datain[10] => psw.DATAA
datain[10] => falu_input.DATAB
datain[10] => falu_input.DATAA
datain[10] => falus_input.DATAB
datain[10] => Equal109.IN14
datain[10] => falu_input.DATAA
datain[10] => r7.DATAA
datain[10] => rbus_d.DATAB
datain[10] => Add20.IN6
datain[10] => Add21.IN6
datain[10] => Selector278.IN5
datain[10] => Selector296.IN26
datain[10] => ir.DATAB
datain[10] => Selector312.IN1
datain[10] => Selector345.IN26
datain[10] => Selector419.IN3
datain[10] => Selector440.IN16
datain[10] => Selector472.IN5
datain[10] => Selector480.IN5
datain[10] => Selector488.IN6
datain[10] => Selector504.IN6
datain[10] => Selector613.IN3
datain[11] => Equal17.IN11
datain[11] => Equal18.IN12
datain[11] => Equal19.IN14
datain[11] => Equal20.IN14
datain[11] => Equal23.IN14
datain[11] => Equal24.IN11
datain[11] => Equal25.IN14
datain[11] => Equal26.IN14
datain[11] => Equal27.IN14
datain[11] => Equal28.IN14
datain[11] => Equal29.IN14
datain[11] => Equal30.IN14
datain[11] => Equal31.IN14
datain[11] => Equal32.IN9
datain[11] => Equal33.IN11
datain[11] => Equal34.IN13
datain[11] => Equal35.IN12
datain[11] => Equal37.IN12
datain[11] => Equal39.IN3
datain[11] => Equal40.IN4
datain[11] => Equal41.IN4
datain[11] => Mux44.IN8
datain[11] => Mux45.IN8
datain[11] => Mux46.IN8
datain[11] => Mux47.IN8
datain[11] => Mux48.IN8
datain[11] => Mux49.IN8
datain[11] => Mux50.IN8
datain[11] => Mux51.IN8
datain[11] => Equal43.IN3
datain[11] => Equal44.IN4
datain[11] => Equal45.IN4
datain[11] => Equal46.IN3
datain[11] => Equal49.IN4
datain[11] => Equal50.IN4
datain[11] => Equal51.IN7
datain[11] => Equal89.IN11
datain[11] => Equal90.IN11
datain[11] => Equal91.IN14
datain[11] => Equal92.IN14
datain[11] => cons_shfr.DATAA
datain[11] => psw.IN1
datain[11] => psw.DATAB
datain[11] => psw_delayedupdate.DATAB
datain[11] => falu_input.DATAB
datain[11] => falu_input.DATAA
datain[11] => falus_input.DATAB
datain[11] => Equal109.IN13
datain[11] => falu_input.DATAA
datain[11] => r7.DATAA
datain[11] => rbus_d.DATAB
datain[11] => Add20.IN5
datain[11] => Add21.IN5
datain[11] => Selector277.IN5
datain[11] => Selector295.IN26
datain[11] => ir.DATAB
datain[11] => Selector311.IN1
datain[11] => Selector344.IN26
datain[11] => Selector418.IN3
datain[11] => Selector439.IN16
datain[11] => Selector471.IN5
datain[11] => Selector479.IN5
datain[11] => Selector487.IN6
datain[11] => Selector503.IN6
datain[11] => Selector612.IN3
datain[12] => Equal17.IN10
datain[12] => Equal18.IN11
datain[12] => Equal19.IN13
datain[12] => Equal20.IN13
datain[12] => Equal21.IN5
datain[12] => Equal22.IN5
datain[12] => Equal23.IN13
datain[12] => Equal24.IN10
datain[12] => Equal25.IN13
datain[12] => Equal26.IN13
datain[12] => Equal27.IN13
datain[12] => Equal28.IN13
datain[12] => Equal29.IN13
datain[12] => Equal30.IN13
datain[12] => Equal31.IN13
datain[12] => Equal32.IN8
datain[12] => Equal33.IN10
datain[12] => Equal34.IN12
datain[12] => Equal35.IN11
datain[12] => Equal37.IN11
datain[12] => Equal38.IN7
datain[12] => Equal51.IN6
datain[12] => Equal89.IN10
datain[12] => Equal90.IN10
datain[12] => Equal91.IN13
datain[12] => Equal92.IN13
datain[12] => cons_shfr.DATAA
datain[12] => psw.IN1
datain[12] => psw.DATAB
datain[12] => psw_delayedupdate.DATAB
datain[12] => falu_input.DATAB
datain[12] => falu_input.DATAA
datain[12] => falus_input.DATAB
datain[12] => Equal109.IN12
datain[12] => falu_input.DATAA
datain[12] => r7.DATAA
datain[12] => rbus_d.DATAB
datain[12] => Add20.IN4
datain[12] => Add21.IN4
datain[12] => Selector294.IN26
datain[12] => ir.DATAB
datain[12] => Selector310.IN1
datain[12] => Selector343.IN26
datain[12] => Selector417.IN3
datain[12] => Selector438.IN16
datain[12] => Selector470.IN5
datain[12] => Selector478.IN5
datain[12] => Selector486.IN6
datain[12] => Selector502.IN6
datain[12] => Selector611.IN3
datain[13] => Equal17.IN9
datain[13] => Equal18.IN10
datain[13] => Equal19.IN12
datain[13] => Equal20.IN12
datain[13] => Equal21.IN4
datain[13] => Equal22.IN4
datain[13] => Equal23.IN12
datain[13] => Equal24.IN9
datain[13] => Equal25.IN12
datain[13] => Equal26.IN12
datain[13] => Equal27.IN12
datain[13] => Equal28.IN12
datain[13] => Equal29.IN12
datain[13] => Equal30.IN12
datain[13] => Equal31.IN12
datain[13] => Equal32.IN7
datain[13] => Equal33.IN9
datain[13] => Equal34.IN11
datain[13] => Equal35.IN10
datain[13] => Equal37.IN10
datain[13] => Equal38.IN6
datain[13] => Equal51.IN5
datain[13] => Equal89.IN9
datain[13] => Equal90.IN9
datain[13] => Equal91.IN12
datain[13] => Equal92.IN12
datain[13] => cons_shfr.DATAA
datain[13] => psw.IN1
datain[13] => psw.DATAB
datain[13] => psw_delayedupdate.DATAB
datain[13] => falu_input.DATAB
datain[13] => falu_input.DATAA
datain[13] => falus_input.DATAB
datain[13] => Equal109.IN11
datain[13] => falu_input.DATAA
datain[13] => r7.DATAA
datain[13] => rbus_d.DATAB
datain[13] => Add20.IN3
datain[13] => Add21.IN3
datain[13] => Selector293.IN26
datain[13] => ir.DATAB
datain[13] => Selector309.IN1
datain[13] => Selector342.IN26
datain[13] => Selector416.IN3
datain[13] => Selector437.IN16
datain[13] => Selector469.IN5
datain[13] => Selector477.IN5
datain[13] => Selector485.IN6
datain[13] => Selector501.IN6
datain[13] => Selector610.IN3
datain[14] => Equal17.IN8
datain[14] => Equal18.IN9
datain[14] => Equal19.IN11
datain[14] => Equal20.IN11
datain[14] => Equal21.IN3
datain[14] => Equal22.IN3
datain[14] => Equal23.IN11
datain[14] => Equal24.IN8
datain[14] => Equal25.IN11
datain[14] => Equal26.IN11
datain[14] => Equal27.IN11
datain[14] => Equal28.IN11
datain[14] => Equal29.IN11
datain[14] => Equal30.IN11
datain[14] => Equal31.IN11
datain[14] => Equal32.IN6
datain[14] => Equal33.IN8
datain[14] => Equal34.IN10
datain[14] => Equal35.IN9
datain[14] => Equal37.IN9
datain[14] => Equal38.IN5
datain[14] => Equal51.IN4
datain[14] => Equal89.IN8
datain[14] => Equal90.IN8
datain[14] => Equal91.IN11
datain[14] => Equal92.IN11
datain[14] => cons_shfr.DATAA
datain[14] => rbus_cpu_mode.DATAA
datain[14] => psw.IN1
datain[14] => psw.DATAB
datain[14] => psw_delayedupdate.DATAB
datain[14] => falu_input.DATAB
datain[14] => falu_input.DATAA
datain[14] => falus_input.DATAB
datain[14] => Equal109.IN10
datain[14] => falu_input.DATAA
datain[14] => r7.DATAA
datain[14] => rbus_d.DATAB
datain[14] => Add20.IN2
datain[14] => Add21.IN2
datain[14] => Selector274.IN8
datain[14] => Selector292.IN26
datain[14] => ir.DATAB
datain[14] => Selector308.IN1
datain[14] => Selector341.IN26
datain[14] => Selector415.IN3
datain[14] => Selector436.IN16
datain[14] => Selector468.IN5
datain[14] => Selector476.IN5
datain[14] => Selector484.IN6
datain[14] => Selector500.IN6
datain[14] => Selector609.IN3
datain[15] => Equal19.IN10
datain[15] => Equal20.IN10
datain[15] => cons_maddr.DATAB
datain[15] => cons_maddr.DATAB
datain[15] => Equal23.IN10
datain[15] => Equal24.IN7
datain[15] => Equal25.IN10
datain[15] => Equal26.IN10
datain[15] => Equal27.IN10
datain[15] => Equal28.IN10
datain[15] => Equal29.IN10
datain[15] => Equal30.IN10
datain[15] => Equal31.IN10
datain[15] => Equal32.IN5
datain[15] => Equal33.IN7
datain[15] => Equal34.IN9
datain[15] => Equal35.IN8
datain[15] => Equal37.IN8
datain[15] => Equal38.IN4
datain[15] => Mux73.IN15
datain[15] => Mux74.IN15
datain[15] => Mux75.IN15
datain[15] => Mux76.IN15
datain[15] => Mux77.IN15
datain[15] => Mux78.IN15
datain[15] => Mux79.IN15
datain[15] => Mux80.IN15
datain[15] => Mux81.IN15
datain[15] => Mux82.IN15
datain[15] => Mux83.IN15
datain[15] => Mux84.IN15
datain[15] => Mux85.IN15
datain[15] => Mux86.IN15
datain[15] => Mux87.IN15
datain[15] => Equal89.IN7
datain[15] => Equal90.IN7
datain[15] => Equal91.IN10
datain[15] => Equal92.IN10
datain[15] => cons_shfr.DATAA
datain[15] => rbus_cpu_mode.DATAA
datain[15] => psw.IN1
datain[15] => psw.DATAB
datain[15] => psw_delayedupdate.DATAB
datain[15] => falu_input.DATAB
datain[15] => falu_input.DATAA
datain[15] => falus_input.DATAB
datain[15] => Equal109.IN9
datain[15] => falu_input.DATAA
datain[15] => r7.DATAA
datain[15] => rbus_d.DATAB
datain[15] => Add20.IN1
datain[15] => Add21.IN1
datain[15] => Selector273.IN8
datain[15] => Selector291.IN26
datain[15] => ir.DATAB
datain[15] => Selector307.IN1
datain[15] => Selector340.IN26
datain[15] => Selector414.IN3
datain[15] => Selector435.IN16
datain[15] => Selector467.IN5
datain[15] => Selector475.IN5
datain[15] => Selector483.IN6
datain[15] => Selector499.IN6
datain[15] => Selector608.IN3
datain[15] => process_0.IN1
dataout[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
wr <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd_signal.DB_MAX_OUTPUT_PORT_TYPE
dw8 <= dw8.DB_MAX_OUTPUT_PORT_TYPE
cp <= cp_req.DB_MAX_OUTPUT_PORT_TYPE
ifetch <= ifetch~reg0.DB_MAX_OUTPUT_PORT_TYPE
id <= id.DB_MAX_OUTPUT_PORT_TYPE
init <= init~reg0.DB_MAX_OUTPUT_PORT_TYPE
iwait <= ir_wait.DB_MAX_OUTPUT_PORT_TYPE
br7 => process_0.IN1
br7 => bg7.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr0_ic.OUTPUTSELECT
bg7 <= bg7~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector7[0] => sr2.DATAB
int_vector7[0] => trap_vector.DATAB
int_vector7[1] => sr2.DATAB
int_vector7[1] => trap_vector.DATAB
int_vector7[2] => sr2.DATAB
int_vector7[2] => trap_vector.DATAB
int_vector7[3] => sr2.DATAB
int_vector7[3] => trap_vector.DATAB
int_vector7[4] => sr2.DATAB
int_vector7[4] => trap_vector.DATAB
int_vector7[5] => sr2.DATAB
int_vector7[5] => trap_vector.DATAB
int_vector7[6] => sr2.DATAB
int_vector7[6] => trap_vector.DATAB
int_vector7[7] => sr2.DATAB
int_vector7[7] => trap_vector.DATAB
int_vector7[8] => sr2.DATAB
int_vector7[8] => trap_vector.DATAB
br6 => process_0.IN1
br6 => bg6.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr0_ic.OUTPUTSELECT
bg6 <= bg6~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector6[0] => sr2.DATAB
int_vector6[0] => trap_vector.DATAB
int_vector6[1] => sr2.DATAB
int_vector6[1] => trap_vector.DATAB
int_vector6[2] => sr2.DATAB
int_vector6[2] => trap_vector.DATAB
int_vector6[3] => sr2.DATAB
int_vector6[3] => trap_vector.DATAB
int_vector6[4] => sr2.DATAB
int_vector6[4] => trap_vector.DATAB
int_vector6[5] => sr2.DATAB
int_vector6[5] => trap_vector.DATAB
int_vector6[6] => sr2.DATAB
int_vector6[6] => trap_vector.DATAB
int_vector6[7] => sr2.DATAB
int_vector6[7] => trap_vector.DATAB
int_vector6[8] => sr2.DATAB
int_vector6[8] => trap_vector.DATAB
br5 => process_0.IN1
br5 => bg5.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr0_ic.OUTPUTSELECT
bg5 <= bg5~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector5[0] => sr2.DATAB
int_vector5[0] => trap_vector.DATAB
int_vector5[1] => sr2.DATAB
int_vector5[1] => trap_vector.DATAB
int_vector5[2] => sr2.DATAB
int_vector5[2] => trap_vector.DATAB
int_vector5[3] => sr2.DATAB
int_vector5[3] => trap_vector.DATAB
int_vector5[4] => sr2.DATAB
int_vector5[4] => trap_vector.DATAB
int_vector5[5] => sr2.DATAB
int_vector5[5] => trap_vector.DATAB
int_vector5[6] => sr2.DATAB
int_vector5[6] => trap_vector.DATAB
int_vector5[7] => sr2.DATAB
int_vector5[7] => trap_vector.DATAB
int_vector5[8] => sr2.DATAB
int_vector5[8] => trap_vector.DATAB
bg4 <= bg4~reg0.DB_MAX_OUTPUT_PORT_TYPE
br4 => process_0.IN1
br4 => bg4.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr0_ic.OUTPUTSELECT
int_vector4[0] => sr2.DATAB
int_vector4[0] => trap_vector.DATAB
int_vector4[1] => sr2.DATAB
int_vector4[1] => trap_vector.DATAB
int_vector4[2] => sr2.DATAB
int_vector4[2] => trap_vector.DATAB
int_vector4[3] => sr2.DATAB
int_vector4[3] => trap_vector.DATAB
int_vector4[4] => sr2.DATAB
int_vector4[4] => trap_vector.DATAB
int_vector4[5] => sr2.DATAB
int_vector4[5] => trap_vector.DATAB
int_vector4[6] => sr2.DATAB
int_vector4[6] => trap_vector.DATAB
int_vector4[7] => sr2.DATAB
int_vector4[7] => trap_vector.DATAB
int_vector4[8] => sr2.DATAB
int_vector4[8] => trap_vector.DATAB
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => run.OUTPUTSELECT
mmutrap => ack_mmutrap.DATAA
mmutrap => yellow_stack_trap.OUTPUTSELECT
mmutrap => yellow_stack_trap_inhibit.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => bg7.OUTPUTSELECT
mmutrap => bg6.OUTPUTSELECT
mmutrap => bg5.OUTPUTSELECT
mmutrap => bg4.OUTPUTSELECT
mmutrap => cons_maddr.OUTPUTSELECT
mmutrap => pause.OUTPUTSELECT
mmutrap => master.OUTPUTSELECT
mmutrap => consolestep.OUTPUTSELECT
mmutrap => ifetch.OUTPUTSELECT
mmutrap => ir_wait.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr0_ic.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => process_0.IN1
ack_mmutrap <= ack_mmutrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmuabort => process_0.IN1
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => ack_mmuabort.OUTPUTSELECT
mmuabort => process_0.IN1
ack_mmuabort <= ack_mmuabort~reg0.DB_MAX_OUTPUT_PORT_TYPE
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => npg.OUTPUTSELECT
npr => run.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => ack_mmutrap.OUTPUTSELECT
npr => yellow_stack_trap.OUTPUTSELECT
npr => yellow_stack_trap_inhibit.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => bg7.OUTPUTSELECT
npr => bg6.OUTPUTSELECT
npr => bg5.OUTPUTSELECT
npr => bg4.OUTPUTSELECT
npr => cons_maddr.OUTPUTSELECT
npr => pause.OUTPUTSELECT
npr => master.OUTPUTSELECT
npr => consolestep.OUTPUTSELECT
npr => ifetch.OUTPUTSELECT
npr => ir_wait.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr0_ic.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => Selector206.IN2
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npg <= npg~reg0.DB_MAX_OUTPUT_PORT_TYPE
nxmabort => red_stack_trap_trigger.IN0
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_adrserr.OUTPUTSELECT
nxmabort => Selector366.IN3
nxmabort => rbus_we.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
oddabort => red_stack_trap_trigger.IN1
oddabort => red_stack_trap.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => init.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => rbus_cpu_mode.OUTPUTSELECT
oddabort => rbus_cpu_mode.OUTPUTSELECT
oddabort => rbus_cpu_psw11.OUTPUTSELECT
oddabort => ir_wait.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => yellow_stack_trap_inhibit.OUTPUTSELECT
oddabort => npg.OUTPUTSELECT
oddabort => run.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => ack_mmutrap.OUTPUTSELECT
oddabort => yellow_stack_trap.OUTPUTSELECT
oddabort => bg7.OUTPUTSELECT
oddabort => bg6.OUTPUTSELECT
oddabort => bg5.OUTPUTSELECT
oddabort => bg4.OUTPUTSELECT
oddabort => pause.OUTPUTSELECT
oddabort => master.OUTPUTSELECT
oddabort => consolestep.OUTPUTSELECT
oddabort => ifetch.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr0_ic.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw_delayedupdate_even.OUTPUTSELECT
oddabort => psw_delayedupdate_odd.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_fpmaf.OUTPUTSELECT
oddabort => ir_fpmai.OUTPUTSELECT
oddabort => ir_sop.OUTPUTSELECT
oddabort => ir_dop.OUTPUTSELECT
oddabort => ir_jmp.OUTPUTSELECT
oddabort => ir_jsr.OUTPUTSELECT
oddabort => ir_csm.OUTPUTSELECT
oddabort => ir_mfpi.OUTPUTSELECT
oddabort => ir_mfpd.OUTPUTSELECT
oddabort => ir_mtpi.OUTPUTSELECT
oddabort => ir_mtpd.OUTPUTSELECT
oddabort => ir_mtps.OUTPUTSELECT
oddabort => ir_mfps.OUTPUTSELECT
oddabort => ir_dopr.OUTPUTSELECT
oddabort => ir_fpsop2.OUTPUTSELECT
oddabort => ir_fpao.OUTPUTSELECT
oddabort => ir_facdst.OUTPUTSELECT
oddabort => ir_facsrc.OUTPUTSELECT
oddabort => ir_facfdst.OUTPUTSELECT
oddabort => ir_facfsrc.OUTPUTSELECT
oddabort => ir_mpr.OUTPUTSELECT
oddabort => ir_rtt.OUTPUTSELECT
oddabort => fbus_fd.OUTPUTSELECT
oddabort => falu_pending_clear.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => illhalt.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_we.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => cons_exadep.OUTPUTSELECT
oddabort => consoleautoince.OUTPUTSELECT
oddabort => consoleautoincd.OUTPUTSELECT
oddabort => cons_adrserr.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_we.OUTPUTSELECT
oddabort => falu_load.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
illhalt <= illhalt~reg0.DB_MAX_OUTPUT_PORT_TYPE
ysv <= yellow_stack_trap_trigger.DB_MAX_OUTPUT_PORT_TYPE
rsv <= red_stack_trap_trigger.DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[0] => ~NO_FANOUT~
cpu_stack_limit[1] => ~NO_FANOUT~
cpu_stack_limit[2] => ~NO_FANOUT~
cpu_stack_limit[3] => ~NO_FANOUT~
cpu_stack_limit[4] => ~NO_FANOUT~
cpu_stack_limit[5] => ~NO_FANOUT~
cpu_stack_limit[6] => ~NO_FANOUT~
cpu_stack_limit[7] => ~NO_FANOUT~
cpu_stack_limit[8] => LessThan0.IN16
cpu_stack_limit[8] => LessThan1.IN16
cpu_stack_limit[9] => LessThan0.IN15
cpu_stack_limit[9] => LessThan1.IN15
cpu_stack_limit[10] => LessThan0.IN14
cpu_stack_limit[10] => LessThan1.IN14
cpu_stack_limit[11] => LessThan0.IN13
cpu_stack_limit[11] => LessThan1.IN13
cpu_stack_limit[12] => LessThan0.IN12
cpu_stack_limit[12] => LessThan1.IN12
cpu_stack_limit[13] => LessThan0.IN11
cpu_stack_limit[13] => LessThan1.IN11
cpu_stack_limit[14] => LessThan0.IN10
cpu_stack_limit[14] => LessThan1.IN10
cpu_stack_limit[15] => LessThan0.IN9
cpu_stack_limit[15] => LessThan1.IN9
cpu_kmillhalt => process_0.IN1
sr0_ic <= sr0_ic~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1[0] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[1] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[2] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[3] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[4] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[5] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[6] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[7] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[8] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[9] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[10] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[11] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[12] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[13] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[14] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[15] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr2[0] <= sr2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[1] <= sr2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[2] <= sr2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[3] <= sr2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[4] <= sr2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[5] <= sr2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[6] <= sr2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[7] <= sr2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[8] <= sr2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[9] <= sr2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[10] <= sr2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[11] <= sr2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[12] <= sr2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[13] <= sr2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[14] <= sr2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[15] <= sr2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dstfreference <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
sr3csmenable => process_0.IN1
psw_in[0] => psw.DATAB
psw_in[0] => psw_delayedupdate.DATAA
psw_in[1] => psw.DATAB
psw_in[1] => psw_delayedupdate.DATAA
psw_in[2] => psw.DATAB
psw_in[2] => psw_delayedupdate.DATAA
psw_in[3] => psw.DATAB
psw_in[3] => psw_delayedupdate.DATAA
psw_in[4] => psw_delayedupdate.DATAA
psw_in[5] => psw.DATAB
psw_in[5] => psw_delayedupdate.DATAA
psw_in[6] => psw.DATAB
psw_in[6] => psw_delayedupdate.DATAA
psw_in[7] => psw.DATAB
psw_in[7] => psw_delayedupdate.DATAA
psw_in[8] => psw.DATAB
psw_in[8] => psw_delayedupdate.DATAA
psw_in[9] => psw.DATAB
psw_in[9] => psw_delayedupdate.DATAA
psw_in[10] => psw.DATAB
psw_in[10] => psw_delayedupdate.DATAA
psw_in[11] => psw.DATAB
psw_in[11] => psw_delayedupdate.DATAA
psw_in[12] => psw.DATAB
psw_in[12] => psw_delayedupdate.DATAA
psw_in[13] => psw.DATAB
psw_in[13] => psw_delayedupdate.DATAA
psw_in[14] => psw.DATAB
psw_in[14] => psw_delayedupdate.DATAA
psw_in[15] => psw.DATAB
psw_in[15] => psw_delayedupdate.DATAA
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate_even.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate_odd.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_out[0] <= psw[0].DB_MAX_OUTPUT_PORT_TYPE
psw_out[1] <= psw[1].DB_MAX_OUTPUT_PORT_TYPE
psw_out[2] <= psw[2].DB_MAX_OUTPUT_PORT_TYPE
psw_out[3] <= psw[3].DB_MAX_OUTPUT_PORT_TYPE
psw_out[4] <= psw[4].DB_MAX_OUTPUT_PORT_TYPE
psw_out[5] <= psw[5].DB_MAX_OUTPUT_PORT_TYPE
psw_out[6] <= psw[6].DB_MAX_OUTPUT_PORT_TYPE
psw_out[7] <= psw[7].DB_MAX_OUTPUT_PORT_TYPE
psw_out[8] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[9] <= <GND>
psw_out[10] <= <GND>
psw_out[11] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[12] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[13] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[14] <= rbus_cpu_mode[0].DB_MAX_OUTPUT_PORT_TYPE
psw_out[15] <= rbus_cpu_mode[1].DB_MAX_OUTPUT_PORT_TYPE
pir_in[0] => ~NO_FANOUT~
pir_in[1] => ~NO_FANOUT~
pir_in[2] => ~NO_FANOUT~
pir_in[3] => ~NO_FANOUT~
pir_in[4] => ~NO_FANOUT~
pir_in[5] => ~NO_FANOUT~
pir_in[6] => ~NO_FANOUT~
pir_in[7] => ~NO_FANOUT~
pir_in[8] => ~NO_FANOUT~
pir_in[9] => process_0.IN1
pir_in[10] => process_0.IN1
pir_in[11] => process_0.IN1
pir_in[12] => process_0.IN1
pir_in[13] => process_0.IN1
pir_in[14] => process_0.IN1
pir_in[15] => process_0.IN1
modelcode[0] => Mux16.IN263
modelcode[0] => Mux17.IN263
modelcode[0] => Mux18.IN263
modelcode[0] => Mux19.IN263
modelcode[0] => Mux20.IN263
modelcode[0] => Mux21.IN263
modelcode[0] => Mux22.IN263
modelcode[0] => Mux23.IN263
modelcode[0] => Mux24.IN263
modelcode[0] => Mux25.IN263
modelcode[0] => Mux26.IN263
modelcode[0] => Mux27.IN263
modelcode[0] => Mux28.IN263
modelcode[0] => Mux29.IN263
modelcode[0] => Mux30.IN263
modelcode[0] => Mux31.IN263
modelcode[0] => Mux32.IN263
modelcode[0] => Mux33.IN263
modelcode[0] => Mux34.IN263
modelcode[0] => Mux35.IN263
modelcode[0] => rbus_d.DATAB
modelcode[0] => Equal54.IN7
modelcode[0] => Equal55.IN4
modelcode[0] => Equal56.IN7
modelcode[0] => Equal57.IN4
modelcode[0] => Equal58.IN7
modelcode[0] => Equal59.IN4
modelcode[0] => Equal60.IN4
modelcode[0] => Equal61.IN7
modelcode[0] => Equal62.IN7
modelcode[0] => Equal63.IN2
modelcode[0] => Equal64.IN7
modelcode[0] => Equal65.IN5
modelcode[0] => Equal66.IN5
modelcode[0] => Equal67.IN7
modelcode[0] => Equal68.IN5
modelcode[0] => Equal69.IN3
modelcode[0] => Equal70.IN7
modelcode[0] => Equal71.IN7
modelcode[0] => Equal72.IN6
modelcode[0] => Equal73.IN7
modelcode[0] => Equal74.IN5
modelcode[0] => Equal75.IN7
modelcode[0] => Equal76.IN5
modelcode[0] => Equal203.IN7
modelcode[1] => Mux16.IN262
modelcode[1] => Mux17.IN262
modelcode[1] => Mux18.IN262
modelcode[1] => Mux19.IN262
modelcode[1] => Mux20.IN262
modelcode[1] => Mux21.IN262
modelcode[1] => Mux22.IN262
modelcode[1] => Mux23.IN262
modelcode[1] => Mux24.IN262
modelcode[1] => Mux25.IN262
modelcode[1] => Mux26.IN262
modelcode[1] => Mux27.IN262
modelcode[1] => Mux28.IN262
modelcode[1] => Mux29.IN262
modelcode[1] => Mux30.IN262
modelcode[1] => Mux31.IN262
modelcode[1] => Mux32.IN262
modelcode[1] => Mux33.IN262
modelcode[1] => Mux34.IN262
modelcode[1] => Mux35.IN262
modelcode[1] => rbus_d.DATAB
modelcode[1] => Equal54.IN4
modelcode[1] => Equal55.IN3
modelcode[1] => Equal56.IN3
modelcode[1] => Equal57.IN7
modelcode[1] => Equal58.IN6
modelcode[1] => Equal59.IN7
modelcode[1] => Equal60.IN3
modelcode[1] => Equal61.IN6
modelcode[1] => Equal62.IN2
modelcode[1] => Equal63.IN7
modelcode[1] => Equal64.IN6
modelcode[1] => Equal65.IN4
modelcode[1] => Equal66.IN7
modelcode[1] => Equal67.IN6
modelcode[1] => Equal68.IN4
modelcode[1] => Equal69.IN2
modelcode[1] => Equal70.IN6
modelcode[1] => Equal71.IN4
modelcode[1] => Equal72.IN5
modelcode[1] => Equal73.IN5
modelcode[1] => Equal74.IN7
modelcode[1] => Equal75.IN6
modelcode[1] => Equal76.IN4
modelcode[1] => Equal203.IN3
modelcode[2] => Mux16.IN261
modelcode[2] => Mux17.IN261
modelcode[2] => Mux18.IN261
modelcode[2] => Mux19.IN261
modelcode[2] => Mux20.IN261
modelcode[2] => Mux21.IN261
modelcode[2] => Mux22.IN261
modelcode[2] => Mux23.IN261
modelcode[2] => Mux24.IN261
modelcode[2] => Mux25.IN261
modelcode[2] => Mux26.IN261
modelcode[2] => Mux27.IN261
modelcode[2] => Mux28.IN261
modelcode[2] => Mux29.IN261
modelcode[2] => Mux30.IN261
modelcode[2] => Mux31.IN261
modelcode[2] => Mux32.IN261
modelcode[2] => Mux33.IN261
modelcode[2] => Mux34.IN261
modelcode[2] => Mux35.IN261
modelcode[2] => rbus_d.DATAB
modelcode[2] => Equal54.IN3
modelcode[2] => Equal55.IN7
modelcode[2] => Equal56.IN6
modelcode[2] => Equal57.IN3
modelcode[2] => Equal58.IN5
modelcode[2] => Equal59.IN6
modelcode[2] => Equal60.IN7
modelcode[2] => Equal61.IN3
modelcode[2] => Equal62.IN6
modelcode[2] => Equal63.IN6
modelcode[2] => Equal64.IN5
modelcode[2] => Equal65.IN3
modelcode[2] => Equal66.IN4
modelcode[2] => Equal67.IN4
modelcode[2] => Equal68.IN3
modelcode[2] => Equal69.IN7
modelcode[2] => Equal70.IN5
modelcode[2] => Equal71.IN6
modelcode[2] => Equal72.IN7
modelcode[2] => Equal73.IN6
modelcode[2] => Equal74.IN4
modelcode[2] => Equal75.IN5
modelcode[2] => Equal76.IN7
modelcode[2] => Equal203.IN6
modelcode[3] => Mux16.IN260
modelcode[3] => Mux17.IN260
modelcode[3] => Mux18.IN260
modelcode[3] => Mux19.IN260
modelcode[3] => Mux20.IN260
modelcode[3] => Mux21.IN260
modelcode[3] => Mux22.IN260
modelcode[3] => Mux23.IN260
modelcode[3] => Mux24.IN260
modelcode[3] => Mux25.IN260
modelcode[3] => Mux26.IN260
modelcode[3] => Mux27.IN260
modelcode[3] => Mux28.IN260
modelcode[3] => Mux29.IN260
modelcode[3] => Mux30.IN260
modelcode[3] => Mux31.IN260
modelcode[3] => Mux32.IN260
modelcode[3] => Mux33.IN260
modelcode[3] => Mux34.IN260
modelcode[3] => Mux35.IN260
modelcode[3] => rbus_d.DATAB
modelcode[3] => Equal54.IN6
modelcode[3] => Equal55.IN6
modelcode[3] => Equal56.IN5
modelcode[3] => Equal57.IN2
modelcode[3] => Equal58.IN2
modelcode[3] => Equal59.IN3
modelcode[3] => Equal60.IN2
modelcode[3] => Equal61.IN2
modelcode[3] => Equal62.IN5
modelcode[3] => Equal63.IN5
modelcode[3] => Equal64.IN3
modelcode[3] => Equal65.IN7
modelcode[3] => Equal66.IN3
modelcode[3] => Equal67.IN3
modelcode[3] => Equal68.IN7
modelcode[3] => Equal69.IN6
modelcode[3] => Equal70.IN4
modelcode[3] => Equal71.IN3
modelcode[3] => Equal72.IN4
modelcode[3] => Equal73.IN4
modelcode[3] => Equal74.IN6
modelcode[3] => Equal75.IN4
modelcode[3] => Equal76.IN3
modelcode[3] => Equal203.IN2
modelcode[4] => Mux16.IN259
modelcode[4] => Mux17.IN259
modelcode[4] => Mux18.IN259
modelcode[4] => Mux19.IN259
modelcode[4] => Mux20.IN259
modelcode[4] => Mux21.IN259
modelcode[4] => Mux22.IN259
modelcode[4] => Mux23.IN259
modelcode[4] => Mux24.IN259
modelcode[4] => Mux25.IN259
modelcode[4] => Mux26.IN259
modelcode[4] => Mux27.IN259
modelcode[4] => Mux28.IN259
modelcode[4] => Mux29.IN259
modelcode[4] => Mux30.IN259
modelcode[4] => Mux31.IN259
modelcode[4] => Mux32.IN259
modelcode[4] => Mux33.IN259
modelcode[4] => Mux34.IN259
modelcode[4] => Mux35.IN259
modelcode[4] => rbus_d.DATAB
modelcode[4] => Equal54.IN2
modelcode[4] => Equal55.IN2
modelcode[4] => Equal56.IN2
modelcode[4] => Equal57.IN6
modelcode[4] => Equal58.IN4
modelcode[4] => Equal59.IN2
modelcode[4] => Equal60.IN6
modelcode[4] => Equal61.IN5
modelcode[4] => Equal62.IN4
modelcode[4] => Equal63.IN4
modelcode[4] => Equal64.IN4
modelcode[4] => Equal65.IN6
modelcode[4] => Equal66.IN2
modelcode[4] => Equal67.IN2
modelcode[4] => Equal68.IN2
modelcode[4] => Equal69.IN5
modelcode[4] => Equal70.IN3
modelcode[4] => Equal71.IN5
modelcode[4] => Equal72.IN3
modelcode[4] => Equal73.IN3
modelcode[4] => Equal74.IN3
modelcode[4] => Equal75.IN3
modelcode[4] => Equal76.IN6
modelcode[4] => Equal203.IN5
modelcode[5] => Mux16.IN258
modelcode[5] => Mux17.IN258
modelcode[5] => Mux18.IN258
modelcode[5] => Mux19.IN258
modelcode[5] => Mux20.IN258
modelcode[5] => Mux21.IN258
modelcode[5] => Mux22.IN258
modelcode[5] => Mux23.IN258
modelcode[5] => Mux24.IN258
modelcode[5] => Mux25.IN258
modelcode[5] => Mux26.IN258
modelcode[5] => Mux27.IN258
modelcode[5] => Mux28.IN258
modelcode[5] => Mux29.IN258
modelcode[5] => Mux30.IN258
modelcode[5] => Mux31.IN258
modelcode[5] => Mux32.IN258
modelcode[5] => Mux33.IN258
modelcode[5] => Mux34.IN258
modelcode[5] => Mux35.IN258
modelcode[5] => rbus_d.DATAB
modelcode[5] => Equal54.IN1
modelcode[5] => Equal55.IN5
modelcode[5] => Equal56.IN4
modelcode[5] => Equal57.IN5
modelcode[5] => Equal58.IN3
modelcode[5] => Equal59.IN1
modelcode[5] => Equal60.IN1
modelcode[5] => Equal61.IN1
modelcode[5] => Equal62.IN1
modelcode[5] => Equal63.IN1
modelcode[5] => Equal64.IN2
modelcode[5] => Equal65.IN2
modelcode[5] => Equal66.IN6
modelcode[5] => Equal67.IN5
modelcode[5] => Equal68.IN6
modelcode[5] => Equal69.IN4
modelcode[5] => Equal70.IN2
modelcode[5] => Equal71.IN2
modelcode[5] => Equal72.IN2
modelcode[5] => Equal73.IN2
modelcode[5] => Equal74.IN2
modelcode[5] => Equal75.IN2
modelcode[5] => Equal76.IN2
modelcode[5] => Equal203.IN4
modelcode[6] => Mux16.IN257
modelcode[6] => Mux17.IN257
modelcode[6] => Mux18.IN257
modelcode[6] => Mux19.IN257
modelcode[6] => Mux20.IN257
modelcode[6] => Mux21.IN257
modelcode[6] => Mux22.IN257
modelcode[6] => Mux23.IN257
modelcode[6] => Mux24.IN257
modelcode[6] => Mux25.IN257
modelcode[6] => Mux26.IN257
modelcode[6] => Mux27.IN257
modelcode[6] => Mux28.IN257
modelcode[6] => Mux29.IN257
modelcode[6] => Mux30.IN257
modelcode[6] => Mux31.IN257
modelcode[6] => Mux32.IN257
modelcode[6] => Mux33.IN257
modelcode[6] => Mux34.IN257
modelcode[6] => Mux35.IN257
modelcode[6] => rbus_d.DATAB
modelcode[6] => Equal54.IN5
modelcode[6] => Equal55.IN1
modelcode[6] => Equal56.IN1
modelcode[6] => Equal57.IN1
modelcode[6] => Equal58.IN1
modelcode[6] => Equal59.IN5
modelcode[6] => Equal60.IN5
modelcode[6] => Equal61.IN4
modelcode[6] => Equal62.IN3
modelcode[6] => Equal63.IN3
modelcode[6] => Equal64.IN1
modelcode[6] => Equal65.IN1
modelcode[6] => Equal66.IN1
modelcode[6] => Equal67.IN1
modelcode[6] => Equal68.IN1
modelcode[6] => Equal69.IN1
modelcode[6] => Equal70.IN1
modelcode[6] => Equal71.IN1
modelcode[6] => Equal72.IN1
modelcode[6] => Equal73.IN1
modelcode[6] => Equal74.IN1
modelcode[6] => Equal75.IN1
modelcode[6] => Equal76.IN1
modelcode[6] => Equal203.IN1
modelcode[7] => Mux16.IN256
modelcode[7] => Mux17.IN256
modelcode[7] => Mux18.IN256
modelcode[7] => Mux19.IN256
modelcode[7] => Mux20.IN256
modelcode[7] => Mux21.IN256
modelcode[7] => Mux22.IN256
modelcode[7] => Mux23.IN256
modelcode[7] => Mux24.IN256
modelcode[7] => Mux25.IN256
modelcode[7] => Mux26.IN256
modelcode[7] => Mux27.IN256
modelcode[7] => Mux28.IN256
modelcode[7] => Mux29.IN256
modelcode[7] => Mux30.IN256
modelcode[7] => Mux31.IN256
modelcode[7] => Mux32.IN256
modelcode[7] => Mux33.IN256
modelcode[7] => Mux34.IN256
modelcode[7] => Mux35.IN256
modelcode[7] => rbus_d.DATAB
modelcode[7] => Equal54.IN0
modelcode[7] => Equal55.IN0
modelcode[7] => Equal56.IN0
modelcode[7] => Equal57.IN0
modelcode[7] => Equal58.IN0
modelcode[7] => Equal59.IN0
modelcode[7] => Equal60.IN0
modelcode[7] => Equal61.IN0
modelcode[7] => Equal62.IN0
modelcode[7] => Equal63.IN0
modelcode[7] => Equal64.IN0
modelcode[7] => Equal65.IN0
modelcode[7] => Equal66.IN0
modelcode[7] => Equal67.IN0
modelcode[7] => Equal68.IN0
modelcode[7] => Equal69.IN0
modelcode[7] => Equal70.IN0
modelcode[7] => Equal71.IN0
modelcode[7] => Equal72.IN0
modelcode[7] => Equal73.IN0
modelcode[7] => Equal74.IN0
modelcode[7] => Equal75.IN0
modelcode[7] => Equal76.IN0
modelcode[7] => Equal203.IN0
have_fp[0] => have_fpu.DATAA
have_fp[0] => Equal13.IN0
have_fp[1] => Equal13.IN1
have_fpa => eis_flag1.OUTPUTSELECT
init_r7[0] => r7.DATAB
init_r7[1] => r7.DATAB
init_r7[2] => r7.DATAB
init_r7[3] => r7.DATAB
init_r7[4] => r7.DATAB
init_r7[5] => r7.DATAB
init_r7[6] => r7.DATAB
init_r7[7] => r7.DATAB
init_r7[8] => r7.DATAB
init_r7[9] => r7.DATAB
init_r7[10] => r7.DATAB
init_r7[11] => r7.DATAB
init_r7[12] => r7.DATAB
init_r7[13] => r7.DATAB
init_r7[14] => r7.DATAB
init_r7[15] => r7.DATAB
init_psw[0] => psw.DATAB
init_psw[1] => psw.DATAB
init_psw[2] => psw.DATAB
init_psw[3] => psw.DATAB
init_psw[4] => psw.DATAB
init_psw[5] => psw.DATAB
init_psw[6] => psw.DATAB
init_psw[7] => psw.DATAB
init_psw[8] => psw.DATAB
init_psw[9] => psw.DATAB
init_psw[10] => psw.DATAB
init_psw[11] => psw.DATAB
init_psw[11] => rbus_cpu_psw11.DATAB
init_psw[12] => psw.DATAB
init_psw[13] => psw.DATAB
init_psw[14] => psw.DATAB
init_psw[14] => rbus_cpu_mode.DATAB
init_psw[15] => psw.DATAB
init_psw[15] => rbus_cpu_mode.DATAB
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleautoince.OUTPUTSELECT
cons_load => consoleautoincd.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_adrserr.OUTPUTSELECT
cons_load => Selector365.IN3
cons_exa => process_0.IN1
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => cons_adrserr.OUTPUTSELECT
cons_exa => consoleautoince.OUTPUTSELECT
cons_exa => consoleautoincd.OUTPUTSELECT
cons_exa => process_0.IN0
cons_dep => process_0.IN1
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => cons_adrserr.OUTPUTSELECT
cons_dep => consoleautoince.OUTPUTSELECT
cons_dep => consoleautoincd.OUTPUTSELECT
cons_dep => process_0.IN1
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => consolestep.OUTPUTSELECT
cons_cont => consoleautoince.OUTPUTSELECT
cons_cont => consoleautoincd.OUTPUTSELECT
cons_cont => cons_adrserr.OUTPUTSELECT
cons_cont => process_0.IN0
cons_ena => run.OUTPUTSELECT
cons_ena => pause.OUTPUTSELECT
cons_ena => master.OUTPUTSELECT
cons_ena => consolestep.OUTPUTSELECT
cons_ena => process_0.IN1
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => psw.OUTPUTSELECT
cons_start => psw.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => consoleautoince.OUTPUTSELECT
cons_start => consoleautoincd.OUTPUTSELECT
cons_start => cons_adrserr.OUTPUTSELECT
cons_sw[0] => Selector16.IN7
cons_sw[0] => consoleaddr.DATAB
cons_sw[0] => cons_shfr.DATAB
cons_sw[0] => r7.DATAB
cons_sw[0] => rbus_d.DATAB
cons_sw[0] => cons_shfr.DATAB
cons_sw[0] => Selector49.IN6
cons_sw[0] => Selector322.IN2
cons_sw[1] => Selector15.IN7
cons_sw[1] => consoleaddr.DATAB
cons_sw[1] => cons_shfr.DATAB
cons_sw[1] => r7.DATAB
cons_sw[1] => rbus_d.DATAB
cons_sw[1] => cons_shfr.DATAB
cons_sw[1] => Selector48.IN6
cons_sw[1] => Selector321.IN2
cons_sw[2] => Selector14.IN7
cons_sw[2] => consoleaddr.DATAB
cons_sw[2] => cons_shfr.DATAB
cons_sw[2] => r7.DATAB
cons_sw[2] => rbus_d.DATAB
cons_sw[2] => cons_shfr.DATAB
cons_sw[2] => Selector47.IN6
cons_sw[2] => Selector320.IN2
cons_sw[3] => Selector13.IN7
cons_sw[3] => consoleaddr.DATAB
cons_sw[3] => cons_shfr.DATAB
cons_sw[3] => r7.DATAB
cons_sw[3] => rbus_d.DATAB
cons_sw[3] => cons_shfr.DATAB
cons_sw[3] => Selector46.IN6
cons_sw[3] => Selector319.IN2
cons_sw[4] => Selector12.IN7
cons_sw[4] => consoleaddr.DATAB
cons_sw[4] => cons_shfr.DATAB
cons_sw[4] => r7.DATAB
cons_sw[4] => rbus_d.DATAB
cons_sw[4] => cons_shfr.DATAB
cons_sw[4] => Selector45.IN6
cons_sw[4] => Selector318.IN2
cons_sw[5] => Selector11.IN7
cons_sw[5] => consoleaddr.DATAB
cons_sw[5] => cons_shfr.DATAB
cons_sw[5] => r7.DATAB
cons_sw[5] => rbus_d.DATAB
cons_sw[5] => cons_shfr.DATAB
cons_sw[5] => Selector44.IN6
cons_sw[5] => Selector317.IN2
cons_sw[6] => Selector10.IN7
cons_sw[6] => consoleaddr.DATAB
cons_sw[6] => cons_shfr.DATAB
cons_sw[6] => r7.DATAB
cons_sw[6] => rbus_d.DATAB
cons_sw[6] => cons_shfr.DATAB
cons_sw[6] => Selector43.IN6
cons_sw[6] => Selector316.IN2
cons_sw[7] => Selector9.IN7
cons_sw[7] => consoleaddr.DATAB
cons_sw[7] => cons_shfr.DATAB
cons_sw[7] => r7.DATAB
cons_sw[7] => rbus_d.DATAB
cons_sw[7] => cons_shfr.DATAB
cons_sw[7] => Selector42.IN6
cons_sw[7] => Selector315.IN2
cons_sw[8] => Selector8.IN7
cons_sw[8] => consoleaddr.DATAB
cons_sw[8] => cons_shfr.DATAB
cons_sw[8] => r7.DATAB
cons_sw[8] => rbus_d.DATAB
cons_sw[8] => cons_shfr.DATAB
cons_sw[8] => Selector41.IN6
cons_sw[8] => Selector314.IN2
cons_sw[9] => Selector7.IN7
cons_sw[9] => consoleaddr.DATAB
cons_sw[9] => cons_shfr.DATAB
cons_sw[9] => r7.DATAB
cons_sw[9] => rbus_d.DATAB
cons_sw[9] => cons_shfr.DATAB
cons_sw[9] => Selector40.IN6
cons_sw[9] => Selector313.IN2
cons_sw[10] => Selector6.IN7
cons_sw[10] => consoleaddr.DATAB
cons_sw[10] => cons_shfr.DATAB
cons_sw[10] => r7.DATAB
cons_sw[10] => rbus_d.DATAB
cons_sw[10] => cons_shfr.DATAB
cons_sw[10] => Selector39.IN6
cons_sw[10] => Selector312.IN2
cons_sw[11] => Selector5.IN7
cons_sw[11] => consoleaddr.DATAB
cons_sw[11] => cons_shfr.DATAB
cons_sw[11] => r7.DATAB
cons_sw[11] => rbus_d.DATAB
cons_sw[11] => cons_shfr.DATAB
cons_sw[11] => Selector38.IN6
cons_sw[11] => Selector311.IN2
cons_sw[12] => Selector4.IN7
cons_sw[12] => consoleaddr.DATAB
cons_sw[12] => cons_shfr.DATAB
cons_sw[12] => r7.DATAB
cons_sw[12] => rbus_d.DATAB
cons_sw[12] => cons_shfr.DATAB
cons_sw[12] => Selector37.IN6
cons_sw[12] => Selector310.IN2
cons_sw[13] => Selector3.IN7
cons_sw[13] => consoleaddr.DATAB
cons_sw[13] => cons_shfr.DATAB
cons_sw[13] => r7.DATAB
cons_sw[13] => rbus_d.DATAB
cons_sw[13] => cons_shfr.DATAB
cons_sw[13] => Selector36.IN6
cons_sw[13] => Selector309.IN2
cons_sw[14] => Selector2.IN7
cons_sw[14] => consoleaddr.DATAB
cons_sw[14] => cons_shfr.DATAB
cons_sw[14] => r7.DATAB
cons_sw[14] => rbus_d.DATAB
cons_sw[14] => cons_shfr.DATAB
cons_sw[14] => Selector35.IN6
cons_sw[14] => Selector308.IN2
cons_sw[15] => Selector1.IN7
cons_sw[15] => consoleaddr.DATAB
cons_sw[15] => cons_shfr.DATAB
cons_sw[15] => r7.DATAB
cons_sw[15] => rbus_d.DATAB
cons_sw[15] => cons_shfr.DATAB
cons_sw[15] => Selector34.IN6
cons_sw[15] => Selector307.IN2
cons_sw[16] => consoleaddr.DATAB
cons_sw[17] => consoleaddr.DATAB
cons_sw[18] => consoleaddr.DATAB
cons_sw[19] => consoleaddr.DATAB
cons_sw[20] => consoleaddr.DATAB
cons_sw[21] => consoleaddr.DATAB
cons_consphy[0] <= cons_consphy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[1] <= cons_consphy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[2] <= cons_consphy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[3] <= cons_consphy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[4] <= cons_consphy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[5] <= cons_consphy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[6] <= cons_consphy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[7] <= cons_consphy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[8] <= cons_consphy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[9] <= cons_consphy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[10] <= cons_consphy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[11] <= cons_consphy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[12] <= cons_consphy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[13] <= cons_consphy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[14] <= cons_consphy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[15] <= cons_consphy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[16] <= cons_consphy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[17] <= cons_consphy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[18] <= cons_consphy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[19] <= cons_consphy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[20] <= cons_consphy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[21] <= cons_consphy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_exadep <= cons_exadep~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_adrserr <= cons_adrserr~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[0] <= cons_br[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[1] <= cons_br[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[2] <= cons_br[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[3] <= cons_br[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[4] <= cons_br[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[5] <= cons_br[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[6] <= cons_br[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[7] <= cons_br[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[8] <= cons_br[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[9] <= cons_br[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[10] <= cons_br[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[11] <= cons_br[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[12] <= cons_br[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[13] <= cons_br[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[14] <= cons_br[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[15] <= cons_br[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[0] <= cons_shfr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[1] <= cons_shfr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[2] <= cons_shfr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[3] <= cons_shfr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[4] <= cons_shfr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[5] <= cons_shfr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[6] <= cons_shfr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[7] <= cons_shfr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[8] <= cons_shfr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[9] <= cons_shfr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[10] <= cons_shfr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[11] <= cons_shfr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[12] <= cons_shfr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[13] <= cons_shfr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[14] <= cons_shfr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[15] <= cons_shfr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[0] <= cons_maddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[1] <= cons_maddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[2] <= cons_maddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[3] <= cons_maddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[4] <= cons_maddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[5] <= cons_maddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[6] <= cons_maddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[7] <= cons_maddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[8] <= cons_maddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[9] <= cons_maddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[10] <= cons_maddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[11] <= cons_maddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[12] <= cons_maddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[13] <= cons_maddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[14] <= cons_maddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[15] <= cons_maddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_run <= run.DB_MAX_OUTPUT_PORT_TYPE
cons_pause <= pause.DB_MAX_OUTPUT_PORT_TYPE
cons_master <= master.DB_MAX_OUTPUT_PORT_TYPE
cons_kernel <= cons_kernel~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_super <= cons_super~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_user <= cons_user~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => cpuregs:cpuregs0.clk
clk => falu_ccw[0].CLK
clk => falu_ccw[1].CLK
clk => falu_ccw[2].CLK
clk => falu_ccw[3].CLK
clk => falu_ccw[4].CLK
clk => falu_ccw[5].CLK
clk => falu_ccw[6].CLK
clk => falu_ccw[7].CLK
clk => falu_ccw[8].CLK
clk => falu_ccw[9].CLK
clk => falu_output2[0].CLK
clk => falu_output2[1].CLK
clk => falu_output2[2].CLK
clk => falu_output2[3].CLK
clk => falu_output2[4].CLK
clk => falu_output2[5].CLK
clk => falu_output2[6].CLK
clk => falu_output2[7].CLK
clk => falu_output2[8].CLK
clk => falu_output2[9].CLK
clk => falu_output2[10].CLK
clk => falu_output2[11].CLK
clk => falu_output2[12].CLK
clk => falu_output2[13].CLK
clk => falu_output2[14].CLK
clk => falu_output2[15].CLK
clk => falu_output2[16].CLK
clk => falu_output2[17].CLK
clk => falu_output2[18].CLK
clk => falu_output2[19].CLK
clk => falu_output2[20].CLK
clk => falu_output2[21].CLK
clk => falu_output2[22].CLK
clk => falu_output2[23].CLK
clk => falu_output2[24].CLK
clk => falu_output2[25].CLK
clk => falu_output2[26].CLK
clk => falu_output2[27].CLK
clk => falu_output2[28].CLK
clk => falu_output2[29].CLK
clk => falu_output2[30].CLK
clk => falu_output2[31].CLK
clk => falu_output2[32].CLK
clk => falu_output2[33].CLK
clk => falu_output2[34].CLK
clk => falu_output2[35].CLK
clk => falu_output2[36].CLK
clk => falu_output2[37].CLK
clk => falu_output2[38].CLK
clk => falu_output2[39].CLK
clk => falu_output2[40].CLK
clk => falu_output2[41].CLK
clk => falu_output2[42].CLK
clk => falu_output2[43].CLK
clk => falu_output2[44].CLK
clk => falu_output2[45].CLK
clk => falu_output2[46].CLK
clk => falu_output2[47].CLK
clk => falu_output2[48].CLK
clk => falu_output2[49].CLK
clk => falu_output2[50].CLK
clk => falu_output2[51].CLK
clk => falu_output2[52].CLK
clk => falu_output2[53].CLK
clk => falu_output2[54].CLK
clk => falu_output2[55].CLK
clk => falu_output2[56].CLK
clk => falu_output2[57].CLK
clk => falu_output2[58].CLK
clk => falu_output2[59].CLK
clk => falu_output2[60].CLK
clk => falu_output2[61].CLK
clk => falu_output2[62].CLK
clk => falu_output2[63].CLK
clk => falu_output[0].CLK
clk => falu_output[1].CLK
clk => falu_output[2].CLK
clk => falu_output[3].CLK
clk => falu_output[4].CLK
clk => falu_output[5].CLK
clk => falu_output[6].CLK
clk => falu_output[7].CLK
clk => falu_output[8].CLK
clk => falu_output[9].CLK
clk => falu_output[10].CLK
clk => falu_output[11].CLK
clk => falu_output[12].CLK
clk => falu_output[13].CLK
clk => falu_output[14].CLK
clk => falu_output[15].CLK
clk => falu_output[16].CLK
clk => falu_output[17].CLK
clk => falu_output[18].CLK
clk => falu_output[19].CLK
clk => falu_output[20].CLK
clk => falu_output[21].CLK
clk => falu_output[22].CLK
clk => falu_output[23].CLK
clk => falu_output[24].CLK
clk => falu_output[25].CLK
clk => falu_output[26].CLK
clk => falu_output[27].CLK
clk => falu_output[28].CLK
clk => falu_output[29].CLK
clk => falu_output[30].CLK
clk => falu_output[31].CLK
clk => falu_output[32].CLK
clk => falu_output[33].CLK
clk => falu_output[34].CLK
clk => falu_output[35].CLK
clk => falu_output[36].CLK
clk => falu_output[37].CLK
clk => falu_output[38].CLK
clk => falu_output[39].CLK
clk => falu_output[40].CLK
clk => falu_output[41].CLK
clk => falu_output[42].CLK
clk => falu_output[43].CLK
clk => falu_output[44].CLK
clk => falu_output[45].CLK
clk => falu_output[46].CLK
clk => falu_output[47].CLK
clk => falu_output[48].CLK
clk => falu_output[49].CLK
clk => falu_output[50].CLK
clk => falu_output[51].CLK
clk => falu_output[52].CLK
clk => falu_output[53].CLK
clk => falu_output[54].CLK
clk => falu_output[55].CLK
clk => falu_output[56].CLK
clk => falu_output[57].CLK
clk => falu_output[58].CLK
clk => falu_output[59].CLK
clk => falu_output[60].CLK
clk => falu_output[61].CLK
clk => falu_output[62].CLK
clk => falu_output[63].CLK
clk => falu_work2[0].CLK
clk => falu_work2[1].CLK
clk => falu_work2[2].CLK
clk => falu_work2[3].CLK
clk => falu_work2[4].CLK
clk => falu_work2[5].CLK
clk => falu_work2[6].CLK
clk => falu_work2[7].CLK
clk => falu_work2[8].CLK
clk => falu_work2[9].CLK
clk => falu_work2[10].CLK
clk => falu_work2[11].CLK
clk => falu_work2[12].CLK
clk => falu_work2[13].CLK
clk => falu_work2[14].CLK
clk => falu_work2[15].CLK
clk => falu_work2[16].CLK
clk => falu_work2[17].CLK
clk => falu_work2[18].CLK
clk => falu_work2[19].CLK
clk => falu_work2[20].CLK
clk => falu_work2[21].CLK
clk => falu_work2[22].CLK
clk => falu_work2[23].CLK
clk => falu_work2[24].CLK
clk => falu_work2[25].CLK
clk => falu_work2[26].CLK
clk => falu_work2[27].CLK
clk => falu_work2[28].CLK
clk => falu_work2[29].CLK
clk => falu_work2[30].CLK
clk => falu_work2[31].CLK
clk => falu_work2[32].CLK
clk => falu_work2[33].CLK
clk => falu_work2[34].CLK
clk => falu_work2[35].CLK
clk => falu_work2[36].CLK
clk => falu_work2[37].CLK
clk => falu_work2[38].CLK
clk => falu_work2[39].CLK
clk => falu_work2[40].CLK
clk => falu_work2[41].CLK
clk => falu_work2[42].CLK
clk => falu_work2[43].CLK
clk => falu_work2[44].CLK
clk => falu_work2[45].CLK
clk => falu_work2[46].CLK
clk => falu_work2[47].CLK
clk => falu_work2[48].CLK
clk => falu_work2[49].CLK
clk => falu_work2[50].CLK
clk => falu_work2[51].CLK
clk => falu_work2[52].CLK
clk => falu_work2[53].CLK
clk => falu_work2[54].CLK
clk => falu_work2[55].CLK
clk => falu_work2[56].CLK
clk => falu_work2[57].CLK
clk => falu_work2[58].CLK
clk => falu_work1[0].CLK
clk => falu_work1[1].CLK
clk => falu_work1[2].CLK
clk => falu_work1[3].CLK
clk => falu_work1[4].CLK
clk => falu_work1[5].CLK
clk => falu_work1[6].CLK
clk => falu_work1[7].CLK
clk => falu_work1[8].CLK
clk => falu_work1[9].CLK
clk => falu_work1[10].CLK
clk => falu_work1[11].CLK
clk => falu_work1[12].CLK
clk => falu_work1[13].CLK
clk => falu_work1[14].CLK
clk => falu_work1[15].CLK
clk => falu_work1[16].CLK
clk => falu_work1[17].CLK
clk => falu_work1[18].CLK
clk => falu_work1[19].CLK
clk => falu_work1[20].CLK
clk => falu_work1[21].CLK
clk => falu_work1[22].CLK
clk => falu_work1[23].CLK
clk => falu_work1[24].CLK
clk => falu_work1[25].CLK
clk => falu_work1[26].CLK
clk => falu_work1[27].CLK
clk => falu_work1[28].CLK
clk => falu_work1[29].CLK
clk => falu_work1[30].CLK
clk => falu_work1[31].CLK
clk => falu_work1[32].CLK
clk => falu_work1[33].CLK
clk => falu_work1[34].CLK
clk => falu_work1[35].CLK
clk => falu_work1[36].CLK
clk => falu_work1[37].CLK
clk => falu_work1[38].CLK
clk => falu_work1[39].CLK
clk => falu_work1[40].CLK
clk => falu_work1[41].CLK
clk => falu_work1[42].CLK
clk => falu_work1[43].CLK
clk => falu_work1[44].CLK
clk => falu_work1[45].CLK
clk => falu_work1[46].CLK
clk => falu_work1[47].CLK
clk => falu_work1[48].CLK
clk => falu_work1[49].CLK
clk => falu_work1[50].CLK
clk => falu_work1[51].CLK
clk => falu_work1[52].CLK
clk => falu_work1[53].CLK
clk => falu_work1[54].CLK
clk => falu_work1[55].CLK
clk => falu_work1[56].CLK
clk => falu_work1[57].CLK
clk => falu_work1[58].CLK
clk => falu_pending_divz.CLK
clk => falu_pending_fic.CLK
clk => falu_pending_fiv.CLK
clk => falu_pending_fiu.CLK
clk => falu_flag1.CLK
clk => falu_fps[0].CLK
clk => falu_fps[1].CLK
clk => falu_fps[2].CLK
clk => falu_fps[3].CLK
clk => falu_done.CLK
clk => eis_temp[0].CLK
clk => eis_temp[1].CLK
clk => eis_temp[2].CLK
clk => eis_temp[3].CLK
clk => eis_temp[4].CLK
clk => eis_temp[5].CLK
clk => eis_temp[6].CLK
clk => eis_temp[7].CLK
clk => eis_temp[8].CLK
clk => eis_temp[9].CLK
clk => eis_temp[10].CLK
clk => eis_temp[11].CLK
clk => eis_temp[12].CLK
clk => eis_temp[13].CLK
clk => eis_temp[14].CLK
clk => eis_temp[15].CLK
clk => eis_flag2.CLK
clk => eis_temp2[0].CLK
clk => eis_temp2[1].CLK
clk => eis_temp2[2].CLK
clk => eis_temp2[3].CLK
clk => eis_temp2[4].CLK
clk => eis_temp2[5].CLK
clk => eis_temp2[6].CLK
clk => eis_temp2[7].CLK
clk => eis_temp2[8].CLK
clk => eis_temp2[9].CLK
clk => eis_temp2[10].CLK
clk => eis_temp2[11].CLK
clk => eis_temp2[12].CLK
clk => eis_temp2[13].CLK
clk => eis_temp2[14].CLK
clk => eis_temp2[15].CLK
clk => eis_temp2[16].CLK
clk => eis_temp2[17].CLK
clk => eis_temp2[18].CLK
clk => eis_temp2[19].CLK
clk => eis_temp2[20].CLK
clk => eis_temp2[21].CLK
clk => eis_temp2[22].CLK
clk => eis_temp2[23].CLK
clk => eis_temp2[24].CLK
clk => eis_temp2[25].CLK
clk => eis_temp2[26].CLK
clk => eis_temp2[27].CLK
clk => eis_temp2[28].CLK
clk => eis_temp2[29].CLK
clk => eis_temp2[30].CLK
clk => eis_temp2[31].CLK
clk => eis_flag1.CLK
clk => eis_psw[0].CLK
clk => eis_psw[1].CLK
clk => eis_psw[2].CLK
clk => eis_psw[3].CLK
clk => eis_output32[0].CLK
clk => eis_output32[1].CLK
clk => eis_output32[2].CLK
clk => eis_output32[3].CLK
clk => eis_output32[4].CLK
clk => eis_output32[5].CLK
clk => eis_output32[6].CLK
clk => eis_output32[7].CLK
clk => eis_output32[8].CLK
clk => eis_output32[9].CLK
clk => eis_output32[10].CLK
clk => eis_output32[11].CLK
clk => eis_output32[12].CLK
clk => eis_output32[13].CLK
clk => eis_output32[14].CLK
clk => eis_output32[15].CLK
clk => eis_output[0].CLK
clk => eis_output[1].CLK
clk => eis_output[2].CLK
clk => eis_output[3].CLK
clk => eis_output[4].CLK
clk => eis_output[5].CLK
clk => eis_output[6].CLK
clk => eis_output[7].CLK
clk => eis_output[8].CLK
clk => eis_output[9].CLK
clk => eis_output[10].CLK
clk => eis_output[11].CLK
clk => eis_output[12].CLK
clk => eis_output[13].CLK
clk => eis_output[14].CLK
clk => eis_output[15].CLK
clk => eis_temp1[0].CLK
clk => eis_temp1[1].CLK
clk => eis_temp1[2].CLK
clk => eis_temp1[3].CLK
clk => eis_temp1[4].CLK
clk => eis_temp1[5].CLK
clk => eis_temp1[6].CLK
clk => eis_temp1[7].CLK
clk => eis_temp1[8].CLK
clk => eis_temp1[9].CLK
clk => eis_temp1[10].CLK
clk => eis_temp1[11].CLK
clk => eis_temp1[12].CLK
clk => eis_temp1[13].CLK
clk => eis_temp1[14].CLK
clk => eis_temp1[15].CLK
clk => eis_temp1[16].CLK
clk => eis_temp1[17].CLK
clk => eis_temp1[18].CLK
clk => eis_temp1[19].CLK
clk => eis_temp1[20].CLK
clk => eis_temp1[21].CLK
clk => eis_temp1[22].CLK
clk => eis_temp1[23].CLK
clk => eis_temp1[24].CLK
clk => eis_temp1[25].CLK
clk => eis_temp1[26].CLK
clk => eis_temp1[27].CLK
clk => eis_temp1[28].CLK
clk => eis_temp1[29].CLK
clk => eis_temp1[30].CLK
clk => eis_temp1[31].CLK
clk => alu_input[0].CLK
clk => alu_input[1].CLK
clk => alu_input[2].CLK
clk => alu_input[3].CLK
clk => alu_input[4].CLK
clk => alu_input[5].CLK
clk => alu_input[6].CLK
clk => alu_input[7].CLK
clk => alu_input[8].CLK
clk => alu_input[9].CLK
clk => alu_input[10].CLK
clk => alu_input[11].CLK
clk => alu_input[12].CLK
clk => alu_input[13].CLK
clk => alu_input[14].CLK
clk => alu_input[15].CLK
clk => falu_state[0].CLK
clk => falu_state[1].CLK
clk => falu_state[2].CLK
clk => falu_state[3].CLK
clk => falu_state[4].CLK
clk => falu_state[5].CLK
clk => falu_state[6].CLK
clk => falu_state[7].CLK
clk => fbus_waddr[0].CLK
clk => fbus_waddr[1].CLK
clk => fbus_waddr[2].CLK
clk => fbus_d[0].CLK
clk => fbus_d[1].CLK
clk => fbus_d[2].CLK
clk => fbus_d[3].CLK
clk => fbus_d[4].CLK
clk => fbus_d[5].CLK
clk => fbus_d[6].CLK
clk => fbus_d[7].CLK
clk => fbus_d[8].CLK
clk => fbus_d[9].CLK
clk => fbus_d[10].CLK
clk => fbus_d[11].CLK
clk => fbus_d[12].CLK
clk => fbus_d[13].CLK
clk => fbus_d[14].CLK
clk => fbus_d[15].CLK
clk => fbus_d[16].CLK
clk => fbus_d[17].CLK
clk => fbus_d[18].CLK
clk => fbus_d[19].CLK
clk => fbus_d[20].CLK
clk => fbus_d[21].CLK
clk => fbus_d[22].CLK
clk => fbus_d[23].CLK
clk => fbus_d[24].CLK
clk => fbus_d[25].CLK
clk => fbus_d[26].CLK
clk => fbus_d[27].CLK
clk => fbus_d[28].CLK
clk => fbus_d[29].CLK
clk => fbus_d[30].CLK
clk => fbus_d[31].CLK
clk => fbus_d[32].CLK
clk => fbus_d[33].CLK
clk => fbus_d[34].CLK
clk => fbus_d[35].CLK
clk => fbus_d[36].CLK
clk => fbus_d[37].CLK
clk => fbus_d[38].CLK
clk => fbus_d[39].CLK
clk => fbus_d[40].CLK
clk => fbus_d[41].CLK
clk => fbus_d[42].CLK
clk => fbus_d[43].CLK
clk => fbus_d[44].CLK
clk => fbus_d[45].CLK
clk => fbus_d[46].CLK
clk => fbus_d[47].CLK
clk => fbus_d[48].CLK
clk => fbus_d[49].CLK
clk => fbus_d[50].CLK
clk => fbus_d[51].CLK
clk => fbus_d[52].CLK
clk => fbus_d[53].CLK
clk => fbus_d[54].CLK
clk => fbus_d[55].CLK
clk => fbus_d[56].CLK
clk => fbus_d[57].CLK
clk => fbus_d[58].CLK
clk => fbus_d[59].CLK
clk => fbus_d[60].CLK
clk => fbus_d[61].CLK
clk => fbus_d[62].CLK
clk => fbus_d[63].CLK
clk => falus_input[0].CLK
clk => falus_input[1].CLK
clk => falus_input[2].CLK
clk => falus_input[3].CLK
clk => falus_input[4].CLK
clk => falus_input[5].CLK
clk => falus_input[6].CLK
clk => falus_input[7].CLK
clk => falus_input[8].CLK
clk => falus_input[9].CLK
clk => falus_input[10].CLK
clk => falus_input[11].CLK
clk => falus_input[12].CLK
clk => falus_input[13].CLK
clk => falus_input[14].CLK
clk => falus_input[15].CLK
clk => falus_input[16].CLK
clk => falus_input[17].CLK
clk => falus_input[18].CLK
clk => falus_input[19].CLK
clk => falus_input[20].CLK
clk => falus_input[21].CLK
clk => falus_input[22].CLK
clk => falus_input[23].CLK
clk => falus_input[24].CLK
clk => falus_input[25].CLK
clk => falus_input[26].CLK
clk => falus_input[27].CLK
clk => falus_input[28].CLK
clk => falus_input[29].CLK
clk => falus_input[30].CLK
clk => falus_input[31].CLK
clk => falus_input[32].CLK
clk => falus_input[33].CLK
clk => falus_input[34].CLK
clk => falus_input[35].CLK
clk => falus_input[36].CLK
clk => falus_input[37].CLK
clk => falus_input[38].CLK
clk => falus_input[39].CLK
clk => falus_input[40].CLK
clk => falus_input[41].CLK
clk => falus_input[42].CLK
clk => falus_input[43].CLK
clk => falus_input[44].CLK
clk => falus_input[45].CLK
clk => falus_input[46].CLK
clk => falus_input[47].CLK
clk => falus_input[48].CLK
clk => falus_input[49].CLK
clk => falus_input[50].CLK
clk => falus_input[51].CLK
clk => falus_input[52].CLK
clk => falus_input[53].CLK
clk => falus_input[54].CLK
clk => falus_input[55].CLK
clk => falus_input[56].CLK
clk => falus_input[57].CLK
clk => falus_input[58].CLK
clk => falus_input[59].CLK
clk => falus_input[60].CLK
clk => falus_input[61].CLK
clk => falus_input[62].CLK
clk => falus_input[63].CLK
clk => falu_input[0].CLK
clk => falu_input[1].CLK
clk => falu_input[2].CLK
clk => falu_input[3].CLK
clk => falu_input[4].CLK
clk => falu_input[5].CLK
clk => falu_input[6].CLK
clk => falu_input[7].CLK
clk => falu_input[8].CLK
clk => falu_input[9].CLK
clk => falu_input[10].CLK
clk => falu_input[11].CLK
clk => falu_input[12].CLK
clk => falu_input[13].CLK
clk => falu_input[14].CLK
clk => falu_input[15].CLK
clk => falu_input[16].CLK
clk => falu_input[17].CLK
clk => falu_input[18].CLK
clk => falu_input[19].CLK
clk => falu_input[20].CLK
clk => falu_input[21].CLK
clk => falu_input[22].CLK
clk => falu_input[23].CLK
clk => falu_input[24].CLK
clk => falu_input[25].CLK
clk => falu_input[26].CLK
clk => falu_input[27].CLK
clk => falu_input[28].CLK
clk => falu_input[29].CLK
clk => falu_input[30].CLK
clk => falu_input[31].CLK
clk => falu_input[32].CLK
clk => falu_input[33].CLK
clk => falu_input[34].CLK
clk => falu_input[35].CLK
clk => falu_input[36].CLK
clk => falu_input[37].CLK
clk => falu_input[38].CLK
clk => falu_input[39].CLK
clk => falu_input[40].CLK
clk => falu_input[41].CLK
clk => falu_input[42].CLK
clk => falu_input[43].CLK
clk => falu_input[44].CLK
clk => falu_input[45].CLK
clk => falu_input[46].CLK
clk => falu_input[47].CLK
clk => falu_input[48].CLK
clk => falu_input[49].CLK
clk => falu_input[50].CLK
clk => falu_input[51].CLK
clk => falu_input[52].CLK
clk => falu_input[53].CLK
clk => falu_input[54].CLK
clk => falu_input[55].CLK
clk => falu_input[56].CLK
clk => falu_input[57].CLK
clk => falu_input[58].CLK
clk => falu_input[59].CLK
clk => falu_input[60].CLK
clk => falu_input[61].CLK
clk => falu_input[62].CLK
clk => falu_input[63].CLK
clk => addr_indirect[0].CLK
clk => addr_indirect[1].CLK
clk => addr_indirect[2].CLK
clk => addr_indirect[3].CLK
clk => addr_indirect[4].CLK
clk => addr_indirect[5].CLK
clk => addr_indirect[6].CLK
clk => addr_indirect[7].CLK
clk => addr_indirect[8].CLK
clk => addr_indirect[9].CLK
clk => addr_indirect[10].CLK
clk => addr_indirect[11].CLK
clk => addr_indirect[12].CLK
clk => addr_indirect[13].CLK
clk => addr_indirect[14].CLK
clk => addr_indirect[15].CLK
clk => alut_input[0].CLK
clk => alut_input[1].CLK
clk => alut_input[2].CLK
clk => alut_input[3].CLK
clk => alut_input[4].CLK
clk => alut_input[5].CLK
clk => alut_input[6].CLK
clk => alut_input[7].CLK
clk => alut_input[8].CLK
clk => alut_input[9].CLK
clk => alut_input[10].CLK
clk => alut_input[11].CLK
clk => alut_input[12].CLK
clk => alut_input[13].CLK
clk => alut_input[14].CLK
clk => alut_input[15].CLK
clk => eis_sequencer[0].CLK
clk => eis_sequencer[1].CLK
clk => eis_sequencer[2].CLK
clk => eis_sequencer[3].CLK
clk => eis_sequencer[4].CLK
clk => alus_input[0].CLK
clk => alus_input[1].CLK
clk => alus_input[2].CLK
clk => alus_input[3].CLK
clk => alus_input[4].CLK
clk => alus_input[5].CLK
clk => alus_input[6].CLK
clk => alus_input[7].CLK
clk => alus_input[8].CLK
clk => alus_input[9].CLK
clk => alus_input[10].CLK
clk => alus_input[11].CLK
clk => alus_input[12].CLK
clk => alus_input[13].CLK
clk => alus_input[14].CLK
clk => alus_input[15].CLK
clk => dest_addr[0].CLK
clk => dest_addr[1].CLK
clk => dest_addr[2].CLK
clk => dest_addr[3].CLK
clk => dest_addr[4].CLK
clk => dest_addr[5].CLK
clk => dest_addr[6].CLK
clk => dest_addr[7].CLK
clk => dest_addr[8].CLK
clk => dest_addr[9].CLK
clk => dest_addr[10].CLK
clk => dest_addr[11].CLK
clk => dest_addr[12].CLK
clk => dest_addr[13].CLK
clk => dest_addr[14].CLK
clk => dest_addr[15].CLK
clk => psw_delayedupdate[0].CLK
clk => psw_delayedupdate[1].CLK
clk => psw_delayedupdate[2].CLK
clk => psw_delayedupdate[3].CLK
clk => psw_delayedupdate[4].CLK
clk => psw_delayedupdate[5].CLK
clk => psw_delayedupdate[6].CLK
clk => psw_delayedupdate[7].CLK
clk => psw_delayedupdate[8].CLK
clk => psw_delayedupdate[9].CLK
clk => psw_delayedupdate[10].CLK
clk => psw_delayedupdate[11].CLK
clk => psw_delayedupdate[12].CLK
clk => psw_delayedupdate[13].CLK
clk => psw_delayedupdate[14].CLK
clk => psw_delayedupdate[15].CLK
clk => temp_psw[0].CLK
clk => temp_psw[1].CLK
clk => temp_psw[2].CLK
clk => temp_psw[3].CLK
clk => temp_psw[4].CLK
clk => temp_psw[5].CLK
clk => temp_psw[6].CLK
clk => temp_psw[7].CLK
clk => temp_psw[8].CLK
clk => temp_psw[9].CLK
clk => temp_psw[10].CLK
clk => temp_psw[11].CLK
clk => temp_psw[12].CLK
clk => temp_psw[13].CLK
clk => temp_psw[14].CLK
clk => temp_psw[15].CLK
clk => cons_adrserr~reg0.CLK
clk => consoleautoincd.CLK
clk => consoleautoince.CLK
clk => cons_exadep~reg0.CLK
clk => fbus_raddr[0].CLK
clk => fbus_raddr[1].CLK
clk => fbus_raddr[2].CLK
clk => rbus_ix[0].CLK
clk => rbus_ix[1].CLK
clk => rbus_ix[2].CLK
clk => fbus_fd.CLK
clk => ir_mpr.CLK
clk => ir_facfsrc.CLK
clk => ir_facfdst.CLK
clk => ir_facsrc.CLK
clk => ir_facdst.CLK
clk => ir_fpao.CLK
clk => ir_fpsop2.CLK
clk => ir_dopr.CLK
clk => ir_mfps.CLK
clk => ir_mtps.CLK
clk => ir_mtpd.CLK
clk => ir_mtpi.CLK
clk => ir_mfpd.CLK
clk => ir_mfpi.CLK
clk => ir_csm.CLK
clk => ir_jsr.CLK
clk => ir_jmp.CLK
clk => ir_dop.CLK
clk => ir_sop.CLK
clk => ir_fpmai.CLK
clk => ir_fpmaf.CLK
clk => ir_addr[0].CLK
clk => ir_addr[1].CLK
clk => ir_addr[2].CLK
clk => ir_addr[3].CLK
clk => ir_addr[4].CLK
clk => ir_addr[5].CLK
clk => ir_addr[6].CLK
clk => ir_addr[7].CLK
clk => ir_addr[8].CLK
clk => ir_addr[9].CLK
clk => ir_addr[10].CLK
clk => ir_addr[11].CLK
clk => ir_addr[12].CLK
clk => ir_addr[13].CLK
clk => ir_addr[14].CLK
clk => ir_addr[15].CLK
clk => cons_br[0]~reg0.CLK
clk => cons_br[1]~reg0.CLK
clk => cons_br[2]~reg0.CLK
clk => cons_br[3]~reg0.CLK
clk => cons_br[4]~reg0.CLK
clk => cons_br[5]~reg0.CLK
clk => cons_br[6]~reg0.CLK
clk => cons_br[7]~reg0.CLK
clk => cons_br[8]~reg0.CLK
clk => cons_br[9]~reg0.CLK
clk => cons_br[10]~reg0.CLK
clk => cons_br[11]~reg0.CLK
clk => cons_br[12]~reg0.CLK
clk => cons_br[13]~reg0.CLK
clk => cons_br[14]~reg0.CLK
clk => cons_br[15]~reg0.CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => ir[2].CLK
clk => ir[3].CLK
clk => ir[4].CLK
clk => ir[5].CLK
clk => ir[6].CLK
clk => ir[7].CLK
clk => ir[8].CLK
clk => ir[9].CLK
clk => ir[10].CLK
clk => ir[11].CLK
clk => ir[12].CLK
clk => ir[13].CLK
clk => ir[14].CLK
clk => ir[15].CLK
clk => sr2[0]~reg0.CLK
clk => sr2[1]~reg0.CLK
clk => sr2[2]~reg0.CLK
clk => sr2[3]~reg0.CLK
clk => sr2[4]~reg0.CLK
clk => sr2[5]~reg0.CLK
clk => sr2[6]~reg0.CLK
clk => sr2[7]~reg0.CLK
clk => sr2[8]~reg0.CLK
clk => sr2[9]~reg0.CLK
clk => sr2[10]~reg0.CLK
clk => sr2[11]~reg0.CLK
clk => sr2[12]~reg0.CLK
clk => sr2[13]~reg0.CLK
clk => sr2[14]~reg0.CLK
clk => sr2[15]~reg0.CLK
clk => sr0_ic~reg0.CLK
clk => sr1_dstd[0].CLK
clk => sr1_dstd[1].CLK
clk => sr1_dstd[2].CLK
clk => sr1_dstd[3].CLK
clk => sr1_dstd[4].CLK
clk => sr1_srcd[0].CLK
clk => sr1_srcd[1].CLK
clk => sr1_srcd[2].CLK
clk => sr1_srcd[3].CLK
clk => sr1_srcd[4].CLK
clk => consolestep.CLK
clk => master.CLK
clk => pause.CLK
clk => consoleaddr[0].CLK
clk => consoleaddr[1].CLK
clk => consoleaddr[2].CLK
clk => consoleaddr[3].CLK
clk => consoleaddr[4].CLK
clk => consoleaddr[5].CLK
clk => consoleaddr[6].CLK
clk => consoleaddr[7].CLK
clk => consoleaddr[8].CLK
clk => consoleaddr[9].CLK
clk => consoleaddr[10].CLK
clk => consoleaddr[11].CLK
clk => consoleaddr[12].CLK
clk => consoleaddr[13].CLK
clk => consoleaddr[14].CLK
clk => consoleaddr[15].CLK
clk => consoleaddr[16].CLK
clk => consoleaddr[17].CLK
clk => consoleaddr[18].CLK
clk => consoleaddr[19].CLK
clk => consoleaddr[20].CLK
clk => consoleaddr[21].CLK
clk => run.CLK
clk => yellow_stack_trap_inhibit.CLK
clk => cons_maddr[0]~reg0.CLK
clk => cons_maddr[1]~reg0.CLK
clk => cons_maddr[2]~reg0.CLK
clk => cons_maddr[3]~reg0.CLK
clk => cons_maddr[4]~reg0.CLK
clk => cons_maddr[5]~reg0.CLK
clk => cons_maddr[6]~reg0.CLK
clk => cons_maddr[7]~reg0.CLK
clk => cons_maddr[8]~reg0.CLK
clk => cons_maddr[9]~reg0.CLK
clk => cons_maddr[10]~reg0.CLK
clk => cons_maddr[11]~reg0.CLK
clk => cons_maddr[12]~reg0.CLK
clk => cons_maddr[13]~reg0.CLK
clk => cons_maddr[14]~reg0.CLK
clk => cons_maddr[15]~reg0.CLK
clk => cons_shfr[0]~reg0.CLK
clk => cons_shfr[1]~reg0.CLK
clk => cons_shfr[2]~reg0.CLK
clk => cons_shfr[3]~reg0.CLK
clk => cons_shfr[4]~reg0.CLK
clk => cons_shfr[5]~reg0.CLK
clk => cons_shfr[6]~reg0.CLK
clk => cons_shfr[7]~reg0.CLK
clk => cons_shfr[8]~reg0.CLK
clk => cons_shfr[9]~reg0.CLK
clk => cons_shfr[10]~reg0.CLK
clk => cons_shfr[11]~reg0.CLK
clk => cons_shfr[12]~reg0.CLK
clk => cons_shfr[13]~reg0.CLK
clk => cons_shfr[14]~reg0.CLK
clk => cons_shfr[15]~reg0.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => cons_consphy[0]~reg0.CLK
clk => cons_consphy[1]~reg0.CLK
clk => cons_consphy[2]~reg0.CLK
clk => cons_consphy[3]~reg0.CLK
clk => cons_consphy[4]~reg0.CLK
clk => cons_consphy[5]~reg0.CLK
clk => cons_consphy[6]~reg0.CLK
clk => cons_consphy[7]~reg0.CLK
clk => cons_consphy[8]~reg0.CLK
clk => cons_consphy[9]~reg0.CLK
clk => cons_consphy[10]~reg0.CLK
clk => cons_consphy[11]~reg0.CLK
clk => cons_consphy[12]~reg0.CLK
clk => cons_consphy[13]~reg0.CLK
clk => cons_consphy[14]~reg0.CLK
clk => cons_consphy[15]~reg0.CLK
clk => cons_consphy[16]~reg0.CLK
clk => cons_consphy[17]~reg0.CLK
clk => cons_consphy[18]~reg0.CLK
clk => cons_consphy[19]~reg0.CLK
clk => cons_consphy[20]~reg0.CLK
clk => cons_consphy[21]~reg0.CLK
clk => cons_user~reg0.CLK
clk => cons_super~reg0.CLK
clk => cons_kernel~reg0.CLK
clk => falu_pending_clear.CLK
clk => illhalt~reg0.CLK
clk => ack_mmutrap~reg0.CLK
clk => ack_mmuabort~reg0.CLK
clk => ifetch~reg0.CLK
clk => fbus_we.CLK
clk => rbus_we.CLK
clk => rbus_d[0].CLK
clk => rbus_d[1].CLK
clk => rbus_d[2].CLK
clk => rbus_d[3].CLK
clk => rbus_d[4].CLK
clk => rbus_d[5].CLK
clk => rbus_d[6].CLK
clk => rbus_d[7].CLK
clk => rbus_d[8].CLK
clk => rbus_d[9].CLK
clk => rbus_d[10].CLK
clk => rbus_d[11].CLK
clk => rbus_d[12].CLK
clk => rbus_d[13].CLK
clk => rbus_d[14].CLK
clk => rbus_d[15].CLK
clk => rbus_waddr[0].CLK
clk => rbus_waddr[1].CLK
clk => rbus_waddr[2].CLK
clk => rbus_waddr[3].CLK
clk => rbus_waddr[4].CLK
clk => rbus_waddr[5].CLK
clk => init~reg0.CLK
clk => initcycles[0].CLK
clk => initcycles[1].CLK
clk => initcycles[2].CLK
clk => initcycles[3].CLK
clk => initcycles[4].CLK
clk => initcycles[5].CLK
clk => initcycles[6].CLK
clk => initcycles[7].CLK
clk => initcycles[8].CLK
clk => initcycles[9].CLK
clk => psw_delayedupdate_odd.CLK
clk => psw_delayedupdate_even.CLK
clk => falu_load.CLK
clk => fec[0].CLK
clk => fec[1].CLK
clk => fec[2].CLK
clk => fec[3].CLK
clk => fea[0].CLK
clk => fea[1].CLK
clk => fea[2].CLK
clk => fea[3].CLK
clk => fea[4].CLK
clk => fea[5].CLK
clk => fea[6].CLK
clk => fea[7].CLK
clk => fea[8].CLK
clk => fea[9].CLK
clk => fea[10].CLK
clk => fea[11].CLK
clk => fea[12].CLK
clk => fea[13].CLK
clk => fea[14].CLK
clk => fea[15].CLK
clk => fps[0].CLK
clk => fps[1].CLK
clk => fps[2].CLK
clk => fps[3].CLK
clk => fps[4].CLK
clk => fps[5].CLK
clk => fps[6].CLK
clk => fps[7].CLK
clk => fps[8].CLK
clk => fps[9].CLK
clk => fps[10].CLK
clk => fps[11].CLK
clk => fps[14].CLK
clk => fps[15].CLK
clk => yellow_stack_trap.CLK
clk => red_stack_trap.CLK
clk => npg~reg0.CLK
clk => bg4~reg0.CLK
clk => bg5~reg0.CLK
clk => bg6~reg0.CLK
clk => bg7~reg0.CLK
clk => ir_wait.CLK
clk => ir_rtt.CLK
clk => rbus_cpu_psw11.CLK
clk => rbus_cpu_mode[0].CLK
clk => rbus_cpu_mode[1].CLK
clk => psw[0].CLK
clk => psw[1].CLK
clk => psw[2].CLK
clk => psw[3].CLK
clk => psw[4].CLK
clk => psw[5].CLK
clk => psw[6].CLK
clk => psw[7].CLK
clk => psw[8].CLK
clk => psw[9].CLK
clk => psw[10].CLK
clk => psw[11].CLK
clk => psw[12].CLK
clk => psw[13].CLK
clk => psw[14].CLK
clk => psw[15].CLK
clk => r7[0].CLK
clk => r7[1].CLK
clk => r7[2].CLK
clk => r7[3].CLK
clk => r7[4].CLK
clk => r7[5].CLK
clk => r7[6].CLK
clk => r7[7].CLK
clk => r7[8].CLK
clk => r7[9].CLK
clk => r7[10].CLK
clk => r7[11].CLK
clk => r7[12].CLK
clk => r7[13].CLK
clk => r7[14].CLK
clk => r7[15].CLK
clk => fpuregs:fpuregs0.clk
clk => falu_fsm~1.DATAIN
clk => pdststate~131.DATAIN
clk => psrcstate~131.DATAIN
clk => state~68.DATAIN
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => rbus_cpu_mode.OUTPUTSELECT
reset => rbus_cpu_mode.OUTPUTSELECT
reset => rbus_cpu_psw11.OUTPUTSELECT
reset => ir_rtt.OUTPUTSELECT
reset => ir_wait.OUTPUTSELECT
reset => bg7.OUTPUTSELECT
reset => bg6.OUTPUTSELECT
reset => bg5.OUTPUTSELECT
reset => bg4.OUTPUTSELECT
reset => npg.OUTPUTSELECT
reset => red_stack_trap.OUTPUTSELECT
reset => yellow_stack_trap.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => falu_load.OUTPUTSELECT
reset => psw_delayedupdate_even.OUTPUTSELECT
reset => psw_delayedupdate_odd.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => init.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_we.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => process_3.IN1
reset => alu_input[0].ENA
reset => alu_input[1].ENA
reset => alu_input[2].ENA
reset => alu_input[3].ENA
reset => alu_input[4].ENA
reset => alu_input[5].ENA
reset => alu_input[6].ENA
reset => alu_input[7].ENA
reset => alu_input[8].ENA
reset => alu_input[9].ENA
reset => alu_input[10].ENA
reset => alu_input[11].ENA
reset => alu_input[12].ENA
reset => alu_input[13].ENA
reset => alu_input[14].ENA
reset => alu_input[15].ENA
reset => falu_state[0].ENA
reset => falu_state[1].ENA
reset => falu_state[2].ENA
reset => falu_state[3].ENA
reset => falu_state[4].ENA
reset => falu_state[5].ENA
reset => falu_state[6].ENA
reset => falu_state[7].ENA
reset => fbus_waddr[0].ENA
reset => fbus_waddr[1].ENA
reset => fbus_waddr[2].ENA
reset => fbus_d[0].ENA
reset => fbus_d[1].ENA
reset => fbus_d[2].ENA
reset => fbus_d[3].ENA
reset => fbus_d[4].ENA
reset => fbus_d[5].ENA
reset => fbus_d[6].ENA
reset => fbus_d[7].ENA
reset => fbus_d[8].ENA
reset => fbus_d[9].ENA
reset => fbus_d[10].ENA
reset => fbus_d[11].ENA
reset => fbus_d[12].ENA
reset => fbus_d[13].ENA
reset => fbus_d[14].ENA
reset => fbus_d[15].ENA
reset => fbus_d[16].ENA
reset => fbus_d[17].ENA
reset => fbus_d[18].ENA
reset => fbus_d[19].ENA
reset => fbus_d[20].ENA
reset => fbus_d[21].ENA
reset => fbus_d[22].ENA
reset => fbus_d[23].ENA
reset => fbus_d[24].ENA
reset => fbus_d[25].ENA
reset => fbus_d[26].ENA
reset => fbus_d[27].ENA
reset => fbus_d[28].ENA
reset => fbus_d[29].ENA
reset => fbus_d[30].ENA
reset => fbus_d[31].ENA
reset => fbus_d[32].ENA
reset => fbus_d[33].ENA
reset => fbus_d[34].ENA
reset => fbus_d[35].ENA
reset => fbus_d[36].ENA
reset => fbus_d[37].ENA
reset => fbus_d[38].ENA
reset => fbus_d[39].ENA
reset => fbus_d[40].ENA
reset => fbus_d[41].ENA
reset => fbus_d[42].ENA
reset => fbus_d[43].ENA
reset => fbus_d[44].ENA
reset => fbus_d[45].ENA
reset => fbus_d[46].ENA
reset => fbus_d[47].ENA
reset => fbus_d[48].ENA
reset => fbus_d[49].ENA
reset => fbus_d[50].ENA
reset => fbus_d[51].ENA
reset => fbus_d[52].ENA
reset => fbus_d[53].ENA
reset => fbus_d[54].ENA
reset => fbus_d[55].ENA
reset => fbus_d[56].ENA
reset => fbus_d[57].ENA
reset => fbus_d[58].ENA
reset => fbus_d[59].ENA
reset => fbus_d[60].ENA
reset => fbus_d[61].ENA
reset => fbus_d[62].ENA
reset => fbus_d[63].ENA
reset => falus_input[0].ENA
reset => falus_input[1].ENA
reset => falus_input[2].ENA
reset => falus_input[3].ENA
reset => falus_input[4].ENA
reset => falus_input[5].ENA
reset => falus_input[6].ENA
reset => falus_input[7].ENA
reset => falus_input[8].ENA
reset => falus_input[9].ENA
reset => falus_input[10].ENA
reset => falus_input[11].ENA
reset => falus_input[12].ENA
reset => falus_input[13].ENA
reset => falus_input[14].ENA
reset => falus_input[15].ENA
reset => falus_input[16].ENA
reset => falus_input[17].ENA
reset => falus_input[18].ENA
reset => falus_input[19].ENA
reset => falus_input[20].ENA
reset => falus_input[21].ENA
reset => falus_input[22].ENA
reset => falus_input[23].ENA
reset => falus_input[24].ENA
reset => falus_input[25].ENA
reset => falus_input[26].ENA
reset => falus_input[27].ENA
reset => falus_input[28].ENA
reset => falus_input[29].ENA
reset => falus_input[30].ENA
reset => falus_input[31].ENA
reset => falus_input[32].ENA
reset => falus_input[33].ENA
reset => falus_input[34].ENA
reset => falus_input[35].ENA
reset => falus_input[36].ENA
reset => falus_input[37].ENA
reset => falus_input[38].ENA
reset => falus_input[39].ENA
reset => falus_input[40].ENA
reset => falus_input[41].ENA
reset => falus_input[42].ENA
reset => falus_input[43].ENA
reset => falus_input[44].ENA
reset => falus_input[45].ENA
reset => falus_input[46].ENA
reset => falus_input[47].ENA
reset => falus_input[48].ENA
reset => falus_input[49].ENA
reset => falus_input[50].ENA
reset => falus_input[51].ENA
reset => falus_input[52].ENA
reset => falus_input[53].ENA
reset => falus_input[54].ENA
reset => falus_input[55].ENA
reset => falus_input[56].ENA
reset => falus_input[57].ENA
reset => falus_input[58].ENA
reset => falus_input[59].ENA
reset => falus_input[60].ENA
reset => falus_input[61].ENA
reset => falus_input[62].ENA
reset => falus_input[63].ENA
reset => falu_input[0].ENA
reset => falu_input[1].ENA
reset => falu_input[2].ENA
reset => falu_input[3].ENA
reset => falu_input[4].ENA
reset => falu_input[5].ENA
reset => falu_input[6].ENA
reset => falu_input[7].ENA
reset => falu_input[8].ENA
reset => falu_input[9].ENA
reset => falu_input[10].ENA
reset => falu_input[11].ENA
reset => falu_input[12].ENA
reset => falu_input[13].ENA
reset => falu_input[14].ENA
reset => falu_input[15].ENA
reset => falu_input[16].ENA
reset => falu_input[17].ENA
reset => falu_input[18].ENA
reset => falu_input[19].ENA
reset => falu_input[20].ENA
reset => falu_input[21].ENA
reset => falu_input[22].ENA
reset => falu_input[23].ENA
reset => falu_input[24].ENA
reset => falu_input[25].ENA
reset => falu_input[26].ENA
reset => falu_input[27].ENA
reset => falu_input[28].ENA
reset => falu_input[29].ENA
reset => falu_input[30].ENA
reset => falu_input[31].ENA
reset => falu_input[32].ENA
reset => falu_input[33].ENA
reset => falu_input[34].ENA
reset => falu_input[35].ENA
reset => falu_input[36].ENA
reset => falu_input[37].ENA
reset => falu_input[38].ENA
reset => falu_input[39].ENA
reset => falu_input[40].ENA
reset => falu_input[41].ENA
reset => falu_input[42].ENA
reset => falu_input[43].ENA
reset => falu_input[44].ENA
reset => falu_input[45].ENA
reset => falu_input[46].ENA
reset => falu_input[47].ENA
reset => falu_input[48].ENA
reset => falu_input[49].ENA
reset => falu_input[50].ENA
reset => falu_input[51].ENA
reset => falu_input[52].ENA
reset => falu_input[53].ENA
reset => falu_input[54].ENA
reset => falu_input[55].ENA
reset => falu_input[56].ENA
reset => falu_input[57].ENA
reset => falu_input[58].ENA
reset => falu_input[59].ENA
reset => falu_input[60].ENA
reset => falu_input[61].ENA
reset => falu_input[62].ENA
reset => falu_input[63].ENA
reset => addr_indirect[0].ENA
reset => addr_indirect[1].ENA
reset => addr_indirect[2].ENA
reset => addr_indirect[3].ENA
reset => addr_indirect[4].ENA
reset => addr_indirect[5].ENA
reset => addr_indirect[6].ENA
reset => addr_indirect[7].ENA
reset => addr_indirect[8].ENA
reset => addr_indirect[9].ENA
reset => addr_indirect[10].ENA
reset => addr_indirect[11].ENA
reset => addr_indirect[12].ENA
reset => addr_indirect[13].ENA
reset => addr_indirect[14].ENA
reset => addr_indirect[15].ENA
reset => alut_input[0].ENA
reset => alut_input[1].ENA
reset => alut_input[2].ENA
reset => alut_input[3].ENA
reset => alut_input[4].ENA
reset => alut_input[5].ENA
reset => alut_input[6].ENA
reset => alut_input[7].ENA
reset => alut_input[8].ENA
reset => alut_input[9].ENA
reset => alut_input[10].ENA
reset => alut_input[11].ENA
reset => alut_input[12].ENA
reset => alut_input[13].ENA
reset => alut_input[14].ENA
reset => alut_input[15].ENA
reset => eis_sequencer[0].ENA
reset => eis_sequencer[1].ENA
reset => eis_sequencer[2].ENA
reset => eis_sequencer[3].ENA
reset => eis_sequencer[4].ENA
reset => alus_input[0].ENA
reset => alus_input[1].ENA
reset => alus_input[2].ENA
reset => alus_input[3].ENA
reset => alus_input[4].ENA
reset => alus_input[5].ENA
reset => alus_input[6].ENA
reset => alus_input[7].ENA
reset => alus_input[8].ENA
reset => alus_input[9].ENA
reset => alus_input[10].ENA
reset => alus_input[11].ENA
reset => alus_input[12].ENA
reset => alus_input[13].ENA
reset => alus_input[14].ENA
reset => alus_input[15].ENA
reset => dest_addr[0].ENA
reset => dest_addr[1].ENA
reset => dest_addr[2].ENA
reset => dest_addr[3].ENA
reset => dest_addr[4].ENA
reset => dest_addr[5].ENA
reset => dest_addr[6].ENA
reset => dest_addr[7].ENA
reset => dest_addr[8].ENA
reset => dest_addr[9].ENA
reset => dest_addr[10].ENA
reset => dest_addr[11].ENA
reset => dest_addr[12].ENA
reset => dest_addr[13].ENA
reset => dest_addr[14].ENA
reset => dest_addr[15].ENA
reset => psw_delayedupdate[0].ENA
reset => psw_delayedupdate[1].ENA
reset => psw_delayedupdate[2].ENA
reset => psw_delayedupdate[3].ENA
reset => psw_delayedupdate[4].ENA
reset => psw_delayedupdate[5].ENA
reset => psw_delayedupdate[6].ENA
reset => psw_delayedupdate[7].ENA
reset => psw_delayedupdate[8].ENA
reset => psw_delayedupdate[9].ENA
reset => psw_delayedupdate[10].ENA
reset => psw_delayedupdate[11].ENA
reset => psw_delayedupdate[12].ENA
reset => psw_delayedupdate[13].ENA
reset => psw_delayedupdate[14].ENA
reset => psw_delayedupdate[15].ENA
reset => temp_psw[0].ENA
reset => temp_psw[1].ENA
reset => temp_psw[2].ENA
reset => temp_psw[3].ENA
reset => temp_psw[4].ENA
reset => temp_psw[5].ENA
reset => temp_psw[6].ENA
reset => temp_psw[7].ENA
reset => temp_psw[8].ENA
reset => temp_psw[9].ENA
reset => temp_psw[10].ENA
reset => temp_psw[11].ENA
reset => temp_psw[12].ENA
reset => temp_psw[13].ENA
reset => temp_psw[14].ENA
reset => temp_psw[15].ENA
reset => cons_adrserr~reg0.ENA
reset => consoleautoincd.ENA
reset => consoleautoince.ENA
reset => cons_exadep~reg0.ENA
reset => fbus_raddr[0].ENA
reset => fbus_raddr[1].ENA
reset => fbus_raddr[2].ENA
reset => rbus_ix[0].ENA
reset => rbus_ix[1].ENA
reset => rbus_ix[2].ENA
reset => fbus_fd.ENA
reset => ir_mpr.ENA
reset => ir_facfsrc.ENA
reset => ir_facfdst.ENA
reset => ir_facsrc.ENA
reset => ir_facdst.ENA
reset => ir_fpao.ENA
reset => ir_fpsop2.ENA
reset => ir_dopr.ENA
reset => ir_mfps.ENA
reset => ir_mtps.ENA
reset => ir_mtpd.ENA
reset => ir_mtpi.ENA
reset => ir_mfpd.ENA
reset => ir_mfpi.ENA
reset => ir_csm.ENA
reset => ir_jsr.ENA
reset => ir_jmp.ENA
reset => ir_dop.ENA
reset => ir_sop.ENA
reset => ir_fpmai.ENA
reset => ir_fpmaf.ENA
reset => ir_addr[0].ENA
reset => ir_addr[1].ENA
reset => ir_addr[2].ENA
reset => ir_addr[3].ENA
reset => ir_addr[4].ENA
reset => ir_addr[5].ENA
reset => ir_addr[6].ENA
reset => ir_addr[7].ENA
reset => ir_addr[8].ENA
reset => ir_addr[9].ENA
reset => ir_addr[10].ENA
reset => ir_addr[11].ENA
reset => ir_addr[12].ENA
reset => ir_addr[13].ENA
reset => ir_addr[14].ENA
reset => ir_addr[15].ENA
reset => cons_br[0]~reg0.ENA
reset => cons_br[1]~reg0.ENA
reset => cons_br[2]~reg0.ENA
reset => cons_br[3]~reg0.ENA
reset => cons_br[4]~reg0.ENA
reset => cons_br[5]~reg0.ENA
reset => cons_br[6]~reg0.ENA
reset => cons_br[7]~reg0.ENA
reset => cons_br[8]~reg0.ENA
reset => cons_br[9]~reg0.ENA
reset => cons_br[10]~reg0.ENA
reset => cons_br[11]~reg0.ENA
reset => cons_br[12]~reg0.ENA
reset => cons_br[13]~reg0.ENA
reset => cons_br[14]~reg0.ENA
reset => cons_br[15]~reg0.ENA
reset => ir[0].ENA
reset => ir[1].ENA
reset => ir[2].ENA
reset => ir[3].ENA
reset => ir[4].ENA
reset => ir[5].ENA
reset => ir[6].ENA
reset => ir[7].ENA
reset => ir[8].ENA
reset => ir[9].ENA
reset => ir[10].ENA
reset => ir[11].ENA
reset => ir[12].ENA
reset => ir[13].ENA
reset => ir[14].ENA
reset => ir[15].ENA
reset => sr2[0]~reg0.ENA
reset => sr2[1]~reg0.ENA
reset => sr2[2]~reg0.ENA
reset => sr2[3]~reg0.ENA
reset => sr2[4]~reg0.ENA
reset => sr2[5]~reg0.ENA
reset => sr2[6]~reg0.ENA
reset => sr2[7]~reg0.ENA
reset => sr2[8]~reg0.ENA
reset => sr2[9]~reg0.ENA
reset => sr2[10]~reg0.ENA
reset => sr2[11]~reg0.ENA
reset => sr2[12]~reg0.ENA
reset => sr2[13]~reg0.ENA
reset => sr2[14]~reg0.ENA
reset => sr2[15]~reg0.ENA
reset => sr0_ic~reg0.ENA
reset => sr1_dstd[0].ENA
reset => sr1_dstd[1].ENA
reset => sr1_dstd[2].ENA
reset => sr1_dstd[3].ENA
reset => sr1_dstd[4].ENA
reset => sr1_srcd[0].ENA
reset => sr1_srcd[1].ENA
reset => sr1_srcd[2].ENA
reset => sr1_srcd[3].ENA
reset => sr1_srcd[4].ENA
reset => consolestep.ENA
reset => master.ENA
reset => pause.ENA
reset => consoleaddr[0].ENA
reset => consoleaddr[1].ENA
reset => consoleaddr[2].ENA
reset => consoleaddr[3].ENA
reset => consoleaddr[4].ENA
reset => consoleaddr[5].ENA
reset => consoleaddr[6].ENA
reset => consoleaddr[7].ENA
reset => consoleaddr[8].ENA
reset => consoleaddr[9].ENA
reset => consoleaddr[10].ENA
reset => consoleaddr[11].ENA
reset => consoleaddr[12].ENA
reset => consoleaddr[13].ENA
reset => consoleaddr[14].ENA
reset => consoleaddr[15].ENA
reset => consoleaddr[16].ENA
reset => consoleaddr[17].ENA
reset => consoleaddr[18].ENA
reset => consoleaddr[19].ENA
reset => consoleaddr[20].ENA
reset => consoleaddr[21].ENA
reset => run.ENA
reset => yellow_stack_trap_inhibit.ENA
reset => cons_maddr[0]~reg0.ENA
reset => cons_maddr[1]~reg0.ENA
reset => cons_maddr[2]~reg0.ENA
reset => cons_maddr[3]~reg0.ENA
reset => cons_maddr[4]~reg0.ENA
reset => cons_maddr[5]~reg0.ENA
reset => cons_maddr[6]~reg0.ENA
reset => cons_maddr[7]~reg0.ENA
reset => cons_maddr[8]~reg0.ENA
reset => cons_maddr[9]~reg0.ENA
reset => cons_maddr[10]~reg0.ENA
reset => cons_maddr[11]~reg0.ENA
reset => cons_maddr[12]~reg0.ENA
reset => cons_maddr[13]~reg0.ENA
reset => cons_maddr[14]~reg0.ENA
reset => cons_maddr[15]~reg0.ENA
reset => cons_shfr[0]~reg0.ENA
reset => cons_shfr[1]~reg0.ENA
reset => cons_shfr[2]~reg0.ENA
reset => cons_shfr[3]~reg0.ENA
reset => cons_shfr[4]~reg0.ENA
reset => cons_shfr[5]~reg0.ENA
reset => cons_shfr[6]~reg0.ENA
reset => cons_shfr[7]~reg0.ENA
reset => cons_shfr[8]~reg0.ENA
reset => cons_shfr[9]~reg0.ENA
reset => cons_shfr[10]~reg0.ENA
reset => cons_shfr[11]~reg0.ENA
reset => cons_shfr[12]~reg0.ENA
reset => cons_shfr[13]~reg0.ENA
reset => cons_shfr[14]~reg0.ENA
reset => cons_shfr[15]~reg0.ENA
reset => trap_vector[0].ENA
reset => trap_vector[1].ENA
reset => trap_vector[2].ENA
reset => trap_vector[3].ENA
reset => trap_vector[4].ENA
reset => trap_vector[5].ENA
reset => trap_vector[6].ENA
reset => trap_vector[7].ENA
reset => trap_vector[8].ENA
reset => cons_consphy[0]~reg0.ENA
reset => cons_consphy[1]~reg0.ENA
reset => cons_consphy[2]~reg0.ENA
reset => cons_consphy[3]~reg0.ENA
reset => cons_consphy[4]~reg0.ENA
reset => cons_consphy[5]~reg0.ENA
reset => cons_consphy[6]~reg0.ENA
reset => cons_consphy[7]~reg0.ENA
reset => cons_consphy[8]~reg0.ENA
reset => cons_consphy[9]~reg0.ENA
reset => cons_consphy[10]~reg0.ENA
reset => cons_consphy[11]~reg0.ENA
reset => cons_consphy[12]~reg0.ENA
reset => cons_consphy[13]~reg0.ENA
reset => cons_consphy[14]~reg0.ENA
reset => cons_consphy[15]~reg0.ENA
reset => cons_consphy[16]~reg0.ENA
reset => cons_consphy[17]~reg0.ENA
reset => cons_consphy[18]~reg0.ENA
reset => cons_consphy[19]~reg0.ENA
reset => cons_consphy[20]~reg0.ENA
reset => cons_consphy[21]~reg0.ENA
reset => cons_user~reg0.ENA
reset => cons_super~reg0.ENA
reset => cons_kernel~reg0.ENA
reset => falu_pending_clear.ENA
reset => illhalt~reg0.ENA
reset => ack_mmutrap~reg0.ENA
reset => ack_mmuabort~reg0.ENA
reset => ifetch~reg0.ENA
reset => fbus_we.ENA


|top|unibus:pdp11|xu:xu0|cpu:cpu0|cpuregs:cpuregs0
raddr[0] => Equal0.IN5
raddr[0] => r_loc[0].DATAB
raddr[1] => Equal0.IN4
raddr[1] => Equal4.IN3
raddr[1] => r_loc[1].DATAB
raddr[2] => Equal0.IN3
raddr[2] => Equal4.IN2
raddr[2] => r_loc[2].DATAB
raddr[3] => r_loc[3].DATAB
raddr[4] => Equal1.IN3
raddr[4] => Equal2.IN3
raddr[4] => Equal3.IN3
raddr[5] => Equal1.IN2
raddr[5] => Equal2.IN2
raddr[5] => Equal3.IN2
waddr[0] => Equal5.IN5
waddr[0] => w_loc[0].DATAB
waddr[1] => Equal5.IN4
waddr[1] => Equal9.IN3
waddr[1] => w_loc[1].DATAB
waddr[2] => Equal5.IN3
waddr[2] => Equal9.IN2
waddr[2] => w_loc[2].DATAB
waddr[3] => w_loc[3].DATAB
waddr[4] => Equal6.IN3
waddr[4] => Equal7.IN3
waddr[4] => Equal8.IN3
waddr[5] => Equal6.IN2
waddr[5] => Equal7.IN2
waddr[5] => Equal8.IN2
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
we => process_0.IN1
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0[0] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[1] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[2] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[3] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[4] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[5] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[6] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[7] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[8] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[9] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[10] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[11] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[12] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[13] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[14] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[15] <= r0.DB_MAX_OUTPUT_PORT_TYPE
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK


|top|unibus:pdp11|xu:xu0|cpu:cpu0|fpuregs:fpuregs0
raddr[0] => fpreg1.RADDR
raddr[0] => fpreg2.RADDR
raddr[0] => fpreg3.RADDR
raddr[0] => fpreg4.RADDR
raddr[1] => Equal1.IN3
raddr[1] => fpreg1.RADDR1
raddr[1] => fpreg2.RADDR1
raddr[1] => fpreg3.RADDR1
raddr[1] => fpreg4.RADDR1
raddr[2] => Equal1.IN2
raddr[2] => fpreg1.RADDR2
raddr[2] => fpreg2.RADDR2
raddr[2] => fpreg3.RADDR2
raddr[2] => fpreg4.RADDR2
waddr[0] => fpreg1~2.DATAIN
waddr[0] => fpreg2~3.DATAIN
waddr[0] => fpreg3~3.DATAIN
waddr[0] => fpreg4~3.DATAIN
waddr[0] => fpreg1.WADDR
waddr[0] => fpreg2.WADDR
waddr[0] => fpreg3.WADDR
waddr[0] => fpreg4.WADDR
waddr[1] => Equal0.IN3
waddr[1] => fpreg1~1.DATAIN
waddr[1] => fpreg2~2.DATAIN
waddr[1] => fpreg3~2.DATAIN
waddr[1] => fpreg4~2.DATAIN
waddr[1] => fpreg1.WADDR1
waddr[1] => fpreg2.WADDR1
waddr[1] => fpreg3.WADDR1
waddr[1] => fpreg4.WADDR1
waddr[2] => Equal0.IN2
waddr[2] => fpreg1~0.DATAIN
waddr[2] => fpreg2~1.DATAIN
waddr[2] => fpreg3~1.DATAIN
waddr[2] => fpreg4~1.DATAIN
waddr[2] => fpreg1.WADDR2
waddr[2] => fpreg2.WADDR2
waddr[2] => fpreg3.WADDR2
waddr[2] => fpreg4.WADDR2
d[0] => fpreg4~19.DATAIN
d[0] => fpreg4.DATAIN
d[1] => fpreg4~18.DATAIN
d[1] => fpreg4.DATAIN1
d[2] => fpreg4~17.DATAIN
d[2] => fpreg4.DATAIN2
d[3] => fpreg4~16.DATAIN
d[3] => fpreg4.DATAIN3
d[4] => fpreg4~15.DATAIN
d[4] => fpreg4.DATAIN4
d[5] => fpreg4~14.DATAIN
d[5] => fpreg4.DATAIN5
d[6] => fpreg4~13.DATAIN
d[6] => fpreg4.DATAIN6
d[7] => fpreg4~12.DATAIN
d[7] => fpreg4.DATAIN7
d[8] => fpreg4~11.DATAIN
d[8] => fpreg4.DATAIN8
d[9] => fpreg4~10.DATAIN
d[9] => fpreg4.DATAIN9
d[10] => fpreg4~9.DATAIN
d[10] => fpreg4.DATAIN10
d[11] => fpreg4~8.DATAIN
d[11] => fpreg4.DATAIN11
d[12] => fpreg4~7.DATAIN
d[12] => fpreg4.DATAIN12
d[13] => fpreg4~6.DATAIN
d[13] => fpreg4.DATAIN13
d[14] => fpreg4~5.DATAIN
d[14] => fpreg4.DATAIN14
d[15] => fpreg4~4.DATAIN
d[15] => fpreg4.DATAIN15
d[16] => fpreg3~19.DATAIN
d[16] => fpreg3.DATAIN
d[17] => fpreg3~18.DATAIN
d[17] => fpreg3.DATAIN1
d[18] => fpreg3~17.DATAIN
d[18] => fpreg3.DATAIN2
d[19] => fpreg3~16.DATAIN
d[19] => fpreg3.DATAIN3
d[20] => fpreg3~15.DATAIN
d[20] => fpreg3.DATAIN4
d[21] => fpreg3~14.DATAIN
d[21] => fpreg3.DATAIN5
d[22] => fpreg3~13.DATAIN
d[22] => fpreg3.DATAIN6
d[23] => fpreg3~12.DATAIN
d[23] => fpreg3.DATAIN7
d[24] => fpreg3~11.DATAIN
d[24] => fpreg3.DATAIN8
d[25] => fpreg3~10.DATAIN
d[25] => fpreg3.DATAIN9
d[26] => fpreg3~9.DATAIN
d[26] => fpreg3.DATAIN10
d[27] => fpreg3~8.DATAIN
d[27] => fpreg3.DATAIN11
d[28] => fpreg3~7.DATAIN
d[28] => fpreg3.DATAIN12
d[29] => fpreg3~6.DATAIN
d[29] => fpreg3.DATAIN13
d[30] => fpreg3~5.DATAIN
d[30] => fpreg3.DATAIN14
d[31] => fpreg3~4.DATAIN
d[31] => fpreg3.DATAIN15
d[32] => fpreg2~19.DATAIN
d[32] => fpreg2.DATAIN
d[33] => fpreg2~18.DATAIN
d[33] => fpreg2.DATAIN1
d[34] => fpreg2~17.DATAIN
d[34] => fpreg2.DATAIN2
d[35] => fpreg2~16.DATAIN
d[35] => fpreg2.DATAIN3
d[36] => fpreg2~15.DATAIN
d[36] => fpreg2.DATAIN4
d[37] => fpreg2~14.DATAIN
d[37] => fpreg2.DATAIN5
d[38] => fpreg2~13.DATAIN
d[38] => fpreg2.DATAIN6
d[39] => fpreg2~12.DATAIN
d[39] => fpreg2.DATAIN7
d[40] => fpreg2~11.DATAIN
d[40] => fpreg2.DATAIN8
d[41] => fpreg2~10.DATAIN
d[41] => fpreg2.DATAIN9
d[42] => fpreg2~9.DATAIN
d[42] => fpreg2.DATAIN10
d[43] => fpreg2~8.DATAIN
d[43] => fpreg2.DATAIN11
d[44] => fpreg2~7.DATAIN
d[44] => fpreg2.DATAIN12
d[45] => fpreg2~6.DATAIN
d[45] => fpreg2.DATAIN13
d[46] => fpreg2~5.DATAIN
d[46] => fpreg2.DATAIN14
d[47] => fpreg2~4.DATAIN
d[47] => fpreg2.DATAIN15
d[48] => fpreg1~18.DATAIN
d[48] => fpreg1.DATAIN
d[49] => fpreg1~17.DATAIN
d[49] => fpreg1.DATAIN1
d[50] => fpreg1~16.DATAIN
d[50] => fpreg1.DATAIN2
d[51] => fpreg1~15.DATAIN
d[51] => fpreg1.DATAIN3
d[52] => fpreg1~14.DATAIN
d[52] => fpreg1.DATAIN4
d[53] => fpreg1~13.DATAIN
d[53] => fpreg1.DATAIN5
d[54] => fpreg1~12.DATAIN
d[54] => fpreg1.DATAIN6
d[55] => fpreg1~11.DATAIN
d[55] => fpreg1.DATAIN7
d[56] => fpreg1~10.DATAIN
d[56] => fpreg1.DATAIN8
d[57] => fpreg1~9.DATAIN
d[57] => fpreg1.DATAIN9
d[58] => fpreg1~8.DATAIN
d[58] => fpreg1.DATAIN10
d[59] => fpreg1~7.DATAIN
d[59] => fpreg1.DATAIN11
d[60] => fpreg1~6.DATAIN
d[60] => fpreg1.DATAIN12
d[61] => fpreg1~5.DATAIN
d[61] => fpreg1.DATAIN13
d[62] => fpreg1~4.DATAIN
d[62] => fpreg1.DATAIN14
d[63] => fpreg1~3.DATAIN
d[63] => fpreg1.DATAIN15
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[32] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[33] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[34] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[35] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[36] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[37] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[38] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[39] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[40] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[41] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[42] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[43] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[44] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[45] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[46] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[47] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[48] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[49] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[50] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[51] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[52] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[53] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[54] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[55] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[56] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[57] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[58] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[59] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[60] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[61] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[62] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[63] <= o.DB_MAX_OUTPUT_PORT_TYPE
fpmode => fpreg3.DATAB
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
we => process_0.IN1
clk => fpreg1~19.CLK
clk => fpreg1~0.CLK
clk => fpreg1~1.CLK
clk => fpreg1~2.CLK
clk => fpreg1~3.CLK
clk => fpreg1~4.CLK
clk => fpreg1~5.CLK
clk => fpreg1~6.CLK
clk => fpreg1~7.CLK
clk => fpreg1~8.CLK
clk => fpreg1~9.CLK
clk => fpreg1~10.CLK
clk => fpreg1~11.CLK
clk => fpreg1~12.CLK
clk => fpreg1~13.CLK
clk => fpreg1~14.CLK
clk => fpreg1~15.CLK
clk => fpreg1~16.CLK
clk => fpreg1~17.CLK
clk => fpreg1~18.CLK
clk => fpreg2~0.CLK
clk => fpreg2~1.CLK
clk => fpreg2~2.CLK
clk => fpreg2~3.CLK
clk => fpreg2~4.CLK
clk => fpreg2~5.CLK
clk => fpreg2~6.CLK
clk => fpreg2~7.CLK
clk => fpreg2~8.CLK
clk => fpreg2~9.CLK
clk => fpreg2~10.CLK
clk => fpreg2~11.CLK
clk => fpreg2~12.CLK
clk => fpreg2~13.CLK
clk => fpreg2~14.CLK
clk => fpreg2~15.CLK
clk => fpreg2~16.CLK
clk => fpreg2~17.CLK
clk => fpreg2~18.CLK
clk => fpreg2~19.CLK
clk => fpreg3~0.CLK
clk => fpreg3~1.CLK
clk => fpreg3~2.CLK
clk => fpreg3~3.CLK
clk => fpreg3~4.CLK
clk => fpreg3~5.CLK
clk => fpreg3~6.CLK
clk => fpreg3~7.CLK
clk => fpreg3~8.CLK
clk => fpreg3~9.CLK
clk => fpreg3~10.CLK
clk => fpreg3~11.CLK
clk => fpreg3~12.CLK
clk => fpreg3~13.CLK
clk => fpreg3~14.CLK
clk => fpreg3~15.CLK
clk => fpreg3~16.CLK
clk => fpreg3~17.CLK
clk => fpreg3~18.CLK
clk => fpreg3~19.CLK
clk => fpreg4~0.CLK
clk => fpreg4~1.CLK
clk => fpreg4~2.CLK
clk => fpreg4~3.CLK
clk => fpreg4~4.CLK
clk => fpreg4~5.CLK
clk => fpreg4~6.CLK
clk => fpreg4~7.CLK
clk => fpreg4~8.CLK
clk => fpreg4~9.CLK
clk => fpreg4~10.CLK
clk => fpreg4~11.CLK
clk => fpreg4~12.CLK
clk => fpreg4~13.CLK
clk => fpreg4~14.CLK
clk => fpreg4~15.CLK
clk => fpreg4~16.CLK
clk => fpreg4~17.CLK
clk => fpreg4~18.CLK
clk => fpreg4~19.CLK
clk => fpreg1.CLK0
clk => fpreg2.CLK0
clk => fpreg3.CLK0
clk => fpreg4.CLK0


|top|unibus:pdp11|xu:xu0|mmu:mmu0
cpu_addr_v[0] => mmu_dato.IN1
cpu_addr_v[0] => cpu_datain.IN0
cpu_addr_v[0] => oddaddress.IN0
cpu_addr_v[0] => process_0.IN0
cpu_addr_v[0] => Add3.IN11
cpu_addr_v[0] => bus_addr.DATAA
cpu_addr_v[0] => unibus_addr.DATAA
cpu_addr_v[0] => cpu_datain.IN0
cpu_addr_v[0] => mmu_dato.IN1
cpu_addr_v[0] => process_0.IN0
cpu_addr_v[1] => Add3.IN15
cpu_addr_v[1] => bus_addr.DATAA
cpu_addr_v[1] => unibus_addr.DATAA
cpu_addr_v[1] => mmu_datain.IN1
cpu_addr_v[1] => Mux114.IN3
cpu_addr_v[1] => Mux115.IN3
cpu_addr_v[1] => Mux116.IN3
cpu_addr_v[1] => Mux117.IN3
cpu_addr_v[1] => Mux118.IN3
cpu_addr_v[1] => Mux119.IN3
cpu_addr_v[1] => process_0.IN1
cpu_addr_v[1] => Decoder1.IN3
cpu_addr_v[1] => Equal18.IN39
cpu_addr_v[1] => Equal19.IN39
cpu_addr_v[1] => Equal20.IN39
cpu_addr_v[1] => Equal21.IN39
cpu_addr_v[1] => mmu_datain.IN1
cpu_addr_v[1] => process_0.IN1
cpu_addr_v[1] => par1_00~3.DATAIN
cpu_addr_v[1] => par0_00~4.DATAIN
cpu_addr_v[1] => par1_01~4.DATAIN
cpu_addr_v[1] => par0_01~4.DATAIN
cpu_addr_v[1] => par1_11~4.DATAIN
cpu_addr_v[1] => par0_11~4.DATAIN
cpu_addr_v[1] => pdr1_00~4.DATAIN
cpu_addr_v[1] => pdr0_00~4.DATAIN
cpu_addr_v[1] => pdr1_01~4.DATAIN
cpu_addr_v[1] => pdr0_01~4.DATAIN
cpu_addr_v[1] => pdr1_11~4.DATAIN
cpu_addr_v[1] => pdr0_11~4.DATAIN
cpu_addr_v[1] => par1_00.WADDR
cpu_addr_v[1] => par1_00.RADDR
cpu_addr_v[1] => par1_01.WADDR
cpu_addr_v[1] => par1_01.RADDR
cpu_addr_v[1] => par1_11.WADDR
cpu_addr_v[1] => par1_11.RADDR
cpu_addr_v[1] => par0_00.WADDR
cpu_addr_v[1] => par0_00.RADDR
cpu_addr_v[1] => par0_01.WADDR
cpu_addr_v[1] => par0_01.RADDR
cpu_addr_v[1] => par0_11.WADDR
cpu_addr_v[1] => par0_11.RADDR
cpu_addr_v[1] => pdr1_00.WADDR
cpu_addr_v[1] => pdr1_00.RADDR
cpu_addr_v[1] => pdr1_01.WADDR
cpu_addr_v[1] => pdr1_01.RADDR
cpu_addr_v[1] => pdr1_11.WADDR
cpu_addr_v[1] => pdr1_11.RADDR
cpu_addr_v[1] => pdr0_00.WADDR
cpu_addr_v[1] => pdr0_00.RADDR
cpu_addr_v[1] => pdr0_01.WADDR
cpu_addr_v[1] => pdr0_01.RADDR
cpu_addr_v[1] => pdr0_11.WADDR
cpu_addr_v[1] => pdr0_11.RADDR
cpu_addr_v[2] => Add3.IN14
cpu_addr_v[2] => bus_addr.DATAA
cpu_addr_v[2] => unibus_addr.DATAA
cpu_addr_v[2] => Mux114.IN2
cpu_addr_v[2] => Mux115.IN2
cpu_addr_v[2] => Mux116.IN2
cpu_addr_v[2] => Mux117.IN2
cpu_addr_v[2] => Mux118.IN2
cpu_addr_v[2] => Mux119.IN2
cpu_addr_v[2] => Decoder1.IN2
cpu_addr_v[2] => ubmb0~5.DATAIN
cpu_addr_v[2] => ubmb1~5.DATAIN
cpu_addr_v[2] => ubmb2~5.DATAIN
cpu_addr_v[2] => Equal18.IN38
cpu_addr_v[2] => Equal19.IN38
cpu_addr_v[2] => Equal20.IN38
cpu_addr_v[2] => Equal21.IN38
cpu_addr_v[2] => par1_00~2.DATAIN
cpu_addr_v[2] => par0_00~3.DATAIN
cpu_addr_v[2] => par1_01~3.DATAIN
cpu_addr_v[2] => par0_01~3.DATAIN
cpu_addr_v[2] => par1_11~3.DATAIN
cpu_addr_v[2] => par0_11~3.DATAIN
cpu_addr_v[2] => pdr1_00~3.DATAIN
cpu_addr_v[2] => pdr0_00~3.DATAIN
cpu_addr_v[2] => pdr1_01~3.DATAIN
cpu_addr_v[2] => pdr0_01~3.DATAIN
cpu_addr_v[2] => pdr1_11~3.DATAIN
cpu_addr_v[2] => pdr0_11~3.DATAIN
cpu_addr_v[2] => ubmb0.WADDR
cpu_addr_v[2] => ubmb0.RADDR
cpu_addr_v[2] => ubmb1.WADDR
cpu_addr_v[2] => ubmb1.RADDR
cpu_addr_v[2] => ubmb2.WADDR
cpu_addr_v[2] => ubmb2.RADDR
cpu_addr_v[2] => par1_00.WADDR1
cpu_addr_v[2] => par1_00.RADDR1
cpu_addr_v[2] => par1_01.WADDR1
cpu_addr_v[2] => par1_01.RADDR1
cpu_addr_v[2] => par1_11.WADDR1
cpu_addr_v[2] => par1_11.RADDR1
cpu_addr_v[2] => par0_00.WADDR1
cpu_addr_v[2] => par0_00.RADDR1
cpu_addr_v[2] => par0_01.WADDR1
cpu_addr_v[2] => par0_01.RADDR1
cpu_addr_v[2] => par0_11.WADDR1
cpu_addr_v[2] => par0_11.RADDR1
cpu_addr_v[2] => pdr1_00.WADDR1
cpu_addr_v[2] => pdr1_00.RADDR1
cpu_addr_v[2] => pdr1_01.WADDR1
cpu_addr_v[2] => pdr1_01.RADDR1
cpu_addr_v[2] => pdr1_11.WADDR1
cpu_addr_v[2] => pdr1_11.RADDR1
cpu_addr_v[2] => pdr0_00.WADDR1
cpu_addr_v[2] => pdr0_00.RADDR1
cpu_addr_v[2] => pdr0_01.WADDR1
cpu_addr_v[2] => pdr0_01.RADDR1
cpu_addr_v[2] => pdr0_11.WADDR1
cpu_addr_v[2] => pdr0_11.RADDR1
cpu_addr_v[3] => Add3.IN13
cpu_addr_v[3] => bus_addr.DATAA
cpu_addr_v[3] => unibus_addr.DATAA
cpu_addr_v[3] => Mux114.IN1
cpu_addr_v[3] => Mux115.IN1
cpu_addr_v[3] => Mux116.IN1
cpu_addr_v[3] => Mux117.IN1
cpu_addr_v[3] => Mux118.IN1
cpu_addr_v[3] => Mux119.IN1
cpu_addr_v[3] => Decoder1.IN1
cpu_addr_v[3] => ubmb0~4.DATAIN
cpu_addr_v[3] => ubmb1~4.DATAIN
cpu_addr_v[3] => ubmb2~4.DATAIN
cpu_addr_v[3] => Equal18.IN37
cpu_addr_v[3] => Equal19.IN37
cpu_addr_v[3] => Equal20.IN37
cpu_addr_v[3] => Equal21.IN37
cpu_addr_v[3] => par1_00~1.DATAIN
cpu_addr_v[3] => par0_00~2.DATAIN
cpu_addr_v[3] => par1_01~2.DATAIN
cpu_addr_v[3] => par0_01~2.DATAIN
cpu_addr_v[3] => par1_11~2.DATAIN
cpu_addr_v[3] => par0_11~2.DATAIN
cpu_addr_v[3] => pdr1_00~2.DATAIN
cpu_addr_v[3] => pdr0_00~2.DATAIN
cpu_addr_v[3] => pdr1_01~2.DATAIN
cpu_addr_v[3] => pdr0_01~2.DATAIN
cpu_addr_v[3] => pdr1_11~2.DATAIN
cpu_addr_v[3] => pdr0_11~2.DATAIN
cpu_addr_v[3] => ubmb0.WADDR1
cpu_addr_v[3] => ubmb0.RADDR1
cpu_addr_v[3] => ubmb1.WADDR1
cpu_addr_v[3] => ubmb1.RADDR1
cpu_addr_v[3] => ubmb2.WADDR1
cpu_addr_v[3] => ubmb2.RADDR1
cpu_addr_v[3] => par1_00.WADDR2
cpu_addr_v[3] => par1_00.RADDR2
cpu_addr_v[3] => par1_01.WADDR2
cpu_addr_v[3] => par1_01.RADDR2
cpu_addr_v[3] => par1_11.WADDR2
cpu_addr_v[3] => par1_11.RADDR2
cpu_addr_v[3] => par0_00.WADDR2
cpu_addr_v[3] => par0_00.RADDR2
cpu_addr_v[3] => par0_01.WADDR2
cpu_addr_v[3] => par0_01.RADDR2
cpu_addr_v[3] => par0_11.WADDR2
cpu_addr_v[3] => par0_11.RADDR2
cpu_addr_v[3] => pdr1_00.WADDR2
cpu_addr_v[3] => pdr1_00.RADDR2
cpu_addr_v[3] => pdr1_01.WADDR2
cpu_addr_v[3] => pdr1_01.RADDR2
cpu_addr_v[3] => pdr1_11.WADDR2
cpu_addr_v[3] => pdr1_11.RADDR2
cpu_addr_v[3] => pdr0_00.WADDR2
cpu_addr_v[3] => pdr0_00.RADDR2
cpu_addr_v[3] => pdr0_01.WADDR2
cpu_addr_v[3] => pdr0_01.RADDR2
cpu_addr_v[3] => pdr0_11.WADDR2
cpu_addr_v[3] => pdr0_11.RADDR2
cpu_addr_v[4] => Add3.IN12
cpu_addr_v[4] => bus_addr.DATAA
cpu_addr_v[4] => unibus_addr.DATAA
cpu_addr_v[4] => Mux114.IN0
cpu_addr_v[4] => Mux115.IN0
cpu_addr_v[4] => Mux116.IN0
cpu_addr_v[4] => Mux117.IN0
cpu_addr_v[4] => Mux118.IN0
cpu_addr_v[4] => Mux119.IN0
cpu_addr_v[4] => Decoder1.IN0
cpu_addr_v[4] => ubmb0~3.DATAIN
cpu_addr_v[4] => ubmb1~3.DATAIN
cpu_addr_v[4] => ubmb2~3.DATAIN
cpu_addr_v[4] => Equal18.IN36
cpu_addr_v[4] => Equal19.IN36
cpu_addr_v[4] => Equal20.IN36
cpu_addr_v[4] => Equal21.IN36
cpu_addr_v[4] => mmu_addr_match.IN1
cpu_addr_v[4] => par1_00~0.DATAIN
cpu_addr_v[4] => par0_00~1.DATAIN
cpu_addr_v[4] => par1_01~1.DATAIN
cpu_addr_v[4] => par0_01~1.DATAIN
cpu_addr_v[4] => par1_11~1.DATAIN
cpu_addr_v[4] => par0_11~1.DATAIN
cpu_addr_v[4] => pdr1_00~1.DATAIN
cpu_addr_v[4] => pdr0_00~1.DATAIN
cpu_addr_v[4] => pdr1_01~1.DATAIN
cpu_addr_v[4] => pdr0_01~1.DATAIN
cpu_addr_v[4] => pdr1_11~1.DATAIN
cpu_addr_v[4] => pdr0_11~1.DATAIN
cpu_addr_v[4] => ubmb0.WADDR2
cpu_addr_v[4] => ubmb0.RADDR2
cpu_addr_v[4] => ubmb1.WADDR2
cpu_addr_v[4] => ubmb1.RADDR2
cpu_addr_v[4] => ubmb2.WADDR2
cpu_addr_v[4] => ubmb2.RADDR2
cpu_addr_v[4] => par1_00.WADDR3
cpu_addr_v[4] => par1_00.RADDR3
cpu_addr_v[4] => par1_01.WADDR3
cpu_addr_v[4] => par1_01.RADDR3
cpu_addr_v[4] => par1_11.WADDR3
cpu_addr_v[4] => par1_11.RADDR3
cpu_addr_v[4] => par0_00.WADDR3
cpu_addr_v[4] => par0_00.RADDR3
cpu_addr_v[4] => par0_01.WADDR3
cpu_addr_v[4] => par0_01.RADDR3
cpu_addr_v[4] => par0_11.WADDR3
cpu_addr_v[4] => par0_11.RADDR3
cpu_addr_v[4] => pdr1_00.WADDR3
cpu_addr_v[4] => pdr1_00.RADDR3
cpu_addr_v[4] => pdr1_01.WADDR3
cpu_addr_v[4] => pdr1_01.RADDR3
cpu_addr_v[4] => pdr1_11.WADDR3
cpu_addr_v[4] => pdr1_11.RADDR3
cpu_addr_v[4] => pdr0_00.WADDR3
cpu_addr_v[4] => pdr0_00.RADDR3
cpu_addr_v[4] => pdr0_01.WADDR3
cpu_addr_v[4] => pdr0_01.RADDR3
cpu_addr_v[4] => pdr0_11.WADDR3
cpu_addr_v[4] => pdr0_11.RADDR3
cpu_addr_v[5] => Equal18.IN40
cpu_addr_v[5] => Equal19.IN40
cpu_addr_v[5] => Equal20.IN40
cpu_addr_v[5] => Equal21.IN40
cpu_addr_v[5] => Add3.IN16
cpu_addr_v[5] => bus_addr.DATAA
cpu_addr_v[5] => unibus_addr.DATAA
cpu_addr_v[5] => ubmb0~2.DATAIN
cpu_addr_v[5] => ubmb1~2.DATAIN
cpu_addr_v[5] => ubmb2~2.DATAIN
cpu_addr_v[5] => Equal27.IN40
cpu_addr_v[5] => Equal28.IN40
cpu_addr_v[5] => Equal29.IN40
cpu_addr_v[5] => Equal30.IN40
cpu_addr_v[5] => Equal31.IN40
cpu_addr_v[5] => Equal32.IN40
cpu_addr_v[5] => ubmb0.WADDR3
cpu_addr_v[5] => ubmb0.RADDR3
cpu_addr_v[5] => ubmb1.WADDR3
cpu_addr_v[5] => ubmb1.RADDR3
cpu_addr_v[5] => ubmb2.WADDR3
cpu_addr_v[5] => ubmb2.RADDR3
cpu_addr_v[6] => Add0.IN12
cpu_addr_v[6] => Add1.IN16
cpu_addr_v[6] => addr_p.DATAA
cpu_addr_v[6] => LessThan0.IN7
cpu_addr_v[6] => LessThan1.IN7
cpu_addr_v[6] => ubmb0~1.DATAIN
cpu_addr_v[6] => ubmb1~1.DATAIN
cpu_addr_v[6] => ubmb2~1.DATAIN
cpu_addr_v[6] => ubmb0.WADDR4
cpu_addr_v[6] => ubmb1.WADDR4
cpu_addr_v[6] => ubmb2.WADDR4
cpu_addr_v[7] => Add0.IN11
cpu_addr_v[7] => Add1.IN15
cpu_addr_v[7] => addr_p.DATAA
cpu_addr_v[7] => LessThan0.IN6
cpu_addr_v[7] => LessThan1.IN6
cpu_addr_v[8] => Add0.IN10
cpu_addr_v[8] => Add1.IN14
cpu_addr_v[8] => addr_p.DATAA
cpu_addr_v[8] => LessThan0.IN5
cpu_addr_v[8] => LessThan1.IN5
cpu_addr_v[9] => Add0.IN9
cpu_addr_v[9] => Add1.IN13
cpu_addr_v[9] => addr_p.DATAA
cpu_addr_v[9] => LessThan0.IN4
cpu_addr_v[9] => LessThan1.IN4
cpu_addr_v[10] => Add0.IN8
cpu_addr_v[10] => Add1.IN12
cpu_addr_v[10] => addr_p.DATAA
cpu_addr_v[10] => LessThan0.IN3
cpu_addr_v[10] => LessThan1.IN3
cpu_addr_v[11] => Add0.IN7
cpu_addr_v[11] => Add1.IN11
cpu_addr_v[11] => addr_p.DATAA
cpu_addr_v[11] => LessThan0.IN2
cpu_addr_v[11] => LessThan1.IN2
cpu_addr_v[12] => Add0.IN6
cpu_addr_v[12] => Add1.IN10
cpu_addr_v[12] => addr_p.DATAA
cpu_addr_v[12] => LessThan0.IN1
cpu_addr_v[12] => LessThan1.IN1
cpu_addr_v[13] => Equal4.IN5
cpu_addr_v[13] => addr_p.DATAA
cpu_addr_v[13] => sr0.DATAB
cpu_addr_v[13] => Decoder0.IN3
cpu_addr_v[13] => par1_00.PORTBRADDR
cpu_addr_v[13] => par1_01.PORTBRADDR
cpu_addr_v[13] => par1_11.PORTBRADDR
cpu_addr_v[13] => par0_00.PORTBRADDR
cpu_addr_v[13] => par0_01.PORTBRADDR
cpu_addr_v[13] => par0_11.PORTBRADDR
cpu_addr_v[13] => pdr1_00.PORTBRADDR
cpu_addr_v[13] => pdr1_01.PORTBRADDR
cpu_addr_v[13] => pdr1_11.PORTBRADDR
cpu_addr_v[13] => pdr0_00.PORTBRADDR
cpu_addr_v[13] => pdr0_01.PORTBRADDR
cpu_addr_v[13] => pdr0_11.PORTBRADDR
cpu_addr_v[14] => Equal4.IN4
cpu_addr_v[14] => addr_p.DATAA
cpu_addr_v[14] => sr0.DATAB
cpu_addr_v[14] => Decoder0.IN2
cpu_addr_v[14] => par1_00.PORTBRADDR1
cpu_addr_v[14] => par1_01.PORTBRADDR1
cpu_addr_v[14] => par1_11.PORTBRADDR1
cpu_addr_v[14] => par0_00.PORTBRADDR1
cpu_addr_v[14] => par0_01.PORTBRADDR1
cpu_addr_v[14] => par0_11.PORTBRADDR1
cpu_addr_v[14] => pdr1_00.PORTBRADDR1
cpu_addr_v[14] => pdr1_01.PORTBRADDR1
cpu_addr_v[14] => pdr1_11.PORTBRADDR1
cpu_addr_v[14] => pdr0_00.PORTBRADDR1
cpu_addr_v[14] => pdr0_01.PORTBRADDR1
cpu_addr_v[14] => pdr0_11.PORTBRADDR1
cpu_addr_v[15] => Equal4.IN3
cpu_addr_v[15] => addr_p.DATAA
cpu_addr_v[15] => sr0.DATAB
cpu_addr_v[15] => Decoder0.IN1
cpu_addr_v[15] => par1_00.PORTBRADDR2
cpu_addr_v[15] => par1_01.PORTBRADDR2
cpu_addr_v[15] => par1_11.PORTBRADDR2
cpu_addr_v[15] => par0_00.PORTBRADDR2
cpu_addr_v[15] => par0_01.PORTBRADDR2
cpu_addr_v[15] => par0_11.PORTBRADDR2
cpu_addr_v[15] => pdr1_00.PORTBRADDR2
cpu_addr_v[15] => pdr1_01.PORTBRADDR2
cpu_addr_v[15] => pdr1_11.PORTBRADDR2
cpu_addr_v[15] => pdr0_00.PORTBRADDR2
cpu_addr_v[15] => pdr0_01.PORTBRADDR2
cpu_addr_v[15] => pdr0_11.PORTBRADDR2
cpu_datain[0] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[1] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[2] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[3] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[4] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[5] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[6] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[7] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[8] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[9] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[10] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[11] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[12] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[13] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[14] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[15] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[8] => mmu_dato.DATAB
cpu_dataout[8] => mmu_dato.DATAB
cpu_dataout[9] => mmu_dato.DATAB
cpu_dataout[9] => mmu_dato.DATAB
cpu_dataout[10] => mmu_dato.DATAB
cpu_dataout[10] => mmu_dato.DATAB
cpu_dataout[11] => mmu_dato.DATAB
cpu_dataout[11] => mmu_dato.DATAB
cpu_dataout[12] => mmu_dato.DATAB
cpu_dataout[12] => mmu_dato.DATAB
cpu_dataout[13] => mmu_dato.DATAB
cpu_dataout[13] => mmu_dato.DATAB
cpu_dataout[14] => mmu_dato.DATAB
cpu_dataout[14] => mmu_dato.DATAB
cpu_dataout[15] => mmu_dato.DATAB
cpu_dataout[15] => mmu_dato.DATAB
cpu_rd => abort_nonresident.IN0
cpu_rd => trap_mm.IN1
cpu_rd => bus_control_dati.IN0
cpu_rd => unibus_control_dati.IN1
cpu_rd => process_0.IN1
cpu_rd => paro2valid.OUTPUTSELECT
cpu_rd => par1_00.OUTPUTSELECT
cpu_rd => par0_00.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => par1_01.OUTPUTSELECT
cpu_rd => par0_01.OUTPUTSELECT
cpu_rd => par1_11.OUTPUTSELECT
cpu_rd => par0_11.OUTPUTSELECT
cpu_rd => pdro2valid.OUTPUTSELECT
cpu_rd => pdr1_00.OUTPUTSELECT
cpu_rd => pdr0_00.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdra.OUTPUTSELECT
cpu_rd => pdrw.OUTPUTSELECT
cpu_rd => pdr1_01.OUTPUTSELECT
cpu_rd => pdr0_01.OUTPUTSELECT
cpu_rd => pdr1_11.OUTPUTSELECT
cpu_rd => pdr0_11.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmb0.OUTPUTSELECT
cpu_rd => ubmb1.OUTPUTSELECT
cpu_rd => ubmb2.OUTPUTSELECT
cpu_rd => ubmo2valid.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => bus_control_dato.IN0
cpu_rd => unibus_control_dato.IN1
cpu_wr => abort_nonresident.IN1
cpu_wr => abort_readonly.IN1
cpu_wr => abort_readonly.IN1
cpu_wr => trap_mm.IN1
cpu_wr => bus_control_dato.IN1
cpu_wr => unibus_control_dato.IN1
cpu_wr => mmu_dato.IN0
cpu_wr => mmu_dato.IN0
cpu_wr => process_0.IN1
cpu_wr => process_0.IN1
cpu_wr => mmu_lma_c1.DATAB
cpu_wr => par1_00.OUTPUTSELECT
cpu_wr => par0_00.OUTPUTSELECT
cpu_wr => par1_01.OUTPUTSELECT
cpu_wr => par0_01.OUTPUTSELECT
cpu_wr => par1_11.OUTPUTSELECT
cpu_wr => par0_11.OUTPUTSELECT
cpu_wr => pdr1_00.OUTPUTSELECT
cpu_wr => pdr0_00.OUTPUTSELECT
cpu_wr => pdr1_01.OUTPUTSELECT
cpu_wr => pdr0_01.OUTPUTSELECT
cpu_wr => pdr1_11.OUTPUTSELECT
cpu_wr => pdr0_11.OUTPUTSELECT
cpu_wr => ubmb0.OUTPUTSELECT
cpu_wr => ubmb1.OUTPUTSELECT
cpu_wr => ubmb2.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_dw8 => bus_control_datob.IN1
cpu_dw8 => unibus_control_datob.IN1
cpu_dw8 => mmu_dato.IN1
cpu_dw8 => cpu_datain.IN1
cpu_dw8 => cpu_datain.IN1
cpu_dw8 => mmu_lma_c0.DATAB
cpu_dw8 => oddaddress.IN1
cpu_dw8 => mmu_dato.IN1
cpu_dw8 => process_0.IN1
cpu_dw8 => process_0.IN1
cpu_cp => psw_mmumode[1].OUTPUTSELECT
cpu_cp => psw_mmumode[0].OUTPUTSELECT
mmutrap <= mmutrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_mmutrap => mmutrap.OUTPUTSELECT
mmuabort <= mmuabort.DB_MAX_OUTPUT_PORT_TYPE
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => abort_acknowledged.OUTPUTSELECT
mmuoddabort <= oddabort.DB_MAX_OUTPUT_PORT_TYPE
sr0_ic => sr0.DATAB
sr1_in[0] => sr1.DATAB
sr1_in[0] => sr1.DATAB
sr1_in[1] => sr1.DATAB
sr1_in[1] => sr1.DATAB
sr1_in[2] => sr1.DATAB
sr1_in[2] => sr1.DATAB
sr1_in[3] => sr1.DATAB
sr1_in[3] => sr1.DATAB
sr1_in[4] => sr1.DATAB
sr1_in[4] => sr1.DATAB
sr1_in[5] => sr1.DATAB
sr1_in[5] => sr1.DATAB
sr1_in[6] => sr1.DATAB
sr1_in[6] => sr1.DATAB
sr1_in[7] => sr1.DATAB
sr1_in[7] => sr1.DATAB
sr1_in[8] => sr1.DATAB
sr1_in[8] => sr1.DATAB
sr1_in[9] => sr1.DATAB
sr1_in[9] => sr1.DATAB
sr1_in[10] => sr1.DATAB
sr1_in[10] => sr1.DATAB
sr1_in[11] => sr1.DATAB
sr1_in[11] => sr1.DATAB
sr1_in[12] => sr1.DATAB
sr1_in[12] => sr1.DATAB
sr1_in[13] => sr1.DATAB
sr1_in[13] => sr1.DATAB
sr1_in[14] => sr1.DATAB
sr1_in[14] => sr1.DATAB
sr1_in[15] => sr1.DATAB
sr1_in[15] => sr1.DATAB
sr2_in[0] => sr2.DATAB
sr2_in[0] => sr2.DATAB
sr2_in[1] => sr2.DATAB
sr2_in[1] => sr2.DATAB
sr2_in[2] => sr2.DATAB
sr2_in[2] => sr2.DATAB
sr2_in[3] => sr2.DATAB
sr2_in[3] => sr2.DATAB
sr2_in[4] => sr2.DATAB
sr2_in[4] => sr2.DATAB
sr2_in[5] => sr2.DATAB
sr2_in[5] => sr2.DATAB
sr2_in[6] => sr2.DATAB
sr2_in[6] => sr2.DATAB
sr2_in[7] => sr2.DATAB
sr2_in[7] => sr2.DATAB
sr2_in[8] => sr2.DATAB
sr2_in[8] => sr2.DATAB
sr2_in[9] => sr2.DATAB
sr2_in[9] => sr2.DATAB
sr2_in[10] => sr2.DATAB
sr2_in[10] => sr2.DATAB
sr2_in[11] => sr2.DATAB
sr2_in[11] => sr2.DATAB
sr2_in[12] => sr2.DATAB
sr2_in[12] => sr2.DATAB
sr2_in[13] => sr2.DATAB
sr2_in[13] => sr2.DATAB
sr2_in[14] => sr2.DATAB
sr2_in[14] => sr2.DATAB
sr2_in[15] => sr2.DATAB
sr2_in[15] => sr2.DATAB
dstfreference => addr_p.IN1
sr3csmenable <= sr3csmenable.DB_MAX_OUTPUT_PORT_TYPE
ifetch => abort_acknowledged.OUTPUTSELECT
mmu_lma_c1 <= mmu_lma_c1~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_c0 <= mmu_lma_c0~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[0] <= mmu_lma_eub[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[1] <= mmu_lma_eub[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[2] <= mmu_lma_eub[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[3] <= mmu_lma_eub[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[4] <= mmu_lma_eub[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[5] <= mmu_lma_eub[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[6] <= mmu_lma_eub[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[7] <= mmu_lma_eub[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[8] <= mmu_lma_eub[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[9] <= mmu_lma_eub[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[10] <= mmu_lma_eub[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[11] <= mmu_lma_eub[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[12] <= mmu_lma_eub[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[13] <= mmu_lma_eub[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[14] <= mmu_lma_eub[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[15] <= mmu_lma_eub[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[16] <= mmu_lma_eub[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[17] <= mmu_lma_eub[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[18] <= mmu_lma_eub[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[19] <= mmu_lma_eub[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[20] <= mmu_lma_eub[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[21] <= mmu_lma_eub[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_unibus_mapped <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[1] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[2] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[3] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[4] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[5] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[6] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[7] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[8] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[9] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[10] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[11] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[12] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[13] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[14] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[15] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[16] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[17] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[18] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[19] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[20] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[21] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[0] => mmu_datain.DATAA
bus_dati[0] => unibus_busmaster_dati[0].DATAIN
bus_dati[1] => mmu_datain.DATAA
bus_dati[1] => unibus_busmaster_dati[1].DATAIN
bus_dati[2] => mmu_datain.DATAA
bus_dati[2] => unibus_busmaster_dati[2].DATAIN
bus_dati[3] => mmu_datain.DATAA
bus_dati[3] => unibus_busmaster_dati[3].DATAIN
bus_dati[4] => mmu_datain.DATAA
bus_dati[4] => unibus_busmaster_dati[4].DATAIN
bus_dati[5] => mmu_datain.DATAA
bus_dati[5] => unibus_busmaster_dati[5].DATAIN
bus_dati[6] => mmu_datain.DATAA
bus_dati[6] => unibus_busmaster_dati[6].DATAIN
bus_dati[7] => mmu_datain.DATAA
bus_dati[7] => unibus_busmaster_dati[7].DATAIN
bus_dati[8] => mmu_datain.DATAA
bus_dati[8] => unibus_busmaster_dati[8].DATAIN
bus_dati[9] => mmu_datain.DATAA
bus_dati[9] => unibus_busmaster_dati[9].DATAIN
bus_dati[10] => mmu_datain.DATAA
bus_dati[10] => unibus_busmaster_dati[10].DATAIN
bus_dati[11] => mmu_datain.DATAA
bus_dati[11] => unibus_busmaster_dati[11].DATAIN
bus_dati[12] => mmu_datain.DATAA
bus_dati[12] => unibus_busmaster_dati[12].DATAIN
bus_dati[13] => mmu_datain.DATAA
bus_dati[13] => unibus_busmaster_dati[13].DATAIN
bus_dati[14] => mmu_datain.DATAA
bus_dati[14] => unibus_busmaster_dati[14].DATAIN
bus_dati[15] => mmu_datain.DATAA
bus_dati[15] => unibus_busmaster_dati[15].DATAIN
bus_dato[0] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[1] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[2] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[3] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[4] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[5] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[6] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[7] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[8] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[9] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[10] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[11] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[12] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[13] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[14] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[15] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dati <= bus_control_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dato <= bus_control_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_control_datob <= bus_control_datob.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[0] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[1] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[2] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[3] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[4] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[5] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[6] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[7] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[8] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[9] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[10] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[11] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[12] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[13] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[14] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[15] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[16] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[17] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_dati[0] => mmu_datain.DATAB
unibus_dati[1] => mmu_datain.DATAB
unibus_dati[2] => mmu_datain.DATAB
unibus_dati[3] => mmu_datain.DATAB
unibus_dati[4] => mmu_datain.DATAB
unibus_dati[5] => mmu_datain.DATAB
unibus_dati[6] => mmu_datain.DATAB
unibus_dati[7] => mmu_datain.DATAB
unibus_dati[8] => mmu_datain.DATAB
unibus_dati[9] => mmu_datain.DATAB
unibus_dati[10] => mmu_datain.DATAB
unibus_dati[11] => mmu_datain.DATAB
unibus_dati[12] => mmu_datain.DATAB
unibus_dati[13] => mmu_datain.DATAB
unibus_dati[14] => mmu_datain.DATAB
unibus_dati[15] => mmu_datain.DATAB
unibus_dato[0] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[1] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[2] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[3] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[4] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[5] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[6] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[7] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[8] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[9] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[10] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[11] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[12] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[13] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[14] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[15] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_dati <= unibus_control_dati.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_dato <= unibus_control_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_datob <= unibus_control_datob.DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_addr[0] => Add2.IN23
unibus_busmaster_addr[0] => bus_addr.DATAB
unibus_busmaster_addr[0] => unibus_addr.DATAB
unibus_busmaster_addr[1] => Add2.IN22
unibus_busmaster_addr[1] => bus_addr.DATAB
unibus_busmaster_addr[1] => unibus_addr.DATAB
unibus_busmaster_addr[2] => Add2.IN21
unibus_busmaster_addr[2] => bus_addr.DATAB
unibus_busmaster_addr[2] => unibus_addr.DATAB
unibus_busmaster_addr[3] => Add2.IN20
unibus_busmaster_addr[3] => bus_addr.DATAB
unibus_busmaster_addr[3] => unibus_addr.DATAB
unibus_busmaster_addr[4] => Add2.IN19
unibus_busmaster_addr[4] => bus_addr.DATAB
unibus_busmaster_addr[4] => unibus_addr.DATAB
unibus_busmaster_addr[5] => Add2.IN18
unibus_busmaster_addr[5] => bus_addr.DATAB
unibus_busmaster_addr[5] => unibus_addr.DATAB
unibus_busmaster_addr[6] => Add2.IN17
unibus_busmaster_addr[6] => bus_addr.DATAB
unibus_busmaster_addr[6] => unibus_addr.DATAB
unibus_busmaster_addr[7] => Add2.IN16
unibus_busmaster_addr[7] => bus_addr.DATAB
unibus_busmaster_addr[7] => unibus_addr.DATAB
unibus_busmaster_addr[8] => Add2.IN15
unibus_busmaster_addr[8] => bus_addr.DATAB
unibus_busmaster_addr[8] => unibus_addr.DATAB
unibus_busmaster_addr[9] => Add2.IN14
unibus_busmaster_addr[9] => bus_addr.DATAB
unibus_busmaster_addr[9] => unibus_addr.DATAB
unibus_busmaster_addr[10] => Add2.IN13
unibus_busmaster_addr[10] => bus_addr.DATAB
unibus_busmaster_addr[10] => unibus_addr.DATAB
unibus_busmaster_addr[11] => Add2.IN12
unibus_busmaster_addr[11] => bus_addr.DATAB
unibus_busmaster_addr[11] => unibus_addr.DATAB
unibus_busmaster_addr[12] => Add2.IN11
unibus_busmaster_addr[12] => bus_addr.DATAB
unibus_busmaster_addr[12] => unibus_addr.DATAB
unibus_busmaster_addr[13] => ubmb2.raddr_b[0].DATAA
unibus_busmaster_addr[13] => bus_addr.DATAB
unibus_busmaster_addr[13] => Equal16.IN9
unibus_busmaster_addr[13] => unibus_addr.DATAB
unibus_busmaster_addr[14] => ubmb2.raddr_b[1].DATAA
unibus_busmaster_addr[14] => bus_addr.DATAB
unibus_busmaster_addr[14] => Equal16.IN8
unibus_busmaster_addr[14] => unibus_addr.DATAB
unibus_busmaster_addr[15] => ubmb2.raddr_b[2].DATAA
unibus_busmaster_addr[15] => bus_addr.DATAB
unibus_busmaster_addr[15] => Equal16.IN7
unibus_busmaster_addr[15] => unibus_addr.DATAB
unibus_busmaster_addr[16] => ubmb2.raddr_b[3].DATAA
unibus_busmaster_addr[16] => bus_addr.DATAB
unibus_busmaster_addr[16] => Equal16.IN6
unibus_busmaster_addr[16] => unibus_addr.DATAB
unibus_busmaster_addr[17] => ubmb2.raddr_b[4].DATAA
unibus_busmaster_addr[17] => bus_addr.DATAB
unibus_busmaster_addr[17] => Equal16.IN5
unibus_busmaster_addr[17] => unibus_addr.DATAB
unibus_busmaster_dati[0] <= bus_dati[0].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[1] <= bus_dati[1].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[2] <= bus_dati[2].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[3] <= bus_dati[3].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[4] <= bus_dati[4].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[5] <= bus_dati[5].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[6] <= bus_dati[6].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[7] <= bus_dati[7].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[8] <= bus_dati[8].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[9] <= bus_dati[9].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[10] <= bus_dati[10].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[11] <= bus_dati[11].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[12] <= bus_dati[12].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[13] <= bus_dati[13].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[14] <= bus_dati[14].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[15] <= bus_dati[15].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dato[0] => bus_dato.DATAA
unibus_busmaster_dato[1] => bus_dato.DATAA
unibus_busmaster_dato[2] => bus_dato.DATAA
unibus_busmaster_dato[3] => bus_dato.DATAA
unibus_busmaster_dato[4] => bus_dato.DATAA
unibus_busmaster_dato[5] => bus_dato.DATAA
unibus_busmaster_dato[6] => bus_dato.DATAA
unibus_busmaster_dato[7] => bus_dato.DATAA
unibus_busmaster_dato[8] => bus_dato.DATAA
unibus_busmaster_dato[9] => bus_dato.DATAA
unibus_busmaster_dato[10] => bus_dato.DATAA
unibus_busmaster_dato[11] => bus_dato.DATAA
unibus_busmaster_dato[12] => bus_dato.DATAA
unibus_busmaster_dato[13] => bus_dato.DATAA
unibus_busmaster_dato[14] => bus_dato.DATAA
unibus_busmaster_dato[15] => bus_dato.DATAA
unibus_busmaster_control_dati => bus_control_dati.DATAB
unibus_busmaster_control_dati => unibus_control_dati.IN1
unibus_busmaster_control_dato => bus_control_dato.DATAB
unibus_busmaster_control_dato => unibus_control_dato.IN1
unibus_busmaster_control_datob => bus_control_datob.DATAB
unibus_busmaster_control_datob => unibus_control_datob.IN1
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.IN1
unibus_busmaster_control_npg => bus_control_dati.IN1
unibus_busmaster_control_npg => unibus_addr.IN1
unibus_busmaster_control_npg => ubmmaddr[21].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[20].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[19].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[18].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[17].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[16].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[15].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[14].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[13].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[12].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[11].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[10].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[9].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[8].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[7].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[6].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[5].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[4].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[3].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[2].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[1].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[0].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[4].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[3].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[2].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[1].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[0].OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.IN1
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_control_dati.IN1
unibus_busmaster_control_npg => bus_control_dato.IN1
cons_exadep => ppraddr[5].OUTPUTSELECT
cons_exadep => ppraddr[4].OUTPUTSELECT
cons_exadep => pdr0_11.raddr_b[3].OUTPUTSELECT
cons_exadep => addr_p.IN0
cons_consphy[0] => ~NO_FANOUT~
cons_consphy[1] => ~NO_FANOUT~
cons_consphy[2] => ~NO_FANOUT~
cons_consphy[3] => ~NO_FANOUT~
cons_consphy[4] => ~NO_FANOUT~
cons_consphy[5] => ~NO_FANOUT~
cons_consphy[6] => ubmb2.raddr_a[4].DATAB
cons_consphy[7] => addr_p[7].DATAB
cons_consphy[8] => addr_p[8].DATAB
cons_consphy[9] => addr_p[9].DATAB
cons_consphy[10] => addr_p[10].DATAB
cons_consphy[11] => addr_p[11].DATAB
cons_consphy[12] => addr_p[12].DATAB
cons_consphy[13] => addr_p24z5[13].DATAB
cons_consphy[14] => addr_p24z5[14].DATAB
cons_consphy[15] => addr_p24z5[15].DATAB
cons_consphy[16] => addr_p24z5[16].DATAB
cons_consphy[17] => addr_p24z5[17].DATAB
cons_consphy[18] => addr_p24z5[18].DATAB
cons_consphy[19] => addr_p24z5[19].DATAB
cons_consphy[20] => addr_p24z5[20].DATAB
cons_consphy[21] => addr_p24z5[21].DATAB
cons_adss_mode[0] => ppraddr[4].DATAB
cons_adss_mode[1] => ppraddr[5].DATAB
cons_adss_id => pdr0_11.raddr_b[3].DATAB
cons_adss_cons => addr_p.IN1
cons_map16 <= cons_map16.DB_MAX_OUTPUT_PORT_TYPE
cons_map18 <= addr_p.DB_MAX_OUTPUT_PORT_TYPE
cons_map22 <= cons_map22.DB_MAX_OUTPUT_PORT_TYPE
cons_id <= sr3id.DB_MAX_OUTPUT_PORT_TYPE
modelcode[0] => Mux0.IN263
modelcode[0] => Mux1.IN263
modelcode[0] => Mux2.IN263
modelcode[0] => Mux3.IN263
modelcode[0] => Mux4.IN263
modelcode[0] => Mux5.IN263
modelcode[0] => Mux6.IN263
modelcode[0] => Mux7.IN263
modelcode[0] => Mux8.IN263
modelcode[0] => Mux9.IN263
modelcode[0] => Mux10.IN263
modelcode[0] => Mux11.IN263
modelcode[0] => Mux12.IN263
modelcode[0] => Mux13.IN263
modelcode[0] => Mux14.IN263
modelcode[0] => Mux15.IN263
modelcode[0] => Mux16.IN263
modelcode[0] => Mux17.IN263
modelcode[0] => Equal24.IN3
modelcode[0] => Equal25.IN7
modelcode[1] => Mux0.IN262
modelcode[1] => Mux1.IN262
modelcode[1] => Mux2.IN262
modelcode[1] => Mux3.IN262
modelcode[1] => Mux4.IN262
modelcode[1] => Mux5.IN262
modelcode[1] => Mux6.IN262
modelcode[1] => Mux7.IN262
modelcode[1] => Mux8.IN262
modelcode[1] => Mux9.IN262
modelcode[1] => Mux10.IN262
modelcode[1] => Mux11.IN262
modelcode[1] => Mux12.IN262
modelcode[1] => Mux13.IN262
modelcode[1] => Mux14.IN262
modelcode[1] => Mux15.IN262
modelcode[1] => Mux16.IN262
modelcode[1] => Mux17.IN262
modelcode[1] => Equal24.IN2
modelcode[1] => Equal25.IN6
modelcode[2] => Mux0.IN261
modelcode[2] => Mux1.IN261
modelcode[2] => Mux2.IN261
modelcode[2] => Mux3.IN261
modelcode[2] => Mux4.IN261
modelcode[2] => Mux5.IN261
modelcode[2] => Mux6.IN261
modelcode[2] => Mux7.IN261
modelcode[2] => Mux8.IN261
modelcode[2] => Mux9.IN261
modelcode[2] => Mux10.IN261
modelcode[2] => Mux11.IN261
modelcode[2] => Mux12.IN261
modelcode[2] => Mux13.IN261
modelcode[2] => Mux14.IN261
modelcode[2] => Mux15.IN261
modelcode[2] => Mux16.IN261
modelcode[2] => Mux17.IN261
modelcode[2] => Equal24.IN1
modelcode[2] => Equal25.IN5
modelcode[3] => Mux0.IN260
modelcode[3] => Mux1.IN260
modelcode[3] => Mux2.IN260
modelcode[3] => Mux3.IN260
modelcode[3] => Mux4.IN260
modelcode[3] => Mux5.IN260
modelcode[3] => Mux6.IN260
modelcode[3] => Mux7.IN260
modelcode[3] => Mux8.IN260
modelcode[3] => Mux9.IN260
modelcode[3] => Mux10.IN260
modelcode[3] => Mux11.IN260
modelcode[3] => Mux12.IN260
modelcode[3] => Mux13.IN260
modelcode[3] => Mux14.IN260
modelcode[3] => Mux15.IN260
modelcode[3] => Mux16.IN260
modelcode[3] => Mux17.IN260
modelcode[3] => Equal24.IN7
modelcode[3] => Equal25.IN1
modelcode[4] => Mux0.IN259
modelcode[4] => Mux1.IN259
modelcode[4] => Mux2.IN259
modelcode[4] => Mux3.IN259
modelcode[4] => Mux4.IN259
modelcode[4] => Mux5.IN259
modelcode[4] => Mux6.IN259
modelcode[4] => Mux7.IN259
modelcode[4] => Mux8.IN259
modelcode[4] => Mux9.IN259
modelcode[4] => Mux10.IN259
modelcode[4] => Mux11.IN259
modelcode[4] => Mux12.IN259
modelcode[4] => Mux13.IN259
modelcode[4] => Mux14.IN259
modelcode[4] => Mux15.IN259
modelcode[4] => Mux16.IN259
modelcode[4] => Mux17.IN259
modelcode[4] => Equal24.IN0
modelcode[4] => Equal25.IN0
modelcode[5] => Mux0.IN258
modelcode[5] => Mux1.IN258
modelcode[5] => Mux2.IN258
modelcode[5] => Mux3.IN258
modelcode[5] => Mux4.IN258
modelcode[5] => Mux5.IN258
modelcode[5] => Mux6.IN258
modelcode[5] => Mux7.IN258
modelcode[5] => Mux8.IN258
modelcode[5] => Mux9.IN258
modelcode[5] => Mux10.IN258
modelcode[5] => Mux11.IN258
modelcode[5] => Mux12.IN258
modelcode[5] => Mux13.IN258
modelcode[5] => Mux14.IN258
modelcode[5] => Mux15.IN258
modelcode[5] => Mux16.IN258
modelcode[5] => Mux17.IN258
modelcode[5] => Equal24.IN6
modelcode[5] => Equal25.IN4
modelcode[6] => Mux0.IN257
modelcode[6] => Mux1.IN257
modelcode[6] => Mux2.IN257
modelcode[6] => Mux3.IN257
modelcode[6] => Mux4.IN257
modelcode[6] => Mux5.IN257
modelcode[6] => Mux6.IN257
modelcode[6] => Mux7.IN257
modelcode[6] => Mux8.IN257
modelcode[6] => Mux9.IN257
modelcode[6] => Mux10.IN257
modelcode[6] => Mux11.IN257
modelcode[6] => Mux12.IN257
modelcode[6] => Mux13.IN257
modelcode[6] => Mux14.IN257
modelcode[6] => Mux15.IN257
modelcode[6] => Mux16.IN257
modelcode[6] => Mux17.IN257
modelcode[6] => Equal24.IN5
modelcode[6] => Equal25.IN3
modelcode[7] => Mux0.IN256
modelcode[7] => Mux1.IN256
modelcode[7] => Mux2.IN256
modelcode[7] => Mux3.IN256
modelcode[7] => Mux4.IN256
modelcode[7] => Mux5.IN256
modelcode[7] => Mux6.IN256
modelcode[7] => Mux7.IN256
modelcode[7] => Mux8.IN256
modelcode[7] => Mux9.IN256
modelcode[7] => Mux10.IN256
modelcode[7] => Mux11.IN256
modelcode[7] => Mux12.IN256
modelcode[7] => Mux13.IN256
modelcode[7] => Mux14.IN256
modelcode[7] => Mux15.IN256
modelcode[7] => Mux16.IN256
modelcode[7] => Mux17.IN256
modelcode[7] => Equal24.IN4
modelcode[7] => Equal25.IN2
sr0out_debug[0] <= sr0[0].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[1] <= sr0[1].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[2] <= sr0[2].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[3] <= sr0[3].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[4] <= sr0[4].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[5] <= sr0[5].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[6] <= sr0[6].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[7] <= sr0[7].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[8] <= sr0[8].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[9] <= sr0[9].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[10] <= sr0[10].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[11] <= sr0[11].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[12] <= sr0[12].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[13] <= sr0[13].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[14] <= sr0[14].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[15] <= sr0[15].DB_MAX_OUTPUT_PORT_TYPE
have_odd_abort[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
have_odd_abort[1] <= <GND>
have_odd_abort[2] <= <GND>
have_odd_abort[3] <= <GND>
have_odd_abort[4] <= <GND>
have_odd_abort[5] <= <GND>
have_odd_abort[6] <= <GND>
have_odd_abort[7] <= <GND>
psw[0] => ~NO_FANOUT~
psw[1] => ~NO_FANOUT~
psw[2] => ~NO_FANOUT~
psw[3] => ~NO_FANOUT~
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => ~NO_FANOUT~
psw[8] => ~NO_FANOUT~
psw[9] => ~NO_FANOUT~
psw[10] => ~NO_FANOUT~
psw[11] => ~NO_FANOUT~
psw[12] => psw_mmumode[0].DATAA
psw[13] => psw_mmumode[1].DATAA
psw[14] => psw_mmumode[0].DATAB
psw[14] => Mux18.IN2
psw[14] => Mux19.IN2
psw[14] => Mux20.IN2
psw[14] => Mux21.IN2
psw[14] => Mux22.IN2
psw[14] => Mux23.IN2
psw[14] => Mux24.IN2
psw[14] => Mux25.IN2
psw[14] => Mux26.IN2
psw[14] => Mux27.IN2
psw[14] => Mux28.IN2
psw[14] => Mux29.IN2
psw[14] => Mux30.IN2
psw[14] => Mux31.IN2
psw[14] => Mux32.IN2
psw[14] => Mux33.IN2
psw[14] => Mux34.IN2
psw[14] => Mux35.IN2
psw[14] => Mux36.IN2
psw[14] => Mux37.IN2
psw[14] => Mux38.IN2
psw[14] => Mux39.IN2
psw[14] => Mux40.IN2
psw[14] => Mux41.IN2
psw[14] => Mux42.IN2
psw[14] => Mux43.IN2
psw[14] => Mux44.IN2
psw[14] => Mux45.IN2
psw[14] => Mux46.IN2
psw[14] => Mux47.IN2
psw[14] => Mux48.IN2
psw[14] => Mux49.IN2
psw[14] => Mux50.IN2
psw[14] => Mux51.IN2
psw[14] => Mux52.IN2
psw[14] => Mux53.IN2
psw[14] => Mux54.IN2
psw[14] => Mux55.IN2
psw[14] => Mux56.IN2
psw[14] => Mux57.IN2
psw[14] => Mux58.IN2
psw[14] => Mux59.IN2
psw[14] => Mux60.IN2
psw[14] => Mux61.IN2
psw[14] => Mux62.IN2
psw[14] => Mux63.IN2
psw[14] => Mux64.IN2
psw[14] => Mux65.IN2
psw[14] => Mux66.IN2
psw[14] => Mux67.IN2
psw[14] => Mux68.IN2
psw[14] => Mux69.IN2
psw[14] => Mux70.IN2
psw[14] => Mux71.IN2
psw[14] => Mux72.IN2
psw[14] => Mux73.IN2
psw[14] => Mux74.IN2
psw[14] => Mux75.IN2
psw[14] => Mux76.IN2
psw[14] => Mux77.IN2
psw[14] => Mux78.IN2
psw[14] => Mux79.IN2
psw[14] => Mux80.IN2
psw[14] => Mux81.IN2
psw[14] => Mux82.IN2
psw[14] => Mux83.IN2
psw[14] => Mux84.IN2
psw[14] => Mux85.IN2
psw[14] => Mux86.IN2
psw[14] => Mux87.IN2
psw[14] => Mux88.IN2
psw[14] => Mux89.IN2
psw[14] => Mux90.IN2
psw[14] => Mux91.IN2
psw[14] => Mux92.IN2
psw[14] => Mux93.IN2
psw[14] => Mux94.IN2
psw[14] => Mux95.IN2
psw[14] => Mux96.IN2
psw[14] => Mux97.IN2
psw[14] => Mux98.IN2
psw[14] => Mux99.IN2
psw[14] => Mux100.IN2
psw[14] => Mux101.IN2
psw[14] => Mux102.IN2
psw[14] => Mux103.IN2
psw[14] => Mux104.IN2
psw[14] => Mux105.IN2
psw[14] => Mux106.IN2
psw[14] => Mux107.IN2
psw[14] => Mux108.IN2
psw[14] => Mux109.IN2
psw[14] => Mux110.IN2
psw[14] => Mux111.IN2
psw[14] => Mux112.IN2
psw[14] => Mux113.IN2
psw[15] => psw_mmumode[1].DATAB
psw[15] => Mux18.IN1
psw[15] => Mux19.IN1
psw[15] => Mux20.IN1
psw[15] => Mux21.IN1
psw[15] => Mux22.IN1
psw[15] => Mux23.IN1
psw[15] => Mux24.IN1
psw[15] => Mux25.IN1
psw[15] => Mux26.IN1
psw[15] => Mux27.IN1
psw[15] => Mux28.IN1
psw[15] => Mux29.IN1
psw[15] => Mux30.IN1
psw[15] => Mux31.IN1
psw[15] => Mux32.IN1
psw[15] => Mux33.IN1
psw[15] => Mux34.IN1
psw[15] => Mux35.IN1
psw[15] => Mux36.IN1
psw[15] => Mux37.IN1
psw[15] => Mux38.IN1
psw[15] => Mux39.IN1
psw[15] => Mux40.IN1
psw[15] => Mux41.IN1
psw[15] => Mux42.IN1
psw[15] => Mux43.IN1
psw[15] => Mux44.IN1
psw[15] => Mux45.IN1
psw[15] => Mux46.IN1
psw[15] => Mux47.IN1
psw[15] => Mux48.IN1
psw[15] => Mux49.IN1
psw[15] => Mux50.IN1
psw[15] => Mux51.IN1
psw[15] => Mux52.IN1
psw[15] => Mux53.IN1
psw[15] => Mux54.IN1
psw[15] => Mux55.IN1
psw[15] => Mux56.IN1
psw[15] => Mux57.IN1
psw[15] => Mux58.IN1
psw[15] => Mux59.IN1
psw[15] => Mux60.IN1
psw[15] => Mux61.IN1
psw[15] => Mux62.IN1
psw[15] => Mux63.IN1
psw[15] => Mux64.IN1
psw[15] => Mux65.IN1
psw[15] => Mux66.IN1
psw[15] => Mux67.IN1
psw[15] => Mux68.IN1
psw[15] => Mux69.IN1
psw[15] => Mux70.IN1
psw[15] => Mux71.IN1
psw[15] => Mux72.IN1
psw[15] => Mux73.IN1
psw[15] => Mux74.IN1
psw[15] => Mux75.IN1
psw[15] => Mux76.IN1
psw[15] => Mux77.IN1
psw[15] => Mux78.IN1
psw[15] => Mux79.IN1
psw[15] => Mux80.IN1
psw[15] => Mux81.IN1
psw[15] => Mux82.IN1
psw[15] => Mux83.IN1
psw[15] => Mux84.IN1
psw[15] => Mux85.IN1
psw[15] => Mux86.IN1
psw[15] => Mux87.IN1
psw[15] => Mux88.IN1
psw[15] => Mux89.IN1
psw[15] => Mux90.IN1
psw[15] => Mux91.IN1
psw[15] => Mux92.IN1
psw[15] => Mux93.IN1
psw[15] => Mux94.IN1
psw[15] => Mux95.IN1
psw[15] => Mux96.IN1
psw[15] => Mux97.IN1
psw[15] => Mux98.IN1
psw[15] => Mux99.IN1
psw[15] => Mux100.IN1
psw[15] => Mux101.IN1
psw[15] => Mux102.IN1
psw[15] => Mux103.IN1
psw[15] => Mux104.IN1
psw[15] => Mux105.IN1
psw[15] => Mux106.IN1
psw[15] => Mux107.IN1
psw[15] => Mux108.IN1
psw[15] => Mux109.IN1
psw[15] => Mux110.IN1
psw[15] => Mux111.IN1
psw[15] => Mux112.IN1
psw[15] => Mux113.IN1
id => sr3id.DATAB
id => sr3id.DATAB
id => sr3id.DATAB
reset => abort_acknowledged.OUTPUTSELECT
reset => mmutrap.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_c0.OUTPUTSELECT
reset => mmu_lma_c1.OUTPUTSELECT
reset => par1_00.OUTPUTSELECT
reset => par0_00.OUTPUTSELECT
reset => par1_01.OUTPUTSELECT
reset => par0_01.OUTPUTSELECT
reset => par1_11.OUTPUTSELECT
reset => par0_11.OUTPUTSELECT
reset => pdr1_00.OUTPUTSELECT
reset => pdr0_00.OUTPUTSELECT
reset => pdr1_01.OUTPUTSELECT
reset => pdr0_01.OUTPUTSELECT
reset => pdr1_11.OUTPUTSELECT
reset => pdr0_11.OUTPUTSELECT
reset => ubmb0.OUTPUTSELECT
reset => ubmb1.OUTPUTSELECT
reset => ubmb2.OUTPUTSELECT
reset => updr_a[7].ENA
reset => updr_a[6].ENA
reset => updr_a[5].ENA
reset => updr_a[4].ENA
reset => updr_a[3].ENA
reset => updr_a[2].ENA
reset => updr_a[1].ENA
reset => updr_a[0].ENA
reset => paro2valid.ENA
reset => pdro2valid.ENA
reset => ubmo2valid.ENA
reset => paro2[15].ENA
reset => paro2[14].ENA
reset => paro2[13].ENA
reset => paro2[12].ENA
reset => paro2[11].ENA
reset => paro2[10].ENA
reset => paro2[9].ENA
reset => paro2[8].ENA
reset => paro2[7].ENA
reset => paro2[6].ENA
reset => paro2[5].ENA
reset => paro2[4].ENA
reset => paro2[3].ENA
reset => paro2[2].ENA
reset => paro2[1].ENA
reset => paro2[0].ENA
reset => pdro2[15].ENA
reset => pdro2[14].ENA
reset => pdro2[13].ENA
reset => pdro2[12].ENA
reset => pdro2[11].ENA
reset => pdro2[10].ENA
reset => pdro2[9].ENA
reset => pdro2[8].ENA
reset => pdro2[3].ENA
reset => pdro2[2].ENA
reset => pdro2[1].ENA
reset => pdro2[0].ENA
reset => pdra.ENA
reset => pdrw.ENA
reset => ubmo2[21].ENA
reset => ubmo2[20].ENA
reset => ubmo2[19].ENA
reset => ubmo2[18].ENA
reset => ubmo2[17].ENA
reset => ubmo2[16].ENA
reset => ubmo2[15].ENA
reset => ubmo2[14].ENA
reset => ubmo2[13].ENA
reset => ubmo2[12].ENA
reset => ubmo2[11].ENA
reset => ubmo2[10].ENA
reset => ubmo2[9].ENA
reset => ubmo2[8].ENA
reset => ubmo2[7].ENA
reset => ubmo2[6].ENA
reset => ubmo2[5].ENA
reset => ubmo2[4].ENA
reset => ubmo2[3].ENA
reset => ubmo2[2].ENA
reset => ubmo2[1].ENA
reset => ubmo2[0].ENA
reset => updr_a[8].ENA
reset => updr_a[9].ENA
reset => updr_a[10].ENA
reset => updr_a[11].ENA
reset => updr_a[12].ENA
reset => updr_a[13].ENA
reset => updr_a[14].ENA
reset => updr_a[15].ENA
reset => spdr_a[0].ENA
reset => spdr_a[1].ENA
reset => spdr_a[2].ENA
reset => spdr_a[3].ENA
reset => spdr_a[4].ENA
reset => spdr_a[5].ENA
reset => spdr_a[6].ENA
reset => spdr_a[7].ENA
reset => spdr_a[8].ENA
reset => spdr_a[9].ENA
reset => spdr_a[10].ENA
reset => spdr_a[11].ENA
reset => spdr_a[12].ENA
reset => spdr_a[13].ENA
reset => spdr_a[14].ENA
reset => spdr_a[15].ENA
reset => kpdr_a[0].ENA
reset => kpdr_a[1].ENA
reset => kpdr_a[2].ENA
reset => kpdr_a[3].ENA
reset => kpdr_a[4].ENA
reset => kpdr_a[5].ENA
reset => kpdr_a[6].ENA
reset => kpdr_a[7].ENA
reset => kpdr_a[8].ENA
reset => kpdr_a[9].ENA
reset => kpdr_a[10].ENA
reset => kpdr_a[11].ENA
reset => kpdr_a[12].ENA
reset => kpdr_a[13].ENA
reset => kpdr_a[14].ENA
reset => kpdr_a[15].ENA
reset => updr_w[0].ENA
reset => updr_w[1].ENA
reset => updr_w[2].ENA
reset => updr_w[3].ENA
reset => updr_w[4].ENA
reset => updr_w[5].ENA
reset => updr_w[6].ENA
reset => updr_w[7].ENA
reset => updr_w[8].ENA
reset => updr_w[9].ENA
reset => updr_w[10].ENA
reset => updr_w[11].ENA
reset => updr_w[12].ENA
reset => updr_w[13].ENA
reset => updr_w[14].ENA
reset => updr_w[15].ENA
reset => spdr_w[0].ENA
reset => spdr_w[1].ENA
reset => spdr_w[2].ENA
reset => spdr_w[3].ENA
reset => spdr_w[4].ENA
reset => spdr_w[5].ENA
reset => spdr_w[6].ENA
reset => spdr_w[7].ENA
reset => spdr_w[8].ENA
reset => spdr_w[9].ENA
reset => spdr_w[10].ENA
reset => spdr_w[11].ENA
reset => spdr_w[12].ENA
reset => spdr_w[13].ENA
reset => spdr_w[14].ENA
reset => spdr_w[15].ENA
reset => kpdr_w[0].ENA
reset => kpdr_w[1].ENA
reset => kpdr_w[2].ENA
reset => kpdr_w[3].ENA
reset => kpdr_w[4].ENA
reset => kpdr_w[5].ENA
reset => kpdr_w[6].ENA
reset => kpdr_w[7].ENA
reset => kpdr_w[8].ENA
reset => kpdr_w[9].ENA
reset => kpdr_w[10].ENA
reset => kpdr_w[11].ENA
reset => kpdr_w[12].ENA
reset => kpdr_w[13].ENA
reset => kpdr_w[14].ENA
reset => kpdr_w[15].ENA
reset => sr0[10].ENA
reset => sr0[11].ENA
clk => par1_00~12.CLK
clk => par1_00~0.CLK
clk => par1_00~1.CLK
clk => par1_00~2.CLK
clk => par1_00~3.CLK
clk => par1_00~4.CLK
clk => par1_00~5.CLK
clk => par1_00~6.CLK
clk => par1_00~7.CLK
clk => par1_00~8.CLK
clk => par1_00~9.CLK
clk => par1_00~10.CLK
clk => par1_00~11.CLK
clk => par0_00~0.CLK
clk => par0_00~1.CLK
clk => par0_00~2.CLK
clk => par0_00~3.CLK
clk => par0_00~4.CLK
clk => par0_00~5.CLK
clk => par0_00~6.CLK
clk => par0_00~7.CLK
clk => par0_00~8.CLK
clk => par0_00~9.CLK
clk => par0_00~10.CLK
clk => par0_00~11.CLK
clk => par0_00~12.CLK
clk => par1_01~0.CLK
clk => par1_01~1.CLK
clk => par1_01~2.CLK
clk => par1_01~3.CLK
clk => par1_01~4.CLK
clk => par1_01~5.CLK
clk => par1_01~6.CLK
clk => par1_01~7.CLK
clk => par1_01~8.CLK
clk => par1_01~9.CLK
clk => par1_01~10.CLK
clk => par1_01~11.CLK
clk => par1_01~12.CLK
clk => par0_01~0.CLK
clk => par0_01~1.CLK
clk => par0_01~2.CLK
clk => par0_01~3.CLK
clk => par0_01~4.CLK
clk => par0_01~5.CLK
clk => par0_01~6.CLK
clk => par0_01~7.CLK
clk => par0_01~8.CLK
clk => par0_01~9.CLK
clk => par0_01~10.CLK
clk => par0_01~11.CLK
clk => par0_01~12.CLK
clk => par1_11~0.CLK
clk => par1_11~1.CLK
clk => par1_11~2.CLK
clk => par1_11~3.CLK
clk => par1_11~4.CLK
clk => par1_11~5.CLK
clk => par1_11~6.CLK
clk => par1_11~7.CLK
clk => par1_11~8.CLK
clk => par1_11~9.CLK
clk => par1_11~10.CLK
clk => par1_11~11.CLK
clk => par1_11~12.CLK
clk => par0_11~0.CLK
clk => par0_11~1.CLK
clk => par0_11~2.CLK
clk => par0_11~3.CLK
clk => par0_11~4.CLK
clk => par0_11~5.CLK
clk => par0_11~6.CLK
clk => par0_11~7.CLK
clk => par0_11~8.CLK
clk => par0_11~9.CLK
clk => par0_11~10.CLK
clk => par0_11~11.CLK
clk => par0_11~12.CLK
clk => pdr1_00~0.CLK
clk => pdr1_00~1.CLK
clk => pdr1_00~2.CLK
clk => pdr1_00~3.CLK
clk => pdr1_00~4.CLK
clk => pdr1_00~5.CLK
clk => pdr1_00~6.CLK
clk => pdr1_00~7.CLK
clk => pdr1_00~8.CLK
clk => pdr1_00~9.CLK
clk => pdr1_00~10.CLK
clk => pdr1_00~11.CLK
clk => pdr1_00~12.CLK
clk => pdr0_00~0.CLK
clk => pdr0_00~1.CLK
clk => pdr0_00~2.CLK
clk => pdr0_00~3.CLK
clk => pdr0_00~4.CLK
clk => pdr0_00~5.CLK
clk => pdr0_00~6.CLK
clk => pdr0_00~7.CLK
clk => pdr0_00~8.CLK
clk => pdr1_01~0.CLK
clk => pdr1_01~1.CLK
clk => pdr1_01~2.CLK
clk => pdr1_01~3.CLK
clk => pdr1_01~4.CLK
clk => pdr1_01~5.CLK
clk => pdr1_01~6.CLK
clk => pdr1_01~7.CLK
clk => pdr1_01~8.CLK
clk => pdr1_01~9.CLK
clk => pdr1_01~10.CLK
clk => pdr1_01~11.CLK
clk => pdr1_01~12.CLK
clk => pdr0_01~0.CLK
clk => pdr0_01~1.CLK
clk => pdr0_01~2.CLK
clk => pdr0_01~3.CLK
clk => pdr0_01~4.CLK
clk => pdr0_01~5.CLK
clk => pdr0_01~6.CLK
clk => pdr0_01~7.CLK
clk => pdr0_01~8.CLK
clk => pdr1_11~0.CLK
clk => pdr1_11~1.CLK
clk => pdr1_11~2.CLK
clk => pdr1_11~3.CLK
clk => pdr1_11~4.CLK
clk => pdr1_11~5.CLK
clk => pdr1_11~6.CLK
clk => pdr1_11~7.CLK
clk => pdr1_11~8.CLK
clk => pdr1_11~9.CLK
clk => pdr1_11~10.CLK
clk => pdr1_11~11.CLK
clk => pdr1_11~12.CLK
clk => pdr0_11~0.CLK
clk => pdr0_11~1.CLK
clk => pdr0_11~2.CLK
clk => pdr0_11~3.CLK
clk => pdr0_11~4.CLK
clk => pdr0_11~5.CLK
clk => pdr0_11~6.CLK
clk => pdr0_11~7.CLK
clk => pdr0_11~8.CLK
clk => ubmb0~0.CLK
clk => ubmb0~1.CLK
clk => ubmb0~2.CLK
clk => ubmb0~3.CLK
clk => ubmb0~4.CLK
clk => ubmb0~5.CLK
clk => ubmb0~6.CLK
clk => ubmb0~7.CLK
clk => ubmb0~8.CLK
clk => ubmb0~9.CLK
clk => ubmb0~10.CLK
clk => ubmb0~11.CLK
clk => ubmb0~12.CLK
clk => ubmb1~0.CLK
clk => ubmb1~1.CLK
clk => ubmb1~2.CLK
clk => ubmb1~3.CLK
clk => ubmb1~4.CLK
clk => ubmb1~5.CLK
clk => ubmb1~6.CLK
clk => ubmb1~7.CLK
clk => ubmb1~8.CLK
clk => ubmb1~9.CLK
clk => ubmb1~10.CLK
clk => ubmb1~11.CLK
clk => ubmb1~12.CLK
clk => ubmb1~13.CLK
clk => ubmb2~0.CLK
clk => ubmb2~1.CLK
clk => ubmb2~2.CLK
clk => ubmb2~3.CLK
clk => ubmb2~4.CLK
clk => ubmb2~5.CLK
clk => ubmb2~6.CLK
clk => ubmb2~7.CLK
clk => ubmb2~8.CLK
clk => ubmb2~9.CLK
clk => ubmb2~10.CLK
clk => ubmb2~11.CLK
clk => ubmo2[0].CLK
clk => ubmo2[1].CLK
clk => ubmo2[2].CLK
clk => ubmo2[3].CLK
clk => ubmo2[4].CLK
clk => ubmo2[5].CLK
clk => ubmo2[6].CLK
clk => ubmo2[7].CLK
clk => ubmo2[8].CLK
clk => ubmo2[9].CLK
clk => ubmo2[10].CLK
clk => ubmo2[11].CLK
clk => ubmo2[12].CLK
clk => ubmo2[13].CLK
clk => ubmo2[14].CLK
clk => ubmo2[15].CLK
clk => ubmo2[16].CLK
clk => ubmo2[17].CLK
clk => ubmo2[18].CLK
clk => ubmo2[19].CLK
clk => ubmo2[20].CLK
clk => ubmo2[21].CLK
clk => pdrw.CLK
clk => pdra.CLK
clk => pdro2[0].CLK
clk => pdro2[1].CLK
clk => pdro2[2].CLK
clk => pdro2[3].CLK
clk => pdro2[8].CLK
clk => pdro2[9].CLK
clk => pdro2[10].CLK
clk => pdro2[11].CLK
clk => pdro2[12].CLK
clk => pdro2[13].CLK
clk => pdro2[14].CLK
clk => pdro2[15].CLK
clk => paro2[0].CLK
clk => paro2[1].CLK
clk => paro2[2].CLK
clk => paro2[3].CLK
clk => paro2[4].CLK
clk => paro2[5].CLK
clk => paro2[6].CLK
clk => paro2[7].CLK
clk => paro2[8].CLK
clk => paro2[9].CLK
clk => paro2[10].CLK
clk => paro2[11].CLK
clk => paro2[12].CLK
clk => paro2[13].CLK
clk => paro2[14].CLK
clk => paro2[15].CLK
clk => ubmo2valid.CLK
clk => pdro2valid.CLK
clk => paro2valid.CLK
clk => updr_a[0].CLK
clk => updr_a[1].CLK
clk => updr_a[2].CLK
clk => updr_a[3].CLK
clk => updr_a[4].CLK
clk => updr_a[5].CLK
clk => updr_a[6].CLK
clk => updr_a[7].CLK
clk => updr_a[8].CLK
clk => updr_a[9].CLK
clk => updr_a[10].CLK
clk => updr_a[11].CLK
clk => updr_a[12].CLK
clk => updr_a[13].CLK
clk => updr_a[14].CLK
clk => updr_a[15].CLK
clk => spdr_a[0].CLK
clk => spdr_a[1].CLK
clk => spdr_a[2].CLK
clk => spdr_a[3].CLK
clk => spdr_a[4].CLK
clk => spdr_a[5].CLK
clk => spdr_a[6].CLK
clk => spdr_a[7].CLK
clk => spdr_a[8].CLK
clk => spdr_a[9].CLK
clk => spdr_a[10].CLK
clk => spdr_a[11].CLK
clk => spdr_a[12].CLK
clk => spdr_a[13].CLK
clk => spdr_a[14].CLK
clk => spdr_a[15].CLK
clk => kpdr_a[0].CLK
clk => kpdr_a[1].CLK
clk => kpdr_a[2].CLK
clk => kpdr_a[3].CLK
clk => kpdr_a[4].CLK
clk => kpdr_a[5].CLK
clk => kpdr_a[6].CLK
clk => kpdr_a[7].CLK
clk => kpdr_a[8].CLK
clk => kpdr_a[9].CLK
clk => kpdr_a[10].CLK
clk => kpdr_a[11].CLK
clk => kpdr_a[12].CLK
clk => kpdr_a[13].CLK
clk => kpdr_a[14].CLK
clk => kpdr_a[15].CLK
clk => updr_w[0].CLK
clk => updr_w[1].CLK
clk => updr_w[2].CLK
clk => updr_w[3].CLK
clk => updr_w[4].CLK
clk => updr_w[5].CLK
clk => updr_w[6].CLK
clk => updr_w[7].CLK
clk => updr_w[8].CLK
clk => updr_w[9].CLK
clk => updr_w[10].CLK
clk => updr_w[11].CLK
clk => updr_w[12].CLK
clk => updr_w[13].CLK
clk => updr_w[14].CLK
clk => updr_w[15].CLK
clk => spdr_w[0].CLK
clk => spdr_w[1].CLK
clk => spdr_w[2].CLK
clk => spdr_w[3].CLK
clk => spdr_w[4].CLK
clk => spdr_w[5].CLK
clk => spdr_w[6].CLK
clk => spdr_w[7].CLK
clk => spdr_w[8].CLK
clk => spdr_w[9].CLK
clk => spdr_w[10].CLK
clk => spdr_w[11].CLK
clk => spdr_w[12].CLK
clk => spdr_w[13].CLK
clk => spdr_w[14].CLK
clk => spdr_w[15].CLK
clk => kpdr_w[0].CLK
clk => kpdr_w[1].CLK
clk => kpdr_w[2].CLK
clk => kpdr_w[3].CLK
clk => kpdr_w[4].CLK
clk => kpdr_w[5].CLK
clk => kpdr_w[6].CLK
clk => kpdr_w[7].CLK
clk => kpdr_w[8].CLK
clk => kpdr_w[9].CLK
clk => kpdr_w[10].CLK
clk => kpdr_w[11].CLK
clk => kpdr_w[12].CLK
clk => kpdr_w[13].CLK
clk => kpdr_w[14].CLK
clk => kpdr_w[15].CLK
clk => mmu_lma_c1~reg0.CLK
clk => mmu_lma_c0~reg0.CLK
clk => mmu_lma_eub[0]~reg0.CLK
clk => mmu_lma_eub[1]~reg0.CLK
clk => mmu_lma_eub[2]~reg0.CLK
clk => mmu_lma_eub[3]~reg0.CLK
clk => mmu_lma_eub[4]~reg0.CLK
clk => mmu_lma_eub[5]~reg0.CLK
clk => mmu_lma_eub[6]~reg0.CLK
clk => mmu_lma_eub[7]~reg0.CLK
clk => mmu_lma_eub[8]~reg0.CLK
clk => mmu_lma_eub[9]~reg0.CLK
clk => mmu_lma_eub[10]~reg0.CLK
clk => mmu_lma_eub[11]~reg0.CLK
clk => mmu_lma_eub[12]~reg0.CLK
clk => mmu_lma_eub[13]~reg0.CLK
clk => mmu_lma_eub[14]~reg0.CLK
clk => mmu_lma_eub[15]~reg0.CLK
clk => mmu_lma_eub[16]~reg0.CLK
clk => mmu_lma_eub[17]~reg0.CLK
clk => mmu_lma_eub[18]~reg0.CLK
clk => mmu_lma_eub[19]~reg0.CLK
clk => mmu_lma_eub[20]~reg0.CLK
clk => mmu_lma_eub[21]~reg0.CLK
clk => sr3[0].CLK
clk => sr3[1].CLK
clk => sr3[2].CLK
clk => sr3[3].CLK
clk => sr3[4].CLK
clk => sr3[5].CLK
clk => sr2[0].CLK
clk => sr2[1].CLK
clk => sr2[2].CLK
clk => sr2[3].CLK
clk => sr2[4].CLK
clk => sr2[5].CLK
clk => sr2[6].CLK
clk => sr2[7].CLK
clk => sr2[8].CLK
clk => sr2[9].CLK
clk => sr2[10].CLK
clk => sr2[11].CLK
clk => sr2[12].CLK
clk => sr2[13].CLK
clk => sr2[14].CLK
clk => sr2[15].CLK
clk => sr1[0].CLK
clk => sr1[1].CLK
clk => sr1[2].CLK
clk => sr1[3].CLK
clk => sr1[4].CLK
clk => sr1[5].CLK
clk => sr1[6].CLK
clk => sr1[7].CLK
clk => sr1[8].CLK
clk => sr1[9].CLK
clk => sr1[10].CLK
clk => sr1[11].CLK
clk => sr1[12].CLK
clk => sr1[13].CLK
clk => sr1[14].CLK
clk => sr1[15].CLK
clk => sr0[0].CLK
clk => sr0[1].CLK
clk => sr0[2].CLK
clk => sr0[3].CLK
clk => sr0[4].CLK
clk => sr0[5].CLK
clk => sr0[6].CLK
clk => sr0[7].CLK
clk => sr0[8].CLK
clk => sr0[9].CLK
clk => sr0[10].CLK
clk => sr0[11].CLK
clk => sr0[12].CLK
clk => sr0[13].CLK
clk => sr0[14].CLK
clk => sr0[15].CLK
clk => mmutrap~reg0.CLK
clk => abort_acknowledged.CLK
clk => ubmb0.CLK0
clk => ubmb1.CLK0
clk => ubmb2.CLK0
clk => par1_00.CLK0
clk => par1_01.CLK0
clk => par1_11.CLK0
clk => par0_00.CLK0
clk => par0_01.CLK0
clk => par0_11.CLK0
clk => pdr1_00.CLK0
clk => pdr1_01.CLK0
clk => pdr1_11.CLK0
clk => pdr0_00.CLK0
clk => pdr0_01.CLK0
clk => pdr0_11.CLK0


|top|unibus:pdp11|xu:xu0|cr:cr0
bus_addr_match <= bus_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => wo.IN0
bus_addr[0] => we.IN0
bus_addr[1] => Mux2.IN17
bus_addr[1] => Mux3.IN17
bus_addr[1] => Mux4.IN17
bus_addr[1] => Mux5.IN17
bus_addr[1] => Mux6.IN17
bus_addr[1] => Mux7.IN17
bus_addr[1] => Mux8.IN17
bus_addr[1] => Mux9.IN17
bus_addr[1] => Mux10.IN17
bus_addr[1] => Mux11.IN17
bus_addr[1] => Mux12.IN17
bus_addr[1] => Mux13.IN17
bus_addr[1] => Mux14.IN17
bus_addr[1] => Mux15.IN17
bus_addr[1] => Mux16.IN17
bus_addr[1] => Mux17.IN17
bus_addr[1] => Mux18.IN4
bus_addr[1] => Mux19.IN4
bus_addr[1] => Mux20.IN4
bus_addr[1] => Mux21.IN4
bus_addr[1] => Mux22.IN4
bus_addr[1] => Mux23.IN4
bus_addr[1] => Mux24.IN4
bus_addr[1] => Mux25.IN4
bus_addr[1] => Mux26.IN4
bus_addr[1] => Mux27.IN4
bus_addr[1] => Mux28.IN4
bus_addr[1] => Mux29.IN4
bus_addr[1] => Mux30.IN4
bus_addr[1] => Mux31.IN4
bus_addr[1] => Mux32.IN4
bus_addr[1] => Mux33.IN4
bus_addr[1] => Mux34.IN19
bus_addr[1] => Mux35.IN19
bus_addr[1] => Mux36.IN19
bus_addr[1] => Mux37.IN4
bus_addr[1] => Mux38.IN4
bus_addr[1] => Mux39.IN4
bus_addr[1] => Mux40.IN4
bus_addr[1] => Mux41.IN4
bus_addr[1] => Mux42.IN4
bus_addr[1] => Mux43.IN4
bus_addr[1] => Mux44.IN4
bus_addr[1] => Mux45.IN4
bus_addr[1] => Mux46.IN4
bus_addr[1] => Mux47.IN4
bus_addr[1] => Mux48.IN4
bus_addr[1] => Mux49.IN4
bus_addr[1] => Mux50.IN4
bus_addr[1] => Mux51.IN4
bus_addr[1] => Mux52.IN4
bus_addr[1] => Mux53.IN4
bus_addr[1] => Mux54.IN4
bus_addr[1] => Mux55.IN4
bus_addr[1] => Mux56.IN4
bus_addr[1] => Mux57.IN4
bus_addr[1] => Mux58.IN4
bus_addr[1] => Mux59.IN4
bus_addr[1] => Mux60.IN19
bus_addr[1] => Mux61.IN19
bus_addr[1] => Mux62.IN19
bus_addr[1] => Mux63.IN19
bus_addr[1] => Mux64.IN19
bus_addr[1] => Mux65.IN19
bus_addr[1] => Mux66.IN4
bus_addr[1] => Mux67.IN4
bus_addr[1] => Mux68.IN4
bus_addr[1] => Mux69.IN4
bus_addr[1] => Mux70.IN4
bus_addr[1] => Mux71.IN4
bus_addr[1] => Mux72.IN4
bus_addr[1] => Mux73.IN5
bus_addr[1] => Mux74.IN5
bus_addr[1] => Mux75.IN5
bus_addr[1] => Mux76.IN5
bus_addr[1] => Mux77.IN5
bus_addr[1] => Mux78.IN5
bus_addr[1] => Mux79.IN5
bus_addr[1] => Mux80.IN5
bus_addr[1] => Mux81.IN5
bus_addr[1] => Mux82.IN5
bus_addr[1] => Mux83.IN5
bus_addr[1] => Mux84.IN5
bus_addr[1] => Mux85.IN5
bus_addr[1] => Mux86.IN5
bus_addr[1] => Mux87.IN5
bus_addr[1] => Mux88.IN5
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => lma_fj.OUTPUTSELECT
bus_addr[2] => base_addr_match.IN1
bus_addr[2] => Mux2.IN16
bus_addr[2] => Mux3.IN16
bus_addr[2] => Mux4.IN16
bus_addr[2] => Mux5.IN16
bus_addr[2] => Mux6.IN16
bus_addr[2] => Mux7.IN16
bus_addr[2] => Mux8.IN16
bus_addr[2] => Mux9.IN16
bus_addr[2] => Mux10.IN16
bus_addr[2] => Mux11.IN16
bus_addr[2] => Mux12.IN16
bus_addr[2] => Mux13.IN16
bus_addr[2] => Mux14.IN16
bus_addr[2] => Mux15.IN16
bus_addr[2] => Mux16.IN16
bus_addr[2] => Mux17.IN16
bus_addr[2] => Mux18.IN3
bus_addr[2] => Mux19.IN3
bus_addr[2] => Mux20.IN3
bus_addr[2] => Mux21.IN3
bus_addr[2] => Mux22.IN3
bus_addr[2] => Mux23.IN3
bus_addr[2] => Mux24.IN3
bus_addr[2] => Mux25.IN3
bus_addr[2] => Mux26.IN3
bus_addr[2] => Mux27.IN3
bus_addr[2] => Mux28.IN3
bus_addr[2] => Mux29.IN3
bus_addr[2] => Mux30.IN3
bus_addr[2] => Mux31.IN3
bus_addr[2] => Mux32.IN3
bus_addr[2] => Mux33.IN3
bus_addr[2] => Mux34.IN18
bus_addr[2] => Mux35.IN18
bus_addr[2] => Mux36.IN18
bus_addr[2] => Mux37.IN3
bus_addr[2] => Mux38.IN3
bus_addr[2] => Mux39.IN3
bus_addr[2] => Mux40.IN3
bus_addr[2] => Mux41.IN3
bus_addr[2] => Mux42.IN3
bus_addr[2] => Mux43.IN3
bus_addr[2] => Mux44.IN3
bus_addr[2] => Mux45.IN3
bus_addr[2] => Mux46.IN3
bus_addr[2] => Mux47.IN3
bus_addr[2] => Mux48.IN3
bus_addr[2] => Mux49.IN3
bus_addr[2] => Mux50.IN3
bus_addr[2] => Mux51.IN3
bus_addr[2] => Mux52.IN3
bus_addr[2] => Mux53.IN3
bus_addr[2] => Mux54.IN3
bus_addr[2] => Mux55.IN3
bus_addr[2] => Mux56.IN3
bus_addr[2] => Mux57.IN3
bus_addr[2] => Mux58.IN3
bus_addr[2] => Mux59.IN3
bus_addr[2] => Mux60.IN18
bus_addr[2] => Mux61.IN18
bus_addr[2] => Mux62.IN18
bus_addr[2] => Mux63.IN18
bus_addr[2] => Mux64.IN18
bus_addr[2] => Mux65.IN18
bus_addr[2] => Mux66.IN3
bus_addr[2] => Mux67.IN3
bus_addr[2] => Mux68.IN3
bus_addr[2] => Mux69.IN3
bus_addr[2] => Mux70.IN3
bus_addr[2] => Mux71.IN3
bus_addr[2] => Mux72.IN3
bus_addr[2] => process_0.IN1
bus_addr[2] => Mux73.IN4
bus_addr[2] => Mux74.IN4
bus_addr[2] => Mux75.IN4
bus_addr[2] => Mux76.IN4
bus_addr[2] => Mux77.IN4
bus_addr[2] => Mux78.IN4
bus_addr[2] => Mux79.IN4
bus_addr[2] => Mux80.IN4
bus_addr[2] => Mux81.IN4
bus_addr[2] => Mux82.IN4
bus_addr[2] => Mux83.IN4
bus_addr[2] => Mux84.IN4
bus_addr[2] => Mux85.IN4
bus_addr[2] => Mux86.IN4
bus_addr[2] => Mux87.IN4
bus_addr[2] => Mux88.IN4
bus_addr[3] => Equal1.IN29
bus_addr[3] => Equal2.IN29
bus_addr[3] => Mux2.IN15
bus_addr[3] => Mux3.IN15
bus_addr[3] => Mux4.IN15
bus_addr[3] => Mux5.IN15
bus_addr[3] => Mux6.IN15
bus_addr[3] => Mux7.IN15
bus_addr[3] => Mux8.IN15
bus_addr[3] => Mux9.IN15
bus_addr[3] => Mux10.IN15
bus_addr[3] => Mux11.IN15
bus_addr[3] => Mux12.IN15
bus_addr[3] => Mux13.IN15
bus_addr[3] => Mux14.IN15
bus_addr[3] => Mux15.IN15
bus_addr[3] => Mux16.IN15
bus_addr[3] => Mux17.IN15
bus_addr[3] => Mux18.IN2
bus_addr[3] => Mux19.IN2
bus_addr[3] => Mux20.IN2
bus_addr[3] => Mux21.IN2
bus_addr[3] => Mux22.IN2
bus_addr[3] => Mux23.IN2
bus_addr[3] => Mux24.IN2
bus_addr[3] => Mux25.IN2
bus_addr[3] => Mux26.IN2
bus_addr[3] => Mux27.IN2
bus_addr[3] => Mux28.IN2
bus_addr[3] => Mux29.IN2
bus_addr[3] => Mux30.IN2
bus_addr[3] => Mux31.IN2
bus_addr[3] => Mux32.IN2
bus_addr[3] => Mux33.IN2
bus_addr[3] => Mux34.IN17
bus_addr[3] => Mux35.IN17
bus_addr[3] => Mux36.IN17
bus_addr[3] => Mux37.IN2
bus_addr[3] => Mux38.IN2
bus_addr[3] => Mux39.IN2
bus_addr[3] => Mux40.IN2
bus_addr[3] => Mux41.IN2
bus_addr[3] => Mux42.IN2
bus_addr[3] => Mux43.IN2
bus_addr[3] => Mux44.IN2
bus_addr[3] => Mux45.IN2
bus_addr[3] => Mux46.IN2
bus_addr[3] => Mux47.IN2
bus_addr[3] => Mux48.IN2
bus_addr[3] => Mux49.IN2
bus_addr[3] => Mux50.IN2
bus_addr[3] => Mux51.IN2
bus_addr[3] => Mux52.IN2
bus_addr[3] => Mux53.IN2
bus_addr[3] => Mux54.IN2
bus_addr[3] => Mux55.IN2
bus_addr[3] => Mux56.IN2
bus_addr[3] => Mux57.IN2
bus_addr[3] => Mux58.IN2
bus_addr[3] => Mux59.IN2
bus_addr[3] => Mux60.IN17
bus_addr[3] => Mux61.IN17
bus_addr[3] => Mux62.IN17
bus_addr[3] => Mux63.IN17
bus_addr[3] => Mux64.IN17
bus_addr[3] => Mux65.IN17
bus_addr[3] => Mux66.IN2
bus_addr[3] => Mux67.IN2
bus_addr[3] => Mux68.IN2
bus_addr[3] => Mux69.IN2
bus_addr[3] => Mux70.IN2
bus_addr[3] => Mux71.IN2
bus_addr[3] => Mux72.IN2
bus_addr[4] => Equal1.IN28
bus_addr[4] => Equal2.IN28
bus_addr[4] => Mux2.IN14
bus_addr[4] => Mux3.IN14
bus_addr[4] => Mux4.IN14
bus_addr[4] => Mux5.IN14
bus_addr[4] => Mux6.IN14
bus_addr[4] => Mux7.IN14
bus_addr[4] => Mux8.IN14
bus_addr[4] => Mux9.IN14
bus_addr[4] => Mux10.IN14
bus_addr[4] => Mux11.IN14
bus_addr[4] => Mux12.IN14
bus_addr[4] => Mux13.IN14
bus_addr[4] => Mux14.IN14
bus_addr[4] => Mux15.IN14
bus_addr[4] => Mux16.IN14
bus_addr[4] => Mux17.IN14
bus_addr[4] => Mux18.IN1
bus_addr[4] => Mux19.IN1
bus_addr[4] => Mux20.IN1
bus_addr[4] => Mux21.IN1
bus_addr[4] => Mux22.IN1
bus_addr[4] => Mux23.IN1
bus_addr[4] => Mux24.IN1
bus_addr[4] => Mux25.IN1
bus_addr[4] => Mux26.IN1
bus_addr[4] => Mux27.IN1
bus_addr[4] => Mux28.IN1
bus_addr[4] => Mux29.IN1
bus_addr[4] => Mux30.IN1
bus_addr[4] => Mux31.IN1
bus_addr[4] => Mux32.IN1
bus_addr[4] => Mux33.IN1
bus_addr[4] => Mux34.IN16
bus_addr[4] => Mux35.IN16
bus_addr[4] => Mux36.IN16
bus_addr[4] => Mux37.IN1
bus_addr[4] => Mux38.IN1
bus_addr[4] => Mux39.IN1
bus_addr[4] => Mux40.IN1
bus_addr[4] => Mux41.IN1
bus_addr[4] => Mux42.IN1
bus_addr[4] => Mux43.IN1
bus_addr[4] => Mux44.IN1
bus_addr[4] => Mux45.IN1
bus_addr[4] => Mux46.IN1
bus_addr[4] => Mux47.IN1
bus_addr[4] => Mux48.IN1
bus_addr[4] => Mux49.IN1
bus_addr[4] => Mux50.IN1
bus_addr[4] => Mux51.IN1
bus_addr[4] => Mux52.IN1
bus_addr[4] => Mux53.IN1
bus_addr[4] => Mux54.IN1
bus_addr[4] => Mux55.IN1
bus_addr[4] => Mux56.IN1
bus_addr[4] => Mux57.IN1
bus_addr[4] => Mux58.IN1
bus_addr[4] => Mux59.IN1
bus_addr[4] => Mux60.IN16
bus_addr[4] => Mux61.IN16
bus_addr[4] => Mux62.IN16
bus_addr[4] => Mux63.IN16
bus_addr[4] => Mux64.IN16
bus_addr[4] => Mux65.IN16
bus_addr[4] => Mux66.IN1
bus_addr[4] => Mux67.IN1
bus_addr[4] => Mux68.IN1
bus_addr[4] => Mux69.IN1
bus_addr[4] => Mux70.IN1
bus_addr[4] => Mux71.IN1
bus_addr[4] => Mux72.IN1
bus_addr[5] => Equal0.IN25
bus_addr[5] => Equal1.IN27
bus_addr[5] => Equal2.IN27
bus_addr[6] => Equal0.IN24
bus_addr[6] => Equal1.IN26
bus_addr[6] => Equal2.IN26
bus_addr[7] => Equal0.IN23
bus_addr[7] => Equal1.IN25
bus_addr[7] => Equal2.IN25
bus_addr[8] => Equal0.IN22
bus_addr[8] => Equal1.IN24
bus_addr[8] => Equal2.IN24
bus_addr[9] => Equal0.IN21
bus_addr[9] => Equal1.IN23
bus_addr[9] => Equal2.IN23
bus_addr[10] => Equal0.IN20
bus_addr[10] => Equal1.IN22
bus_addr[10] => Equal2.IN22
bus_addr[11] => Equal0.IN19
bus_addr[11] => Equal1.IN21
bus_addr[11] => Equal2.IN21
bus_addr[12] => Equal0.IN18
bus_addr[12] => Equal1.IN20
bus_addr[12] => Equal2.IN20
bus_addr[13] => Equal0.IN17
bus_addr[13] => Equal1.IN19
bus_addr[13] => Equal2.IN19
bus_addr[14] => Equal0.IN16
bus_addr[14] => Equal1.IN18
bus_addr[14] => Equal2.IN18
bus_addr[15] => Equal0.IN15
bus_addr[15] => Equal1.IN17
bus_addr[15] => Equal2.IN17
bus_addr[16] => Equal0.IN14
bus_addr[16] => Equal1.IN16
bus_addr[16] => Equal2.IN16
bus_addr[17] => Equal0.IN13
bus_addr[17] => Equal1.IN15
bus_addr[17] => Equal2.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => psw_in.DATAB
bus_dato[0] => ccr.DATAB
bus_dato[1] => psw_in.DATAB
bus_dato[1] => ccr.DATAB
bus_dato[2] => psw_in.DATAB
bus_dato[2] => ccr.DATAB
bus_dato[3] => psw_in.DATAB
bus_dato[3] => kmillhalt.DATAB
bus_dato[3] => ccr.DATAB
bus_dato[4] => psw_in.DATAB
bus_dato[4] => ccr.DATAB
bus_dato[5] => psw_in.DATAB
bus_dato[5] => ccr.DATAB
bus_dato[6] => psw_in.DATAB
bus_dato[6] => lma_fj.DATAB
bus_dato[7] => psw_in.DATAB
bus_dato[8] => psw_in.DATAB
bus_dato[8] => stacklimit.DATAB
bus_dato[9] => psw_in.DATAB
bus_dato[9] => stacklimit.DATAB
bus_dato[9] => pir.DATAB
bus_dato[10] => psw_in.DATAB
bus_dato[10] => stacklimit.DATAB
bus_dato[10] => pir.DATAB
bus_dato[11] => psw_in.DATAB
bus_dato[11] => stacklimit.DATAB
bus_dato[11] => pir.DATAB
bus_dato[12] => psw_in.DATAB
bus_dato[12] => stacklimit.DATAB
bus_dato[12] => pir.DATAB
bus_dato[13] => psw_in.DATAB
bus_dato[13] => stacklimit.DATAB
bus_dato[13] => pir.DATAB
bus_dato[14] => psw_in.DATAB
bus_dato[14] => stacklimit.DATAB
bus_dato[14] => pir.DATAB
bus_dato[15] => psw_in.DATAB
bus_dato[15] => stacklimit.DATAB
bus_dato[15] => pir.DATAB
bus_control_dati => process_0.IN0
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dato => wo.IN0
bus_control_dato => process_0.IN1
bus_control_dato => lma_fj.OUTPUTSELECT
bus_control_datob => we.IN1
bus_control_datob => wo.IN1
bus_control_datob => wo.IN1
psw_in[0] <= psw_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[1] <= psw_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[2] <= psw_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[3] <= psw_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[4] <= psw_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[5] <= psw_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[6] <= psw_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[7] <= psw_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[8] <= psw_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[9] <= psw_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[10] <= psw_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[11] <= psw_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[12] <= psw_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[13] <= psw_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[14] <= psw_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[15] <= psw_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in_we_even <= psw_in_we_even~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in_we_odd <= psw_in_we_odd~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_out[0] => bus_dati.DATAB
psw_out[1] => bus_dati.DATAB
psw_out[2] => bus_dati.DATAB
psw_out[3] => bus_dati.DATAB
psw_out[4] => bus_dati.DATAB
psw_out[5] => bus_dati.DATAB
psw_out[6] => bus_dati.DATAB
psw_out[7] => bus_dati.DATAB
psw_out[8] => bus_dati.DATAB
psw_out[9] => bus_dati.DATAB
psw_out[10] => bus_dati.DATAB
psw_out[11] => bus_dati.DATAB
psw_out[12] => bus_dati.DATAB
psw_out[13] => bus_dati.DATAB
psw_out[14] => bus_dati.DATAB
psw_out[15] => bus_dati.DATAB
cpu_stack_limit[0] <= stacklimit[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[1] <= stacklimit[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[2] <= stacklimit[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[3] <= stacklimit[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[4] <= stacklimit[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[5] <= stacklimit[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[6] <= stacklimit[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[7] <= stacklimit[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[8] <= stacklimit[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[9] <= stacklimit[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[10] <= stacklimit[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[11] <= stacklimit[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[12] <= stacklimit[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[13] <= stacklimit[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[14] <= stacklimit[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[15] <= stacklimit[15].DB_MAX_OUTPUT_PORT_TYPE
pir_in[0] <= <GND>
pir_in[1] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[2] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[3] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[4] <= <GND>
pir_in[5] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[6] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[7] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[8] <= <GND>
pir_in[9] <= pir[9].DB_MAX_OUTPUT_PORT_TYPE
pir_in[10] <= pir[10].DB_MAX_OUTPUT_PORT_TYPE
pir_in[11] <= pir[11].DB_MAX_OUTPUT_PORT_TYPE
pir_in[12] <= pir[12].DB_MAX_OUTPUT_PORT_TYPE
pir_in[13] <= pir[13].DB_MAX_OUTPUT_PORT_TYPE
pir_in[14] <= pir[14].DB_MAX_OUTPUT_PORT_TYPE
pir_in[15] <= pir[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_illegal_halt => cer_illhlt.OUTPUTSELECT
cpu_address_error => cer_addrerr.OUTPUTSELECT
cpu_nxm => cer_nxm.OUTPUTSELECT
cpu_iobus_timeout => cer_iobto.OUTPUTSELECT
cpu_ysv => cer_ysv.OUTPUTSELECT
cpu_rsv => cer_rsv.OUTPUTSELECT
mmu_lma_c1 => bus_dati.DATAB
mmu_lma_c0 => bus_dati.DATAB
mmu_lma_eub[0] => bus_dati.DATAB
mmu_lma_eub[1] => bus_dati.DATAB
mmu_lma_eub[2] => bus_dati.DATAB
mmu_lma_eub[3] => bus_dati.DATAB
mmu_lma_eub[4] => bus_dati.DATAB
mmu_lma_eub[5] => bus_dati.DATAB
mmu_lma_eub[6] => bus_dati.DATAB
mmu_lma_eub[7] => bus_dati.DATAB
mmu_lma_eub[8] => bus_dati.DATAB
mmu_lma_eub[9] => bus_dati.DATAB
mmu_lma_eub[10] => bus_dati.DATAB
mmu_lma_eub[11] => bus_dati.DATAB
mmu_lma_eub[12] => bus_dati.DATAB
mmu_lma_eub[13] => bus_dati.DATAB
mmu_lma_eub[14] => bus_dati.DATAB
mmu_lma_eub[15] => bus_dati.DATAB
mmu_lma_eub[16] => bus_dati.DATAB
mmu_lma_eub[17] => bus_dati.DATAB
mmu_lma_eub[18] => bus_dati.DATAB
mmu_lma_eub[19] => bus_dati.DATAB
mmu_lma_eub[20] => bus_dati.DATAB
mmu_lma_eub[21] => bus_dati.DATAB
cpu_kmillhalt <= kmillhalt.DB_MAX_OUTPUT_PORT_TYPE
modelcode[0] => Mux0.IN263
modelcode[0] => Mux1.IN263
modelcode[0] => Equal3.IN3
modelcode[0] => Equal4.IN7
modelcode[0] => Equal5.IN7
modelcode[0] => Equal6.IN1
modelcode[0] => Equal7.IN7
modelcode[0] => Equal8.IN3
modelcode[0] => Equal9.IN7
modelcode[0] => Equal10.IN7
modelcode[0] => Equal11.IN2
modelcode[0] => Equal12.IN7
modelcode[0] => Equal13.IN7
modelcode[0] => Equal14.IN3
modelcode[0] => Equal15.IN7
modelcode[0] => Equal16.IN4
modelcode[0] => Equal17.IN7
modelcode[0] => Equal18.IN7
modelcode[0] => Equal19.IN2
modelcode[0] => Equal20.IN3
modelcode[0] => Equal21.IN7
modelcode[0] => Equal22.IN4
modelcode[0] => Equal23.IN7
modelcode[0] => Equal24.IN3
modelcode[1] => Mux0.IN262
modelcode[1] => Mux1.IN262
modelcode[1] => Equal3.IN2
modelcode[1] => Equal4.IN6
modelcode[1] => Equal5.IN6
modelcode[1] => Equal6.IN7
modelcode[1] => Equal7.IN1
modelcode[1] => Equal8.IN2
modelcode[1] => Equal9.IN6
modelcode[1] => Equal10.IN1
modelcode[1] => Equal11.IN1
modelcode[1] => Equal12.IN6
modelcode[1] => Equal13.IN6
modelcode[1] => Equal14.IN7
modelcode[1] => Equal15.IN2
modelcode[1] => Equal16.IN3
modelcode[1] => Equal17.IN6
modelcode[1] => Equal18.IN2
modelcode[1] => Equal19.IN7
modelcode[1] => Equal20.IN2
modelcode[1] => Equal21.IN6
modelcode[1] => Equal22.IN7
modelcode[1] => Equal23.IN4
modelcode[1] => Equal24.IN7
modelcode[2] => Mux0.IN261
modelcode[2] => Mux1.IN261
modelcode[2] => Equal3.IN1
modelcode[2] => Equal4.IN5
modelcode[2] => Equal5.IN0
modelcode[2] => Equal6.IN0
modelcode[2] => Equal7.IN6
modelcode[2] => Equal8.IN1
modelcode[2] => Equal9.IN1
modelcode[2] => Equal10.IN6
modelcode[2] => Equal11.IN7
modelcode[2] => Equal12.IN5
modelcode[2] => Equal13.IN2
modelcode[2] => Equal14.IN2
modelcode[2] => Equal15.IN6
modelcode[2] => Equal16.IN2
modelcode[2] => Equal17.IN3
modelcode[2] => Equal18.IN1
modelcode[2] => Equal19.IN6
modelcode[2] => Equal20.IN7
modelcode[2] => Equal21.IN2
modelcode[2] => Equal22.IN3
modelcode[2] => Equal23.IN3
modelcode[2] => Equal24.IN2
modelcode[3] => Mux0.IN260
modelcode[3] => Mux1.IN260
modelcode[3] => Equal3.IN7
modelcode[3] => Equal4.IN1
modelcode[3] => Equal5.IN5
modelcode[3] => Equal6.IN6
modelcode[3] => Equal7.IN0
modelcode[3] => Equal8.IN0
modelcode[3] => Equal9.IN5
modelcode[3] => Equal10.IN5
modelcode[3] => Equal11.IN6
modelcode[3] => Equal12.IN1
modelcode[3] => Equal13.IN1
modelcode[3] => Equal14.IN1
modelcode[3] => Equal15.IN5
modelcode[3] => Equal16.IN7
modelcode[3] => Equal17.IN2
modelcode[3] => Equal18.IN6
modelcode[3] => Equal19.IN1
modelcode[3] => Equal20.IN6
modelcode[3] => Equal21.IN5
modelcode[3] => Equal22.IN2
modelcode[3] => Equal23.IN2
modelcode[3] => Equal24.IN6
modelcode[4] => Mux0.IN259
modelcode[4] => Mux1.IN259
modelcode[4] => Equal3.IN0
modelcode[4] => Equal4.IN0
modelcode[4] => Equal5.IN4
modelcode[4] => Equal6.IN5
modelcode[4] => Equal7.IN5
modelcode[4] => Equal8.IN7
modelcode[4] => Equal9.IN0
modelcode[4] => Equal10.IN4
modelcode[4] => Equal11.IN5
modelcode[4] => Equal12.IN4
modelcode[4] => Equal13.IN5
modelcode[4] => Equal14.IN6
modelcode[4] => Equal15.IN1
modelcode[4] => Equal16.IN1
modelcode[4] => Equal17.IN1
modelcode[4] => Equal18.IN5
modelcode[4] => Equal19.IN5
modelcode[4] => Equal20.IN1
modelcode[4] => Equal21.IN1
modelcode[4] => Equal22.IN1
modelcode[4] => Equal23.IN1
modelcode[4] => Equal24.IN1
modelcode[5] => Mux0.IN258
modelcode[5] => Mux1.IN258
modelcode[5] => Equal3.IN6
modelcode[5] => Equal4.IN4
modelcode[5] => Equal5.IN3
modelcode[5] => Equal6.IN4
modelcode[5] => Equal7.IN4
modelcode[5] => Equal8.IN6
modelcode[5] => Equal9.IN4
modelcode[5] => Equal10.IN0
modelcode[5] => Equal11.IN0
modelcode[5] => Equal12.IN0
modelcode[5] => Equal13.IN0
modelcode[5] => Equal14.IN0
modelcode[5] => Equal15.IN0
modelcode[5] => Equal16.IN0
modelcode[5] => Equal17.IN0
modelcode[5] => Equal18.IN4
modelcode[5] => Equal19.IN4
modelcode[5] => Equal20.IN5
modelcode[5] => Equal21.IN4
modelcode[5] => Equal22.IN6
modelcode[5] => Equal23.IN6
modelcode[5] => Equal24.IN0
modelcode[6] => Mux0.IN257
modelcode[6] => Mux1.IN257
modelcode[6] => Equal3.IN5
modelcode[6] => Equal4.IN3
modelcode[6] => Equal5.IN2
modelcode[6] => Equal6.IN3
modelcode[6] => Equal7.IN3
modelcode[6] => Equal8.IN5
modelcode[6] => Equal9.IN3
modelcode[6] => Equal10.IN3
modelcode[6] => Equal11.IN4
modelcode[6] => Equal12.IN3
modelcode[6] => Equal13.IN4
modelcode[6] => Equal14.IN5
modelcode[6] => Equal15.IN4
modelcode[6] => Equal16.IN6
modelcode[6] => Equal17.IN5
modelcode[6] => Equal18.IN0
modelcode[6] => Equal19.IN0
modelcode[6] => Equal20.IN0
modelcode[6] => Equal21.IN0
modelcode[6] => Equal22.IN0
modelcode[6] => Equal23.IN0
modelcode[6] => Equal24.IN5
modelcode[7] => Mux0.IN256
modelcode[7] => Mux1.IN256
modelcode[7] => Equal3.IN4
modelcode[7] => Equal4.IN2
modelcode[7] => Equal5.IN1
modelcode[7] => Equal6.IN2
modelcode[7] => Equal7.IN2
modelcode[7] => Equal8.IN4
modelcode[7] => Equal9.IN2
modelcode[7] => Equal10.IN2
modelcode[7] => Equal11.IN3
modelcode[7] => Equal12.IN2
modelcode[7] => Equal13.IN3
modelcode[7] => Equal14.IN4
modelcode[7] => Equal15.IN3
modelcode[7] => Equal16.IN5
modelcode[7] => Equal17.IN4
modelcode[7] => Equal18.IN3
modelcode[7] => Equal19.IN3
modelcode[7] => Equal20.IN4
modelcode[7] => Equal21.IN3
modelcode[7] => Equal22.IN5
modelcode[7] => Equal23.IN5
modelcode[7] => Equal24.IN4
have_fpa => bus_dati.DATAB
reset => nxm.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => cer_illhlt.OUTPUTSELECT
reset => cer_addrerr.OUTPUTSELECT
reset => cer_nxm.OUTPUTSELECT
reset => cer_iobto.OUTPUTSELECT
reset => cer_ysv.OUTPUTSELECT
reset => cer_rsv.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => kmillhalt.OUTPUTSELECT
reset => lma_fj.OUTPUTSELECT
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => psw_in_we_odd~reg0.ENA
reset => psw_in_we_even~reg0.ENA
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => psw_in_we_odd~reg0.CLK
clk => psw_in_we_even~reg0.CLK
clk => lma_fj.CLK
clk => kmillhalt.CLK
clk => ccr[0].CLK
clk => ccr[1].CLK
clk => ccr[2].CLK
clk => ccr[3].CLK
clk => ccr[4].CLK
clk => ccr[5].CLK
clk => cer_rsv.CLK
clk => cer_ysv.CLK
clk => cer_iobto.CLK
clk => cer_nxm.CLK
clk => cer_addrerr.CLK
clk => cer_illhlt.CLK
clk => pir[9].CLK
clk => pir[10].CLK
clk => pir[11].CLK
clk => pir[12].CLK
clk => pir[13].CLK
clk => pir[14].CLK
clk => pir[15].CLK
clk => stacklimit[0].CLK
clk => stacklimit[1].CLK
clk => stacklimit[2].CLK
clk => stacklimit[3].CLK
clk => stacklimit[4].CLK
clk => stacklimit[5].CLK
clk => stacklimit[6].CLK
clk => stacklimit[7].CLK
clk => stacklimit[8].CLK
clk => stacklimit[9].CLK
clk => stacklimit[10].CLK
clk => stacklimit[11].CLK
clk => stacklimit[12].CLK
clk => stacklimit[13].CLK
clk => stacklimit[14].CLK
clk => stacklimit[15].CLK
clk => psw_in[0]~reg0.CLK
clk => psw_in[1]~reg0.CLK
clk => psw_in[2]~reg0.CLK
clk => psw_in[3]~reg0.CLK
clk => psw_in[4]~reg0.CLK
clk => psw_in[5]~reg0.CLK
clk => psw_in[6]~reg0.CLK
clk => psw_in[7]~reg0.CLK
clk => psw_in[8]~reg0.CLK
clk => psw_in[9]~reg0.CLK
clk => psw_in[10]~reg0.CLK
clk => psw_in[11]~reg0.CLK
clk => psw_in[12]~reg0.CLK
clk => psw_in[13]~reg0.CLK
clk => psw_in[14]~reg0.CLK
clk => psw_in[15]~reg0.CLK
clk => nxm.CLK


|top|unibus:pdp11|xu:xu0|kl11:kl0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal9.IN14
base_addr[4] => Equal9.IN13
base_addr[5] => Equal9.IN12
base_addr[6] => Equal9.IN11
base_addr[7] => Equal9.IN10
base_addr[8] => Equal9.IN9
base_addr[9] => Equal9.IN8
base_addr[10] => Equal9.IN7
base_addr[11] => Equal9.IN6
base_addr[12] => Equal9.IN5
base_addr[13] => Equal9.IN4
base_addr[14] => Equal9.IN3
base_addr[15] => Equal9.IN2
base_addr[16] => Equal9.IN1
base_addr[17] => Equal9.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
ovec[0] => int_vector.DATAB
ovec[1] => int_vector.DATAB
ovec[2] => int_vector.DATAB
ovec[3] => int_vector.DATAB
ovec[4] => int_vector.DATAB
ovec[5] => int_vector.DATAB
ovec[6] => int_vector.DATAB
ovec[7] => int_vector.DATAB
ovec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN4
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN3
bus_addr[1] => Mux9.IN5
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN5
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN5
bus_addr[1] => Mux22.IN5
bus_addr[2] => Mux0.IN3
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN2
bus_addr[2] => Mux9.IN4
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN4
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN4
bus_addr[2] => Mux22.IN4
bus_addr[3] => Equal9.IN29
bus_addr[4] => Equal9.IN28
bus_addr[5] => Equal9.IN27
bus_addr[6] => Equal9.IN26
bus_addr[7] => Equal9.IN25
bus_addr[8] => Equal9.IN24
bus_addr[9] => Equal9.IN23
bus_addr[10] => Equal9.IN22
bus_addr[11] => Equal9.IN21
bus_addr[12] => Equal9.IN20
bus_addr[13] => Equal9.IN19
bus_addr[14] => Equal9.IN18
bus_addr[15] => Equal9.IN17
bus_addr[16] => Equal9.IN16
bus_addr[17] => Equal9.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rx_done.OUTPUTSELECT
bus_dato[0] => Mux20.IN2
bus_dato[1] => Mux19.IN2
bus_dato[2] => Mux18.IN2
bus_dato[3] => Mux17.IN2
bus_dato[4] => Mux16.IN2
bus_dato[5] => Mux15.IN2
bus_dato[6] => Mux10.IN2
bus_dato[6] => Mux12.IN2
bus_dato[6] => Mux14.IN2
bus_dato[7] => tx_buf.DATAA
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => rxfilter.DATAB
rts <= rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
have_kl11 => base_addr_match.IN1
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => br.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => recv_silo.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => tx.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => bus_dati[0]~reg0.ENA
have_kl11 => bus_dati[1]~reg0.ENA
have_kl11 => bus_dati[2]~reg0.ENA
have_kl11 => bus_dati[3]~reg0.ENA
have_kl11 => bus_dati[4]~reg0.ENA
have_kl11 => bus_dati[5]~reg0.ENA
have_kl11 => bus_dati[6]~reg0.ENA
have_kl11 => bus_dati[7]~reg0.ENA
have_kl11 => bus_dati[8]~reg0.ENA
have_kl11 => bus_dati[9]~reg0.ENA
have_kl11 => bus_dati[10]~reg0.ENA
have_kl11 => bus_dati[11]~reg0.ENA
have_kl11 => bus_dati[12]~reg0.ENA
have_kl11 => bus_dati[13]~reg0.ENA
have_kl11 => bus_dati[14]~reg0.ENA
have_kl11 => bus_dati[15]~reg0.ENA
have_kl11 => rx_copied.ENA
have_kl11 => recv_copy_filter[0].ENA
have_kl11 => recv_copy_filter[1].ENA
have_kl11 => tx_start.ENA
have_kl11 => tx_rdy.ENA
have_kl11 => rx_act.ENA
have_kl11 => tx_ie.ENA
have_kl11 => rx_buf[0].ENA
have_kl11 => rx_buf[1].ENA
have_kl11 => rx_buf[2].ENA
have_kl11 => rx_buf[3].ENA
have_kl11 => rx_buf[4].ENA
have_kl11 => rx_buf[5].ENA
have_kl11 => rx_buf[6].ENA
have_kl11 => rx_buf[7].ENA
have_kl11 => tx_buf[0].ENA
have_kl11 => tx_buf[1].ENA
have_kl11 => tx_buf[2].ENA
have_kl11 => tx_buf[3].ENA
have_kl11 => tx_buf[4].ENA
have_kl11 => tx_buf[5].ENA
have_kl11 => tx_buf[6].ENA
have_kl11 => tx_buf[7].ENA
have_kl11 => rx_ie.ENA
have_kl11 => rx_done.ENA
have_kl11_force7bit => bus_dati.OUTPUTSELECT
have_kl11_force7bit => tx_buf.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_silo.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_bps[0] => Equal0.IN13
have_kl11_bps[0] => Equal1.IN13
have_kl11_bps[0] => Equal2.IN13
have_kl11_bps[0] => Equal3.IN13
have_kl11_bps[0] => Equal4.IN13
have_kl11_bps[0] => Equal5.IN13
have_kl11_bps[0] => Equal6.IN13
have_kl11_bps[0] => Equal7.IN13
have_kl11_bps[0] => Equal8.IN13
have_kl11_bps[1] => Equal0.IN12
have_kl11_bps[1] => Equal1.IN12
have_kl11_bps[1] => Equal2.IN12
have_kl11_bps[1] => Equal3.IN12
have_kl11_bps[1] => Equal4.IN12
have_kl11_bps[1] => Equal5.IN12
have_kl11_bps[1] => Equal6.IN12
have_kl11_bps[1] => Equal7.IN12
have_kl11_bps[1] => Equal8.IN12
have_kl11_bps[2] => Equal0.IN11
have_kl11_bps[2] => Equal1.IN11
have_kl11_bps[2] => Equal2.IN11
have_kl11_bps[2] => Equal3.IN11
have_kl11_bps[2] => Equal4.IN11
have_kl11_bps[2] => Equal5.IN11
have_kl11_bps[2] => Equal6.IN11
have_kl11_bps[2] => Equal7.IN11
have_kl11_bps[2] => Equal8.IN11
have_kl11_bps[3] => Equal0.IN10
have_kl11_bps[3] => Equal1.IN10
have_kl11_bps[3] => Equal2.IN10
have_kl11_bps[3] => Equal3.IN10
have_kl11_bps[3] => Equal4.IN10
have_kl11_bps[3] => Equal5.IN10
have_kl11_bps[3] => Equal6.IN10
have_kl11_bps[3] => Equal7.IN10
have_kl11_bps[3] => Equal8.IN10
have_kl11_bps[4] => Equal0.IN9
have_kl11_bps[4] => Equal1.IN17
have_kl11_bps[4] => Equal2.IN9
have_kl11_bps[4] => Equal3.IN9
have_kl11_bps[4] => Equal4.IN9
have_kl11_bps[4] => Equal5.IN9
have_kl11_bps[4] => Equal6.IN9
have_kl11_bps[4] => Equal7.IN9
have_kl11_bps[4] => Equal8.IN9
have_kl11_bps[5] => Equal0.IN8
have_kl11_bps[5] => Equal1.IN16
have_kl11_bps[5] => Equal2.IN17
have_kl11_bps[5] => Equal3.IN8
have_kl11_bps[5] => Equal4.IN8
have_kl11_bps[5] => Equal5.IN8
have_kl11_bps[5] => Equal6.IN8
have_kl11_bps[5] => Equal7.IN8
have_kl11_bps[5] => Equal8.IN8
have_kl11_bps[6] => Equal0.IN7
have_kl11_bps[6] => Equal1.IN9
have_kl11_bps[6] => Equal2.IN16
have_kl11_bps[6] => Equal3.IN17
have_kl11_bps[6] => Equal4.IN7
have_kl11_bps[6] => Equal5.IN7
have_kl11_bps[6] => Equal6.IN7
have_kl11_bps[6] => Equal7.IN7
have_kl11_bps[6] => Equal8.IN7
have_kl11_bps[7] => Equal0.IN6
have_kl11_bps[7] => Equal1.IN15
have_kl11_bps[7] => Equal2.IN8
have_kl11_bps[7] => Equal3.IN16
have_kl11_bps[7] => Equal4.IN17
have_kl11_bps[7] => Equal5.IN6
have_kl11_bps[7] => Equal6.IN6
have_kl11_bps[7] => Equal7.IN6
have_kl11_bps[7] => Equal8.IN6
have_kl11_bps[8] => Equal0.IN5
have_kl11_bps[8] => Equal1.IN8
have_kl11_bps[8] => Equal2.IN15
have_kl11_bps[8] => Equal3.IN7
have_kl11_bps[8] => Equal4.IN16
have_kl11_bps[8] => Equal5.IN17
have_kl11_bps[8] => Equal6.IN5
have_kl11_bps[8] => Equal7.IN17
have_kl11_bps[8] => Equal8.IN5
have_kl11_bps[9] => Equal0.IN4
have_kl11_bps[9] => Equal1.IN7
have_kl11_bps[9] => Equal2.IN7
have_kl11_bps[9] => Equal3.IN15
have_kl11_bps[9] => Equal4.IN6
have_kl11_bps[9] => Equal5.IN16
have_kl11_bps[9] => Equal6.IN17
have_kl11_bps[9] => Equal7.IN5
have_kl11_bps[9] => Equal8.IN17
have_kl11_bps[10] => Equal0.IN17
have_kl11_bps[10] => Equal1.IN14
have_kl11_bps[10] => Equal2.IN6
have_kl11_bps[10] => Equal3.IN6
have_kl11_bps[10] => Equal4.IN15
have_kl11_bps[10] => Equal5.IN5
have_kl11_bps[10] => Equal6.IN16
have_kl11_bps[10] => Equal7.IN4
have_kl11_bps[10] => Equal8.IN4
have_kl11_bps[11] => Equal0.IN3
have_kl11_bps[11] => Equal1.IN6
have_kl11_bps[11] => Equal2.IN14
have_kl11_bps[11] => Equal3.IN5
have_kl11_bps[11] => Equal4.IN5
have_kl11_bps[11] => Equal5.IN15
have_kl11_bps[11] => Equal6.IN4
have_kl11_bps[11] => Equal7.IN3
have_kl11_bps[11] => Equal8.IN3
have_kl11_bps[12] => Equal0.IN2
have_kl11_bps[12] => Equal1.IN5
have_kl11_bps[12] => Equal2.IN5
have_kl11_bps[12] => Equal3.IN14
have_kl11_bps[12] => Equal4.IN4
have_kl11_bps[12] => Equal5.IN4
have_kl11_bps[12] => Equal6.IN15
have_kl11_bps[12] => Equal7.IN2
have_kl11_bps[12] => Equal8.IN2
have_kl11_bps[13] => Equal0.IN1
have_kl11_bps[13] => Equal1.IN4
have_kl11_bps[13] => Equal2.IN4
have_kl11_bps[13] => Equal3.IN4
have_kl11_bps[13] => Equal4.IN14
have_kl11_bps[13] => Equal5.IN3
have_kl11_bps[13] => Equal6.IN3
have_kl11_bps[13] => Equal7.IN16
have_kl11_bps[13] => Equal8.IN1
have_kl11_bps[14] => Equal0.IN0
have_kl11_bps[14] => Equal1.IN3
have_kl11_bps[14] => Equal2.IN3
have_kl11_bps[14] => Equal3.IN3
have_kl11_bps[14] => Equal4.IN3
have_kl11_bps[14] => Equal5.IN14
have_kl11_bps[14] => Equal6.IN2
have_kl11_bps[14] => Equal7.IN15
have_kl11_bps[14] => Equal8.IN16
have_kl11_bps[15] => Equal0.IN16
have_kl11_bps[15] => Equal1.IN2
have_kl11_bps[15] => Equal2.IN2
have_kl11_bps[15] => Equal3.IN2
have_kl11_bps[15] => Equal4.IN2
have_kl11_bps[15] => Equal5.IN2
have_kl11_bps[15] => Equal6.IN14
have_kl11_bps[15] => Equal7.IN14
have_kl11_bps[15] => Equal8.IN15
have_kl11_bps[16] => Equal0.IN15
have_kl11_bps[16] => Equal1.IN1
have_kl11_bps[16] => Equal2.IN1
have_kl11_bps[16] => Equal3.IN1
have_kl11_bps[16] => Equal4.IN1
have_kl11_bps[16] => Equal5.IN1
have_kl11_bps[16] => Equal6.IN1
have_kl11_bps[16] => Equal7.IN1
have_kl11_bps[16] => Equal8.IN14
have_kl11_bps[17] => Equal0.IN14
have_kl11_bps[17] => Equal1.IN0
have_kl11_bps[17] => Equal2.IN0
have_kl11_bps[17] => Equal3.IN0
have_kl11_bps[17] => Equal4.IN0
have_kl11_bps[17] => Equal5.IN0
have_kl11_bps[17] => Equal6.IN0
have_kl11_bps[17] => Equal7.IN0
have_kl11_bps[17] => Equal8.IN0
reset => rx_trigger.OUTPUTSELECT
reset => tx_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_ie.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => tx_ie.OUTPUTSELECT
reset => rx_act.OUTPUTSELECT
reset => tx_rdy.OUTPUTSELECT
reset => tx_start.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => rx_copied.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdctrigger.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_buf_loaded.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rts.OUTPUTSELECT
reset => rxf.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_silo.OUTPUTSELECT
reset => recv_copy.OUTPUTSELECT
reset => recv_sample[4].ENA
reset => recv_sample[3].ENA
reset => recv_sample[2].ENA
reset => recv_sample[1].ENA
reset => recv_sample[0].ENA
reset => tx~reg0.ENA
reset => xmit_buf[7].ENA
reset => xmit_buf[6].ENA
reset => xmit_buf[5].ENA
reset => xmit_buf[4].ENA
reset => xmit_buf[3].ENA
reset => xmit_buf[2].ENA
reset => xmit_buf[1].ENA
reset => xmit_buf[0].ENA
reset => xmit_bit[2].ENA
reset => xmit_bit[1].ENA
reset => xmit_bit[0].ENA
reset => xmit_sample[4].ENA
reset => xmit_sample[3].ENA
reset => xmit_sample[2].ENA
reset => xmit_sample[1].ENA
reset => xmit_sample[0].ENA
reset => recv_work[0].ENA
reset => recv_work[1].ENA
reset => recv_work[2].ENA
reset => recv_work[3].ENA
reset => recv_work[4].ENA
reset => recv_work[5].ENA
reset => recv_work[6].ENA
reset => recv_work[7].ENA
reset => recv_bit[0].ENA
reset => recv_bit[1].ENA
reset => recv_bit[2].ENA
reset => recv_count[0].ENA
reset => recv_count[1].ENA
reset => recv_count[2].ENA
reset => recv_count[3].ENA
reset => recv_count[4].ENA
reset => recv_buf[0].ENA
reset => recv_buf[1].ENA
reset => recv_buf[2].ENA
reset => recv_buf[3].ENA
reset => recv_buf[4].ENA
reset => recv_buf[5].ENA
reset => recv_buf[6].ENA
reset => recv_buf[7].ENA
reset => rx_copied_filter[0].ENA
reset => rx_copied_filter[1].ENA
reset => rxfilter[0].ENA
reset => rxfilter[1].ENA
reset => rxfilter[2].ENA
reset => rxfilter[3].ENA
reset => rxfilter[4].ENA
reset => rxfilter[5].ENA
reset => rxfilter[6].ENA
reset => rxfilter[7].ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => recv_silo~12.CLK
clk50mhz => recv_silo~0.CLK
clk50mhz => recv_silo~1.CLK
clk50mhz => recv_silo~2.CLK
clk50mhz => recv_silo~3.CLK
clk50mhz => recv_silo~4.CLK
clk50mhz => recv_silo~5.CLK
clk50mhz => recv_silo~6.CLK
clk50mhz => recv_silo~7.CLK
clk50mhz => recv_silo~8.CLK
clk50mhz => recv_silo~9.CLK
clk50mhz => recv_silo~10.CLK
clk50mhz => recv_silo~11.CLK
clk50mhz => xmit_sample[0].CLK
clk50mhz => xmit_sample[1].CLK
clk50mhz => xmit_sample[2].CLK
clk50mhz => xmit_sample[3].CLK
clk50mhz => xmit_sample[4].CLK
clk50mhz => xmit_bit[0].CLK
clk50mhz => xmit_bit[1].CLK
clk50mhz => xmit_bit[2].CLK
clk50mhz => xmit_buf[0].CLK
clk50mhz => xmit_buf[1].CLK
clk50mhz => xmit_buf[2].CLK
clk50mhz => xmit_buf[3].CLK
clk50mhz => xmit_buf[4].CLK
clk50mhz => xmit_buf[5].CLK
clk50mhz => xmit_buf[6].CLK
clk50mhz => xmit_buf[7].CLK
clk50mhz => tx~reg0.CLK
clk50mhz => recv_sample[0].CLK
clk50mhz => recv_sample[1].CLK
clk50mhz => recv_sample[2].CLK
clk50mhz => recv_sample[3].CLK
clk50mhz => recv_sample[4].CLK
clk50mhz => recv_work[0].CLK
clk50mhz => recv_work[1].CLK
clk50mhz => recv_work[2].CLK
clk50mhz => recv_work[3].CLK
clk50mhz => recv_work[4].CLK
clk50mhz => recv_work[5].CLK
clk50mhz => recv_work[6].CLK
clk50mhz => recv_work[7].CLK
clk50mhz => recv_bit[0].CLK
clk50mhz => recv_bit[1].CLK
clk50mhz => recv_bit[2].CLK
clk50mhz => recv_count[0].CLK
clk50mhz => recv_count[1].CLK
clk50mhz => recv_count[2].CLK
clk50mhz => recv_count[3].CLK
clk50mhz => recv_count[4].CLK
clk50mhz => recv_buf[0].CLK
clk50mhz => recv_buf[1].CLK
clk50mhz => recv_buf[2].CLK
clk50mhz => recv_buf[3].CLK
clk50mhz => recv_buf[4].CLK
clk50mhz => recv_buf[5].CLK
clk50mhz => recv_buf[6].CLK
clk50mhz => recv_buf[7].CLK
clk50mhz => rx_copied_filter[0].CLK
clk50mhz => rx_copied_filter[1].CLK
clk50mhz => rxfilter[0].CLK
clk50mhz => rxfilter[1].CLK
clk50mhz => rxfilter[2].CLK
clk50mhz => rxfilter[3].CLK
clk50mhz => rxfilter[4].CLK
clk50mhz => rxfilter[5].CLK
clk50mhz => rxfilter[6].CLK
clk50mhz => rxfilter[7].CLK
clk50mhz => recv_p[0].CLK
clk50mhz => recv_p[1].CLK
clk50mhz => recv_p[2].CLK
clk50mhz => recv_p[3].CLK
clk50mhz => recv_c[0].CLK
clk50mhz => recv_c[1].CLK
clk50mhz => recv_c[2].CLK
clk50mhz => recv_c[3].CLK
clk50mhz => rxf.CLK
clk50mhz => rts~reg0.CLK
clk50mhz => rtsstretch[0].CLK
clk50mhz => rtsstretch[1].CLK
clk50mhz => rtsstretch[2].CLK
clk50mhz => rtsstretch[3].CLK
clk50mhz => rtsstretch[4].CLK
clk50mhz => rtsstretch[5].CLK
clk50mhz => rtsstretch[6].CLK
clk50mhz => rtsstretch[7].CLK
clk50mhz => rtsstretch[8].CLK
clk50mhz => rtsstretch[9].CLK
clk50mhz => recv_copy.CLK
clk50mhz => xmit_buf_loaded.CLK
clk50mhz => cdctrigger.CLK
clk50mhz => cdc[0].CLK
clk50mhz => cdc[1].CLK
clk50mhz => cdc[2].CLK
clk50mhz => cdc[3].CLK
clk50mhz => cdc[4].CLK
clk50mhz => cdc[5].CLK
clk50mhz => cdc[6].CLK
clk50mhz => cdc[7].CLK
clk50mhz => cdc[8].CLK
clk50mhz => cdc[9].CLK
clk50mhz => cdc[10].CLK
clk50mhz => cdc[11].CLK
clk50mhz => xmit_state~4.DATAIN
clk50mhz => recv_state~5.DATAIN
clk50mhz => recv_silo.CLK0
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => rx_copied.CLK
clk => recv_copy_filter[0].CLK
clk => recv_copy_filter[1].CLK
clk => tx_start.CLK
clk => tx_rdy.CLK
clk => rx_act.CLK
clk => tx_ie.CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_buf[3].CLK
clk => rx_buf[4].CLK
clk => rx_buf[5].CLK
clk => rx_buf[6].CLK
clk => rx_buf[7].CLK
clk => tx_buf[0].CLK
clk => tx_buf[1].CLK
clk => tx_buf[2].CLK
clk => tx_buf[3].CLK
clk => tx_buf[4].CLK
clk => tx_buf[5].CLK
clk => tx_buf[6].CLK
clk => tx_buf[7].CLK
clk => rx_ie.CLK
clk => rx_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => tx_trigger.CLK
clk => rx_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|xu:xu0|kw11l:kw0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => Equal0.IN16
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => br.DATAB
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Equal0.IN33
bus_addr[2] => Equal0.IN32
bus_addr[3] => Equal0.IN31
bus_addr[4] => Equal0.IN30
bus_addr[5] => Equal0.IN29
bus_addr[6] => Equal0.IN28
bus_addr[7] => Equal0.IN27
bus_addr[8] => Equal0.IN26
bus_addr[9] => Equal0.IN25
bus_addr[10] => Equal0.IN24
bus_addr[11] => Equal0.IN23
bus_addr[12] => Equal0.IN22
bus_addr[13] => Equal0.IN21
bus_addr[14] => Equal0.IN20
bus_addr[15] => Equal0.IN19
bus_addr[16] => Equal0.IN18
bus_addr[17] => Equal0.IN17
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => ~NO_FANOUT~
bus_dato[1] => ~NO_FANOUT~
bus_dato[2] => ~NO_FANOUT~
bus_dato[3] => ~NO_FANOUT~
bus_dato[4] => ~NO_FANOUT~
bus_dato[5] => ~NO_FANOUT~
bus_dato[6] => lc_ie.DATAB
bus_dato[7] => lc_monitor.DATAB
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
have_kw11l => base_addr_match.IN1
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => lc_monitor.OUTPUTSELECT
have_kw11l => lc_ie.OUTPUTSELECT
have_kw11l => br.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => interrupt_state.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => int_vector.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => bus_dati.OUTPUTSELECT
have_kw11l => lc_ie.OUTPUTSELECT
have_kw11l => lc_monitor.OUTPUTSELECT
have_kw11l => lc_clk_old.ENA
kw11l_hz[0] => Equal1.IN6
kw11l_hz[0] => Equal2.IN6
kw11l_hz[1] => Equal1.IN5
kw11l_hz[1] => Equal2.IN9
kw11l_hz[2] => Equal1.IN4
kw11l_hz[2] => Equal2.IN5
kw11l_hz[3] => Equal1.IN3
kw11l_hz[3] => Equal2.IN4
kw11l_hz[4] => Equal1.IN2
kw11l_hz[4] => Equal2.IN8
kw11l_hz[5] => Equal1.IN9
kw11l_hz[5] => Equal2.IN7
kw11l_hz[6] => Equal1.IN1
kw11l_hz[6] => Equal2.IN3
kw11l_hz[7] => Equal1.IN0
kw11l_hz[7] => Equal2.IN2
kw11l_hz[8] => Equal1.IN8
kw11l_hz[8] => Equal2.IN1
kw11l_hz[9] => Equal1.IN7
kw11l_hz[9] => Equal2.IN0
reset => br.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => lc_ie.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => lineclk.OUTPUTSELECT
reset => lc_monitor.OUTPUTSELECT
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => lineclk.CLK
clk50mhz => counter[0].CLK
clk50mhz => counter[1].CLK
clk50mhz => counter[2].CLK
clk50mhz => counter[3].CLK
clk50mhz => counter[4].CLK
clk50mhz => counter[5].CLK
clk50mhz => counter[6].CLK
clk50mhz => counter[7].CLK
clk50mhz => counter[8].CLK
clk50mhz => counter[9].CLK
clk50mhz => counter[10].CLK
clk50mhz => counter[11].CLK
clk50mhz => counter[12].CLK
clk50mhz => counter[13].CLK
clk50mhz => counter[14].CLK
clk50mhz => counter[15].CLK
clk50mhz => counter[16].CLK
clk50mhz => counter[17].CLK
clk50mhz => counter[18].CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => lc_ie.CLK
clk => lc_monitor.CLK
clk => lc_clk_old.CLK
clk => br~reg0.CLK
clk => interrupt_state~5.DATAIN


|top|unibus:pdp11|xu:xu0|xubr:xubr0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => ~NO_FANOUT~
base_addr[5] => ~NO_FANOUT~
base_addr[6] => ~NO_FANOUT~
base_addr[7] => ~NO_FANOUT~
base_addr[8] => ~NO_FANOUT~
base_addr[9] => ~NO_FANOUT~
base_addr[10] => ~NO_FANOUT~
base_addr[11] => ~NO_FANOUT~
base_addr[12] => ~NO_FANOUT~
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_1.IN0
bus_addr[0] => process_1.IN0
bus_addr[1] => meme~11.DATAIN
bus_addr[1] => memo~12.DATAIN
bus_addr[1] => meme.WADDR
bus_addr[1] => meme.RADDR
bus_addr[1] => memo.WADDR
bus_addr[1] => memo.RADDR
bus_addr[2] => meme~10.DATAIN
bus_addr[2] => memo~11.DATAIN
bus_addr[2] => meme.WADDR1
bus_addr[2] => meme.RADDR1
bus_addr[2] => memo.WADDR1
bus_addr[2] => memo.RADDR1
bus_addr[3] => meme~9.DATAIN
bus_addr[3] => memo~10.DATAIN
bus_addr[3] => meme.WADDR2
bus_addr[3] => meme.RADDR2
bus_addr[3] => memo.WADDR2
bus_addr[3] => memo.RADDR2
bus_addr[4] => meme~8.DATAIN
bus_addr[4] => memo~9.DATAIN
bus_addr[4] => meme.WADDR3
bus_addr[4] => meme.RADDR3
bus_addr[4] => memo.WADDR3
bus_addr[4] => memo.RADDR3
bus_addr[5] => meme~7.DATAIN
bus_addr[5] => memo~8.DATAIN
bus_addr[5] => meme.WADDR4
bus_addr[5] => meme.RADDR4
bus_addr[5] => memo.WADDR4
bus_addr[5] => memo.RADDR4
bus_addr[6] => meme~6.DATAIN
bus_addr[6] => memo~7.DATAIN
bus_addr[6] => meme.WADDR5
bus_addr[6] => meme.RADDR5
bus_addr[6] => memo.WADDR5
bus_addr[6] => memo.RADDR5
bus_addr[7] => meme~5.DATAIN
bus_addr[7] => memo~6.DATAIN
bus_addr[7] => meme.WADDR6
bus_addr[7] => meme.RADDR6
bus_addr[7] => memo.WADDR6
bus_addr[7] => memo.RADDR6
bus_addr[8] => meme~4.DATAIN
bus_addr[8] => memo~5.DATAIN
bus_addr[8] => meme.WADDR7
bus_addr[8] => meme.RADDR7
bus_addr[8] => memo.WADDR7
bus_addr[8] => memo.RADDR7
bus_addr[9] => meme~3.DATAIN
bus_addr[9] => memo~4.DATAIN
bus_addr[9] => meme.WADDR8
bus_addr[9] => meme.RADDR8
bus_addr[9] => memo.WADDR8
bus_addr[9] => memo.RADDR8
bus_addr[10] => meme~2.DATAIN
bus_addr[10] => memo~3.DATAIN
bus_addr[10] => meme.WADDR9
bus_addr[10] => meme.RADDR9
bus_addr[10] => memo.WADDR9
bus_addr[10] => memo.RADDR9
bus_addr[11] => meme~1.DATAIN
bus_addr[11] => memo~2.DATAIN
bus_addr[11] => meme.WADDR10
bus_addr[11] => meme.RADDR10
bus_addr[11] => memo.WADDR10
bus_addr[11] => memo.RADDR10
bus_addr[12] => meme~0.DATAIN
bus_addr[12] => memo~1.DATAIN
bus_addr[12] => meme.WADDR11
bus_addr[12] => meme.RADDR11
bus_addr[12] => memo.WADDR11
bus_addr[12] => memo.RADDR11
bus_addr[13] => Equal0.IN9
bus_addr[14] => Equal0.IN8
bus_addr[15] => Equal0.IN7
bus_addr[16] => Equal0.IN6
bus_addr[17] => Equal0.IN5
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => meme~19.DATAIN
bus_dato[0] => meme.DATAIN
bus_dato[1] => meme~18.DATAIN
bus_dato[1] => meme.DATAIN1
bus_dato[2] => meme~17.DATAIN
bus_dato[2] => meme.DATAIN2
bus_dato[3] => meme~16.DATAIN
bus_dato[3] => meme.DATAIN3
bus_dato[4] => meme~15.DATAIN
bus_dato[4] => meme.DATAIN4
bus_dato[5] => meme~14.DATAIN
bus_dato[5] => meme.DATAIN5
bus_dato[6] => meme~13.DATAIN
bus_dato[6] => meme.DATAIN6
bus_dato[7] => meme~12.DATAIN
bus_dato[7] => meme.DATAIN7
bus_dato[8] => memo~20.DATAIN
bus_dato[8] => memo.DATAIN
bus_dato[9] => memo~19.DATAIN
bus_dato[9] => memo.DATAIN1
bus_dato[10] => memo~18.DATAIN
bus_dato[10] => memo.DATAIN2
bus_dato[11] => memo~17.DATAIN
bus_dato[11] => memo.DATAIN3
bus_dato[12] => memo~16.DATAIN
bus_dato[12] => memo.DATAIN4
bus_dato[13] => memo~15.DATAIN
bus_dato[13] => memo.DATAIN5
bus_dato[14] => memo~14.DATAIN
bus_dato[14] => memo.DATAIN6
bus_dato[15] => memo~13.DATAIN
bus_dato[15] => memo.DATAIN7
bus_control_dati => ~NO_FANOUT~
bus_control_dato => process_1.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_1.IN1
reset => ~NO_FANOUT~
clk => meme~20.CLK
clk => meme~0.CLK
clk => meme~1.CLK
clk => meme~2.CLK
clk => meme~3.CLK
clk => meme~4.CLK
clk => meme~5.CLK
clk => meme~6.CLK
clk => meme~7.CLK
clk => meme~8.CLK
clk => meme~9.CLK
clk => meme~10.CLK
clk => meme~11.CLK
clk => meme~12.CLK
clk => meme~13.CLK
clk => meme~14.CLK
clk => meme~15.CLK
clk => meme~16.CLK
clk => meme~17.CLK
clk => meme~18.CLK
clk => meme~19.CLK
clk => memo~0.CLK
clk => memo~1.CLK
clk => memo~2.CLK
clk => memo~3.CLK
clk => memo~4.CLK
clk => memo~5.CLK
clk => memo~6.CLK
clk => memo~7.CLK
clk => memo~8.CLK
clk => memo~9.CLK
clk => memo~10.CLK
clk => memo~11.CLK
clk => memo~12.CLK
clk => memo~13.CLK
clk => memo~14.CLK
clk => memo~15.CLK
clk => memo~16.CLK
clk => memo~17.CLK
clk => memo~18.CLK
clk => memo~19.CLK
clk => memo~20.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => meme.CLK0
clk => memo.CLK0


|top|unibus:pdp11|xu:xu0|xubl:xubl0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
npr <= npr~reg0.DB_MAX_OUTPUT_PORT_TYPE
npg => run.OUTPUTSELECT
npg => npr.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => rt.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xf.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => xl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => rl.OUTPUTSELECT
npg => bitcount.OUTPUTSELECT
npg => bitcount.OUTPUTSELECT
npg => bitcount.OUTPUTSELECT
npg => bitcount.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_control_dati.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => work.OUTPUTSELECT
npg => xu_mosi.OUTPUTSELECT
npg => cs.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_control_dato.OUTPUTSELECT
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => ~NO_FANOUT~
bus_addr[1] => Mux0.IN2
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN2
bus_addr[1] => Mux3.IN2
bus_addr[1] => Mux4.IN2
bus_addr[1] => Mux5.IN2
bus_addr[1] => Mux6.IN2
bus_addr[1] => Mux7.IN2
bus_addr[1] => Mux8.IN2
bus_addr[1] => Mux9.IN2
bus_addr[1] => Mux10.IN2
bus_addr[1] => Mux11.IN2
bus_addr[1] => Mux12.IN2
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN2
bus_addr[1] => Mux15.IN2
bus_addr[1] => Mux16.IN2
bus_addr[1] => Mux17.IN2
bus_addr[1] => Mux18.IN2
bus_addr[1] => Mux19.IN2
bus_addr[1] => Mux20.IN2
bus_addr[1] => Mux21.IN3
bus_addr[1] => Mux22.IN2
bus_addr[1] => Mux23.IN2
bus_addr[1] => Mux24.IN2
bus_addr[1] => Mux25.IN2
bus_addr[1] => Mux26.IN2
bus_addr[1] => Mux27.IN2
bus_addr[1] => Mux28.IN2
bus_addr[1] => Mux29.IN2
bus_addr[1] => Mux30.IN2
bus_addr[1] => Mux31.IN2
bus_addr[1] => Mux32.IN2
bus_addr[1] => Mux33.IN2
bus_addr[1] => Mux34.IN2
bus_addr[1] => Mux35.IN2
bus_addr[1] => Mux36.IN2
bus_addr[1] => Mux37.IN2
bus_addr[1] => Mux38.IN2
bus_addr[1] => Mux39.IN2
bus_addr[1] => Mux40.IN2
bus_addr[1] => Mux41.IN2
bus_addr[1] => Mux42.IN2
bus_addr[2] => Mux0.IN1
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN1
bus_addr[2] => Mux3.IN1
bus_addr[2] => Mux4.IN1
bus_addr[2] => Mux5.IN1
bus_addr[2] => Mux6.IN1
bus_addr[2] => Mux7.IN1
bus_addr[2] => Mux8.IN1
bus_addr[2] => Mux9.IN1
bus_addr[2] => Mux10.IN1
bus_addr[2] => Mux11.IN1
bus_addr[2] => Mux12.IN1
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN1
bus_addr[2] => Mux15.IN1
bus_addr[2] => Mux16.IN1
bus_addr[2] => Mux17.IN1
bus_addr[2] => Mux18.IN1
bus_addr[2] => Mux19.IN1
bus_addr[2] => Mux20.IN1
bus_addr[2] => Mux21.IN2
bus_addr[2] => Mux22.IN1
bus_addr[2] => Mux23.IN1
bus_addr[2] => Mux24.IN1
bus_addr[2] => Mux25.IN1
bus_addr[2] => Mux26.IN1
bus_addr[2] => Mux27.IN1
bus_addr[2] => Mux28.IN1
bus_addr[2] => Mux29.IN1
bus_addr[2] => Mux30.IN1
bus_addr[2] => Mux31.IN1
bus_addr[2] => Mux32.IN1
bus_addr[2] => Mux33.IN1
bus_addr[2] => Mux34.IN1
bus_addr[2] => Mux35.IN1
bus_addr[2] => Mux36.IN1
bus_addr[2] => Mux37.IN1
bus_addr[2] => Mux38.IN1
bus_addr[2] => Mux39.IN1
bus_addr[2] => Mux40.IN1
bus_addr[2] => Mux41.IN1
bus_addr[2] => Mux42.IN1
bus_addr[3] => Mux0.IN0
bus_addr[3] => Mux1.IN0
bus_addr[3] => Mux2.IN0
bus_addr[3] => Mux3.IN0
bus_addr[3] => Mux4.IN0
bus_addr[3] => Mux5.IN0
bus_addr[3] => Mux6.IN0
bus_addr[3] => Mux7.IN0
bus_addr[3] => Mux8.IN0
bus_addr[3] => Mux9.IN0
bus_addr[3] => Mux10.IN0
bus_addr[3] => Mux11.IN0
bus_addr[3] => Mux12.IN0
bus_addr[3] => Mux13.IN0
bus_addr[3] => Mux14.IN0
bus_addr[3] => Mux15.IN0
bus_addr[3] => Mux16.IN0
bus_addr[3] => Mux17.IN0
bus_addr[3] => Mux18.IN0
bus_addr[3] => Mux19.IN0
bus_addr[3] => Mux20.IN0
bus_addr[3] => Mux21.IN1
bus_addr[3] => Mux22.IN0
bus_addr[3] => Mux23.IN0
bus_addr[3] => Mux24.IN0
bus_addr[3] => Mux25.IN0
bus_addr[3] => Mux26.IN0
bus_addr[3] => Mux27.IN0
bus_addr[3] => Mux28.IN0
bus_addr[3] => Mux29.IN0
bus_addr[3] => Mux30.IN0
bus_addr[3] => Mux31.IN0
bus_addr[3] => Mux32.IN0
bus_addr[3] => Mux33.IN0
bus_addr[3] => Mux34.IN0
bus_addr[3] => Mux35.IN0
bus_addr[3] => Mux36.IN0
bus_addr[3] => Mux37.IN0
bus_addr[3] => Mux38.IN0
bus_addr[3] => Mux39.IN0
bus_addr[3] => Mux40.IN0
bus_addr[3] => Mux41.IN0
bus_addr[3] => Mux42.IN0
bus_addr[4] => Equal0.IN27
bus_addr[5] => Equal0.IN26
bus_addr[6] => Equal0.IN25
bus_addr[7] => Equal0.IN24
bus_addr[8] => Equal0.IN23
bus_addr[9] => Equal0.IN22
bus_addr[10] => Equal0.IN21
bus_addr[11] => Equal0.IN20
bus_addr[12] => Equal0.IN19
bus_addr[13] => Equal0.IN18
bus_addr[14] => Equal0.IN17
bus_addr[15] => Equal0.IN16
bus_addr[16] => Equal0.IN15
bus_addr[17] => Equal0.IN14
bus_dati[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14].DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15].DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => Mux15.IN3
bus_dato[0] => Mux37.IN3
bus_dato[1] => Mux14.IN3
bus_dato[1] => Mux36.IN3
bus_dato[2] => Mux13.IN3
bus_dato[2] => Mux35.IN3
bus_dato[3] => Mux12.IN3
bus_dato[3] => Mux20.IN3
bus_dato[3] => Mux34.IN3
bus_dato[3] => Mux42.IN3
bus_dato[4] => Mux11.IN3
bus_dato[4] => Mux19.IN3
bus_dato[4] => Mux33.IN3
bus_dato[4] => Mux41.IN3
bus_dato[5] => Mux10.IN3
bus_dato[5] => Mux18.IN3
bus_dato[5] => Mux32.IN3
bus_dato[5] => Mux40.IN3
bus_dato[6] => Mux9.IN3
bus_dato[6] => Mux17.IN3
bus_dato[6] => Mux31.IN3
bus_dato[6] => Mux39.IN3
bus_dato[7] => Mux8.IN3
bus_dato[7] => Mux16.IN3
bus_dato[7] => Mux30.IN3
bus_dato[7] => Mux38.IN3
bus_dato[8] => Mux7.IN3
bus_dato[8] => Mux29.IN3
bus_dato[9] => Mux6.IN3
bus_dato[9] => Mux28.IN3
bus_dato[10] => Mux5.IN3
bus_dato[10] => Mux27.IN3
bus_dato[11] => Mux4.IN3
bus_dato[11] => Mux26.IN3
bus_dato[12] => Mux3.IN3
bus_dato[12] => Mux25.IN3
bus_dato[13] => Mux2.IN3
bus_dato[13] => Mux24.IN3
bus_dato[14] => Mux1.IN3
bus_dato[14] => Mux23.IN3
bus_dato[15] => Mux0.IN3
bus_dato[15] => Mux22.IN3
bus_control_dati => ~NO_FANOUT~
bus_control_dato => process_0.IN1
bus_control_datob => ~NO_FANOUT~
bus_master_addr[0] <= bus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[1] <= bus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[2] <= bus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[3] <= bus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[4] <= bus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[5] <= bus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[6] <= bus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[7] <= bus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[8] <= bus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[9] <= bus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[10] <= bus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[11] <= bus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[12] <= bus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[13] <= bus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[14] <= bus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[15] <= bus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[16] <= bus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[17] <= bus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dati[0] => work.DATAB
bus_master_dati[1] => work.DATAB
bus_master_dati[2] => work.DATAB
bus_master_dati[3] => work.DATAB
bus_master_dati[4] => work.DATAB
bus_master_dati[5] => work.DATAB
bus_master_dati[6] => work.DATAB
bus_master_dati[7] => xu_mosi.DATAB
bus_master_dati[8] => work.DATAB
bus_master_dati[9] => work.DATAB
bus_master_dati[10] => work.DATAB
bus_master_dati[11] => work.DATAB
bus_master_dati[12] => work.DATAB
bus_master_dati[13] => work.DATAB
bus_master_dati[14] => work.DATAB
bus_master_dati[15] => work.DATAB
bus_master_dato[0] <= bus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[1] <= bus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[2] <= bus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[3] <= bus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[4] <= bus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[5] <= bus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[6] <= bus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[7] <= bus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[8] <= bus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[9] <= bus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[10] <= bus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[11] <= bus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[12] <= bus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[13] <= bus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[14] <= bus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[15] <= bus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dati <= bus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dato <= bus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_nxm => ~NO_FANOUT~
xu_cs <= cs.DB_MAX_OUTPUT_PORT_TYPE
xu_mosi <= xu_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
xu_sclk <= xu_sclk.DB_MAX_OUTPUT_PORT_TYPE
xu_miso => bus_master_dato.DATAB
xu_miso => Selector81.IN2
reset => npr.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xf.OUTPUTSELECT
reset => xubl_xl.OUTPUTSELECT
reset => xubl_xl.OUTPUTSELECT
reset => xubl_xl.OUTPUTSELECT
reset => xubl_xl.OUTPUTSELECT
reset => xubl_xl.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rt.OUTPUTSELECT
reset => xubl_rl.OUTPUTSELECT
reset => xubl_rl.OUTPUTSELECT
reset => xubl_rl.OUTPUTSELECT
reset => xubl_rl.OUTPUTSELECT
reset => xubl_rl.OUTPUTSELECT
reset => run.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_control_dati.OUTPUTSELECT
reset => bus_master_control_dato.OUTPUTSELECT
reset => cs.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => work[3].ENA
reset => work[2].ENA
reset => work[1].ENA
reset => work[0].ENA
reset => xu_mosi~reg0.ENA
reset => work[4].ENA
reset => work[5].ENA
reset => work[6].ENA
reset => work[7].ENA
reset => work[8].ENA
reset => work[9].ENA
reset => work[10].ENA
reset => work[11].ENA
reset => work[12].ENA
reset => work[13].ENA
reset => work[14].ENA
reset => work[15].ENA
reset => bitcount[0].ENA
reset => bitcount[1].ENA
reset => bitcount[2].ENA
reset => bitcount[3].ENA
reset => rl[0].ENA
reset => rl[1].ENA
reset => rl[2].ENA
reset => rl[3].ENA
reset => rl[4].ENA
reset => rl[5].ENA
reset => rl[6].ENA
reset => rl[7].ENA
reset => xl[0].ENA
reset => xl[1].ENA
reset => xl[2].ENA
reset => xl[3].ENA
reset => xl[4].ENA
reset => xl[5].ENA
reset => xl[6].ENA
reset => xl[7].ENA
reset => xf[0].ENA
reset => xf[1].ENA
reset => xf[2].ENA
reset => xf[3].ENA
reset => xf[4].ENA
reset => xf[5].ENA
reset => xf[6].ENA
reset => xf[7].ENA
reset => xf[8].ENA
reset => xf[9].ENA
reset => xf[10].ENA
reset => xf[11].ENA
reset => xf[12].ENA
reset => xf[13].ENA
reset => xf[14].ENA
reset => xf[15].ENA
reset => rt[0].ENA
reset => rt[1].ENA
reset => rt[2].ENA
reset => rt[3].ENA
reset => rt[4].ENA
reset => rt[5].ENA
reset => rt[6].ENA
reset => rt[7].ENA
reset => rt[8].ENA
reset => rt[9].ENA
reset => rt[10].ENA
reset => rt[11].ENA
reset => rt[12].ENA
reset => rt[13].ENA
reset => rt[14].ENA
reset => rt[15].ENA
xublclk => xu_mosi~reg0.CLK
xublclk => work[0].CLK
xublclk => work[1].CLK
xublclk => work[2].CLK
xublclk => work[3].CLK
xublclk => work[4].CLK
xublclk => work[5].CLK
xublclk => work[6].CLK
xublclk => work[7].CLK
xublclk => work[8].CLK
xublclk => work[9].CLK
xublclk => work[10].CLK
xublclk => work[11].CLK
xublclk => work[12].CLK
xublclk => work[13].CLK
xublclk => work[14].CLK
xublclk => work[15].CLK
xublclk => bitcount[0].CLK
xublclk => bitcount[1].CLK
xublclk => bitcount[2].CLK
xublclk => bitcount[3].CLK
xublclk => rl[0].CLK
xublclk => rl[1].CLK
xublclk => rl[2].CLK
xublclk => rl[3].CLK
xublclk => rl[4].CLK
xublclk => rl[5].CLK
xublclk => rl[6].CLK
xublclk => rl[7].CLK
xublclk => xl[0].CLK
xublclk => xl[1].CLK
xublclk => xl[2].CLK
xublclk => xl[3].CLK
xublclk => xl[4].CLK
xublclk => xl[5].CLK
xublclk => xl[6].CLK
xublclk => xl[7].CLK
xublclk => xf[0].CLK
xublclk => xf[1].CLK
xublclk => xf[2].CLK
xublclk => xf[3].CLK
xublclk => xf[4].CLK
xublclk => xf[5].CLK
xublclk => xf[6].CLK
xublclk => xf[7].CLK
xublclk => xf[8].CLK
xublclk => xf[9].CLK
xublclk => xf[10].CLK
xublclk => xf[11].CLK
xublclk => xf[12].CLK
xublclk => xf[13].CLK
xublclk => xf[14].CLK
xublclk => xf[15].CLK
xublclk => rt[0].CLK
xublclk => rt[1].CLK
xublclk => rt[2].CLK
xublclk => rt[3].CLK
xublclk => rt[4].CLK
xublclk => rt[5].CLK
xublclk => rt[6].CLK
xublclk => rt[7].CLK
xublclk => rt[8].CLK
xublclk => rt[9].CLK
xublclk => rt[10].CLK
xublclk => rt[11].CLK
xublclk => rt[12].CLK
xublclk => rt[13].CLK
xublclk => rt[14].CLK
xublclk => rt[15].CLK
xublclk => cs.CLK
xublclk => bus_master_control_dato~reg0.CLK
xublclk => bus_master_control_dati~reg0.CLK
xublclk => bus_master_dato[0]~reg0.CLK
xublclk => bus_master_dato[1]~reg0.CLK
xublclk => bus_master_dato[2]~reg0.CLK
xublclk => bus_master_dato[3]~reg0.CLK
xublclk => bus_master_dato[4]~reg0.CLK
xublclk => bus_master_dato[5]~reg0.CLK
xublclk => bus_master_dato[6]~reg0.CLK
xublclk => bus_master_dato[7]~reg0.CLK
xublclk => bus_master_dato[8]~reg0.CLK
xublclk => bus_master_dato[9]~reg0.CLK
xublclk => bus_master_dato[10]~reg0.CLK
xublclk => bus_master_dato[11]~reg0.CLK
xublclk => bus_master_dato[12]~reg0.CLK
xublclk => bus_master_dato[13]~reg0.CLK
xublclk => bus_master_dato[14]~reg0.CLK
xublclk => bus_master_dato[15]~reg0.CLK
xublclk => bus_master_addr[0]~reg0.CLK
xublclk => bus_master_addr[1]~reg0.CLK
xublclk => bus_master_addr[2]~reg0.CLK
xublclk => bus_master_addr[3]~reg0.CLK
xublclk => bus_master_addr[4]~reg0.CLK
xublclk => bus_master_addr[5]~reg0.CLK
xublclk => bus_master_addr[6]~reg0.CLK
xublclk => bus_master_addr[7]~reg0.CLK
xublclk => bus_master_addr[8]~reg0.CLK
xublclk => bus_master_addr[9]~reg0.CLK
xublclk => bus_master_addr[10]~reg0.CLK
xublclk => bus_master_addr[11]~reg0.CLK
xublclk => bus_master_addr[12]~reg0.CLK
xublclk => bus_master_addr[13]~reg0.CLK
xublclk => bus_master_addr[14]~reg0.CLK
xublclk => bus_master_addr[15]~reg0.CLK
xublclk => bus_master_addr[16]~reg0.CLK
xublclk => bus_master_addr[17]~reg0.CLK
xublclk => cmd_state~5.DATAIN
clk => xu_sclk.DATAB
clk => run.CLK
clk => xubl_rl[3].CLK
clk => xubl_rl[4].CLK
clk => xubl_rl[5].CLK
clk => xubl_rl[6].CLK
clk => xubl_rl[7].CLK
clk => xubl_rt[0].CLK
clk => xubl_rt[1].CLK
clk => xubl_rt[2].CLK
clk => xubl_rt[3].CLK
clk => xubl_rt[4].CLK
clk => xubl_rt[5].CLK
clk => xubl_rt[6].CLK
clk => xubl_rt[7].CLK
clk => xubl_rt[8].CLK
clk => xubl_rt[9].CLK
clk => xubl_rt[10].CLK
clk => xubl_rt[11].CLK
clk => xubl_rt[12].CLK
clk => xubl_rt[13].CLK
clk => xubl_rt[14].CLK
clk => xubl_rt[15].CLK
clk => xubl_xl[3].CLK
clk => xubl_xl[4].CLK
clk => xubl_xl[5].CLK
clk => xubl_xl[6].CLK
clk => xubl_xl[7].CLK
clk => xubl_xf[0].CLK
clk => xubl_xf[1].CLK
clk => xubl_xf[2].CLK
clk => xubl_xf[3].CLK
clk => xubl_xf[4].CLK
clk => xubl_xf[5].CLK
clk => xubl_xf[6].CLK
clk => xubl_xf[7].CLK
clk => xubl_xf[8].CLK
clk => xubl_xf[9].CLK
clk => xubl_xf[10].CLK
clk => xubl_xf[11].CLK
clk => xubl_xf[12].CLK
clk => xubl_xf[13].CLK
clk => xubl_xf[14].CLK
clk => xubl_xf[15].CLK
clk => npr~reg0.CLK


|top|unibus:pdp11|xu:xu0|xubm:xubm0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN3
bus_addr[1] => Mux1.IN3
bus_addr[1] => Mux2.IN3
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN2
bus_addr[1] => Mux8.IN2
bus_addr[1] => Mux9.IN2
bus_addr[1] => Mux10.IN2
bus_addr[1] => Mux11.IN2
bus_addr[1] => Mux12.IN2
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN1
bus_addr[1] => Mux22.IN1
bus_addr[1] => Mux23.IN1
bus_addr[1] => Mux24.IN1
bus_addr[1] => Mux25.IN1
bus_addr[1] => Mux26.IN1
bus_addr[1] => Mux27.IN1
bus_addr[1] => Mux28.IN1
bus_addr[1] => Mux29.IN1
bus_addr[1] => Mux30.IN1
bus_addr[1] => Mux31.IN1
bus_addr[1] => Mux32.IN1
bus_addr[1] => Mux33.IN1
bus_addr[1] => Mux34.IN1
bus_addr[1] => Mux35.IN1
bus_addr[1] => Mux36.IN1
bus_addr[1] => Mux37.IN1
bus_addr[1] => Mux38.IN1
bus_addr[1] => Mux39.IN1
bus_addr[1] => Mux40.IN1
bus_addr[1] => Mux41.IN1
bus_addr[1] => Mux42.IN1
bus_addr[1] => Mux43.IN1
bus_addr[1] => Mux44.IN1
bus_addr[1] => Mux45.IN1
bus_addr[1] => Mux46.IN1
bus_addr[1] => Mux47.IN1
bus_addr[1] => Mux48.IN1
bus_addr[1] => Mux49.IN1
bus_addr[1] => Mux50.IN2
bus_addr[1] => Mux51.IN2
bus_addr[1] => Mux52.IN2
bus_addr[1] => Mux53.IN2
bus_addr[1] => Mux54.IN2
bus_addr[1] => Mux55.IN2
bus_addr[1] => Mux56.IN2
bus_addr[1] => Mux57.IN2
bus_addr[1] => Mux58.IN2
bus_addr[1] => Mux59.IN2
bus_addr[2] => Mux0.IN2
bus_addr[2] => Mux1.IN2
bus_addr[2] => Mux2.IN2
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN1
bus_addr[2] => Mux8.IN1
bus_addr[2] => Mux9.IN1
bus_addr[2] => Mux10.IN1
bus_addr[2] => Mux11.IN1
bus_addr[2] => Mux12.IN1
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN0
bus_addr[2] => Mux22.IN0
bus_addr[2] => Mux23.IN0
bus_addr[2] => Mux24.IN0
bus_addr[2] => Mux25.IN0
bus_addr[2] => Mux26.IN0
bus_addr[2] => Mux27.IN0
bus_addr[2] => Mux28.IN0
bus_addr[2] => Mux29.IN0
bus_addr[2] => Mux30.IN0
bus_addr[2] => Mux31.IN0
bus_addr[2] => Mux32.IN0
bus_addr[2] => Mux33.IN0
bus_addr[2] => Mux34.IN0
bus_addr[2] => Mux35.IN0
bus_addr[2] => Mux36.IN0
bus_addr[2] => Mux37.IN0
bus_addr[2] => Mux38.IN0
bus_addr[2] => Mux39.IN0
bus_addr[2] => Mux40.IN0
bus_addr[2] => Mux41.IN0
bus_addr[2] => Mux42.IN0
bus_addr[2] => Mux43.IN0
bus_addr[2] => Mux44.IN0
bus_addr[2] => Mux45.IN0
bus_addr[2] => Mux46.IN0
bus_addr[2] => Mux47.IN0
bus_addr[2] => Mux48.IN0
bus_addr[2] => Mux49.IN0
bus_addr[2] => Mux50.IN1
bus_addr[2] => Mux51.IN1
bus_addr[2] => Mux52.IN1
bus_addr[2] => Mux53.IN1
bus_addr[2] => Mux54.IN1
bus_addr[2] => Mux55.IN1
bus_addr[2] => Mux56.IN1
bus_addr[2] => Mux57.IN1
bus_addr[2] => Mux58.IN1
bus_addr[2] => Mux59.IN1
bus_addr[3] => Equal0.IN29
bus_addr[4] => Equal0.IN28
bus_addr[5] => Equal0.IN27
bus_addr[6] => Equal0.IN26
bus_addr[7] => Equal0.IN25
bus_addr[8] => Equal0.IN24
bus_addr[9] => Equal0.IN23
bus_addr[10] => Equal0.IN22
bus_addr[11] => Equal0.IN21
bus_addr[12] => Equal0.IN20
bus_addr[13] => Equal0.IN19
bus_addr[14] => Equal0.IN18
bus_addr[15] => Equal0.IN17
bus_addr[16] => Equal0.IN16
bus_addr[17] => Equal0.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => xubm_ln.DATAB
bus_dato[0] => Mux17.IN2
bus_dato[0] => Mux33.IN2
bus_dato[0] => Mux49.IN2
bus_dato[1] => xubm_ln.DATAB
bus_dato[1] => Mux16.IN2
bus_dato[1] => Mux32.IN2
bus_dato[1] => Mux48.IN2
bus_dato[2] => xubm_ln.DATAB
bus_dato[2] => Mux31.IN2
bus_dato[2] => Mux47.IN2
bus_dato[3] => xubm_ln.DATAB
bus_dato[3] => Mux30.IN2
bus_dato[3] => Mux46.IN2
bus_dato[4] => xubm_ln.DATAB
bus_dato[4] => Mux29.IN2
bus_dato[4] => Mux45.IN2
bus_dato[5] => xubm_ln.DATAB
bus_dato[5] => Mux28.IN2
bus_dato[5] => Mux44.IN2
bus_dato[6] => xubm_ln.DATAB
bus_dato[6] => Mux27.IN2
bus_dato[6] => Mux43.IN2
bus_dato[7] => xubm_ln.DATAB
bus_dato[7] => Mux26.IN2
bus_dato[7] => Mux42.IN2
bus_dato[8] => xubm_dr.DATAB
bus_dato[8] => Mux25.IN2
bus_dato[8] => Mux41.IN2
bus_dato[9] => Mux24.IN2
bus_dato[9] => Mux40.IN2
bus_dato[10] => Mux23.IN2
bus_dato[10] => Mux39.IN2
bus_dato[11] => Mux22.IN2
bus_dato[11] => Mux38.IN2
bus_dato[12] => Mux21.IN2
bus_dato[12] => Mux37.IN2
bus_dato[13] => Mux20.IN2
bus_dato[13] => Mux36.IN2
bus_dato[14] => Mux19.IN2
bus_dato[14] => Mux35.IN2
bus_dato[15] => Mux18.IN2
bus_dato[15] => Mux34.IN2
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
npr <= npr~reg0.DB_MAX_OUTPUT_PORT_TYPE
npg => run.OUTPUTSELECT
npg => npr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_addr.OUTPUTSELECT
npg => bus_master_control_dati.OUTPUTSELECT
npg => bus_master_control_dato.OUTPUTSELECT
npg => localbus_master_control_dati.OUTPUTSELECT
npg => localbus_master_control_dato.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => bm.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => ln.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => localbus_master_addr.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => xu.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => cmd_state.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => localbus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
npg => bus_master_dato.OUTPUTSELECT
bus_master_addr[0] <= bus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[1] <= bus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[2] <= bus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[3] <= bus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[4] <= bus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[5] <= bus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[6] <= bus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[7] <= bus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[8] <= bus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[9] <= bus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[10] <= bus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[11] <= bus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[12] <= bus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[13] <= bus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[14] <= bus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[15] <= bus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[16] <= bus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_addr[17] <= bus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dati[0] => localbus_master_dato.DATAB
bus_master_dati[1] => localbus_master_dato.DATAB
bus_master_dati[2] => localbus_master_dato.DATAB
bus_master_dati[3] => localbus_master_dato.DATAB
bus_master_dati[4] => localbus_master_dato.DATAB
bus_master_dati[5] => localbus_master_dato.DATAB
bus_master_dati[6] => localbus_master_dato.DATAB
bus_master_dati[7] => localbus_master_dato.DATAB
bus_master_dati[8] => localbus_master_dato.DATAB
bus_master_dati[9] => localbus_master_dato.DATAB
bus_master_dati[10] => localbus_master_dato.DATAB
bus_master_dati[11] => localbus_master_dato.DATAB
bus_master_dati[12] => localbus_master_dato.DATAB
bus_master_dati[13] => localbus_master_dato.DATAB
bus_master_dati[14] => localbus_master_dato.DATAB
bus_master_dati[15] => localbus_master_dato.DATAB
bus_master_dato[0] <= bus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[1] <= bus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[2] <= bus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[3] <= bus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[4] <= bus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[5] <= bus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[6] <= bus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[7] <= bus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[8] <= bus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[9] <= bus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[10] <= bus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[11] <= bus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[12] <= bus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[13] <= bus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[14] <= bus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_dato[15] <= bus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dati <= bus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_control_dato <= bus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_master_nxm => ~NO_FANOUT~
localbus_npr <= localbus_npr~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_npg => npr.OUTPUTSELECT
localbus_npg => run.OUTPUTSELECT
localbus_npg => localbus_npr.OUTPUTSELECT
localbus_master_addr[0] <= localbus_master_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[1] <= localbus_master_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[2] <= localbus_master_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[3] <= localbus_master_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[4] <= localbus_master_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[5] <= localbus_master_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[6] <= localbus_master_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[7] <= localbus_master_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[8] <= localbus_master_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[9] <= localbus_master_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[10] <= localbus_master_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[11] <= localbus_master_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[12] <= localbus_master_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[13] <= localbus_master_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[14] <= localbus_master_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[15] <= localbus_master_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[16] <= localbus_master_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_addr[17] <= localbus_master_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dati[0] => bus_master_dato.DATAA
localbus_master_dati[1] => bus_master_dato.DATAA
localbus_master_dati[2] => bus_master_dato.DATAA
localbus_master_dati[3] => bus_master_dato.DATAA
localbus_master_dati[4] => bus_master_dato.DATAA
localbus_master_dati[5] => bus_master_dato.DATAA
localbus_master_dati[6] => bus_master_dato.DATAA
localbus_master_dati[7] => bus_master_dato.DATAA
localbus_master_dati[8] => bus_master_dato.DATAA
localbus_master_dati[9] => bus_master_dato.DATAA
localbus_master_dati[10] => bus_master_dato.DATAA
localbus_master_dati[11] => bus_master_dato.DATAA
localbus_master_dati[12] => bus_master_dato.DATAA
localbus_master_dati[13] => bus_master_dato.DATAA
localbus_master_dati[14] => bus_master_dato.DATAA
localbus_master_dati[15] => bus_master_dato.DATAA
localbus_master_dato[0] <= localbus_master_dato[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[1] <= localbus_master_dato[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[2] <= localbus_master_dato[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[3] <= localbus_master_dato[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[4] <= localbus_master_dato[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[5] <= localbus_master_dato[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[6] <= localbus_master_dato[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[7] <= localbus_master_dato[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[8] <= localbus_master_dato[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[9] <= localbus_master_dato[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[10] <= localbus_master_dato[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[11] <= localbus_master_dato[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[12] <= localbus_master_dato[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[13] <= localbus_master_dato[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[14] <= localbus_master_dato[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_dato[15] <= localbus_master_dato[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_control_dati <= localbus_master_control_dati~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_control_dato <= localbus_master_control_dato~reg0.DB_MAX_OUTPUT_PORT_TYPE
localbus_master_nxm => ~NO_FANOUT~
reset => npr.OUTPUTSELECT
reset => localbus_npr.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_bm.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_xu.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_ln.OUTPUTSELECT
reset => xubm_dr.OUTPUTSELECT
reset => run.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_addr.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_dato.OUTPUTSELECT
reset => bus_master_control_dati.OUTPUTSELECT
reset => bus_master_control_dato.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_addr.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_dato.OUTPUTSELECT
reset => localbus_master_control_dati.OUTPUTSELECT
reset => localbus_master_control_dato.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => cmd_state.OUTPUTSELECT
reset => xu[0].ENA
reset => bus_dati[0]~reg0.ENA
reset => xu[1].ENA
reset => xu[2].ENA
reset => xu[3].ENA
reset => xu[4].ENA
reset => xu[5].ENA
reset => xu[6].ENA
reset => xu[7].ENA
reset => xu[8].ENA
reset => xu[9].ENA
reset => xu[10].ENA
reset => xu[11].ENA
reset => xu[12].ENA
reset => xu[13].ENA
reset => xu[14].ENA
reset => xu[15].ENA
reset => ln[0].ENA
reset => ln[1].ENA
reset => ln[2].ENA
reset => ln[3].ENA
reset => ln[4].ENA
reset => ln[5].ENA
reset => ln[6].ENA
reset => bm[0].ENA
reset => bm[1].ENA
reset => bm[2].ENA
reset => bm[3].ENA
reset => bm[4].ENA
reset => bm[5].ENA
reset => bm[6].ENA
reset => bm[7].ENA
reset => bm[8].ENA
reset => bm[9].ENA
reset => bm[10].ENA
reset => bm[11].ENA
reset => bm[12].ENA
reset => bm[13].ENA
reset => bm[14].ENA
reset => bm[15].ENA
reset => bm[16].ENA
reset => bm[17].ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
xubmclk => xu[0].CLK
xubmclk => xu[1].CLK
xubmclk => xu[2].CLK
xubmclk => xu[3].CLK
xubmclk => xu[4].CLK
xubmclk => xu[5].CLK
xubmclk => xu[6].CLK
xubmclk => xu[7].CLK
xubmclk => xu[8].CLK
xubmclk => xu[9].CLK
xubmclk => xu[10].CLK
xubmclk => xu[11].CLK
xubmclk => xu[12].CLK
xubmclk => xu[13].CLK
xubmclk => xu[14].CLK
xubmclk => xu[15].CLK
xubmclk => ln[0].CLK
xubmclk => ln[1].CLK
xubmclk => ln[2].CLK
xubmclk => ln[3].CLK
xubmclk => ln[4].CLK
xubmclk => ln[5].CLK
xubmclk => ln[6].CLK
xubmclk => bm[0].CLK
xubmclk => bm[1].CLK
xubmclk => bm[2].CLK
xubmclk => bm[3].CLK
xubmclk => bm[4].CLK
xubmclk => bm[5].CLK
xubmclk => bm[6].CLK
xubmclk => bm[7].CLK
xubmclk => bm[8].CLK
xubmclk => bm[9].CLK
xubmclk => bm[10].CLK
xubmclk => bm[11].CLK
xubmclk => bm[12].CLK
xubmclk => bm[13].CLK
xubmclk => bm[14].CLK
xubmclk => bm[15].CLK
xubmclk => bm[16].CLK
xubmclk => bm[17].CLK
xubmclk => localbus_master_control_dato~reg0.CLK
xubmclk => localbus_master_control_dati~reg0.CLK
xubmclk => localbus_master_dato[0]~reg0.CLK
xubmclk => localbus_master_dato[1]~reg0.CLK
xubmclk => localbus_master_dato[2]~reg0.CLK
xubmclk => localbus_master_dato[3]~reg0.CLK
xubmclk => localbus_master_dato[4]~reg0.CLK
xubmclk => localbus_master_dato[5]~reg0.CLK
xubmclk => localbus_master_dato[6]~reg0.CLK
xubmclk => localbus_master_dato[7]~reg0.CLK
xubmclk => localbus_master_dato[8]~reg0.CLK
xubmclk => localbus_master_dato[9]~reg0.CLK
xubmclk => localbus_master_dato[10]~reg0.CLK
xubmclk => localbus_master_dato[11]~reg0.CLK
xubmclk => localbus_master_dato[12]~reg0.CLK
xubmclk => localbus_master_dato[13]~reg0.CLK
xubmclk => localbus_master_dato[14]~reg0.CLK
xubmclk => localbus_master_dato[15]~reg0.CLK
xubmclk => localbus_master_addr[0]~reg0.CLK
xubmclk => localbus_master_addr[1]~reg0.CLK
xubmclk => localbus_master_addr[2]~reg0.CLK
xubmclk => localbus_master_addr[3]~reg0.CLK
xubmclk => localbus_master_addr[4]~reg0.CLK
xubmclk => localbus_master_addr[5]~reg0.CLK
xubmclk => localbus_master_addr[6]~reg0.CLK
xubmclk => localbus_master_addr[7]~reg0.CLK
xubmclk => localbus_master_addr[8]~reg0.CLK
xubmclk => localbus_master_addr[9]~reg0.CLK
xubmclk => localbus_master_addr[10]~reg0.CLK
xubmclk => localbus_master_addr[11]~reg0.CLK
xubmclk => localbus_master_addr[12]~reg0.CLK
xubmclk => localbus_master_addr[13]~reg0.CLK
xubmclk => localbus_master_addr[14]~reg0.CLK
xubmclk => localbus_master_addr[15]~reg0.CLK
xubmclk => localbus_master_addr[16]~reg0.CLK
xubmclk => localbus_master_addr[17]~reg0.CLK
xubmclk => bus_master_control_dato~reg0.CLK
xubmclk => bus_master_control_dati~reg0.CLK
xubmclk => bus_master_dato[0]~reg0.CLK
xubmclk => bus_master_dato[1]~reg0.CLK
xubmclk => bus_master_dato[2]~reg0.CLK
xubmclk => bus_master_dato[3]~reg0.CLK
xubmclk => bus_master_dato[4]~reg0.CLK
xubmclk => bus_master_dato[5]~reg0.CLK
xubmclk => bus_master_dato[6]~reg0.CLK
xubmclk => bus_master_dato[7]~reg0.CLK
xubmclk => bus_master_dato[8]~reg0.CLK
xubmclk => bus_master_dato[9]~reg0.CLK
xubmclk => bus_master_dato[10]~reg0.CLK
xubmclk => bus_master_dato[11]~reg0.CLK
xubmclk => bus_master_dato[12]~reg0.CLK
xubmclk => bus_master_dato[13]~reg0.CLK
xubmclk => bus_master_dato[14]~reg0.CLK
xubmclk => bus_master_dato[15]~reg0.CLK
xubmclk => bus_master_addr[0]~reg0.CLK
xubmclk => bus_master_addr[1]~reg0.CLK
xubmclk => bus_master_addr[2]~reg0.CLK
xubmclk => bus_master_addr[3]~reg0.CLK
xubmclk => bus_master_addr[4]~reg0.CLK
xubmclk => bus_master_addr[5]~reg0.CLK
xubmclk => bus_master_addr[6]~reg0.CLK
xubmclk => bus_master_addr[7]~reg0.CLK
xubmclk => bus_master_addr[8]~reg0.CLK
xubmclk => bus_master_addr[9]~reg0.CLK
xubmclk => bus_master_addr[10]~reg0.CLK
xubmclk => bus_master_addr[11]~reg0.CLK
xubmclk => bus_master_addr[12]~reg0.CLK
xubmclk => bus_master_addr[13]~reg0.CLK
xubmclk => bus_master_addr[14]~reg0.CLK
xubmclk => bus_master_addr[15]~reg0.CLK
xubmclk => bus_master_addr[16]~reg0.CLK
xubmclk => bus_master_addr[17]~reg0.CLK
xubmclk => cmd_state~4.DATAIN
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => run.CLK
clk => xubm_dr.CLK
clk => xubm_ln[0].CLK
clk => xubm_ln[1].CLK
clk => xubm_ln[2].CLK
clk => xubm_ln[3].CLK
clk => xubm_ln[4].CLK
clk => xubm_ln[5].CLK
clk => xubm_ln[6].CLK
clk => xubm_ln[7].CLK
clk => xubm_xu[0].CLK
clk => xubm_xu[1].CLK
clk => xubm_xu[2].CLK
clk => xubm_xu[3].CLK
clk => xubm_xu[4].CLK
clk => xubm_xu[5].CLK
clk => xubm_xu[6].CLK
clk => xubm_xu[7].CLK
clk => xubm_xu[8].CLK
clk => xubm_xu[9].CLK
clk => xubm_xu[10].CLK
clk => xubm_xu[11].CLK
clk => xubm_xu[12].CLK
clk => xubm_xu[13].CLK
clk => xubm_xu[14].CLK
clk => xubm_xu[15].CLK
clk => xubm_bm[0].CLK
clk => xubm_bm[1].CLK
clk => xubm_bm[2].CLK
clk => xubm_bm[3].CLK
clk => xubm_bm[4].CLK
clk => xubm_bm[5].CLK
clk => xubm_bm[6].CLK
clk => xubm_bm[7].CLK
clk => xubm_bm[8].CLK
clk => xubm_bm[9].CLK
clk => xubm_bm[10].CLK
clk => xubm_bm[11].CLK
clk => xubm_bm[12].CLK
clk => xubm_bm[13].CLK
clk => xubm_bm[14].CLK
clk => xubm_bm[15].CLK
clk => xubm_bm[16].CLK
clk => xubm_bm[17].CLK
clk => localbus_npr~reg0.CLK
clk => npr~reg0.CLK


|top|unibus:pdp11|dr11c:dr11c0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec1[0] => int_vector.DATAB
ivec1[1] => int_vector.DATAB
ivec1[2] => int_vector.DATAB
ivec1[3] => int_vector.DATAB
ivec1[4] => int_vector.DATAB
ivec1[5] => int_vector.DATAB
ivec1[6] => int_vector.DATAB
ivec1[7] => int_vector.DATAB
ivec1[8] => int_vector.DATAB
ivec2[0] => int_vector.DATAB
ivec2[1] => int_vector.DATAB
ivec2[2] => int_vector.DATAB
ivec2[3] => int_vector.DATAB
ivec2[4] => int_vector.DATAB
ivec2[5] => int_vector.DATAB
ivec2[6] => int_vector.DATAB
ivec2[7] => int_vector.DATAB
ivec2[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => process_0.IN1
bg => process_0.IN1
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN2
bus_addr[1] => Mux1.IN3
bus_addr[1] => Mux2.IN3
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN2
bus_addr[1] => Mux9.IN2
bus_addr[1] => Mux10.IN2
bus_addr[1] => Mux11.IN3
bus_addr[1] => Mux12.IN3
bus_addr[1] => Mux13.IN3
bus_addr[1] => Mux14.IN2
bus_addr[1] => Mux15.IN2
bus_addr[1] => Mux16.IN4
bus_addr[1] => Mux17.IN4
bus_addr[1] => Mux18.IN4
bus_addr[1] => Mux19.IN4
bus_addr[1] => Mux20.IN4
bus_addr[1] => Mux21.IN4
bus_addr[1] => Mux22.IN4
bus_addr[1] => Mux23.IN1
bus_addr[1] => Mux24.IN1
bus_addr[1] => Mux25.IN1
bus_addr[1] => Mux26.IN1
bus_addr[1] => Mux27.IN1
bus_addr[1] => Mux28.IN1
bus_addr[1] => Mux29.IN1
bus_addr[1] => Mux30.IN1
bus_addr[1] => Mux31.IN1
bus_addr[1] => Mux32.IN1
bus_addr[1] => Mux33.IN1
bus_addr[1] => Mux34.IN1
bus_addr[1] => Mux35.IN4
bus_addr[1] => Mux36.IN4
bus_addr[1] => Mux37.IN4
bus_addr[1] => Mux38.IN4
bus_addr[1] => Mux39.IN4
bus_addr[1] => Mux40.IN4
bus_addr[1] => Mux41.IN4
bus_addr[1] => Mux42.IN1
bus_addr[1] => Mux43.IN1
bus_addr[1] => Mux44.IN1
bus_addr[1] => Mux45.IN1
bus_addr[1] => Mux46.IN1
bus_addr[1] => Mux47.IN1
bus_addr[1] => Mux48.IN1
bus_addr[1] => Mux49.IN1
bus_addr[1] => Mux50.IN4
bus_addr[1] => Mux51.IN4
bus_addr[1] => Mux52.IN4
bus_addr[1] => Mux53.IN4
bus_addr[1] => Mux54.IN4
bus_addr[1] => Mux55.IN4
bus_addr[1] => Mux56.IN4
bus_addr[2] => Mux0.IN1
bus_addr[2] => Mux1.IN2
bus_addr[2] => Mux2.IN2
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN1
bus_addr[2] => Mux9.IN1
bus_addr[2] => Mux10.IN1
bus_addr[2] => Mux11.IN2
bus_addr[2] => Mux12.IN2
bus_addr[2] => Mux13.IN2
bus_addr[2] => Mux14.IN1
bus_addr[2] => Mux15.IN1
bus_addr[2] => Mux16.IN3
bus_addr[2] => Mux17.IN3
bus_addr[2] => Mux18.IN3
bus_addr[2] => Mux19.IN3
bus_addr[2] => Mux20.IN3
bus_addr[2] => Mux21.IN3
bus_addr[2] => Mux22.IN3
bus_addr[2] => Mux23.IN0
bus_addr[2] => Mux24.IN0
bus_addr[2] => Mux25.IN0
bus_addr[2] => Mux26.IN0
bus_addr[2] => Mux27.IN0
bus_addr[2] => Mux28.IN0
bus_addr[2] => Mux29.IN0
bus_addr[2] => Mux30.IN0
bus_addr[2] => Mux31.IN0
bus_addr[2] => Mux32.IN0
bus_addr[2] => Mux33.IN0
bus_addr[2] => Mux34.IN0
bus_addr[2] => Mux35.IN3
bus_addr[2] => Mux36.IN3
bus_addr[2] => Mux37.IN3
bus_addr[2] => Mux38.IN3
bus_addr[2] => Mux39.IN3
bus_addr[2] => Mux40.IN3
bus_addr[2] => Mux41.IN3
bus_addr[2] => Mux42.IN0
bus_addr[2] => Mux43.IN0
bus_addr[2] => Mux44.IN0
bus_addr[2] => Mux45.IN0
bus_addr[2] => Mux46.IN0
bus_addr[2] => Mux47.IN0
bus_addr[2] => Mux48.IN0
bus_addr[2] => Mux49.IN0
bus_addr[2] => Mux50.IN3
bus_addr[2] => Mux51.IN3
bus_addr[2] => Mux52.IN3
bus_addr[2] => Mux53.IN3
bus_addr[2] => Mux54.IN3
bus_addr[2] => Mux55.IN3
bus_addr[2] => Mux56.IN3
bus_addr[3] => Equal0.IN29
bus_addr[4] => Equal0.IN28
bus_addr[5] => Equal0.IN27
bus_addr[6] => Equal0.IN26
bus_addr[7] => Equal0.IN25
bus_addr[8] => Equal0.IN24
bus_addr[9] => Equal0.IN23
bus_addr[10] => Equal0.IN22
bus_addr[11] => Equal0.IN21
bus_addr[12] => Equal0.IN20
bus_addr[13] => Equal0.IN19
bus_addr[14] => Equal0.IN18
bus_addr[15] => Equal0.IN17
bus_addr[16] => Equal0.IN16
bus_addr[17] => Equal0.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => Mux26.IN2
bus_dato[0] => Mux34.IN2
bus_dato[1] => Mux25.IN2
bus_dato[1] => Mux33.IN2
bus_dato[2] => Mux32.IN2
bus_dato[3] => Mux31.IN2
bus_dato[4] => Mux30.IN2
bus_dato[5] => Mux24.IN2
bus_dato[5] => Mux29.IN2
bus_dato[6] => Mux23.IN2
bus_dato[6] => Mux28.IN2
bus_dato[7] => Mux27.IN2
bus_dato[8] => Mux49.IN2
bus_dato[9] => Mux48.IN2
bus_dato[10] => Mux47.IN2
bus_dato[11] => Mux46.IN2
bus_dato[12] => Mux45.IN2
bus_dato[13] => Mux44.IN2
bus_dato[14] => Mux43.IN2
bus_dato[15] => Mux42.IN2
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
have_dr11c => base_addr_match.IN1
have_dr11c => reqa_trigger.OUTPUTSELECT
have_dr11c => reqb_trigger.OUTPUTSELECT
have_dr11c => interrupt_state.OUTPUTSELECT
have_dr11c => interrupt_state.OUTPUTSELECT
have_dr11c => interrupt_state.OUTPUTSELECT
have_dr11c => br.OUTPUTSELECT
have_dr11c => interrupt_state.OUTPUTSELECT
have_dr11c => interrupt_state.OUTPUTSELECT
have_dr11c => interrupt_state.OUTPUTSELECT
have_dr11c => reqb_trigger.OUTPUTSELECT
have_dr11c => reqa_trigger.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => int_vector.OUTPUTSELECT
have_dr11c => bus_dati[6]~reg0.ENA
have_dr11c => bus_dati[5]~reg0.ENA
have_dr11c => bus_dati[4]~reg0.ENA
have_dr11c => bus_dati[3]~reg0.ENA
have_dr11c => bus_dati[2]~reg0.ENA
have_dr11c => bus_dati[1]~reg0.ENA
have_dr11c => bus_dati[0]~reg0.ENA
have_dr11c => bus_dati[7]~reg0.ENA
have_dr11c => bus_dati[8]~reg0.ENA
have_dr11c => bus_dati[9]~reg0.ENA
have_dr11c => bus_dati[10]~reg0.ENA
have_dr11c => bus_dati[11]~reg0.ENA
have_dr11c => bus_dati[12]~reg0.ENA
have_dr11c => bus_dati[13]~reg0.ENA
have_dr11c => bus_dati[14]~reg0.ENA
have_dr11c => bus_dati[15]~reg0.ENA
have_dr11c => init_count[0].ENA
have_dr11c => init_count[1].ENA
have_dr11c => init_count[2].ENA
have_dr11c => init_count[3].ENA
have_dr11c => init_count[4].ENA
have_dr11c => init_count[5].ENA
have_dr11c => init_count[6].ENA
have_dr11c => dxm_count[0].ENA
have_dr11c => dxm_count[1].ENA
have_dr11c => dxm_count[2].ENA
have_dr11c => dxm_count[3].ENA
have_dr11c => dxm_count[4].ENA
have_dr11c => dxm_count[5].ENA
have_dr11c => dxm_count[6].ENA
have_dr11c => ndrlo_count[0].ENA
have_dr11c => ndrlo_count[1].ENA
have_dr11c => ndrlo_count[2].ENA
have_dr11c => ndrlo_count[3].ENA
have_dr11c => ndrlo_count[4].ENA
have_dr11c => ndrlo_count[5].ENA
have_dr11c => ndrlo_count[6].ENA
have_dr11c => ndrhi_count[0].ENA
have_dr11c => ndrhi_count[1].ENA
have_dr11c => ndrhi_count[2].ENA
have_dr11c => ndrhi_count[3].ENA
have_dr11c => ndrhi_count[4].ENA
have_dr11c => ndrhi_count[5].ENA
have_dr11c => ndrhi_count[6].ENA
have_dr11c => odb[0].ENA
have_dr11c => odb[1].ENA
have_dr11c => odb[2].ENA
have_dr11c => odb[3].ENA
have_dr11c => odb[4].ENA
have_dr11c => odb[5].ENA
have_dr11c => odb[6].ENA
have_dr11c => odb[7].ENA
have_dr11c => odb[8].ENA
have_dr11c => odb[9].ENA
have_dr11c => odb[10].ENA
have_dr11c => odb[11].ENA
have_dr11c => odb[12].ENA
have_dr11c => odb[13].ENA
have_dr11c => odb[14].ENA
have_dr11c => odb[15].ENA
have_dr11c => idb[0].ENA
have_dr11c => idb[1].ENA
have_dr11c => idb[2].ENA
have_dr11c => idb[3].ENA
have_dr11c => idb[4].ENA
have_dr11c => idb[5].ENA
have_dr11c => idb[6].ENA
have_dr11c => idb[7].ENA
have_dr11c => idb[8].ENA
have_dr11c => idb[9].ENA
have_dr11c => idb[10].ENA
have_dr11c => idb[11].ENA
have_dr11c => idb[12].ENA
have_dr11c => idb[13].ENA
have_dr11c => idb[14].ENA
have_dr11c => idb[15].ENA
have_dr11c => csr0.ENA
have_dr11c => csr1.ENA
have_dr11c => reqb.ENA
have_dr11c => reqa.ENA
have_dr11c => intenbb.ENA
have_dr11c => intenba.ENA
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => idb.OUTPUTSELECT
have_dr11c_loopback => reqb.OUTPUTSELECT
have_dr11c_loopback => reqa.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_out.OUTPUTSELECT
have_dr11c_loopback => dr11c_csr0.OUTPUTSELECT
have_dr11c_loopback => dr11c_csr1.OUTPUTSELECT
have_dr11c_loopback => dr11c_ndr.OUTPUTSELECT
have_dr11c_loopback => dr11c_ndrlo.OUTPUTSELECT
have_dr11c_loopback => dr11c_ndrhi.OUTPUTSELECT
have_dr11c_loopback => dr11c_dxm.OUTPUTSELECT
have_dr11c_loopback => dr11c_init.OUTPUTSELECT
have_dr11c_signal_stretch[0] => Mux22.IN5
have_dr11c_signal_stretch[0] => Mux41.IN5
have_dr11c_signal_stretch[0] => Mux56.IN5
have_dr11c_signal_stretch[0] => init_count.DATAB
have_dr11c_signal_stretch[1] => Mux21.IN5
have_dr11c_signal_stretch[1] => Mux40.IN5
have_dr11c_signal_stretch[1] => Mux55.IN5
have_dr11c_signal_stretch[1] => init_count.DATAB
have_dr11c_signal_stretch[2] => Mux20.IN5
have_dr11c_signal_stretch[2] => Mux39.IN5
have_dr11c_signal_stretch[2] => Mux54.IN5
have_dr11c_signal_stretch[2] => init_count.DATAB
have_dr11c_signal_stretch[3] => Mux19.IN5
have_dr11c_signal_stretch[3] => Mux38.IN5
have_dr11c_signal_stretch[3] => Mux53.IN5
have_dr11c_signal_stretch[3] => init_count.DATAB
have_dr11c_signal_stretch[4] => Mux18.IN5
have_dr11c_signal_stretch[4] => Mux37.IN5
have_dr11c_signal_stretch[4] => Mux52.IN5
have_dr11c_signal_stretch[4] => init_count.DATAB
have_dr11c_signal_stretch[5] => Mux17.IN5
have_dr11c_signal_stretch[5] => Mux36.IN5
have_dr11c_signal_stretch[5] => Mux51.IN5
have_dr11c_signal_stretch[5] => init_count.DATAB
have_dr11c_signal_stretch[6] => Mux16.IN5
have_dr11c_signal_stretch[6] => Mux35.IN5
have_dr11c_signal_stretch[6] => Mux50.IN5
have_dr11c_signal_stretch[6] => init_count.DATAB
dr11c_in[0] => ~NO_FANOUT~
dr11c_in[1] => ~NO_FANOUT~
dr11c_in[2] => ~NO_FANOUT~
dr11c_in[3] => ~NO_FANOUT~
dr11c_in[4] => ~NO_FANOUT~
dr11c_in[5] => ~NO_FANOUT~
dr11c_in[6] => ~NO_FANOUT~
dr11c_in[7] => ~NO_FANOUT~
dr11c_in[8] => ~NO_FANOUT~
dr11c_in[9] => ~NO_FANOUT~
dr11c_in[10] => ~NO_FANOUT~
dr11c_in[11] => ~NO_FANOUT~
dr11c_in[12] => ~NO_FANOUT~
dr11c_in[13] => ~NO_FANOUT~
dr11c_in[14] => ~NO_FANOUT~
dr11c_in[15] => ~NO_FANOUT~
dr11c_out[0] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[1] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[2] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[3] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[4] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[5] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[6] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[7] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[8] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[9] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[10] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[11] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[12] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[13] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[14] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_out[15] <= dr11c_out.DB_MAX_OUTPUT_PORT_TYPE
dr11c_reqa => ~NO_FANOUT~
dr11c_reqb => ~NO_FANOUT~
dr11c_csr0 <= dr11c_csr0.DB_MAX_OUTPUT_PORT_TYPE
dr11c_csr1 <= dr11c_csr1.DB_MAX_OUTPUT_PORT_TYPE
dr11c_ndr <= dr11c_ndr.DB_MAX_OUTPUT_PORT_TYPE
dr11c_ndrlo <= dr11c_ndrlo.DB_MAX_OUTPUT_PORT_TYPE
dr11c_ndrhi <= dr11c_ndrhi.DB_MAX_OUTPUT_PORT_TYPE
dr11c_dxm <= dr11c_dxm.DB_MAX_OUTPUT_PORT_TYPE
dr11c_init <= dr11c_init.DB_MAX_OUTPUT_PORT_TYPE
reset => reqa_trigger.OUTPUTSELECT
reset => reqb_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => intenba.OUTPUTSELECT
reset => intenbb.OUTPUTSELECT
reset => reqa.OUTPUTSELECT
reset => reqb.OUTPUTSELECT
reset => csr1.OUTPUTSELECT
reset => csr0.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => idb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => odb.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrhi_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => ndrlo_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => dxm_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => init_count.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => ~NO_FANOUT~
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => init_count[0].CLK
clk => init_count[1].CLK
clk => init_count[2].CLK
clk => init_count[3].CLK
clk => init_count[4].CLK
clk => init_count[5].CLK
clk => init_count[6].CLK
clk => dxm_count[0].CLK
clk => dxm_count[1].CLK
clk => dxm_count[2].CLK
clk => dxm_count[3].CLK
clk => dxm_count[4].CLK
clk => dxm_count[5].CLK
clk => dxm_count[6].CLK
clk => ndrlo_count[0].CLK
clk => ndrlo_count[1].CLK
clk => ndrlo_count[2].CLK
clk => ndrlo_count[3].CLK
clk => ndrlo_count[4].CLK
clk => ndrlo_count[5].CLK
clk => ndrlo_count[6].CLK
clk => ndrhi_count[0].CLK
clk => ndrhi_count[1].CLK
clk => ndrhi_count[2].CLK
clk => ndrhi_count[3].CLK
clk => ndrhi_count[4].CLK
clk => ndrhi_count[5].CLK
clk => ndrhi_count[6].CLK
clk => odb[0].CLK
clk => odb[1].CLK
clk => odb[2].CLK
clk => odb[3].CLK
clk => odb[4].CLK
clk => odb[5].CLK
clk => odb[6].CLK
clk => odb[7].CLK
clk => odb[8].CLK
clk => odb[9].CLK
clk => odb[10].CLK
clk => odb[11].CLK
clk => odb[12].CLK
clk => odb[13].CLK
clk => odb[14].CLK
clk => odb[15].CLK
clk => idb[0].CLK
clk => idb[1].CLK
clk => idb[2].CLK
clk => idb[3].CLK
clk => idb[4].CLK
clk => idb[5].CLK
clk => idb[6].CLK
clk => idb[7].CLK
clk => idb[8].CLK
clk => idb[9].CLK
clk => idb[10].CLK
clk => idb[11].CLK
clk => idb[12].CLK
clk => idb[13].CLK
clk => idb[14].CLK
clk => idb[15].CLK
clk => csr0.CLK
clk => csr1.CLK
clk => reqb.CLK
clk => reqa.CLK
clk => intenbb.CLK
clk => intenba.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => reqb_trigger.CLK
clk => reqa_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|mncad:mncad0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[2] => Add0.IN14
ivec[3] => int_vector.DATAB
ivec[3] => Add0.IN13
ivec[4] => int_vector.DATAB
ivec[4] => Add0.IN12
ivec[5] => int_vector.DATAB
ivec[5] => Add0.IN11
ivec[6] => int_vector.DATAB
ivec[6] => Add0.IN10
ivec[7] => int_vector.DATAB
ivec[7] => Add0.IN9
ivec[8] => int_vector.DATAB
ivec[8] => Add0.IN8
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => process_0.IN1
bg => process_0.IN1
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => adcsr_done.OUTPUTSELECT
bus_addr[1] => adbuf_read.OUTPUTSELECT
bus_addr[1] => adcsr_err.OUTPUTSELECT
bus_addr[1] => adcsr_errie.OUTPUTSELECT
bus_addr[1] => adcsr_muxch.OUTPUTSELECT
bus_addr[1] => adcsr_muxch.OUTPUTSELECT
bus_addr[1] => adcsr_muxch.OUTPUTSELECT
bus_addr[1] => adcsr_muxch.OUTPUTSELECT
bus_addr[1] => adcsr_muxch.OUTPUTSELECT
bus_addr[1] => adcsr_muxch.OUTPUTSELECT
bus_addr[1] => adcsr_done.OUTPUTSELECT
bus_addr[1] => adcsr_ie.OUTPUTSELECT
bus_addr[1] => adcsr_clkovf.OUTPUTSELECT
bus_addr[1] => adcsr_ext.OUTPUTSELECT
bus_addr[1] => adcsr_enable_id.OUTPUTSELECT
bus_addr[1] => adcsr_maint.OUTPUTSELECT
bus_addr[1] => adcsr_go.OUTPUTSELECT
bus_addr[1] => adcsr_err.OUTPUTSELECT
bus_addr[2] => Equal0.IN31
bus_addr[3] => Equal0.IN30
bus_addr[4] => Equal0.IN29
bus_addr[5] => Equal0.IN28
bus_addr[6] => Equal0.IN27
bus_addr[7] => Equal0.IN26
bus_addr[8] => Equal0.IN25
bus_addr[9] => Equal0.IN24
bus_addr[10] => Equal0.IN23
bus_addr[11] => Equal0.IN22
bus_addr[12] => Equal0.IN21
bus_addr[13] => Equal0.IN20
bus_addr[14] => Equal0.IN19
bus_addr[15] => Equal0.IN18
bus_addr[16] => Equal0.IN17
bus_addr[17] => Equal0.IN16
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => adcsr_err.OUTPUTSELECT
bus_dato[0] => adcsr_done.OUTPUTSELECT
bus_dato[0] => adcsr_go.DATAB
bus_dato[1] => ~NO_FANOUT~
bus_dato[2] => adcsr_maint.DATAB
bus_dato[3] => adcsr_enable_id.DATAB
bus_dato[4] => adcsr_ext.DATAB
bus_dato[5] => adcsr_clkovf.DATAB
bus_dato[6] => adcsr_ie.DATAB
bus_dato[7] => adcsr_done.DATAA
bus_dato[8] => adcsr_muxch.DATAB
bus_dato[9] => adcsr_muxch.DATAB
bus_dato[10] => adcsr_muxch.DATAB
bus_dato[11] => adcsr_muxch.DATAB
bus_dato[12] => adcsr_muxch.DATAB
bus_dato[13] => adcsr_muxch.DATAB
bus_dato[14] => adcsr_errie.DATAB
bus_dato[15] => adcsr_err.DATAB
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
st1 => process_0.IN1
clkov => process_0.IN1
ad_start <= ad_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_done => ad_running.OUTPUTSELECT
ad_done => ad_start.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf.OUTPUTSELECT
ad_done => adbuf_read.OUTPUTSELECT
ad_done => adcsr_err.OUTPUTSELECT
ad_done => adcsr_done.OUTPUTSELECT
ad_done => ad_done_trigger.DATAA
ad_channel[0] <= adcsr_muxch[0].DB_MAX_OUTPUT_PORT_TYPE
ad_channel[1] <= adcsr_muxch[1].DB_MAX_OUTPUT_PORT_TYPE
ad_channel[2] <= adcsr_muxch[2].DB_MAX_OUTPUT_PORT_TYPE
ad_channel[3] <= adcsr_muxch[3].DB_MAX_OUTPUT_PORT_TYPE
ad_channel[4] <= adcsr_muxch[4].DB_MAX_OUTPUT_PORT_TYPE
ad_channel[5] <= adcsr_muxch[5].DB_MAX_OUTPUT_PORT_TYPE
ad_nxc => bus_dati.DATAB
ad_sample[0] => adbuf.DATAB
ad_sample[1] => adbuf.DATAB
ad_sample[2] => adbuf.DATAB
ad_sample[3] => adbuf.DATAB
ad_sample[4] => adbuf.DATAB
ad_sample[5] => adbuf.DATAB
ad_sample[6] => adbuf.DATAB
ad_sample[7] => adbuf.DATAB
ad_sample[8] => adbuf.DATAB
ad_sample[9] => adbuf.DATAB
ad_sample[10] => adbuf.DATAB
ad_sample[11] => adbuf.DATAB
have_mncad => base_addr_match.IN1
have_mncad => interrupt_trigger1.OUTPUTSELECT
have_mncad => interrupt_trigger2.OUTPUTSELECT
have_mncad => interrupt_state.OUTPUTSELECT
have_mncad => interrupt_state.OUTPUTSELECT
have_mncad => interrupt_state.OUTPUTSELECT
have_mncad => br.OUTPUTSELECT
have_mncad => interrupt_state.OUTPUTSELECT
have_mncad => interrupt_state.OUTPUTSELECT
have_mncad => interrupt_state.OUTPUTSELECT
have_mncad => interrupt_trigger1.OUTPUTSELECT
have_mncad => interrupt_trigger2.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => int_vector.OUTPUTSELECT
have_mncad => adbuf[3].ENA
have_mncad => adbuf[2].ENA
have_mncad => adbuf[1].ENA
have_mncad => adbuf[0].ENA
have_mncad => adbuf[4].ENA
have_mncad => adbuf[5].ENA
have_mncad => adbuf[6].ENA
have_mncad => adbuf[7].ENA
have_mncad => adbuf[8].ENA
have_mncad => adbuf[9].ENA
have_mncad => adbuf[10].ENA
have_mncad => adbuf[11].ENA
have_mncad => adbuf[12].ENA
have_mncad => adbuf[13].ENA
have_mncad => adbuf[14].ENA
have_mncad => adbuf[15].ENA
have_mncad => bus_dati[0]~reg0.ENA
have_mncad => bus_dati[1]~reg0.ENA
have_mncad => bus_dati[2]~reg0.ENA
have_mncad => bus_dati[3]~reg0.ENA
have_mncad => bus_dati[4]~reg0.ENA
have_mncad => bus_dati[5]~reg0.ENA
have_mncad => bus_dati[6]~reg0.ENA
have_mncad => bus_dati[7]~reg0.ENA
have_mncad => bus_dati[8]~reg0.ENA
have_mncad => bus_dati[9]~reg0.ENA
have_mncad => bus_dati[10]~reg0.ENA
have_mncad => bus_dati[11]~reg0.ENA
have_mncad => bus_dati[12]~reg0.ENA
have_mncad => bus_dati[13]~reg0.ENA
have_mncad => bus_dati[14]~reg0.ENA
have_mncad => bus_dati[15]~reg0.ENA
have_mncad => ad_running.ENA
have_mncad => ad_start~reg0.ENA
have_mncad => clkovtrigger.ENA
have_mncad => st1trigger.ENA
have_mncad => ad_done_trigger.ENA
have_mncad => adbuf_read.ENA
have_mncad => adcsr_go.ENA
have_mncad => adcsr_maint.ENA
have_mncad => adcsr_enable_id.ENA
have_mncad => adcsr_ext.ENA
have_mncad => adcsr_clkovf.ENA
have_mncad => adcsr_ie.ENA
have_mncad => adcsr_done.ENA
have_mncad => adcsr_muxch[0].ENA
have_mncad => adcsr_muxch[1].ENA
have_mncad => adcsr_muxch[2].ENA
have_mncad => adcsr_muxch[3].ENA
have_mncad => adcsr_muxch[4].ENA
have_mncad => adcsr_muxch[5].ENA
have_mncad => adcsr_errie.ENA
have_mncad => adcsr_err.ENA
reset => interrupt_trigger1.OUTPUTSELECT
reset => interrupt_trigger2.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => adcsr_err.OUTPUTSELECT
reset => adcsr_errie.OUTPUTSELECT
reset => adcsr_muxch.OUTPUTSELECT
reset => adcsr_muxch.OUTPUTSELECT
reset => adcsr_muxch.OUTPUTSELECT
reset => adcsr_muxch.OUTPUTSELECT
reset => adcsr_muxch.OUTPUTSELECT
reset => adcsr_muxch.OUTPUTSELECT
reset => adcsr_done.OUTPUTSELECT
reset => adcsr_ie.OUTPUTSELECT
reset => adcsr_clkovf.OUTPUTSELECT
reset => adcsr_ext.OUTPUTSELECT
reset => adcsr_enable_id.OUTPUTSELECT
reset => adcsr_maint.OUTPUTSELECT
reset => adcsr_go.OUTPUTSELECT
reset => adbuf_read.OUTPUTSELECT
reset => ad_done_trigger.OUTPUTSELECT
reset => st1trigger.OUTPUTSELECT
reset => clkovtrigger.OUTPUTSELECT
reset => ad_start.OUTPUTSELECT
reset => ad_running.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => adbuf.OUTPUTSELECT
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => ~NO_FANOUT~
clk => adbuf[0].CLK
clk => adbuf[1].CLK
clk => adbuf[2].CLK
clk => adbuf[3].CLK
clk => adbuf[4].CLK
clk => adbuf[5].CLK
clk => adbuf[6].CLK
clk => adbuf[7].CLK
clk => adbuf[8].CLK
clk => adbuf[9].CLK
clk => adbuf[10].CLK
clk => adbuf[11].CLK
clk => adbuf[12].CLK
clk => adbuf[13].CLK
clk => adbuf[14].CLK
clk => adbuf[15].CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => ad_running.CLK
clk => ad_start~reg0.CLK
clk => clkovtrigger.CLK
clk => st1trigger.CLK
clk => ad_done_trigger.CLK
clk => adbuf_read.CLK
clk => adcsr_go.CLK
clk => adcsr_maint.CLK
clk => adcsr_enable_id.CLK
clk => adcsr_ext.CLK
clk => adcsr_clkovf.CLK
clk => adcsr_ie.CLK
clk => adcsr_done.CLK
clk => adcsr_muxch[0].CLK
clk => adcsr_muxch[1].CLK
clk => adcsr_muxch[2].CLK
clk => adcsr_muxch[3].CLK
clk => adcsr_muxch[4].CLK
clk => adcsr_muxch[5].CLK
clk => adcsr_errie.CLK
clk => adcsr_err.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => interrupt_trigger2.CLK
clk => interrupt_trigger1.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|mnckw:mnckw0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[2] => Add0.IN14
ivec[3] => int_vector.DATAB
ivec[3] => Add0.IN13
ivec[4] => int_vector.DATAB
ivec[4] => Add0.IN12
ivec[5] => int_vector.DATAB
ivec[5] => Add0.IN11
ivec[6] => int_vector.DATAB
ivec[6] => Add0.IN10
ivec[7] => int_vector.DATAB
ivec[7] => Add0.IN9
ivec[8] => int_vector.DATAB
ivec[8] => Add0.IN8
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => process_0.IN1
bg => process_0.IN1
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwcsr_st2flag.OUTPUTSELECT
bus_addr[1] => kwcsr_stintenable.OUTPUTSELECT
bus_addr[1] => kwcsr_st2goenable.OUTPUTSELECT
bus_addr[1] => kwcsr_for.OUTPUTSELECT
bus_addr[1] => kwcsr_disintosc.OUTPUTSELECT
bus_addr[1] => kwcsr_st1flag.OUTPUTSELECT
bus_addr[1] => st2_trigger.OUTPUTSELECT
bus_addr[1] => st1_trigger.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwcsr_ovfflag.OUTPUTSELECT
bus_addr[1] => kwcsr_ovfintenable.OUTPUTSELECT
bus_addr[1] => kwcsr_rate.OUTPUTSELECT
bus_addr[1] => kwcsr_rate.OUTPUTSELECT
bus_addr[1] => kwcsr_rate.OUTPUTSELECT
bus_addr[1] => kwcsr_mode.OUTPUTSELECT
bus_addr[1] => kwcsr_mode.OUTPUTSELECT
bus_addr[1] => kwcsr_go.OUTPUTSELECT
bus_addr[1] => kwcsr_for.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[2] => Equal0.IN31
bus_addr[3] => Equal0.IN30
bus_addr[4] => Equal0.IN29
bus_addr[5] => Equal0.IN28
bus_addr[6] => Equal0.IN27
bus_addr[7] => Equal0.IN26
bus_addr[8] => Equal0.IN25
bus_addr[9] => Equal0.IN24
bus_addr[10] => Equal0.IN23
bus_addr[11] => Equal0.IN22
bus_addr[12] => Equal0.IN21
bus_addr[13] => Equal0.IN20
bus_addr[14] => Equal0.IN19
bus_addr[15] => Equal0.IN18
bus_addr[16] => Equal0.IN17
bus_addr[17] => Equal0.IN16
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => process_0.IN1
bus_dato[0] => kwcsr_go.DATAB
bus_dato[0] => kwbuf_preset.DATAA
bus_dato[1] => kwcsr_mode.DATAB
bus_dato[1] => kwbuf_preset.DATAA
bus_dato[2] => kwcsr_mode.DATAB
bus_dato[2] => kwbuf_preset.DATAA
bus_dato[3] => kwcsr_rate.DATAB
bus_dato[3] => kwbuf_preset.DATAA
bus_dato[4] => kwcsr_rate.DATAB
bus_dato[4] => kwbuf_preset.DATAA
bus_dato[5] => kwcsr_rate.DATAB
bus_dato[5] => kwbuf_preset.DATAA
bus_dato[6] => kwcsr_ovfintenable.DATAB
bus_dato[6] => kwbuf_preset.DATAA
bus_dato[7] => kwcsr_ovfflag.DATAB
bus_dato[7] => kwbuf_preset.DATAA
bus_dato[8] => st1_trigger.OUTPUTSELECT
bus_dato[8] => kwbuf_preset.DATAA
bus_dato[9] => st2_trigger.OUTPUTSELECT
bus_dato[9] => kwbuf_preset.DATAA
bus_dato[10] => kwcsr_st1flag.DATAB
bus_dato[10] => kwbuf_preset.DATAA
bus_dato[11] => kwcsr_disintosc.DATAB
bus_dato[11] => kwbuf_preset.DATAA
bus_dato[12] => kwbuf_preset.DATAA
bus_dato[12] => kwcsr_for.OUTPUTSELECT
bus_dato[13] => kwcsr_st2goenable.DATAB
bus_dato[13] => kwbuf_preset.DATAA
bus_dato[14] => kwcsr_stintenable.DATAB
bus_dato[14] => kwbuf_preset.DATAA
bus_dato[15] => kwcsr_st2flag.DATAB
bus_dato[15] => kwbuf_preset.DATAA
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
st1in => process_0.IN1
st1in => process_0.IN1
st1in => st1in_last.DATAA
st2in => process_0.IN1
st2in => process_0.IN1
st2in => st2in_last.DATAA
st1out <= st1out~reg0.DB_MAX_OUTPUT_PORT_TYPE
st2out <= st2out~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkov <= clkov~reg0.DB_MAX_OUTPUT_PORT_TYPE
have_mnckw => base_addr_match.IN1
have_mnckw => interrupt_trigger1.OUTPUTSELECT
have_mnckw => interrupt_trigger2.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => br.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_trigger1.OUTPUTSELECT
have_mnckw => interrupt_trigger2.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => st1out.OUTPUTSELECT
have_mnckw => clkov.OUTPUTSELECT
have_mnckw => st2_pulse_ack_filter[0].ENA
have_mnckw => st2_pulse_ack_filter[1].ENA
have_mnckw => st1_pulse_ack_filter[0].ENA
have_mnckw => st1_pulse_ack_filter[1].ENA
have_mnckw => counter_overflow_filter[0].ENA
have_mnckw => counter_overflow_filter[1].ENA
have_mnckw => st2_pulse.ENA
have_mnckw => st1_pulse.ENA
have_mnckw => bus_dati[0]~reg0.ENA
have_mnckw => bus_dati[1]~reg0.ENA
have_mnckw => bus_dati[2]~reg0.ENA
have_mnckw => bus_dati[3]~reg0.ENA
have_mnckw => bus_dati[4]~reg0.ENA
have_mnckw => bus_dati[5]~reg0.ENA
have_mnckw => bus_dati[6]~reg0.ENA
have_mnckw => bus_dati[7]~reg0.ENA
have_mnckw => bus_dati[8]~reg0.ENA
have_mnckw => bus_dati[9]~reg0.ENA
have_mnckw => bus_dati[10]~reg0.ENA
have_mnckw => bus_dati[11]~reg0.ENA
have_mnckw => bus_dati[12]~reg0.ENA
have_mnckw => bus_dati[13]~reg0.ENA
have_mnckw => bus_dati[14]~reg0.ENA
have_mnckw => bus_dati[15]~reg0.ENA
have_mnckw => ovf_ack.ENA
have_mnckw => st2_trigger.ENA
have_mnckw => st1_trigger.ENA
have_mnckw => st2in_last.ENA
have_mnckw => st1in_last.ENA
have_mnckw => st2out~reg0.ENA
have_mnckw => ovfflag_set_trigger.ENA
have_mnckw => kwbuf_preset[0].ENA
have_mnckw => kwbuf_preset[1].ENA
have_mnckw => kwbuf_preset[2].ENA
have_mnckw => kwbuf_preset[3].ENA
have_mnckw => kwbuf_preset[4].ENA
have_mnckw => kwbuf_preset[5].ENA
have_mnckw => kwbuf_preset[6].ENA
have_mnckw => kwbuf_preset[7].ENA
have_mnckw => kwbuf_preset[8].ENA
have_mnckw => kwbuf_preset[9].ENA
have_mnckw => kwbuf_preset[10].ENA
have_mnckw => kwbuf_preset[11].ENA
have_mnckw => kwbuf_preset[12].ENA
have_mnckw => kwbuf_preset[13].ENA
have_mnckw => kwbuf_preset[14].ENA
have_mnckw => kwbuf_preset[15].ENA
have_mnckw => kwcsr_go.ENA
have_mnckw => kwcsr_mode[0].ENA
have_mnckw => kwcsr_mode[1].ENA
have_mnckw => kwcsr_rate[0].ENA
have_mnckw => kwcsr_rate[1].ENA
have_mnckw => kwcsr_rate[2].ENA
have_mnckw => kwcsr_ovfintenable.ENA
have_mnckw => kwcsr_ovfflag.ENA
have_mnckw => kwcsr_st1flag.ENA
have_mnckw => kwcsr_disintosc.ENA
have_mnckw => kwcsr_for.ENA
have_mnckw => kwcsr_st2goenable.ENA
have_mnckw => kwcsr_stintenable.ENA
have_mnckw => kwcsr_st2flag.ENA
reset => interrupt_trigger1.OUTPUTSELECT
reset => interrupt_trigger2.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => kwcsr_st2flag.OUTPUTSELECT
reset => kwcsr_stintenable.OUTPUTSELECT
reset => kwcsr_st2goenable.OUTPUTSELECT
reset => kwcsr_for.OUTPUTSELECT
reset => kwcsr_disintosc.OUTPUTSELECT
reset => kwcsr_st1flag.OUTPUTSELECT
reset => kwcsr_ovfflag.OUTPUTSELECT
reset => kwcsr_ovfintenable.OUTPUTSELECT
reset => kwcsr_rate.OUTPUTSELECT
reset => kwcsr_rate.OUTPUTSELECT
reset => kwcsr_rate.OUTPUTSELECT
reset => kwcsr_mode.OUTPUTSELECT
reset => kwcsr_mode.OUTPUTSELECT
reset => kwcsr_go.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => ovfflag_set_trigger.OUTPUTSELECT
reset => st1out.OUTPUTSELECT
reset => st2out.OUTPUTSELECT
reset => st1in_last.OUTPUTSELECT
reset => st2in_last.OUTPUTSELECT
reset => st1_trigger.OUTPUTSELECT
reset => st2_trigger.OUTPUTSELECT
reset => clkov.OUTPUTSELECT
reset => ovf_ack.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => st1_pulse.OUTPUTSELECT
reset => st2_pulse.OUTPUTSELECT
reset => counter_overflow_filter.OUTPUTSELECT
reset => counter_overflow_filter.OUTPUTSELECT
reset => st1_pulse_ack_filter.OUTPUTSELECT
reset => st1_pulse_ack_filter.OUTPUTSELECT
reset => st2_pulse_ack_filter.OUTPUTSELECT
reset => st2_pulse_ack_filter.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => kwbuf[0].ENA
reset => ovf_ack_filter[1].ENA
reset => ovf_ack_filter[0].ENA
reset => enable_counter_filter[1].ENA
reset => enable_counter_filter[0].ENA
reset => counter_enable.ENA
reset => st1_pulse_filter[1].ENA
reset => st1_pulse_filter[0].ENA
reset => counter_st1_pulse.ENA
reset => st2_pulse_filter[1].ENA
reset => st2_pulse_filter[0].ENA
reset => counter_st2_pulse.ENA
reset => kwbuf[1].ENA
reset => kwbuf[2].ENA
reset => kwbuf[3].ENA
reset => kwbuf[4].ENA
reset => kwbuf[5].ENA
reset => kwbuf[6].ENA
reset => kwbuf[7].ENA
reset => kwbuf[8].ENA
reset => kwbuf[9].ENA
reset => kwbuf[10].ENA
reset => kwbuf[11].ENA
reset => kwbuf[12].ENA
reset => kwbuf[13].ENA
reset => kwbuf[14].ENA
reset => kwbuf[15].ENA
reset => counter_st2_pulse_ack.ENA
reset => counter_overflow.ENA
reset => counter[0].ENA
reset => counter[1].ENA
reset => counter[2].ENA
reset => counter[3].ENA
reset => counter[4].ENA
reset => counter[5].ENA
reset => counter[6].ENA
reset => counter[7].ENA
reset => counter[8].ENA
reset => counter[9].ENA
reset => counter[10].ENA
reset => counter[11].ENA
reset => counter[12].ENA
reset => counter[13].ENA
reset => counter[14].ENA
reset => counter[15].ENA
reset => counter_st1_pulse_ack.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => counter_st2_pulse.CLK
clk50mhz => st2_pulse_filter[0].CLK
clk50mhz => st2_pulse_filter[1].CLK
clk50mhz => counter_st1_pulse.CLK
clk50mhz => st1_pulse_filter[0].CLK
clk50mhz => st1_pulse_filter[1].CLK
clk50mhz => counter_enable.CLK
clk50mhz => enable_counter_filter[0].CLK
clk50mhz => enable_counter_filter[1].CLK
clk50mhz => ovf_ack_filter[0].CLK
clk50mhz => ovf_ack_filter[1].CLK
clk50mhz => kwbuf[0].CLK
clk50mhz => kwbuf[1].CLK
clk50mhz => kwbuf[2].CLK
clk50mhz => kwbuf[3].CLK
clk50mhz => kwbuf[4].CLK
clk50mhz => kwbuf[5].CLK
clk50mhz => kwbuf[6].CLK
clk50mhz => kwbuf[7].CLK
clk50mhz => kwbuf[8].CLK
clk50mhz => kwbuf[9].CLK
clk50mhz => kwbuf[10].CLK
clk50mhz => kwbuf[11].CLK
clk50mhz => kwbuf[12].CLK
clk50mhz => kwbuf[13].CLK
clk50mhz => kwbuf[14].CLK
clk50mhz => kwbuf[15].CLK
clk50mhz => counter_st2_pulse_ack.CLK
clk50mhz => counter_overflow.CLK
clk50mhz => counter[0].CLK
clk50mhz => counter[1].CLK
clk50mhz => counter[2].CLK
clk50mhz => counter[3].CLK
clk50mhz => counter[4].CLK
clk50mhz => counter[5].CLK
clk50mhz => counter[6].CLK
clk50mhz => counter[7].CLK
clk50mhz => counter[8].CLK
clk50mhz => counter[9].CLK
clk50mhz => counter[10].CLK
clk50mhz => counter[11].CLK
clk50mhz => counter[12].CLK
clk50mhz => counter[13].CLK
clk50mhz => counter[14].CLK
clk50mhz => counter[15].CLK
clk50mhz => counter_st1_pulse_ack.CLK
clk50mhz => count1mhz[0].CLK
clk50mhz => count1mhz[1].CLK
clk50mhz => count1mhz[2].CLK
clk50mhz => count1mhz[3].CLK
clk50mhz => count1mhz[4].CLK
clk50mhz => count1mhz[5].CLK
clk50mhz => count1mhz[6].CLK
clk50mhz => count1mhz[7].CLK
clk50mhz => count1mhz[8].CLK
clk50mhz => count1mhz[9].CLK
clk50mhz => count1mhz[10].CLK
clk50mhz => count1mhz[11].CLK
clk50mhz => count1mhz[12].CLK
clk50mhz => count1mhz[13].CLK
clk50mhz => count1mhz[14].CLK
clk50mhz => count10[0].CLK
clk50mhz => count10[1].CLK
clk50mhz => count10[2].CLK
clk50mhz => count10[3].CLK
clk50mhz => count50[0].CLK
clk50mhz => count50[1].CLK
clk50mhz => count50[2].CLK
clk50mhz => count50[3].CLK
clk50mhz => count50[4].CLK
clk50mhz => count50[5].CLK
clk => st2_pulse_ack_filter[0].CLK
clk => st2_pulse_ack_filter[1].CLK
clk => st1_pulse_ack_filter[0].CLK
clk => st1_pulse_ack_filter[1].CLK
clk => counter_overflow_filter[0].CLK
clk => counter_overflow_filter[1].CLK
clk => st2_pulse.CLK
clk => st1_pulse.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => ovf_ack.CLK
clk => st2_trigger.CLK
clk => st1_trigger.CLK
clk => st2in_last.CLK
clk => st1in_last.CLK
clk => st2out~reg0.CLK
clk => ovfflag_set_trigger.CLK
clk => kwbuf_preset[0].CLK
clk => kwbuf_preset[1].CLK
clk => kwbuf_preset[2].CLK
clk => kwbuf_preset[3].CLK
clk => kwbuf_preset[4].CLK
clk => kwbuf_preset[5].CLK
clk => kwbuf_preset[6].CLK
clk => kwbuf_preset[7].CLK
clk => kwbuf_preset[8].CLK
clk => kwbuf_preset[9].CLK
clk => kwbuf_preset[10].CLK
clk => kwbuf_preset[11].CLK
clk => kwbuf_preset[12].CLK
clk => kwbuf_preset[13].CLK
clk => kwbuf_preset[14].CLK
clk => kwbuf_preset[15].CLK
clk => kwcsr_go.CLK
clk => kwcsr_mode[0].CLK
clk => kwcsr_mode[1].CLK
clk => kwcsr_rate[0].CLK
clk => kwcsr_rate[1].CLK
clk => kwcsr_rate[2].CLK
clk => kwcsr_ovfintenable.CLK
clk => kwcsr_ovfflag.CLK
clk => kwcsr_st1flag.CLK
clk => kwcsr_disintosc.CLK
clk => kwcsr_for.CLK
clk => kwcsr_st2goenable.CLK
clk => kwcsr_stintenable.CLK
clk => kwcsr_st2flag.CLK
clk => clkov~reg0.CLK
clk => st1out~reg0.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => interrupt_trigger2.CLK
clk => interrupt_trigger1.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|mnckw:mnckw1
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[2] => Add0.IN14
ivec[3] => int_vector.DATAB
ivec[3] => Add0.IN13
ivec[4] => int_vector.DATAB
ivec[4] => Add0.IN12
ivec[5] => int_vector.DATAB
ivec[5] => Add0.IN11
ivec[6] => int_vector.DATAB
ivec[6] => Add0.IN10
ivec[7] => int_vector.DATAB
ivec[7] => Add0.IN9
ivec[8] => int_vector.DATAB
ivec[8] => Add0.IN8
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => process_0.IN1
bg => process_0.IN1
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwcsr_st2flag.OUTPUTSELECT
bus_addr[1] => kwcsr_stintenable.OUTPUTSELECT
bus_addr[1] => kwcsr_st2goenable.OUTPUTSELECT
bus_addr[1] => kwcsr_for.OUTPUTSELECT
bus_addr[1] => kwcsr_disintosc.OUTPUTSELECT
bus_addr[1] => kwcsr_st1flag.OUTPUTSELECT
bus_addr[1] => st2_trigger.OUTPUTSELECT
bus_addr[1] => st1_trigger.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwcsr_ovfflag.OUTPUTSELECT
bus_addr[1] => kwcsr_ovfintenable.OUTPUTSELECT
bus_addr[1] => kwcsr_rate.OUTPUTSELECT
bus_addr[1] => kwcsr_rate.OUTPUTSELECT
bus_addr[1] => kwcsr_rate.OUTPUTSELECT
bus_addr[1] => kwcsr_mode.OUTPUTSELECT
bus_addr[1] => kwcsr_mode.OUTPUTSELECT
bus_addr[1] => kwcsr_go.OUTPUTSELECT
bus_addr[1] => kwcsr_for.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[1] => kwbuf_preset.OUTPUTSELECT
bus_addr[2] => Equal0.IN31
bus_addr[3] => Equal0.IN30
bus_addr[4] => Equal0.IN29
bus_addr[5] => Equal0.IN28
bus_addr[6] => Equal0.IN27
bus_addr[7] => Equal0.IN26
bus_addr[8] => Equal0.IN25
bus_addr[9] => Equal0.IN24
bus_addr[10] => Equal0.IN23
bus_addr[11] => Equal0.IN22
bus_addr[12] => Equal0.IN21
bus_addr[13] => Equal0.IN20
bus_addr[14] => Equal0.IN19
bus_addr[15] => Equal0.IN18
bus_addr[16] => Equal0.IN17
bus_addr[17] => Equal0.IN16
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => process_0.IN1
bus_dato[0] => kwcsr_go.DATAB
bus_dato[0] => kwbuf_preset.DATAA
bus_dato[1] => kwcsr_mode.DATAB
bus_dato[1] => kwbuf_preset.DATAA
bus_dato[2] => kwcsr_mode.DATAB
bus_dato[2] => kwbuf_preset.DATAA
bus_dato[3] => kwcsr_rate.DATAB
bus_dato[3] => kwbuf_preset.DATAA
bus_dato[4] => kwcsr_rate.DATAB
bus_dato[4] => kwbuf_preset.DATAA
bus_dato[5] => kwcsr_rate.DATAB
bus_dato[5] => kwbuf_preset.DATAA
bus_dato[6] => kwcsr_ovfintenable.DATAB
bus_dato[6] => kwbuf_preset.DATAA
bus_dato[7] => kwcsr_ovfflag.DATAB
bus_dato[7] => kwbuf_preset.DATAA
bus_dato[8] => st1_trigger.OUTPUTSELECT
bus_dato[8] => kwbuf_preset.DATAA
bus_dato[9] => st2_trigger.OUTPUTSELECT
bus_dato[9] => kwbuf_preset.DATAA
bus_dato[10] => kwcsr_st1flag.DATAB
bus_dato[10] => kwbuf_preset.DATAA
bus_dato[11] => kwcsr_disintosc.DATAB
bus_dato[11] => kwbuf_preset.DATAA
bus_dato[12] => kwbuf_preset.DATAA
bus_dato[12] => kwcsr_for.OUTPUTSELECT
bus_dato[13] => kwcsr_st2goenable.DATAB
bus_dato[13] => kwbuf_preset.DATAA
bus_dato[14] => kwcsr_stintenable.DATAB
bus_dato[14] => kwbuf_preset.DATAA
bus_dato[15] => kwcsr_st2flag.DATAB
bus_dato[15] => kwbuf_preset.DATAA
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
st1in => process_0.IN1
st1in => process_0.IN1
st1in => st1in_last.DATAA
st2in => process_0.IN1
st2in => process_0.IN1
st2in => st2in_last.DATAA
st1out <= st1out~reg0.DB_MAX_OUTPUT_PORT_TYPE
st2out <= st2out~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkov <= clkov~reg0.DB_MAX_OUTPUT_PORT_TYPE
have_mnckw => base_addr_match.IN1
have_mnckw => interrupt_trigger1.OUTPUTSELECT
have_mnckw => interrupt_trigger2.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => br.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_state.OUTPUTSELECT
have_mnckw => interrupt_trigger1.OUTPUTSELECT
have_mnckw => interrupt_trigger2.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => int_vector.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count50.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count10.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => count1mhz.OUTPUTSELECT
have_mnckw => st1out.OUTPUTSELECT
have_mnckw => clkov.OUTPUTSELECT
have_mnckw => st2_pulse_ack_filter[0].ENA
have_mnckw => st2_pulse_ack_filter[1].ENA
have_mnckw => st1_pulse_ack_filter[0].ENA
have_mnckw => st1_pulse_ack_filter[1].ENA
have_mnckw => counter_overflow_filter[0].ENA
have_mnckw => counter_overflow_filter[1].ENA
have_mnckw => st2_pulse.ENA
have_mnckw => st1_pulse.ENA
have_mnckw => bus_dati[0]~reg0.ENA
have_mnckw => bus_dati[1]~reg0.ENA
have_mnckw => bus_dati[2]~reg0.ENA
have_mnckw => bus_dati[3]~reg0.ENA
have_mnckw => bus_dati[4]~reg0.ENA
have_mnckw => bus_dati[5]~reg0.ENA
have_mnckw => bus_dati[6]~reg0.ENA
have_mnckw => bus_dati[7]~reg0.ENA
have_mnckw => bus_dati[8]~reg0.ENA
have_mnckw => bus_dati[9]~reg0.ENA
have_mnckw => bus_dati[10]~reg0.ENA
have_mnckw => bus_dati[11]~reg0.ENA
have_mnckw => bus_dati[12]~reg0.ENA
have_mnckw => bus_dati[13]~reg0.ENA
have_mnckw => bus_dati[14]~reg0.ENA
have_mnckw => bus_dati[15]~reg0.ENA
have_mnckw => ovf_ack.ENA
have_mnckw => st2_trigger.ENA
have_mnckw => st1_trigger.ENA
have_mnckw => st2in_last.ENA
have_mnckw => st1in_last.ENA
have_mnckw => st2out~reg0.ENA
have_mnckw => ovfflag_set_trigger.ENA
have_mnckw => kwbuf_preset[0].ENA
have_mnckw => kwbuf_preset[1].ENA
have_mnckw => kwbuf_preset[2].ENA
have_mnckw => kwbuf_preset[3].ENA
have_mnckw => kwbuf_preset[4].ENA
have_mnckw => kwbuf_preset[5].ENA
have_mnckw => kwbuf_preset[6].ENA
have_mnckw => kwbuf_preset[7].ENA
have_mnckw => kwbuf_preset[8].ENA
have_mnckw => kwbuf_preset[9].ENA
have_mnckw => kwbuf_preset[10].ENA
have_mnckw => kwbuf_preset[11].ENA
have_mnckw => kwbuf_preset[12].ENA
have_mnckw => kwbuf_preset[13].ENA
have_mnckw => kwbuf_preset[14].ENA
have_mnckw => kwbuf_preset[15].ENA
have_mnckw => kwcsr_go.ENA
have_mnckw => kwcsr_mode[0].ENA
have_mnckw => kwcsr_mode[1].ENA
have_mnckw => kwcsr_rate[0].ENA
have_mnckw => kwcsr_rate[1].ENA
have_mnckw => kwcsr_rate[2].ENA
have_mnckw => kwcsr_ovfintenable.ENA
have_mnckw => kwcsr_ovfflag.ENA
have_mnckw => kwcsr_st1flag.ENA
have_mnckw => kwcsr_disintosc.ENA
have_mnckw => kwcsr_for.ENA
have_mnckw => kwcsr_st2goenable.ENA
have_mnckw => kwcsr_stintenable.ENA
have_mnckw => kwcsr_st2flag.ENA
reset => interrupt_trigger1.OUTPUTSELECT
reset => interrupt_trigger2.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => kwcsr_st2flag.OUTPUTSELECT
reset => kwcsr_stintenable.OUTPUTSELECT
reset => kwcsr_st2goenable.OUTPUTSELECT
reset => kwcsr_for.OUTPUTSELECT
reset => kwcsr_disintosc.OUTPUTSELECT
reset => kwcsr_st1flag.OUTPUTSELECT
reset => kwcsr_ovfflag.OUTPUTSELECT
reset => kwcsr_ovfintenable.OUTPUTSELECT
reset => kwcsr_rate.OUTPUTSELECT
reset => kwcsr_rate.OUTPUTSELECT
reset => kwcsr_rate.OUTPUTSELECT
reset => kwcsr_mode.OUTPUTSELECT
reset => kwcsr_mode.OUTPUTSELECT
reset => kwcsr_go.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => kwbuf_preset.OUTPUTSELECT
reset => ovfflag_set_trigger.OUTPUTSELECT
reset => st1out.OUTPUTSELECT
reset => st2out.OUTPUTSELECT
reset => st1in_last.OUTPUTSELECT
reset => st2in_last.OUTPUTSELECT
reset => st1_trigger.OUTPUTSELECT
reset => st2_trigger.OUTPUTSELECT
reset => clkov.OUTPUTSELECT
reset => ovf_ack.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => st1_pulse.OUTPUTSELECT
reset => st2_pulse.OUTPUTSELECT
reset => counter_overflow_filter.OUTPUTSELECT
reset => counter_overflow_filter.OUTPUTSELECT
reset => st1_pulse_ack_filter.OUTPUTSELECT
reset => st1_pulse_ack_filter.OUTPUTSELECT
reset => st2_pulse_ack_filter.OUTPUTSELECT
reset => st2_pulse_ack_filter.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count50.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count10.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => count1mhz.OUTPUTSELECT
reset => kwbuf[0].ENA
reset => ovf_ack_filter[1].ENA
reset => ovf_ack_filter[0].ENA
reset => enable_counter_filter[1].ENA
reset => enable_counter_filter[0].ENA
reset => counter_enable.ENA
reset => st1_pulse_filter[1].ENA
reset => st1_pulse_filter[0].ENA
reset => counter_st1_pulse.ENA
reset => st2_pulse_filter[1].ENA
reset => st2_pulse_filter[0].ENA
reset => counter_st2_pulse.ENA
reset => kwbuf[1].ENA
reset => kwbuf[2].ENA
reset => kwbuf[3].ENA
reset => kwbuf[4].ENA
reset => kwbuf[5].ENA
reset => kwbuf[6].ENA
reset => kwbuf[7].ENA
reset => kwbuf[8].ENA
reset => kwbuf[9].ENA
reset => kwbuf[10].ENA
reset => kwbuf[11].ENA
reset => kwbuf[12].ENA
reset => kwbuf[13].ENA
reset => kwbuf[14].ENA
reset => kwbuf[15].ENA
reset => counter_st2_pulse_ack.ENA
reset => counter_overflow.ENA
reset => counter[0].ENA
reset => counter[1].ENA
reset => counter[2].ENA
reset => counter[3].ENA
reset => counter[4].ENA
reset => counter[5].ENA
reset => counter[6].ENA
reset => counter[7].ENA
reset => counter[8].ENA
reset => counter[9].ENA
reset => counter[10].ENA
reset => counter[11].ENA
reset => counter[12].ENA
reset => counter[13].ENA
reset => counter[14].ENA
reset => counter[15].ENA
reset => counter_st1_pulse_ack.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => counter_st2_pulse.CLK
clk50mhz => st2_pulse_filter[0].CLK
clk50mhz => st2_pulse_filter[1].CLK
clk50mhz => counter_st1_pulse.CLK
clk50mhz => st1_pulse_filter[0].CLK
clk50mhz => st1_pulse_filter[1].CLK
clk50mhz => counter_enable.CLK
clk50mhz => enable_counter_filter[0].CLK
clk50mhz => enable_counter_filter[1].CLK
clk50mhz => ovf_ack_filter[0].CLK
clk50mhz => ovf_ack_filter[1].CLK
clk50mhz => kwbuf[0].CLK
clk50mhz => kwbuf[1].CLK
clk50mhz => kwbuf[2].CLK
clk50mhz => kwbuf[3].CLK
clk50mhz => kwbuf[4].CLK
clk50mhz => kwbuf[5].CLK
clk50mhz => kwbuf[6].CLK
clk50mhz => kwbuf[7].CLK
clk50mhz => kwbuf[8].CLK
clk50mhz => kwbuf[9].CLK
clk50mhz => kwbuf[10].CLK
clk50mhz => kwbuf[11].CLK
clk50mhz => kwbuf[12].CLK
clk50mhz => kwbuf[13].CLK
clk50mhz => kwbuf[14].CLK
clk50mhz => kwbuf[15].CLK
clk50mhz => counter_st2_pulse_ack.CLK
clk50mhz => counter_overflow.CLK
clk50mhz => counter[0].CLK
clk50mhz => counter[1].CLK
clk50mhz => counter[2].CLK
clk50mhz => counter[3].CLK
clk50mhz => counter[4].CLK
clk50mhz => counter[5].CLK
clk50mhz => counter[6].CLK
clk50mhz => counter[7].CLK
clk50mhz => counter[8].CLK
clk50mhz => counter[9].CLK
clk50mhz => counter[10].CLK
clk50mhz => counter[11].CLK
clk50mhz => counter[12].CLK
clk50mhz => counter[13].CLK
clk50mhz => counter[14].CLK
clk50mhz => counter[15].CLK
clk50mhz => counter_st1_pulse_ack.CLK
clk50mhz => count1mhz[0].CLK
clk50mhz => count1mhz[1].CLK
clk50mhz => count1mhz[2].CLK
clk50mhz => count1mhz[3].CLK
clk50mhz => count1mhz[4].CLK
clk50mhz => count1mhz[5].CLK
clk50mhz => count1mhz[6].CLK
clk50mhz => count1mhz[7].CLK
clk50mhz => count1mhz[8].CLK
clk50mhz => count1mhz[9].CLK
clk50mhz => count1mhz[10].CLK
clk50mhz => count1mhz[11].CLK
clk50mhz => count1mhz[12].CLK
clk50mhz => count1mhz[13].CLK
clk50mhz => count1mhz[14].CLK
clk50mhz => count10[0].CLK
clk50mhz => count10[1].CLK
clk50mhz => count10[2].CLK
clk50mhz => count10[3].CLK
clk50mhz => count50[0].CLK
clk50mhz => count50[1].CLK
clk50mhz => count50[2].CLK
clk50mhz => count50[3].CLK
clk50mhz => count50[4].CLK
clk50mhz => count50[5].CLK
clk => st2_pulse_ack_filter[0].CLK
clk => st2_pulse_ack_filter[1].CLK
clk => st1_pulse_ack_filter[0].CLK
clk => st1_pulse_ack_filter[1].CLK
clk => counter_overflow_filter[0].CLK
clk => counter_overflow_filter[1].CLK
clk => st2_pulse.CLK
clk => st1_pulse.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => ovf_ack.CLK
clk => st2_trigger.CLK
clk => st1_trigger.CLK
clk => st2in_last.CLK
clk => st1in_last.CLK
clk => st2out~reg0.CLK
clk => ovfflag_set_trigger.CLK
clk => kwbuf_preset[0].CLK
clk => kwbuf_preset[1].CLK
clk => kwbuf_preset[2].CLK
clk => kwbuf_preset[3].CLK
clk => kwbuf_preset[4].CLK
clk => kwbuf_preset[5].CLK
clk => kwbuf_preset[6].CLK
clk => kwbuf_preset[7].CLK
clk => kwbuf_preset[8].CLK
clk => kwbuf_preset[9].CLK
clk => kwbuf_preset[10].CLK
clk => kwbuf_preset[11].CLK
clk => kwbuf_preset[12].CLK
clk => kwbuf_preset[13].CLK
clk => kwbuf_preset[14].CLK
clk => kwbuf_preset[15].CLK
clk => kwcsr_go.CLK
clk => kwcsr_mode[0].CLK
clk => kwcsr_mode[1].CLK
clk => kwcsr_rate[0].CLK
clk => kwcsr_rate[1].CLK
clk => kwcsr_rate[2].CLK
clk => kwcsr_ovfintenable.CLK
clk => kwcsr_ovfflag.CLK
clk => kwcsr_st1flag.CLK
clk => kwcsr_disintosc.CLK
clk => kwcsr_for.CLK
clk => kwcsr_st2goenable.CLK
clk => kwcsr_stintenable.CLK
clk => kwcsr_st2flag.CLK
clk => clkov~reg0.CLK
clk => st1out~reg0.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => interrupt_trigger2.CLK
clk => interrupt_trigger1.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|mncaa:mncaa0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN1
bus_addr[1] => Mux1.IN1
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN1
bus_addr[1] => Mux4.IN1
bus_addr[1] => Mux5.IN1
bus_addr[1] => Mux6.IN1
bus_addr[1] => Mux7.IN1
bus_addr[1] => Mux8.IN1
bus_addr[1] => Mux9.IN1
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN1
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN1
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN1
bus_addr[1] => Mux22.IN1
bus_addr[1] => Mux23.IN1
bus_addr[1] => Mux24.IN1
bus_addr[1] => Mux25.IN1
bus_addr[1] => Mux26.IN1
bus_addr[1] => Mux27.IN1
bus_addr[1] => Mux28.IN1
bus_addr[1] => Mux29.IN1
bus_addr[1] => Mux30.IN1
bus_addr[1] => Mux31.IN1
bus_addr[1] => Mux32.IN1
bus_addr[1] => Mux33.IN1
bus_addr[1] => Mux34.IN1
bus_addr[1] => Mux35.IN1
bus_addr[1] => Mux36.IN1
bus_addr[1] => Mux37.IN1
bus_addr[1] => Mux38.IN1
bus_addr[1] => Mux39.IN1
bus_addr[1] => Mux40.IN1
bus_addr[1] => Mux41.IN1
bus_addr[1] => Mux42.IN1
bus_addr[1] => Mux43.IN1
bus_addr[1] => Mux44.IN1
bus_addr[1] => Mux45.IN1
bus_addr[1] => Mux46.IN1
bus_addr[1] => Mux47.IN1
bus_addr[1] => Mux48.IN1
bus_addr[1] => Mux49.IN1
bus_addr[1] => Mux50.IN1
bus_addr[1] => Mux51.IN1
bus_addr[1] => Mux52.IN1
bus_addr[1] => Mux53.IN1
bus_addr[1] => Mux54.IN1
bus_addr[1] => Mux55.IN1
bus_addr[1] => Mux56.IN1
bus_addr[1] => Mux57.IN1
bus_addr[1] => Mux58.IN1
bus_addr[1] => Mux59.IN1
bus_addr[2] => Mux0.IN0
bus_addr[2] => Mux1.IN0
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN0
bus_addr[2] => Mux4.IN0
bus_addr[2] => Mux5.IN0
bus_addr[2] => Mux6.IN0
bus_addr[2] => Mux7.IN0
bus_addr[2] => Mux8.IN0
bus_addr[2] => Mux9.IN0
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN0
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN0
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN0
bus_addr[2] => Mux22.IN0
bus_addr[2] => Mux23.IN0
bus_addr[2] => Mux24.IN0
bus_addr[2] => Mux25.IN0
bus_addr[2] => Mux26.IN0
bus_addr[2] => Mux27.IN0
bus_addr[2] => Mux28.IN0
bus_addr[2] => Mux29.IN0
bus_addr[2] => Mux30.IN0
bus_addr[2] => Mux31.IN0
bus_addr[2] => Mux32.IN0
bus_addr[2] => Mux33.IN0
bus_addr[2] => Mux34.IN0
bus_addr[2] => Mux35.IN0
bus_addr[2] => Mux36.IN0
bus_addr[2] => Mux37.IN0
bus_addr[2] => Mux38.IN0
bus_addr[2] => Mux39.IN0
bus_addr[2] => Mux40.IN0
bus_addr[2] => Mux41.IN0
bus_addr[2] => Mux42.IN0
bus_addr[2] => Mux43.IN0
bus_addr[2] => Mux44.IN0
bus_addr[2] => Mux45.IN0
bus_addr[2] => Mux46.IN0
bus_addr[2] => Mux47.IN0
bus_addr[2] => Mux48.IN0
bus_addr[2] => Mux49.IN0
bus_addr[2] => Mux50.IN0
bus_addr[2] => Mux51.IN0
bus_addr[2] => Mux52.IN0
bus_addr[2] => Mux53.IN0
bus_addr[2] => Mux54.IN0
bus_addr[2] => Mux55.IN0
bus_addr[2] => Mux56.IN0
bus_addr[2] => Mux57.IN0
bus_addr[2] => Mux58.IN0
bus_addr[2] => Mux59.IN0
bus_addr[3] => Equal0.IN29
bus_addr[4] => Equal0.IN28
bus_addr[5] => Equal0.IN27
bus_addr[6] => Equal0.IN26
bus_addr[7] => Equal0.IN25
bus_addr[8] => Equal0.IN24
bus_addr[9] => Equal0.IN23
bus_addr[10] => Equal0.IN22
bus_addr[11] => Equal0.IN21
bus_addr[12] => Equal0.IN20
bus_addr[13] => Equal0.IN19
bus_addr[14] => Equal0.IN18
bus_addr[15] => Equal0.IN17
bus_addr[16] => Equal0.IN16
bus_addr[17] => Equal0.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => Mux19.IN2
bus_dato[0] => Mux27.IN2
bus_dato[0] => Mux35.IN2
bus_dato[0] => Mux43.IN2
bus_dato[1] => Mux18.IN2
bus_dato[1] => Mux26.IN2
bus_dato[1] => Mux34.IN2
bus_dato[1] => Mux42.IN2
bus_dato[2] => Mux17.IN2
bus_dato[2] => Mux25.IN2
bus_dato[2] => Mux33.IN2
bus_dato[2] => Mux41.IN2
bus_dato[3] => Mux16.IN2
bus_dato[3] => Mux24.IN2
bus_dato[3] => Mux32.IN2
bus_dato[3] => Mux40.IN2
bus_dato[4] => Mux15.IN2
bus_dato[4] => Mux23.IN2
bus_dato[4] => Mux31.IN2
bus_dato[4] => Mux39.IN2
bus_dato[5] => Mux14.IN2
bus_dato[5] => Mux22.IN2
bus_dato[5] => Mux30.IN2
bus_dato[5] => Mux38.IN2
bus_dato[6] => Mux13.IN2
bus_dato[6] => Mux21.IN2
bus_dato[6] => Mux29.IN2
bus_dato[6] => Mux37.IN2
bus_dato[7] => Mux12.IN2
bus_dato[7] => Mux20.IN2
bus_dato[7] => Mux28.IN2
bus_dato[7] => Mux36.IN2
bus_dato[8] => Mux47.IN2
bus_dato[8] => Mux51.IN2
bus_dato[8] => Mux55.IN2
bus_dato[8] => Mux59.IN2
bus_dato[9] => Mux46.IN2
bus_dato[9] => Mux50.IN2
bus_dato[9] => Mux54.IN2
bus_dato[9] => Mux58.IN2
bus_dato[10] => Mux45.IN2
bus_dato[10] => Mux49.IN2
bus_dato[10] => Mux53.IN2
bus_dato[10] => Mux57.IN2
bus_dato[11] => Mux44.IN2
bus_dato[11] => Mux48.IN2
bus_dato[11] => Mux52.IN2
bus_dato[11] => Mux56.IN2
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
da_dac1[0] <= aadac1[0].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[1] <= aadac1[1].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[2] <= aadac1[2].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[3] <= aadac1[3].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[4] <= aadac1[4].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[5] <= aadac1[5].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[6] <= aadac1[6].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[7] <= aadac1[7].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[8] <= aadac1[8].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[9] <= aadac1[9].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[10] <= aadac1[10].DB_MAX_OUTPUT_PORT_TYPE
da_dac1[11] <= aadac1[11].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[0] <= aadac2[0].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[1] <= aadac2[1].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[2] <= aadac2[2].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[3] <= aadac2[3].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[4] <= aadac2[4].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[5] <= aadac2[5].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[6] <= aadac2[6].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[7] <= aadac2[7].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[8] <= aadac2[8].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[9] <= aadac2[9].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[10] <= aadac2[10].DB_MAX_OUTPUT_PORT_TYPE
da_dac2[11] <= aadac2[11].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[0] <= aadac3[0].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[1] <= aadac3[1].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[2] <= aadac3[2].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[3] <= aadac3[3].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[4] <= aadac3[4].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[5] <= aadac3[5].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[6] <= aadac3[6].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[7] <= aadac3[7].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[8] <= aadac3[8].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[9] <= aadac3[9].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[10] <= aadac3[10].DB_MAX_OUTPUT_PORT_TYPE
da_dac3[11] <= aadac3[11].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[0] <= aadac4[0].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[1] <= aadac4[1].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[2] <= aadac4[2].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[3] <= aadac4[3].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[4] <= aadac4[4].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[5] <= aadac4[5].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[6] <= aadac4[6].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[7] <= aadac4[7].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[8] <= aadac4[8].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[9] <= aadac4[9].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[10] <= aadac4[10].DB_MAX_OUTPUT_PORT_TYPE
da_dac4[11] <= aadac4[11].DB_MAX_OUTPUT_PORT_TYPE
have_mncaa => base_addr_match.IN1
have_mncaa => bus_dati[2]~reg0.ENA
have_mncaa => bus_dati[1]~reg0.ENA
have_mncaa => bus_dati[0]~reg0.ENA
have_mncaa => bus_dati[3]~reg0.ENA
have_mncaa => bus_dati[4]~reg0.ENA
have_mncaa => bus_dati[5]~reg0.ENA
have_mncaa => bus_dati[6]~reg0.ENA
have_mncaa => bus_dati[7]~reg0.ENA
have_mncaa => bus_dati[8]~reg0.ENA
have_mncaa => bus_dati[9]~reg0.ENA
have_mncaa => bus_dati[10]~reg0.ENA
have_mncaa => bus_dati[11]~reg0.ENA
have_mncaa => bus_dati[12]~reg0.ENA
have_mncaa => bus_dati[13]~reg0.ENA
have_mncaa => bus_dati[14]~reg0.ENA
have_mncaa => bus_dati[15]~reg0.ENA
have_mncaa => aadac4[0].ENA
have_mncaa => aadac4[1].ENA
have_mncaa => aadac4[2].ENA
have_mncaa => aadac4[3].ENA
have_mncaa => aadac4[4].ENA
have_mncaa => aadac4[5].ENA
have_mncaa => aadac4[6].ENA
have_mncaa => aadac4[7].ENA
have_mncaa => aadac4[8].ENA
have_mncaa => aadac4[9].ENA
have_mncaa => aadac4[10].ENA
have_mncaa => aadac4[11].ENA
have_mncaa => aadac3[0].ENA
have_mncaa => aadac3[1].ENA
have_mncaa => aadac3[2].ENA
have_mncaa => aadac3[3].ENA
have_mncaa => aadac3[4].ENA
have_mncaa => aadac3[5].ENA
have_mncaa => aadac3[6].ENA
have_mncaa => aadac3[7].ENA
have_mncaa => aadac3[8].ENA
have_mncaa => aadac3[9].ENA
have_mncaa => aadac3[10].ENA
have_mncaa => aadac3[11].ENA
have_mncaa => aadac2[0].ENA
have_mncaa => aadac2[1].ENA
have_mncaa => aadac2[2].ENA
have_mncaa => aadac2[3].ENA
have_mncaa => aadac2[4].ENA
have_mncaa => aadac2[5].ENA
have_mncaa => aadac2[6].ENA
have_mncaa => aadac2[7].ENA
have_mncaa => aadac2[8].ENA
have_mncaa => aadac2[9].ENA
have_mncaa => aadac2[10].ENA
have_mncaa => aadac2[11].ENA
have_mncaa => aadac1[0].ENA
have_mncaa => aadac1[1].ENA
have_mncaa => aadac1[2].ENA
have_mncaa => aadac1[3].ENA
have_mncaa => aadac1[4].ENA
have_mncaa => aadac1[5].ENA
have_mncaa => aadac1[6].ENA
have_mncaa => aadac1[7].ENA
have_mncaa => aadac1[8].ENA
have_mncaa => aadac1[9].ENA
have_mncaa => aadac1[10].ENA
have_mncaa => aadac1[11].ENA
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac1.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac2.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac3.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => aadac4.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
clk50mhz => ~NO_FANOUT~
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => aadac4[0].CLK
clk => aadac4[1].CLK
clk => aadac4[2].CLK
clk => aadac4[3].CLK
clk => aadac4[4].CLK
clk => aadac4[5].CLK
clk => aadac4[6].CLK
clk => aadac4[7].CLK
clk => aadac4[8].CLK
clk => aadac4[9].CLK
clk => aadac4[10].CLK
clk => aadac4[11].CLK
clk => aadac3[0].CLK
clk => aadac3[1].CLK
clk => aadac3[2].CLK
clk => aadac3[3].CLK
clk => aadac3[4].CLK
clk => aadac3[5].CLK
clk => aadac3[6].CLK
clk => aadac3[7].CLK
clk => aadac3[8].CLK
clk => aadac3[9].CLK
clk => aadac3[10].CLK
clk => aadac3[11].CLK
clk => aadac2[0].CLK
clk => aadac2[1].CLK
clk => aadac2[2].CLK
clk => aadac2[3].CLK
clk => aadac2[4].CLK
clk => aadac2[5].CLK
clk => aadac2[6].CLK
clk => aadac2[7].CLK
clk => aadac2[8].CLK
clk => aadac2[9].CLK
clk => aadac2[10].CLK
clk => aadac2[11].CLK
clk => aadac1[0].CLK
clk => aadac1[1].CLK
clk => aadac1[2].CLK
clk => aadac1[3].CLK
clk => aadac1[4].CLK
clk => aadac1[5].CLK
clk => aadac1[6].CLK
clk => aadac1[7].CLK
clk => aadac1[8].CLK
clk => aadac1[9].CLK
clk => aadac1[10].CLK
clk => aadac1[11].CLK


|top|unibus:pdp11|mncdi:mncdi0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[2] => Add0.IN14
ivec[3] => int_vector.DATAB
ivec[3] => Add0.IN13
ivec[4] => int_vector.DATAB
ivec[4] => Add0.IN12
ivec[5] => int_vector.DATAB
ivec[5] => Add0.IN11
ivec[6] => int_vector.DATAB
ivec[6] => Add0.IN10
ivec[7] => int_vector.DATAB
ivec[7] => Add0.IN9
ivec[8] => int_vector.DATAB
ivec[8] => Add0.IN8
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => process_0.IN1
bg => process_0.IN1
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN1
bus_addr[1] => Mux1.IN1
bus_addr[1] => Mux2.IN2
bus_addr[1] => Mux3.IN1
bus_addr[1] => Mux4.IN2
bus_addr[1] => Mux5.IN2
bus_addr[1] => Mux6.IN1
bus_addr[1] => Mux7.IN1
bus_addr[1] => Mux8.IN1
bus_addr[1] => Mux9.IN1
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN1
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN1
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN1
bus_addr[1] => Mux22.IN1
bus_addr[1] => Mux23.IN1
bus_addr[1] => Mux24.IN2
bus_addr[1] => Mux25.IN2
bus_addr[1] => Mux26.IN2
bus_addr[1] => Mux27.IN2
bus_addr[1] => Mux28.IN2
bus_addr[1] => Mux29.IN2
bus_addr[1] => Mux30.IN2
bus_addr[1] => Mux31.IN2
bus_addr[1] => Mux32.IN1
bus_addr[1] => Mux33.IN1
bus_addr[1] => Mux34.IN1
bus_addr[1] => Mux35.IN1
bus_addr[1] => Mux36.IN1
bus_addr[1] => Mux37.IN1
bus_addr[1] => Mux38.IN1
bus_addr[1] => Mux39.IN1
bus_addr[1] => Mux40.IN1
bus_addr[1] => Mux41.IN1
bus_addr[1] => Mux42.IN1
bus_addr[1] => Mux43.IN5
bus_addr[1] => Mux44.IN3
bus_addr[1] => Mux45.IN3
bus_addr[1] => Mux46.IN3
bus_addr[1] => Mux47.IN3
bus_addr[1] => Mux48.IN3
bus_addr[1] => Mux49.IN3
bus_addr[1] => Mux50.IN3
bus_addr[1] => Mux51.IN3
bus_addr[1] => Mux52.IN5
bus_addr[1] => Mux53.IN5
bus_addr[1] => Mux54.IN5
bus_addr[1] => Mux55.IN5
bus_addr[1] => Mux56.IN5
bus_addr[1] => Mux57.IN5
bus_addr[1] => Mux58.IN5
bus_addr[1] => Mux59.IN5
bus_addr[1] => Mux60.IN1
bus_addr[1] => Mux61.IN1
bus_addr[1] => Mux62.IN1
bus_addr[1] => Mux63.IN1
bus_addr[1] => Mux64.IN1
bus_addr[1] => Mux65.IN1
bus_addr[1] => Mux66.IN1
bus_addr[1] => Mux67.IN1
bus_addr[1] => Mux68.IN1
bus_addr[1] => Mux69.IN1
bus_addr[2] => Mux0.IN0
bus_addr[2] => Mux1.IN0
bus_addr[2] => Mux2.IN1
bus_addr[2] => Mux3.IN0
bus_addr[2] => Mux4.IN1
bus_addr[2] => Mux5.IN1
bus_addr[2] => Mux6.IN0
bus_addr[2] => Mux7.IN0
bus_addr[2] => Mux8.IN0
bus_addr[2] => Mux9.IN0
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN0
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN0
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN0
bus_addr[2] => Mux22.IN0
bus_addr[2] => Mux23.IN0
bus_addr[2] => Mux24.IN1
bus_addr[2] => Mux25.IN1
bus_addr[2] => Mux26.IN1
bus_addr[2] => Mux27.IN1
bus_addr[2] => Mux28.IN1
bus_addr[2] => Mux29.IN1
bus_addr[2] => Mux30.IN1
bus_addr[2] => Mux31.IN1
bus_addr[2] => Mux32.IN0
bus_addr[2] => Mux33.IN0
bus_addr[2] => Mux34.IN0
bus_addr[2] => Mux35.IN0
bus_addr[2] => Mux36.IN0
bus_addr[2] => Mux37.IN0
bus_addr[2] => Mux38.IN0
bus_addr[2] => Mux39.IN0
bus_addr[2] => Mux40.IN0
bus_addr[2] => Mux41.IN0
bus_addr[2] => Mux42.IN0
bus_addr[2] => Mux43.IN4
bus_addr[2] => Mux44.IN2
bus_addr[2] => Mux45.IN2
bus_addr[2] => Mux46.IN2
bus_addr[2] => Mux47.IN2
bus_addr[2] => Mux48.IN2
bus_addr[2] => Mux49.IN2
bus_addr[2] => Mux50.IN2
bus_addr[2] => Mux51.IN2
bus_addr[2] => Mux52.IN4
bus_addr[2] => Mux53.IN4
bus_addr[2] => Mux54.IN4
bus_addr[2] => Mux55.IN4
bus_addr[2] => Mux56.IN4
bus_addr[2] => Mux57.IN4
bus_addr[2] => Mux58.IN4
bus_addr[2] => Mux59.IN4
bus_addr[2] => Mux60.IN0
bus_addr[2] => Mux61.IN0
bus_addr[2] => Mux62.IN0
bus_addr[2] => Mux63.IN0
bus_addr[2] => Mux64.IN0
bus_addr[2] => Mux65.IN0
bus_addr[2] => Mux66.IN0
bus_addr[2] => Mux67.IN0
bus_addr[2] => Mux68.IN0
bus_addr[2] => Mux69.IN0
bus_addr[3] => Equal0.IN29
bus_addr[4] => Equal0.IN28
bus_addr[5] => Equal0.IN27
bus_addr[6] => Equal0.IN26
bus_addr[7] => Equal0.IN25
bus_addr[8] => Equal0.IN24
bus_addr[9] => Equal0.IN23
bus_addr[10] => Equal0.IN22
bus_addr[11] => Equal0.IN21
bus_addr[12] => Equal0.IN20
bus_addr[13] => Equal0.IN19
bus_addr[14] => Equal0.IN18
bus_addr[15] => Equal0.IN17
bus_addr[16] => Equal0.IN16
bus_addr[17] => Equal0.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => Mux23.IN2
bus_dato[0] => Mux39.IN2
bus_dato[0] => ddir.IN1
bus_dato[0] => ddir.DATAB
bus_dato[1] => Mux22.IN2
bus_dato[1] => Mux38.IN2
bus_dato[1] => ddir.IN1
bus_dato[1] => ddir.DATAB
bus_dato[2] => Mux21.IN2
bus_dato[2] => Mux37.IN2
bus_dato[2] => ddir.IN1
bus_dato[2] => ddir.DATAB
bus_dato[3] => Mux20.IN2
bus_dato[3] => Mux36.IN2
bus_dato[3] => ddir.IN1
bus_dato[3] => ddir.DATAB
bus_dato[4] => Mux19.IN2
bus_dato[4] => Mux35.IN2
bus_dato[4] => ddir.IN1
bus_dato[4] => ddir.DATAB
bus_dato[5] => Mux18.IN2
bus_dato[5] => Mux34.IN2
bus_dato[5] => ddir.IN1
bus_dato[5] => ddir.DATAB
bus_dato[6] => Mux17.IN2
bus_dato[6] => Mux33.IN2
bus_dato[6] => ddir.IN1
bus_dato[6] => ddir.DATAB
bus_dato[7] => Mux16.IN2
bus_dato[7] => Mux32.IN2
bus_dato[7] => ddir.IN1
bus_dato[7] => ddir.DATAB
bus_dato[8] => Mux61.IN2
bus_dato[8] => Mux69.IN2
bus_dato[8] => ddir.IN1
bus_dato[8] => ddir.DATAB
bus_dato[9] => Mux60.IN2
bus_dato[9] => Mux68.IN2
bus_dato[9] => ddir.IN1
bus_dato[9] => ddir.DATAB
bus_dato[10] => Mux67.IN2
bus_dato[10] => ddir.IN1
bus_dato[10] => ddir.DATAB
bus_dato[11] => process_0.IN1
bus_dato[11] => Mux66.IN2
bus_dato[11] => ddir.IN1
bus_dato[11] => ddir.DATAB
bus_dato[12] => Mux42.IN2
bus_dato[12] => Mux65.IN2
bus_dato[12] => ddir.IN1
bus_dato[12] => ddir.DATAB
bus_dato[13] => Mux64.IN2
bus_dato[13] => ddir.IN1
bus_dato[13] => ddir.DATAB
bus_dato[14] => Mux41.IN2
bus_dato[14] => Mux63.IN2
bus_dato[14] => ddir.IN1
bus_dato[14] => ddir.DATAB
bus_dato[15] => Mux40.IN2
bus_dato[15] => Mux62.IN2
bus_dato[15] => ddir.IN1
bus_dato[15] => ddir.DATAB
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
d[0] => ddir.DATAB
d[0] => process_0.IN1
d[0] => ddir.DATAB
d[1] => ddir.DATAB
d[1] => process_0.IN1
d[1] => ddir.DATAB
d[2] => ddir.DATAB
d[2] => process_0.IN1
d[2] => ddir.DATAB
d[3] => ddir.DATAB
d[3] => process_0.IN1
d[3] => ddir.DATAB
d[4] => ddir.DATAB
d[4] => process_0.IN1
d[4] => ddir.DATAB
d[5] => ddir.DATAB
d[5] => process_0.IN1
d[5] => ddir.DATAB
d[6] => ddir.DATAB
d[6] => process_0.IN1
d[6] => ddir.DATAB
d[7] => ddir.DATAB
d[7] => process_0.IN1
d[7] => ddir.DATAB
d[8] => ddir.DATAB
d[8] => process_0.IN1
d[8] => ddir.DATAB
d[9] => ddir.DATAB
d[9] => process_0.IN1
d[9] => ddir.DATAB
d[10] => ddir.DATAB
d[10] => process_0.IN1
d[10] => ddir.DATAB
d[11] => ddir.DATAB
d[11] => process_0.IN1
d[11] => ddir.DATAB
d[12] => ddir.DATAB
d[12] => process_0.IN1
d[12] => Equal2.IN3
d[12] => ddir.DATAB
d[13] => ddir.DATAB
d[13] => process_0.IN1
d[13] => Equal2.IN2
d[13] => ddir.DATAB
d[14] => ddir.DATAB
d[14] => process_0.IN1
d[14] => Equal2.IN1
d[14] => ddir.DATAB
d[15] => ddir.DATAB
d[15] => process_0.IN1
d[15] => Equal2.IN0
d[15] => ddir.DATAB
strobe => process_0.IN1
strobe => process_0.IN1
strobe => last_strobe.DATAIN
reply <= icsr_done.DB_MAX_OUTPUT_PORT_TYPE
pgmout <= icsr_pgmout.DB_MAX_OUTPUT_PORT_TYPE
event <= icsr_done.DB_MAX_OUTPUT_PORT_TYPE
have_mncdi => base_addr_match.IN1
have_mncdi => interrupt_trigger1.OUTPUTSELECT
have_mncdi => interrupt_trigger2.OUTPUTSELECT
have_mncdi => interrupt_state.OUTPUTSELECT
have_mncdi => interrupt_state.OUTPUTSELECT
have_mncdi => interrupt_state.OUTPUTSELECT
have_mncdi => br.OUTPUTSELECT
have_mncdi => interrupt_state.OUTPUTSELECT
have_mncdi => interrupt_state.OUTPUTSELECT
have_mncdi => interrupt_state.OUTPUTSELECT
have_mncdi => interrupt_trigger1.OUTPUTSELECT
have_mncdi => interrupt_trigger2.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => int_vector.OUTPUTSELECT
have_mncdi => bus_dati[0]~reg0.ENA
have_mncdi => icsr_overrun.ENA
have_mncdi => bus_dati[1]~reg0.ENA
have_mncdi => bus_dati[2]~reg0.ENA
have_mncdi => bus_dati[3]~reg0.ENA
have_mncdi => bus_dati[4]~reg0.ENA
have_mncdi => bus_dati[5]~reg0.ENA
have_mncdi => bus_dati[6]~reg0.ENA
have_mncdi => bus_dati[7]~reg0.ENA
have_mncdi => bus_dati[8]~reg0.ENA
have_mncdi => bus_dati[9]~reg0.ENA
have_mncdi => bus_dati[10]~reg0.ENA
have_mncdi => bus_dati[11]~reg0.ENA
have_mncdi => bus_dati[12]~reg0.ENA
have_mncdi => bus_dati[13]~reg0.ENA
have_mncdi => bus_dati[14]~reg0.ENA
have_mncdi => bus_dati[15]~reg0.ENA
have_mncdi => last_strobe.ENA
have_mncdi => sbr[0].ENA
have_mncdi => sbr[1].ENA
have_mncdi => sbr[2].ENA
have_mncdi => sbr[3].ENA
have_mncdi => sbr[4].ENA
have_mncdi => sbr[5].ENA
have_mncdi => sbr[6].ENA
have_mncdi => sbr[7].ENA
have_mncdi => sbr[8].ENA
have_mncdi => sbr[9].ENA
have_mncdi => sbr[10].ENA
have_mncdi => sbr[11].ENA
have_mncdi => sbr[12].ENA
have_mncdi => sbr[13].ENA
have_mncdi => sbr[14].ENA
have_mncdi => sbr[15].ENA
have_mncdi => ddir[0].ENA
have_mncdi => ddir[1].ENA
have_mncdi => ddir[2].ENA
have_mncdi => ddir[3].ENA
have_mncdi => ddir[4].ENA
have_mncdi => ddir[5].ENA
have_mncdi => ddir[6].ENA
have_mncdi => ddir[7].ENA
have_mncdi => ddir[8].ENA
have_mncdi => ddir[9].ENA
have_mncdi => ddir[10].ENA
have_mncdi => ddir[11].ENA
have_mncdi => ddir[12].ENA
have_mncdi => ddir[13].ENA
have_mncdi => ddir[14].ENA
have_mncdi => ddir[15].ENA
have_mncdi => icsr_go.ENA
have_mncdi => icsr_extstrb.ENA
have_mncdi => icsr_stim.ENA
have_mncdi => icsr_invstr.ENA
have_mncdi => icsr_pnlsw.ENA
have_mncdi => icsr_invdata.ENA
have_mncdi => icsr_ie.ENA
have_mncdi => icsr_done.ENA
have_mncdi => icsr_tren.ENA
have_mncdi => icsr_pgmout.ENA
have_mncdi => icsr_disinp.ENA
have_mncdi => icsr_errie.ENA
reset => interrupt_trigger1.OUTPUTSELECT
reset => interrupt_trigger2.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => icsr_errie.OUTPUTSELECT
reset => icsr_disinp.OUTPUTSELECT
reset => icsr_pgmout.OUTPUTSELECT
reset => icsr_tren.OUTPUTSELECT
reset => icsr_done.OUTPUTSELECT
reset => icsr_ie.OUTPUTSELECT
reset => icsr_invdata.OUTPUTSELECT
reset => icsr_pnlsw.OUTPUTSELECT
reset => icsr_invstr.OUTPUTSELECT
reset => icsr_stim.OUTPUTSELECT
reset => icsr_extstrb.OUTPUTSELECT
reset => icsr_go.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => ddir.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => sbr.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => icsr_overrun.OUTPUTSELECT
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => ~NO_FANOUT~
clk => icsr_overrun.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => last_strobe.CLK
clk => sbr[0].CLK
clk => sbr[1].CLK
clk => sbr[2].CLK
clk => sbr[3].CLK
clk => sbr[4].CLK
clk => sbr[5].CLK
clk => sbr[6].CLK
clk => sbr[7].CLK
clk => sbr[8].CLK
clk => sbr[9].CLK
clk => sbr[10].CLK
clk => sbr[11].CLK
clk => sbr[12].CLK
clk => sbr[13].CLK
clk => sbr[14].CLK
clk => sbr[15].CLK
clk => ddir[0].CLK
clk => ddir[1].CLK
clk => ddir[2].CLK
clk => ddir[3].CLK
clk => ddir[4].CLK
clk => ddir[5].CLK
clk => ddir[6].CLK
clk => ddir[7].CLK
clk => ddir[8].CLK
clk => ddir[9].CLK
clk => ddir[10].CLK
clk => ddir[11].CLK
clk => ddir[12].CLK
clk => ddir[13].CLK
clk => ddir[14].CLK
clk => ddir[15].CLK
clk => icsr_go.CLK
clk => icsr_extstrb.CLK
clk => icsr_stim.CLK
clk => icsr_invstr.CLK
clk => icsr_pnlsw.CLK
clk => icsr_invdata.CLK
clk => icsr_ie.CLK
clk => icsr_done.CLK
clk => icsr_tren.CLK
clk => icsr_pgmout.CLK
clk => icsr_disinp.CLK
clk => icsr_errie.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => interrupt_trigger2.CLK
clk => interrupt_trigger1.CLK
clk => interrupt_state~4.DATAIN


|top|unibus:pdp11|mncdo:mncdo0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => docsr_done.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[0] => process_0.IN0
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => hb_strobe.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => docsr_done.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => docsr_done.OUTPUTSELECT
bus_addr[1] => docsr_ie.OUTPUTSELECT
bus_addr[1] => docsr_bit4.OUTPUTSELECT
bus_addr[1] => docsr_bit3.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => dodata.OUTPUTSELECT
bus_addr[1] => lb_strobe.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[1] => counter.OUTPUTSELECT
bus_addr[2] => Equal0.IN31
bus_addr[3] => Equal0.IN30
bus_addr[4] => Equal0.IN29
bus_addr[5] => Equal0.IN28
bus_addr[6] => Equal0.IN27
bus_addr[7] => Equal0.IN26
bus_addr[8] => Equal0.IN25
bus_addr[9] => Equal0.IN24
bus_addr[10] => Equal0.IN23
bus_addr[11] => Equal0.IN22
bus_addr[12] => Equal0.IN21
bus_addr[13] => Equal0.IN20
bus_addr[14] => Equal0.IN19
bus_addr[15] => Equal0.IN18
bus_addr[16] => Equal0.IN17
bus_addr[17] => Equal0.IN16
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => dodata.DATAA
bus_dato[1] => dodata.DATAA
bus_dato[2] => dodata.DATAA
bus_dato[3] => docsr_bit3.DATAB
bus_dato[3] => dodata.DATAA
bus_dato[4] => docsr_bit4.DATAB
bus_dato[4] => dodata.DATAA
bus_dato[5] => dodata.DATAA
bus_dato[6] => docsr_ie.DATAB
bus_dato[6] => dodata.DATAA
bus_dato[7] => docsr_done.DATAB
bus_dato[7] => dodata.DATAA
bus_dato[8] => dodata.DATAA
bus_dato[8] => docsr_done.OUTPUTSELECT
bus_dato[9] => dodata.DATAA
bus_dato[10] => dodata.DATAA
bus_dato[11] => dodata.DATAA
bus_dato[12] => dodata.DATAA
bus_dato[13] => dodata.DATAA
bus_dato[14] => dodata.DATAA
bus_dato[15] => dodata.DATAA
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
d[0] <= dodata[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= dodata[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= dodata[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= dodata[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= dodata[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= dodata[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= dodata[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= dodata[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= dodata[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= dodata[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= dodata[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= dodata[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= dodata[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= dodata[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= dodata[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= dodata[15].DB_MAX_OUTPUT_PORT_TYPE
hb_strobe <= hb_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
lb_strobe <= lb_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
reply => docsr_done.OUTPUTSELECT
have_mncdo => base_addr_match.IN1
have_mncdo => interrupt_state.OUTPUTSELECT
have_mncdo => interrupt_state.OUTPUTSELECT
have_mncdo => interrupt_state.OUTPUTSELECT
have_mncdo => br.OUTPUTSELECT
have_mncdo => bus_dati[0]~reg0.ENA
have_mncdo => lb_strobe~reg0.ENA
have_mncdo => hb_strobe~reg0.ENA
have_mncdo => bus_dati[1]~reg0.ENA
have_mncdo => bus_dati[2]~reg0.ENA
have_mncdo => bus_dati[3]~reg0.ENA
have_mncdo => bus_dati[4]~reg0.ENA
have_mncdo => bus_dati[5]~reg0.ENA
have_mncdo => bus_dati[6]~reg0.ENA
have_mncdo => bus_dati[7]~reg0.ENA
have_mncdo => bus_dati[8]~reg0.ENA
have_mncdo => bus_dati[9]~reg0.ENA
have_mncdo => bus_dati[10]~reg0.ENA
have_mncdo => bus_dati[11]~reg0.ENA
have_mncdo => bus_dati[12]~reg0.ENA
have_mncdo => bus_dati[13]~reg0.ENA
have_mncdo => bus_dati[14]~reg0.ENA
have_mncdo => bus_dati[15]~reg0.ENA
have_mncdo => counter[0].ENA
have_mncdo => counter[1].ENA
have_mncdo => counter[2].ENA
have_mncdo => counter[3].ENA
have_mncdo => counter[4].ENA
have_mncdo => counter[5].ENA
have_mncdo => counter[6].ENA
have_mncdo => counter[7].ENA
have_mncdo => dodata[0].ENA
have_mncdo => dodata[1].ENA
have_mncdo => dodata[2].ENA
have_mncdo => dodata[3].ENA
have_mncdo => dodata[4].ENA
have_mncdo => dodata[5].ENA
have_mncdo => dodata[6].ENA
have_mncdo => dodata[7].ENA
have_mncdo => dodata[8].ENA
have_mncdo => dodata[9].ENA
have_mncdo => dodata[10].ENA
have_mncdo => dodata[11].ENA
have_mncdo => dodata[12].ENA
have_mncdo => dodata[13].ENA
have_mncdo => dodata[14].ENA
have_mncdo => dodata[15].ENA
have_mncdo => docsr_bit3.ENA
have_mncdo => docsr_bit4.ENA
have_mncdo => docsr_ie.ENA
have_mncdo => docsr_done.ENA
have_mncdo => int_vector[0]~reg0.ENA
have_mncdo => int_vector[1]~reg0.ENA
have_mncdo => int_vector[2]~reg0.ENA
have_mncdo => int_vector[3]~reg0.ENA
have_mncdo => int_vector[4]~reg0.ENA
have_mncdo => int_vector[5]~reg0.ENA
have_mncdo => int_vector[6]~reg0.ENA
have_mncdo => int_vector[7]~reg0.ENA
have_mncdo => int_vector[8]~reg0.ENA
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => int_vector.OUTPUTSELECT
reset => docsr_ie.OUTPUTSELECT
reset => docsr_bit4.OUTPUTSELECT
reset => docsr_bit3.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => dodata.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => lb_strobe.OUTPUTSELECT
reset => hb_strobe.OUTPUTSELECT
reset => docsr_done.OUTPUTSELECT
clk50mhz => ~NO_FANOUT~
clk => hb_strobe~reg0.CLK
clk => lb_strobe~reg0.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => dodata[0].CLK
clk => dodata[1].CLK
clk => dodata[2].CLK
clk => dodata[3].CLK
clk => dodata[4].CLK
clk => dodata[5].CLK
clk => dodata[6].CLK
clk => dodata[7].CLK
clk => dodata[8].CLK
clk => dodata[9].CLK
clk => dodata[10].CLK
clk => dodata[11].CLK
clk => dodata[12].CLK
clk => dodata[13].CLK
clk => dodata[14].CLK
clk => dodata[15].CLK
clk => docsr_bit3.CLK
clk => docsr_bit4.CLK
clk => docsr_ie.CLK
clk => docsr_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => interrupt_state~4.DATAIN


|top|vt:vt0
vga_hsync <= vga:vga0.vga_hsync
vga_vsync <= vga:vga0.vga_vsync
vga_fb <= vga:vga0.vga_fb
vga_ht <= vga:vga0.vga_ht
tx <= kl11:kl0.tx
rx => kl11:kl0.rx
rts <= comb.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
bps[0] => kl11:kl0.have_kl11_bps[0]
bps[1] => kl11:kl0.have_kl11_bps[1]
bps[2] => kl11:kl0.have_kl11_bps[2]
bps[3] => kl11:kl0.have_kl11_bps[3]
bps[4] => kl11:kl0.have_kl11_bps[4]
bps[5] => kl11:kl0.have_kl11_bps[5]
bps[6] => kl11:kl0.have_kl11_bps[6]
bps[7] => kl11:kl0.have_kl11_bps[7]
bps[8] => kl11:kl0.have_kl11_bps[8]
bps[9] => kl11:kl0.have_kl11_bps[9]
bps[10] => kl11:kl0.have_kl11_bps[10]
bps[11] => kl11:kl0.have_kl11_bps[11]
bps[12] => kl11:kl0.have_kl11_bps[12]
bps[13] => kl11:kl0.have_kl11_bps[13]
bps[14] => kl11:kl0.have_kl11_bps[14]
bps[15] => kl11:kl0.have_kl11_bps[15]
bps[16] => kl11:kl0.have_kl11_bps[16]
bps[17] => kl11:kl0.have_kl11_bps[17]
force7bit => kl11:kl0.have_kl11_force7bit
rtscts => kl11:kl0.have_kl11_rtscts
ps2k_c => ps2:ps20.ps2k_c
ps2k_d => ps2:ps20.ps2k_d
ifetch <= cpu:cpu0.ifetch
iwait <= cpu:cpu0.iwait
teste => vga:vga0.teste
testf => vga:vga0.testf
vga_debug[0] <= vgacr:vgacr0.vga_debug[0]
vga_debug[1] <= vgacr:vgacr0.vga_debug[1]
vga_debug[2] <= vgacr:vgacr0.vga_debug[2]
vga_debug[3] <= vgacr:vgacr0.vga_debug[3]
vga_debug[4] <= vgacr:vgacr0.vga_debug[4]
vga_debug[5] <= vgacr:vgacr0.vga_debug[5]
vga_debug[6] <= vgacr:vgacr0.vga_debug[6]
vga_debug[7] <= vgacr:vgacr0.vga_debug[7]
vga_debug[8] <= vgacr:vgacr0.vga_debug[8]
vga_debug[9] <= vgacr:vgacr0.vga_debug[9]
vga_debug[10] <= vgacr:vgacr0.vga_debug[10]
vga_debug[11] <= vgacr:vgacr0.vga_debug[11]
vga_debug[12] <= vgacr:vgacr0.vga_debug[12]
vga_debug[13] <= vgacr:vgacr0.vga_debug[13]
vga_debug[14] <= vgacr:vgacr0.vga_debug[14]
vga_debug[15] <= vgacr:vgacr0.vga_debug[15]
vga_bl[0] <= vgacr:vgacr0.vga_graphics
vga_bl[1] <= vgacr:vgacr0.vga_square
vga_bl[2] <= vgacr:vgacr0.vga_graph0
vga_bl[3] <= vgacr:vgacr0.vga_graph1
vga_bl[4] <= vgacr:vgacr0.vga_marker0
vga_bl[5] <= vgacr:vgacr0.vga_marker1
vga_bl[6] <= vgacr:vgacr0.vga_graph0s
vga_bl[7] <= vgacr:vgacr0.vga_graph1s
vga_bl[8] <= vgacr:vgacr0.vga_hist0
vga_bl[9] <= vgacr:vgacr0.vga_hist1
vttype[0] => vga:vga0.vttype[0]
vttype[0] => vgacr:vgacr0.vttype[0]
vttype[1] => vga:vga0.vttype[1]
vttype[1] => vgacr:vgacr0.vttype[1]
vttype[2] => vga:vga0.vttype[2]
vttype[2] => vgacr:vgacr0.vttype[2]
vttype[3] => vga:vga0.vttype[3]
vttype[3] => vgacr:vgacr0.vttype[3]
vttype[4] => vga:vga0.vttype[4]
vttype[4] => vgacr:vgacr0.vttype[4]
vttype[5] => vga:vga0.vttype[5]
vttype[5] => vgacr:vgacr0.vttype[5]
vttype[6] => vga:vga0.vttype[6]
vttype[6] => vgacr:vgacr0.vttype[6]
vga_cursor_block => vga:vga0.vga_cursor_block
vga_cursor_blink => vga:vga0.vga_cursor_blink
have_act_seconds[0] => vga:vga0.have_act_seconds[0]
have_act_seconds[1] => vga:vga0.have_act_seconds[1]
have_act_seconds[2] => vga:vga0.have_act_seconds[2]
have_act_seconds[3] => vga:vga0.have_act_seconds[3]
have_act_seconds[4] => vga:vga0.have_act_seconds[4]
have_act_seconds[5] => vga:vga0.have_act_seconds[5]
have_act_seconds[6] => vga:vga0.have_act_seconds[6]
have_act_seconds[7] => vga:vga0.have_act_seconds[7]
have_act_seconds[8] => vga:vga0.have_act_seconds[8]
have_act_seconds[9] => vga:vga0.have_act_seconds[9]
have_act_seconds[10] => vga:vga0.have_act_seconds[10]
have_act_seconds[11] => vga:vga0.have_act_seconds[11]
have_act_seconds[12] => vga:vga0.have_act_seconds[12]
have_act[0] => vga:vga0.have_act[0]
have_act[1] => vga:vga0.have_act[1]
cpuclk => cpu:cpu0.clk
cpuclk => mmu:mmu0.clk
cpuclk => cr:cr0.clk
cpuclk => kl11:kl0.clk
cpuclk => vtbr:vtbr0.clk
cpuclk => vga:vga0.clk
cpuclk => vgacr:vgacr0.clk
cpuclk => ps2:ps20.clk
clk50mhz => kl11:kl0.clk50mhz
clk50mhz => vga:vga0.clk50mhz
reset => cpu:cpu0.reset
reset => vtbr:vtbr0.reset
reset => vga:vga0.reset
reset => vgacr:vgacr0.reset
reset => ps2:ps20.reset


|top|vt:vt0|cpu:cpu0
addr_v[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
addr_v[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
addr_v[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
addr_v[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
addr_v[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
addr_v[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
addr_v[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
addr_v[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
addr_v[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
addr_v[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
addr_v[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
addr_v[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
addr_v[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
addr_v[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
addr_v[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
addr_v[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => Equal42.IN5
datain[0] => fbus_raddr.DATAA
datain[0] => rbus_ix.DATAA
datain[0] => fbus_raddr.DATAA
datain[0] => rbus_ix.DATAA
datain[0] => rbus_ix.DATAB
datain[0] => Mux62.IN4
datain[0] => Mux62.IN5
datain[0] => Mux62.IN6
datain[0] => Mux62.IN7
datain[0] => Mux62.IN8
datain[0] => Mux62.IN9
datain[0] => Mux62.IN10
datain[0] => Equal53.IN15
datain[0] => Equal77.IN15
datain[0] => Equal79.IN15
datain[0] => Equal80.IN15
datain[0] => Equal81.IN15
datain[0] => Equal82.IN15
datain[0] => Equal83.IN15
datain[0] => Equal84.IN15
datain[0] => psw.DATAB
datain[0] => psw.IN1
datain[0] => Add11.IN15
datain[0] => Add12.IN15
datain[0] => Mux88.IN68
datain[0] => Mux89.IN68
datain[0] => Mux90.IN68
datain[0] => Mux91.IN68
datain[0] => Mux92.IN69
datain[0] => Mux93.IN69
datain[0] => Mux94.IN7
datain[0] => Mux95.IN7
datain[0] => Mux96.IN69
datain[0] => Mux97.IN69
datain[0] => Mux98.IN69
datain[0] => Mux99.IN69
datain[0] => cons_shfr.DATAA
datain[0] => psw_delayedupdate.DATAB
datain[0] => psw.DATAA
datain[0] => falu_input.DATAB
datain[0] => falu_input.DATAA
datain[0] => falus_input.DATAB
datain[0] => falu_input.DATAA
datain[0] => r7.DATAA
datain[0] => rbus_d.DATAB
datain[0] => Add20.IN16
datain[0] => Add21.IN16
datain[0] => Selector288.IN10
datain[0] => Selector306.IN24
datain[0] => ir.DATAB
datain[0] => Selector322.IN1
datain[0] => Selector355.IN26
datain[0] => Selector429.IN2
datain[0] => Selector450.IN8
datain[0] => Selector482.IN6
datain[0] => Selector490.IN7
datain[0] => Selector498.IN6
datain[0] => Selector514.IN6
datain[0] => Selector623.IN3
datain[0] => psw.IN1
datain[1] => Equal42.IN4
datain[1] => fbus_raddr.DATAA
datain[1] => rbus_ix.DATAA
datain[1] => Equal47.IN3
datain[1] => fbus_raddr.DATAA
datain[1] => rbus_ix.DATAA
datain[1] => rbus_ix.DATAB
datain[1] => Mux61.IN4
datain[1] => Mux61.IN5
datain[1] => Mux61.IN6
datain[1] => Mux61.IN7
datain[1] => Mux61.IN8
datain[1] => Mux61.IN9
datain[1] => Mux61.IN10
datain[1] => Equal53.IN14
datain[1] => Equal77.IN14
datain[1] => Equal79.IN14
datain[1] => Equal80.IN14
datain[1] => Equal81.IN14
datain[1] => Equal82.IN14
datain[1] => Equal83.IN14
datain[1] => Equal84.IN14
datain[1] => psw.DATAB
datain[1] => psw.IN1
datain[1] => Add11.IN14
datain[1] => Add12.IN14
datain[1] => Mux88.IN67
datain[1] => Mux89.IN67
datain[1] => Mux90.IN67
datain[1] => Mux91.IN67
datain[1] => Mux92.IN68
datain[1] => Mux93.IN68
datain[1] => Mux94.IN6
datain[1] => Mux95.IN6
datain[1] => Mux96.IN68
datain[1] => Mux97.IN68
datain[1] => Mux98.IN68
datain[1] => Mux99.IN68
datain[1] => cons_shfr.DATAA
datain[1] => psw_delayedupdate.DATAB
datain[1] => psw.DATAA
datain[1] => falu_input.DATAB
datain[1] => falu_input.DATAA
datain[1] => falus_input.DATAB
datain[1] => falu_input.DATAA
datain[1] => r7.DATAA
datain[1] => rbus_d.DATAB
datain[1] => Add20.IN15
datain[1] => Add21.IN15
datain[1] => Selector287.IN10
datain[1] => Selector305.IN26
datain[1] => ir.DATAB
datain[1] => Selector321.IN1
datain[1] => Selector354.IN26
datain[1] => Selector428.IN3
datain[1] => Selector449.IN16
datain[1] => Selector481.IN6
datain[1] => Selector489.IN7
datain[1] => Selector497.IN6
datain[1] => Selector513.IN6
datain[1] => Selector622.IN3
datain[1] => psw.IN1
datain[2] => Equal42.IN3
datain[2] => fbus_raddr.DATAA
datain[2] => rbus_ix.DATAA
datain[2] => Equal47.IN2
datain[2] => fbus_raddr.DATAA
datain[2] => rbus_ix.DATAA
datain[2] => rbus_ix.DATAB
datain[2] => Mux60.IN4
datain[2] => Mux60.IN5
datain[2] => Mux60.IN6
datain[2] => Mux60.IN7
datain[2] => Mux60.IN8
datain[2] => Mux60.IN9
datain[2] => Mux60.IN10
datain[2] => Equal53.IN13
datain[2] => Equal77.IN13
datain[2] => Equal79.IN13
datain[2] => Equal80.IN13
datain[2] => Equal81.IN13
datain[2] => Equal82.IN13
datain[2] => Equal83.IN13
datain[2] => Equal84.IN13
datain[2] => psw.DATAB
datain[2] => psw.IN1
datain[2] => Add11.IN13
datain[2] => Add12.IN13
datain[2] => Mux88.IN66
datain[2] => Mux89.IN66
datain[2] => Mux90.IN66
datain[2] => Mux91.IN66
datain[2] => Mux92.IN67
datain[2] => Mux93.IN67
datain[2] => Mux94.IN5
datain[2] => Mux95.IN5
datain[2] => Mux96.IN67
datain[2] => Mux97.IN67
datain[2] => Mux98.IN67
datain[2] => Mux99.IN67
datain[2] => cons_shfr.DATAA
datain[2] => psw_delayedupdate.DATAB
datain[2] => psw.DATAA
datain[2] => falu_input.DATAB
datain[2] => falu_input.DATAA
datain[2] => falus_input.DATAB
datain[2] => falu_input.DATAA
datain[2] => r7.DATAA
datain[2] => rbus_d.DATAB
datain[2] => Add20.IN14
datain[2] => Add21.IN14
datain[2] => Selector286.IN10
datain[2] => Selector304.IN26
datain[2] => ir.DATAB
datain[2] => Selector320.IN1
datain[2] => Selector353.IN26
datain[2] => Selector427.IN3
datain[2] => Selector448.IN16
datain[2] => Selector480.IN6
datain[2] => Selector488.IN7
datain[2] => Selector496.IN6
datain[2] => Selector512.IN6
datain[2] => Selector621.IN3
datain[2] => psw.IN1
datain[3] => Mux36.IN10
datain[3] => Mux37.IN10
datain[3] => Mux38.IN10
datain[3] => Mux39.IN10
datain[3] => Mux40.IN10
datain[3] => Mux41.IN10
datain[3] => Mux42.IN10
datain[3] => Mux43.IN10
datain[3] => Mux52.IN10
datain[3] => Mux53.IN10
datain[3] => Mux54.IN10
datain[3] => Mux55.IN10
datain[3] => Mux56.IN10
datain[3] => Mux57.IN10
datain[3] => Mux58.IN3
datain[3] => Mux59.IN3
datain[3] => Mux60.IN3
datain[3] => Mux61.IN3
datain[3] => Mux62.IN3
datain[3] => Mux63.IN3
datain[3] => Mux64.IN3
datain[3] => Mux65.IN3
datain[3] => Mux66.IN3
datain[3] => Mux67.IN3
datain[3] => Mux68.IN3
datain[3] => Mux69.IN3
datain[3] => Equal48.IN5
datain[3] => Equal53.IN12
datain[3] => Equal77.IN12
datain[3] => Equal79.IN12
datain[3] => Equal80.IN12
datain[3] => Equal81.IN12
datain[3] => Equal82.IN12
datain[3] => Equal83.IN12
datain[3] => Equal84.IN12
datain[3] => Equal85.IN9
datain[3] => Equal86.IN9
datain[3] => psw.IN1
datain[3] => Add11.IN12
datain[3] => Add12.IN12
datain[3] => Mux88.IN65
datain[3] => Mux89.IN65
datain[3] => Mux90.IN65
datain[3] => Mux91.IN65
datain[3] => Mux92.IN66
datain[3] => Mux93.IN66
datain[3] => Mux94.IN4
datain[3] => Mux95.IN4
datain[3] => Mux96.IN66
datain[3] => Mux97.IN66
datain[3] => Mux98.IN66
datain[3] => Mux99.IN66
datain[3] => cons_shfr.DATAA
datain[3] => psw_delayedupdate.DATAB
datain[3] => psw.DATAA
datain[3] => falu_input.DATAB
datain[3] => falu_input.DATAA
datain[3] => falus_input.DATAB
datain[3] => falu_input.DATAA
datain[3] => r7.DATAA
datain[3] => rbus_d.DATAB
datain[3] => Add20.IN13
datain[3] => Add21.IN13
datain[3] => Selector285.IN10
datain[3] => Selector303.IN26
datain[3] => ir.DATAB
datain[3] => Selector319.IN1
datain[3] => Selector352.IN26
datain[3] => Selector426.IN3
datain[3] => Selector447.IN16
datain[3] => Selector479.IN6
datain[3] => Selector487.IN7
datain[3] => Selector495.IN6
datain[3] => Selector511.IN6
datain[3] => Selector620.IN3
datain[3] => psw.IN1
datain[4] => Mux36.IN9
datain[4] => Mux37.IN9
datain[4] => Mux38.IN9
datain[4] => Mux39.IN9
datain[4] => Mux40.IN9
datain[4] => Mux41.IN9
datain[4] => Mux42.IN9
datain[4] => Mux43.IN9
datain[4] => Mux52.IN9
datain[4] => Mux53.IN9
datain[4] => Mux54.IN9
datain[4] => Mux55.IN9
datain[4] => Mux56.IN9
datain[4] => Mux57.IN9
datain[4] => Mux58.IN2
datain[4] => Mux59.IN2
datain[4] => Mux60.IN2
datain[4] => Mux61.IN2
datain[4] => Mux62.IN2
datain[4] => Mux63.IN2
datain[4] => Mux64.IN2
datain[4] => Mux65.IN2
datain[4] => Mux66.IN2
datain[4] => Mux67.IN2
datain[4] => Mux68.IN2
datain[4] => Mux69.IN2
datain[4] => Equal48.IN4
datain[4] => Equal53.IN11
datain[4] => Equal77.IN11
datain[4] => Equal79.IN11
datain[4] => Equal80.IN11
datain[4] => Equal81.IN11
datain[4] => Equal82.IN11
datain[4] => Equal83.IN11
datain[4] => Equal84.IN11
datain[4] => Equal85.IN8
datain[4] => Equal86.IN8
datain[4] => Equal87.IN7
datain[4] => Equal88.IN7
datain[4] => Add11.IN11
datain[4] => Add12.IN11
datain[4] => Mux88.IN64
datain[4] => Mux89.IN64
datain[4] => Mux90.IN64
datain[4] => Mux91.IN64
datain[4] => Mux92.IN65
datain[4] => Mux93.IN65
datain[4] => Mux94.IN3
datain[4] => Mux95.IN3
datain[4] => Mux96.IN65
datain[4] => Mux97.IN65
datain[4] => Mux98.IN65
datain[4] => Mux99.IN65
datain[4] => cons_shfr.DATAA
datain[4] => psw_delayedupdate.DATAB
datain[4] => psw.DATAA
datain[4] => falu_input.DATAB
datain[4] => falu_input.DATAA
datain[4] => falus_input.DATAB
datain[4] => falu_input.DATAA
datain[4] => r7.DATAA
datain[4] => rbus_d.DATAB
datain[4] => Add20.IN12
datain[4] => Add21.IN12
datain[4] => Selector284.IN5
datain[4] => Selector302.IN26
datain[4] => ir.DATAB
datain[4] => Selector318.IN1
datain[4] => Selector351.IN26
datain[4] => Selector425.IN3
datain[4] => Selector446.IN16
datain[4] => Selector478.IN6
datain[4] => Selector486.IN7
datain[4] => Selector494.IN6
datain[4] => Selector510.IN6
datain[4] => Selector619.IN3
datain[5] => Mux36.IN8
datain[5] => Mux37.IN8
datain[5] => Mux38.IN8
datain[5] => Mux39.IN8
datain[5] => Mux40.IN8
datain[5] => Mux41.IN8
datain[5] => Mux42.IN8
datain[5] => Mux43.IN8
datain[5] => Mux52.IN8
datain[5] => Mux53.IN8
datain[5] => Mux54.IN8
datain[5] => Mux55.IN8
datain[5] => Mux56.IN8
datain[5] => Mux57.IN8
datain[5] => Mux58.IN1
datain[5] => Mux59.IN1
datain[5] => Mux60.IN1
datain[5] => Mux61.IN1
datain[5] => Mux62.IN1
datain[5] => Mux63.IN1
datain[5] => Mux64.IN1
datain[5] => Mux65.IN1
datain[5] => Mux66.IN1
datain[5] => Mux67.IN1
datain[5] => Mux68.IN1
datain[5] => Mux69.IN1
datain[5] => Equal48.IN3
datain[5] => Equal53.IN10
datain[5] => Equal77.IN10
datain[5] => Equal79.IN10
datain[5] => Equal80.IN10
datain[5] => Equal81.IN10
datain[5] => Equal82.IN10
datain[5] => Equal83.IN10
datain[5] => Equal84.IN10
datain[5] => Equal85.IN7
datain[5] => Equal86.IN7
datain[5] => Equal87.IN6
datain[5] => Equal88.IN6
datain[5] => Add11.IN10
datain[5] => Add12.IN10
datain[5] => Mux88.IN63
datain[5] => Mux89.IN63
datain[5] => Mux90.IN63
datain[5] => Mux91.IN63
datain[5] => Mux92.IN64
datain[5] => Mux93.IN64
datain[5] => Mux94.IN2
datain[5] => Mux95.IN2
datain[5] => Mux96.IN64
datain[5] => Mux97.IN64
datain[5] => Mux98.IN64
datain[5] => Mux99.IN64
datain[5] => cons_shfr.DATAA
datain[5] => psw.DATAB
datain[5] => psw_delayedupdate.DATAB
datain[5] => falu_input.DATAB
datain[5] => falu_input.DATAA
datain[5] => falus_input.DATAB
datain[5] => falu_input.DATAA
datain[5] => r7.DATAA
datain[5] => rbus_d.DATAB
datain[5] => Add20.IN11
datain[5] => Add21.IN11
datain[5] => Selector283.IN7
datain[5] => Selector301.IN26
datain[5] => ir.DATAB
datain[5] => Selector317.IN1
datain[5] => Selector350.IN26
datain[5] => Selector424.IN3
datain[5] => Selector445.IN16
datain[5] => Selector477.IN6
datain[5] => Selector485.IN7
datain[5] => Selector493.IN6
datain[5] => Selector509.IN6
datain[5] => Selector618.IN3
datain[6] => Equal19.IN19
datain[6] => Equal20.IN19
datain[6] => Equal23.IN19
datain[6] => Equal25.IN19
datain[6] => Equal26.IN19
datain[6] => Equal27.IN19
datain[6] => Equal28.IN19
datain[6] => Equal29.IN19
datain[6] => Equal30.IN19
datain[6] => Equal31.IN19
datain[6] => Equal36.IN3
datain[6] => fbus_raddr.DATAB
datain[6] => fbus_raddr.DATAA
datain[6] => Mux70.IN5
datain[6] => Mux71.IN5
datain[6] => Mux72.IN5
datain[6] => fbus_raddr.DATAB
datain[6] => pdststate.DATAB
datain[6] => rbus_ix.DATAB
datain[6] => Equal53.IN9
datain[6] => Equal77.IN9
datain[6] => Equal79.IN9
datain[6] => Equal80.IN9
datain[6] => Equal81.IN9
datain[6] => Equal82.IN9
datain[6] => Equal83.IN9
datain[6] => Equal84.IN9
datain[6] => Equal85.IN6
datain[6] => Equal86.IN6
datain[6] => Equal87.IN5
datain[6] => Equal88.IN5
datain[6] => Add11.IN9
datain[6] => rbus_ix.DATAB
datain[6] => Equal91.IN19
datain[6] => Equal92.IN19
datain[6] => cons_shfr.DATAA
datain[6] => psw.DATAB
datain[6] => psw_delayedupdate.DATAB
datain[6] => falu_input.DATAB
datain[6] => falu_input.DATAA
datain[6] => falus_input.DATAB
datain[6] => falu_input.DATAA
datain[6] => r7.DATAA
datain[6] => rbus_d.DATAB
datain[6] => Add20.IN10
datain[6] => Add21.IN10
datain[6] => Selector282.IN7
datain[6] => Selector300.IN26
datain[6] => ir.DATAB
datain[6] => Selector316.IN1
datain[6] => Selector349.IN26
datain[6] => Selector423.IN3
datain[6] => Selector444.IN16
datain[6] => Selector476.IN6
datain[6] => Selector484.IN7
datain[6] => Selector492.IN6
datain[6] => Selector508.IN6
datain[6] => Selector617.IN3
datain[6] => pdststate.DATAB
datain[7] => Equal19.IN18
datain[7] => Equal20.IN18
datain[7] => Equal23.IN18
datain[7] => Equal25.IN18
datain[7] => Equal26.IN18
datain[7] => Equal27.IN18
datain[7] => Equal28.IN18
datain[7] => Equal29.IN18
datain[7] => Equal30.IN18
datain[7] => Equal31.IN18
datain[7] => Equal34.IN17
datain[7] => Equal36.IN2
datain[7] => fbus_raddr.DATAB
datain[7] => fbus_raddr.DATAA
datain[7] => Mux70.IN4
datain[7] => Mux71.IN4
datain[7] => Mux72.IN4
datain[7] => fbus_raddr.DATAB
datain[7] => rbus_ix.DATAB
datain[7] => Equal53.IN8
datain[7] => Equal77.IN8
datain[7] => Equal79.IN8
datain[7] => Equal80.IN8
datain[7] => Equal81.IN8
datain[7] => Equal82.IN8
datain[7] => Equal83.IN8
datain[7] => Equal84.IN8
datain[7] => Equal85.IN5
datain[7] => Equal86.IN5
datain[7] => Equal87.IN4
datain[7] => Equal88.IN4
datain[7] => Add11.IN1
datain[7] => Add11.IN2
datain[7] => Add11.IN3
datain[7] => Add11.IN4
datain[7] => Add11.IN5
datain[7] => Add11.IN6
datain[7] => Add11.IN7
datain[7] => Add11.IN8
datain[7] => rbus_ix.DATAB
datain[7] => Equal91.IN18
datain[7] => Equal92.IN18
datain[7] => cons_shfr.DATAA
datain[7] => psw.DATAB
datain[7] => psw_delayedupdate.DATAB
datain[7] => falu_input.DATAB
datain[7] => falu_input.DATAA
datain[7] => falus_input.DATAB
datain[7] => Equal109.IN17
datain[7] => falu_input.DATAA
datain[7] => r7.DATAA
datain[7] => rbus_d.DATAB
datain[7] => Add20.IN9
datain[7] => Add21.IN9
datain[7] => Selector281.IN7
datain[7] => Selector299.IN26
datain[7] => ir.DATAB
datain[7] => Selector315.IN1
datain[7] => Selector348.IN26
datain[7] => Selector422.IN3
datain[7] => Selector443.IN16
datain[7] => Selector475.IN6
datain[7] => Selector483.IN7
datain[7] => Selector491.IN6
datain[7] => Selector507.IN6
datain[7] => Selector616.IN3
datain[8] => Equal18.IN15
datain[8] => Equal19.IN17
datain[8] => Equal20.IN17
datain[8] => Equal23.IN17
datain[8] => Equal25.IN17
datain[8] => Equal26.IN17
datain[8] => Equal27.IN17
datain[8] => Equal28.IN17
datain[8] => Equal29.IN17
datain[8] => Equal30.IN17
datain[8] => Equal31.IN17
datain[8] => Equal34.IN16
datain[8] => Equal35.IN15
datain[8] => Equal37.IN15
datain[8] => Equal40.IN7
datain[8] => Equal41.IN7
datain[8] => ir_fpmai.DATAB
datain[8] => Equal44.IN7
datain[8] => Equal45.IN7
datain[8] => Equal46.IN5
datain[8] => Equal49.IN7
datain[8] => Equal50.IN7
datain[8] => rbus_ix.DATAB
datain[8] => Equal52.IN5
datain[8] => Mux73.IN18
datain[8] => Mux74.IN18
datain[8] => Mux75.IN18
datain[8] => Mux76.IN18
datain[8] => Mux77.IN18
datain[8] => Mux78.IN18
datain[8] => Mux79.IN18
datain[8] => Mux80.IN18
datain[8] => Mux81.IN18
datain[8] => Mux82.IN18
datain[8] => Mux83.IN18
datain[8] => Mux84.IN18
datain[8] => Mux85.IN18
datain[8] => Mux86.IN18
datain[8] => Mux87.IN18
datain[8] => trap_vector.DATAB
datain[8] => rbus_ix.DATAB
datain[8] => Equal91.IN17
datain[8] => Equal92.IN17
datain[8] => cons_shfr.DATAA
datain[8] => psw_delayedupdate.DATAB
datain[8] => psw.DATAA
datain[8] => falu_input.DATAB
datain[8] => falu_input.DATAA
datain[8] => falus_input.DATAB
datain[8] => Equal109.IN16
datain[8] => falu_input.DATAA
datain[8] => r7.DATAA
datain[8] => rbus_d.DATAB
datain[8] => Add20.IN8
datain[8] => Add21.IN8
datain[8] => Selector280.IN5
datain[8] => Selector298.IN26
datain[8] => ir.DATAB
datain[8] => Selector314.IN1
datain[8] => Selector347.IN26
datain[8] => Selector421.IN3
datain[8] => Selector442.IN16
datain[8] => Selector474.IN5
datain[8] => Selector482.IN5
datain[8] => Selector490.IN6
datain[8] => Selector506.IN6
datain[8] => Selector615.IN3
datain[9] => Equal17.IN13
datain[9] => Equal18.IN14
datain[9] => Equal19.IN16
datain[9] => Equal20.IN16
datain[9] => Equal23.IN16
datain[9] => Equal24.IN13
datain[9] => Equal25.IN16
datain[9] => Equal26.IN16
datain[9] => Equal27.IN16
datain[9] => Equal28.IN16
datain[9] => Equal29.IN16
datain[9] => Equal30.IN16
datain[9] => Equal31.IN16
datain[9] => Equal33.IN13
datain[9] => Equal34.IN15
datain[9] => Equal35.IN14
datain[9] => Equal37.IN14
datain[9] => Equal39.IN5
datain[9] => Equal40.IN6
datain[9] => Equal41.IN6
datain[9] => Mux44.IN10
datain[9] => Mux45.IN10
datain[9] => Mux46.IN10
datain[9] => Mux47.IN10
datain[9] => Mux48.IN10
datain[9] => Mux49.IN10
datain[9] => Mux50.IN10
datain[9] => Mux51.IN10
datain[9] => Equal43.IN5
datain[9] => Equal44.IN6
datain[9] => Equal45.IN6
datain[9] => Equal46.IN4
datain[9] => Equal49.IN6
datain[9] => Equal50.IN6
datain[9] => Equal52.IN4
datain[9] => Mux73.IN17
datain[9] => Mux74.IN17
datain[9] => Mux75.IN17
datain[9] => Mux76.IN17
datain[9] => Mux77.IN17
datain[9] => Mux78.IN17
datain[9] => Mux79.IN17
datain[9] => Mux80.IN17
datain[9] => Mux81.IN17
datain[9] => Mux82.IN17
datain[9] => Mux83.IN17
datain[9] => Mux84.IN17
datain[9] => Mux85.IN17
datain[9] => Mux86.IN17
datain[9] => Mux87.IN17
datain[9] => Equal89.IN13
datain[9] => Equal90.IN13
datain[9] => Equal91.IN16
datain[9] => Equal92.IN16
datain[9] => cons_shfr.DATAA
datain[9] => psw_delayedupdate.DATAB
datain[9] => psw.DATAA
datain[9] => falu_input.DATAB
datain[9] => falu_input.DATAA
datain[9] => falus_input.DATAB
datain[9] => Equal109.IN15
datain[9] => falu_input.DATAA
datain[9] => r7.DATAA
datain[9] => rbus_d.DATAB
datain[9] => Add20.IN7
datain[9] => Add21.IN7
datain[9] => Selector279.IN5
datain[9] => Selector297.IN26
datain[9] => ir.DATAB
datain[9] => Selector313.IN1
datain[9] => Selector346.IN26
datain[9] => Selector420.IN3
datain[9] => Selector441.IN16
datain[9] => Selector473.IN5
datain[9] => Selector481.IN5
datain[9] => Selector489.IN6
datain[9] => Selector505.IN6
datain[9] => Selector614.IN3
datain[10] => Equal17.IN12
datain[10] => Equal18.IN13
datain[10] => Equal19.IN15
datain[10] => Equal20.IN15
datain[10] => Equal23.IN15
datain[10] => Equal24.IN12
datain[10] => Equal25.IN15
datain[10] => Equal26.IN15
datain[10] => Equal27.IN15
datain[10] => Equal28.IN15
datain[10] => Equal29.IN15
datain[10] => Equal30.IN15
datain[10] => Equal31.IN15
datain[10] => Equal33.IN12
datain[10] => Equal34.IN14
datain[10] => Equal35.IN13
datain[10] => Equal37.IN13
datain[10] => Equal39.IN4
datain[10] => Equal40.IN5
datain[10] => Equal41.IN5
datain[10] => Mux44.IN9
datain[10] => Mux45.IN9
datain[10] => Mux46.IN9
datain[10] => Mux47.IN9
datain[10] => Mux48.IN9
datain[10] => Mux49.IN9
datain[10] => Mux50.IN9
datain[10] => Mux51.IN9
datain[10] => Equal43.IN4
datain[10] => Equal44.IN5
datain[10] => Equal45.IN5
datain[10] => Equal49.IN5
datain[10] => Equal50.IN5
datain[10] => Equal52.IN3
datain[10] => Mux73.IN16
datain[10] => Mux74.IN16
datain[10] => Mux75.IN16
datain[10] => Mux76.IN16
datain[10] => Mux77.IN16
datain[10] => Mux78.IN16
datain[10] => Mux79.IN16
datain[10] => Mux80.IN16
datain[10] => Mux81.IN16
datain[10] => Mux82.IN16
datain[10] => Mux83.IN16
datain[10] => Mux84.IN16
datain[10] => Mux85.IN16
datain[10] => Mux86.IN16
datain[10] => Mux87.IN16
datain[10] => Equal89.IN12
datain[10] => Equal90.IN12
datain[10] => Equal91.IN15
datain[10] => Equal92.IN15
datain[10] => cons_shfr.DATAA
datain[10] => psw_delayedupdate.DATAB
datain[10] => psw.DATAA
datain[10] => falu_input.DATAB
datain[10] => falu_input.DATAA
datain[10] => falus_input.DATAB
datain[10] => Equal109.IN14
datain[10] => falu_input.DATAA
datain[10] => r7.DATAA
datain[10] => rbus_d.DATAB
datain[10] => Add20.IN6
datain[10] => Add21.IN6
datain[10] => Selector278.IN5
datain[10] => Selector296.IN26
datain[10] => ir.DATAB
datain[10] => Selector312.IN1
datain[10] => Selector345.IN26
datain[10] => Selector419.IN3
datain[10] => Selector440.IN16
datain[10] => Selector472.IN5
datain[10] => Selector480.IN5
datain[10] => Selector488.IN6
datain[10] => Selector504.IN6
datain[10] => Selector613.IN3
datain[11] => Equal17.IN11
datain[11] => Equal18.IN12
datain[11] => Equal19.IN14
datain[11] => Equal20.IN14
datain[11] => Equal23.IN14
datain[11] => Equal24.IN11
datain[11] => Equal25.IN14
datain[11] => Equal26.IN14
datain[11] => Equal27.IN14
datain[11] => Equal28.IN14
datain[11] => Equal29.IN14
datain[11] => Equal30.IN14
datain[11] => Equal31.IN14
datain[11] => Equal32.IN9
datain[11] => Equal33.IN11
datain[11] => Equal34.IN13
datain[11] => Equal35.IN12
datain[11] => Equal37.IN12
datain[11] => Equal39.IN3
datain[11] => Equal40.IN4
datain[11] => Equal41.IN4
datain[11] => Mux44.IN8
datain[11] => Mux45.IN8
datain[11] => Mux46.IN8
datain[11] => Mux47.IN8
datain[11] => Mux48.IN8
datain[11] => Mux49.IN8
datain[11] => Mux50.IN8
datain[11] => Mux51.IN8
datain[11] => Equal43.IN3
datain[11] => Equal44.IN4
datain[11] => Equal45.IN4
datain[11] => Equal46.IN3
datain[11] => Equal49.IN4
datain[11] => Equal50.IN4
datain[11] => Equal51.IN7
datain[11] => Equal89.IN11
datain[11] => Equal90.IN11
datain[11] => Equal91.IN14
datain[11] => Equal92.IN14
datain[11] => cons_shfr.DATAA
datain[11] => psw.IN1
datain[11] => psw.DATAB
datain[11] => psw_delayedupdate.DATAB
datain[11] => falu_input.DATAB
datain[11] => falu_input.DATAA
datain[11] => falus_input.DATAB
datain[11] => Equal109.IN13
datain[11] => falu_input.DATAA
datain[11] => r7.DATAA
datain[11] => rbus_d.DATAB
datain[11] => Add20.IN5
datain[11] => Add21.IN5
datain[11] => Selector277.IN5
datain[11] => Selector295.IN26
datain[11] => ir.DATAB
datain[11] => Selector311.IN1
datain[11] => Selector344.IN26
datain[11] => Selector418.IN3
datain[11] => Selector439.IN16
datain[11] => Selector471.IN5
datain[11] => Selector479.IN5
datain[11] => Selector487.IN6
datain[11] => Selector503.IN6
datain[11] => Selector612.IN3
datain[12] => Equal17.IN10
datain[12] => Equal18.IN11
datain[12] => Equal19.IN13
datain[12] => Equal20.IN13
datain[12] => Equal21.IN5
datain[12] => Equal22.IN5
datain[12] => Equal23.IN13
datain[12] => Equal24.IN10
datain[12] => Equal25.IN13
datain[12] => Equal26.IN13
datain[12] => Equal27.IN13
datain[12] => Equal28.IN13
datain[12] => Equal29.IN13
datain[12] => Equal30.IN13
datain[12] => Equal31.IN13
datain[12] => Equal32.IN8
datain[12] => Equal33.IN10
datain[12] => Equal34.IN12
datain[12] => Equal35.IN11
datain[12] => Equal37.IN11
datain[12] => Equal38.IN7
datain[12] => Equal51.IN6
datain[12] => Equal89.IN10
datain[12] => Equal90.IN10
datain[12] => Equal91.IN13
datain[12] => Equal92.IN13
datain[12] => cons_shfr.DATAA
datain[12] => psw.IN1
datain[12] => psw.DATAB
datain[12] => psw_delayedupdate.DATAB
datain[12] => falu_input.DATAB
datain[12] => falu_input.DATAA
datain[12] => falus_input.DATAB
datain[12] => Equal109.IN12
datain[12] => falu_input.DATAA
datain[12] => r7.DATAA
datain[12] => rbus_d.DATAB
datain[12] => Add20.IN4
datain[12] => Add21.IN4
datain[12] => Selector294.IN26
datain[12] => ir.DATAB
datain[12] => Selector310.IN1
datain[12] => Selector343.IN26
datain[12] => Selector417.IN3
datain[12] => Selector438.IN16
datain[12] => Selector470.IN5
datain[12] => Selector478.IN5
datain[12] => Selector486.IN6
datain[12] => Selector502.IN6
datain[12] => Selector611.IN3
datain[13] => Equal17.IN9
datain[13] => Equal18.IN10
datain[13] => Equal19.IN12
datain[13] => Equal20.IN12
datain[13] => Equal21.IN4
datain[13] => Equal22.IN4
datain[13] => Equal23.IN12
datain[13] => Equal24.IN9
datain[13] => Equal25.IN12
datain[13] => Equal26.IN12
datain[13] => Equal27.IN12
datain[13] => Equal28.IN12
datain[13] => Equal29.IN12
datain[13] => Equal30.IN12
datain[13] => Equal31.IN12
datain[13] => Equal32.IN7
datain[13] => Equal33.IN9
datain[13] => Equal34.IN11
datain[13] => Equal35.IN10
datain[13] => Equal37.IN10
datain[13] => Equal38.IN6
datain[13] => Equal51.IN5
datain[13] => Equal89.IN9
datain[13] => Equal90.IN9
datain[13] => Equal91.IN12
datain[13] => Equal92.IN12
datain[13] => cons_shfr.DATAA
datain[13] => psw.IN1
datain[13] => psw.DATAB
datain[13] => psw_delayedupdate.DATAB
datain[13] => falu_input.DATAB
datain[13] => falu_input.DATAA
datain[13] => falus_input.DATAB
datain[13] => Equal109.IN11
datain[13] => falu_input.DATAA
datain[13] => r7.DATAA
datain[13] => rbus_d.DATAB
datain[13] => Add20.IN3
datain[13] => Add21.IN3
datain[13] => Selector293.IN26
datain[13] => ir.DATAB
datain[13] => Selector309.IN1
datain[13] => Selector342.IN26
datain[13] => Selector416.IN3
datain[13] => Selector437.IN16
datain[13] => Selector469.IN5
datain[13] => Selector477.IN5
datain[13] => Selector485.IN6
datain[13] => Selector501.IN6
datain[13] => Selector610.IN3
datain[14] => Equal17.IN8
datain[14] => Equal18.IN9
datain[14] => Equal19.IN11
datain[14] => Equal20.IN11
datain[14] => Equal21.IN3
datain[14] => Equal22.IN3
datain[14] => Equal23.IN11
datain[14] => Equal24.IN8
datain[14] => Equal25.IN11
datain[14] => Equal26.IN11
datain[14] => Equal27.IN11
datain[14] => Equal28.IN11
datain[14] => Equal29.IN11
datain[14] => Equal30.IN11
datain[14] => Equal31.IN11
datain[14] => Equal32.IN6
datain[14] => Equal33.IN8
datain[14] => Equal34.IN10
datain[14] => Equal35.IN9
datain[14] => Equal37.IN9
datain[14] => Equal38.IN5
datain[14] => Equal51.IN4
datain[14] => Equal89.IN8
datain[14] => Equal90.IN8
datain[14] => Equal91.IN11
datain[14] => Equal92.IN11
datain[14] => cons_shfr.DATAA
datain[14] => rbus_cpu_mode.DATAA
datain[14] => psw.IN1
datain[14] => psw.DATAB
datain[14] => psw_delayedupdate.DATAB
datain[14] => falu_input.DATAB
datain[14] => falu_input.DATAA
datain[14] => falus_input.DATAB
datain[14] => Equal109.IN10
datain[14] => falu_input.DATAA
datain[14] => r7.DATAA
datain[14] => rbus_d.DATAB
datain[14] => Add20.IN2
datain[14] => Add21.IN2
datain[14] => Selector274.IN8
datain[14] => Selector292.IN26
datain[14] => ir.DATAB
datain[14] => Selector308.IN1
datain[14] => Selector341.IN26
datain[14] => Selector415.IN3
datain[14] => Selector436.IN16
datain[14] => Selector468.IN5
datain[14] => Selector476.IN5
datain[14] => Selector484.IN6
datain[14] => Selector500.IN6
datain[14] => Selector609.IN3
datain[15] => Equal19.IN10
datain[15] => Equal20.IN10
datain[15] => cons_maddr.DATAB
datain[15] => cons_maddr.DATAB
datain[15] => Equal23.IN10
datain[15] => Equal24.IN7
datain[15] => Equal25.IN10
datain[15] => Equal26.IN10
datain[15] => Equal27.IN10
datain[15] => Equal28.IN10
datain[15] => Equal29.IN10
datain[15] => Equal30.IN10
datain[15] => Equal31.IN10
datain[15] => Equal32.IN5
datain[15] => Equal33.IN7
datain[15] => Equal34.IN9
datain[15] => Equal35.IN8
datain[15] => Equal37.IN8
datain[15] => Equal38.IN4
datain[15] => Mux73.IN15
datain[15] => Mux74.IN15
datain[15] => Mux75.IN15
datain[15] => Mux76.IN15
datain[15] => Mux77.IN15
datain[15] => Mux78.IN15
datain[15] => Mux79.IN15
datain[15] => Mux80.IN15
datain[15] => Mux81.IN15
datain[15] => Mux82.IN15
datain[15] => Mux83.IN15
datain[15] => Mux84.IN15
datain[15] => Mux85.IN15
datain[15] => Mux86.IN15
datain[15] => Mux87.IN15
datain[15] => Equal89.IN7
datain[15] => Equal90.IN7
datain[15] => Equal91.IN10
datain[15] => Equal92.IN10
datain[15] => cons_shfr.DATAA
datain[15] => rbus_cpu_mode.DATAA
datain[15] => psw.IN1
datain[15] => psw.DATAB
datain[15] => psw_delayedupdate.DATAB
datain[15] => falu_input.DATAB
datain[15] => falu_input.DATAA
datain[15] => falus_input.DATAB
datain[15] => Equal109.IN9
datain[15] => falu_input.DATAA
datain[15] => r7.DATAA
datain[15] => rbus_d.DATAB
datain[15] => Add20.IN1
datain[15] => Add21.IN1
datain[15] => Selector273.IN8
datain[15] => Selector291.IN26
datain[15] => ir.DATAB
datain[15] => Selector307.IN1
datain[15] => Selector340.IN26
datain[15] => Selector414.IN3
datain[15] => Selector435.IN16
datain[15] => Selector467.IN5
datain[15] => Selector475.IN5
datain[15] => Selector483.IN6
datain[15] => Selector499.IN6
datain[15] => Selector608.IN3
datain[15] => process_0.IN1
dataout[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
wr <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd_signal.DB_MAX_OUTPUT_PORT_TYPE
dw8 <= dw8.DB_MAX_OUTPUT_PORT_TYPE
cp <= cp_req.DB_MAX_OUTPUT_PORT_TYPE
ifetch <= ifetch~reg0.DB_MAX_OUTPUT_PORT_TYPE
id <= id.DB_MAX_OUTPUT_PORT_TYPE
init <= init~reg0.DB_MAX_OUTPUT_PORT_TYPE
iwait <= ir_wait.DB_MAX_OUTPUT_PORT_TYPE
br7 => process_0.IN1
br7 => bg7.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => trap_vector.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => state.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr2.OUTPUTSELECT
br7 => sr0_ic.OUTPUTSELECT
bg7 <= bg7~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector7[0] => sr2.DATAB
int_vector7[0] => trap_vector.DATAB
int_vector7[1] => sr2.DATAB
int_vector7[1] => trap_vector.DATAB
int_vector7[2] => sr2.DATAB
int_vector7[2] => trap_vector.DATAB
int_vector7[3] => sr2.DATAB
int_vector7[3] => trap_vector.DATAB
int_vector7[4] => sr2.DATAB
int_vector7[4] => trap_vector.DATAB
int_vector7[5] => sr2.DATAB
int_vector7[5] => trap_vector.DATAB
int_vector7[6] => sr2.DATAB
int_vector7[6] => trap_vector.DATAB
int_vector7[7] => sr2.DATAB
int_vector7[7] => trap_vector.DATAB
int_vector7[8] => sr2.DATAB
int_vector7[8] => trap_vector.DATAB
br6 => process_0.IN1
br6 => bg6.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => trap_vector.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => state.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr2.OUTPUTSELECT
br6 => sr0_ic.OUTPUTSELECT
bg6 <= bg6~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector6[0] => sr2.DATAB
int_vector6[0] => trap_vector.DATAB
int_vector6[1] => sr2.DATAB
int_vector6[1] => trap_vector.DATAB
int_vector6[2] => sr2.DATAB
int_vector6[2] => trap_vector.DATAB
int_vector6[3] => sr2.DATAB
int_vector6[3] => trap_vector.DATAB
int_vector6[4] => sr2.DATAB
int_vector6[4] => trap_vector.DATAB
int_vector6[5] => sr2.DATAB
int_vector6[5] => trap_vector.DATAB
int_vector6[6] => sr2.DATAB
int_vector6[6] => trap_vector.DATAB
int_vector6[7] => sr2.DATAB
int_vector6[7] => trap_vector.DATAB
int_vector6[8] => sr2.DATAB
int_vector6[8] => trap_vector.DATAB
br5 => process_0.IN1
br5 => bg5.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => trap_vector.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => state.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr2.OUTPUTSELECT
br5 => sr0_ic.OUTPUTSELECT
bg5 <= bg5~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector5[0] => sr2.DATAB
int_vector5[0] => trap_vector.DATAB
int_vector5[1] => sr2.DATAB
int_vector5[1] => trap_vector.DATAB
int_vector5[2] => sr2.DATAB
int_vector5[2] => trap_vector.DATAB
int_vector5[3] => sr2.DATAB
int_vector5[3] => trap_vector.DATAB
int_vector5[4] => sr2.DATAB
int_vector5[4] => trap_vector.DATAB
int_vector5[5] => sr2.DATAB
int_vector5[5] => trap_vector.DATAB
int_vector5[6] => sr2.DATAB
int_vector5[6] => trap_vector.DATAB
int_vector5[7] => sr2.DATAB
int_vector5[7] => trap_vector.DATAB
int_vector5[8] => sr2.DATAB
int_vector5[8] => trap_vector.DATAB
bg4 <= bg4~reg0.DB_MAX_OUTPUT_PORT_TYPE
br4 => process_0.IN1
br4 => bg4.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => trap_vector.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => state.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr2.OUTPUTSELECT
br4 => sr0_ic.OUTPUTSELECT
int_vector4[0] => sr2.DATAB
int_vector4[0] => trap_vector.DATAB
int_vector4[1] => sr2.DATAB
int_vector4[1] => trap_vector.DATAB
int_vector4[2] => sr2.DATAB
int_vector4[2] => trap_vector.DATAB
int_vector4[3] => sr2.DATAB
int_vector4[3] => trap_vector.DATAB
int_vector4[4] => sr2.DATAB
int_vector4[4] => trap_vector.DATAB
int_vector4[5] => sr2.DATAB
int_vector4[5] => trap_vector.DATAB
int_vector4[6] => sr2.DATAB
int_vector4[6] => trap_vector.DATAB
int_vector4[7] => sr2.DATAB
int_vector4[7] => trap_vector.DATAB
int_vector4[8] => sr2.DATAB
int_vector4[8] => trap_vector.DATAB
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => state.OUTPUTSELECT
mmutrap => run.OUTPUTSELECT
mmutrap => ack_mmutrap.DATAA
mmutrap => yellow_stack_trap.OUTPUTSELECT
mmutrap => yellow_stack_trap_inhibit.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => trap_vector.OUTPUTSELECT
mmutrap => bg7.OUTPUTSELECT
mmutrap => bg6.OUTPUTSELECT
mmutrap => bg5.OUTPUTSELECT
mmutrap => bg4.OUTPUTSELECT
mmutrap => cons_maddr.OUTPUTSELECT
mmutrap => pause.OUTPUTSELECT
mmutrap => master.OUTPUTSELECT
mmutrap => consolestep.OUTPUTSELECT
mmutrap => ifetch.OUTPUTSELECT
mmutrap => ir_wait.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => cons_shfr.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_srcd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr1_dstd.OUTPUTSELECT
mmutrap => sr0_ic.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => sr2.OUTPUTSELECT
mmutrap => process_0.IN1
ack_mmutrap <= ack_mmutrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmuabort => process_0.IN1
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => state.OUTPUTSELECT
mmuabort => ack_mmuabort.OUTPUTSELECT
mmuabort => process_0.IN1
ack_mmuabort <= ack_mmuabort~reg0.DB_MAX_OUTPUT_PORT_TYPE
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => npg.OUTPUTSELECT
npr => run.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => consoleaddr.OUTPUTSELECT
npr => ack_mmutrap.OUTPUTSELECT
npr => yellow_stack_trap.OUTPUTSELECT
npr => yellow_stack_trap_inhibit.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => trap_vector.OUTPUTSELECT
npr => bg7.OUTPUTSELECT
npr => bg6.OUTPUTSELECT
npr => bg5.OUTPUTSELECT
npr => bg4.OUTPUTSELECT
npr => cons_maddr.OUTPUTSELECT
npr => pause.OUTPUTSELECT
npr => master.OUTPUTSELECT
npr => consolestep.OUTPUTSELECT
npr => ifetch.OUTPUTSELECT
npr => ir_wait.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => cons_shfr.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_srcd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr1_dstd.OUTPUTSELECT
npr => sr0_ic.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => sr2.OUTPUTSELECT
npr => Selector206.IN2
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npr => state.OUTPUTSELECT
npg <= npg~reg0.DB_MAX_OUTPUT_PORT_TYPE
nxmabort => red_stack_trap_trigger.IN0
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_shfr.OUTPUTSELECT
nxmabort => cons_adrserr.OUTPUTSELECT
nxmabort => Selector366.IN3
nxmabort => rbus_we.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_srcd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => sr1_dstd.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => trap_vector.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
nxmabort => state.OUTPUTSELECT
oddabort => red_stack_trap_trigger.IN1
oddabort => red_stack_trap.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => state.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => trap_vector.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => cons_shfr.OUTPUTSELECT
oddabort => init.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => initcycles.OUTPUTSELECT
oddabort => rbus_cpu_mode.OUTPUTSELECT
oddabort => rbus_cpu_mode.OUTPUTSELECT
oddabort => rbus_cpu_psw11.OUTPUTSELECT
oddabort => ir_wait.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => cons_maddr.OUTPUTSELECT
oddabort => yellow_stack_trap_inhibit.OUTPUTSELECT
oddabort => npg.OUTPUTSELECT
oddabort => run.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => consoleaddr.OUTPUTSELECT
oddabort => ack_mmutrap.OUTPUTSELECT
oddabort => yellow_stack_trap.OUTPUTSELECT
oddabort => bg7.OUTPUTSELECT
oddabort => bg6.OUTPUTSELECT
oddabort => bg5.OUTPUTSELECT
oddabort => bg4.OUTPUTSELECT
oddabort => pause.OUTPUTSELECT
oddabort => master.OUTPUTSELECT
oddabort => consolestep.OUTPUTSELECT
oddabort => ifetch.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_srcd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr1_dstd.OUTPUTSELECT
oddabort => sr0_ic.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => sr2.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw.OUTPUTSELECT
oddabort => psw_delayedupdate_even.OUTPUTSELECT
oddabort => psw_delayedupdate_odd.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => r7.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => ir.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => cons_br.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_addr.OUTPUTSELECT
oddabort => ir_fpmaf.OUTPUTSELECT
oddabort => ir_fpmai.OUTPUTSELECT
oddabort => ir_sop.OUTPUTSELECT
oddabort => ir_dop.OUTPUTSELECT
oddabort => ir_jmp.OUTPUTSELECT
oddabort => ir_jsr.OUTPUTSELECT
oddabort => ir_csm.OUTPUTSELECT
oddabort => ir_mfpi.OUTPUTSELECT
oddabort => ir_mfpd.OUTPUTSELECT
oddabort => ir_mtpi.OUTPUTSELECT
oddabort => ir_mtpd.OUTPUTSELECT
oddabort => ir_mtps.OUTPUTSELECT
oddabort => ir_mfps.OUTPUTSELECT
oddabort => ir_dopr.OUTPUTSELECT
oddabort => ir_fpsop2.OUTPUTSELECT
oddabort => ir_fpao.OUTPUTSELECT
oddabort => ir_facdst.OUTPUTSELECT
oddabort => ir_facsrc.OUTPUTSELECT
oddabort => ir_facfdst.OUTPUTSELECT
oddabort => ir_facfsrc.OUTPUTSELECT
oddabort => ir_mpr.OUTPUTSELECT
oddabort => ir_rtt.OUTPUTSELECT
oddabort => fbus_fd.OUTPUTSELECT
oddabort => falu_pending_clear.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => psrcstate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => pdststate.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => rbus_ix.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fec.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => fbus_raddr.OUTPUTSELECT
oddabort => illhalt.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_waddr.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_d.OUTPUTSELECT
oddabort => rbus_we.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => fps.OUTPUTSELECT
oddabort => cons_exadep.OUTPUTSELECT
oddabort => consoleautoince.OUTPUTSELECT
oddabort => consoleautoincd.OUTPUTSELECT
oddabort => cons_adrserr.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => fea.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => temp_psw.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => psw_delayedupdate.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => dest_addr.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => alus_input.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => eis_sequencer.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => alut_input.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => addr_indirect.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falu_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => falus_input.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_d.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_waddr.OUTPUTSELECT
oddabort => fbus_we.OUTPUTSELECT
oddabort => falu_load.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => falu_state.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
oddabort => alu_input.OUTPUTSELECT
illhalt <= illhalt~reg0.DB_MAX_OUTPUT_PORT_TYPE
ysv <= yellow_stack_trap_trigger.DB_MAX_OUTPUT_PORT_TYPE
rsv <= red_stack_trap_trigger.DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[0] => ~NO_FANOUT~
cpu_stack_limit[1] => ~NO_FANOUT~
cpu_stack_limit[2] => ~NO_FANOUT~
cpu_stack_limit[3] => ~NO_FANOUT~
cpu_stack_limit[4] => ~NO_FANOUT~
cpu_stack_limit[5] => ~NO_FANOUT~
cpu_stack_limit[6] => ~NO_FANOUT~
cpu_stack_limit[7] => ~NO_FANOUT~
cpu_stack_limit[8] => LessThan0.IN16
cpu_stack_limit[8] => LessThan1.IN16
cpu_stack_limit[9] => LessThan0.IN15
cpu_stack_limit[9] => LessThan1.IN15
cpu_stack_limit[10] => LessThan0.IN14
cpu_stack_limit[10] => LessThan1.IN14
cpu_stack_limit[11] => LessThan0.IN13
cpu_stack_limit[11] => LessThan1.IN13
cpu_stack_limit[12] => LessThan0.IN12
cpu_stack_limit[12] => LessThan1.IN12
cpu_stack_limit[13] => LessThan0.IN11
cpu_stack_limit[13] => LessThan1.IN11
cpu_stack_limit[14] => LessThan0.IN10
cpu_stack_limit[14] => LessThan1.IN10
cpu_stack_limit[15] => LessThan0.IN9
cpu_stack_limit[15] => LessThan1.IN9
cpu_kmillhalt => process_0.IN1
sr0_ic <= sr0_ic~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1[0] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[1] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[2] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[3] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[4] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[5] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[6] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[7] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[8] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[9] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[10] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[11] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[12] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[13] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[14] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr1[15] <= sr1.DB_MAX_OUTPUT_PORT_TYPE
sr2[0] <= sr2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[1] <= sr2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[2] <= sr2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[3] <= sr2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[4] <= sr2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[5] <= sr2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[6] <= sr2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[7] <= sr2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[8] <= sr2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[9] <= sr2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[10] <= sr2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[11] <= sr2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[12] <= sr2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[13] <= sr2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[14] <= sr2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr2[15] <= sr2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dstfreference <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
sr3csmenable => process_0.IN1
psw_in[0] => psw.DATAB
psw_in[0] => psw_delayedupdate.DATAA
psw_in[1] => psw.DATAB
psw_in[1] => psw_delayedupdate.DATAA
psw_in[2] => psw.DATAB
psw_in[2] => psw_delayedupdate.DATAA
psw_in[3] => psw.DATAB
psw_in[3] => psw_delayedupdate.DATAA
psw_in[4] => psw_delayedupdate.DATAA
psw_in[5] => psw.DATAB
psw_in[5] => psw_delayedupdate.DATAA
psw_in[6] => psw.DATAB
psw_in[6] => psw_delayedupdate.DATAA
psw_in[7] => psw.DATAB
psw_in[7] => psw_delayedupdate.DATAA
psw_in[8] => psw.DATAB
psw_in[8] => psw_delayedupdate.DATAA
psw_in[9] => psw.DATAB
psw_in[9] => psw_delayedupdate.DATAA
psw_in[10] => psw.DATAB
psw_in[10] => psw_delayedupdate.DATAA
psw_in[11] => psw.DATAB
psw_in[11] => psw_delayedupdate.DATAA
psw_in[12] => psw.DATAB
psw_in[12] => psw_delayedupdate.DATAA
psw_in[13] => psw.DATAB
psw_in[13] => psw_delayedupdate.DATAA
psw_in[14] => psw.DATAB
psw_in[14] => psw_delayedupdate.DATAA
psw_in[15] => psw.DATAB
psw_in[15] => psw_delayedupdate.DATAA
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate_even.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_even => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate_odd.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_in_we_odd => psw_delayedupdate.OUTPUTSELECT
psw_out[0] <= psw[0].DB_MAX_OUTPUT_PORT_TYPE
psw_out[1] <= psw[1].DB_MAX_OUTPUT_PORT_TYPE
psw_out[2] <= psw[2].DB_MAX_OUTPUT_PORT_TYPE
psw_out[3] <= psw[3].DB_MAX_OUTPUT_PORT_TYPE
psw_out[4] <= psw[4].DB_MAX_OUTPUT_PORT_TYPE
psw_out[5] <= psw[5].DB_MAX_OUTPUT_PORT_TYPE
psw_out[6] <= psw[6].DB_MAX_OUTPUT_PORT_TYPE
psw_out[7] <= psw[7].DB_MAX_OUTPUT_PORT_TYPE
psw_out[8] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[9] <= <GND>
psw_out[10] <= <GND>
psw_out[11] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[12] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[13] <= pswmf.DB_MAX_OUTPUT_PORT_TYPE
psw_out[14] <= rbus_cpu_mode[0].DB_MAX_OUTPUT_PORT_TYPE
psw_out[15] <= rbus_cpu_mode[1].DB_MAX_OUTPUT_PORT_TYPE
pir_in[0] => ~NO_FANOUT~
pir_in[1] => ~NO_FANOUT~
pir_in[2] => ~NO_FANOUT~
pir_in[3] => ~NO_FANOUT~
pir_in[4] => ~NO_FANOUT~
pir_in[5] => ~NO_FANOUT~
pir_in[6] => ~NO_FANOUT~
pir_in[7] => ~NO_FANOUT~
pir_in[8] => ~NO_FANOUT~
pir_in[9] => process_0.IN1
pir_in[10] => process_0.IN1
pir_in[11] => process_0.IN1
pir_in[12] => process_0.IN1
pir_in[13] => process_0.IN1
pir_in[14] => process_0.IN1
pir_in[15] => process_0.IN1
modelcode[0] => Mux16.IN263
modelcode[0] => Mux17.IN263
modelcode[0] => Mux18.IN263
modelcode[0] => Mux19.IN263
modelcode[0] => Mux20.IN263
modelcode[0] => Mux21.IN263
modelcode[0] => Mux22.IN263
modelcode[0] => Mux23.IN263
modelcode[0] => Mux24.IN263
modelcode[0] => Mux25.IN263
modelcode[0] => Mux26.IN263
modelcode[0] => Mux27.IN263
modelcode[0] => Mux28.IN263
modelcode[0] => Mux29.IN263
modelcode[0] => Mux30.IN263
modelcode[0] => Mux31.IN263
modelcode[0] => Mux32.IN263
modelcode[0] => Mux33.IN263
modelcode[0] => Mux34.IN263
modelcode[0] => Mux35.IN263
modelcode[0] => rbus_d.DATAB
modelcode[0] => Equal54.IN7
modelcode[0] => Equal55.IN4
modelcode[0] => Equal56.IN7
modelcode[0] => Equal57.IN4
modelcode[0] => Equal58.IN7
modelcode[0] => Equal59.IN4
modelcode[0] => Equal60.IN4
modelcode[0] => Equal61.IN7
modelcode[0] => Equal62.IN7
modelcode[0] => Equal63.IN2
modelcode[0] => Equal64.IN7
modelcode[0] => Equal65.IN5
modelcode[0] => Equal66.IN5
modelcode[0] => Equal67.IN7
modelcode[0] => Equal68.IN5
modelcode[0] => Equal69.IN3
modelcode[0] => Equal70.IN7
modelcode[0] => Equal71.IN7
modelcode[0] => Equal72.IN6
modelcode[0] => Equal73.IN7
modelcode[0] => Equal74.IN5
modelcode[0] => Equal75.IN7
modelcode[0] => Equal76.IN5
modelcode[0] => Equal203.IN7
modelcode[1] => Mux16.IN262
modelcode[1] => Mux17.IN262
modelcode[1] => Mux18.IN262
modelcode[1] => Mux19.IN262
modelcode[1] => Mux20.IN262
modelcode[1] => Mux21.IN262
modelcode[1] => Mux22.IN262
modelcode[1] => Mux23.IN262
modelcode[1] => Mux24.IN262
modelcode[1] => Mux25.IN262
modelcode[1] => Mux26.IN262
modelcode[1] => Mux27.IN262
modelcode[1] => Mux28.IN262
modelcode[1] => Mux29.IN262
modelcode[1] => Mux30.IN262
modelcode[1] => Mux31.IN262
modelcode[1] => Mux32.IN262
modelcode[1] => Mux33.IN262
modelcode[1] => Mux34.IN262
modelcode[1] => Mux35.IN262
modelcode[1] => rbus_d.DATAB
modelcode[1] => Equal54.IN4
modelcode[1] => Equal55.IN3
modelcode[1] => Equal56.IN3
modelcode[1] => Equal57.IN7
modelcode[1] => Equal58.IN6
modelcode[1] => Equal59.IN7
modelcode[1] => Equal60.IN3
modelcode[1] => Equal61.IN6
modelcode[1] => Equal62.IN2
modelcode[1] => Equal63.IN7
modelcode[1] => Equal64.IN6
modelcode[1] => Equal65.IN4
modelcode[1] => Equal66.IN7
modelcode[1] => Equal67.IN6
modelcode[1] => Equal68.IN4
modelcode[1] => Equal69.IN2
modelcode[1] => Equal70.IN6
modelcode[1] => Equal71.IN4
modelcode[1] => Equal72.IN5
modelcode[1] => Equal73.IN5
modelcode[1] => Equal74.IN7
modelcode[1] => Equal75.IN6
modelcode[1] => Equal76.IN4
modelcode[1] => Equal203.IN3
modelcode[2] => Mux16.IN261
modelcode[2] => Mux17.IN261
modelcode[2] => Mux18.IN261
modelcode[2] => Mux19.IN261
modelcode[2] => Mux20.IN261
modelcode[2] => Mux21.IN261
modelcode[2] => Mux22.IN261
modelcode[2] => Mux23.IN261
modelcode[2] => Mux24.IN261
modelcode[2] => Mux25.IN261
modelcode[2] => Mux26.IN261
modelcode[2] => Mux27.IN261
modelcode[2] => Mux28.IN261
modelcode[2] => Mux29.IN261
modelcode[2] => Mux30.IN261
modelcode[2] => Mux31.IN261
modelcode[2] => Mux32.IN261
modelcode[2] => Mux33.IN261
modelcode[2] => Mux34.IN261
modelcode[2] => Mux35.IN261
modelcode[2] => rbus_d.DATAB
modelcode[2] => Equal54.IN3
modelcode[2] => Equal55.IN7
modelcode[2] => Equal56.IN6
modelcode[2] => Equal57.IN3
modelcode[2] => Equal58.IN5
modelcode[2] => Equal59.IN6
modelcode[2] => Equal60.IN7
modelcode[2] => Equal61.IN3
modelcode[2] => Equal62.IN6
modelcode[2] => Equal63.IN6
modelcode[2] => Equal64.IN5
modelcode[2] => Equal65.IN3
modelcode[2] => Equal66.IN4
modelcode[2] => Equal67.IN4
modelcode[2] => Equal68.IN3
modelcode[2] => Equal69.IN7
modelcode[2] => Equal70.IN5
modelcode[2] => Equal71.IN6
modelcode[2] => Equal72.IN7
modelcode[2] => Equal73.IN6
modelcode[2] => Equal74.IN4
modelcode[2] => Equal75.IN5
modelcode[2] => Equal76.IN7
modelcode[2] => Equal203.IN6
modelcode[3] => Mux16.IN260
modelcode[3] => Mux17.IN260
modelcode[3] => Mux18.IN260
modelcode[3] => Mux19.IN260
modelcode[3] => Mux20.IN260
modelcode[3] => Mux21.IN260
modelcode[3] => Mux22.IN260
modelcode[3] => Mux23.IN260
modelcode[3] => Mux24.IN260
modelcode[3] => Mux25.IN260
modelcode[3] => Mux26.IN260
modelcode[3] => Mux27.IN260
modelcode[3] => Mux28.IN260
modelcode[3] => Mux29.IN260
modelcode[3] => Mux30.IN260
modelcode[3] => Mux31.IN260
modelcode[3] => Mux32.IN260
modelcode[3] => Mux33.IN260
modelcode[3] => Mux34.IN260
modelcode[3] => Mux35.IN260
modelcode[3] => rbus_d.DATAB
modelcode[3] => Equal54.IN6
modelcode[3] => Equal55.IN6
modelcode[3] => Equal56.IN5
modelcode[3] => Equal57.IN2
modelcode[3] => Equal58.IN2
modelcode[3] => Equal59.IN3
modelcode[3] => Equal60.IN2
modelcode[3] => Equal61.IN2
modelcode[3] => Equal62.IN5
modelcode[3] => Equal63.IN5
modelcode[3] => Equal64.IN3
modelcode[3] => Equal65.IN7
modelcode[3] => Equal66.IN3
modelcode[3] => Equal67.IN3
modelcode[3] => Equal68.IN7
modelcode[3] => Equal69.IN6
modelcode[3] => Equal70.IN4
modelcode[3] => Equal71.IN3
modelcode[3] => Equal72.IN4
modelcode[3] => Equal73.IN4
modelcode[3] => Equal74.IN6
modelcode[3] => Equal75.IN4
modelcode[3] => Equal76.IN3
modelcode[3] => Equal203.IN2
modelcode[4] => Mux16.IN259
modelcode[4] => Mux17.IN259
modelcode[4] => Mux18.IN259
modelcode[4] => Mux19.IN259
modelcode[4] => Mux20.IN259
modelcode[4] => Mux21.IN259
modelcode[4] => Mux22.IN259
modelcode[4] => Mux23.IN259
modelcode[4] => Mux24.IN259
modelcode[4] => Mux25.IN259
modelcode[4] => Mux26.IN259
modelcode[4] => Mux27.IN259
modelcode[4] => Mux28.IN259
modelcode[4] => Mux29.IN259
modelcode[4] => Mux30.IN259
modelcode[4] => Mux31.IN259
modelcode[4] => Mux32.IN259
modelcode[4] => Mux33.IN259
modelcode[4] => Mux34.IN259
modelcode[4] => Mux35.IN259
modelcode[4] => rbus_d.DATAB
modelcode[4] => Equal54.IN2
modelcode[4] => Equal55.IN2
modelcode[4] => Equal56.IN2
modelcode[4] => Equal57.IN6
modelcode[4] => Equal58.IN4
modelcode[4] => Equal59.IN2
modelcode[4] => Equal60.IN6
modelcode[4] => Equal61.IN5
modelcode[4] => Equal62.IN4
modelcode[4] => Equal63.IN4
modelcode[4] => Equal64.IN4
modelcode[4] => Equal65.IN6
modelcode[4] => Equal66.IN2
modelcode[4] => Equal67.IN2
modelcode[4] => Equal68.IN2
modelcode[4] => Equal69.IN5
modelcode[4] => Equal70.IN3
modelcode[4] => Equal71.IN5
modelcode[4] => Equal72.IN3
modelcode[4] => Equal73.IN3
modelcode[4] => Equal74.IN3
modelcode[4] => Equal75.IN3
modelcode[4] => Equal76.IN6
modelcode[4] => Equal203.IN5
modelcode[5] => Mux16.IN258
modelcode[5] => Mux17.IN258
modelcode[5] => Mux18.IN258
modelcode[5] => Mux19.IN258
modelcode[5] => Mux20.IN258
modelcode[5] => Mux21.IN258
modelcode[5] => Mux22.IN258
modelcode[5] => Mux23.IN258
modelcode[5] => Mux24.IN258
modelcode[5] => Mux25.IN258
modelcode[5] => Mux26.IN258
modelcode[5] => Mux27.IN258
modelcode[5] => Mux28.IN258
modelcode[5] => Mux29.IN258
modelcode[5] => Mux30.IN258
modelcode[5] => Mux31.IN258
modelcode[5] => Mux32.IN258
modelcode[5] => Mux33.IN258
modelcode[5] => Mux34.IN258
modelcode[5] => Mux35.IN258
modelcode[5] => rbus_d.DATAB
modelcode[5] => Equal54.IN1
modelcode[5] => Equal55.IN5
modelcode[5] => Equal56.IN4
modelcode[5] => Equal57.IN5
modelcode[5] => Equal58.IN3
modelcode[5] => Equal59.IN1
modelcode[5] => Equal60.IN1
modelcode[5] => Equal61.IN1
modelcode[5] => Equal62.IN1
modelcode[5] => Equal63.IN1
modelcode[5] => Equal64.IN2
modelcode[5] => Equal65.IN2
modelcode[5] => Equal66.IN6
modelcode[5] => Equal67.IN5
modelcode[5] => Equal68.IN6
modelcode[5] => Equal69.IN4
modelcode[5] => Equal70.IN2
modelcode[5] => Equal71.IN2
modelcode[5] => Equal72.IN2
modelcode[5] => Equal73.IN2
modelcode[5] => Equal74.IN2
modelcode[5] => Equal75.IN2
modelcode[5] => Equal76.IN2
modelcode[5] => Equal203.IN4
modelcode[6] => Mux16.IN257
modelcode[6] => Mux17.IN257
modelcode[6] => Mux18.IN257
modelcode[6] => Mux19.IN257
modelcode[6] => Mux20.IN257
modelcode[6] => Mux21.IN257
modelcode[6] => Mux22.IN257
modelcode[6] => Mux23.IN257
modelcode[6] => Mux24.IN257
modelcode[6] => Mux25.IN257
modelcode[6] => Mux26.IN257
modelcode[6] => Mux27.IN257
modelcode[6] => Mux28.IN257
modelcode[6] => Mux29.IN257
modelcode[6] => Mux30.IN257
modelcode[6] => Mux31.IN257
modelcode[6] => Mux32.IN257
modelcode[6] => Mux33.IN257
modelcode[6] => Mux34.IN257
modelcode[6] => Mux35.IN257
modelcode[6] => rbus_d.DATAB
modelcode[6] => Equal54.IN5
modelcode[6] => Equal55.IN1
modelcode[6] => Equal56.IN1
modelcode[6] => Equal57.IN1
modelcode[6] => Equal58.IN1
modelcode[6] => Equal59.IN5
modelcode[6] => Equal60.IN5
modelcode[6] => Equal61.IN4
modelcode[6] => Equal62.IN3
modelcode[6] => Equal63.IN3
modelcode[6] => Equal64.IN1
modelcode[6] => Equal65.IN1
modelcode[6] => Equal66.IN1
modelcode[6] => Equal67.IN1
modelcode[6] => Equal68.IN1
modelcode[6] => Equal69.IN1
modelcode[6] => Equal70.IN1
modelcode[6] => Equal71.IN1
modelcode[6] => Equal72.IN1
modelcode[6] => Equal73.IN1
modelcode[6] => Equal74.IN1
modelcode[6] => Equal75.IN1
modelcode[6] => Equal76.IN1
modelcode[6] => Equal203.IN1
modelcode[7] => Mux16.IN256
modelcode[7] => Mux17.IN256
modelcode[7] => Mux18.IN256
modelcode[7] => Mux19.IN256
modelcode[7] => Mux20.IN256
modelcode[7] => Mux21.IN256
modelcode[7] => Mux22.IN256
modelcode[7] => Mux23.IN256
modelcode[7] => Mux24.IN256
modelcode[7] => Mux25.IN256
modelcode[7] => Mux26.IN256
modelcode[7] => Mux27.IN256
modelcode[7] => Mux28.IN256
modelcode[7] => Mux29.IN256
modelcode[7] => Mux30.IN256
modelcode[7] => Mux31.IN256
modelcode[7] => Mux32.IN256
modelcode[7] => Mux33.IN256
modelcode[7] => Mux34.IN256
modelcode[7] => Mux35.IN256
modelcode[7] => rbus_d.DATAB
modelcode[7] => Equal54.IN0
modelcode[7] => Equal55.IN0
modelcode[7] => Equal56.IN0
modelcode[7] => Equal57.IN0
modelcode[7] => Equal58.IN0
modelcode[7] => Equal59.IN0
modelcode[7] => Equal60.IN0
modelcode[7] => Equal61.IN0
modelcode[7] => Equal62.IN0
modelcode[7] => Equal63.IN0
modelcode[7] => Equal64.IN0
modelcode[7] => Equal65.IN0
modelcode[7] => Equal66.IN0
modelcode[7] => Equal67.IN0
modelcode[7] => Equal68.IN0
modelcode[7] => Equal69.IN0
modelcode[7] => Equal70.IN0
modelcode[7] => Equal71.IN0
modelcode[7] => Equal72.IN0
modelcode[7] => Equal73.IN0
modelcode[7] => Equal74.IN0
modelcode[7] => Equal75.IN0
modelcode[7] => Equal76.IN0
modelcode[7] => Equal203.IN0
have_fp[0] => have_fpu.DATAA
have_fp[0] => Equal13.IN0
have_fp[1] => Equal13.IN1
have_fpa => eis_flag1.OUTPUTSELECT
init_r7[0] => r7.DATAB
init_r7[1] => r7.DATAB
init_r7[2] => r7.DATAB
init_r7[3] => r7.DATAB
init_r7[4] => r7.DATAB
init_r7[5] => r7.DATAB
init_r7[6] => r7.DATAB
init_r7[7] => r7.DATAB
init_r7[8] => r7.DATAB
init_r7[9] => r7.DATAB
init_r7[10] => r7.DATAB
init_r7[11] => r7.DATAB
init_r7[12] => r7.DATAB
init_r7[13] => r7.DATAB
init_r7[14] => r7.DATAB
init_r7[15] => r7.DATAB
init_psw[0] => psw.DATAB
init_psw[1] => psw.DATAB
init_psw[2] => psw.DATAB
init_psw[3] => psw.DATAB
init_psw[4] => psw.DATAB
init_psw[5] => psw.DATAB
init_psw[6] => psw.DATAB
init_psw[7] => psw.DATAB
init_psw[8] => psw.DATAB
init_psw[9] => psw.DATAB
init_psw[10] => psw.DATAB
init_psw[11] => psw.DATAB
init_psw[11] => rbus_cpu_psw11.DATAB
init_psw[12] => psw.DATAB
init_psw[13] => psw.DATAB
init_psw[14] => psw.DATAB
init_psw[14] => rbus_cpu_mode.DATAB
init_psw[15] => psw.DATAB
init_psw[15] => rbus_cpu_mode.DATAB
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleaddr.OUTPUTSELECT
cons_load => consoleautoince.OUTPUTSELECT
cons_load => consoleautoincd.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_shfr.OUTPUTSELECT
cons_load => cons_adrserr.OUTPUTSELECT
cons_load => Selector365.IN3
cons_exa => process_0.IN1
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => state.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => consoleaddr.OUTPUTSELECT
cons_exa => cons_adrserr.OUTPUTSELECT
cons_exa => consoleautoince.OUTPUTSELECT
cons_exa => consoleautoincd.OUTPUTSELECT
cons_exa => process_0.IN0
cons_dep => process_0.IN1
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => state.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => consoleaddr.OUTPUTSELECT
cons_dep => cons_adrserr.OUTPUTSELECT
cons_dep => consoleautoince.OUTPUTSELECT
cons_dep => consoleautoincd.OUTPUTSELECT
cons_dep => process_0.IN1
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => state.OUTPUTSELECT
cons_cont => consolestep.OUTPUTSELECT
cons_cont => consoleautoince.OUTPUTSELECT
cons_cont => consoleautoincd.OUTPUTSELECT
cons_cont => cons_adrserr.OUTPUTSELECT
cons_cont => process_0.IN0
cons_ena => run.OUTPUTSELECT
cons_ena => pause.OUTPUTSELECT
cons_ena => master.OUTPUTSELECT
cons_ena => consolestep.OUTPUTSELECT
cons_ena => process_0.IN1
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => r7.OUTPUTSELECT
cons_start => psw.OUTPUTSELECT
cons_start => psw.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => initcycles.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => state.OUTPUTSELECT
cons_start => consoleautoince.OUTPUTSELECT
cons_start => consoleautoincd.OUTPUTSELECT
cons_start => cons_adrserr.OUTPUTSELECT
cons_sw[0] => Selector16.IN7
cons_sw[0] => consoleaddr.DATAB
cons_sw[0] => cons_shfr.DATAB
cons_sw[0] => r7.DATAB
cons_sw[0] => rbus_d.DATAB
cons_sw[0] => cons_shfr.DATAB
cons_sw[0] => Selector49.IN6
cons_sw[0] => Selector322.IN2
cons_sw[1] => Selector15.IN7
cons_sw[1] => consoleaddr.DATAB
cons_sw[1] => cons_shfr.DATAB
cons_sw[1] => r7.DATAB
cons_sw[1] => rbus_d.DATAB
cons_sw[1] => cons_shfr.DATAB
cons_sw[1] => Selector48.IN6
cons_sw[1] => Selector321.IN2
cons_sw[2] => Selector14.IN7
cons_sw[2] => consoleaddr.DATAB
cons_sw[2] => cons_shfr.DATAB
cons_sw[2] => r7.DATAB
cons_sw[2] => rbus_d.DATAB
cons_sw[2] => cons_shfr.DATAB
cons_sw[2] => Selector47.IN6
cons_sw[2] => Selector320.IN2
cons_sw[3] => Selector13.IN7
cons_sw[3] => consoleaddr.DATAB
cons_sw[3] => cons_shfr.DATAB
cons_sw[3] => r7.DATAB
cons_sw[3] => rbus_d.DATAB
cons_sw[3] => cons_shfr.DATAB
cons_sw[3] => Selector46.IN6
cons_sw[3] => Selector319.IN2
cons_sw[4] => Selector12.IN7
cons_sw[4] => consoleaddr.DATAB
cons_sw[4] => cons_shfr.DATAB
cons_sw[4] => r7.DATAB
cons_sw[4] => rbus_d.DATAB
cons_sw[4] => cons_shfr.DATAB
cons_sw[4] => Selector45.IN6
cons_sw[4] => Selector318.IN2
cons_sw[5] => Selector11.IN7
cons_sw[5] => consoleaddr.DATAB
cons_sw[5] => cons_shfr.DATAB
cons_sw[5] => r7.DATAB
cons_sw[5] => rbus_d.DATAB
cons_sw[5] => cons_shfr.DATAB
cons_sw[5] => Selector44.IN6
cons_sw[5] => Selector317.IN2
cons_sw[6] => Selector10.IN7
cons_sw[6] => consoleaddr.DATAB
cons_sw[6] => cons_shfr.DATAB
cons_sw[6] => r7.DATAB
cons_sw[6] => rbus_d.DATAB
cons_sw[6] => cons_shfr.DATAB
cons_sw[6] => Selector43.IN6
cons_sw[6] => Selector316.IN2
cons_sw[7] => Selector9.IN7
cons_sw[7] => consoleaddr.DATAB
cons_sw[7] => cons_shfr.DATAB
cons_sw[7] => r7.DATAB
cons_sw[7] => rbus_d.DATAB
cons_sw[7] => cons_shfr.DATAB
cons_sw[7] => Selector42.IN6
cons_sw[7] => Selector315.IN2
cons_sw[8] => Selector8.IN7
cons_sw[8] => consoleaddr.DATAB
cons_sw[8] => cons_shfr.DATAB
cons_sw[8] => r7.DATAB
cons_sw[8] => rbus_d.DATAB
cons_sw[8] => cons_shfr.DATAB
cons_sw[8] => Selector41.IN6
cons_sw[8] => Selector314.IN2
cons_sw[9] => Selector7.IN7
cons_sw[9] => consoleaddr.DATAB
cons_sw[9] => cons_shfr.DATAB
cons_sw[9] => r7.DATAB
cons_sw[9] => rbus_d.DATAB
cons_sw[9] => cons_shfr.DATAB
cons_sw[9] => Selector40.IN6
cons_sw[9] => Selector313.IN2
cons_sw[10] => Selector6.IN7
cons_sw[10] => consoleaddr.DATAB
cons_sw[10] => cons_shfr.DATAB
cons_sw[10] => r7.DATAB
cons_sw[10] => rbus_d.DATAB
cons_sw[10] => cons_shfr.DATAB
cons_sw[10] => Selector39.IN6
cons_sw[10] => Selector312.IN2
cons_sw[11] => Selector5.IN7
cons_sw[11] => consoleaddr.DATAB
cons_sw[11] => cons_shfr.DATAB
cons_sw[11] => r7.DATAB
cons_sw[11] => rbus_d.DATAB
cons_sw[11] => cons_shfr.DATAB
cons_sw[11] => Selector38.IN6
cons_sw[11] => Selector311.IN2
cons_sw[12] => Selector4.IN7
cons_sw[12] => consoleaddr.DATAB
cons_sw[12] => cons_shfr.DATAB
cons_sw[12] => r7.DATAB
cons_sw[12] => rbus_d.DATAB
cons_sw[12] => cons_shfr.DATAB
cons_sw[12] => Selector37.IN6
cons_sw[12] => Selector310.IN2
cons_sw[13] => Selector3.IN7
cons_sw[13] => consoleaddr.DATAB
cons_sw[13] => cons_shfr.DATAB
cons_sw[13] => r7.DATAB
cons_sw[13] => rbus_d.DATAB
cons_sw[13] => cons_shfr.DATAB
cons_sw[13] => Selector36.IN6
cons_sw[13] => Selector309.IN2
cons_sw[14] => Selector2.IN7
cons_sw[14] => consoleaddr.DATAB
cons_sw[14] => cons_shfr.DATAB
cons_sw[14] => r7.DATAB
cons_sw[14] => rbus_d.DATAB
cons_sw[14] => cons_shfr.DATAB
cons_sw[14] => Selector35.IN6
cons_sw[14] => Selector308.IN2
cons_sw[15] => Selector1.IN7
cons_sw[15] => consoleaddr.DATAB
cons_sw[15] => cons_shfr.DATAB
cons_sw[15] => r7.DATAB
cons_sw[15] => rbus_d.DATAB
cons_sw[15] => cons_shfr.DATAB
cons_sw[15] => Selector34.IN6
cons_sw[15] => Selector307.IN2
cons_sw[16] => consoleaddr.DATAB
cons_sw[17] => consoleaddr.DATAB
cons_sw[18] => consoleaddr.DATAB
cons_sw[19] => consoleaddr.DATAB
cons_sw[20] => consoleaddr.DATAB
cons_sw[21] => consoleaddr.DATAB
cons_consphy[0] <= cons_consphy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[1] <= cons_consphy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[2] <= cons_consphy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[3] <= cons_consphy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[4] <= cons_consphy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[5] <= cons_consphy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[6] <= cons_consphy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[7] <= cons_consphy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[8] <= cons_consphy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[9] <= cons_consphy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[10] <= cons_consphy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[11] <= cons_consphy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[12] <= cons_consphy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[13] <= cons_consphy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[14] <= cons_consphy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[15] <= cons_consphy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[16] <= cons_consphy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[17] <= cons_consphy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[18] <= cons_consphy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[19] <= cons_consphy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[20] <= cons_consphy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_consphy[21] <= cons_consphy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_exadep <= cons_exadep~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_adrserr <= cons_adrserr~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[0] <= cons_br[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[1] <= cons_br[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[2] <= cons_br[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[3] <= cons_br[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[4] <= cons_br[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[5] <= cons_br[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[6] <= cons_br[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[7] <= cons_br[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[8] <= cons_br[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[9] <= cons_br[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[10] <= cons_br[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[11] <= cons_br[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[12] <= cons_br[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[13] <= cons_br[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[14] <= cons_br[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_br[15] <= cons_br[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[0] <= cons_shfr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[1] <= cons_shfr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[2] <= cons_shfr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[3] <= cons_shfr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[4] <= cons_shfr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[5] <= cons_shfr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[6] <= cons_shfr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[7] <= cons_shfr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[8] <= cons_shfr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[9] <= cons_shfr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[10] <= cons_shfr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[11] <= cons_shfr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[12] <= cons_shfr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[13] <= cons_shfr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[14] <= cons_shfr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_shfr[15] <= cons_shfr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[0] <= cons_maddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[1] <= cons_maddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[2] <= cons_maddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[3] <= cons_maddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[4] <= cons_maddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[5] <= cons_maddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[6] <= cons_maddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[7] <= cons_maddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[8] <= cons_maddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[9] <= cons_maddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[10] <= cons_maddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[11] <= cons_maddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[12] <= cons_maddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[13] <= cons_maddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[14] <= cons_maddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_maddr[15] <= cons_maddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_run <= run.DB_MAX_OUTPUT_PORT_TYPE
cons_pause <= pause.DB_MAX_OUTPUT_PORT_TYPE
cons_master <= master.DB_MAX_OUTPUT_PORT_TYPE
cons_kernel <= cons_kernel~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_super <= cons_super~reg0.DB_MAX_OUTPUT_PORT_TYPE
cons_user <= cons_user~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => cpuregs:cpuregs0.clk
clk => falu_ccw[0].CLK
clk => falu_ccw[1].CLK
clk => falu_ccw[2].CLK
clk => falu_ccw[3].CLK
clk => falu_ccw[4].CLK
clk => falu_ccw[5].CLK
clk => falu_ccw[6].CLK
clk => falu_ccw[7].CLK
clk => falu_ccw[8].CLK
clk => falu_ccw[9].CLK
clk => falu_output2[0].CLK
clk => falu_output2[1].CLK
clk => falu_output2[2].CLK
clk => falu_output2[3].CLK
clk => falu_output2[4].CLK
clk => falu_output2[5].CLK
clk => falu_output2[6].CLK
clk => falu_output2[7].CLK
clk => falu_output2[8].CLK
clk => falu_output2[9].CLK
clk => falu_output2[10].CLK
clk => falu_output2[11].CLK
clk => falu_output2[12].CLK
clk => falu_output2[13].CLK
clk => falu_output2[14].CLK
clk => falu_output2[15].CLK
clk => falu_output2[16].CLK
clk => falu_output2[17].CLK
clk => falu_output2[18].CLK
clk => falu_output2[19].CLK
clk => falu_output2[20].CLK
clk => falu_output2[21].CLK
clk => falu_output2[22].CLK
clk => falu_output2[23].CLK
clk => falu_output2[24].CLK
clk => falu_output2[25].CLK
clk => falu_output2[26].CLK
clk => falu_output2[27].CLK
clk => falu_output2[28].CLK
clk => falu_output2[29].CLK
clk => falu_output2[30].CLK
clk => falu_output2[31].CLK
clk => falu_output2[32].CLK
clk => falu_output2[33].CLK
clk => falu_output2[34].CLK
clk => falu_output2[35].CLK
clk => falu_output2[36].CLK
clk => falu_output2[37].CLK
clk => falu_output2[38].CLK
clk => falu_output2[39].CLK
clk => falu_output2[40].CLK
clk => falu_output2[41].CLK
clk => falu_output2[42].CLK
clk => falu_output2[43].CLK
clk => falu_output2[44].CLK
clk => falu_output2[45].CLK
clk => falu_output2[46].CLK
clk => falu_output2[47].CLK
clk => falu_output2[48].CLK
clk => falu_output2[49].CLK
clk => falu_output2[50].CLK
clk => falu_output2[51].CLK
clk => falu_output2[52].CLK
clk => falu_output2[53].CLK
clk => falu_output2[54].CLK
clk => falu_output2[55].CLK
clk => falu_output2[56].CLK
clk => falu_output2[57].CLK
clk => falu_output2[58].CLK
clk => falu_output2[59].CLK
clk => falu_output2[60].CLK
clk => falu_output2[61].CLK
clk => falu_output2[62].CLK
clk => falu_output2[63].CLK
clk => falu_output[0].CLK
clk => falu_output[1].CLK
clk => falu_output[2].CLK
clk => falu_output[3].CLK
clk => falu_output[4].CLK
clk => falu_output[5].CLK
clk => falu_output[6].CLK
clk => falu_output[7].CLK
clk => falu_output[8].CLK
clk => falu_output[9].CLK
clk => falu_output[10].CLK
clk => falu_output[11].CLK
clk => falu_output[12].CLK
clk => falu_output[13].CLK
clk => falu_output[14].CLK
clk => falu_output[15].CLK
clk => falu_output[16].CLK
clk => falu_output[17].CLK
clk => falu_output[18].CLK
clk => falu_output[19].CLK
clk => falu_output[20].CLK
clk => falu_output[21].CLK
clk => falu_output[22].CLK
clk => falu_output[23].CLK
clk => falu_output[24].CLK
clk => falu_output[25].CLK
clk => falu_output[26].CLK
clk => falu_output[27].CLK
clk => falu_output[28].CLK
clk => falu_output[29].CLK
clk => falu_output[30].CLK
clk => falu_output[31].CLK
clk => falu_output[32].CLK
clk => falu_output[33].CLK
clk => falu_output[34].CLK
clk => falu_output[35].CLK
clk => falu_output[36].CLK
clk => falu_output[37].CLK
clk => falu_output[38].CLK
clk => falu_output[39].CLK
clk => falu_output[40].CLK
clk => falu_output[41].CLK
clk => falu_output[42].CLK
clk => falu_output[43].CLK
clk => falu_output[44].CLK
clk => falu_output[45].CLK
clk => falu_output[46].CLK
clk => falu_output[47].CLK
clk => falu_output[48].CLK
clk => falu_output[49].CLK
clk => falu_output[50].CLK
clk => falu_output[51].CLK
clk => falu_output[52].CLK
clk => falu_output[53].CLK
clk => falu_output[54].CLK
clk => falu_output[55].CLK
clk => falu_output[56].CLK
clk => falu_output[57].CLK
clk => falu_output[58].CLK
clk => falu_output[59].CLK
clk => falu_output[60].CLK
clk => falu_output[61].CLK
clk => falu_output[62].CLK
clk => falu_output[63].CLK
clk => falu_work2[0].CLK
clk => falu_work2[1].CLK
clk => falu_work2[2].CLK
clk => falu_work2[3].CLK
clk => falu_work2[4].CLK
clk => falu_work2[5].CLK
clk => falu_work2[6].CLK
clk => falu_work2[7].CLK
clk => falu_work2[8].CLK
clk => falu_work2[9].CLK
clk => falu_work2[10].CLK
clk => falu_work2[11].CLK
clk => falu_work2[12].CLK
clk => falu_work2[13].CLK
clk => falu_work2[14].CLK
clk => falu_work2[15].CLK
clk => falu_work2[16].CLK
clk => falu_work2[17].CLK
clk => falu_work2[18].CLK
clk => falu_work2[19].CLK
clk => falu_work2[20].CLK
clk => falu_work2[21].CLK
clk => falu_work2[22].CLK
clk => falu_work2[23].CLK
clk => falu_work2[24].CLK
clk => falu_work2[25].CLK
clk => falu_work2[26].CLK
clk => falu_work2[27].CLK
clk => falu_work2[28].CLK
clk => falu_work2[29].CLK
clk => falu_work2[30].CLK
clk => falu_work2[31].CLK
clk => falu_work2[32].CLK
clk => falu_work2[33].CLK
clk => falu_work2[34].CLK
clk => falu_work2[35].CLK
clk => falu_work2[36].CLK
clk => falu_work2[37].CLK
clk => falu_work2[38].CLK
clk => falu_work2[39].CLK
clk => falu_work2[40].CLK
clk => falu_work2[41].CLK
clk => falu_work2[42].CLK
clk => falu_work2[43].CLK
clk => falu_work2[44].CLK
clk => falu_work2[45].CLK
clk => falu_work2[46].CLK
clk => falu_work2[47].CLK
clk => falu_work2[48].CLK
clk => falu_work2[49].CLK
clk => falu_work2[50].CLK
clk => falu_work2[51].CLK
clk => falu_work2[52].CLK
clk => falu_work2[53].CLK
clk => falu_work2[54].CLK
clk => falu_work2[55].CLK
clk => falu_work2[56].CLK
clk => falu_work2[57].CLK
clk => falu_work2[58].CLK
clk => falu_work1[0].CLK
clk => falu_work1[1].CLK
clk => falu_work1[2].CLK
clk => falu_work1[3].CLK
clk => falu_work1[4].CLK
clk => falu_work1[5].CLK
clk => falu_work1[6].CLK
clk => falu_work1[7].CLK
clk => falu_work1[8].CLK
clk => falu_work1[9].CLK
clk => falu_work1[10].CLK
clk => falu_work1[11].CLK
clk => falu_work1[12].CLK
clk => falu_work1[13].CLK
clk => falu_work1[14].CLK
clk => falu_work1[15].CLK
clk => falu_work1[16].CLK
clk => falu_work1[17].CLK
clk => falu_work1[18].CLK
clk => falu_work1[19].CLK
clk => falu_work1[20].CLK
clk => falu_work1[21].CLK
clk => falu_work1[22].CLK
clk => falu_work1[23].CLK
clk => falu_work1[24].CLK
clk => falu_work1[25].CLK
clk => falu_work1[26].CLK
clk => falu_work1[27].CLK
clk => falu_work1[28].CLK
clk => falu_work1[29].CLK
clk => falu_work1[30].CLK
clk => falu_work1[31].CLK
clk => falu_work1[32].CLK
clk => falu_work1[33].CLK
clk => falu_work1[34].CLK
clk => falu_work1[35].CLK
clk => falu_work1[36].CLK
clk => falu_work1[37].CLK
clk => falu_work1[38].CLK
clk => falu_work1[39].CLK
clk => falu_work1[40].CLK
clk => falu_work1[41].CLK
clk => falu_work1[42].CLK
clk => falu_work1[43].CLK
clk => falu_work1[44].CLK
clk => falu_work1[45].CLK
clk => falu_work1[46].CLK
clk => falu_work1[47].CLK
clk => falu_work1[48].CLK
clk => falu_work1[49].CLK
clk => falu_work1[50].CLK
clk => falu_work1[51].CLK
clk => falu_work1[52].CLK
clk => falu_work1[53].CLK
clk => falu_work1[54].CLK
clk => falu_work1[55].CLK
clk => falu_work1[56].CLK
clk => falu_work1[57].CLK
clk => falu_work1[58].CLK
clk => falu_pending_divz.CLK
clk => falu_pending_fic.CLK
clk => falu_pending_fiv.CLK
clk => falu_pending_fiu.CLK
clk => falu_flag1.CLK
clk => falu_fps[0].CLK
clk => falu_fps[1].CLK
clk => falu_fps[2].CLK
clk => falu_fps[3].CLK
clk => falu_done.CLK
clk => eis_temp[0].CLK
clk => eis_temp[1].CLK
clk => eis_temp[2].CLK
clk => eis_temp[3].CLK
clk => eis_temp[4].CLK
clk => eis_temp[5].CLK
clk => eis_temp[6].CLK
clk => eis_temp[7].CLK
clk => eis_temp[8].CLK
clk => eis_temp[9].CLK
clk => eis_temp[10].CLK
clk => eis_temp[11].CLK
clk => eis_temp[12].CLK
clk => eis_temp[13].CLK
clk => eis_temp[14].CLK
clk => eis_temp[15].CLK
clk => eis_flag2.CLK
clk => eis_temp2[0].CLK
clk => eis_temp2[1].CLK
clk => eis_temp2[2].CLK
clk => eis_temp2[3].CLK
clk => eis_temp2[4].CLK
clk => eis_temp2[5].CLK
clk => eis_temp2[6].CLK
clk => eis_temp2[7].CLK
clk => eis_temp2[8].CLK
clk => eis_temp2[9].CLK
clk => eis_temp2[10].CLK
clk => eis_temp2[11].CLK
clk => eis_temp2[12].CLK
clk => eis_temp2[13].CLK
clk => eis_temp2[14].CLK
clk => eis_temp2[15].CLK
clk => eis_temp2[16].CLK
clk => eis_temp2[17].CLK
clk => eis_temp2[18].CLK
clk => eis_temp2[19].CLK
clk => eis_temp2[20].CLK
clk => eis_temp2[21].CLK
clk => eis_temp2[22].CLK
clk => eis_temp2[23].CLK
clk => eis_temp2[24].CLK
clk => eis_temp2[25].CLK
clk => eis_temp2[26].CLK
clk => eis_temp2[27].CLK
clk => eis_temp2[28].CLK
clk => eis_temp2[29].CLK
clk => eis_temp2[30].CLK
clk => eis_temp2[31].CLK
clk => eis_flag1.CLK
clk => eis_psw[0].CLK
clk => eis_psw[1].CLK
clk => eis_psw[2].CLK
clk => eis_psw[3].CLK
clk => eis_output32[0].CLK
clk => eis_output32[1].CLK
clk => eis_output32[2].CLK
clk => eis_output32[3].CLK
clk => eis_output32[4].CLK
clk => eis_output32[5].CLK
clk => eis_output32[6].CLK
clk => eis_output32[7].CLK
clk => eis_output32[8].CLK
clk => eis_output32[9].CLK
clk => eis_output32[10].CLK
clk => eis_output32[11].CLK
clk => eis_output32[12].CLK
clk => eis_output32[13].CLK
clk => eis_output32[14].CLK
clk => eis_output32[15].CLK
clk => eis_output[0].CLK
clk => eis_output[1].CLK
clk => eis_output[2].CLK
clk => eis_output[3].CLK
clk => eis_output[4].CLK
clk => eis_output[5].CLK
clk => eis_output[6].CLK
clk => eis_output[7].CLK
clk => eis_output[8].CLK
clk => eis_output[9].CLK
clk => eis_output[10].CLK
clk => eis_output[11].CLK
clk => eis_output[12].CLK
clk => eis_output[13].CLK
clk => eis_output[14].CLK
clk => eis_output[15].CLK
clk => eis_temp1[0].CLK
clk => eis_temp1[1].CLK
clk => eis_temp1[2].CLK
clk => eis_temp1[3].CLK
clk => eis_temp1[4].CLK
clk => eis_temp1[5].CLK
clk => eis_temp1[6].CLK
clk => eis_temp1[7].CLK
clk => eis_temp1[8].CLK
clk => eis_temp1[9].CLK
clk => eis_temp1[10].CLK
clk => eis_temp1[11].CLK
clk => eis_temp1[12].CLK
clk => eis_temp1[13].CLK
clk => eis_temp1[14].CLK
clk => eis_temp1[15].CLK
clk => eis_temp1[16].CLK
clk => eis_temp1[17].CLK
clk => eis_temp1[18].CLK
clk => eis_temp1[19].CLK
clk => eis_temp1[20].CLK
clk => eis_temp1[21].CLK
clk => eis_temp1[22].CLK
clk => eis_temp1[23].CLK
clk => eis_temp1[24].CLK
clk => eis_temp1[25].CLK
clk => eis_temp1[26].CLK
clk => eis_temp1[27].CLK
clk => eis_temp1[28].CLK
clk => eis_temp1[29].CLK
clk => eis_temp1[30].CLK
clk => eis_temp1[31].CLK
clk => alu_input[0].CLK
clk => alu_input[1].CLK
clk => alu_input[2].CLK
clk => alu_input[3].CLK
clk => alu_input[4].CLK
clk => alu_input[5].CLK
clk => alu_input[6].CLK
clk => alu_input[7].CLK
clk => alu_input[8].CLK
clk => alu_input[9].CLK
clk => alu_input[10].CLK
clk => alu_input[11].CLK
clk => alu_input[12].CLK
clk => alu_input[13].CLK
clk => alu_input[14].CLK
clk => alu_input[15].CLK
clk => falu_state[0].CLK
clk => falu_state[1].CLK
clk => falu_state[2].CLK
clk => falu_state[3].CLK
clk => falu_state[4].CLK
clk => falu_state[5].CLK
clk => falu_state[6].CLK
clk => falu_state[7].CLK
clk => fbus_waddr[0].CLK
clk => fbus_waddr[1].CLK
clk => fbus_waddr[2].CLK
clk => fbus_d[0].CLK
clk => fbus_d[1].CLK
clk => fbus_d[2].CLK
clk => fbus_d[3].CLK
clk => fbus_d[4].CLK
clk => fbus_d[5].CLK
clk => fbus_d[6].CLK
clk => fbus_d[7].CLK
clk => fbus_d[8].CLK
clk => fbus_d[9].CLK
clk => fbus_d[10].CLK
clk => fbus_d[11].CLK
clk => fbus_d[12].CLK
clk => fbus_d[13].CLK
clk => fbus_d[14].CLK
clk => fbus_d[15].CLK
clk => fbus_d[16].CLK
clk => fbus_d[17].CLK
clk => fbus_d[18].CLK
clk => fbus_d[19].CLK
clk => fbus_d[20].CLK
clk => fbus_d[21].CLK
clk => fbus_d[22].CLK
clk => fbus_d[23].CLK
clk => fbus_d[24].CLK
clk => fbus_d[25].CLK
clk => fbus_d[26].CLK
clk => fbus_d[27].CLK
clk => fbus_d[28].CLK
clk => fbus_d[29].CLK
clk => fbus_d[30].CLK
clk => fbus_d[31].CLK
clk => fbus_d[32].CLK
clk => fbus_d[33].CLK
clk => fbus_d[34].CLK
clk => fbus_d[35].CLK
clk => fbus_d[36].CLK
clk => fbus_d[37].CLK
clk => fbus_d[38].CLK
clk => fbus_d[39].CLK
clk => fbus_d[40].CLK
clk => fbus_d[41].CLK
clk => fbus_d[42].CLK
clk => fbus_d[43].CLK
clk => fbus_d[44].CLK
clk => fbus_d[45].CLK
clk => fbus_d[46].CLK
clk => fbus_d[47].CLK
clk => fbus_d[48].CLK
clk => fbus_d[49].CLK
clk => fbus_d[50].CLK
clk => fbus_d[51].CLK
clk => fbus_d[52].CLK
clk => fbus_d[53].CLK
clk => fbus_d[54].CLK
clk => fbus_d[55].CLK
clk => fbus_d[56].CLK
clk => fbus_d[57].CLK
clk => fbus_d[58].CLK
clk => fbus_d[59].CLK
clk => fbus_d[60].CLK
clk => fbus_d[61].CLK
clk => fbus_d[62].CLK
clk => fbus_d[63].CLK
clk => falus_input[0].CLK
clk => falus_input[1].CLK
clk => falus_input[2].CLK
clk => falus_input[3].CLK
clk => falus_input[4].CLK
clk => falus_input[5].CLK
clk => falus_input[6].CLK
clk => falus_input[7].CLK
clk => falus_input[8].CLK
clk => falus_input[9].CLK
clk => falus_input[10].CLK
clk => falus_input[11].CLK
clk => falus_input[12].CLK
clk => falus_input[13].CLK
clk => falus_input[14].CLK
clk => falus_input[15].CLK
clk => falus_input[16].CLK
clk => falus_input[17].CLK
clk => falus_input[18].CLK
clk => falus_input[19].CLK
clk => falus_input[20].CLK
clk => falus_input[21].CLK
clk => falus_input[22].CLK
clk => falus_input[23].CLK
clk => falus_input[24].CLK
clk => falus_input[25].CLK
clk => falus_input[26].CLK
clk => falus_input[27].CLK
clk => falus_input[28].CLK
clk => falus_input[29].CLK
clk => falus_input[30].CLK
clk => falus_input[31].CLK
clk => falus_input[32].CLK
clk => falus_input[33].CLK
clk => falus_input[34].CLK
clk => falus_input[35].CLK
clk => falus_input[36].CLK
clk => falus_input[37].CLK
clk => falus_input[38].CLK
clk => falus_input[39].CLK
clk => falus_input[40].CLK
clk => falus_input[41].CLK
clk => falus_input[42].CLK
clk => falus_input[43].CLK
clk => falus_input[44].CLK
clk => falus_input[45].CLK
clk => falus_input[46].CLK
clk => falus_input[47].CLK
clk => falus_input[48].CLK
clk => falus_input[49].CLK
clk => falus_input[50].CLK
clk => falus_input[51].CLK
clk => falus_input[52].CLK
clk => falus_input[53].CLK
clk => falus_input[54].CLK
clk => falus_input[55].CLK
clk => falus_input[56].CLK
clk => falus_input[57].CLK
clk => falus_input[58].CLK
clk => falus_input[59].CLK
clk => falus_input[60].CLK
clk => falus_input[61].CLK
clk => falus_input[62].CLK
clk => falus_input[63].CLK
clk => falu_input[0].CLK
clk => falu_input[1].CLK
clk => falu_input[2].CLK
clk => falu_input[3].CLK
clk => falu_input[4].CLK
clk => falu_input[5].CLK
clk => falu_input[6].CLK
clk => falu_input[7].CLK
clk => falu_input[8].CLK
clk => falu_input[9].CLK
clk => falu_input[10].CLK
clk => falu_input[11].CLK
clk => falu_input[12].CLK
clk => falu_input[13].CLK
clk => falu_input[14].CLK
clk => falu_input[15].CLK
clk => falu_input[16].CLK
clk => falu_input[17].CLK
clk => falu_input[18].CLK
clk => falu_input[19].CLK
clk => falu_input[20].CLK
clk => falu_input[21].CLK
clk => falu_input[22].CLK
clk => falu_input[23].CLK
clk => falu_input[24].CLK
clk => falu_input[25].CLK
clk => falu_input[26].CLK
clk => falu_input[27].CLK
clk => falu_input[28].CLK
clk => falu_input[29].CLK
clk => falu_input[30].CLK
clk => falu_input[31].CLK
clk => falu_input[32].CLK
clk => falu_input[33].CLK
clk => falu_input[34].CLK
clk => falu_input[35].CLK
clk => falu_input[36].CLK
clk => falu_input[37].CLK
clk => falu_input[38].CLK
clk => falu_input[39].CLK
clk => falu_input[40].CLK
clk => falu_input[41].CLK
clk => falu_input[42].CLK
clk => falu_input[43].CLK
clk => falu_input[44].CLK
clk => falu_input[45].CLK
clk => falu_input[46].CLK
clk => falu_input[47].CLK
clk => falu_input[48].CLK
clk => falu_input[49].CLK
clk => falu_input[50].CLK
clk => falu_input[51].CLK
clk => falu_input[52].CLK
clk => falu_input[53].CLK
clk => falu_input[54].CLK
clk => falu_input[55].CLK
clk => falu_input[56].CLK
clk => falu_input[57].CLK
clk => falu_input[58].CLK
clk => falu_input[59].CLK
clk => falu_input[60].CLK
clk => falu_input[61].CLK
clk => falu_input[62].CLK
clk => falu_input[63].CLK
clk => addr_indirect[0].CLK
clk => addr_indirect[1].CLK
clk => addr_indirect[2].CLK
clk => addr_indirect[3].CLK
clk => addr_indirect[4].CLK
clk => addr_indirect[5].CLK
clk => addr_indirect[6].CLK
clk => addr_indirect[7].CLK
clk => addr_indirect[8].CLK
clk => addr_indirect[9].CLK
clk => addr_indirect[10].CLK
clk => addr_indirect[11].CLK
clk => addr_indirect[12].CLK
clk => addr_indirect[13].CLK
clk => addr_indirect[14].CLK
clk => addr_indirect[15].CLK
clk => alut_input[0].CLK
clk => alut_input[1].CLK
clk => alut_input[2].CLK
clk => alut_input[3].CLK
clk => alut_input[4].CLK
clk => alut_input[5].CLK
clk => alut_input[6].CLK
clk => alut_input[7].CLK
clk => alut_input[8].CLK
clk => alut_input[9].CLK
clk => alut_input[10].CLK
clk => alut_input[11].CLK
clk => alut_input[12].CLK
clk => alut_input[13].CLK
clk => alut_input[14].CLK
clk => alut_input[15].CLK
clk => eis_sequencer[0].CLK
clk => eis_sequencer[1].CLK
clk => eis_sequencer[2].CLK
clk => eis_sequencer[3].CLK
clk => eis_sequencer[4].CLK
clk => alus_input[0].CLK
clk => alus_input[1].CLK
clk => alus_input[2].CLK
clk => alus_input[3].CLK
clk => alus_input[4].CLK
clk => alus_input[5].CLK
clk => alus_input[6].CLK
clk => alus_input[7].CLK
clk => alus_input[8].CLK
clk => alus_input[9].CLK
clk => alus_input[10].CLK
clk => alus_input[11].CLK
clk => alus_input[12].CLK
clk => alus_input[13].CLK
clk => alus_input[14].CLK
clk => alus_input[15].CLK
clk => dest_addr[0].CLK
clk => dest_addr[1].CLK
clk => dest_addr[2].CLK
clk => dest_addr[3].CLK
clk => dest_addr[4].CLK
clk => dest_addr[5].CLK
clk => dest_addr[6].CLK
clk => dest_addr[7].CLK
clk => dest_addr[8].CLK
clk => dest_addr[9].CLK
clk => dest_addr[10].CLK
clk => dest_addr[11].CLK
clk => dest_addr[12].CLK
clk => dest_addr[13].CLK
clk => dest_addr[14].CLK
clk => dest_addr[15].CLK
clk => psw_delayedupdate[0].CLK
clk => psw_delayedupdate[1].CLK
clk => psw_delayedupdate[2].CLK
clk => psw_delayedupdate[3].CLK
clk => psw_delayedupdate[4].CLK
clk => psw_delayedupdate[5].CLK
clk => psw_delayedupdate[6].CLK
clk => psw_delayedupdate[7].CLK
clk => psw_delayedupdate[8].CLK
clk => psw_delayedupdate[9].CLK
clk => psw_delayedupdate[10].CLK
clk => psw_delayedupdate[11].CLK
clk => psw_delayedupdate[12].CLK
clk => psw_delayedupdate[13].CLK
clk => psw_delayedupdate[14].CLK
clk => psw_delayedupdate[15].CLK
clk => temp_psw[0].CLK
clk => temp_psw[1].CLK
clk => temp_psw[2].CLK
clk => temp_psw[3].CLK
clk => temp_psw[4].CLK
clk => temp_psw[5].CLK
clk => temp_psw[6].CLK
clk => temp_psw[7].CLK
clk => temp_psw[8].CLK
clk => temp_psw[9].CLK
clk => temp_psw[10].CLK
clk => temp_psw[11].CLK
clk => temp_psw[12].CLK
clk => temp_psw[13].CLK
clk => temp_psw[14].CLK
clk => temp_psw[15].CLK
clk => cons_adrserr~reg0.CLK
clk => consoleautoincd.CLK
clk => consoleautoince.CLK
clk => cons_exadep~reg0.CLK
clk => fbus_raddr[0].CLK
clk => fbus_raddr[1].CLK
clk => fbus_raddr[2].CLK
clk => rbus_ix[0].CLK
clk => rbus_ix[1].CLK
clk => rbus_ix[2].CLK
clk => fbus_fd.CLK
clk => ir_mpr.CLK
clk => ir_facfsrc.CLK
clk => ir_facfdst.CLK
clk => ir_facsrc.CLK
clk => ir_facdst.CLK
clk => ir_fpao.CLK
clk => ir_fpsop2.CLK
clk => ir_dopr.CLK
clk => ir_mfps.CLK
clk => ir_mtps.CLK
clk => ir_mtpd.CLK
clk => ir_mtpi.CLK
clk => ir_mfpd.CLK
clk => ir_mfpi.CLK
clk => ir_csm.CLK
clk => ir_jsr.CLK
clk => ir_jmp.CLK
clk => ir_dop.CLK
clk => ir_sop.CLK
clk => ir_fpmai.CLK
clk => ir_fpmaf.CLK
clk => ir_addr[0].CLK
clk => ir_addr[1].CLK
clk => ir_addr[2].CLK
clk => ir_addr[3].CLK
clk => ir_addr[4].CLK
clk => ir_addr[5].CLK
clk => ir_addr[6].CLK
clk => ir_addr[7].CLK
clk => ir_addr[8].CLK
clk => ir_addr[9].CLK
clk => ir_addr[10].CLK
clk => ir_addr[11].CLK
clk => ir_addr[12].CLK
clk => ir_addr[13].CLK
clk => ir_addr[14].CLK
clk => ir_addr[15].CLK
clk => cons_br[0]~reg0.CLK
clk => cons_br[1]~reg0.CLK
clk => cons_br[2]~reg0.CLK
clk => cons_br[3]~reg0.CLK
clk => cons_br[4]~reg0.CLK
clk => cons_br[5]~reg0.CLK
clk => cons_br[6]~reg0.CLK
clk => cons_br[7]~reg0.CLK
clk => cons_br[8]~reg0.CLK
clk => cons_br[9]~reg0.CLK
clk => cons_br[10]~reg0.CLK
clk => cons_br[11]~reg0.CLK
clk => cons_br[12]~reg0.CLK
clk => cons_br[13]~reg0.CLK
clk => cons_br[14]~reg0.CLK
clk => cons_br[15]~reg0.CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => ir[2].CLK
clk => ir[3].CLK
clk => ir[4].CLK
clk => ir[5].CLK
clk => ir[6].CLK
clk => ir[7].CLK
clk => ir[8].CLK
clk => ir[9].CLK
clk => ir[10].CLK
clk => ir[11].CLK
clk => ir[12].CLK
clk => ir[13].CLK
clk => ir[14].CLK
clk => ir[15].CLK
clk => sr2[0]~reg0.CLK
clk => sr2[1]~reg0.CLK
clk => sr2[2]~reg0.CLK
clk => sr2[3]~reg0.CLK
clk => sr2[4]~reg0.CLK
clk => sr2[5]~reg0.CLK
clk => sr2[6]~reg0.CLK
clk => sr2[7]~reg0.CLK
clk => sr2[8]~reg0.CLK
clk => sr2[9]~reg0.CLK
clk => sr2[10]~reg0.CLK
clk => sr2[11]~reg0.CLK
clk => sr2[12]~reg0.CLK
clk => sr2[13]~reg0.CLK
clk => sr2[14]~reg0.CLK
clk => sr2[15]~reg0.CLK
clk => sr0_ic~reg0.CLK
clk => sr1_dstd[0].CLK
clk => sr1_dstd[1].CLK
clk => sr1_dstd[2].CLK
clk => sr1_dstd[3].CLK
clk => sr1_dstd[4].CLK
clk => sr1_srcd[0].CLK
clk => sr1_srcd[1].CLK
clk => sr1_srcd[2].CLK
clk => sr1_srcd[3].CLK
clk => sr1_srcd[4].CLK
clk => consolestep.CLK
clk => master.CLK
clk => pause.CLK
clk => consoleaddr[0].CLK
clk => consoleaddr[1].CLK
clk => consoleaddr[2].CLK
clk => consoleaddr[3].CLK
clk => consoleaddr[4].CLK
clk => consoleaddr[5].CLK
clk => consoleaddr[6].CLK
clk => consoleaddr[7].CLK
clk => consoleaddr[8].CLK
clk => consoleaddr[9].CLK
clk => consoleaddr[10].CLK
clk => consoleaddr[11].CLK
clk => consoleaddr[12].CLK
clk => consoleaddr[13].CLK
clk => consoleaddr[14].CLK
clk => consoleaddr[15].CLK
clk => consoleaddr[16].CLK
clk => consoleaddr[17].CLK
clk => consoleaddr[18].CLK
clk => consoleaddr[19].CLK
clk => consoleaddr[20].CLK
clk => consoleaddr[21].CLK
clk => run.CLK
clk => yellow_stack_trap_inhibit.CLK
clk => cons_maddr[0]~reg0.CLK
clk => cons_maddr[1]~reg0.CLK
clk => cons_maddr[2]~reg0.CLK
clk => cons_maddr[3]~reg0.CLK
clk => cons_maddr[4]~reg0.CLK
clk => cons_maddr[5]~reg0.CLK
clk => cons_maddr[6]~reg0.CLK
clk => cons_maddr[7]~reg0.CLK
clk => cons_maddr[8]~reg0.CLK
clk => cons_maddr[9]~reg0.CLK
clk => cons_maddr[10]~reg0.CLK
clk => cons_maddr[11]~reg0.CLK
clk => cons_maddr[12]~reg0.CLK
clk => cons_maddr[13]~reg0.CLK
clk => cons_maddr[14]~reg0.CLK
clk => cons_maddr[15]~reg0.CLK
clk => cons_shfr[0]~reg0.CLK
clk => cons_shfr[1]~reg0.CLK
clk => cons_shfr[2]~reg0.CLK
clk => cons_shfr[3]~reg0.CLK
clk => cons_shfr[4]~reg0.CLK
clk => cons_shfr[5]~reg0.CLK
clk => cons_shfr[6]~reg0.CLK
clk => cons_shfr[7]~reg0.CLK
clk => cons_shfr[8]~reg0.CLK
clk => cons_shfr[9]~reg0.CLK
clk => cons_shfr[10]~reg0.CLK
clk => cons_shfr[11]~reg0.CLK
clk => cons_shfr[12]~reg0.CLK
clk => cons_shfr[13]~reg0.CLK
clk => cons_shfr[14]~reg0.CLK
clk => cons_shfr[15]~reg0.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => cons_consphy[0]~reg0.CLK
clk => cons_consphy[1]~reg0.CLK
clk => cons_consphy[2]~reg0.CLK
clk => cons_consphy[3]~reg0.CLK
clk => cons_consphy[4]~reg0.CLK
clk => cons_consphy[5]~reg0.CLK
clk => cons_consphy[6]~reg0.CLK
clk => cons_consphy[7]~reg0.CLK
clk => cons_consphy[8]~reg0.CLK
clk => cons_consphy[9]~reg0.CLK
clk => cons_consphy[10]~reg0.CLK
clk => cons_consphy[11]~reg0.CLK
clk => cons_consphy[12]~reg0.CLK
clk => cons_consphy[13]~reg0.CLK
clk => cons_consphy[14]~reg0.CLK
clk => cons_consphy[15]~reg0.CLK
clk => cons_consphy[16]~reg0.CLK
clk => cons_consphy[17]~reg0.CLK
clk => cons_consphy[18]~reg0.CLK
clk => cons_consphy[19]~reg0.CLK
clk => cons_consphy[20]~reg0.CLK
clk => cons_consphy[21]~reg0.CLK
clk => cons_user~reg0.CLK
clk => cons_super~reg0.CLK
clk => cons_kernel~reg0.CLK
clk => falu_pending_clear.CLK
clk => illhalt~reg0.CLK
clk => ack_mmutrap~reg0.CLK
clk => ack_mmuabort~reg0.CLK
clk => ifetch~reg0.CLK
clk => fbus_we.CLK
clk => rbus_we.CLK
clk => rbus_d[0].CLK
clk => rbus_d[1].CLK
clk => rbus_d[2].CLK
clk => rbus_d[3].CLK
clk => rbus_d[4].CLK
clk => rbus_d[5].CLK
clk => rbus_d[6].CLK
clk => rbus_d[7].CLK
clk => rbus_d[8].CLK
clk => rbus_d[9].CLK
clk => rbus_d[10].CLK
clk => rbus_d[11].CLK
clk => rbus_d[12].CLK
clk => rbus_d[13].CLK
clk => rbus_d[14].CLK
clk => rbus_d[15].CLK
clk => rbus_waddr[0].CLK
clk => rbus_waddr[1].CLK
clk => rbus_waddr[2].CLK
clk => rbus_waddr[3].CLK
clk => rbus_waddr[4].CLK
clk => rbus_waddr[5].CLK
clk => init~reg0.CLK
clk => initcycles[0].CLK
clk => initcycles[1].CLK
clk => initcycles[2].CLK
clk => initcycles[3].CLK
clk => initcycles[4].CLK
clk => initcycles[5].CLK
clk => initcycles[6].CLK
clk => initcycles[7].CLK
clk => initcycles[8].CLK
clk => initcycles[9].CLK
clk => psw_delayedupdate_odd.CLK
clk => psw_delayedupdate_even.CLK
clk => falu_load.CLK
clk => fec[0].CLK
clk => fec[1].CLK
clk => fec[2].CLK
clk => fec[3].CLK
clk => fea[0].CLK
clk => fea[1].CLK
clk => fea[2].CLK
clk => fea[3].CLK
clk => fea[4].CLK
clk => fea[5].CLK
clk => fea[6].CLK
clk => fea[7].CLK
clk => fea[8].CLK
clk => fea[9].CLK
clk => fea[10].CLK
clk => fea[11].CLK
clk => fea[12].CLK
clk => fea[13].CLK
clk => fea[14].CLK
clk => fea[15].CLK
clk => fps[0].CLK
clk => fps[1].CLK
clk => fps[2].CLK
clk => fps[3].CLK
clk => fps[4].CLK
clk => fps[5].CLK
clk => fps[6].CLK
clk => fps[7].CLK
clk => fps[8].CLK
clk => fps[9].CLK
clk => fps[10].CLK
clk => fps[11].CLK
clk => fps[14].CLK
clk => fps[15].CLK
clk => yellow_stack_trap.CLK
clk => red_stack_trap.CLK
clk => npg~reg0.CLK
clk => bg4~reg0.CLK
clk => bg5~reg0.CLK
clk => bg6~reg0.CLK
clk => bg7~reg0.CLK
clk => ir_wait.CLK
clk => ir_rtt.CLK
clk => rbus_cpu_psw11.CLK
clk => rbus_cpu_mode[0].CLK
clk => rbus_cpu_mode[1].CLK
clk => psw[0].CLK
clk => psw[1].CLK
clk => psw[2].CLK
clk => psw[3].CLK
clk => psw[4].CLK
clk => psw[5].CLK
clk => psw[6].CLK
clk => psw[7].CLK
clk => psw[8].CLK
clk => psw[9].CLK
clk => psw[10].CLK
clk => psw[11].CLK
clk => psw[12].CLK
clk => psw[13].CLK
clk => psw[14].CLK
clk => psw[15].CLK
clk => r7[0].CLK
clk => r7[1].CLK
clk => r7[2].CLK
clk => r7[3].CLK
clk => r7[4].CLK
clk => r7[5].CLK
clk => r7[6].CLK
clk => r7[7].CLK
clk => r7[8].CLK
clk => r7[9].CLK
clk => r7[10].CLK
clk => r7[11].CLK
clk => r7[12].CLK
clk => r7[13].CLK
clk => r7[14].CLK
clk => r7[15].CLK
clk => fpuregs:fpuregs0.clk
clk => falu_fsm~1.DATAIN
clk => pdststate~131.DATAIN
clk => psrcstate~131.DATAIN
clk => state~68.DATAIN
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => psw.OUTPUTSELECT
reset => rbus_cpu_mode.OUTPUTSELECT
reset => rbus_cpu_mode.OUTPUTSELECT
reset => rbus_cpu_psw11.OUTPUTSELECT
reset => ir_rtt.OUTPUTSELECT
reset => ir_wait.OUTPUTSELECT
reset => bg7.OUTPUTSELECT
reset => bg6.OUTPUTSELECT
reset => bg5.OUTPUTSELECT
reset => bg4.OUTPUTSELECT
reset => npg.OUTPUTSELECT
reset => red_stack_trap.OUTPUTSELECT
reset => yellow_stack_trap.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fps.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fea.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => fec.OUTPUTSELECT
reset => falu_load.OUTPUTSELECT
reset => psw_delayedupdate_even.OUTPUTSELECT
reset => psw_delayedupdate_odd.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => initcycles.OUTPUTSELECT
reset => init.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_waddr.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_d.OUTPUTSELECT
reset => rbus_we.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => psrcstate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => pdststate.OUTPUTSELECT
reset => process_3.IN1
reset => alu_input[0].ENA
reset => alu_input[1].ENA
reset => alu_input[2].ENA
reset => alu_input[3].ENA
reset => alu_input[4].ENA
reset => alu_input[5].ENA
reset => alu_input[6].ENA
reset => alu_input[7].ENA
reset => alu_input[8].ENA
reset => alu_input[9].ENA
reset => alu_input[10].ENA
reset => alu_input[11].ENA
reset => alu_input[12].ENA
reset => alu_input[13].ENA
reset => alu_input[14].ENA
reset => alu_input[15].ENA
reset => falu_state[0].ENA
reset => falu_state[1].ENA
reset => falu_state[2].ENA
reset => falu_state[3].ENA
reset => falu_state[4].ENA
reset => falu_state[5].ENA
reset => falu_state[6].ENA
reset => falu_state[7].ENA
reset => fbus_waddr[0].ENA
reset => fbus_waddr[1].ENA
reset => fbus_waddr[2].ENA
reset => fbus_d[0].ENA
reset => fbus_d[1].ENA
reset => fbus_d[2].ENA
reset => fbus_d[3].ENA
reset => fbus_d[4].ENA
reset => fbus_d[5].ENA
reset => fbus_d[6].ENA
reset => fbus_d[7].ENA
reset => fbus_d[8].ENA
reset => fbus_d[9].ENA
reset => fbus_d[10].ENA
reset => fbus_d[11].ENA
reset => fbus_d[12].ENA
reset => fbus_d[13].ENA
reset => fbus_d[14].ENA
reset => fbus_d[15].ENA
reset => fbus_d[16].ENA
reset => fbus_d[17].ENA
reset => fbus_d[18].ENA
reset => fbus_d[19].ENA
reset => fbus_d[20].ENA
reset => fbus_d[21].ENA
reset => fbus_d[22].ENA
reset => fbus_d[23].ENA
reset => fbus_d[24].ENA
reset => fbus_d[25].ENA
reset => fbus_d[26].ENA
reset => fbus_d[27].ENA
reset => fbus_d[28].ENA
reset => fbus_d[29].ENA
reset => fbus_d[30].ENA
reset => fbus_d[31].ENA
reset => fbus_d[32].ENA
reset => fbus_d[33].ENA
reset => fbus_d[34].ENA
reset => fbus_d[35].ENA
reset => fbus_d[36].ENA
reset => fbus_d[37].ENA
reset => fbus_d[38].ENA
reset => fbus_d[39].ENA
reset => fbus_d[40].ENA
reset => fbus_d[41].ENA
reset => fbus_d[42].ENA
reset => fbus_d[43].ENA
reset => fbus_d[44].ENA
reset => fbus_d[45].ENA
reset => fbus_d[46].ENA
reset => fbus_d[47].ENA
reset => fbus_d[48].ENA
reset => fbus_d[49].ENA
reset => fbus_d[50].ENA
reset => fbus_d[51].ENA
reset => fbus_d[52].ENA
reset => fbus_d[53].ENA
reset => fbus_d[54].ENA
reset => fbus_d[55].ENA
reset => fbus_d[56].ENA
reset => fbus_d[57].ENA
reset => fbus_d[58].ENA
reset => fbus_d[59].ENA
reset => fbus_d[60].ENA
reset => fbus_d[61].ENA
reset => fbus_d[62].ENA
reset => fbus_d[63].ENA
reset => falus_input[0].ENA
reset => falus_input[1].ENA
reset => falus_input[2].ENA
reset => falus_input[3].ENA
reset => falus_input[4].ENA
reset => falus_input[5].ENA
reset => falus_input[6].ENA
reset => falus_input[7].ENA
reset => falus_input[8].ENA
reset => falus_input[9].ENA
reset => falus_input[10].ENA
reset => falus_input[11].ENA
reset => falus_input[12].ENA
reset => falus_input[13].ENA
reset => falus_input[14].ENA
reset => falus_input[15].ENA
reset => falus_input[16].ENA
reset => falus_input[17].ENA
reset => falus_input[18].ENA
reset => falus_input[19].ENA
reset => falus_input[20].ENA
reset => falus_input[21].ENA
reset => falus_input[22].ENA
reset => falus_input[23].ENA
reset => falus_input[24].ENA
reset => falus_input[25].ENA
reset => falus_input[26].ENA
reset => falus_input[27].ENA
reset => falus_input[28].ENA
reset => falus_input[29].ENA
reset => falus_input[30].ENA
reset => falus_input[31].ENA
reset => falus_input[32].ENA
reset => falus_input[33].ENA
reset => falus_input[34].ENA
reset => falus_input[35].ENA
reset => falus_input[36].ENA
reset => falus_input[37].ENA
reset => falus_input[38].ENA
reset => falus_input[39].ENA
reset => falus_input[40].ENA
reset => falus_input[41].ENA
reset => falus_input[42].ENA
reset => falus_input[43].ENA
reset => falus_input[44].ENA
reset => falus_input[45].ENA
reset => falus_input[46].ENA
reset => falus_input[47].ENA
reset => falus_input[48].ENA
reset => falus_input[49].ENA
reset => falus_input[50].ENA
reset => falus_input[51].ENA
reset => falus_input[52].ENA
reset => falus_input[53].ENA
reset => falus_input[54].ENA
reset => falus_input[55].ENA
reset => falus_input[56].ENA
reset => falus_input[57].ENA
reset => falus_input[58].ENA
reset => falus_input[59].ENA
reset => falus_input[60].ENA
reset => falus_input[61].ENA
reset => falus_input[62].ENA
reset => falus_input[63].ENA
reset => falu_input[0].ENA
reset => falu_input[1].ENA
reset => falu_input[2].ENA
reset => falu_input[3].ENA
reset => falu_input[4].ENA
reset => falu_input[5].ENA
reset => falu_input[6].ENA
reset => falu_input[7].ENA
reset => falu_input[8].ENA
reset => falu_input[9].ENA
reset => falu_input[10].ENA
reset => falu_input[11].ENA
reset => falu_input[12].ENA
reset => falu_input[13].ENA
reset => falu_input[14].ENA
reset => falu_input[15].ENA
reset => falu_input[16].ENA
reset => falu_input[17].ENA
reset => falu_input[18].ENA
reset => falu_input[19].ENA
reset => falu_input[20].ENA
reset => falu_input[21].ENA
reset => falu_input[22].ENA
reset => falu_input[23].ENA
reset => falu_input[24].ENA
reset => falu_input[25].ENA
reset => falu_input[26].ENA
reset => falu_input[27].ENA
reset => falu_input[28].ENA
reset => falu_input[29].ENA
reset => falu_input[30].ENA
reset => falu_input[31].ENA
reset => falu_input[32].ENA
reset => falu_input[33].ENA
reset => falu_input[34].ENA
reset => falu_input[35].ENA
reset => falu_input[36].ENA
reset => falu_input[37].ENA
reset => falu_input[38].ENA
reset => falu_input[39].ENA
reset => falu_input[40].ENA
reset => falu_input[41].ENA
reset => falu_input[42].ENA
reset => falu_input[43].ENA
reset => falu_input[44].ENA
reset => falu_input[45].ENA
reset => falu_input[46].ENA
reset => falu_input[47].ENA
reset => falu_input[48].ENA
reset => falu_input[49].ENA
reset => falu_input[50].ENA
reset => falu_input[51].ENA
reset => falu_input[52].ENA
reset => falu_input[53].ENA
reset => falu_input[54].ENA
reset => falu_input[55].ENA
reset => falu_input[56].ENA
reset => falu_input[57].ENA
reset => falu_input[58].ENA
reset => falu_input[59].ENA
reset => falu_input[60].ENA
reset => falu_input[61].ENA
reset => falu_input[62].ENA
reset => falu_input[63].ENA
reset => addr_indirect[0].ENA
reset => addr_indirect[1].ENA
reset => addr_indirect[2].ENA
reset => addr_indirect[3].ENA
reset => addr_indirect[4].ENA
reset => addr_indirect[5].ENA
reset => addr_indirect[6].ENA
reset => addr_indirect[7].ENA
reset => addr_indirect[8].ENA
reset => addr_indirect[9].ENA
reset => addr_indirect[10].ENA
reset => addr_indirect[11].ENA
reset => addr_indirect[12].ENA
reset => addr_indirect[13].ENA
reset => addr_indirect[14].ENA
reset => addr_indirect[15].ENA
reset => alut_input[0].ENA
reset => alut_input[1].ENA
reset => alut_input[2].ENA
reset => alut_input[3].ENA
reset => alut_input[4].ENA
reset => alut_input[5].ENA
reset => alut_input[6].ENA
reset => alut_input[7].ENA
reset => alut_input[8].ENA
reset => alut_input[9].ENA
reset => alut_input[10].ENA
reset => alut_input[11].ENA
reset => alut_input[12].ENA
reset => alut_input[13].ENA
reset => alut_input[14].ENA
reset => alut_input[15].ENA
reset => eis_sequencer[0].ENA
reset => eis_sequencer[1].ENA
reset => eis_sequencer[2].ENA
reset => eis_sequencer[3].ENA
reset => eis_sequencer[4].ENA
reset => alus_input[0].ENA
reset => alus_input[1].ENA
reset => alus_input[2].ENA
reset => alus_input[3].ENA
reset => alus_input[4].ENA
reset => alus_input[5].ENA
reset => alus_input[6].ENA
reset => alus_input[7].ENA
reset => alus_input[8].ENA
reset => alus_input[9].ENA
reset => alus_input[10].ENA
reset => alus_input[11].ENA
reset => alus_input[12].ENA
reset => alus_input[13].ENA
reset => alus_input[14].ENA
reset => alus_input[15].ENA
reset => dest_addr[0].ENA
reset => dest_addr[1].ENA
reset => dest_addr[2].ENA
reset => dest_addr[3].ENA
reset => dest_addr[4].ENA
reset => dest_addr[5].ENA
reset => dest_addr[6].ENA
reset => dest_addr[7].ENA
reset => dest_addr[8].ENA
reset => dest_addr[9].ENA
reset => dest_addr[10].ENA
reset => dest_addr[11].ENA
reset => dest_addr[12].ENA
reset => dest_addr[13].ENA
reset => dest_addr[14].ENA
reset => dest_addr[15].ENA
reset => psw_delayedupdate[0].ENA
reset => psw_delayedupdate[1].ENA
reset => psw_delayedupdate[2].ENA
reset => psw_delayedupdate[3].ENA
reset => psw_delayedupdate[4].ENA
reset => psw_delayedupdate[5].ENA
reset => psw_delayedupdate[6].ENA
reset => psw_delayedupdate[7].ENA
reset => psw_delayedupdate[8].ENA
reset => psw_delayedupdate[9].ENA
reset => psw_delayedupdate[10].ENA
reset => psw_delayedupdate[11].ENA
reset => psw_delayedupdate[12].ENA
reset => psw_delayedupdate[13].ENA
reset => psw_delayedupdate[14].ENA
reset => psw_delayedupdate[15].ENA
reset => temp_psw[0].ENA
reset => temp_psw[1].ENA
reset => temp_psw[2].ENA
reset => temp_psw[3].ENA
reset => temp_psw[4].ENA
reset => temp_psw[5].ENA
reset => temp_psw[6].ENA
reset => temp_psw[7].ENA
reset => temp_psw[8].ENA
reset => temp_psw[9].ENA
reset => temp_psw[10].ENA
reset => temp_psw[11].ENA
reset => temp_psw[12].ENA
reset => temp_psw[13].ENA
reset => temp_psw[14].ENA
reset => temp_psw[15].ENA
reset => cons_adrserr~reg0.ENA
reset => consoleautoincd.ENA
reset => consoleautoince.ENA
reset => cons_exadep~reg0.ENA
reset => fbus_raddr[0].ENA
reset => fbus_raddr[1].ENA
reset => fbus_raddr[2].ENA
reset => rbus_ix[0].ENA
reset => rbus_ix[1].ENA
reset => rbus_ix[2].ENA
reset => fbus_fd.ENA
reset => ir_mpr.ENA
reset => ir_facfsrc.ENA
reset => ir_facfdst.ENA
reset => ir_facsrc.ENA
reset => ir_facdst.ENA
reset => ir_fpao.ENA
reset => ir_fpsop2.ENA
reset => ir_dopr.ENA
reset => ir_mfps.ENA
reset => ir_mtps.ENA
reset => ir_mtpd.ENA
reset => ir_mtpi.ENA
reset => ir_mfpd.ENA
reset => ir_mfpi.ENA
reset => ir_csm.ENA
reset => ir_jsr.ENA
reset => ir_jmp.ENA
reset => ir_dop.ENA
reset => ir_sop.ENA
reset => ir_fpmai.ENA
reset => ir_fpmaf.ENA
reset => ir_addr[0].ENA
reset => ir_addr[1].ENA
reset => ir_addr[2].ENA
reset => ir_addr[3].ENA
reset => ir_addr[4].ENA
reset => ir_addr[5].ENA
reset => ir_addr[6].ENA
reset => ir_addr[7].ENA
reset => ir_addr[8].ENA
reset => ir_addr[9].ENA
reset => ir_addr[10].ENA
reset => ir_addr[11].ENA
reset => ir_addr[12].ENA
reset => ir_addr[13].ENA
reset => ir_addr[14].ENA
reset => ir_addr[15].ENA
reset => cons_br[0]~reg0.ENA
reset => cons_br[1]~reg0.ENA
reset => cons_br[2]~reg0.ENA
reset => cons_br[3]~reg0.ENA
reset => cons_br[4]~reg0.ENA
reset => cons_br[5]~reg0.ENA
reset => cons_br[6]~reg0.ENA
reset => cons_br[7]~reg0.ENA
reset => cons_br[8]~reg0.ENA
reset => cons_br[9]~reg0.ENA
reset => cons_br[10]~reg0.ENA
reset => cons_br[11]~reg0.ENA
reset => cons_br[12]~reg0.ENA
reset => cons_br[13]~reg0.ENA
reset => cons_br[14]~reg0.ENA
reset => cons_br[15]~reg0.ENA
reset => ir[0].ENA
reset => ir[1].ENA
reset => ir[2].ENA
reset => ir[3].ENA
reset => ir[4].ENA
reset => ir[5].ENA
reset => ir[6].ENA
reset => ir[7].ENA
reset => ir[8].ENA
reset => ir[9].ENA
reset => ir[10].ENA
reset => ir[11].ENA
reset => ir[12].ENA
reset => ir[13].ENA
reset => ir[14].ENA
reset => ir[15].ENA
reset => sr2[0]~reg0.ENA
reset => sr2[1]~reg0.ENA
reset => sr2[2]~reg0.ENA
reset => sr2[3]~reg0.ENA
reset => sr2[4]~reg0.ENA
reset => sr2[5]~reg0.ENA
reset => sr2[6]~reg0.ENA
reset => sr2[7]~reg0.ENA
reset => sr2[8]~reg0.ENA
reset => sr2[9]~reg0.ENA
reset => sr2[10]~reg0.ENA
reset => sr2[11]~reg0.ENA
reset => sr2[12]~reg0.ENA
reset => sr2[13]~reg0.ENA
reset => sr2[14]~reg0.ENA
reset => sr2[15]~reg0.ENA
reset => sr0_ic~reg0.ENA
reset => sr1_dstd[0].ENA
reset => sr1_dstd[1].ENA
reset => sr1_dstd[2].ENA
reset => sr1_dstd[3].ENA
reset => sr1_dstd[4].ENA
reset => sr1_srcd[0].ENA
reset => sr1_srcd[1].ENA
reset => sr1_srcd[2].ENA
reset => sr1_srcd[3].ENA
reset => sr1_srcd[4].ENA
reset => consolestep.ENA
reset => master.ENA
reset => pause.ENA
reset => consoleaddr[0].ENA
reset => consoleaddr[1].ENA
reset => consoleaddr[2].ENA
reset => consoleaddr[3].ENA
reset => consoleaddr[4].ENA
reset => consoleaddr[5].ENA
reset => consoleaddr[6].ENA
reset => consoleaddr[7].ENA
reset => consoleaddr[8].ENA
reset => consoleaddr[9].ENA
reset => consoleaddr[10].ENA
reset => consoleaddr[11].ENA
reset => consoleaddr[12].ENA
reset => consoleaddr[13].ENA
reset => consoleaddr[14].ENA
reset => consoleaddr[15].ENA
reset => consoleaddr[16].ENA
reset => consoleaddr[17].ENA
reset => consoleaddr[18].ENA
reset => consoleaddr[19].ENA
reset => consoleaddr[20].ENA
reset => consoleaddr[21].ENA
reset => run.ENA
reset => yellow_stack_trap_inhibit.ENA
reset => cons_maddr[0]~reg0.ENA
reset => cons_maddr[1]~reg0.ENA
reset => cons_maddr[2]~reg0.ENA
reset => cons_maddr[3]~reg0.ENA
reset => cons_maddr[4]~reg0.ENA
reset => cons_maddr[5]~reg0.ENA
reset => cons_maddr[6]~reg0.ENA
reset => cons_maddr[7]~reg0.ENA
reset => cons_maddr[8]~reg0.ENA
reset => cons_maddr[9]~reg0.ENA
reset => cons_maddr[10]~reg0.ENA
reset => cons_maddr[11]~reg0.ENA
reset => cons_maddr[12]~reg0.ENA
reset => cons_maddr[13]~reg0.ENA
reset => cons_maddr[14]~reg0.ENA
reset => cons_maddr[15]~reg0.ENA
reset => cons_shfr[0]~reg0.ENA
reset => cons_shfr[1]~reg0.ENA
reset => cons_shfr[2]~reg0.ENA
reset => cons_shfr[3]~reg0.ENA
reset => cons_shfr[4]~reg0.ENA
reset => cons_shfr[5]~reg0.ENA
reset => cons_shfr[6]~reg0.ENA
reset => cons_shfr[7]~reg0.ENA
reset => cons_shfr[8]~reg0.ENA
reset => cons_shfr[9]~reg0.ENA
reset => cons_shfr[10]~reg0.ENA
reset => cons_shfr[11]~reg0.ENA
reset => cons_shfr[12]~reg0.ENA
reset => cons_shfr[13]~reg0.ENA
reset => cons_shfr[14]~reg0.ENA
reset => cons_shfr[15]~reg0.ENA
reset => trap_vector[0].ENA
reset => trap_vector[1].ENA
reset => trap_vector[2].ENA
reset => trap_vector[3].ENA
reset => trap_vector[4].ENA
reset => trap_vector[5].ENA
reset => trap_vector[6].ENA
reset => trap_vector[7].ENA
reset => trap_vector[8].ENA
reset => cons_consphy[0]~reg0.ENA
reset => cons_consphy[1]~reg0.ENA
reset => cons_consphy[2]~reg0.ENA
reset => cons_consphy[3]~reg0.ENA
reset => cons_consphy[4]~reg0.ENA
reset => cons_consphy[5]~reg0.ENA
reset => cons_consphy[6]~reg0.ENA
reset => cons_consphy[7]~reg0.ENA
reset => cons_consphy[8]~reg0.ENA
reset => cons_consphy[9]~reg0.ENA
reset => cons_consphy[10]~reg0.ENA
reset => cons_consphy[11]~reg0.ENA
reset => cons_consphy[12]~reg0.ENA
reset => cons_consphy[13]~reg0.ENA
reset => cons_consphy[14]~reg0.ENA
reset => cons_consphy[15]~reg0.ENA
reset => cons_consphy[16]~reg0.ENA
reset => cons_consphy[17]~reg0.ENA
reset => cons_consphy[18]~reg0.ENA
reset => cons_consphy[19]~reg0.ENA
reset => cons_consphy[20]~reg0.ENA
reset => cons_consphy[21]~reg0.ENA
reset => cons_user~reg0.ENA
reset => cons_super~reg0.ENA
reset => cons_kernel~reg0.ENA
reset => falu_pending_clear.ENA
reset => illhalt~reg0.ENA
reset => ack_mmutrap~reg0.ENA
reset => ack_mmuabort~reg0.ENA
reset => ifetch~reg0.ENA
reset => fbus_we.ENA


|top|vt:vt0|cpu:cpu0|cpuregs:cpuregs0
raddr[0] => Equal0.IN5
raddr[0] => r_loc[0].DATAB
raddr[1] => Equal0.IN4
raddr[1] => Equal4.IN3
raddr[1] => r_loc[1].DATAB
raddr[2] => Equal0.IN3
raddr[2] => Equal4.IN2
raddr[2] => r_loc[2].DATAB
raddr[3] => r_loc[3].DATAB
raddr[4] => Equal1.IN3
raddr[4] => Equal2.IN3
raddr[4] => Equal3.IN3
raddr[5] => Equal1.IN2
raddr[5] => Equal2.IN2
raddr[5] => Equal3.IN2
waddr[0] => Equal5.IN5
waddr[0] => w_loc[0].DATAB
waddr[1] => Equal5.IN4
waddr[1] => Equal9.IN3
waddr[1] => w_loc[1].DATAB
waddr[2] => Equal5.IN3
waddr[2] => Equal9.IN2
waddr[2] => w_loc[2].DATAB
waddr[3] => w_loc[3].DATAB
waddr[4] => Equal6.IN3
waddr[4] => Equal7.IN3
waddr[4] => Equal8.IN3
waddr[5] => Equal6.IN2
waddr[5] => Equal7.IN2
waddr[5] => Equal8.IN2
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[0] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[1] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[2] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[3] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[4] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[5] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[6] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[7] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[8] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[9] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[10] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[11] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[12] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[13] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[14] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
d[15] => regs.DATAB
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
we => process_0.IN1
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0s => r0.OUTPUTSELECT
r0[0] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[1] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[2] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[3] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[4] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[5] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[6] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[7] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[8] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[9] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[10] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[11] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[12] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[13] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[14] <= r0.DB_MAX_OUTPUT_PORT_TYPE
r0[15] <= r0.DB_MAX_OUTPUT_PORT_TYPE
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK


|top|vt:vt0|cpu:cpu0|fpuregs:fpuregs0
raddr[0] => fpreg1.RADDR
raddr[0] => fpreg2.RADDR
raddr[0] => fpreg3.RADDR
raddr[0] => fpreg4.RADDR
raddr[1] => Equal1.IN3
raddr[1] => fpreg1.RADDR1
raddr[1] => fpreg2.RADDR1
raddr[1] => fpreg3.RADDR1
raddr[1] => fpreg4.RADDR1
raddr[2] => Equal1.IN2
raddr[2] => fpreg1.RADDR2
raddr[2] => fpreg2.RADDR2
raddr[2] => fpreg3.RADDR2
raddr[2] => fpreg4.RADDR2
waddr[0] => fpreg1~2.DATAIN
waddr[0] => fpreg2~3.DATAIN
waddr[0] => fpreg3~3.DATAIN
waddr[0] => fpreg4~3.DATAIN
waddr[0] => fpreg1.WADDR
waddr[0] => fpreg2.WADDR
waddr[0] => fpreg3.WADDR
waddr[0] => fpreg4.WADDR
waddr[1] => Equal0.IN3
waddr[1] => fpreg1~1.DATAIN
waddr[1] => fpreg2~2.DATAIN
waddr[1] => fpreg3~2.DATAIN
waddr[1] => fpreg4~2.DATAIN
waddr[1] => fpreg1.WADDR1
waddr[1] => fpreg2.WADDR1
waddr[1] => fpreg3.WADDR1
waddr[1] => fpreg4.WADDR1
waddr[2] => Equal0.IN2
waddr[2] => fpreg1~0.DATAIN
waddr[2] => fpreg2~1.DATAIN
waddr[2] => fpreg3~1.DATAIN
waddr[2] => fpreg4~1.DATAIN
waddr[2] => fpreg1.WADDR2
waddr[2] => fpreg2.WADDR2
waddr[2] => fpreg3.WADDR2
waddr[2] => fpreg4.WADDR2
d[0] => fpreg4~19.DATAIN
d[0] => fpreg4.DATAIN
d[1] => fpreg4~18.DATAIN
d[1] => fpreg4.DATAIN1
d[2] => fpreg4~17.DATAIN
d[2] => fpreg4.DATAIN2
d[3] => fpreg4~16.DATAIN
d[3] => fpreg4.DATAIN3
d[4] => fpreg4~15.DATAIN
d[4] => fpreg4.DATAIN4
d[5] => fpreg4~14.DATAIN
d[5] => fpreg4.DATAIN5
d[6] => fpreg4~13.DATAIN
d[6] => fpreg4.DATAIN6
d[7] => fpreg4~12.DATAIN
d[7] => fpreg4.DATAIN7
d[8] => fpreg4~11.DATAIN
d[8] => fpreg4.DATAIN8
d[9] => fpreg4~10.DATAIN
d[9] => fpreg4.DATAIN9
d[10] => fpreg4~9.DATAIN
d[10] => fpreg4.DATAIN10
d[11] => fpreg4~8.DATAIN
d[11] => fpreg4.DATAIN11
d[12] => fpreg4~7.DATAIN
d[12] => fpreg4.DATAIN12
d[13] => fpreg4~6.DATAIN
d[13] => fpreg4.DATAIN13
d[14] => fpreg4~5.DATAIN
d[14] => fpreg4.DATAIN14
d[15] => fpreg4~4.DATAIN
d[15] => fpreg4.DATAIN15
d[16] => fpreg3~19.DATAIN
d[16] => fpreg3.DATAIN
d[17] => fpreg3~18.DATAIN
d[17] => fpreg3.DATAIN1
d[18] => fpreg3~17.DATAIN
d[18] => fpreg3.DATAIN2
d[19] => fpreg3~16.DATAIN
d[19] => fpreg3.DATAIN3
d[20] => fpreg3~15.DATAIN
d[20] => fpreg3.DATAIN4
d[21] => fpreg3~14.DATAIN
d[21] => fpreg3.DATAIN5
d[22] => fpreg3~13.DATAIN
d[22] => fpreg3.DATAIN6
d[23] => fpreg3~12.DATAIN
d[23] => fpreg3.DATAIN7
d[24] => fpreg3~11.DATAIN
d[24] => fpreg3.DATAIN8
d[25] => fpreg3~10.DATAIN
d[25] => fpreg3.DATAIN9
d[26] => fpreg3~9.DATAIN
d[26] => fpreg3.DATAIN10
d[27] => fpreg3~8.DATAIN
d[27] => fpreg3.DATAIN11
d[28] => fpreg3~7.DATAIN
d[28] => fpreg3.DATAIN12
d[29] => fpreg3~6.DATAIN
d[29] => fpreg3.DATAIN13
d[30] => fpreg3~5.DATAIN
d[30] => fpreg3.DATAIN14
d[31] => fpreg3~4.DATAIN
d[31] => fpreg3.DATAIN15
d[32] => fpreg2~19.DATAIN
d[32] => fpreg2.DATAIN
d[33] => fpreg2~18.DATAIN
d[33] => fpreg2.DATAIN1
d[34] => fpreg2~17.DATAIN
d[34] => fpreg2.DATAIN2
d[35] => fpreg2~16.DATAIN
d[35] => fpreg2.DATAIN3
d[36] => fpreg2~15.DATAIN
d[36] => fpreg2.DATAIN4
d[37] => fpreg2~14.DATAIN
d[37] => fpreg2.DATAIN5
d[38] => fpreg2~13.DATAIN
d[38] => fpreg2.DATAIN6
d[39] => fpreg2~12.DATAIN
d[39] => fpreg2.DATAIN7
d[40] => fpreg2~11.DATAIN
d[40] => fpreg2.DATAIN8
d[41] => fpreg2~10.DATAIN
d[41] => fpreg2.DATAIN9
d[42] => fpreg2~9.DATAIN
d[42] => fpreg2.DATAIN10
d[43] => fpreg2~8.DATAIN
d[43] => fpreg2.DATAIN11
d[44] => fpreg2~7.DATAIN
d[44] => fpreg2.DATAIN12
d[45] => fpreg2~6.DATAIN
d[45] => fpreg2.DATAIN13
d[46] => fpreg2~5.DATAIN
d[46] => fpreg2.DATAIN14
d[47] => fpreg2~4.DATAIN
d[47] => fpreg2.DATAIN15
d[48] => fpreg1~18.DATAIN
d[48] => fpreg1.DATAIN
d[49] => fpreg1~17.DATAIN
d[49] => fpreg1.DATAIN1
d[50] => fpreg1~16.DATAIN
d[50] => fpreg1.DATAIN2
d[51] => fpreg1~15.DATAIN
d[51] => fpreg1.DATAIN3
d[52] => fpreg1~14.DATAIN
d[52] => fpreg1.DATAIN4
d[53] => fpreg1~13.DATAIN
d[53] => fpreg1.DATAIN5
d[54] => fpreg1~12.DATAIN
d[54] => fpreg1.DATAIN6
d[55] => fpreg1~11.DATAIN
d[55] => fpreg1.DATAIN7
d[56] => fpreg1~10.DATAIN
d[56] => fpreg1.DATAIN8
d[57] => fpreg1~9.DATAIN
d[57] => fpreg1.DATAIN9
d[58] => fpreg1~8.DATAIN
d[58] => fpreg1.DATAIN10
d[59] => fpreg1~7.DATAIN
d[59] => fpreg1.DATAIN11
d[60] => fpreg1~6.DATAIN
d[60] => fpreg1.DATAIN12
d[61] => fpreg1~5.DATAIN
d[61] => fpreg1.DATAIN13
d[62] => fpreg1~4.DATAIN
d[62] => fpreg1.DATAIN14
d[63] => fpreg1~3.DATAIN
d[63] => fpreg1.DATAIN15
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[32] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[33] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[34] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[35] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[36] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[37] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[38] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[39] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[40] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[41] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[42] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[43] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[44] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[45] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[46] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[47] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[48] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[49] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[50] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[51] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[52] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[53] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[54] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[55] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[56] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[57] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[58] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[59] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[60] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[61] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[62] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[63] <= o.DB_MAX_OUTPUT_PORT_TYPE
fpmode => fpreg3.DATAB
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
fpmode => o.OUTPUTSELECT
we => process_0.IN1
clk => fpreg1~19.CLK
clk => fpreg1~0.CLK
clk => fpreg1~1.CLK
clk => fpreg1~2.CLK
clk => fpreg1~3.CLK
clk => fpreg1~4.CLK
clk => fpreg1~5.CLK
clk => fpreg1~6.CLK
clk => fpreg1~7.CLK
clk => fpreg1~8.CLK
clk => fpreg1~9.CLK
clk => fpreg1~10.CLK
clk => fpreg1~11.CLK
clk => fpreg1~12.CLK
clk => fpreg1~13.CLK
clk => fpreg1~14.CLK
clk => fpreg1~15.CLK
clk => fpreg1~16.CLK
clk => fpreg1~17.CLK
clk => fpreg1~18.CLK
clk => fpreg2~0.CLK
clk => fpreg2~1.CLK
clk => fpreg2~2.CLK
clk => fpreg2~3.CLK
clk => fpreg2~4.CLK
clk => fpreg2~5.CLK
clk => fpreg2~6.CLK
clk => fpreg2~7.CLK
clk => fpreg2~8.CLK
clk => fpreg2~9.CLK
clk => fpreg2~10.CLK
clk => fpreg2~11.CLK
clk => fpreg2~12.CLK
clk => fpreg2~13.CLK
clk => fpreg2~14.CLK
clk => fpreg2~15.CLK
clk => fpreg2~16.CLK
clk => fpreg2~17.CLK
clk => fpreg2~18.CLK
clk => fpreg2~19.CLK
clk => fpreg3~0.CLK
clk => fpreg3~1.CLK
clk => fpreg3~2.CLK
clk => fpreg3~3.CLK
clk => fpreg3~4.CLK
clk => fpreg3~5.CLK
clk => fpreg3~6.CLK
clk => fpreg3~7.CLK
clk => fpreg3~8.CLK
clk => fpreg3~9.CLK
clk => fpreg3~10.CLK
clk => fpreg3~11.CLK
clk => fpreg3~12.CLK
clk => fpreg3~13.CLK
clk => fpreg3~14.CLK
clk => fpreg3~15.CLK
clk => fpreg3~16.CLK
clk => fpreg3~17.CLK
clk => fpreg3~18.CLK
clk => fpreg3~19.CLK
clk => fpreg4~0.CLK
clk => fpreg4~1.CLK
clk => fpreg4~2.CLK
clk => fpreg4~3.CLK
clk => fpreg4~4.CLK
clk => fpreg4~5.CLK
clk => fpreg4~6.CLK
clk => fpreg4~7.CLK
clk => fpreg4~8.CLK
clk => fpreg4~9.CLK
clk => fpreg4~10.CLK
clk => fpreg4~11.CLK
clk => fpreg4~12.CLK
clk => fpreg4~13.CLK
clk => fpreg4~14.CLK
clk => fpreg4~15.CLK
clk => fpreg4~16.CLK
clk => fpreg4~17.CLK
clk => fpreg4~18.CLK
clk => fpreg4~19.CLK
clk => fpreg1.CLK0
clk => fpreg2.CLK0
clk => fpreg3.CLK0
clk => fpreg4.CLK0


|top|vt:vt0|mmu:mmu0
cpu_addr_v[0] => mmu_dato.IN1
cpu_addr_v[0] => cpu_datain.IN0
cpu_addr_v[0] => oddaddress.IN0
cpu_addr_v[0] => process_0.IN0
cpu_addr_v[0] => Add3.IN11
cpu_addr_v[0] => bus_addr.DATAA
cpu_addr_v[0] => unibus_addr.DATAA
cpu_addr_v[0] => cpu_datain.IN0
cpu_addr_v[0] => mmu_dato.IN1
cpu_addr_v[0] => process_0.IN0
cpu_addr_v[1] => Add3.IN15
cpu_addr_v[1] => bus_addr.DATAA
cpu_addr_v[1] => unibus_addr.DATAA
cpu_addr_v[1] => mmu_datain.IN1
cpu_addr_v[1] => Mux114.IN3
cpu_addr_v[1] => Mux115.IN3
cpu_addr_v[1] => Mux116.IN3
cpu_addr_v[1] => Mux117.IN3
cpu_addr_v[1] => Mux118.IN3
cpu_addr_v[1] => Mux119.IN3
cpu_addr_v[1] => process_0.IN1
cpu_addr_v[1] => Decoder1.IN3
cpu_addr_v[1] => Equal18.IN39
cpu_addr_v[1] => Equal19.IN39
cpu_addr_v[1] => Equal20.IN39
cpu_addr_v[1] => Equal21.IN39
cpu_addr_v[1] => mmu_datain.IN1
cpu_addr_v[1] => process_0.IN1
cpu_addr_v[1] => par1_00~3.DATAIN
cpu_addr_v[1] => par0_00~4.DATAIN
cpu_addr_v[1] => par1_01~4.DATAIN
cpu_addr_v[1] => par0_01~4.DATAIN
cpu_addr_v[1] => par1_11~4.DATAIN
cpu_addr_v[1] => par0_11~4.DATAIN
cpu_addr_v[1] => pdr1_00~4.DATAIN
cpu_addr_v[1] => pdr0_00~4.DATAIN
cpu_addr_v[1] => pdr1_01~4.DATAIN
cpu_addr_v[1] => pdr0_01~4.DATAIN
cpu_addr_v[1] => pdr1_11~4.DATAIN
cpu_addr_v[1] => pdr0_11~4.DATAIN
cpu_addr_v[1] => par1_00.WADDR
cpu_addr_v[1] => par1_00.RADDR
cpu_addr_v[1] => par1_01.WADDR
cpu_addr_v[1] => par1_01.RADDR
cpu_addr_v[1] => par1_11.WADDR
cpu_addr_v[1] => par1_11.RADDR
cpu_addr_v[1] => par0_00.WADDR
cpu_addr_v[1] => par0_00.RADDR
cpu_addr_v[1] => par0_01.WADDR
cpu_addr_v[1] => par0_01.RADDR
cpu_addr_v[1] => par0_11.WADDR
cpu_addr_v[1] => par0_11.RADDR
cpu_addr_v[1] => pdr1_00.WADDR
cpu_addr_v[1] => pdr1_00.RADDR
cpu_addr_v[1] => pdr1_01.WADDR
cpu_addr_v[1] => pdr1_01.RADDR
cpu_addr_v[1] => pdr1_11.WADDR
cpu_addr_v[1] => pdr1_11.RADDR
cpu_addr_v[1] => pdr0_00.WADDR
cpu_addr_v[1] => pdr0_00.RADDR
cpu_addr_v[1] => pdr0_01.WADDR
cpu_addr_v[1] => pdr0_01.RADDR
cpu_addr_v[1] => pdr0_11.WADDR
cpu_addr_v[1] => pdr0_11.RADDR
cpu_addr_v[2] => Add3.IN14
cpu_addr_v[2] => bus_addr.DATAA
cpu_addr_v[2] => unibus_addr.DATAA
cpu_addr_v[2] => Mux114.IN2
cpu_addr_v[2] => Mux115.IN2
cpu_addr_v[2] => Mux116.IN2
cpu_addr_v[2] => Mux117.IN2
cpu_addr_v[2] => Mux118.IN2
cpu_addr_v[2] => Mux119.IN2
cpu_addr_v[2] => Decoder1.IN2
cpu_addr_v[2] => ubmb0~5.DATAIN
cpu_addr_v[2] => ubmb1~5.DATAIN
cpu_addr_v[2] => ubmb2~5.DATAIN
cpu_addr_v[2] => Equal18.IN38
cpu_addr_v[2] => Equal19.IN38
cpu_addr_v[2] => Equal20.IN38
cpu_addr_v[2] => Equal21.IN38
cpu_addr_v[2] => par1_00~2.DATAIN
cpu_addr_v[2] => par0_00~3.DATAIN
cpu_addr_v[2] => par1_01~3.DATAIN
cpu_addr_v[2] => par0_01~3.DATAIN
cpu_addr_v[2] => par1_11~3.DATAIN
cpu_addr_v[2] => par0_11~3.DATAIN
cpu_addr_v[2] => pdr1_00~3.DATAIN
cpu_addr_v[2] => pdr0_00~3.DATAIN
cpu_addr_v[2] => pdr1_01~3.DATAIN
cpu_addr_v[2] => pdr0_01~3.DATAIN
cpu_addr_v[2] => pdr1_11~3.DATAIN
cpu_addr_v[2] => pdr0_11~3.DATAIN
cpu_addr_v[2] => ubmb0.WADDR
cpu_addr_v[2] => ubmb0.RADDR
cpu_addr_v[2] => ubmb1.WADDR
cpu_addr_v[2] => ubmb1.RADDR
cpu_addr_v[2] => ubmb2.WADDR
cpu_addr_v[2] => ubmb2.RADDR
cpu_addr_v[2] => par1_00.WADDR1
cpu_addr_v[2] => par1_00.RADDR1
cpu_addr_v[2] => par1_01.WADDR1
cpu_addr_v[2] => par1_01.RADDR1
cpu_addr_v[2] => par1_11.WADDR1
cpu_addr_v[2] => par1_11.RADDR1
cpu_addr_v[2] => par0_00.WADDR1
cpu_addr_v[2] => par0_00.RADDR1
cpu_addr_v[2] => par0_01.WADDR1
cpu_addr_v[2] => par0_01.RADDR1
cpu_addr_v[2] => par0_11.WADDR1
cpu_addr_v[2] => par0_11.RADDR1
cpu_addr_v[2] => pdr1_00.WADDR1
cpu_addr_v[2] => pdr1_00.RADDR1
cpu_addr_v[2] => pdr1_01.WADDR1
cpu_addr_v[2] => pdr1_01.RADDR1
cpu_addr_v[2] => pdr1_11.WADDR1
cpu_addr_v[2] => pdr1_11.RADDR1
cpu_addr_v[2] => pdr0_00.WADDR1
cpu_addr_v[2] => pdr0_00.RADDR1
cpu_addr_v[2] => pdr0_01.WADDR1
cpu_addr_v[2] => pdr0_01.RADDR1
cpu_addr_v[2] => pdr0_11.WADDR1
cpu_addr_v[2] => pdr0_11.RADDR1
cpu_addr_v[3] => Add3.IN13
cpu_addr_v[3] => bus_addr.DATAA
cpu_addr_v[3] => unibus_addr.DATAA
cpu_addr_v[3] => Mux114.IN1
cpu_addr_v[3] => Mux115.IN1
cpu_addr_v[3] => Mux116.IN1
cpu_addr_v[3] => Mux117.IN1
cpu_addr_v[3] => Mux118.IN1
cpu_addr_v[3] => Mux119.IN1
cpu_addr_v[3] => Decoder1.IN1
cpu_addr_v[3] => ubmb0~4.DATAIN
cpu_addr_v[3] => ubmb1~4.DATAIN
cpu_addr_v[3] => ubmb2~4.DATAIN
cpu_addr_v[3] => Equal18.IN37
cpu_addr_v[3] => Equal19.IN37
cpu_addr_v[3] => Equal20.IN37
cpu_addr_v[3] => Equal21.IN37
cpu_addr_v[3] => par1_00~1.DATAIN
cpu_addr_v[3] => par0_00~2.DATAIN
cpu_addr_v[3] => par1_01~2.DATAIN
cpu_addr_v[3] => par0_01~2.DATAIN
cpu_addr_v[3] => par1_11~2.DATAIN
cpu_addr_v[3] => par0_11~2.DATAIN
cpu_addr_v[3] => pdr1_00~2.DATAIN
cpu_addr_v[3] => pdr0_00~2.DATAIN
cpu_addr_v[3] => pdr1_01~2.DATAIN
cpu_addr_v[3] => pdr0_01~2.DATAIN
cpu_addr_v[3] => pdr1_11~2.DATAIN
cpu_addr_v[3] => pdr0_11~2.DATAIN
cpu_addr_v[3] => ubmb0.WADDR1
cpu_addr_v[3] => ubmb0.RADDR1
cpu_addr_v[3] => ubmb1.WADDR1
cpu_addr_v[3] => ubmb1.RADDR1
cpu_addr_v[3] => ubmb2.WADDR1
cpu_addr_v[3] => ubmb2.RADDR1
cpu_addr_v[3] => par1_00.WADDR2
cpu_addr_v[3] => par1_00.RADDR2
cpu_addr_v[3] => par1_01.WADDR2
cpu_addr_v[3] => par1_01.RADDR2
cpu_addr_v[3] => par1_11.WADDR2
cpu_addr_v[3] => par1_11.RADDR2
cpu_addr_v[3] => par0_00.WADDR2
cpu_addr_v[3] => par0_00.RADDR2
cpu_addr_v[3] => par0_01.WADDR2
cpu_addr_v[3] => par0_01.RADDR2
cpu_addr_v[3] => par0_11.WADDR2
cpu_addr_v[3] => par0_11.RADDR2
cpu_addr_v[3] => pdr1_00.WADDR2
cpu_addr_v[3] => pdr1_00.RADDR2
cpu_addr_v[3] => pdr1_01.WADDR2
cpu_addr_v[3] => pdr1_01.RADDR2
cpu_addr_v[3] => pdr1_11.WADDR2
cpu_addr_v[3] => pdr1_11.RADDR2
cpu_addr_v[3] => pdr0_00.WADDR2
cpu_addr_v[3] => pdr0_00.RADDR2
cpu_addr_v[3] => pdr0_01.WADDR2
cpu_addr_v[3] => pdr0_01.RADDR2
cpu_addr_v[3] => pdr0_11.WADDR2
cpu_addr_v[3] => pdr0_11.RADDR2
cpu_addr_v[4] => Add3.IN12
cpu_addr_v[4] => bus_addr.DATAA
cpu_addr_v[4] => unibus_addr.DATAA
cpu_addr_v[4] => Mux114.IN0
cpu_addr_v[4] => Mux115.IN0
cpu_addr_v[4] => Mux116.IN0
cpu_addr_v[4] => Mux117.IN0
cpu_addr_v[4] => Mux118.IN0
cpu_addr_v[4] => Mux119.IN0
cpu_addr_v[4] => Decoder1.IN0
cpu_addr_v[4] => ubmb0~3.DATAIN
cpu_addr_v[4] => ubmb1~3.DATAIN
cpu_addr_v[4] => ubmb2~3.DATAIN
cpu_addr_v[4] => Equal18.IN36
cpu_addr_v[4] => Equal19.IN36
cpu_addr_v[4] => Equal20.IN36
cpu_addr_v[4] => Equal21.IN36
cpu_addr_v[4] => mmu_addr_match.IN1
cpu_addr_v[4] => par1_00~0.DATAIN
cpu_addr_v[4] => par0_00~1.DATAIN
cpu_addr_v[4] => par1_01~1.DATAIN
cpu_addr_v[4] => par0_01~1.DATAIN
cpu_addr_v[4] => par1_11~1.DATAIN
cpu_addr_v[4] => par0_11~1.DATAIN
cpu_addr_v[4] => pdr1_00~1.DATAIN
cpu_addr_v[4] => pdr0_00~1.DATAIN
cpu_addr_v[4] => pdr1_01~1.DATAIN
cpu_addr_v[4] => pdr0_01~1.DATAIN
cpu_addr_v[4] => pdr1_11~1.DATAIN
cpu_addr_v[4] => pdr0_11~1.DATAIN
cpu_addr_v[4] => ubmb0.WADDR2
cpu_addr_v[4] => ubmb0.RADDR2
cpu_addr_v[4] => ubmb1.WADDR2
cpu_addr_v[4] => ubmb1.RADDR2
cpu_addr_v[4] => ubmb2.WADDR2
cpu_addr_v[4] => ubmb2.RADDR2
cpu_addr_v[4] => par1_00.WADDR3
cpu_addr_v[4] => par1_00.RADDR3
cpu_addr_v[4] => par1_01.WADDR3
cpu_addr_v[4] => par1_01.RADDR3
cpu_addr_v[4] => par1_11.WADDR3
cpu_addr_v[4] => par1_11.RADDR3
cpu_addr_v[4] => par0_00.WADDR3
cpu_addr_v[4] => par0_00.RADDR3
cpu_addr_v[4] => par0_01.WADDR3
cpu_addr_v[4] => par0_01.RADDR3
cpu_addr_v[4] => par0_11.WADDR3
cpu_addr_v[4] => par0_11.RADDR3
cpu_addr_v[4] => pdr1_00.WADDR3
cpu_addr_v[4] => pdr1_00.RADDR3
cpu_addr_v[4] => pdr1_01.WADDR3
cpu_addr_v[4] => pdr1_01.RADDR3
cpu_addr_v[4] => pdr1_11.WADDR3
cpu_addr_v[4] => pdr1_11.RADDR3
cpu_addr_v[4] => pdr0_00.WADDR3
cpu_addr_v[4] => pdr0_00.RADDR3
cpu_addr_v[4] => pdr0_01.WADDR3
cpu_addr_v[4] => pdr0_01.RADDR3
cpu_addr_v[4] => pdr0_11.WADDR3
cpu_addr_v[4] => pdr0_11.RADDR3
cpu_addr_v[5] => Equal18.IN40
cpu_addr_v[5] => Equal19.IN40
cpu_addr_v[5] => Equal20.IN40
cpu_addr_v[5] => Equal21.IN40
cpu_addr_v[5] => Add3.IN16
cpu_addr_v[5] => bus_addr.DATAA
cpu_addr_v[5] => unibus_addr.DATAA
cpu_addr_v[5] => ubmb0~2.DATAIN
cpu_addr_v[5] => ubmb1~2.DATAIN
cpu_addr_v[5] => ubmb2~2.DATAIN
cpu_addr_v[5] => Equal27.IN40
cpu_addr_v[5] => Equal28.IN40
cpu_addr_v[5] => Equal29.IN40
cpu_addr_v[5] => Equal30.IN40
cpu_addr_v[5] => Equal31.IN40
cpu_addr_v[5] => Equal32.IN40
cpu_addr_v[5] => ubmb0.WADDR3
cpu_addr_v[5] => ubmb0.RADDR3
cpu_addr_v[5] => ubmb1.WADDR3
cpu_addr_v[5] => ubmb1.RADDR3
cpu_addr_v[5] => ubmb2.WADDR3
cpu_addr_v[5] => ubmb2.RADDR3
cpu_addr_v[6] => Add0.IN12
cpu_addr_v[6] => Add1.IN16
cpu_addr_v[6] => addr_p.DATAA
cpu_addr_v[6] => LessThan0.IN7
cpu_addr_v[6] => LessThan1.IN7
cpu_addr_v[6] => ubmb0~1.DATAIN
cpu_addr_v[6] => ubmb1~1.DATAIN
cpu_addr_v[6] => ubmb2~1.DATAIN
cpu_addr_v[6] => ubmb0.WADDR4
cpu_addr_v[6] => ubmb1.WADDR4
cpu_addr_v[6] => ubmb2.WADDR4
cpu_addr_v[7] => Add0.IN11
cpu_addr_v[7] => Add1.IN15
cpu_addr_v[7] => addr_p.DATAA
cpu_addr_v[7] => LessThan0.IN6
cpu_addr_v[7] => LessThan1.IN6
cpu_addr_v[8] => Add0.IN10
cpu_addr_v[8] => Add1.IN14
cpu_addr_v[8] => addr_p.DATAA
cpu_addr_v[8] => LessThan0.IN5
cpu_addr_v[8] => LessThan1.IN5
cpu_addr_v[9] => Add0.IN9
cpu_addr_v[9] => Add1.IN13
cpu_addr_v[9] => addr_p.DATAA
cpu_addr_v[9] => LessThan0.IN4
cpu_addr_v[9] => LessThan1.IN4
cpu_addr_v[10] => Add0.IN8
cpu_addr_v[10] => Add1.IN12
cpu_addr_v[10] => addr_p.DATAA
cpu_addr_v[10] => LessThan0.IN3
cpu_addr_v[10] => LessThan1.IN3
cpu_addr_v[11] => Add0.IN7
cpu_addr_v[11] => Add1.IN11
cpu_addr_v[11] => addr_p.DATAA
cpu_addr_v[11] => LessThan0.IN2
cpu_addr_v[11] => LessThan1.IN2
cpu_addr_v[12] => Add0.IN6
cpu_addr_v[12] => Add1.IN10
cpu_addr_v[12] => addr_p.DATAA
cpu_addr_v[12] => LessThan0.IN1
cpu_addr_v[12] => LessThan1.IN1
cpu_addr_v[13] => Equal4.IN5
cpu_addr_v[13] => addr_p.DATAA
cpu_addr_v[13] => sr0.DATAB
cpu_addr_v[13] => Decoder0.IN3
cpu_addr_v[13] => par1_00.PORTBRADDR
cpu_addr_v[13] => par1_01.PORTBRADDR
cpu_addr_v[13] => par1_11.PORTBRADDR
cpu_addr_v[13] => par0_00.PORTBRADDR
cpu_addr_v[13] => par0_01.PORTBRADDR
cpu_addr_v[13] => par0_11.PORTBRADDR
cpu_addr_v[13] => pdr1_00.PORTBRADDR
cpu_addr_v[13] => pdr1_01.PORTBRADDR
cpu_addr_v[13] => pdr1_11.PORTBRADDR
cpu_addr_v[13] => pdr0_00.PORTBRADDR
cpu_addr_v[13] => pdr0_01.PORTBRADDR
cpu_addr_v[13] => pdr0_11.PORTBRADDR
cpu_addr_v[14] => Equal4.IN4
cpu_addr_v[14] => addr_p.DATAA
cpu_addr_v[14] => sr0.DATAB
cpu_addr_v[14] => Decoder0.IN2
cpu_addr_v[14] => par1_00.PORTBRADDR1
cpu_addr_v[14] => par1_01.PORTBRADDR1
cpu_addr_v[14] => par1_11.PORTBRADDR1
cpu_addr_v[14] => par0_00.PORTBRADDR1
cpu_addr_v[14] => par0_01.PORTBRADDR1
cpu_addr_v[14] => par0_11.PORTBRADDR1
cpu_addr_v[14] => pdr1_00.PORTBRADDR1
cpu_addr_v[14] => pdr1_01.PORTBRADDR1
cpu_addr_v[14] => pdr1_11.PORTBRADDR1
cpu_addr_v[14] => pdr0_00.PORTBRADDR1
cpu_addr_v[14] => pdr0_01.PORTBRADDR1
cpu_addr_v[14] => pdr0_11.PORTBRADDR1
cpu_addr_v[15] => Equal4.IN3
cpu_addr_v[15] => addr_p.DATAA
cpu_addr_v[15] => sr0.DATAB
cpu_addr_v[15] => Decoder0.IN1
cpu_addr_v[15] => par1_00.PORTBRADDR2
cpu_addr_v[15] => par1_01.PORTBRADDR2
cpu_addr_v[15] => par1_11.PORTBRADDR2
cpu_addr_v[15] => par0_00.PORTBRADDR2
cpu_addr_v[15] => par0_01.PORTBRADDR2
cpu_addr_v[15] => par0_11.PORTBRADDR2
cpu_addr_v[15] => pdr1_00.PORTBRADDR2
cpu_addr_v[15] => pdr1_01.PORTBRADDR2
cpu_addr_v[15] => pdr1_11.PORTBRADDR2
cpu_addr_v[15] => pdr0_00.PORTBRADDR2
cpu_addr_v[15] => pdr0_01.PORTBRADDR2
cpu_addr_v[15] => pdr0_11.PORTBRADDR2
cpu_datain[0] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[1] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[2] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[3] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[4] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[5] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[6] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[7] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[8] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[9] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[10] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[11] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[12] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[13] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[14] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_datain[15] <= cpu_datain.DB_MAX_OUTPUT_PORT_TYPE
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[0] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[1] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[2] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[3] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[4] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[5] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[6] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[7] => mmu_dato.DATAB
cpu_dataout[8] => mmu_dato.DATAB
cpu_dataout[8] => mmu_dato.DATAB
cpu_dataout[9] => mmu_dato.DATAB
cpu_dataout[9] => mmu_dato.DATAB
cpu_dataout[10] => mmu_dato.DATAB
cpu_dataout[10] => mmu_dato.DATAB
cpu_dataout[11] => mmu_dato.DATAB
cpu_dataout[11] => mmu_dato.DATAB
cpu_dataout[12] => mmu_dato.DATAB
cpu_dataout[12] => mmu_dato.DATAB
cpu_dataout[13] => mmu_dato.DATAB
cpu_dataout[13] => mmu_dato.DATAB
cpu_dataout[14] => mmu_dato.DATAB
cpu_dataout[14] => mmu_dato.DATAB
cpu_dataout[15] => mmu_dato.DATAB
cpu_dataout[15] => mmu_dato.DATAB
cpu_rd => abort_nonresident.IN0
cpu_rd => trap_mm.IN1
cpu_rd => bus_control_dati.IN0
cpu_rd => unibus_control_dati.IN1
cpu_rd => process_0.IN1
cpu_rd => paro2valid.OUTPUTSELECT
cpu_rd => par1_00.OUTPUTSELECT
cpu_rd => par0_00.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => paro2.OUTPUTSELECT
cpu_rd => par1_01.OUTPUTSELECT
cpu_rd => par0_01.OUTPUTSELECT
cpu_rd => par1_11.OUTPUTSELECT
cpu_rd => par0_11.OUTPUTSELECT
cpu_rd => pdro2valid.OUTPUTSELECT
cpu_rd => pdr1_00.OUTPUTSELECT
cpu_rd => pdr0_00.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdro2.OUTPUTSELECT
cpu_rd => pdra.OUTPUTSELECT
cpu_rd => pdrw.OUTPUTSELECT
cpu_rd => pdr1_01.OUTPUTSELECT
cpu_rd => pdr0_01.OUTPUTSELECT
cpu_rd => pdr1_11.OUTPUTSELECT
cpu_rd => pdr0_11.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmo2.OUTPUTSELECT
cpu_rd => ubmb0.OUTPUTSELECT
cpu_rd => ubmb1.OUTPUTSELECT
cpu_rd => ubmb2.OUTPUTSELECT
cpu_rd => ubmo2valid.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr0.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => sr3.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_a.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => kpdr_w.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_a.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => spdr_w.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_a.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => updr_w.OUTPUTSELECT
cpu_rd => bus_control_dato.IN0
cpu_rd => unibus_control_dato.IN1
cpu_wr => abort_nonresident.IN1
cpu_wr => abort_readonly.IN1
cpu_wr => abort_readonly.IN1
cpu_wr => trap_mm.IN1
cpu_wr => bus_control_dato.IN1
cpu_wr => unibus_control_dato.IN1
cpu_wr => mmu_dato.IN0
cpu_wr => mmu_dato.IN0
cpu_wr => process_0.IN1
cpu_wr => process_0.IN1
cpu_wr => mmu_lma_c1.DATAB
cpu_wr => par1_00.OUTPUTSELECT
cpu_wr => par0_00.OUTPUTSELECT
cpu_wr => par1_01.OUTPUTSELECT
cpu_wr => par0_01.OUTPUTSELECT
cpu_wr => par1_11.OUTPUTSELECT
cpu_wr => par0_11.OUTPUTSELECT
cpu_wr => pdr1_00.OUTPUTSELECT
cpu_wr => pdr0_00.OUTPUTSELECT
cpu_wr => pdr1_01.OUTPUTSELECT
cpu_wr => pdr0_01.OUTPUTSELECT
cpu_wr => pdr1_11.OUTPUTSELECT
cpu_wr => pdr0_11.OUTPUTSELECT
cpu_wr => ubmb0.OUTPUTSELECT
cpu_wr => ubmb1.OUTPUTSELECT
cpu_wr => ubmb2.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr0.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => sr3.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_a.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => kpdr_w.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_a.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => spdr_w.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_a.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_wr => updr_w.OUTPUTSELECT
cpu_dw8 => bus_control_datob.IN1
cpu_dw8 => unibus_control_datob.IN1
cpu_dw8 => mmu_dato.IN1
cpu_dw8 => cpu_datain.IN1
cpu_dw8 => cpu_datain.IN1
cpu_dw8 => mmu_lma_c0.DATAB
cpu_dw8 => oddaddress.IN1
cpu_dw8 => mmu_dato.IN1
cpu_dw8 => process_0.IN1
cpu_dw8 => process_0.IN1
cpu_cp => psw_mmumode[1].OUTPUTSELECT
cpu_cp => psw_mmumode[0].OUTPUTSELECT
mmutrap <= mmutrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_mmutrap => mmutrap.OUTPUTSELECT
mmuabort <= mmuabort.DB_MAX_OUTPUT_PORT_TYPE
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => sr1.OUTPUTSELECT
ack_mmuabort => abort_acknowledged.OUTPUTSELECT
mmuoddabort <= oddabort.DB_MAX_OUTPUT_PORT_TYPE
sr0_ic => sr0.DATAB
sr1_in[0] => sr1.DATAB
sr1_in[0] => sr1.DATAB
sr1_in[1] => sr1.DATAB
sr1_in[1] => sr1.DATAB
sr1_in[2] => sr1.DATAB
sr1_in[2] => sr1.DATAB
sr1_in[3] => sr1.DATAB
sr1_in[3] => sr1.DATAB
sr1_in[4] => sr1.DATAB
sr1_in[4] => sr1.DATAB
sr1_in[5] => sr1.DATAB
sr1_in[5] => sr1.DATAB
sr1_in[6] => sr1.DATAB
sr1_in[6] => sr1.DATAB
sr1_in[7] => sr1.DATAB
sr1_in[7] => sr1.DATAB
sr1_in[8] => sr1.DATAB
sr1_in[8] => sr1.DATAB
sr1_in[9] => sr1.DATAB
sr1_in[9] => sr1.DATAB
sr1_in[10] => sr1.DATAB
sr1_in[10] => sr1.DATAB
sr1_in[11] => sr1.DATAB
sr1_in[11] => sr1.DATAB
sr1_in[12] => sr1.DATAB
sr1_in[12] => sr1.DATAB
sr1_in[13] => sr1.DATAB
sr1_in[13] => sr1.DATAB
sr1_in[14] => sr1.DATAB
sr1_in[14] => sr1.DATAB
sr1_in[15] => sr1.DATAB
sr1_in[15] => sr1.DATAB
sr2_in[0] => sr2.DATAB
sr2_in[0] => sr2.DATAB
sr2_in[1] => sr2.DATAB
sr2_in[1] => sr2.DATAB
sr2_in[2] => sr2.DATAB
sr2_in[2] => sr2.DATAB
sr2_in[3] => sr2.DATAB
sr2_in[3] => sr2.DATAB
sr2_in[4] => sr2.DATAB
sr2_in[4] => sr2.DATAB
sr2_in[5] => sr2.DATAB
sr2_in[5] => sr2.DATAB
sr2_in[6] => sr2.DATAB
sr2_in[6] => sr2.DATAB
sr2_in[7] => sr2.DATAB
sr2_in[7] => sr2.DATAB
sr2_in[8] => sr2.DATAB
sr2_in[8] => sr2.DATAB
sr2_in[9] => sr2.DATAB
sr2_in[9] => sr2.DATAB
sr2_in[10] => sr2.DATAB
sr2_in[10] => sr2.DATAB
sr2_in[11] => sr2.DATAB
sr2_in[11] => sr2.DATAB
sr2_in[12] => sr2.DATAB
sr2_in[12] => sr2.DATAB
sr2_in[13] => sr2.DATAB
sr2_in[13] => sr2.DATAB
sr2_in[14] => sr2.DATAB
sr2_in[14] => sr2.DATAB
sr2_in[15] => sr2.DATAB
sr2_in[15] => sr2.DATAB
dstfreference => addr_p.IN1
sr3csmenable <= sr3csmenable.DB_MAX_OUTPUT_PORT_TYPE
ifetch => abort_acknowledged.OUTPUTSELECT
mmu_lma_c1 <= mmu_lma_c1~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_c0 <= mmu_lma_c0~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[0] <= mmu_lma_eub[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[1] <= mmu_lma_eub[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[2] <= mmu_lma_eub[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[3] <= mmu_lma_eub[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[4] <= mmu_lma_eub[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[5] <= mmu_lma_eub[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[6] <= mmu_lma_eub[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[7] <= mmu_lma_eub[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[8] <= mmu_lma_eub[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[9] <= mmu_lma_eub[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[10] <= mmu_lma_eub[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[11] <= mmu_lma_eub[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[12] <= mmu_lma_eub[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[13] <= mmu_lma_eub[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[14] <= mmu_lma_eub[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[15] <= mmu_lma_eub[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[16] <= mmu_lma_eub[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[17] <= mmu_lma_eub[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[18] <= mmu_lma_eub[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[19] <= mmu_lma_eub[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[20] <= mmu_lma_eub[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmu_lma_eub[21] <= mmu_lma_eub[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_unibus_mapped <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[1] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[2] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[3] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[4] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[5] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[6] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[7] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[8] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[9] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[10] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[11] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[12] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[13] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[14] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[15] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[16] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[17] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[18] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[19] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[20] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[21] <= bus_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[0] => mmu_datain.DATAA
bus_dati[0] => unibus_busmaster_dati[0].DATAIN
bus_dati[1] => mmu_datain.DATAA
bus_dati[1] => unibus_busmaster_dati[1].DATAIN
bus_dati[2] => mmu_datain.DATAA
bus_dati[2] => unibus_busmaster_dati[2].DATAIN
bus_dati[3] => mmu_datain.DATAA
bus_dati[3] => unibus_busmaster_dati[3].DATAIN
bus_dati[4] => mmu_datain.DATAA
bus_dati[4] => unibus_busmaster_dati[4].DATAIN
bus_dati[5] => mmu_datain.DATAA
bus_dati[5] => unibus_busmaster_dati[5].DATAIN
bus_dati[6] => mmu_datain.DATAA
bus_dati[6] => unibus_busmaster_dati[6].DATAIN
bus_dati[7] => mmu_datain.DATAA
bus_dati[7] => unibus_busmaster_dati[7].DATAIN
bus_dati[8] => mmu_datain.DATAA
bus_dati[8] => unibus_busmaster_dati[8].DATAIN
bus_dati[9] => mmu_datain.DATAA
bus_dati[9] => unibus_busmaster_dati[9].DATAIN
bus_dati[10] => mmu_datain.DATAA
bus_dati[10] => unibus_busmaster_dati[10].DATAIN
bus_dati[11] => mmu_datain.DATAA
bus_dati[11] => unibus_busmaster_dati[11].DATAIN
bus_dati[12] => mmu_datain.DATAA
bus_dati[12] => unibus_busmaster_dati[12].DATAIN
bus_dati[13] => mmu_datain.DATAA
bus_dati[13] => unibus_busmaster_dati[13].DATAIN
bus_dati[14] => mmu_datain.DATAA
bus_dati[14] => unibus_busmaster_dati[14].DATAIN
bus_dati[15] => mmu_datain.DATAA
bus_dati[15] => unibus_busmaster_dati[15].DATAIN
bus_dato[0] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[1] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[2] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[3] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[4] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[5] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[6] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[7] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[8] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[9] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[10] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[11] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[12] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[13] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[14] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[15] <= bus_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dati <= bus_control_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_control_dato <= bus_control_dato.DB_MAX_OUTPUT_PORT_TYPE
bus_control_datob <= bus_control_datob.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[0] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[1] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[2] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[3] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[4] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[5] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[6] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[7] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[8] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[9] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[10] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[11] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[12] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[13] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[14] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[15] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[16] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_addr[17] <= unibus_addr.DB_MAX_OUTPUT_PORT_TYPE
unibus_dati[0] => mmu_datain.DATAB
unibus_dati[1] => mmu_datain.DATAB
unibus_dati[2] => mmu_datain.DATAB
unibus_dati[3] => mmu_datain.DATAB
unibus_dati[4] => mmu_datain.DATAB
unibus_dati[5] => mmu_datain.DATAB
unibus_dati[6] => mmu_datain.DATAB
unibus_dati[7] => mmu_datain.DATAB
unibus_dati[8] => mmu_datain.DATAB
unibus_dati[9] => mmu_datain.DATAB
unibus_dati[10] => mmu_datain.DATAB
unibus_dati[11] => mmu_datain.DATAB
unibus_dati[12] => mmu_datain.DATAB
unibus_dati[13] => mmu_datain.DATAB
unibus_dati[14] => mmu_datain.DATAB
unibus_dati[15] => mmu_datain.DATAB
unibus_dato[0] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[1] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[2] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[3] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[4] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[5] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[6] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[7] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[8] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[9] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[10] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[11] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[12] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[13] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[14] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_dato[15] <= mmu_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_dati <= unibus_control_dati.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_dato <= unibus_control_dato.DB_MAX_OUTPUT_PORT_TYPE
unibus_control_datob <= unibus_control_datob.DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_addr[0] => Add2.IN23
unibus_busmaster_addr[0] => bus_addr.DATAB
unibus_busmaster_addr[0] => unibus_addr.DATAB
unibus_busmaster_addr[1] => Add2.IN22
unibus_busmaster_addr[1] => bus_addr.DATAB
unibus_busmaster_addr[1] => unibus_addr.DATAB
unibus_busmaster_addr[2] => Add2.IN21
unibus_busmaster_addr[2] => bus_addr.DATAB
unibus_busmaster_addr[2] => unibus_addr.DATAB
unibus_busmaster_addr[3] => Add2.IN20
unibus_busmaster_addr[3] => bus_addr.DATAB
unibus_busmaster_addr[3] => unibus_addr.DATAB
unibus_busmaster_addr[4] => Add2.IN19
unibus_busmaster_addr[4] => bus_addr.DATAB
unibus_busmaster_addr[4] => unibus_addr.DATAB
unibus_busmaster_addr[5] => Add2.IN18
unibus_busmaster_addr[5] => bus_addr.DATAB
unibus_busmaster_addr[5] => unibus_addr.DATAB
unibus_busmaster_addr[6] => Add2.IN17
unibus_busmaster_addr[6] => bus_addr.DATAB
unibus_busmaster_addr[6] => unibus_addr.DATAB
unibus_busmaster_addr[7] => Add2.IN16
unibus_busmaster_addr[7] => bus_addr.DATAB
unibus_busmaster_addr[7] => unibus_addr.DATAB
unibus_busmaster_addr[8] => Add2.IN15
unibus_busmaster_addr[8] => bus_addr.DATAB
unibus_busmaster_addr[8] => unibus_addr.DATAB
unibus_busmaster_addr[9] => Add2.IN14
unibus_busmaster_addr[9] => bus_addr.DATAB
unibus_busmaster_addr[9] => unibus_addr.DATAB
unibus_busmaster_addr[10] => Add2.IN13
unibus_busmaster_addr[10] => bus_addr.DATAB
unibus_busmaster_addr[10] => unibus_addr.DATAB
unibus_busmaster_addr[11] => Add2.IN12
unibus_busmaster_addr[11] => bus_addr.DATAB
unibus_busmaster_addr[11] => unibus_addr.DATAB
unibus_busmaster_addr[12] => Add2.IN11
unibus_busmaster_addr[12] => bus_addr.DATAB
unibus_busmaster_addr[12] => unibus_addr.DATAB
unibus_busmaster_addr[13] => ubmb2.raddr_b[0].DATAA
unibus_busmaster_addr[13] => bus_addr.DATAB
unibus_busmaster_addr[13] => Equal16.IN9
unibus_busmaster_addr[13] => unibus_addr.DATAB
unibus_busmaster_addr[14] => ubmb2.raddr_b[1].DATAA
unibus_busmaster_addr[14] => bus_addr.DATAB
unibus_busmaster_addr[14] => Equal16.IN8
unibus_busmaster_addr[14] => unibus_addr.DATAB
unibus_busmaster_addr[15] => ubmb2.raddr_b[2].DATAA
unibus_busmaster_addr[15] => bus_addr.DATAB
unibus_busmaster_addr[15] => Equal16.IN7
unibus_busmaster_addr[15] => unibus_addr.DATAB
unibus_busmaster_addr[16] => ubmb2.raddr_b[3].DATAA
unibus_busmaster_addr[16] => bus_addr.DATAB
unibus_busmaster_addr[16] => Equal16.IN6
unibus_busmaster_addr[16] => unibus_addr.DATAB
unibus_busmaster_addr[17] => ubmb2.raddr_b[4].DATAA
unibus_busmaster_addr[17] => bus_addr.DATAB
unibus_busmaster_addr[17] => Equal16.IN5
unibus_busmaster_addr[17] => unibus_addr.DATAB
unibus_busmaster_dati[0] <= bus_dati[0].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[1] <= bus_dati[1].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[2] <= bus_dati[2].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[3] <= bus_dati[3].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[4] <= bus_dati[4].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[5] <= bus_dati[5].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[6] <= bus_dati[6].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[7] <= bus_dati[7].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[8] <= bus_dati[8].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[9] <= bus_dati[9].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[10] <= bus_dati[10].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[11] <= bus_dati[11].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[12] <= bus_dati[12].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[13] <= bus_dati[13].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[14] <= bus_dati[14].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dati[15] <= bus_dati[15].DB_MAX_OUTPUT_PORT_TYPE
unibus_busmaster_dato[0] => bus_dato.DATAA
unibus_busmaster_dato[1] => bus_dato.DATAA
unibus_busmaster_dato[2] => bus_dato.DATAA
unibus_busmaster_dato[3] => bus_dato.DATAA
unibus_busmaster_dato[4] => bus_dato.DATAA
unibus_busmaster_dato[5] => bus_dato.DATAA
unibus_busmaster_dato[6] => bus_dato.DATAA
unibus_busmaster_dato[7] => bus_dato.DATAA
unibus_busmaster_dato[8] => bus_dato.DATAA
unibus_busmaster_dato[9] => bus_dato.DATAA
unibus_busmaster_dato[10] => bus_dato.DATAA
unibus_busmaster_dato[11] => bus_dato.DATAA
unibus_busmaster_dato[12] => bus_dato.DATAA
unibus_busmaster_dato[13] => bus_dato.DATAA
unibus_busmaster_dato[14] => bus_dato.DATAA
unibus_busmaster_dato[15] => bus_dato.DATAA
unibus_busmaster_control_dati => bus_control_dati.DATAB
unibus_busmaster_control_dati => unibus_control_dati.IN1
unibus_busmaster_control_dato => bus_control_dato.DATAB
unibus_busmaster_control_dato => unibus_control_dato.IN1
unibus_busmaster_control_datob => bus_control_datob.DATAB
unibus_busmaster_control_datob => unibus_control_datob.IN1
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.IN1
unibus_busmaster_control_npg => bus_control_dati.IN1
unibus_busmaster_control_npg => unibus_addr.IN1
unibus_busmaster_control_npg => ubmmaddr[21].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[20].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[19].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[18].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[17].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[16].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[15].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[14].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[13].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[12].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[11].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[10].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[9].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[8].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[7].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[6].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[5].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[4].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[3].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[2].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[1].OUTPUTSELECT
unibus_busmaster_control_npg => ubmmaddr[0].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[4].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[3].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[2].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[1].OUTPUTSELECT
unibus_busmaster_control_npg => ubmb2.raddr_b[0].OUTPUTSELECT
unibus_busmaster_control_npg => bus_addr.IN1
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_dato.OUTPUTSELECT
unibus_busmaster_control_npg => bus_control_dati.IN1
unibus_busmaster_control_npg => bus_control_dato.IN1
cons_exadep => ppraddr[5].OUTPUTSELECT
cons_exadep => ppraddr[4].OUTPUTSELECT
cons_exadep => pdr0_11.raddr_b[3].OUTPUTSELECT
cons_exadep => addr_p.IN0
cons_consphy[0] => ~NO_FANOUT~
cons_consphy[1] => ~NO_FANOUT~
cons_consphy[2] => ~NO_FANOUT~
cons_consphy[3] => ~NO_FANOUT~
cons_consphy[4] => ~NO_FANOUT~
cons_consphy[5] => ~NO_FANOUT~
cons_consphy[6] => ubmb2.raddr_a[4].DATAB
cons_consphy[7] => addr_p[7].DATAB
cons_consphy[8] => addr_p[8].DATAB
cons_consphy[9] => addr_p[9].DATAB
cons_consphy[10] => addr_p[10].DATAB
cons_consphy[11] => addr_p[11].DATAB
cons_consphy[12] => addr_p[12].DATAB
cons_consphy[13] => addr_p24z5[13].DATAB
cons_consphy[14] => addr_p24z5[14].DATAB
cons_consphy[15] => addr_p24z5[15].DATAB
cons_consphy[16] => addr_p24z5[16].DATAB
cons_consphy[17] => addr_p24z5[17].DATAB
cons_consphy[18] => addr_p24z5[18].DATAB
cons_consphy[19] => addr_p24z5[19].DATAB
cons_consphy[20] => addr_p24z5[20].DATAB
cons_consphy[21] => addr_p24z5[21].DATAB
cons_adss_mode[0] => ppraddr[4].DATAB
cons_adss_mode[1] => ppraddr[5].DATAB
cons_adss_id => pdr0_11.raddr_b[3].DATAB
cons_adss_cons => addr_p.IN1
cons_map16 <= cons_map16.DB_MAX_OUTPUT_PORT_TYPE
cons_map18 <= addr_p.DB_MAX_OUTPUT_PORT_TYPE
cons_map22 <= cons_map22.DB_MAX_OUTPUT_PORT_TYPE
cons_id <= sr3id.DB_MAX_OUTPUT_PORT_TYPE
modelcode[0] => Mux0.IN263
modelcode[0] => Mux1.IN263
modelcode[0] => Mux2.IN263
modelcode[0] => Mux3.IN263
modelcode[0] => Mux4.IN263
modelcode[0] => Mux5.IN263
modelcode[0] => Mux6.IN263
modelcode[0] => Mux7.IN263
modelcode[0] => Mux8.IN263
modelcode[0] => Mux9.IN263
modelcode[0] => Mux10.IN263
modelcode[0] => Mux11.IN263
modelcode[0] => Mux12.IN263
modelcode[0] => Mux13.IN263
modelcode[0] => Mux14.IN263
modelcode[0] => Mux15.IN263
modelcode[0] => Mux16.IN263
modelcode[0] => Mux17.IN263
modelcode[0] => Equal24.IN3
modelcode[0] => Equal25.IN7
modelcode[1] => Mux0.IN262
modelcode[1] => Mux1.IN262
modelcode[1] => Mux2.IN262
modelcode[1] => Mux3.IN262
modelcode[1] => Mux4.IN262
modelcode[1] => Mux5.IN262
modelcode[1] => Mux6.IN262
modelcode[1] => Mux7.IN262
modelcode[1] => Mux8.IN262
modelcode[1] => Mux9.IN262
modelcode[1] => Mux10.IN262
modelcode[1] => Mux11.IN262
modelcode[1] => Mux12.IN262
modelcode[1] => Mux13.IN262
modelcode[1] => Mux14.IN262
modelcode[1] => Mux15.IN262
modelcode[1] => Mux16.IN262
modelcode[1] => Mux17.IN262
modelcode[1] => Equal24.IN2
modelcode[1] => Equal25.IN6
modelcode[2] => Mux0.IN261
modelcode[2] => Mux1.IN261
modelcode[2] => Mux2.IN261
modelcode[2] => Mux3.IN261
modelcode[2] => Mux4.IN261
modelcode[2] => Mux5.IN261
modelcode[2] => Mux6.IN261
modelcode[2] => Mux7.IN261
modelcode[2] => Mux8.IN261
modelcode[2] => Mux9.IN261
modelcode[2] => Mux10.IN261
modelcode[2] => Mux11.IN261
modelcode[2] => Mux12.IN261
modelcode[2] => Mux13.IN261
modelcode[2] => Mux14.IN261
modelcode[2] => Mux15.IN261
modelcode[2] => Mux16.IN261
modelcode[2] => Mux17.IN261
modelcode[2] => Equal24.IN1
modelcode[2] => Equal25.IN5
modelcode[3] => Mux0.IN260
modelcode[3] => Mux1.IN260
modelcode[3] => Mux2.IN260
modelcode[3] => Mux3.IN260
modelcode[3] => Mux4.IN260
modelcode[3] => Mux5.IN260
modelcode[3] => Mux6.IN260
modelcode[3] => Mux7.IN260
modelcode[3] => Mux8.IN260
modelcode[3] => Mux9.IN260
modelcode[3] => Mux10.IN260
modelcode[3] => Mux11.IN260
modelcode[3] => Mux12.IN260
modelcode[3] => Mux13.IN260
modelcode[3] => Mux14.IN260
modelcode[3] => Mux15.IN260
modelcode[3] => Mux16.IN260
modelcode[3] => Mux17.IN260
modelcode[3] => Equal24.IN7
modelcode[3] => Equal25.IN1
modelcode[4] => Mux0.IN259
modelcode[4] => Mux1.IN259
modelcode[4] => Mux2.IN259
modelcode[4] => Mux3.IN259
modelcode[4] => Mux4.IN259
modelcode[4] => Mux5.IN259
modelcode[4] => Mux6.IN259
modelcode[4] => Mux7.IN259
modelcode[4] => Mux8.IN259
modelcode[4] => Mux9.IN259
modelcode[4] => Mux10.IN259
modelcode[4] => Mux11.IN259
modelcode[4] => Mux12.IN259
modelcode[4] => Mux13.IN259
modelcode[4] => Mux14.IN259
modelcode[4] => Mux15.IN259
modelcode[4] => Mux16.IN259
modelcode[4] => Mux17.IN259
modelcode[4] => Equal24.IN0
modelcode[4] => Equal25.IN0
modelcode[5] => Mux0.IN258
modelcode[5] => Mux1.IN258
modelcode[5] => Mux2.IN258
modelcode[5] => Mux3.IN258
modelcode[5] => Mux4.IN258
modelcode[5] => Mux5.IN258
modelcode[5] => Mux6.IN258
modelcode[5] => Mux7.IN258
modelcode[5] => Mux8.IN258
modelcode[5] => Mux9.IN258
modelcode[5] => Mux10.IN258
modelcode[5] => Mux11.IN258
modelcode[5] => Mux12.IN258
modelcode[5] => Mux13.IN258
modelcode[5] => Mux14.IN258
modelcode[5] => Mux15.IN258
modelcode[5] => Mux16.IN258
modelcode[5] => Mux17.IN258
modelcode[5] => Equal24.IN6
modelcode[5] => Equal25.IN4
modelcode[6] => Mux0.IN257
modelcode[6] => Mux1.IN257
modelcode[6] => Mux2.IN257
modelcode[6] => Mux3.IN257
modelcode[6] => Mux4.IN257
modelcode[6] => Mux5.IN257
modelcode[6] => Mux6.IN257
modelcode[6] => Mux7.IN257
modelcode[6] => Mux8.IN257
modelcode[6] => Mux9.IN257
modelcode[6] => Mux10.IN257
modelcode[6] => Mux11.IN257
modelcode[6] => Mux12.IN257
modelcode[6] => Mux13.IN257
modelcode[6] => Mux14.IN257
modelcode[6] => Mux15.IN257
modelcode[6] => Mux16.IN257
modelcode[6] => Mux17.IN257
modelcode[6] => Equal24.IN5
modelcode[6] => Equal25.IN3
modelcode[7] => Mux0.IN256
modelcode[7] => Mux1.IN256
modelcode[7] => Mux2.IN256
modelcode[7] => Mux3.IN256
modelcode[7] => Mux4.IN256
modelcode[7] => Mux5.IN256
modelcode[7] => Mux6.IN256
modelcode[7] => Mux7.IN256
modelcode[7] => Mux8.IN256
modelcode[7] => Mux9.IN256
modelcode[7] => Mux10.IN256
modelcode[7] => Mux11.IN256
modelcode[7] => Mux12.IN256
modelcode[7] => Mux13.IN256
modelcode[7] => Mux14.IN256
modelcode[7] => Mux15.IN256
modelcode[7] => Mux16.IN256
modelcode[7] => Mux17.IN256
modelcode[7] => Equal24.IN4
modelcode[7] => Equal25.IN2
sr0out_debug[0] <= sr0[0].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[1] <= sr0[1].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[2] <= sr0[2].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[3] <= sr0[3].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[4] <= sr0[4].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[5] <= sr0[5].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[6] <= sr0[6].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[7] <= sr0[7].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[8] <= sr0[8].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[9] <= sr0[9].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[10] <= sr0[10].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[11] <= sr0[11].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[12] <= sr0[12].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[13] <= sr0[13].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[14] <= sr0[14].DB_MAX_OUTPUT_PORT_TYPE
sr0out_debug[15] <= sr0[15].DB_MAX_OUTPUT_PORT_TYPE
have_odd_abort[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
have_odd_abort[1] <= <GND>
have_odd_abort[2] <= <GND>
have_odd_abort[3] <= <GND>
have_odd_abort[4] <= <GND>
have_odd_abort[5] <= <GND>
have_odd_abort[6] <= <GND>
have_odd_abort[7] <= <GND>
psw[0] => ~NO_FANOUT~
psw[1] => ~NO_FANOUT~
psw[2] => ~NO_FANOUT~
psw[3] => ~NO_FANOUT~
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => ~NO_FANOUT~
psw[8] => ~NO_FANOUT~
psw[9] => ~NO_FANOUT~
psw[10] => ~NO_FANOUT~
psw[11] => ~NO_FANOUT~
psw[12] => psw_mmumode[0].DATAA
psw[13] => psw_mmumode[1].DATAA
psw[14] => psw_mmumode[0].DATAB
psw[14] => Mux18.IN2
psw[14] => Mux19.IN2
psw[14] => Mux20.IN2
psw[14] => Mux21.IN2
psw[14] => Mux22.IN2
psw[14] => Mux23.IN2
psw[14] => Mux24.IN2
psw[14] => Mux25.IN2
psw[14] => Mux26.IN2
psw[14] => Mux27.IN2
psw[14] => Mux28.IN2
psw[14] => Mux29.IN2
psw[14] => Mux30.IN2
psw[14] => Mux31.IN2
psw[14] => Mux32.IN2
psw[14] => Mux33.IN2
psw[14] => Mux34.IN2
psw[14] => Mux35.IN2
psw[14] => Mux36.IN2
psw[14] => Mux37.IN2
psw[14] => Mux38.IN2
psw[14] => Mux39.IN2
psw[14] => Mux40.IN2
psw[14] => Mux41.IN2
psw[14] => Mux42.IN2
psw[14] => Mux43.IN2
psw[14] => Mux44.IN2
psw[14] => Mux45.IN2
psw[14] => Mux46.IN2
psw[14] => Mux47.IN2
psw[14] => Mux48.IN2
psw[14] => Mux49.IN2
psw[14] => Mux50.IN2
psw[14] => Mux51.IN2
psw[14] => Mux52.IN2
psw[14] => Mux53.IN2
psw[14] => Mux54.IN2
psw[14] => Mux55.IN2
psw[14] => Mux56.IN2
psw[14] => Mux57.IN2
psw[14] => Mux58.IN2
psw[14] => Mux59.IN2
psw[14] => Mux60.IN2
psw[14] => Mux61.IN2
psw[14] => Mux62.IN2
psw[14] => Mux63.IN2
psw[14] => Mux64.IN2
psw[14] => Mux65.IN2
psw[14] => Mux66.IN2
psw[14] => Mux67.IN2
psw[14] => Mux68.IN2
psw[14] => Mux69.IN2
psw[14] => Mux70.IN2
psw[14] => Mux71.IN2
psw[14] => Mux72.IN2
psw[14] => Mux73.IN2
psw[14] => Mux74.IN2
psw[14] => Mux75.IN2
psw[14] => Mux76.IN2
psw[14] => Mux77.IN2
psw[14] => Mux78.IN2
psw[14] => Mux79.IN2
psw[14] => Mux80.IN2
psw[14] => Mux81.IN2
psw[14] => Mux82.IN2
psw[14] => Mux83.IN2
psw[14] => Mux84.IN2
psw[14] => Mux85.IN2
psw[14] => Mux86.IN2
psw[14] => Mux87.IN2
psw[14] => Mux88.IN2
psw[14] => Mux89.IN2
psw[14] => Mux90.IN2
psw[14] => Mux91.IN2
psw[14] => Mux92.IN2
psw[14] => Mux93.IN2
psw[14] => Mux94.IN2
psw[14] => Mux95.IN2
psw[14] => Mux96.IN2
psw[14] => Mux97.IN2
psw[14] => Mux98.IN2
psw[14] => Mux99.IN2
psw[14] => Mux100.IN2
psw[14] => Mux101.IN2
psw[14] => Mux102.IN2
psw[14] => Mux103.IN2
psw[14] => Mux104.IN2
psw[14] => Mux105.IN2
psw[14] => Mux106.IN2
psw[14] => Mux107.IN2
psw[14] => Mux108.IN2
psw[14] => Mux109.IN2
psw[14] => Mux110.IN2
psw[14] => Mux111.IN2
psw[14] => Mux112.IN2
psw[14] => Mux113.IN2
psw[15] => psw_mmumode[1].DATAB
psw[15] => Mux18.IN1
psw[15] => Mux19.IN1
psw[15] => Mux20.IN1
psw[15] => Mux21.IN1
psw[15] => Mux22.IN1
psw[15] => Mux23.IN1
psw[15] => Mux24.IN1
psw[15] => Mux25.IN1
psw[15] => Mux26.IN1
psw[15] => Mux27.IN1
psw[15] => Mux28.IN1
psw[15] => Mux29.IN1
psw[15] => Mux30.IN1
psw[15] => Mux31.IN1
psw[15] => Mux32.IN1
psw[15] => Mux33.IN1
psw[15] => Mux34.IN1
psw[15] => Mux35.IN1
psw[15] => Mux36.IN1
psw[15] => Mux37.IN1
psw[15] => Mux38.IN1
psw[15] => Mux39.IN1
psw[15] => Mux40.IN1
psw[15] => Mux41.IN1
psw[15] => Mux42.IN1
psw[15] => Mux43.IN1
psw[15] => Mux44.IN1
psw[15] => Mux45.IN1
psw[15] => Mux46.IN1
psw[15] => Mux47.IN1
psw[15] => Mux48.IN1
psw[15] => Mux49.IN1
psw[15] => Mux50.IN1
psw[15] => Mux51.IN1
psw[15] => Mux52.IN1
psw[15] => Mux53.IN1
psw[15] => Mux54.IN1
psw[15] => Mux55.IN1
psw[15] => Mux56.IN1
psw[15] => Mux57.IN1
psw[15] => Mux58.IN1
psw[15] => Mux59.IN1
psw[15] => Mux60.IN1
psw[15] => Mux61.IN1
psw[15] => Mux62.IN1
psw[15] => Mux63.IN1
psw[15] => Mux64.IN1
psw[15] => Mux65.IN1
psw[15] => Mux66.IN1
psw[15] => Mux67.IN1
psw[15] => Mux68.IN1
psw[15] => Mux69.IN1
psw[15] => Mux70.IN1
psw[15] => Mux71.IN1
psw[15] => Mux72.IN1
psw[15] => Mux73.IN1
psw[15] => Mux74.IN1
psw[15] => Mux75.IN1
psw[15] => Mux76.IN1
psw[15] => Mux77.IN1
psw[15] => Mux78.IN1
psw[15] => Mux79.IN1
psw[15] => Mux80.IN1
psw[15] => Mux81.IN1
psw[15] => Mux82.IN1
psw[15] => Mux83.IN1
psw[15] => Mux84.IN1
psw[15] => Mux85.IN1
psw[15] => Mux86.IN1
psw[15] => Mux87.IN1
psw[15] => Mux88.IN1
psw[15] => Mux89.IN1
psw[15] => Mux90.IN1
psw[15] => Mux91.IN1
psw[15] => Mux92.IN1
psw[15] => Mux93.IN1
psw[15] => Mux94.IN1
psw[15] => Mux95.IN1
psw[15] => Mux96.IN1
psw[15] => Mux97.IN1
psw[15] => Mux98.IN1
psw[15] => Mux99.IN1
psw[15] => Mux100.IN1
psw[15] => Mux101.IN1
psw[15] => Mux102.IN1
psw[15] => Mux103.IN1
psw[15] => Mux104.IN1
psw[15] => Mux105.IN1
psw[15] => Mux106.IN1
psw[15] => Mux107.IN1
psw[15] => Mux108.IN1
psw[15] => Mux109.IN1
psw[15] => Mux110.IN1
psw[15] => Mux111.IN1
psw[15] => Mux112.IN1
psw[15] => Mux113.IN1
id => sr3id.DATAB
id => sr3id.DATAB
id => sr3id.DATAB
reset => abort_acknowledged.OUTPUTSELECT
reset => mmutrap.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr0.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr1.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr2.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => sr3.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_eub.OUTPUTSELECT
reset => mmu_lma_c0.OUTPUTSELECT
reset => mmu_lma_c1.OUTPUTSELECT
reset => par1_00.OUTPUTSELECT
reset => par0_00.OUTPUTSELECT
reset => par1_01.OUTPUTSELECT
reset => par0_01.OUTPUTSELECT
reset => par1_11.OUTPUTSELECT
reset => par0_11.OUTPUTSELECT
reset => pdr1_00.OUTPUTSELECT
reset => pdr0_00.OUTPUTSELECT
reset => pdr1_01.OUTPUTSELECT
reset => pdr0_01.OUTPUTSELECT
reset => pdr1_11.OUTPUTSELECT
reset => pdr0_11.OUTPUTSELECT
reset => ubmb0.OUTPUTSELECT
reset => ubmb1.OUTPUTSELECT
reset => ubmb2.OUTPUTSELECT
reset => updr_a[7].ENA
reset => updr_a[6].ENA
reset => updr_a[5].ENA
reset => updr_a[4].ENA
reset => updr_a[3].ENA
reset => updr_a[2].ENA
reset => updr_a[1].ENA
reset => updr_a[0].ENA
reset => paro2valid.ENA
reset => pdro2valid.ENA
reset => ubmo2valid.ENA
reset => paro2[15].ENA
reset => paro2[14].ENA
reset => paro2[13].ENA
reset => paro2[12].ENA
reset => paro2[11].ENA
reset => paro2[10].ENA
reset => paro2[9].ENA
reset => paro2[8].ENA
reset => paro2[7].ENA
reset => paro2[6].ENA
reset => paro2[5].ENA
reset => paro2[4].ENA
reset => paro2[3].ENA
reset => paro2[2].ENA
reset => paro2[1].ENA
reset => paro2[0].ENA
reset => pdro2[15].ENA
reset => pdro2[14].ENA
reset => pdro2[13].ENA
reset => pdro2[12].ENA
reset => pdro2[11].ENA
reset => pdro2[10].ENA
reset => pdro2[9].ENA
reset => pdro2[8].ENA
reset => pdro2[3].ENA
reset => pdro2[2].ENA
reset => pdro2[1].ENA
reset => pdro2[0].ENA
reset => pdra.ENA
reset => pdrw.ENA
reset => ubmo2[21].ENA
reset => ubmo2[20].ENA
reset => ubmo2[19].ENA
reset => ubmo2[18].ENA
reset => ubmo2[17].ENA
reset => ubmo2[16].ENA
reset => ubmo2[15].ENA
reset => ubmo2[14].ENA
reset => ubmo2[13].ENA
reset => ubmo2[12].ENA
reset => ubmo2[11].ENA
reset => ubmo2[10].ENA
reset => ubmo2[9].ENA
reset => ubmo2[8].ENA
reset => ubmo2[7].ENA
reset => ubmo2[6].ENA
reset => ubmo2[5].ENA
reset => ubmo2[4].ENA
reset => ubmo2[3].ENA
reset => ubmo2[2].ENA
reset => ubmo2[1].ENA
reset => ubmo2[0].ENA
reset => updr_a[8].ENA
reset => updr_a[9].ENA
reset => updr_a[10].ENA
reset => updr_a[11].ENA
reset => updr_a[12].ENA
reset => updr_a[13].ENA
reset => updr_a[14].ENA
reset => updr_a[15].ENA
reset => spdr_a[0].ENA
reset => spdr_a[1].ENA
reset => spdr_a[2].ENA
reset => spdr_a[3].ENA
reset => spdr_a[4].ENA
reset => spdr_a[5].ENA
reset => spdr_a[6].ENA
reset => spdr_a[7].ENA
reset => spdr_a[8].ENA
reset => spdr_a[9].ENA
reset => spdr_a[10].ENA
reset => spdr_a[11].ENA
reset => spdr_a[12].ENA
reset => spdr_a[13].ENA
reset => spdr_a[14].ENA
reset => spdr_a[15].ENA
reset => kpdr_a[0].ENA
reset => kpdr_a[1].ENA
reset => kpdr_a[2].ENA
reset => kpdr_a[3].ENA
reset => kpdr_a[4].ENA
reset => kpdr_a[5].ENA
reset => kpdr_a[6].ENA
reset => kpdr_a[7].ENA
reset => kpdr_a[8].ENA
reset => kpdr_a[9].ENA
reset => kpdr_a[10].ENA
reset => kpdr_a[11].ENA
reset => kpdr_a[12].ENA
reset => kpdr_a[13].ENA
reset => kpdr_a[14].ENA
reset => kpdr_a[15].ENA
reset => updr_w[0].ENA
reset => updr_w[1].ENA
reset => updr_w[2].ENA
reset => updr_w[3].ENA
reset => updr_w[4].ENA
reset => updr_w[5].ENA
reset => updr_w[6].ENA
reset => updr_w[7].ENA
reset => updr_w[8].ENA
reset => updr_w[9].ENA
reset => updr_w[10].ENA
reset => updr_w[11].ENA
reset => updr_w[12].ENA
reset => updr_w[13].ENA
reset => updr_w[14].ENA
reset => updr_w[15].ENA
reset => spdr_w[0].ENA
reset => spdr_w[1].ENA
reset => spdr_w[2].ENA
reset => spdr_w[3].ENA
reset => spdr_w[4].ENA
reset => spdr_w[5].ENA
reset => spdr_w[6].ENA
reset => spdr_w[7].ENA
reset => spdr_w[8].ENA
reset => spdr_w[9].ENA
reset => spdr_w[10].ENA
reset => spdr_w[11].ENA
reset => spdr_w[12].ENA
reset => spdr_w[13].ENA
reset => spdr_w[14].ENA
reset => spdr_w[15].ENA
reset => kpdr_w[0].ENA
reset => kpdr_w[1].ENA
reset => kpdr_w[2].ENA
reset => kpdr_w[3].ENA
reset => kpdr_w[4].ENA
reset => kpdr_w[5].ENA
reset => kpdr_w[6].ENA
reset => kpdr_w[7].ENA
reset => kpdr_w[8].ENA
reset => kpdr_w[9].ENA
reset => kpdr_w[10].ENA
reset => kpdr_w[11].ENA
reset => kpdr_w[12].ENA
reset => kpdr_w[13].ENA
reset => kpdr_w[14].ENA
reset => kpdr_w[15].ENA
reset => sr0[10].ENA
reset => sr0[11].ENA
clk => par1_00~12.CLK
clk => par1_00~0.CLK
clk => par1_00~1.CLK
clk => par1_00~2.CLK
clk => par1_00~3.CLK
clk => par1_00~4.CLK
clk => par1_00~5.CLK
clk => par1_00~6.CLK
clk => par1_00~7.CLK
clk => par1_00~8.CLK
clk => par1_00~9.CLK
clk => par1_00~10.CLK
clk => par1_00~11.CLK
clk => par0_00~0.CLK
clk => par0_00~1.CLK
clk => par0_00~2.CLK
clk => par0_00~3.CLK
clk => par0_00~4.CLK
clk => par0_00~5.CLK
clk => par0_00~6.CLK
clk => par0_00~7.CLK
clk => par0_00~8.CLK
clk => par0_00~9.CLK
clk => par0_00~10.CLK
clk => par0_00~11.CLK
clk => par0_00~12.CLK
clk => par1_01~0.CLK
clk => par1_01~1.CLK
clk => par1_01~2.CLK
clk => par1_01~3.CLK
clk => par1_01~4.CLK
clk => par1_01~5.CLK
clk => par1_01~6.CLK
clk => par1_01~7.CLK
clk => par1_01~8.CLK
clk => par1_01~9.CLK
clk => par1_01~10.CLK
clk => par1_01~11.CLK
clk => par1_01~12.CLK
clk => par0_01~0.CLK
clk => par0_01~1.CLK
clk => par0_01~2.CLK
clk => par0_01~3.CLK
clk => par0_01~4.CLK
clk => par0_01~5.CLK
clk => par0_01~6.CLK
clk => par0_01~7.CLK
clk => par0_01~8.CLK
clk => par0_01~9.CLK
clk => par0_01~10.CLK
clk => par0_01~11.CLK
clk => par0_01~12.CLK
clk => par1_11~0.CLK
clk => par1_11~1.CLK
clk => par1_11~2.CLK
clk => par1_11~3.CLK
clk => par1_11~4.CLK
clk => par1_11~5.CLK
clk => par1_11~6.CLK
clk => par1_11~7.CLK
clk => par1_11~8.CLK
clk => par1_11~9.CLK
clk => par1_11~10.CLK
clk => par1_11~11.CLK
clk => par1_11~12.CLK
clk => par0_11~0.CLK
clk => par0_11~1.CLK
clk => par0_11~2.CLK
clk => par0_11~3.CLK
clk => par0_11~4.CLK
clk => par0_11~5.CLK
clk => par0_11~6.CLK
clk => par0_11~7.CLK
clk => par0_11~8.CLK
clk => par0_11~9.CLK
clk => par0_11~10.CLK
clk => par0_11~11.CLK
clk => par0_11~12.CLK
clk => pdr1_00~0.CLK
clk => pdr1_00~1.CLK
clk => pdr1_00~2.CLK
clk => pdr1_00~3.CLK
clk => pdr1_00~4.CLK
clk => pdr1_00~5.CLK
clk => pdr1_00~6.CLK
clk => pdr1_00~7.CLK
clk => pdr1_00~8.CLK
clk => pdr1_00~9.CLK
clk => pdr1_00~10.CLK
clk => pdr1_00~11.CLK
clk => pdr1_00~12.CLK
clk => pdr0_00~0.CLK
clk => pdr0_00~1.CLK
clk => pdr0_00~2.CLK
clk => pdr0_00~3.CLK
clk => pdr0_00~4.CLK
clk => pdr0_00~5.CLK
clk => pdr0_00~6.CLK
clk => pdr0_00~7.CLK
clk => pdr0_00~8.CLK
clk => pdr1_01~0.CLK
clk => pdr1_01~1.CLK
clk => pdr1_01~2.CLK
clk => pdr1_01~3.CLK
clk => pdr1_01~4.CLK
clk => pdr1_01~5.CLK
clk => pdr1_01~6.CLK
clk => pdr1_01~7.CLK
clk => pdr1_01~8.CLK
clk => pdr1_01~9.CLK
clk => pdr1_01~10.CLK
clk => pdr1_01~11.CLK
clk => pdr1_01~12.CLK
clk => pdr0_01~0.CLK
clk => pdr0_01~1.CLK
clk => pdr0_01~2.CLK
clk => pdr0_01~3.CLK
clk => pdr0_01~4.CLK
clk => pdr0_01~5.CLK
clk => pdr0_01~6.CLK
clk => pdr0_01~7.CLK
clk => pdr0_01~8.CLK
clk => pdr1_11~0.CLK
clk => pdr1_11~1.CLK
clk => pdr1_11~2.CLK
clk => pdr1_11~3.CLK
clk => pdr1_11~4.CLK
clk => pdr1_11~5.CLK
clk => pdr1_11~6.CLK
clk => pdr1_11~7.CLK
clk => pdr1_11~8.CLK
clk => pdr1_11~9.CLK
clk => pdr1_11~10.CLK
clk => pdr1_11~11.CLK
clk => pdr1_11~12.CLK
clk => pdr0_11~0.CLK
clk => pdr0_11~1.CLK
clk => pdr0_11~2.CLK
clk => pdr0_11~3.CLK
clk => pdr0_11~4.CLK
clk => pdr0_11~5.CLK
clk => pdr0_11~6.CLK
clk => pdr0_11~7.CLK
clk => pdr0_11~8.CLK
clk => ubmb0~0.CLK
clk => ubmb0~1.CLK
clk => ubmb0~2.CLK
clk => ubmb0~3.CLK
clk => ubmb0~4.CLK
clk => ubmb0~5.CLK
clk => ubmb0~6.CLK
clk => ubmb0~7.CLK
clk => ubmb0~8.CLK
clk => ubmb0~9.CLK
clk => ubmb0~10.CLK
clk => ubmb0~11.CLK
clk => ubmb0~12.CLK
clk => ubmb1~0.CLK
clk => ubmb1~1.CLK
clk => ubmb1~2.CLK
clk => ubmb1~3.CLK
clk => ubmb1~4.CLK
clk => ubmb1~5.CLK
clk => ubmb1~6.CLK
clk => ubmb1~7.CLK
clk => ubmb1~8.CLK
clk => ubmb1~9.CLK
clk => ubmb1~10.CLK
clk => ubmb1~11.CLK
clk => ubmb1~12.CLK
clk => ubmb1~13.CLK
clk => ubmb2~0.CLK
clk => ubmb2~1.CLK
clk => ubmb2~2.CLK
clk => ubmb2~3.CLK
clk => ubmb2~4.CLK
clk => ubmb2~5.CLK
clk => ubmb2~6.CLK
clk => ubmb2~7.CLK
clk => ubmb2~8.CLK
clk => ubmb2~9.CLK
clk => ubmb2~10.CLK
clk => ubmb2~11.CLK
clk => ubmo2[0].CLK
clk => ubmo2[1].CLK
clk => ubmo2[2].CLK
clk => ubmo2[3].CLK
clk => ubmo2[4].CLK
clk => ubmo2[5].CLK
clk => ubmo2[6].CLK
clk => ubmo2[7].CLK
clk => ubmo2[8].CLK
clk => ubmo2[9].CLK
clk => ubmo2[10].CLK
clk => ubmo2[11].CLK
clk => ubmo2[12].CLK
clk => ubmo2[13].CLK
clk => ubmo2[14].CLK
clk => ubmo2[15].CLK
clk => ubmo2[16].CLK
clk => ubmo2[17].CLK
clk => ubmo2[18].CLK
clk => ubmo2[19].CLK
clk => ubmo2[20].CLK
clk => ubmo2[21].CLK
clk => pdrw.CLK
clk => pdra.CLK
clk => pdro2[0].CLK
clk => pdro2[1].CLK
clk => pdro2[2].CLK
clk => pdro2[3].CLK
clk => pdro2[8].CLK
clk => pdro2[9].CLK
clk => pdro2[10].CLK
clk => pdro2[11].CLK
clk => pdro2[12].CLK
clk => pdro2[13].CLK
clk => pdro2[14].CLK
clk => pdro2[15].CLK
clk => paro2[0].CLK
clk => paro2[1].CLK
clk => paro2[2].CLK
clk => paro2[3].CLK
clk => paro2[4].CLK
clk => paro2[5].CLK
clk => paro2[6].CLK
clk => paro2[7].CLK
clk => paro2[8].CLK
clk => paro2[9].CLK
clk => paro2[10].CLK
clk => paro2[11].CLK
clk => paro2[12].CLK
clk => paro2[13].CLK
clk => paro2[14].CLK
clk => paro2[15].CLK
clk => ubmo2valid.CLK
clk => pdro2valid.CLK
clk => paro2valid.CLK
clk => updr_a[0].CLK
clk => updr_a[1].CLK
clk => updr_a[2].CLK
clk => updr_a[3].CLK
clk => updr_a[4].CLK
clk => updr_a[5].CLK
clk => updr_a[6].CLK
clk => updr_a[7].CLK
clk => updr_a[8].CLK
clk => updr_a[9].CLK
clk => updr_a[10].CLK
clk => updr_a[11].CLK
clk => updr_a[12].CLK
clk => updr_a[13].CLK
clk => updr_a[14].CLK
clk => updr_a[15].CLK
clk => spdr_a[0].CLK
clk => spdr_a[1].CLK
clk => spdr_a[2].CLK
clk => spdr_a[3].CLK
clk => spdr_a[4].CLK
clk => spdr_a[5].CLK
clk => spdr_a[6].CLK
clk => spdr_a[7].CLK
clk => spdr_a[8].CLK
clk => spdr_a[9].CLK
clk => spdr_a[10].CLK
clk => spdr_a[11].CLK
clk => spdr_a[12].CLK
clk => spdr_a[13].CLK
clk => spdr_a[14].CLK
clk => spdr_a[15].CLK
clk => kpdr_a[0].CLK
clk => kpdr_a[1].CLK
clk => kpdr_a[2].CLK
clk => kpdr_a[3].CLK
clk => kpdr_a[4].CLK
clk => kpdr_a[5].CLK
clk => kpdr_a[6].CLK
clk => kpdr_a[7].CLK
clk => kpdr_a[8].CLK
clk => kpdr_a[9].CLK
clk => kpdr_a[10].CLK
clk => kpdr_a[11].CLK
clk => kpdr_a[12].CLK
clk => kpdr_a[13].CLK
clk => kpdr_a[14].CLK
clk => kpdr_a[15].CLK
clk => updr_w[0].CLK
clk => updr_w[1].CLK
clk => updr_w[2].CLK
clk => updr_w[3].CLK
clk => updr_w[4].CLK
clk => updr_w[5].CLK
clk => updr_w[6].CLK
clk => updr_w[7].CLK
clk => updr_w[8].CLK
clk => updr_w[9].CLK
clk => updr_w[10].CLK
clk => updr_w[11].CLK
clk => updr_w[12].CLK
clk => updr_w[13].CLK
clk => updr_w[14].CLK
clk => updr_w[15].CLK
clk => spdr_w[0].CLK
clk => spdr_w[1].CLK
clk => spdr_w[2].CLK
clk => spdr_w[3].CLK
clk => spdr_w[4].CLK
clk => spdr_w[5].CLK
clk => spdr_w[6].CLK
clk => spdr_w[7].CLK
clk => spdr_w[8].CLK
clk => spdr_w[9].CLK
clk => spdr_w[10].CLK
clk => spdr_w[11].CLK
clk => spdr_w[12].CLK
clk => spdr_w[13].CLK
clk => spdr_w[14].CLK
clk => spdr_w[15].CLK
clk => kpdr_w[0].CLK
clk => kpdr_w[1].CLK
clk => kpdr_w[2].CLK
clk => kpdr_w[3].CLK
clk => kpdr_w[4].CLK
clk => kpdr_w[5].CLK
clk => kpdr_w[6].CLK
clk => kpdr_w[7].CLK
clk => kpdr_w[8].CLK
clk => kpdr_w[9].CLK
clk => kpdr_w[10].CLK
clk => kpdr_w[11].CLK
clk => kpdr_w[12].CLK
clk => kpdr_w[13].CLK
clk => kpdr_w[14].CLK
clk => kpdr_w[15].CLK
clk => mmu_lma_c1~reg0.CLK
clk => mmu_lma_c0~reg0.CLK
clk => mmu_lma_eub[0]~reg0.CLK
clk => mmu_lma_eub[1]~reg0.CLK
clk => mmu_lma_eub[2]~reg0.CLK
clk => mmu_lma_eub[3]~reg0.CLK
clk => mmu_lma_eub[4]~reg0.CLK
clk => mmu_lma_eub[5]~reg0.CLK
clk => mmu_lma_eub[6]~reg0.CLK
clk => mmu_lma_eub[7]~reg0.CLK
clk => mmu_lma_eub[8]~reg0.CLK
clk => mmu_lma_eub[9]~reg0.CLK
clk => mmu_lma_eub[10]~reg0.CLK
clk => mmu_lma_eub[11]~reg0.CLK
clk => mmu_lma_eub[12]~reg0.CLK
clk => mmu_lma_eub[13]~reg0.CLK
clk => mmu_lma_eub[14]~reg0.CLK
clk => mmu_lma_eub[15]~reg0.CLK
clk => mmu_lma_eub[16]~reg0.CLK
clk => mmu_lma_eub[17]~reg0.CLK
clk => mmu_lma_eub[18]~reg0.CLK
clk => mmu_lma_eub[19]~reg0.CLK
clk => mmu_lma_eub[20]~reg0.CLK
clk => mmu_lma_eub[21]~reg0.CLK
clk => sr3[0].CLK
clk => sr3[1].CLK
clk => sr3[2].CLK
clk => sr3[3].CLK
clk => sr3[4].CLK
clk => sr3[5].CLK
clk => sr2[0].CLK
clk => sr2[1].CLK
clk => sr2[2].CLK
clk => sr2[3].CLK
clk => sr2[4].CLK
clk => sr2[5].CLK
clk => sr2[6].CLK
clk => sr2[7].CLK
clk => sr2[8].CLK
clk => sr2[9].CLK
clk => sr2[10].CLK
clk => sr2[11].CLK
clk => sr2[12].CLK
clk => sr2[13].CLK
clk => sr2[14].CLK
clk => sr2[15].CLK
clk => sr1[0].CLK
clk => sr1[1].CLK
clk => sr1[2].CLK
clk => sr1[3].CLK
clk => sr1[4].CLK
clk => sr1[5].CLK
clk => sr1[6].CLK
clk => sr1[7].CLK
clk => sr1[8].CLK
clk => sr1[9].CLK
clk => sr1[10].CLK
clk => sr1[11].CLK
clk => sr1[12].CLK
clk => sr1[13].CLK
clk => sr1[14].CLK
clk => sr1[15].CLK
clk => sr0[0].CLK
clk => sr0[1].CLK
clk => sr0[2].CLK
clk => sr0[3].CLK
clk => sr0[4].CLK
clk => sr0[5].CLK
clk => sr0[6].CLK
clk => sr0[7].CLK
clk => sr0[8].CLK
clk => sr0[9].CLK
clk => sr0[10].CLK
clk => sr0[11].CLK
clk => sr0[12].CLK
clk => sr0[13].CLK
clk => sr0[14].CLK
clk => sr0[15].CLK
clk => mmutrap~reg0.CLK
clk => abort_acknowledged.CLK
clk => ubmb0.CLK0
clk => ubmb1.CLK0
clk => ubmb2.CLK0
clk => par1_00.CLK0
clk => par1_01.CLK0
clk => par1_11.CLK0
clk => par0_00.CLK0
clk => par0_01.CLK0
clk => par0_11.CLK0
clk => pdr1_00.CLK0
clk => pdr1_01.CLK0
clk => pdr1_11.CLK0
clk => pdr0_00.CLK0
clk => pdr0_01.CLK0
clk => pdr0_11.CLK0


|top|vt:vt0|cr:cr0
bus_addr_match <= bus_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => wo.IN0
bus_addr[0] => we.IN0
bus_addr[1] => Mux2.IN17
bus_addr[1] => Mux3.IN17
bus_addr[1] => Mux4.IN17
bus_addr[1] => Mux5.IN17
bus_addr[1] => Mux6.IN17
bus_addr[1] => Mux7.IN17
bus_addr[1] => Mux8.IN17
bus_addr[1] => Mux9.IN17
bus_addr[1] => Mux10.IN17
bus_addr[1] => Mux11.IN17
bus_addr[1] => Mux12.IN17
bus_addr[1] => Mux13.IN17
bus_addr[1] => Mux14.IN17
bus_addr[1] => Mux15.IN17
bus_addr[1] => Mux16.IN17
bus_addr[1] => Mux17.IN17
bus_addr[1] => Mux18.IN4
bus_addr[1] => Mux19.IN4
bus_addr[1] => Mux20.IN4
bus_addr[1] => Mux21.IN4
bus_addr[1] => Mux22.IN4
bus_addr[1] => Mux23.IN4
bus_addr[1] => Mux24.IN4
bus_addr[1] => Mux25.IN4
bus_addr[1] => Mux26.IN4
bus_addr[1] => Mux27.IN4
bus_addr[1] => Mux28.IN4
bus_addr[1] => Mux29.IN4
bus_addr[1] => Mux30.IN4
bus_addr[1] => Mux31.IN4
bus_addr[1] => Mux32.IN4
bus_addr[1] => Mux33.IN4
bus_addr[1] => Mux34.IN19
bus_addr[1] => Mux35.IN19
bus_addr[1] => Mux36.IN19
bus_addr[1] => Mux37.IN4
bus_addr[1] => Mux38.IN4
bus_addr[1] => Mux39.IN4
bus_addr[1] => Mux40.IN4
bus_addr[1] => Mux41.IN4
bus_addr[1] => Mux42.IN4
bus_addr[1] => Mux43.IN4
bus_addr[1] => Mux44.IN4
bus_addr[1] => Mux45.IN4
bus_addr[1] => Mux46.IN4
bus_addr[1] => Mux47.IN4
bus_addr[1] => Mux48.IN4
bus_addr[1] => Mux49.IN4
bus_addr[1] => Mux50.IN4
bus_addr[1] => Mux51.IN4
bus_addr[1] => Mux52.IN4
bus_addr[1] => Mux53.IN4
bus_addr[1] => Mux54.IN4
bus_addr[1] => Mux55.IN4
bus_addr[1] => Mux56.IN4
bus_addr[1] => Mux57.IN4
bus_addr[1] => Mux58.IN4
bus_addr[1] => Mux59.IN4
bus_addr[1] => Mux60.IN19
bus_addr[1] => Mux61.IN19
bus_addr[1] => Mux62.IN19
bus_addr[1] => Mux63.IN19
bus_addr[1] => Mux64.IN19
bus_addr[1] => Mux65.IN19
bus_addr[1] => Mux66.IN4
bus_addr[1] => Mux67.IN4
bus_addr[1] => Mux68.IN4
bus_addr[1] => Mux69.IN4
bus_addr[1] => Mux70.IN4
bus_addr[1] => Mux71.IN4
bus_addr[1] => Mux72.IN4
bus_addr[1] => Mux73.IN5
bus_addr[1] => Mux74.IN5
bus_addr[1] => Mux75.IN5
bus_addr[1] => Mux76.IN5
bus_addr[1] => Mux77.IN5
bus_addr[1] => Mux78.IN5
bus_addr[1] => Mux79.IN5
bus_addr[1] => Mux80.IN5
bus_addr[1] => Mux81.IN5
bus_addr[1] => Mux82.IN5
bus_addr[1] => Mux83.IN5
bus_addr[1] => Mux84.IN5
bus_addr[1] => Mux85.IN5
bus_addr[1] => Mux86.IN5
bus_addr[1] => Mux87.IN5
bus_addr[1] => Mux88.IN5
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => bus_dati.OUTPUTSELECT
bus_addr[1] => lma_fj.OUTPUTSELECT
bus_addr[2] => base_addr_match.IN1
bus_addr[2] => Mux2.IN16
bus_addr[2] => Mux3.IN16
bus_addr[2] => Mux4.IN16
bus_addr[2] => Mux5.IN16
bus_addr[2] => Mux6.IN16
bus_addr[2] => Mux7.IN16
bus_addr[2] => Mux8.IN16
bus_addr[2] => Mux9.IN16
bus_addr[2] => Mux10.IN16
bus_addr[2] => Mux11.IN16
bus_addr[2] => Mux12.IN16
bus_addr[2] => Mux13.IN16
bus_addr[2] => Mux14.IN16
bus_addr[2] => Mux15.IN16
bus_addr[2] => Mux16.IN16
bus_addr[2] => Mux17.IN16
bus_addr[2] => Mux18.IN3
bus_addr[2] => Mux19.IN3
bus_addr[2] => Mux20.IN3
bus_addr[2] => Mux21.IN3
bus_addr[2] => Mux22.IN3
bus_addr[2] => Mux23.IN3
bus_addr[2] => Mux24.IN3
bus_addr[2] => Mux25.IN3
bus_addr[2] => Mux26.IN3
bus_addr[2] => Mux27.IN3
bus_addr[2] => Mux28.IN3
bus_addr[2] => Mux29.IN3
bus_addr[2] => Mux30.IN3
bus_addr[2] => Mux31.IN3
bus_addr[2] => Mux32.IN3
bus_addr[2] => Mux33.IN3
bus_addr[2] => Mux34.IN18
bus_addr[2] => Mux35.IN18
bus_addr[2] => Mux36.IN18
bus_addr[2] => Mux37.IN3
bus_addr[2] => Mux38.IN3
bus_addr[2] => Mux39.IN3
bus_addr[2] => Mux40.IN3
bus_addr[2] => Mux41.IN3
bus_addr[2] => Mux42.IN3
bus_addr[2] => Mux43.IN3
bus_addr[2] => Mux44.IN3
bus_addr[2] => Mux45.IN3
bus_addr[2] => Mux46.IN3
bus_addr[2] => Mux47.IN3
bus_addr[2] => Mux48.IN3
bus_addr[2] => Mux49.IN3
bus_addr[2] => Mux50.IN3
bus_addr[2] => Mux51.IN3
bus_addr[2] => Mux52.IN3
bus_addr[2] => Mux53.IN3
bus_addr[2] => Mux54.IN3
bus_addr[2] => Mux55.IN3
bus_addr[2] => Mux56.IN3
bus_addr[2] => Mux57.IN3
bus_addr[2] => Mux58.IN3
bus_addr[2] => Mux59.IN3
bus_addr[2] => Mux60.IN18
bus_addr[2] => Mux61.IN18
bus_addr[2] => Mux62.IN18
bus_addr[2] => Mux63.IN18
bus_addr[2] => Mux64.IN18
bus_addr[2] => Mux65.IN18
bus_addr[2] => Mux66.IN3
bus_addr[2] => Mux67.IN3
bus_addr[2] => Mux68.IN3
bus_addr[2] => Mux69.IN3
bus_addr[2] => Mux70.IN3
bus_addr[2] => Mux71.IN3
bus_addr[2] => Mux72.IN3
bus_addr[2] => process_0.IN1
bus_addr[2] => Mux73.IN4
bus_addr[2] => Mux74.IN4
bus_addr[2] => Mux75.IN4
bus_addr[2] => Mux76.IN4
bus_addr[2] => Mux77.IN4
bus_addr[2] => Mux78.IN4
bus_addr[2] => Mux79.IN4
bus_addr[2] => Mux80.IN4
bus_addr[2] => Mux81.IN4
bus_addr[2] => Mux82.IN4
bus_addr[2] => Mux83.IN4
bus_addr[2] => Mux84.IN4
bus_addr[2] => Mux85.IN4
bus_addr[2] => Mux86.IN4
bus_addr[2] => Mux87.IN4
bus_addr[2] => Mux88.IN4
bus_addr[3] => Equal1.IN29
bus_addr[3] => Equal2.IN29
bus_addr[3] => Mux2.IN15
bus_addr[3] => Mux3.IN15
bus_addr[3] => Mux4.IN15
bus_addr[3] => Mux5.IN15
bus_addr[3] => Mux6.IN15
bus_addr[3] => Mux7.IN15
bus_addr[3] => Mux8.IN15
bus_addr[3] => Mux9.IN15
bus_addr[3] => Mux10.IN15
bus_addr[3] => Mux11.IN15
bus_addr[3] => Mux12.IN15
bus_addr[3] => Mux13.IN15
bus_addr[3] => Mux14.IN15
bus_addr[3] => Mux15.IN15
bus_addr[3] => Mux16.IN15
bus_addr[3] => Mux17.IN15
bus_addr[3] => Mux18.IN2
bus_addr[3] => Mux19.IN2
bus_addr[3] => Mux20.IN2
bus_addr[3] => Mux21.IN2
bus_addr[3] => Mux22.IN2
bus_addr[3] => Mux23.IN2
bus_addr[3] => Mux24.IN2
bus_addr[3] => Mux25.IN2
bus_addr[3] => Mux26.IN2
bus_addr[3] => Mux27.IN2
bus_addr[3] => Mux28.IN2
bus_addr[3] => Mux29.IN2
bus_addr[3] => Mux30.IN2
bus_addr[3] => Mux31.IN2
bus_addr[3] => Mux32.IN2
bus_addr[3] => Mux33.IN2
bus_addr[3] => Mux34.IN17
bus_addr[3] => Mux35.IN17
bus_addr[3] => Mux36.IN17
bus_addr[3] => Mux37.IN2
bus_addr[3] => Mux38.IN2
bus_addr[3] => Mux39.IN2
bus_addr[3] => Mux40.IN2
bus_addr[3] => Mux41.IN2
bus_addr[3] => Mux42.IN2
bus_addr[3] => Mux43.IN2
bus_addr[3] => Mux44.IN2
bus_addr[3] => Mux45.IN2
bus_addr[3] => Mux46.IN2
bus_addr[3] => Mux47.IN2
bus_addr[3] => Mux48.IN2
bus_addr[3] => Mux49.IN2
bus_addr[3] => Mux50.IN2
bus_addr[3] => Mux51.IN2
bus_addr[3] => Mux52.IN2
bus_addr[3] => Mux53.IN2
bus_addr[3] => Mux54.IN2
bus_addr[3] => Mux55.IN2
bus_addr[3] => Mux56.IN2
bus_addr[3] => Mux57.IN2
bus_addr[3] => Mux58.IN2
bus_addr[3] => Mux59.IN2
bus_addr[3] => Mux60.IN17
bus_addr[3] => Mux61.IN17
bus_addr[3] => Mux62.IN17
bus_addr[3] => Mux63.IN17
bus_addr[3] => Mux64.IN17
bus_addr[3] => Mux65.IN17
bus_addr[3] => Mux66.IN2
bus_addr[3] => Mux67.IN2
bus_addr[3] => Mux68.IN2
bus_addr[3] => Mux69.IN2
bus_addr[3] => Mux70.IN2
bus_addr[3] => Mux71.IN2
bus_addr[3] => Mux72.IN2
bus_addr[4] => Equal1.IN28
bus_addr[4] => Equal2.IN28
bus_addr[4] => Mux2.IN14
bus_addr[4] => Mux3.IN14
bus_addr[4] => Mux4.IN14
bus_addr[4] => Mux5.IN14
bus_addr[4] => Mux6.IN14
bus_addr[4] => Mux7.IN14
bus_addr[4] => Mux8.IN14
bus_addr[4] => Mux9.IN14
bus_addr[4] => Mux10.IN14
bus_addr[4] => Mux11.IN14
bus_addr[4] => Mux12.IN14
bus_addr[4] => Mux13.IN14
bus_addr[4] => Mux14.IN14
bus_addr[4] => Mux15.IN14
bus_addr[4] => Mux16.IN14
bus_addr[4] => Mux17.IN14
bus_addr[4] => Mux18.IN1
bus_addr[4] => Mux19.IN1
bus_addr[4] => Mux20.IN1
bus_addr[4] => Mux21.IN1
bus_addr[4] => Mux22.IN1
bus_addr[4] => Mux23.IN1
bus_addr[4] => Mux24.IN1
bus_addr[4] => Mux25.IN1
bus_addr[4] => Mux26.IN1
bus_addr[4] => Mux27.IN1
bus_addr[4] => Mux28.IN1
bus_addr[4] => Mux29.IN1
bus_addr[4] => Mux30.IN1
bus_addr[4] => Mux31.IN1
bus_addr[4] => Mux32.IN1
bus_addr[4] => Mux33.IN1
bus_addr[4] => Mux34.IN16
bus_addr[4] => Mux35.IN16
bus_addr[4] => Mux36.IN16
bus_addr[4] => Mux37.IN1
bus_addr[4] => Mux38.IN1
bus_addr[4] => Mux39.IN1
bus_addr[4] => Mux40.IN1
bus_addr[4] => Mux41.IN1
bus_addr[4] => Mux42.IN1
bus_addr[4] => Mux43.IN1
bus_addr[4] => Mux44.IN1
bus_addr[4] => Mux45.IN1
bus_addr[4] => Mux46.IN1
bus_addr[4] => Mux47.IN1
bus_addr[4] => Mux48.IN1
bus_addr[4] => Mux49.IN1
bus_addr[4] => Mux50.IN1
bus_addr[4] => Mux51.IN1
bus_addr[4] => Mux52.IN1
bus_addr[4] => Mux53.IN1
bus_addr[4] => Mux54.IN1
bus_addr[4] => Mux55.IN1
bus_addr[4] => Mux56.IN1
bus_addr[4] => Mux57.IN1
bus_addr[4] => Mux58.IN1
bus_addr[4] => Mux59.IN1
bus_addr[4] => Mux60.IN16
bus_addr[4] => Mux61.IN16
bus_addr[4] => Mux62.IN16
bus_addr[4] => Mux63.IN16
bus_addr[4] => Mux64.IN16
bus_addr[4] => Mux65.IN16
bus_addr[4] => Mux66.IN1
bus_addr[4] => Mux67.IN1
bus_addr[4] => Mux68.IN1
bus_addr[4] => Mux69.IN1
bus_addr[4] => Mux70.IN1
bus_addr[4] => Mux71.IN1
bus_addr[4] => Mux72.IN1
bus_addr[5] => Equal0.IN25
bus_addr[5] => Equal1.IN27
bus_addr[5] => Equal2.IN27
bus_addr[6] => Equal0.IN24
bus_addr[6] => Equal1.IN26
bus_addr[6] => Equal2.IN26
bus_addr[7] => Equal0.IN23
bus_addr[7] => Equal1.IN25
bus_addr[7] => Equal2.IN25
bus_addr[8] => Equal0.IN22
bus_addr[8] => Equal1.IN24
bus_addr[8] => Equal2.IN24
bus_addr[9] => Equal0.IN21
bus_addr[9] => Equal1.IN23
bus_addr[9] => Equal2.IN23
bus_addr[10] => Equal0.IN20
bus_addr[10] => Equal1.IN22
bus_addr[10] => Equal2.IN22
bus_addr[11] => Equal0.IN19
bus_addr[11] => Equal1.IN21
bus_addr[11] => Equal2.IN21
bus_addr[12] => Equal0.IN18
bus_addr[12] => Equal1.IN20
bus_addr[12] => Equal2.IN20
bus_addr[13] => Equal0.IN17
bus_addr[13] => Equal1.IN19
bus_addr[13] => Equal2.IN19
bus_addr[14] => Equal0.IN16
bus_addr[14] => Equal1.IN18
bus_addr[14] => Equal2.IN18
bus_addr[15] => Equal0.IN15
bus_addr[15] => Equal1.IN17
bus_addr[15] => Equal2.IN17
bus_addr[16] => Equal0.IN14
bus_addr[16] => Equal1.IN16
bus_addr[16] => Equal2.IN16
bus_addr[17] => Equal0.IN13
bus_addr[17] => Equal1.IN15
bus_addr[17] => Equal2.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => psw_in.DATAB
bus_dato[0] => ccr.DATAB
bus_dato[1] => psw_in.DATAB
bus_dato[1] => ccr.DATAB
bus_dato[2] => psw_in.DATAB
bus_dato[2] => ccr.DATAB
bus_dato[3] => psw_in.DATAB
bus_dato[3] => kmillhalt.DATAB
bus_dato[3] => ccr.DATAB
bus_dato[4] => psw_in.DATAB
bus_dato[4] => ccr.DATAB
bus_dato[5] => psw_in.DATAB
bus_dato[5] => ccr.DATAB
bus_dato[6] => psw_in.DATAB
bus_dato[6] => lma_fj.DATAB
bus_dato[7] => psw_in.DATAB
bus_dato[8] => psw_in.DATAB
bus_dato[8] => stacklimit.DATAB
bus_dato[9] => psw_in.DATAB
bus_dato[9] => stacklimit.DATAB
bus_dato[9] => pir.DATAB
bus_dato[10] => psw_in.DATAB
bus_dato[10] => stacklimit.DATAB
bus_dato[10] => pir.DATAB
bus_dato[11] => psw_in.DATAB
bus_dato[11] => stacklimit.DATAB
bus_dato[11] => pir.DATAB
bus_dato[12] => psw_in.DATAB
bus_dato[12] => stacklimit.DATAB
bus_dato[12] => pir.DATAB
bus_dato[13] => psw_in.DATAB
bus_dato[13] => stacklimit.DATAB
bus_dato[13] => pir.DATAB
bus_dato[14] => psw_in.DATAB
bus_dato[14] => stacklimit.DATAB
bus_dato[14] => pir.DATAB
bus_dato[15] => psw_in.DATAB
bus_dato[15] => stacklimit.DATAB
bus_dato[15] => pir.DATAB
bus_control_dati => process_0.IN0
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dato => wo.IN0
bus_control_dato => process_0.IN1
bus_control_dato => lma_fj.OUTPUTSELECT
bus_control_datob => we.IN1
bus_control_datob => wo.IN1
bus_control_datob => wo.IN1
psw_in[0] <= psw_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[1] <= psw_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[2] <= psw_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[3] <= psw_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[4] <= psw_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[5] <= psw_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[6] <= psw_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[7] <= psw_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[8] <= psw_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[9] <= psw_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[10] <= psw_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[11] <= psw_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[12] <= psw_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[13] <= psw_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[14] <= psw_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in[15] <= psw_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in_we_even <= psw_in_we_even~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_in_we_odd <= psw_in_we_odd~reg0.DB_MAX_OUTPUT_PORT_TYPE
psw_out[0] => bus_dati.DATAB
psw_out[1] => bus_dati.DATAB
psw_out[2] => bus_dati.DATAB
psw_out[3] => bus_dati.DATAB
psw_out[4] => bus_dati.DATAB
psw_out[5] => bus_dati.DATAB
psw_out[6] => bus_dati.DATAB
psw_out[7] => bus_dati.DATAB
psw_out[8] => bus_dati.DATAB
psw_out[9] => bus_dati.DATAB
psw_out[10] => bus_dati.DATAB
psw_out[11] => bus_dati.DATAB
psw_out[12] => bus_dati.DATAB
psw_out[13] => bus_dati.DATAB
psw_out[14] => bus_dati.DATAB
psw_out[15] => bus_dati.DATAB
cpu_stack_limit[0] <= stacklimit[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[1] <= stacklimit[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[2] <= stacklimit[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[3] <= stacklimit[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[4] <= stacklimit[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[5] <= stacklimit[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[6] <= stacklimit[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[7] <= stacklimit[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[8] <= stacklimit[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[9] <= stacklimit[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[10] <= stacklimit[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[11] <= stacklimit[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[12] <= stacklimit[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[13] <= stacklimit[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[14] <= stacklimit[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_stack_limit[15] <= stacklimit[15].DB_MAX_OUTPUT_PORT_TYPE
pir_in[0] <= <GND>
pir_in[1] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[2] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[3] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[4] <= <GND>
pir_in[5] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[6] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[7] <= pia.DB_MAX_OUTPUT_PORT_TYPE
pir_in[8] <= <GND>
pir_in[9] <= pir[9].DB_MAX_OUTPUT_PORT_TYPE
pir_in[10] <= pir[10].DB_MAX_OUTPUT_PORT_TYPE
pir_in[11] <= pir[11].DB_MAX_OUTPUT_PORT_TYPE
pir_in[12] <= pir[12].DB_MAX_OUTPUT_PORT_TYPE
pir_in[13] <= pir[13].DB_MAX_OUTPUT_PORT_TYPE
pir_in[14] <= pir[14].DB_MAX_OUTPUT_PORT_TYPE
pir_in[15] <= pir[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_illegal_halt => cer_illhlt.OUTPUTSELECT
cpu_address_error => cer_addrerr.OUTPUTSELECT
cpu_nxm => cer_nxm.OUTPUTSELECT
cpu_iobus_timeout => cer_iobto.OUTPUTSELECT
cpu_ysv => cer_ysv.OUTPUTSELECT
cpu_rsv => cer_rsv.OUTPUTSELECT
mmu_lma_c1 => bus_dati.DATAB
mmu_lma_c0 => bus_dati.DATAB
mmu_lma_eub[0] => bus_dati.DATAB
mmu_lma_eub[1] => bus_dati.DATAB
mmu_lma_eub[2] => bus_dati.DATAB
mmu_lma_eub[3] => bus_dati.DATAB
mmu_lma_eub[4] => bus_dati.DATAB
mmu_lma_eub[5] => bus_dati.DATAB
mmu_lma_eub[6] => bus_dati.DATAB
mmu_lma_eub[7] => bus_dati.DATAB
mmu_lma_eub[8] => bus_dati.DATAB
mmu_lma_eub[9] => bus_dati.DATAB
mmu_lma_eub[10] => bus_dati.DATAB
mmu_lma_eub[11] => bus_dati.DATAB
mmu_lma_eub[12] => bus_dati.DATAB
mmu_lma_eub[13] => bus_dati.DATAB
mmu_lma_eub[14] => bus_dati.DATAB
mmu_lma_eub[15] => bus_dati.DATAB
mmu_lma_eub[16] => bus_dati.DATAB
mmu_lma_eub[17] => bus_dati.DATAB
mmu_lma_eub[18] => bus_dati.DATAB
mmu_lma_eub[19] => bus_dati.DATAB
mmu_lma_eub[20] => bus_dati.DATAB
mmu_lma_eub[21] => bus_dati.DATAB
cpu_kmillhalt <= kmillhalt.DB_MAX_OUTPUT_PORT_TYPE
modelcode[0] => Mux0.IN263
modelcode[0] => Mux1.IN263
modelcode[0] => Equal3.IN3
modelcode[0] => Equal4.IN7
modelcode[0] => Equal5.IN7
modelcode[0] => Equal6.IN1
modelcode[0] => Equal7.IN7
modelcode[0] => Equal8.IN3
modelcode[0] => Equal9.IN7
modelcode[0] => Equal10.IN7
modelcode[0] => Equal11.IN2
modelcode[0] => Equal12.IN7
modelcode[0] => Equal13.IN7
modelcode[0] => Equal14.IN3
modelcode[0] => Equal15.IN7
modelcode[0] => Equal16.IN4
modelcode[0] => Equal17.IN7
modelcode[0] => Equal18.IN7
modelcode[0] => Equal19.IN2
modelcode[0] => Equal20.IN3
modelcode[0] => Equal21.IN7
modelcode[0] => Equal22.IN4
modelcode[0] => Equal23.IN7
modelcode[0] => Equal24.IN3
modelcode[1] => Mux0.IN262
modelcode[1] => Mux1.IN262
modelcode[1] => Equal3.IN2
modelcode[1] => Equal4.IN6
modelcode[1] => Equal5.IN6
modelcode[1] => Equal6.IN7
modelcode[1] => Equal7.IN1
modelcode[1] => Equal8.IN2
modelcode[1] => Equal9.IN6
modelcode[1] => Equal10.IN1
modelcode[1] => Equal11.IN1
modelcode[1] => Equal12.IN6
modelcode[1] => Equal13.IN6
modelcode[1] => Equal14.IN7
modelcode[1] => Equal15.IN2
modelcode[1] => Equal16.IN3
modelcode[1] => Equal17.IN6
modelcode[1] => Equal18.IN2
modelcode[1] => Equal19.IN7
modelcode[1] => Equal20.IN2
modelcode[1] => Equal21.IN6
modelcode[1] => Equal22.IN7
modelcode[1] => Equal23.IN4
modelcode[1] => Equal24.IN7
modelcode[2] => Mux0.IN261
modelcode[2] => Mux1.IN261
modelcode[2] => Equal3.IN1
modelcode[2] => Equal4.IN5
modelcode[2] => Equal5.IN0
modelcode[2] => Equal6.IN0
modelcode[2] => Equal7.IN6
modelcode[2] => Equal8.IN1
modelcode[2] => Equal9.IN1
modelcode[2] => Equal10.IN6
modelcode[2] => Equal11.IN7
modelcode[2] => Equal12.IN5
modelcode[2] => Equal13.IN2
modelcode[2] => Equal14.IN2
modelcode[2] => Equal15.IN6
modelcode[2] => Equal16.IN2
modelcode[2] => Equal17.IN3
modelcode[2] => Equal18.IN1
modelcode[2] => Equal19.IN6
modelcode[2] => Equal20.IN7
modelcode[2] => Equal21.IN2
modelcode[2] => Equal22.IN3
modelcode[2] => Equal23.IN3
modelcode[2] => Equal24.IN2
modelcode[3] => Mux0.IN260
modelcode[3] => Mux1.IN260
modelcode[3] => Equal3.IN7
modelcode[3] => Equal4.IN1
modelcode[3] => Equal5.IN5
modelcode[3] => Equal6.IN6
modelcode[3] => Equal7.IN0
modelcode[3] => Equal8.IN0
modelcode[3] => Equal9.IN5
modelcode[3] => Equal10.IN5
modelcode[3] => Equal11.IN6
modelcode[3] => Equal12.IN1
modelcode[3] => Equal13.IN1
modelcode[3] => Equal14.IN1
modelcode[3] => Equal15.IN5
modelcode[3] => Equal16.IN7
modelcode[3] => Equal17.IN2
modelcode[3] => Equal18.IN6
modelcode[3] => Equal19.IN1
modelcode[3] => Equal20.IN6
modelcode[3] => Equal21.IN5
modelcode[3] => Equal22.IN2
modelcode[3] => Equal23.IN2
modelcode[3] => Equal24.IN6
modelcode[4] => Mux0.IN259
modelcode[4] => Mux1.IN259
modelcode[4] => Equal3.IN0
modelcode[4] => Equal4.IN0
modelcode[4] => Equal5.IN4
modelcode[4] => Equal6.IN5
modelcode[4] => Equal7.IN5
modelcode[4] => Equal8.IN7
modelcode[4] => Equal9.IN0
modelcode[4] => Equal10.IN4
modelcode[4] => Equal11.IN5
modelcode[4] => Equal12.IN4
modelcode[4] => Equal13.IN5
modelcode[4] => Equal14.IN6
modelcode[4] => Equal15.IN1
modelcode[4] => Equal16.IN1
modelcode[4] => Equal17.IN1
modelcode[4] => Equal18.IN5
modelcode[4] => Equal19.IN5
modelcode[4] => Equal20.IN1
modelcode[4] => Equal21.IN1
modelcode[4] => Equal22.IN1
modelcode[4] => Equal23.IN1
modelcode[4] => Equal24.IN1
modelcode[5] => Mux0.IN258
modelcode[5] => Mux1.IN258
modelcode[5] => Equal3.IN6
modelcode[5] => Equal4.IN4
modelcode[5] => Equal5.IN3
modelcode[5] => Equal6.IN4
modelcode[5] => Equal7.IN4
modelcode[5] => Equal8.IN6
modelcode[5] => Equal9.IN4
modelcode[5] => Equal10.IN0
modelcode[5] => Equal11.IN0
modelcode[5] => Equal12.IN0
modelcode[5] => Equal13.IN0
modelcode[5] => Equal14.IN0
modelcode[5] => Equal15.IN0
modelcode[5] => Equal16.IN0
modelcode[5] => Equal17.IN0
modelcode[5] => Equal18.IN4
modelcode[5] => Equal19.IN4
modelcode[5] => Equal20.IN5
modelcode[5] => Equal21.IN4
modelcode[5] => Equal22.IN6
modelcode[5] => Equal23.IN6
modelcode[5] => Equal24.IN0
modelcode[6] => Mux0.IN257
modelcode[6] => Mux1.IN257
modelcode[6] => Equal3.IN5
modelcode[6] => Equal4.IN3
modelcode[6] => Equal5.IN2
modelcode[6] => Equal6.IN3
modelcode[6] => Equal7.IN3
modelcode[6] => Equal8.IN5
modelcode[6] => Equal9.IN3
modelcode[6] => Equal10.IN3
modelcode[6] => Equal11.IN4
modelcode[6] => Equal12.IN3
modelcode[6] => Equal13.IN4
modelcode[6] => Equal14.IN5
modelcode[6] => Equal15.IN4
modelcode[6] => Equal16.IN6
modelcode[6] => Equal17.IN5
modelcode[6] => Equal18.IN0
modelcode[6] => Equal19.IN0
modelcode[6] => Equal20.IN0
modelcode[6] => Equal21.IN0
modelcode[6] => Equal22.IN0
modelcode[6] => Equal23.IN0
modelcode[6] => Equal24.IN5
modelcode[7] => Mux0.IN256
modelcode[7] => Mux1.IN256
modelcode[7] => Equal3.IN4
modelcode[7] => Equal4.IN2
modelcode[7] => Equal5.IN1
modelcode[7] => Equal6.IN2
modelcode[7] => Equal7.IN2
modelcode[7] => Equal8.IN4
modelcode[7] => Equal9.IN2
modelcode[7] => Equal10.IN2
modelcode[7] => Equal11.IN3
modelcode[7] => Equal12.IN2
modelcode[7] => Equal13.IN3
modelcode[7] => Equal14.IN4
modelcode[7] => Equal15.IN3
modelcode[7] => Equal16.IN5
modelcode[7] => Equal17.IN4
modelcode[7] => Equal18.IN3
modelcode[7] => Equal19.IN3
modelcode[7] => Equal20.IN4
modelcode[7] => Equal21.IN3
modelcode[7] => Equal22.IN5
modelcode[7] => Equal23.IN5
modelcode[7] => Equal24.IN4
have_fpa => bus_dati.DATAB
reset => nxm.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => psw_in.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => stacklimit.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => pir.OUTPUTSELECT
reset => cer_illhlt.OUTPUTSELECT
reset => cer_addrerr.OUTPUTSELECT
reset => cer_nxm.OUTPUTSELECT
reset => cer_iobto.OUTPUTSELECT
reset => cer_ysv.OUTPUTSELECT
reset => cer_rsv.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => ccr.OUTPUTSELECT
reset => kmillhalt.OUTPUTSELECT
reset => lma_fj.OUTPUTSELECT
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => psw_in_we_odd~reg0.ENA
reset => psw_in_we_even~reg0.ENA
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => psw_in_we_odd~reg0.CLK
clk => psw_in_we_even~reg0.CLK
clk => lma_fj.CLK
clk => kmillhalt.CLK
clk => ccr[0].CLK
clk => ccr[1].CLK
clk => ccr[2].CLK
clk => ccr[3].CLK
clk => ccr[4].CLK
clk => ccr[5].CLK
clk => cer_rsv.CLK
clk => cer_ysv.CLK
clk => cer_iobto.CLK
clk => cer_nxm.CLK
clk => cer_addrerr.CLK
clk => cer_illhlt.CLK
clk => pir[9].CLK
clk => pir[10].CLK
clk => pir[11].CLK
clk => pir[12].CLK
clk => pir[13].CLK
clk => pir[14].CLK
clk => pir[15].CLK
clk => stacklimit[0].CLK
clk => stacklimit[1].CLK
clk => stacklimit[2].CLK
clk => stacklimit[3].CLK
clk => stacklimit[4].CLK
clk => stacklimit[5].CLK
clk => stacklimit[6].CLK
clk => stacklimit[7].CLK
clk => stacklimit[8].CLK
clk => stacklimit[9].CLK
clk => stacklimit[10].CLK
clk => stacklimit[11].CLK
clk => stacklimit[12].CLK
clk => stacklimit[13].CLK
clk => stacklimit[14].CLK
clk => stacklimit[15].CLK
clk => psw_in[0]~reg0.CLK
clk => psw_in[1]~reg0.CLK
clk => psw_in[2]~reg0.CLK
clk => psw_in[3]~reg0.CLK
clk => psw_in[4]~reg0.CLK
clk => psw_in[5]~reg0.CLK
clk => psw_in[6]~reg0.CLK
clk => psw_in[7]~reg0.CLK
clk => psw_in[8]~reg0.CLK
clk => psw_in[9]~reg0.CLK
clk => psw_in[10]~reg0.CLK
clk => psw_in[11]~reg0.CLK
clk => psw_in[12]~reg0.CLK
clk => psw_in[13]~reg0.CLK
clk => psw_in[14]~reg0.CLK
clk => psw_in[15]~reg0.CLK
clk => nxm.CLK


|top|vt:vt0|kl11:kl0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => Equal9.IN14
base_addr[4] => Equal9.IN13
base_addr[5] => Equal9.IN12
base_addr[6] => Equal9.IN11
base_addr[7] => Equal9.IN10
base_addr[8] => Equal9.IN9
base_addr[9] => Equal9.IN8
base_addr[10] => Equal9.IN7
base_addr[11] => Equal9.IN6
base_addr[12] => Equal9.IN5
base_addr[13] => Equal9.IN4
base_addr[14] => Equal9.IN3
base_addr[15] => Equal9.IN2
base_addr[16] => Equal9.IN1
base_addr[17] => Equal9.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
ovec[0] => int_vector.DATAB
ovec[1] => int_vector.DATAB
ovec[2] => int_vector.DATAB
ovec[3] => int_vector.DATAB
ovec[4] => int_vector.DATAB
ovec[5] => int_vector.DATAB
ovec[6] => int_vector.DATAB
ovec[7] => int_vector.DATAB
ovec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= base_addr_match.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN4
bus_addr[1] => Mux1.IN2
bus_addr[1] => Mux2.IN1
bus_addr[1] => Mux3.IN3
bus_addr[1] => Mux4.IN3
bus_addr[1] => Mux5.IN3
bus_addr[1] => Mux6.IN3
bus_addr[1] => Mux7.IN3
bus_addr[1] => Mux8.IN3
bus_addr[1] => Mux9.IN5
bus_addr[1] => Mux10.IN1
bus_addr[1] => Mux11.IN5
bus_addr[1] => Mux12.IN1
bus_addr[1] => Mux13.IN2
bus_addr[1] => Mux14.IN1
bus_addr[1] => Mux15.IN1
bus_addr[1] => Mux16.IN1
bus_addr[1] => Mux17.IN1
bus_addr[1] => Mux18.IN1
bus_addr[1] => Mux19.IN1
bus_addr[1] => Mux20.IN1
bus_addr[1] => Mux21.IN5
bus_addr[1] => Mux22.IN5
bus_addr[2] => Mux0.IN3
bus_addr[2] => Mux1.IN1
bus_addr[2] => Mux2.IN0
bus_addr[2] => Mux3.IN2
bus_addr[2] => Mux4.IN2
bus_addr[2] => Mux5.IN2
bus_addr[2] => Mux6.IN2
bus_addr[2] => Mux7.IN2
bus_addr[2] => Mux8.IN2
bus_addr[2] => Mux9.IN4
bus_addr[2] => Mux10.IN0
bus_addr[2] => Mux11.IN4
bus_addr[2] => Mux12.IN0
bus_addr[2] => Mux13.IN1
bus_addr[2] => Mux14.IN0
bus_addr[2] => Mux15.IN0
bus_addr[2] => Mux16.IN0
bus_addr[2] => Mux17.IN0
bus_addr[2] => Mux18.IN0
bus_addr[2] => Mux19.IN0
bus_addr[2] => Mux20.IN0
bus_addr[2] => Mux21.IN4
bus_addr[2] => Mux22.IN4
bus_addr[3] => Equal9.IN29
bus_addr[4] => Equal9.IN28
bus_addr[5] => Equal9.IN27
bus_addr[6] => Equal9.IN26
bus_addr[7] => Equal9.IN25
bus_addr[8] => Equal9.IN24
bus_addr[9] => Equal9.IN23
bus_addr[10] => Equal9.IN22
bus_addr[11] => Equal9.IN21
bus_addr[12] => Equal9.IN20
bus_addr[13] => Equal9.IN19
bus_addr[14] => Equal9.IN18
bus_addr[15] => Equal9.IN17
bus_addr[16] => Equal9.IN16
bus_addr[17] => Equal9.IN15
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => rx_done.OUTPUTSELECT
bus_dato[0] => Mux20.IN2
bus_dato[1] => Mux19.IN2
bus_dato[2] => Mux18.IN2
bus_dato[3] => Mux17.IN2
bus_dato[4] => Mux16.IN2
bus_dato[5] => Mux15.IN2
bus_dato[6] => Mux10.IN2
bus_dato[6] => Mux12.IN2
bus_dato[6] => Mux14.IN2
bus_dato[7] => tx_buf.DATAA
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => rxfilter.DATAB
rts <= rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
have_kl11 => base_addr_match.IN1
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => br.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => interrupt_state.OUTPUTSELECT
have_kl11 => tx_trigger.OUTPUTSELECT
have_kl11 => rx_trigger.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => int_vector.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxfilter.OUTPUTSELECT
have_kl11 => rxf.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdc.OUTPUTSELECT
have_kl11 => cdctrigger.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => rx_copied_filter.OUTPUTSELECT
have_kl11 => recv_silo.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => recv_c.OUTPUTSELECT
have_kl11 => rts.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => rtsstretch.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_state.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_count.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_bit.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_work.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_p.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => recv_sample.OUTPUTSELECT
have_kl11 => xmit_buf_loaded.OUTPUTSELECT
have_kl11 => tx.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_state.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_buf.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_bit.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => xmit_sample.OUTPUTSELECT
have_kl11 => recv_copy.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => recv_buf.OUTPUTSELECT
have_kl11 => bus_dati[0]~reg0.ENA
have_kl11 => bus_dati[1]~reg0.ENA
have_kl11 => bus_dati[2]~reg0.ENA
have_kl11 => bus_dati[3]~reg0.ENA
have_kl11 => bus_dati[4]~reg0.ENA
have_kl11 => bus_dati[5]~reg0.ENA
have_kl11 => bus_dati[6]~reg0.ENA
have_kl11 => bus_dati[7]~reg0.ENA
have_kl11 => bus_dati[8]~reg0.ENA
have_kl11 => bus_dati[9]~reg0.ENA
have_kl11 => bus_dati[10]~reg0.ENA
have_kl11 => bus_dati[11]~reg0.ENA
have_kl11 => bus_dati[12]~reg0.ENA
have_kl11 => bus_dati[13]~reg0.ENA
have_kl11 => bus_dati[14]~reg0.ENA
have_kl11 => bus_dati[15]~reg0.ENA
have_kl11 => rx_copied.ENA
have_kl11 => recv_copy_filter[0].ENA
have_kl11 => recv_copy_filter[1].ENA
have_kl11 => tx_start.ENA
have_kl11 => tx_rdy.ENA
have_kl11 => rx_act.ENA
have_kl11 => tx_ie.ENA
have_kl11 => rx_buf[0].ENA
have_kl11 => rx_buf[1].ENA
have_kl11 => rx_buf[2].ENA
have_kl11 => rx_buf[3].ENA
have_kl11 => rx_buf[4].ENA
have_kl11 => rx_buf[5].ENA
have_kl11 => rx_buf[6].ENA
have_kl11 => rx_buf[7].ENA
have_kl11 => tx_buf[0].ENA
have_kl11 => tx_buf[1].ENA
have_kl11 => tx_buf[2].ENA
have_kl11 => tx_buf[3].ENA
have_kl11 => tx_buf[4].ENA
have_kl11 => tx_buf[5].ENA
have_kl11 => tx_buf[6].ENA
have_kl11 => tx_buf[7].ENA
have_kl11 => rx_ie.ENA
have_kl11 => rx_done.ENA
have_kl11_force7bit => bus_dati.OUTPUTSELECT
have_kl11_force7bit => tx_buf.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => recv_c.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_work.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_p.OUTPUTSELECT
have_kl11_rtscts => recv_silo.OUTPUTSELECT
have_kl11_rtscts => recv_copy.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => recv_buf.OUTPUTSELECT
have_kl11_rtscts => rts.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_rtscts => rtsstretch.OUTPUTSELECT
have_kl11_bps[0] => Equal0.IN13
have_kl11_bps[0] => Equal1.IN13
have_kl11_bps[0] => Equal2.IN13
have_kl11_bps[0] => Equal3.IN13
have_kl11_bps[0] => Equal4.IN13
have_kl11_bps[0] => Equal5.IN13
have_kl11_bps[0] => Equal6.IN13
have_kl11_bps[0] => Equal7.IN13
have_kl11_bps[0] => Equal8.IN13
have_kl11_bps[1] => Equal0.IN12
have_kl11_bps[1] => Equal1.IN12
have_kl11_bps[1] => Equal2.IN12
have_kl11_bps[1] => Equal3.IN12
have_kl11_bps[1] => Equal4.IN12
have_kl11_bps[1] => Equal5.IN12
have_kl11_bps[1] => Equal6.IN12
have_kl11_bps[1] => Equal7.IN12
have_kl11_bps[1] => Equal8.IN12
have_kl11_bps[2] => Equal0.IN11
have_kl11_bps[2] => Equal1.IN11
have_kl11_bps[2] => Equal2.IN11
have_kl11_bps[2] => Equal3.IN11
have_kl11_bps[2] => Equal4.IN11
have_kl11_bps[2] => Equal5.IN11
have_kl11_bps[2] => Equal6.IN11
have_kl11_bps[2] => Equal7.IN11
have_kl11_bps[2] => Equal8.IN11
have_kl11_bps[3] => Equal0.IN10
have_kl11_bps[3] => Equal1.IN10
have_kl11_bps[3] => Equal2.IN10
have_kl11_bps[3] => Equal3.IN10
have_kl11_bps[3] => Equal4.IN10
have_kl11_bps[3] => Equal5.IN10
have_kl11_bps[3] => Equal6.IN10
have_kl11_bps[3] => Equal7.IN10
have_kl11_bps[3] => Equal8.IN10
have_kl11_bps[4] => Equal0.IN9
have_kl11_bps[4] => Equal1.IN17
have_kl11_bps[4] => Equal2.IN9
have_kl11_bps[4] => Equal3.IN9
have_kl11_bps[4] => Equal4.IN9
have_kl11_bps[4] => Equal5.IN9
have_kl11_bps[4] => Equal6.IN9
have_kl11_bps[4] => Equal7.IN9
have_kl11_bps[4] => Equal8.IN9
have_kl11_bps[5] => Equal0.IN8
have_kl11_bps[5] => Equal1.IN16
have_kl11_bps[5] => Equal2.IN17
have_kl11_bps[5] => Equal3.IN8
have_kl11_bps[5] => Equal4.IN8
have_kl11_bps[5] => Equal5.IN8
have_kl11_bps[5] => Equal6.IN8
have_kl11_bps[5] => Equal7.IN8
have_kl11_bps[5] => Equal8.IN8
have_kl11_bps[6] => Equal0.IN7
have_kl11_bps[6] => Equal1.IN9
have_kl11_bps[6] => Equal2.IN16
have_kl11_bps[6] => Equal3.IN17
have_kl11_bps[6] => Equal4.IN7
have_kl11_bps[6] => Equal5.IN7
have_kl11_bps[6] => Equal6.IN7
have_kl11_bps[6] => Equal7.IN7
have_kl11_bps[6] => Equal8.IN7
have_kl11_bps[7] => Equal0.IN6
have_kl11_bps[7] => Equal1.IN15
have_kl11_bps[7] => Equal2.IN8
have_kl11_bps[7] => Equal3.IN16
have_kl11_bps[7] => Equal4.IN17
have_kl11_bps[7] => Equal5.IN6
have_kl11_bps[7] => Equal6.IN6
have_kl11_bps[7] => Equal7.IN6
have_kl11_bps[7] => Equal8.IN6
have_kl11_bps[8] => Equal0.IN5
have_kl11_bps[8] => Equal1.IN8
have_kl11_bps[8] => Equal2.IN15
have_kl11_bps[8] => Equal3.IN7
have_kl11_bps[8] => Equal4.IN16
have_kl11_bps[8] => Equal5.IN17
have_kl11_bps[8] => Equal6.IN5
have_kl11_bps[8] => Equal7.IN17
have_kl11_bps[8] => Equal8.IN5
have_kl11_bps[9] => Equal0.IN4
have_kl11_bps[9] => Equal1.IN7
have_kl11_bps[9] => Equal2.IN7
have_kl11_bps[9] => Equal3.IN15
have_kl11_bps[9] => Equal4.IN6
have_kl11_bps[9] => Equal5.IN16
have_kl11_bps[9] => Equal6.IN17
have_kl11_bps[9] => Equal7.IN5
have_kl11_bps[9] => Equal8.IN17
have_kl11_bps[10] => Equal0.IN17
have_kl11_bps[10] => Equal1.IN14
have_kl11_bps[10] => Equal2.IN6
have_kl11_bps[10] => Equal3.IN6
have_kl11_bps[10] => Equal4.IN15
have_kl11_bps[10] => Equal5.IN5
have_kl11_bps[10] => Equal6.IN16
have_kl11_bps[10] => Equal7.IN4
have_kl11_bps[10] => Equal8.IN4
have_kl11_bps[11] => Equal0.IN3
have_kl11_bps[11] => Equal1.IN6
have_kl11_bps[11] => Equal2.IN14
have_kl11_bps[11] => Equal3.IN5
have_kl11_bps[11] => Equal4.IN5
have_kl11_bps[11] => Equal5.IN15
have_kl11_bps[11] => Equal6.IN4
have_kl11_bps[11] => Equal7.IN3
have_kl11_bps[11] => Equal8.IN3
have_kl11_bps[12] => Equal0.IN2
have_kl11_bps[12] => Equal1.IN5
have_kl11_bps[12] => Equal2.IN5
have_kl11_bps[12] => Equal3.IN14
have_kl11_bps[12] => Equal4.IN4
have_kl11_bps[12] => Equal5.IN4
have_kl11_bps[12] => Equal6.IN15
have_kl11_bps[12] => Equal7.IN2
have_kl11_bps[12] => Equal8.IN2
have_kl11_bps[13] => Equal0.IN1
have_kl11_bps[13] => Equal1.IN4
have_kl11_bps[13] => Equal2.IN4
have_kl11_bps[13] => Equal3.IN4
have_kl11_bps[13] => Equal4.IN14
have_kl11_bps[13] => Equal5.IN3
have_kl11_bps[13] => Equal6.IN3
have_kl11_bps[13] => Equal7.IN16
have_kl11_bps[13] => Equal8.IN1
have_kl11_bps[14] => Equal0.IN0
have_kl11_bps[14] => Equal1.IN3
have_kl11_bps[14] => Equal2.IN3
have_kl11_bps[14] => Equal3.IN3
have_kl11_bps[14] => Equal4.IN3
have_kl11_bps[14] => Equal5.IN14
have_kl11_bps[14] => Equal6.IN2
have_kl11_bps[14] => Equal7.IN15
have_kl11_bps[14] => Equal8.IN16
have_kl11_bps[15] => Equal0.IN16
have_kl11_bps[15] => Equal1.IN2
have_kl11_bps[15] => Equal2.IN2
have_kl11_bps[15] => Equal3.IN2
have_kl11_bps[15] => Equal4.IN2
have_kl11_bps[15] => Equal5.IN2
have_kl11_bps[15] => Equal6.IN14
have_kl11_bps[15] => Equal7.IN14
have_kl11_bps[15] => Equal8.IN15
have_kl11_bps[16] => Equal0.IN15
have_kl11_bps[16] => Equal1.IN1
have_kl11_bps[16] => Equal2.IN1
have_kl11_bps[16] => Equal3.IN1
have_kl11_bps[16] => Equal4.IN1
have_kl11_bps[16] => Equal5.IN1
have_kl11_bps[16] => Equal6.IN1
have_kl11_bps[16] => Equal7.IN1
have_kl11_bps[16] => Equal8.IN14
have_kl11_bps[17] => Equal0.IN14
have_kl11_bps[17] => Equal1.IN0
have_kl11_bps[17] => Equal2.IN0
have_kl11_bps[17] => Equal3.IN0
have_kl11_bps[17] => Equal4.IN0
have_kl11_bps[17] => Equal5.IN0
have_kl11_bps[17] => Equal6.IN0
have_kl11_bps[17] => Equal7.IN0
have_kl11_bps[17] => Equal8.IN0
reset => rx_trigger.OUTPUTSELECT
reset => tx_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_ie.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => tx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => rx_buf.OUTPUTSELECT
reset => tx_ie.OUTPUTSELECT
reset => rx_act.OUTPUTSELECT
reset => tx_rdy.OUTPUTSELECT
reset => tx_start.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => recv_copy_filter.OUTPUTSELECT
reset => rx_copied.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => bus_dati.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdc.OUTPUTSELECT
reset => cdctrigger.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => recv_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_state.OUTPUTSELECT
reset => xmit_buf_loaded.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rtsstretch.OUTPUTSELECT
reset => rts.OUTPUTSELECT
reset => rxf.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_c.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_p.OUTPUTSELECT
reset => recv_silo.OUTPUTSELECT
reset => recv_copy.OUTPUTSELECT
reset => recv_sample[4].ENA
reset => recv_sample[3].ENA
reset => recv_sample[2].ENA
reset => recv_sample[1].ENA
reset => recv_sample[0].ENA
reset => tx~reg0.ENA
reset => xmit_buf[7].ENA
reset => xmit_buf[6].ENA
reset => xmit_buf[5].ENA
reset => xmit_buf[4].ENA
reset => xmit_buf[3].ENA
reset => xmit_buf[2].ENA
reset => xmit_buf[1].ENA
reset => xmit_buf[0].ENA
reset => xmit_bit[2].ENA
reset => xmit_bit[1].ENA
reset => xmit_bit[0].ENA
reset => xmit_sample[4].ENA
reset => xmit_sample[3].ENA
reset => xmit_sample[2].ENA
reset => xmit_sample[1].ENA
reset => xmit_sample[0].ENA
reset => recv_work[0].ENA
reset => recv_work[1].ENA
reset => recv_work[2].ENA
reset => recv_work[3].ENA
reset => recv_work[4].ENA
reset => recv_work[5].ENA
reset => recv_work[6].ENA
reset => recv_work[7].ENA
reset => recv_bit[0].ENA
reset => recv_bit[1].ENA
reset => recv_bit[2].ENA
reset => recv_count[0].ENA
reset => recv_count[1].ENA
reset => recv_count[2].ENA
reset => recv_count[3].ENA
reset => recv_count[4].ENA
reset => recv_buf[0].ENA
reset => recv_buf[1].ENA
reset => recv_buf[2].ENA
reset => recv_buf[3].ENA
reset => recv_buf[4].ENA
reset => recv_buf[5].ENA
reset => recv_buf[6].ENA
reset => recv_buf[7].ENA
reset => rx_copied_filter[0].ENA
reset => rx_copied_filter[1].ENA
reset => rxfilter[0].ENA
reset => rxfilter[1].ENA
reset => rxfilter[2].ENA
reset => rxfilter[3].ENA
reset => rxfilter[4].ENA
reset => rxfilter[5].ENA
reset => rxfilter[6].ENA
reset => rxfilter[7].ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk50mhz => recv_silo~12.CLK
clk50mhz => recv_silo~0.CLK
clk50mhz => recv_silo~1.CLK
clk50mhz => recv_silo~2.CLK
clk50mhz => recv_silo~3.CLK
clk50mhz => recv_silo~4.CLK
clk50mhz => recv_silo~5.CLK
clk50mhz => recv_silo~6.CLK
clk50mhz => recv_silo~7.CLK
clk50mhz => recv_silo~8.CLK
clk50mhz => recv_silo~9.CLK
clk50mhz => recv_silo~10.CLK
clk50mhz => recv_silo~11.CLK
clk50mhz => xmit_sample[0].CLK
clk50mhz => xmit_sample[1].CLK
clk50mhz => xmit_sample[2].CLK
clk50mhz => xmit_sample[3].CLK
clk50mhz => xmit_sample[4].CLK
clk50mhz => xmit_bit[0].CLK
clk50mhz => xmit_bit[1].CLK
clk50mhz => xmit_bit[2].CLK
clk50mhz => xmit_buf[0].CLK
clk50mhz => xmit_buf[1].CLK
clk50mhz => xmit_buf[2].CLK
clk50mhz => xmit_buf[3].CLK
clk50mhz => xmit_buf[4].CLK
clk50mhz => xmit_buf[5].CLK
clk50mhz => xmit_buf[6].CLK
clk50mhz => xmit_buf[7].CLK
clk50mhz => tx~reg0.CLK
clk50mhz => recv_sample[0].CLK
clk50mhz => recv_sample[1].CLK
clk50mhz => recv_sample[2].CLK
clk50mhz => recv_sample[3].CLK
clk50mhz => recv_sample[4].CLK
clk50mhz => recv_work[0].CLK
clk50mhz => recv_work[1].CLK
clk50mhz => recv_work[2].CLK
clk50mhz => recv_work[3].CLK
clk50mhz => recv_work[4].CLK
clk50mhz => recv_work[5].CLK
clk50mhz => recv_work[6].CLK
clk50mhz => recv_work[7].CLK
clk50mhz => recv_bit[0].CLK
clk50mhz => recv_bit[1].CLK
clk50mhz => recv_bit[2].CLK
clk50mhz => recv_count[0].CLK
clk50mhz => recv_count[1].CLK
clk50mhz => recv_count[2].CLK
clk50mhz => recv_count[3].CLK
clk50mhz => recv_count[4].CLK
clk50mhz => recv_buf[0].CLK
clk50mhz => recv_buf[1].CLK
clk50mhz => recv_buf[2].CLK
clk50mhz => recv_buf[3].CLK
clk50mhz => recv_buf[4].CLK
clk50mhz => recv_buf[5].CLK
clk50mhz => recv_buf[6].CLK
clk50mhz => recv_buf[7].CLK
clk50mhz => rx_copied_filter[0].CLK
clk50mhz => rx_copied_filter[1].CLK
clk50mhz => rxfilter[0].CLK
clk50mhz => rxfilter[1].CLK
clk50mhz => rxfilter[2].CLK
clk50mhz => rxfilter[3].CLK
clk50mhz => rxfilter[4].CLK
clk50mhz => rxfilter[5].CLK
clk50mhz => rxfilter[6].CLK
clk50mhz => rxfilter[7].CLK
clk50mhz => recv_p[0].CLK
clk50mhz => recv_p[1].CLK
clk50mhz => recv_p[2].CLK
clk50mhz => recv_p[3].CLK
clk50mhz => recv_c[0].CLK
clk50mhz => recv_c[1].CLK
clk50mhz => recv_c[2].CLK
clk50mhz => recv_c[3].CLK
clk50mhz => rxf.CLK
clk50mhz => rts~reg0.CLK
clk50mhz => rtsstretch[0].CLK
clk50mhz => rtsstretch[1].CLK
clk50mhz => rtsstretch[2].CLK
clk50mhz => rtsstretch[3].CLK
clk50mhz => rtsstretch[4].CLK
clk50mhz => rtsstretch[5].CLK
clk50mhz => rtsstretch[6].CLK
clk50mhz => rtsstretch[7].CLK
clk50mhz => rtsstretch[8].CLK
clk50mhz => rtsstretch[9].CLK
clk50mhz => recv_copy.CLK
clk50mhz => xmit_buf_loaded.CLK
clk50mhz => cdctrigger.CLK
clk50mhz => cdc[0].CLK
clk50mhz => cdc[1].CLK
clk50mhz => cdc[2].CLK
clk50mhz => cdc[3].CLK
clk50mhz => cdc[4].CLK
clk50mhz => cdc[5].CLK
clk50mhz => cdc[6].CLK
clk50mhz => cdc[7].CLK
clk50mhz => cdc[8].CLK
clk50mhz => cdc[9].CLK
clk50mhz => cdc[10].CLK
clk50mhz => cdc[11].CLK
clk50mhz => xmit_state~4.DATAIN
clk50mhz => recv_state~5.DATAIN
clk50mhz => recv_silo.CLK0
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => rx_copied.CLK
clk => recv_copy_filter[0].CLK
clk => recv_copy_filter[1].CLK
clk => tx_start.CLK
clk => tx_rdy.CLK
clk => rx_act.CLK
clk => tx_ie.CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_buf[3].CLK
clk => rx_buf[4].CLK
clk => rx_buf[5].CLK
clk => rx_buf[6].CLK
clk => rx_buf[7].CLK
clk => tx_buf[0].CLK
clk => tx_buf[1].CLK
clk => tx_buf[2].CLK
clk => tx_buf[3].CLK
clk => tx_buf[4].CLK
clk => tx_buf[5].CLK
clk => tx_buf[6].CLK
clk => tx_buf[7].CLK
clk => rx_ie.CLK
clk => rx_done.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => br~reg0.CLK
clk => tx_trigger.CLK
clk => rx_trigger.CLK
clk => interrupt_state~4.DATAIN


|top|vt:vt0|vtbr:vtbr0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => ~NO_FANOUT~
base_addr[5] => ~NO_FANOUT~
base_addr[6] => ~NO_FANOUT~
base_addr[7] => ~NO_FANOUT~
base_addr[8] => ~NO_FANOUT~
base_addr[9] => ~NO_FANOUT~
base_addr[10] => ~NO_FANOUT~
base_addr[11] => ~NO_FANOUT~
base_addr[12] => ~NO_FANOUT~
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_1.IN0
bus_addr[0] => process_1.IN0
bus_addr[1] => meme~11.DATAIN
bus_addr[1] => memo~12.DATAIN
bus_addr[1] => meme.WADDR
bus_addr[1] => meme.RADDR
bus_addr[1] => memo.WADDR
bus_addr[1] => memo.RADDR
bus_addr[2] => meme~10.DATAIN
bus_addr[2] => memo~11.DATAIN
bus_addr[2] => meme.WADDR1
bus_addr[2] => meme.RADDR1
bus_addr[2] => memo.WADDR1
bus_addr[2] => memo.RADDR1
bus_addr[3] => meme~9.DATAIN
bus_addr[3] => memo~10.DATAIN
bus_addr[3] => meme.WADDR2
bus_addr[3] => meme.RADDR2
bus_addr[3] => memo.WADDR2
bus_addr[3] => memo.RADDR2
bus_addr[4] => meme~8.DATAIN
bus_addr[4] => memo~9.DATAIN
bus_addr[4] => meme.WADDR3
bus_addr[4] => meme.RADDR3
bus_addr[4] => memo.WADDR3
bus_addr[4] => memo.RADDR3
bus_addr[5] => meme~7.DATAIN
bus_addr[5] => memo~8.DATAIN
bus_addr[5] => meme.WADDR4
bus_addr[5] => meme.RADDR4
bus_addr[5] => memo.WADDR4
bus_addr[5] => memo.RADDR4
bus_addr[6] => meme~6.DATAIN
bus_addr[6] => memo~7.DATAIN
bus_addr[6] => meme.WADDR5
bus_addr[6] => meme.RADDR5
bus_addr[6] => memo.WADDR5
bus_addr[6] => memo.RADDR5
bus_addr[7] => meme~5.DATAIN
bus_addr[7] => memo~6.DATAIN
bus_addr[7] => meme.WADDR6
bus_addr[7] => meme.RADDR6
bus_addr[7] => memo.WADDR6
bus_addr[7] => memo.RADDR6
bus_addr[8] => meme~4.DATAIN
bus_addr[8] => memo~5.DATAIN
bus_addr[8] => meme.WADDR7
bus_addr[8] => meme.RADDR7
bus_addr[8] => memo.WADDR7
bus_addr[8] => memo.RADDR7
bus_addr[9] => Equal1.IN7
bus_addr[9] => meme~3.DATAIN
bus_addr[9] => memo~4.DATAIN
bus_addr[9] => meme.WADDR8
bus_addr[9] => meme.RADDR8
bus_addr[9] => memo.WADDR8
bus_addr[9] => memo.RADDR8
bus_addr[10] => Equal1.IN6
bus_addr[10] => meme~2.DATAIN
bus_addr[10] => memo~3.DATAIN
bus_addr[10] => meme.WADDR9
bus_addr[10] => meme.RADDR9
bus_addr[10] => memo.WADDR9
bus_addr[10] => memo.RADDR9
bus_addr[11] => Equal1.IN5
bus_addr[11] => meme~1.DATAIN
bus_addr[11] => memo~2.DATAIN
bus_addr[11] => meme.WADDR10
bus_addr[11] => meme.RADDR10
bus_addr[11] => memo.WADDR10
bus_addr[11] => memo.RADDR10
bus_addr[12] => Equal1.IN4
bus_addr[12] => meme~0.DATAIN
bus_addr[12] => memo~1.DATAIN
bus_addr[12] => meme.WADDR11
bus_addr[12] => meme.RADDR11
bus_addr[12] => memo.WADDR11
bus_addr[12] => memo.RADDR11
bus_addr[13] => Equal0.IN9
bus_addr[14] => Equal0.IN8
bus_addr[15] => Equal0.IN7
bus_addr[16] => Equal0.IN6
bus_addr[17] => Equal0.IN5
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => meme~19.DATAIN
bus_dato[0] => meme.DATAIN
bus_dato[1] => meme~18.DATAIN
bus_dato[1] => meme.DATAIN1
bus_dato[2] => meme~17.DATAIN
bus_dato[2] => meme.DATAIN2
bus_dato[3] => meme~16.DATAIN
bus_dato[3] => meme.DATAIN3
bus_dato[4] => meme~15.DATAIN
bus_dato[4] => meme.DATAIN4
bus_dato[5] => meme~14.DATAIN
bus_dato[5] => meme.DATAIN5
bus_dato[6] => meme~13.DATAIN
bus_dato[6] => meme.DATAIN6
bus_dato[7] => meme~12.DATAIN
bus_dato[7] => meme.DATAIN7
bus_dato[8] => memo~20.DATAIN
bus_dato[8] => memo.DATAIN
bus_dato[9] => memo~19.DATAIN
bus_dato[9] => memo.DATAIN1
bus_dato[10] => memo~18.DATAIN
bus_dato[10] => memo.DATAIN2
bus_dato[11] => memo~17.DATAIN
bus_dato[11] => memo.DATAIN3
bus_dato[12] => memo~16.DATAIN
bus_dato[12] => memo.DATAIN4
bus_dato[13] => memo~15.DATAIN
bus_dato[13] => memo.DATAIN5
bus_dato[14] => memo~14.DATAIN
bus_dato[14] => memo.DATAIN6
bus_dato[15] => memo~13.DATAIN
bus_dato[15] => memo.DATAIN7
bus_control_dati => ~NO_FANOUT~
bus_control_dato => process_1.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_1.IN1
reset => ~NO_FANOUT~
clk => meme~20.CLK
clk => meme~0.CLK
clk => meme~1.CLK
clk => meme~2.CLK
clk => meme~3.CLK
clk => meme~4.CLK
clk => meme~5.CLK
clk => meme~6.CLK
clk => meme~7.CLK
clk => meme~8.CLK
clk => meme~9.CLK
clk => meme~10.CLK
clk => meme~11.CLK
clk => meme~12.CLK
clk => meme~13.CLK
clk => meme~14.CLK
clk => meme~15.CLK
clk => meme~16.CLK
clk => meme~17.CLK
clk => meme~18.CLK
clk => meme~19.CLK
clk => memo~0.CLK
clk => memo~1.CLK
clk => memo~2.CLK
clk => memo~3.CLK
clk => memo~4.CLK
clk => memo~5.CLK
clk => memo~6.CLK
clk => memo~7.CLK
clk => memo~8.CLK
clk => memo~9.CLK
clk => memo~10.CLK
clk => memo~11.CLK
clk => memo~12.CLK
clk => memo~13.CLK
clk => memo~14.CLK
clk => memo~15.CLK
clk => memo~16.CLK
clk => memo~17.CLK
clk => memo~18.CLK
clk => memo~19.CLK
clk => memo~20.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => meme.CLK0
clk => memo.CLK0


|top|vt:vt0|vga:vga0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => ~NO_FANOUT~
base_addr[5] => ~NO_FANOUT~
base_addr[6] => ~NO_FANOUT~
base_addr[7] => ~NO_FANOUT~
base_addr[8] => ~NO_FANOUT~
base_addr[9] => ~NO_FANOUT~
base_addr[10] => ~NO_FANOUT~
base_addr[11] => ~NO_FANOUT~
base_addr[12] => ~NO_FANOUT~
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_1.IN0
bus_addr[0] => process_2.IN0
bus_addr[1] => charbuf~10.DATAIN
bus_addr[1] => attrbuf~11.DATAIN
bus_addr[1] => graph0~9.DATAIN
bus_addr[1] => graphdata~9.DATAIN
bus_addr[1] => graph1~9.DATAIN
bus_addr[1] => chaddr[1].DATAIN
bus_addr[1] => g0addr[0].DATAIN
bus_addr[1] => g1addr[0].DATAIN
bus_addr[1] => charbuf.WADDR
bus_addr[1] => attrbuf.WADDR
bus_addr[1] => graph0.WADDR
bus_addr[1] => graph1.WADDR
bus_addr[1] => graphdata.WADDR
bus_addr[2] => charbuf~9.DATAIN
bus_addr[2] => attrbuf~10.DATAIN
bus_addr[2] => graph0~8.DATAIN
bus_addr[2] => graphdata~8.DATAIN
bus_addr[2] => graph1~8.DATAIN
bus_addr[2] => g1addr[1].DATAIN
bus_addr[2] => g0addr[1].DATAIN
bus_addr[2] => chaddr[2].DATAIN
bus_addr[2] => charbuf.WADDR1
bus_addr[2] => attrbuf.WADDR1
bus_addr[2] => graph0.WADDR1
bus_addr[2] => graph1.WADDR1
bus_addr[2] => graphdata.WADDR1
bus_addr[3] => charbuf~8.DATAIN
bus_addr[3] => attrbuf~9.DATAIN
bus_addr[3] => graph0~7.DATAIN
bus_addr[3] => graphdata~7.DATAIN
bus_addr[3] => graph1~7.DATAIN
bus_addr[3] => g1addr[2].DATAIN
bus_addr[3] => g0addr[2].DATAIN
bus_addr[3] => chaddr[3].DATAIN
bus_addr[3] => charbuf.WADDR2
bus_addr[3] => attrbuf.WADDR2
bus_addr[3] => graph0.WADDR2
bus_addr[3] => graph1.WADDR2
bus_addr[3] => graphdata.WADDR2
bus_addr[4] => charbuf~7.DATAIN
bus_addr[4] => attrbuf~8.DATAIN
bus_addr[4] => graph0~6.DATAIN
bus_addr[4] => graphdata~6.DATAIN
bus_addr[4] => graph1~6.DATAIN
bus_addr[4] => g1addr[3].DATAIN
bus_addr[4] => g0addr[3].DATAIN
bus_addr[4] => chaddr[4].DATAIN
bus_addr[4] => charbuf.WADDR3
bus_addr[4] => attrbuf.WADDR3
bus_addr[4] => graph0.WADDR3
bus_addr[4] => graph1.WADDR3
bus_addr[4] => graphdata.WADDR3
bus_addr[5] => charbuf~6.DATAIN
bus_addr[5] => attrbuf~7.DATAIN
bus_addr[5] => graph0~5.DATAIN
bus_addr[5] => graphdata~5.DATAIN
bus_addr[5] => graph1~5.DATAIN
bus_addr[5] => g1addr[4].DATAIN
bus_addr[5] => g0addr[4].DATAIN
bus_addr[5] => chaddr[5].DATAIN
bus_addr[5] => charbuf.WADDR4
bus_addr[5] => attrbuf.WADDR4
bus_addr[5] => graph0.WADDR4
bus_addr[5] => graph1.WADDR4
bus_addr[5] => graphdata.WADDR4
bus_addr[6] => charbuf~5.DATAIN
bus_addr[6] => attrbuf~6.DATAIN
bus_addr[6] => graph0~4.DATAIN
bus_addr[6] => graphdata~4.DATAIN
bus_addr[6] => graph1~4.DATAIN
bus_addr[6] => g1addr[5].DATAIN
bus_addr[6] => g0addr[5].DATAIN
bus_addr[6] => chaddr[6].DATAIN
bus_addr[6] => charbuf.WADDR5
bus_addr[6] => attrbuf.WADDR5
bus_addr[6] => graph0.WADDR5
bus_addr[6] => graph1.WADDR5
bus_addr[6] => graphdata.WADDR5
bus_addr[7] => charbuf~4.DATAIN
bus_addr[7] => attrbuf~5.DATAIN
bus_addr[7] => graph0~3.DATAIN
bus_addr[7] => graphdata~3.DATAIN
bus_addr[7] => graph1~3.DATAIN
bus_addr[7] => g1addr[6].DATAIN
bus_addr[7] => g0addr[6].DATAIN
bus_addr[7] => chaddr[7].DATAIN
bus_addr[7] => charbuf.WADDR6
bus_addr[7] => attrbuf.WADDR6
bus_addr[7] => graph0.WADDR6
bus_addr[7] => graph1.WADDR6
bus_addr[7] => graphdata.WADDR6
bus_addr[8] => charbuf~3.DATAIN
bus_addr[8] => attrbuf~4.DATAIN
bus_addr[8] => graph0~2.DATAIN
bus_addr[8] => graphdata~2.DATAIN
bus_addr[8] => graph1~2.DATAIN
bus_addr[8] => g1addr[7].DATAIN
bus_addr[8] => g0addr[7].DATAIN
bus_addr[8] => chaddr[8].DATAIN
bus_addr[8] => charbuf.WADDR7
bus_addr[8] => attrbuf.WADDR7
bus_addr[8] => graph0.WADDR7
bus_addr[8] => graph1.WADDR7
bus_addr[8] => graphdata.WADDR7
bus_addr[9] => charbuf~2.DATAIN
bus_addr[9] => attrbuf~3.DATAIN
bus_addr[9] => graph0~1.DATAIN
bus_addr[9] => graphdata~1.DATAIN
bus_addr[9] => graph1~1.DATAIN
bus_addr[9] => g1addr[8].DATAIN
bus_addr[9] => g0addr[8].DATAIN
bus_addr[9] => chaddr[9].DATAIN
bus_addr[9] => charbuf.WADDR8
bus_addr[9] => attrbuf.WADDR8
bus_addr[9] => graph0.WADDR8
bus_addr[9] => graph1.WADDR8
bus_addr[9] => graphdata.WADDR8
bus_addr[10] => Equal2.IN5
bus_addr[10] => Equal3.IN5
bus_addr[10] => charbuf~1.DATAIN
bus_addr[10] => attrbuf~2.DATAIN
bus_addr[10] => chaddr[10].DATAIN
bus_addr[10] => charbuf.WADDR9
bus_addr[10] => attrbuf.WADDR9
bus_addr[11] => Equal2.IN4
bus_addr[11] => Equal3.IN4
bus_addr[11] => charbuf~0.DATAIN
bus_addr[11] => attrbuf~1.DATAIN
bus_addr[11] => chaddr[11].DATAIN
bus_addr[11] => charbuf.WADDR10
bus_addr[11] => attrbuf.WADDR10
bus_addr[12] => Equal2.IN3
bus_addr[12] => Equal3.IN3
bus_addr[12] => charbuf_addr_match.IN1
bus_addr[13] => Equal0.IN9
bus_addr[14] => Equal0.IN8
bus_addr[15] => Equal0.IN7
bus_addr[16] => Equal0.IN6
bus_addr[17] => Equal0.IN5
bus_dati[0] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= <GND>
bus_dati[13] <= <GND>
bus_dati[14] <= <GND>
bus_dati[15] <= <GND>
bus_dato[0] => charbuf~18.DATAIN
bus_dato[0] => graph0~17.DATAIN
bus_dato[0] => graph1~17.DATAIN
bus_dato[0] => charbuf.DATAIN
bus_dato[0] => graph0.DATAIN
bus_dato[0] => graph1.DATAIN
bus_dato[1] => charbuf~17.DATAIN
bus_dato[1] => graph0~16.DATAIN
bus_dato[1] => graph1~16.DATAIN
bus_dato[1] => charbuf.DATAIN1
bus_dato[1] => graph0.DATAIN1
bus_dato[1] => graph1.DATAIN1
bus_dato[2] => charbuf~16.DATAIN
bus_dato[2] => graph0~15.DATAIN
bus_dato[2] => graph1~15.DATAIN
bus_dato[2] => charbuf.DATAIN2
bus_dato[2] => graph0.DATAIN2
bus_dato[2] => graph1.DATAIN2
bus_dato[3] => charbuf~15.DATAIN
bus_dato[3] => graph0~14.DATAIN
bus_dato[3] => graph1~14.DATAIN
bus_dato[3] => charbuf.DATAIN3
bus_dato[3] => graph0.DATAIN3
bus_dato[3] => graph1.DATAIN3
bus_dato[4] => charbuf~14.DATAIN
bus_dato[4] => graph0~13.DATAIN
bus_dato[4] => graph1~13.DATAIN
bus_dato[4] => charbuf.DATAIN4
bus_dato[4] => graph0.DATAIN4
bus_dato[4] => graph1.DATAIN4
bus_dato[5] => charbuf~13.DATAIN
bus_dato[5] => graph0~12.DATAIN
bus_dato[5] => graph1~12.DATAIN
bus_dato[5] => charbuf.DATAIN5
bus_dato[5] => graph0.DATAIN5
bus_dato[5] => graph1.DATAIN5
bus_dato[6] => charbuf~12.DATAIN
bus_dato[6] => graph0~11.DATAIN
bus_dato[6] => graph1~11.DATAIN
bus_dato[6] => charbuf.DATAIN6
bus_dato[6] => graph0.DATAIN6
bus_dato[6] => graph1.DATAIN6
bus_dato[7] => charbuf~11.DATAIN
bus_dato[7] => graph0~10.DATAIN
bus_dato[7] => graph1~10.DATAIN
bus_dato[7] => charbuf.DATAIN7
bus_dato[7] => graph0.DATAIN7
bus_dato[7] => graph1.DATAIN7
bus_dato[8] => attrbuf~15.DATAIN
bus_dato[8] => graphdata~13.DATAIN
bus_dato[8] => attrbuf.DATAIN
bus_dato[8] => graphdata.DATAIN
bus_dato[9] => attrbuf~14.DATAIN
bus_dato[9] => graphdata~12.DATAIN
bus_dato[9] => attrbuf.DATAIN1
bus_dato[9] => graphdata.DATAIN1
bus_dato[10] => attrbuf~13.DATAIN
bus_dato[10] => graphdata~11.DATAIN
bus_dato[10] => attrbuf.DATAIN2
bus_dato[10] => graphdata.DATAIN2
bus_dato[11] => attrbuf~12.DATAIN
bus_dato[11] => graphdata~10.DATAIN
bus_dato[11] => attrbuf.DATAIN3
bus_dato[11] => graphdata.DATAIN3
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => ~NO_FANOUT~
bus_control_dato => attrbuf.OUTPUTSELECT
bus_control_dato => graph0.OUTPUTSELECT
bus_control_datob => process_1.IN1
bus_control_datob => process_2.IN1
bus_control_datob => process_1.IN1
bus_control_datob => process_2.IN1
vga_cursor[0] => ~NO_FANOUT~
vga_cursor[1] => Equal4.IN12
vga_cursor[2] => Equal4.IN11
vga_cursor[3] => Equal4.IN10
vga_cursor[4] => Equal4.IN9
vga_cursor[5] => Equal4.IN8
vga_cursor[6] => Equal4.IN7
vga_cursor[7] => Equal4.IN6
vga_cursor[8] => Equal4.IN5
vga_cursor[9] => Equal4.IN4
vga_cursor[10] => Equal4.IN3
vga_cursor[11] => Equal4.IN2
vga_cursor[12] => Equal4.IN1
vga_shade0[0] => LessThan12.IN8
vga_shade0[0] => LessThan14.IN8
vga_shade0[1] => LessThan12.IN7
vga_shade0[1] => LessThan14.IN7
vga_shade0[2] => LessThan12.IN6
vga_shade0[2] => LessThan14.IN6
vga_shade0[3] => LessThan12.IN5
vga_shade0[3] => LessThan14.IN5
vga_shade0[4] => LessThan12.IN4
vga_shade0[4] => LessThan14.IN4
vga_shade0[5] => LessThan12.IN3
vga_shade0[5] => LessThan14.IN3
vga_shade0[6] => LessThan12.IN2
vga_shade0[6] => LessThan14.IN2
vga_shade0[7] => LessThan12.IN1
vga_shade0[7] => LessThan14.IN1
vga_shade1[0] => LessThan16.IN8
vga_shade1[0] => LessThan18.IN8
vga_shade1[1] => LessThan16.IN7
vga_shade1[1] => LessThan18.IN7
vga_shade1[2] => LessThan16.IN6
vga_shade1[2] => LessThan18.IN6
vga_shade1[3] => LessThan16.IN5
vga_shade1[3] => LessThan18.IN5
vga_shade1[4] => LessThan16.IN4
vga_shade1[4] => LessThan18.IN4
vga_shade1[5] => LessThan16.IN3
vga_shade1[5] => LessThan18.IN3
vga_shade1[6] => LessThan16.IN2
vga_shade1[6] => LessThan18.IN2
vga_shade1[7] => LessThan16.IN1
vga_shade1[7] => LessThan18.IN1
vga_xp[0] => graph_col.DATAB
vga_xp[1] => graph_col.DATAB
vga_xp[2] => graph_col.DATAB
vga_xp[3] => graph_col.DATAB
vga_xp[4] => graph_col.DATAB
vga_xp[5] => graph_col.DATAB
vga_xp[6] => graph_col.DATAB
vga_xp[7] => graph_col.DATAB
vga_xp[8] => graph_col.DATAB
vga_graphics => process_4.IN1
vga_graph0 => process_4.IN1
vga_graph1 => process_4.IN1
vga_hist0 => ~NO_FANOUT~
vga_hist1 => ~NO_FANOUT~
vga_hlines => process_4.IN1
vga_vlines => process_4.IN1
vga_marker0 => process_4.IN1
vga_marker1 => process_4.IN1
vga_graph0s => process_4.IN1
vga_graph1s => process_4.IN1
vga_strip0 => process_4.IN0
vga_strip1 => process_4.IN1
vga_square => ~NO_FANOUT~
vga_acth[0] => act1h.DATAB
vga_acth[1] => act1h.DATAB
vga_acth[2] => act1h.DATAB
vga_acth[3] => act1h.DATAB
vga_acth[4] => act1h.DATAB
vga_acth[5] => act1h.DATAB
vga_acth[6] => act1h.DATAB
vga_acth[7] => act1h.DATAB
vga_actl[0] => act1l.DATAB
vga_actl[1] => act1l.DATAB
vga_actl[2] => act1l.DATAB
vga_actl[3] => act1l.DATAB
vga_actl[4] => act1l.DATAB
vga_actl[5] => act1l.DATAB
vga_actl[6] => act1l.DATAB
vga_actl[7] => act1l.DATAB
vga_hsync <= vga_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vga_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_fb <= vga_fb~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_ht <= vga_ht~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_cursor_block => fb.OUTPUTSELECT
vga_cursor_blink => process_4.IN1
vga_cursor_blink => process_4.IN1
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => char.OUTPUTSELECT
teste => attr2.OUTPUTSELECT
teste => attr2.OUTPUTSELECT
teste => attr2.OUTPUTSELECT
teste => attr2.OUTPUTSELECT
testf => fb.OUTPUTSELECT
vttype[0] => Equal1.IN3
vttype[1] => Equal1.IN6
vttype[2] => Equal1.IN5
vttype[3] => Equal1.IN2
vttype[4] => Equal1.IN4
vttype[5] => Equal1.IN1
vttype[6] => Equal1.IN0
have_act_seconds[0] => LessThan27.IN13
have_act_seconds[0] => LessThan28.IN26
have_act_seconds[1] => LessThan27.IN12
have_act_seconds[1] => LessThan28.IN25
have_act_seconds[2] => LessThan27.IN11
have_act_seconds[2] => LessThan28.IN24
have_act_seconds[3] => LessThan27.IN10
have_act_seconds[3] => LessThan28.IN23
have_act_seconds[4] => LessThan27.IN9
have_act_seconds[4] => LessThan28.IN22
have_act_seconds[5] => LessThan27.IN8
have_act_seconds[5] => LessThan28.IN21
have_act_seconds[6] => LessThan27.IN7
have_act_seconds[6] => LessThan28.IN20
have_act_seconds[7] => LessThan27.IN6
have_act_seconds[7] => LessThan28.IN19
have_act_seconds[8] => LessThan27.IN5
have_act_seconds[8] => LessThan28.IN18
have_act_seconds[9] => LessThan27.IN4
have_act_seconds[9] => LessThan28.IN17
have_act_seconds[10] => LessThan27.IN3
have_act_seconds[10] => LessThan28.IN16
have_act_seconds[11] => LessThan27.IN2
have_act_seconds[11] => LessThan28.IN15
have_act_seconds[12] => LessThan27.IN1
have_act_seconds[12] => LessThan28.IN14
have_act[0] => Equal15.IN0
have_act[1] => Equal15.IN1
reset => vgaclk.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_col.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_row.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_rowstartindex.OUTPUTSELECT
reset => vga_fontrowindex.OUTPUTSELECT
reset => vga_fontrowindex.OUTPUTSELECT
reset => vga_fontrowindex.OUTPUTSELECT
reset => vga_fontrowindex.OUTPUTSELECT
reset => vga_fontrowindex.OUTPUTSELECT
reset => vga_hsync.OUTPUTSELECT
reset => vga_vsync.OUTPUTSELECT
reset => vga_fb.OUTPUTSELECT
reset => vga_ht.OUTPUTSELECT
reset => blinkcount.OUTPUTSELECT
reset => blinkcount.OUTPUTSELECT
reset => blinkcount.OUTPUTSELECT
reset => blinkcount.OUTPUTSELECT
reset => blinkcount.OUTPUTSELECT
reset => blink_on.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => seconds.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxh.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => actxl.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2h.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act2l.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1h.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => act1l.OUTPUTSELECT
reset => vga_charindex[9].ENA
reset => vga_charindex[8].ENA
reset => vga_charindex[7].ENA
reset => vga_charindex[10].ENA
reset => vga_charindex[6].ENA
reset => vga_charindex[5].ENA
reset => vga_charindex[4].ENA
reset => vga_charindex[3].ENA
reset => vga_charindex[2].ENA
reset => vga_charindex[1].ENA
reset => vga_charindex[0].ENA
reset => vga_charindex[11].ENA
reset => vga_charindex[12].ENA
reset => vga_fontcolumnindex[0].ENA
reset => vga_fontcolumnindex[1].ENA
reset => vga_fontcolumnindex[2].ENA
reset => growdata[3].ENA
reset => graph_col[0].ENA
reset => graph_col[1].ENA
reset => graph_col[2].ENA
reset => graph_col[3].ENA
reset => graph_col[4].ENA
reset => graph_col[5].ENA
reset => graph_col[6].ENA
reset => graph_col[7].ENA
reset => graph_col[8].ENA
reset => gcoldata[0].ENA
reset => gcoldata[1].ENA
reset => gcoldata[2].ENA
reset => gcoldata[3].ENA
reset => g1val[0].ENA
reset => g1val[1].ENA
reset => g1val[2].ENA
reset => g1val[3].ENA
reset => g1val[4].ENA
reset => g1val[5].ENA
reset => g1val[6].ENA
reset => g1val[7].ENA
reset => g0val[0].ENA
reset => g0val[1].ENA
reset => g0val[2].ENA
reset => g0val[3].ENA
reset => g0val[4].ENA
reset => g0val[5].ENA
reset => g0val[6].ENA
reset => g0val[7].ENA
reset => boldpix.ENA
reset => ix[0].ENA
reset => ix[1].ENA
reset => ix[2].ENA
reset => ix[3].ENA
reset => ix[4].ENA
reset => ix[5].ENA
reset => ix[6].ENA
reset => ix[7].ENA
reset => ix[8].ENA
reset => ix[9].ENA
reset => ix[10].ENA
reset => ix[11].ENA
reset => ix[12].ENA
reset => ix[13].ENA
reset => ix[14].ENA
reset => ix[15].ENA
reset => attr_rv.ENA
reset => attr_bl.ENA
reset => attr_ul.ENA
reset => attr_bd.ENA
reset => attr[0].ENA
reset => attr[1].ENA
reset => attr[2].ENA
reset => attr[3].ENA
reset => attr2[0].ENA
reset => attr2[1].ENA
reset => attr2[2].ENA
reset => attr2[3].ENA
reset => char[0].ENA
reset => char[1].ENA
reset => char[2].ENA
reset => char[3].ENA
reset => char[4].ENA
reset => char[5].ENA
reset => char[6].ENA
reset => char[7].ENA
reset => cursor_match[0].ENA
reset => cursor_match[1].ENA
reset => cursor_match[2].ENA
reset => ht.ENA
reset => fb.ENA
reset => graph_row[0].ENA
reset => graph_row[1].ENA
reset => graph_row[2].ENA
reset => graph_row[3].ENA
reset => graph_row[4].ENA
reset => graph_row[5].ENA
reset => graph_row[6].ENA
reset => graph_row[7].ENA
reset => vga_row_evenodd.ENA
clk => charbuf~19.CLK
clk => charbuf~0.CLK
clk => charbuf~1.CLK
clk => charbuf~2.CLK
clk => charbuf~3.CLK
clk => charbuf~4.CLK
clk => charbuf~5.CLK
clk => charbuf~6.CLK
clk => charbuf~7.CLK
clk => charbuf~8.CLK
clk => charbuf~9.CLK
clk => charbuf~10.CLK
clk => charbuf~11.CLK
clk => charbuf~12.CLK
clk => charbuf~13.CLK
clk => charbuf~14.CLK
clk => charbuf~15.CLK
clk => charbuf~16.CLK
clk => charbuf~17.CLK
clk => charbuf~18.CLK
clk => attrbuf~0.CLK
clk => attrbuf~1.CLK
clk => attrbuf~2.CLK
clk => attrbuf~3.CLK
clk => attrbuf~4.CLK
clk => attrbuf~5.CLK
clk => attrbuf~6.CLK
clk => attrbuf~7.CLK
clk => attrbuf~8.CLK
clk => attrbuf~9.CLK
clk => attrbuf~10.CLK
clk => attrbuf~11.CLK
clk => attrbuf~12.CLK
clk => attrbuf~13.CLK
clk => attrbuf~14.CLK
clk => attrbuf~15.CLK
clk => graph0~0.CLK
clk => graph0~1.CLK
clk => graph0~2.CLK
clk => graph0~3.CLK
clk => graph0~4.CLK
clk => graph0~5.CLK
clk => graph0~6.CLK
clk => graph0~7.CLK
clk => graph0~8.CLK
clk => graph0~9.CLK
clk => graph0~10.CLK
clk => graph0~11.CLK
clk => graph0~12.CLK
clk => graph0~13.CLK
clk => graph0~14.CLK
clk => graph0~15.CLK
clk => graph0~16.CLK
clk => graph0~17.CLK
clk => graphdata~0.CLK
clk => graphdata~1.CLK
clk => graphdata~2.CLK
clk => graphdata~3.CLK
clk => graphdata~4.CLK
clk => graphdata~5.CLK
clk => graphdata~6.CLK
clk => graphdata~7.CLK
clk => graphdata~8.CLK
clk => graphdata~9.CLK
clk => graphdata~10.CLK
clk => graphdata~11.CLK
clk => graphdata~12.CLK
clk => graphdata~13.CLK
clk => graph1~0.CLK
clk => graph1~1.CLK
clk => graph1~2.CLK
clk => graph1~3.CLK
clk => graph1~4.CLK
clk => graph1~5.CLK
clk => graph1~6.CLK
clk => graph1~7.CLK
clk => graph1~8.CLK
clk => graph1~9.CLK
clk => graph1~10.CLK
clk => graph1~11.CLK
clk => graph1~12.CLK
clk => graph1~13.CLK
clk => graph1~14.CLK
clk => graph1~15.CLK
clk => graph1~16.CLK
clk => graph1~17.CLK
clk => g1addr[0].CLK
clk => g1addr[1].CLK
clk => g1addr[2].CLK
clk => g1addr[3].CLK
clk => g1addr[4].CLK
clk => g1addr[5].CLK
clk => g1addr[6].CLK
clk => g1addr[7].CLK
clk => g1addr[8].CLK
clk => g0addr[0].CLK
clk => g0addr[1].CLK
clk => g0addr[2].CLK
clk => g0addr[3].CLK
clk => g0addr[4].CLK
clk => g0addr[5].CLK
clk => g0addr[6].CLK
clk => g0addr[7].CLK
clk => g0addr[8].CLK
clk => chaddr[1].CLK
clk => chaddr[2].CLK
clk => chaddr[3].CLK
clk => chaddr[4].CLK
clk => chaddr[5].CLK
clk => chaddr[6].CLK
clk => chaddr[7].CLK
clk => chaddr[8].CLK
clk => chaddr[9].CLK
clk => chaddr[10].CLK
clk => chaddr[11].CLK
clk => charbuf.CLK0
clk => attrbuf.CLK0
clk => graph0.CLK0
clk => graph1.CLK0
clk => graphdata.CLK0
clk50mhz => vgaclk.CLK


|top|vt:vt0|vga:vga0|vgafont:font
ix[0] => Mux0.IN32782
ix[1] => Mux0.IN32781
ix[2] => Mux0.IN32780
ix[3] => Mux0.IN32779
ix[4] => Mux0.IN32778
ix[5] => Mux0.IN32777
ix[6] => Mux0.IN32776
ix[7] => Mux0.IN32775
ix[8] => Mux0.IN32774
ix[9] => Mux0.IN32773
ix[10] => Mux0.IN32772
ix[11] => Mux0.IN32771
ix[12] => Mux0.IN32770
ix[13] => Mux0.IN32769
ix[14] => Mux0.IN32768
ix[15] => ~NO_FANOUT~
pix <= pix~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgaclk => pix~reg0.CLK


|top|vt:vt0|vgacr:vgacr0
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => ~NO_FANOUT~
base_addr[3] => ~NO_FANOUT~
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => wo.IN0
bus_addr[0] => we.IN0
bus_addr[1] => Mux0.IN10
bus_addr[1] => Mux1.IN10
bus_addr[1] => Mux2.IN10
bus_addr[1] => Mux3.IN10
bus_addr[1] => Mux4.IN10
bus_addr[1] => Mux5.IN10
bus_addr[1] => Mux6.IN10
bus_addr[1] => Mux7.IN10
bus_addr[1] => Mux8.IN10
bus_addr[1] => Mux9.IN10
bus_addr[1] => Mux10.IN10
bus_addr[1] => Mux11.IN10
bus_addr[1] => Mux12.IN10
bus_addr[1] => Mux13.IN10
bus_addr[1] => Mux14.IN10
bus_addr[1] => Mux15.IN10
bus_addr[1] => Mux16.IN3
bus_addr[1] => Mux17.IN3
bus_addr[1] => Mux18.IN3
bus_addr[1] => Mux19.IN3
bus_addr[1] => Mux20.IN3
bus_addr[1] => Mux21.IN3
bus_addr[1] => Mux22.IN3
bus_addr[1] => Mux23.IN3
bus_addr[1] => Mux24.IN3
bus_addr[1] => Mux25.IN3
bus_addr[1] => Mux26.IN3
bus_addr[1] => Mux27.IN3
bus_addr[1] => Mux28.IN3
bus_addr[1] => Mux29.IN3
bus_addr[1] => Mux30.IN3
bus_addr[1] => Mux31.IN3
bus_addr[1] => Mux32.IN3
bus_addr[1] => Mux33.IN3
bus_addr[1] => Mux34.IN3
bus_addr[1] => Mux35.IN3
bus_addr[1] => Mux36.IN3
bus_addr[1] => Mux37.IN3
bus_addr[1] => Mux38.IN3
bus_addr[1] => Mux39.IN3
bus_addr[1] => Mux40.IN3
bus_addr[1] => Mux41.IN3
bus_addr[1] => Mux42.IN3
bus_addr[1] => Mux43.IN3
bus_addr[1] => Mux44.IN3
bus_addr[1] => Mux45.IN3
bus_addr[1] => Mux46.IN3
bus_addr[1] => Mux47.IN3
bus_addr[1] => Mux48.IN3
bus_addr[1] => Mux49.IN3
bus_addr[1] => Mux50.IN3
bus_addr[1] => Mux51.IN3
bus_addr[1] => Mux52.IN3
bus_addr[1] => Mux53.IN3
bus_addr[1] => Mux54.IN3
bus_addr[1] => Mux55.IN3
bus_addr[1] => Mux56.IN3
bus_addr[1] => Mux57.IN3
bus_addr[1] => Mux58.IN3
bus_addr[1] => Mux59.IN3
bus_addr[1] => Mux60.IN3
bus_addr[1] => Mux61.IN3
bus_addr[1] => Mux62.IN3
bus_addr[1] => Mux63.IN3
bus_addr[1] => Mux64.IN3
bus_addr[1] => Mux65.IN3
bus_addr[1] => Mux66.IN3
bus_addr[1] => Mux67.IN3
bus_addr[1] => Mux68.IN3
bus_addr[1] => Mux69.IN3
bus_addr[1] => Mux70.IN3
bus_addr[1] => Mux71.IN3
bus_addr[1] => Mux72.IN3
bus_addr[1] => Mux73.IN3
bus_addr[1] => Mux74.IN3
bus_addr[1] => Mux75.IN3
bus_addr[1] => Mux76.IN3
bus_addr[1] => Mux77.IN3
bus_addr[1] => Mux78.IN3
bus_addr[1] => Mux79.IN3
bus_addr[1] => Mux80.IN3
bus_addr[1] => Mux81.IN3
bus_addr[1] => Mux82.IN3
bus_addr[1] => Mux83.IN3
bus_addr[1] => Mux84.IN3
bus_addr[1] => Mux85.IN3
bus_addr[1] => Mux86.IN3
bus_addr[1] => Mux87.IN3
bus_addr[1] => Mux88.IN3
bus_addr[1] => Mux89.IN3
bus_addr[1] => Mux90.IN3
bus_addr[1] => Mux91.IN3
bus_addr[1] => Mux92.IN3
bus_addr[1] => Mux93.IN3
bus_addr[1] => Mux94.IN3
bus_addr[1] => Mux95.IN3
bus_addr[1] => Mux96.IN3
bus_addr[1] => Mux97.IN3
bus_addr[1] => Mux98.IN3
bus_addr[1] => Mux99.IN3
bus_addr[2] => Mux0.IN9
bus_addr[2] => Mux1.IN9
bus_addr[2] => Mux2.IN9
bus_addr[2] => Mux3.IN9
bus_addr[2] => Mux4.IN9
bus_addr[2] => Mux5.IN9
bus_addr[2] => Mux6.IN9
bus_addr[2] => Mux7.IN9
bus_addr[2] => Mux8.IN9
bus_addr[2] => Mux9.IN9
bus_addr[2] => Mux10.IN9
bus_addr[2] => Mux11.IN9
bus_addr[2] => Mux12.IN9
bus_addr[2] => Mux13.IN9
bus_addr[2] => Mux14.IN9
bus_addr[2] => Mux15.IN9
bus_addr[2] => Mux16.IN2
bus_addr[2] => Mux17.IN2
bus_addr[2] => Mux18.IN2
bus_addr[2] => Mux19.IN2
bus_addr[2] => Mux20.IN2
bus_addr[2] => Mux21.IN2
bus_addr[2] => Mux22.IN2
bus_addr[2] => Mux23.IN2
bus_addr[2] => Mux24.IN2
bus_addr[2] => Mux25.IN2
bus_addr[2] => Mux26.IN2
bus_addr[2] => Mux27.IN2
bus_addr[2] => Mux28.IN2
bus_addr[2] => Mux29.IN2
bus_addr[2] => Mux30.IN2
bus_addr[2] => Mux31.IN2
bus_addr[2] => Mux32.IN2
bus_addr[2] => Mux33.IN2
bus_addr[2] => Mux34.IN2
bus_addr[2] => Mux35.IN2
bus_addr[2] => Mux36.IN2
bus_addr[2] => Mux37.IN2
bus_addr[2] => Mux38.IN2
bus_addr[2] => Mux39.IN2
bus_addr[2] => Mux40.IN2
bus_addr[2] => Mux41.IN2
bus_addr[2] => Mux42.IN2
bus_addr[2] => Mux43.IN2
bus_addr[2] => Mux44.IN2
bus_addr[2] => Mux45.IN2
bus_addr[2] => Mux46.IN2
bus_addr[2] => Mux47.IN2
bus_addr[2] => Mux48.IN2
bus_addr[2] => Mux49.IN2
bus_addr[2] => Mux50.IN2
bus_addr[2] => Mux51.IN2
bus_addr[2] => Mux52.IN2
bus_addr[2] => Mux53.IN2
bus_addr[2] => Mux54.IN2
bus_addr[2] => Mux55.IN2
bus_addr[2] => Mux56.IN2
bus_addr[2] => Mux57.IN2
bus_addr[2] => Mux58.IN2
bus_addr[2] => Mux59.IN2
bus_addr[2] => Mux60.IN2
bus_addr[2] => Mux61.IN2
bus_addr[2] => Mux62.IN2
bus_addr[2] => Mux63.IN2
bus_addr[2] => Mux64.IN2
bus_addr[2] => Mux65.IN2
bus_addr[2] => Mux66.IN2
bus_addr[2] => Mux67.IN2
bus_addr[2] => Mux68.IN2
bus_addr[2] => Mux69.IN2
bus_addr[2] => Mux70.IN2
bus_addr[2] => Mux71.IN2
bus_addr[2] => Mux72.IN2
bus_addr[2] => Mux73.IN2
bus_addr[2] => Mux74.IN2
bus_addr[2] => Mux75.IN2
bus_addr[2] => Mux76.IN2
bus_addr[2] => Mux77.IN2
bus_addr[2] => Mux78.IN2
bus_addr[2] => Mux79.IN2
bus_addr[2] => Mux80.IN2
bus_addr[2] => Mux81.IN2
bus_addr[2] => Mux82.IN2
bus_addr[2] => Mux83.IN2
bus_addr[2] => Mux84.IN2
bus_addr[2] => Mux85.IN2
bus_addr[2] => Mux86.IN2
bus_addr[2] => Mux87.IN2
bus_addr[2] => Mux88.IN2
bus_addr[2] => Mux89.IN2
bus_addr[2] => Mux90.IN2
bus_addr[2] => Mux91.IN2
bus_addr[2] => Mux92.IN2
bus_addr[2] => Mux93.IN2
bus_addr[2] => Mux94.IN2
bus_addr[2] => Mux95.IN2
bus_addr[2] => Mux96.IN2
bus_addr[2] => Mux97.IN2
bus_addr[2] => Mux98.IN2
bus_addr[2] => Mux99.IN2
bus_addr[3] => Mux0.IN8
bus_addr[3] => Mux1.IN8
bus_addr[3] => Mux2.IN8
bus_addr[3] => Mux3.IN8
bus_addr[3] => Mux4.IN8
bus_addr[3] => Mux5.IN8
bus_addr[3] => Mux6.IN8
bus_addr[3] => Mux7.IN8
bus_addr[3] => Mux8.IN8
bus_addr[3] => Mux9.IN8
bus_addr[3] => Mux10.IN8
bus_addr[3] => Mux11.IN8
bus_addr[3] => Mux12.IN8
bus_addr[3] => Mux13.IN8
bus_addr[3] => Mux14.IN8
bus_addr[3] => Mux15.IN8
bus_addr[3] => Mux16.IN1
bus_addr[3] => Mux17.IN1
bus_addr[3] => Mux18.IN1
bus_addr[3] => Mux19.IN1
bus_addr[3] => Mux20.IN1
bus_addr[3] => Mux21.IN1
bus_addr[3] => Mux22.IN1
bus_addr[3] => Mux23.IN1
bus_addr[3] => Mux24.IN1
bus_addr[3] => Mux25.IN1
bus_addr[3] => Mux26.IN1
bus_addr[3] => Mux27.IN1
bus_addr[3] => Mux28.IN1
bus_addr[3] => Mux29.IN1
bus_addr[3] => Mux30.IN1
bus_addr[3] => Mux31.IN1
bus_addr[3] => Mux32.IN1
bus_addr[3] => Mux33.IN1
bus_addr[3] => Mux34.IN1
bus_addr[3] => Mux35.IN1
bus_addr[3] => Mux36.IN1
bus_addr[3] => Mux37.IN1
bus_addr[3] => Mux38.IN1
bus_addr[3] => Mux39.IN1
bus_addr[3] => Mux40.IN1
bus_addr[3] => Mux41.IN1
bus_addr[3] => Mux42.IN1
bus_addr[3] => Mux43.IN1
bus_addr[3] => Mux44.IN1
bus_addr[3] => Mux45.IN1
bus_addr[3] => Mux46.IN1
bus_addr[3] => Mux47.IN1
bus_addr[3] => Mux48.IN1
bus_addr[3] => Mux49.IN1
bus_addr[3] => Mux50.IN1
bus_addr[3] => Mux51.IN1
bus_addr[3] => Mux52.IN1
bus_addr[3] => Mux53.IN1
bus_addr[3] => Mux54.IN1
bus_addr[3] => Mux55.IN1
bus_addr[3] => Mux56.IN1
bus_addr[3] => Mux57.IN1
bus_addr[3] => Mux58.IN1
bus_addr[3] => Mux59.IN1
bus_addr[3] => Mux60.IN1
bus_addr[3] => Mux61.IN1
bus_addr[3] => Mux62.IN1
bus_addr[3] => Mux63.IN1
bus_addr[3] => Mux64.IN1
bus_addr[3] => Mux65.IN1
bus_addr[3] => Mux66.IN1
bus_addr[3] => Mux67.IN1
bus_addr[3] => Mux68.IN1
bus_addr[3] => Mux69.IN1
bus_addr[3] => Mux70.IN1
bus_addr[3] => Mux71.IN1
bus_addr[3] => Mux72.IN1
bus_addr[3] => Mux73.IN1
bus_addr[3] => Mux74.IN1
bus_addr[3] => Mux75.IN1
bus_addr[3] => Mux76.IN1
bus_addr[3] => Mux77.IN1
bus_addr[3] => Mux78.IN1
bus_addr[3] => Mux79.IN1
bus_addr[3] => Mux80.IN1
bus_addr[3] => Mux81.IN1
bus_addr[3] => Mux82.IN1
bus_addr[3] => Mux83.IN1
bus_addr[3] => Mux84.IN1
bus_addr[3] => Mux85.IN1
bus_addr[3] => Mux86.IN1
bus_addr[3] => Mux87.IN1
bus_addr[3] => Mux88.IN1
bus_addr[3] => Mux89.IN1
bus_addr[3] => Mux90.IN1
bus_addr[3] => Mux91.IN1
bus_addr[3] => Mux92.IN1
bus_addr[3] => Mux93.IN1
bus_addr[3] => Mux94.IN1
bus_addr[3] => Mux95.IN1
bus_addr[3] => Mux96.IN1
bus_addr[3] => Mux97.IN1
bus_addr[3] => Mux98.IN1
bus_addr[3] => Mux99.IN1
bus_addr[4] => Equal0.IN27
bus_addr[5] => Equal0.IN26
bus_addr[6] => Equal0.IN25
bus_addr[7] => Equal0.IN24
bus_addr[8] => Equal0.IN23
bus_addr[9] => Equal0.IN22
bus_addr[10] => Equal0.IN21
bus_addr[11] => Equal0.IN20
bus_addr[12] => Equal0.IN19
bus_addr[13] => Equal0.IN18
bus_addr[14] => Equal0.IN17
bus_addr[15] => Equal0.IN16
bus_addr[16] => Equal0.IN15
bus_addr[17] => Equal0.IN14
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => cursor.DATAB
bus_dato[0] => graphics.DATAB
bus_dato[0] => shade0.DATAB
bus_dato[0] => shade1.DATAB
bus_dato[0] => xp.DATAB
bus_dato[0] => actl.DATAB
bus_dato[0] => vga_d.DATAB
bus_dato[1] => cursor.DATAB
bus_dato[1] => graph0.DATAB
bus_dato[1] => shade0.DATAB
bus_dato[1] => shade1.DATAB
bus_dato[1] => xp.DATAB
bus_dato[1] => actl.DATAB
bus_dato[1] => vga_d.DATAB
bus_dato[2] => cursor.DATAB
bus_dato[2] => graph1.DATAB
bus_dato[2] => shade0.DATAB
bus_dato[2] => shade1.DATAB
bus_dato[2] => xp.DATAB
bus_dato[2] => actl.DATAB
bus_dato[2] => vga_d.DATAB
bus_dato[3] => cursor.DATAB
bus_dato[3] => hist0.DATAB
bus_dato[3] => shade0.DATAB
bus_dato[3] => shade1.DATAB
bus_dato[3] => xp.DATAB
bus_dato[3] => actl.DATAB
bus_dato[3] => vga_d.DATAB
bus_dato[4] => cursor.DATAB
bus_dato[4] => hist1.DATAB
bus_dato[4] => shade0.DATAB
bus_dato[4] => shade1.DATAB
bus_dato[4] => xp.DATAB
bus_dato[4] => actl.DATAB
bus_dato[4] => vga_d.DATAB
bus_dato[5] => cursor.DATAB
bus_dato[5] => hlines.DATAB
bus_dato[5] => shade0.DATAB
bus_dato[5] => shade1.DATAB
bus_dato[5] => xp.DATAB
bus_dato[5] => actl.DATAB
bus_dato[5] => vga_d.DATAB
bus_dato[6] => cursor.DATAB
bus_dato[6] => vlines.DATAB
bus_dato[6] => shade0.DATAB
bus_dato[6] => shade1.DATAB
bus_dato[6] => xp.DATAB
bus_dato[6] => actl.DATAB
bus_dato[6] => vga_d.DATAB
bus_dato[7] => cursor.DATAB
bus_dato[7] => shade0.DATAB
bus_dato[7] => shade1.DATAB
bus_dato[7] => xp.DATAB
bus_dato[7] => actl.DATAB
bus_dato[7] => vga_d.DATAB
bus_dato[8] => cursor.DATAB
bus_dato[8] => marker0.DATAB
bus_dato[8] => xp.DATAB
bus_dato[8] => acth.DATAB
bus_dato[8] => vga_d.DATAB
bus_dato[9] => cursor.DATAB
bus_dato[9] => marker1.DATAB
bus_dato[9] => acth.DATAB
bus_dato[9] => vga_d.DATAB
bus_dato[10] => cursor.DATAB
bus_dato[10] => graph0s.DATAB
bus_dato[10] => acth.DATAB
bus_dato[10] => vga_d.DATAB
bus_dato[11] => cursor.DATAB
bus_dato[11] => graph1s.DATAB
bus_dato[11] => acth.DATAB
bus_dato[11] => vga_d.DATAB
bus_dato[12] => cursor.DATAB
bus_dato[12] => strip0.DATAB
bus_dato[12] => acth.DATAB
bus_dato[12] => vga_d.DATAB
bus_dato[13] => strip1.DATAB
bus_dato[13] => acth.DATAB
bus_dato[13] => vga_d.DATAB
bus_dato[14] => acth.DATAB
bus_dato[14] => vga_d.DATAB
bus_dato[15] => square.DATAB
bus_dato[15] => acth.DATAB
bus_dato[15] => vga_d.DATAB
bus_control_dati => process_0.IN0
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dati => bus_dati.OUTPUTSELECT
bus_control_dato => wo.IN0
bus_control_dato => process_0.IN1
bus_control_datob => we.IN1
bus_control_datob => wo.IN1
bus_control_datob => wo.IN1
vga_cursor[0] <= cursor[0].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[1] <= cursor[1].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[2] <= cursor[2].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[3] <= cursor[3].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[4] <= cursor[4].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[5] <= cursor[5].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[6] <= cursor[6].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[7] <= cursor[7].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[8] <= cursor[8].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[9] <= cursor[9].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[10] <= cursor[10].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[11] <= cursor[11].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[12] <= cursor[12].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[0] <= shade0[0].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[1] <= shade0[1].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[2] <= shade0[2].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[3] <= shade0[3].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[4] <= shade0[4].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[5] <= shade0[5].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[6] <= shade0[6].DB_MAX_OUTPUT_PORT_TYPE
vga_shade0[7] <= shade0[7].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[0] <= shade1[0].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[1] <= shade1[1].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[2] <= shade1[2].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[3] <= shade1[3].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[4] <= shade1[4].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[5] <= shade1[5].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[6] <= shade1[6].DB_MAX_OUTPUT_PORT_TYPE
vga_shade1[7] <= shade1[7].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[0] <= xp[0].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[1] <= xp[1].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[2] <= xp[2].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[3] <= xp[3].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[4] <= xp[4].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[5] <= xp[5].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[6] <= xp[6].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[7] <= xp[7].DB_MAX_OUTPUT_PORT_TYPE
vga_xp[8] <= xp[8].DB_MAX_OUTPUT_PORT_TYPE
vga_graphics <= graphics.DB_MAX_OUTPUT_PORT_TYPE
vga_graph0 <= graph0.DB_MAX_OUTPUT_PORT_TYPE
vga_graph1 <= graph1.DB_MAX_OUTPUT_PORT_TYPE
vga_hist0 <= hist0.DB_MAX_OUTPUT_PORT_TYPE
vga_hist1 <= hist1.DB_MAX_OUTPUT_PORT_TYPE
vga_hlines <= hlines.DB_MAX_OUTPUT_PORT_TYPE
vga_vlines <= vlines.DB_MAX_OUTPUT_PORT_TYPE
vga_marker0 <= marker0.DB_MAX_OUTPUT_PORT_TYPE
vga_marker1 <= marker1.DB_MAX_OUTPUT_PORT_TYPE
vga_graph0s <= graph0s.DB_MAX_OUTPUT_PORT_TYPE
vga_graph1s <= graph1s.DB_MAX_OUTPUT_PORT_TYPE
vga_strip0 <= strip0.DB_MAX_OUTPUT_PORT_TYPE
vga_strip1 <= strip1.DB_MAX_OUTPUT_PORT_TYPE
vga_square <= square.DB_MAX_OUTPUT_PORT_TYPE
vga_acth[0] <= acth[0].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[1] <= acth[1].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[2] <= acth[2].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[3] <= acth[3].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[4] <= acth[4].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[5] <= acth[5].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[6] <= acth[6].DB_MAX_OUTPUT_PORT_TYPE
vga_acth[7] <= acth[7].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[0] <= actl[0].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[1] <= actl[1].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[2] <= actl[2].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[3] <= actl[3].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[4] <= actl[4].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[5] <= actl[5].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[6] <= actl[6].DB_MAX_OUTPUT_PORT_TYPE
vga_actl[7] <= actl[7].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[0] <= vga_d[0].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[1] <= vga_d[1].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[2] <= vga_d[2].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[3] <= vga_d[3].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[4] <= vga_d[4].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[5] <= vga_d[5].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[6] <= vga_d[6].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[7] <= vga_d[7].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[8] <= vga_d[8].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[9] <= vga_d[9].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[10] <= vga_d[10].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[11] <= vga_d[11].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[12] <= vga_d[12].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[13] <= vga_d[13].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[14] <= vga_d[14].DB_MAX_OUTPUT_PORT_TYPE
vga_debug[15] <= vga_d[15].DB_MAX_OUTPUT_PORT_TYPE
vttype[0] => bus_dati.DATAB
vttype[1] => bus_dati.DATAB
vttype[2] => bus_dati.DATAB
vttype[3] => bus_dati.DATAB
vttype[4] => bus_dati.DATAB
vttype[5] => bus_dati.DATAB
vttype[6] => bus_dati.DATAB
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => cursor.OUTPUTSELECT
reset => graphics.OUTPUTSELECT
reset => vga_d[1].ENA
reset => vga_d[0].ENA
reset => vga_d[2].ENA
reset => vga_d[3].ENA
reset => vga_d[4].ENA
reset => vga_d[5].ENA
reset => vga_d[6].ENA
reset => vga_d[7].ENA
reset => vga_d[8].ENA
reset => vga_d[9].ENA
reset => vga_d[10].ENA
reset => vga_d[11].ENA
reset => vga_d[12].ENA
reset => vga_d[13].ENA
reset => vga_d[14].ENA
reset => vga_d[15].ENA
reset => actl[0].ENA
reset => actl[1].ENA
reset => actl[2].ENA
reset => actl[3].ENA
reset => actl[4].ENA
reset => actl[5].ENA
reset => actl[6].ENA
reset => actl[7].ENA
reset => acth[0].ENA
reset => acth[1].ENA
reset => acth[2].ENA
reset => acth[3].ENA
reset => acth[4].ENA
reset => acth[5].ENA
reset => acth[6].ENA
reset => acth[7].ENA
reset => xp[0].ENA
reset => xp[1].ENA
reset => xp[2].ENA
reset => xp[3].ENA
reset => xp[4].ENA
reset => xp[5].ENA
reset => xp[6].ENA
reset => xp[7].ENA
reset => xp[8].ENA
reset => shade1[0].ENA
reset => shade1[1].ENA
reset => shade1[2].ENA
reset => shade1[3].ENA
reset => shade1[4].ENA
reset => shade1[5].ENA
reset => shade1[6].ENA
reset => shade1[7].ENA
reset => shade0[0].ENA
reset => shade0[1].ENA
reset => shade0[2].ENA
reset => shade0[3].ENA
reset => shade0[4].ENA
reset => shade0[5].ENA
reset => shade0[6].ENA
reset => shade0[7].ENA
reset => vlines.ENA
reset => hlines.ENA
reset => hist1.ENA
reset => hist0.ENA
reset => graph1.ENA
reset => graph0.ENA
reset => square.ENA
reset => strip1.ENA
reset => strip0.ENA
reset => graph1s.ENA
reset => graph0s.ENA
reset => marker1.ENA
reset => marker0.ENA
reset => bus_dati[0]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
clk => vga_d[0].CLK
clk => vga_d[1].CLK
clk => vga_d[2].CLK
clk => vga_d[3].CLK
clk => vga_d[4].CLK
clk => vga_d[5].CLK
clk => vga_d[6].CLK
clk => vga_d[7].CLK
clk => vga_d[8].CLK
clk => vga_d[9].CLK
clk => vga_d[10].CLK
clk => vga_d[11].CLK
clk => vga_d[12].CLK
clk => vga_d[13].CLK
clk => vga_d[14].CLK
clk => vga_d[15].CLK
clk => actl[0].CLK
clk => actl[1].CLK
clk => actl[2].CLK
clk => actl[3].CLK
clk => actl[4].CLK
clk => actl[5].CLK
clk => actl[6].CLK
clk => actl[7].CLK
clk => acth[0].CLK
clk => acth[1].CLK
clk => acth[2].CLK
clk => acth[3].CLK
clk => acth[4].CLK
clk => acth[5].CLK
clk => acth[6].CLK
clk => acth[7].CLK
clk => xp[0].CLK
clk => xp[1].CLK
clk => xp[2].CLK
clk => xp[3].CLK
clk => xp[4].CLK
clk => xp[5].CLK
clk => xp[6].CLK
clk => xp[7].CLK
clk => xp[8].CLK
clk => shade1[0].CLK
clk => shade1[1].CLK
clk => shade1[2].CLK
clk => shade1[3].CLK
clk => shade1[4].CLK
clk => shade1[5].CLK
clk => shade1[6].CLK
clk => shade1[7].CLK
clk => shade0[0].CLK
clk => shade0[1].CLK
clk => shade0[2].CLK
clk => shade0[3].CLK
clk => shade0[4].CLK
clk => shade0[5].CLK
clk => shade0[6].CLK
clk => shade0[7].CLK
clk => vlines.CLK
clk => hlines.CLK
clk => hist1.CLK
clk => hist0.CLK
clk => graph1.CLK
clk => graph0.CLK
clk => square.CLK
clk => strip1.CLK
clk => strip0.CLK
clk => graph1s.CLK
clk => graph0s.CLK
clk => marker1.CLK
clk => marker0.CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => graphics.CLK
clk => cursor[0].CLK
clk => cursor[1].CLK
clk => cursor[2].CLK
clk => cursor[3].CLK
clk => cursor[4].CLK
clk => cursor[5].CLK
clk => cursor[6].CLK
clk => cursor[7].CLK
clk => cursor[8].CLK
clk => cursor[9].CLK
clk => cursor[10].CLK
clk => cursor[11].CLK
clk => cursor[12].CLK


|top|vt:vt0|ps2:ps20
base_addr[0] => ~NO_FANOUT~
base_addr[1] => ~NO_FANOUT~
base_addr[2] => Equal0.IN15
base_addr[3] => Equal0.IN14
base_addr[4] => Equal0.IN13
base_addr[5] => Equal0.IN12
base_addr[6] => Equal0.IN11
base_addr[7] => Equal0.IN10
base_addr[8] => Equal0.IN9
base_addr[9] => Equal0.IN8
base_addr[10] => Equal0.IN7
base_addr[11] => Equal0.IN6
base_addr[12] => Equal0.IN5
base_addr[13] => Equal0.IN4
base_addr[14] => Equal0.IN3
base_addr[15] => Equal0.IN2
base_addr[16] => Equal0.IN1
base_addr[17] => Equal0.IN0
ivec[0] => int_vector.DATAB
ivec[1] => int_vector.DATAB
ivec[2] => int_vector.DATAB
ivec[3] => int_vector.DATAB
ivec[4] => int_vector.DATAB
ivec[5] => int_vector.DATAB
ivec[6] => int_vector.DATAB
ivec[7] => int_vector.DATAB
ivec[8] => int_vector.DATAB
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => int_vector.OUTPUTSELECT
bg => br.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
bg => interrupt_state.OUTPUTSELECT
int_vector[0] <= int_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[1] <= int_vector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[2] <= int_vector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[3] <= int_vector[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[4] <= int_vector[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[5] <= int_vector[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[6] <= int_vector[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[7] <= int_vector[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_vector[8] <= int_vector[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => process_0.IN0
bus_addr[1] => Mux0.IN3
bus_addr[1] => Mux1.IN3
bus_addr[1] => Mux2.IN4
bus_addr[1] => Mux3.IN4
bus_addr[1] => Mux4.IN4
bus_addr[1] => Mux5.IN4
bus_addr[1] => Mux6.IN4
bus_addr[1] => Mux7.IN4
bus_addr[1] => Mux8.IN2
bus_addr[1] => Mux9.IN1
bus_addr[2] => Equal0.IN31
bus_addr[2] => Mux0.IN2
bus_addr[2] => Mux1.IN2
bus_addr[2] => Mux2.IN3
bus_addr[2] => Mux3.IN3
bus_addr[2] => Mux4.IN3
bus_addr[2] => Mux5.IN3
bus_addr[2] => Mux6.IN3
bus_addr[2] => Mux7.IN3
bus_addr[2] => Mux8.IN1
bus_addr[2] => Mux9.IN0
bus_addr[3] => Equal0.IN30
bus_addr[4] => Equal0.IN29
bus_addr[5] => Equal0.IN28
bus_addr[6] => Equal0.IN27
bus_addr[7] => Equal0.IN26
bus_addr[8] => Equal0.IN25
bus_addr[9] => Equal0.IN24
bus_addr[10] => Equal0.IN23
bus_addr[11] => Equal0.IN22
bus_addr[12] => Equal0.IN21
bus_addr[13] => Equal0.IN20
bus_addr[14] => Equal0.IN19
bus_addr[15] => Equal0.IN18
bus_addr[16] => Equal0.IN17
bus_addr[17] => Equal0.IN16
bus_dati[0] <= bus_dati[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[1] <= bus_dati[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[2] <= bus_dati[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[3] <= bus_dati[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[4] <= bus_dati[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[5] <= bus_dati[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[6] <= bus_dati[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[7] <= bus_dati[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[8] <= bus_dati[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[9] <= bus_dati[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[10] <= bus_dati[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[11] <= bus_dati[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[12] <= bus_dati[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[13] <= bus_dati[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[14] <= bus_dati[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dati[15] <= bus_dati[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_dato[0] => ~NO_FANOUT~
bus_dato[1] => ~NO_FANOUT~
bus_dato[2] => ~NO_FANOUT~
bus_dato[3] => ~NO_FANOUT~
bus_dato[4] => ~NO_FANOUT~
bus_dato[5] => ~NO_FANOUT~
bus_dato[6] => Mux9.IN2
bus_dato[7] => ~NO_FANOUT~
bus_dato[8] => ~NO_FANOUT~
bus_dato[9] => ~NO_FANOUT~
bus_dato[10] => ~NO_FANOUT~
bus_dato[11] => ~NO_FANOUT~
bus_dato[12] => ~NO_FANOUT~
bus_dato[13] => ~NO_FANOUT~
bus_dato[14] => ~NO_FANOUT~
bus_dato[15] => ~NO_FANOUT~
bus_control_dati => process_0.IN1
bus_control_dato => process_0.IN1
bus_control_datob => process_0.IN1
bus_control_datob => process_0.IN1
ps2k_c => ps2_cfilter.DATAA
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
ps2k_d => ps2_scancode.DATAB
reset => ps2_rxdone.OUTPUTSELECT
reset => ps2_rxie.OUTPUTSELECT
reset => ps2_clk.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_cfilter.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scancode.OUTPUTSELECT
reset => ps2_scanstate.OUTPUTSELECT
reset => ps2_scanstate.OUTPUTSELECT
reset => ps2_scanstate.OUTPUTSELECT
reset => ps2_scanstate.OUTPUTSELECT
reset => ps2_transition.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => interrupt_trigger.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => interrupt_state.OUTPUTSELECT
reset => bus_dati[4]~reg0.ENA
reset => bus_dati[3]~reg0.ENA
reset => bus_dati[2]~reg0.ENA
reset => bus_dati[1]~reg0.ENA
reset => bus_dati[0]~reg0.ENA
reset => ps2_counter[2].ENA
reset => ps2_counter[1].ENA
reset => ps2_counter[0].ENA
reset => bus_dati[5]~reg0.ENA
reset => bus_dati[6]~reg0.ENA
reset => bus_dati[7]~reg0.ENA
reset => bus_dati[8]~reg0.ENA
reset => bus_dati[9]~reg0.ENA
reset => bus_dati[10]~reg0.ENA
reset => bus_dati[11]~reg0.ENA
reset => bus_dati[12]~reg0.ENA
reset => bus_dati[13]~reg0.ENA
reset => bus_dati[14]~reg0.ENA
reset => bus_dati[15]~reg0.ENA
reset => int_vector[0]~reg0.ENA
reset => int_vector[1]~reg0.ENA
reset => int_vector[2]~reg0.ENA
reset => int_vector[3]~reg0.ENA
reset => int_vector[4]~reg0.ENA
reset => int_vector[5]~reg0.ENA
reset => int_vector[6]~reg0.ENA
reset => int_vector[7]~reg0.ENA
reset => int_vector[8]~reg0.ENA
clk => ps2_counter[0].CLK
clk => ps2_counter[1].CLK
clk => ps2_counter[2].CLK
clk => bus_dati[0]~reg0.CLK
clk => bus_dati[1]~reg0.CLK
clk => bus_dati[2]~reg0.CLK
clk => bus_dati[3]~reg0.CLK
clk => bus_dati[4]~reg0.CLK
clk => bus_dati[5]~reg0.CLK
clk => bus_dati[6]~reg0.CLK
clk => bus_dati[7]~reg0.CLK
clk => bus_dati[8]~reg0.CLK
clk => bus_dati[9]~reg0.CLK
clk => bus_dati[10]~reg0.CLK
clk => bus_dati[11]~reg0.CLK
clk => bus_dati[12]~reg0.CLK
clk => bus_dati[13]~reg0.CLK
clk => bus_dati[14]~reg0.CLK
clk => bus_dati[15]~reg0.CLK
clk => int_vector[0]~reg0.CLK
clk => int_vector[1]~reg0.CLK
clk => int_vector[2]~reg0.CLK
clk => int_vector[3]~reg0.CLK
clk => int_vector[4]~reg0.CLK
clk => int_vector[5]~reg0.CLK
clk => int_vector[6]~reg0.CLK
clk => int_vector[7]~reg0.CLK
clk => int_vector[8]~reg0.CLK
clk => interrupt_trigger.CLK
clk => br~reg0.CLK
clk => ps2_transition.CLK
clk => ps2_scancode[0].CLK
clk => ps2_scancode[1].CLK
clk => ps2_scancode[2].CLK
clk => ps2_scancode[3].CLK
clk => ps2_scancode[4].CLK
clk => ps2_scancode[5].CLK
clk => ps2_scancode[6].CLK
clk => ps2_scancode[7].CLK
clk => ps2_cfilter[0].CLK
clk => ps2_cfilter[1].CLK
clk => ps2_cfilter[2].CLK
clk => ps2_cfilter[3].CLK
clk => ps2_cfilter[4].CLK
clk => ps2_cfilter[5].CLK
clk => ps2_cfilter[6].CLK
clk => ps2_cfilter[7].CLK
clk => ps2_clk.CLK
clk => ps2_rxie.CLK
clk => ps2_rxdone.CLK
clk => interrupt_state~4.DATAIN
clk => ps2_scanstate~5.DATAIN


