{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:15:26 2019 " "Info: Processing started: Tue Mar 19 13:15:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off two_adc -c two_adc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_adc -c two_adc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "two_adc:inst1\|m\[2\] " "Info: Detected ripple clock \"two_adc:inst1\|m\[2\]\" as buffer" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "two_adc:inst1\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register BaudTickGen:inst\|Acc\[1\] register two_adc:inst1\|BaudTickGen:tickgen\|Acc\[16\] 173.94 MHz 5.749 ns Internal " "Info: Clock \"clk\" has Internal fmax of 173.94 MHz between source register \"BaudTickGen:inst\|Acc\[1\]\" and destination register \"two_adc:inst1\|BaudTickGen:tickgen\|Acc\[16\]\" (period= 5.749 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.502 ns + Longest register register " "Info: + Longest register to register delay is 5.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BaudTickGen:inst\|Acc\[1\] 1 REG LCFF_X43_Y26_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N15; Fanout = 2; REG Node = 'BaudTickGen:inst\|Acc\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.517 ns) 1.063 ns BaudTickGen:inst\|Add0~65 2 COMB LCCOMB_X44_Y26_N0 2 " "Info: 2: + IC(0.546 ns) + CELL(0.517 ns) = 1.063 ns; Loc. = LCCOMB_X44_Y26_N0; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Add0~65 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.143 ns BaudTickGen:inst\|Add0~67 3 COMB LCCOMB_X44_Y26_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.143 ns; Loc. = LCCOMB_X44_Y26_N2; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~67'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~65 BaudTickGen:inst|Add0~67 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.223 ns BaudTickGen:inst\|Add0~69 4 COMB LCCOMB_X44_Y26_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.223 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~69'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~67 BaudTickGen:inst|Add0~69 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.303 ns BaudTickGen:inst\|Add0~71 5 COMB LCCOMB_X44_Y26_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.303 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~69 BaudTickGen:inst|Add0~71 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.383 ns BaudTickGen:inst\|Add0~73 6 COMB LCCOMB_X44_Y26_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.383 ns; Loc. = LCCOMB_X44_Y26_N8; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~73'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~71 BaudTickGen:inst|Add0~73 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.463 ns BaudTickGen:inst\|Add0~75 7 COMB LCCOMB_X44_Y26_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.463 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~73 BaudTickGen:inst|Add0~75 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.543 ns BaudTickGen:inst\|Add0~77 8 COMB LCCOMB_X44_Y26_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.543 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~77'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~75 BaudTickGen:inst|Add0~77 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.717 ns BaudTickGen:inst\|Add0~79 9 COMB LCCOMB_X44_Y26_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.717 ns; Loc. = LCCOMB_X44_Y26_N14; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { BaudTickGen:inst|Add0~77 BaudTickGen:inst|Add0~79 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.797 ns BaudTickGen:inst\|Add0~81 10 COMB LCCOMB_X44_Y26_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.797 ns; Loc. = LCCOMB_X44_Y26_N16; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~79 BaudTickGen:inst|Add0~81 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.877 ns BaudTickGen:inst\|Add0~83 11 COMB LCCOMB_X44_Y26_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.877 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~81 BaudTickGen:inst|Add0~83 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.957 ns BaudTickGen:inst\|Add0~85 12 COMB LCCOMB_X44_Y26_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.957 ns; Loc. = LCCOMB_X44_Y26_N20; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~83 BaudTickGen:inst|Add0~85 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.037 ns BaudTickGen:inst\|Add0~87 13 COMB LCCOMB_X44_Y26_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.037 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~85 BaudTickGen:inst|Add0~87 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.117 ns BaudTickGen:inst\|Add0~89 14 COMB LCCOMB_X44_Y26_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.117 ns; Loc. = LCCOMB_X44_Y26_N24; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~89'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~87 BaudTickGen:inst|Add0~89 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.197 ns BaudTickGen:inst\|Add0~91 15 COMB LCCOMB_X44_Y26_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.197 ns; Loc. = LCCOMB_X44_Y26_N26; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~91'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~89 BaudTickGen:inst|Add0~91 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.277 ns BaudTickGen:inst\|Add0~93 16 COMB LCCOMB_X44_Y26_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.277 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 1; COMB Node = 'BaudTickGen:inst\|Add0~93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Add0~91 BaudTickGen:inst|Add0~93 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.735 ns BaudTickGen:inst\|Add0~94 17 COMB LCCOMB_X44_Y26_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 2.735 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 1; COMB Node = 'BaudTickGen:inst\|Add0~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { BaudTickGen:inst|Add0~93 BaudTickGen:inst|Add0~94 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.178 ns) 3.383 ns BaudTickGen:inst\|Add0~96 18 COMB LCCOMB_X43_Y26_N0 2 " "Info: 18: + IC(0.470 ns) + CELL(0.178 ns) = 3.383 ns; Loc. = LCCOMB_X43_Y26_N0; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Add0~96'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { BaudTickGen:inst|Add0~94 BaudTickGen:inst|Add0~96 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.413 ns) 5.502 ns two_adc:inst1\|BaudTickGen:tickgen\|Acc\[16\] 19 REG LCFF_X33_Y24_N31 7 " "Info: 19: + IC(1.706 ns) + CELL(0.413 ns) = 5.502 ns; Loc. = LCFF_X33_Y24_N31; Fanout = 7; REG Node = 'two_adc:inst1\|BaudTickGen:tickgen\|Acc\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { BaudTickGen:inst|Add0~96 two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 50.53 % ) " "Info: Total cell delay = 2.780 ns ( 50.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.722 ns ( 49.47 % ) " "Info: Total interconnect delay = 2.722 ns ( 49.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Add0~65 BaudTickGen:inst|Add0~67 BaudTickGen:inst|Add0~69 BaudTickGen:inst|Add0~71 BaudTickGen:inst|Add0~73 BaudTickGen:inst|Add0~75 BaudTickGen:inst|Add0~77 BaudTickGen:inst|Add0~79 BaudTickGen:inst|Add0~81 BaudTickGen:inst|Add0~83 BaudTickGen:inst|Add0~85 BaudTickGen:inst|Add0~87 BaudTickGen:inst|Add0~89 BaudTickGen:inst|Add0~91 BaudTickGen:inst|Add0~93 BaudTickGen:inst|Add0~94 BaudTickGen:inst|Add0~96 two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { BaudTickGen:inst|Acc[1] {} BaudTickGen:inst|Add0~65 {} BaudTickGen:inst|Add0~67 {} BaudTickGen:inst|Add0~69 {} BaudTickGen:inst|Add0~71 {} BaudTickGen:inst|Add0~73 {} BaudTickGen:inst|Add0~75 {} BaudTickGen:inst|Add0~77 {} BaudTickGen:inst|Add0~79 {} BaudTickGen:inst|Add0~81 {} BaudTickGen:inst|Add0~83 {} BaudTickGen:inst|Add0~85 {} BaudTickGen:inst|Add0~87 {} BaudTickGen:inst|Add0~89 {} BaudTickGen:inst|Add0~91 {} BaudTickGen:inst|Add0~93 {} BaudTickGen:inst|Add0~94 {} BaudTickGen:inst|Add0~96 {} two_adc:inst1|BaudTickGen:tickgen|Acc[16] {} } { 0.000ns 0.546ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.470ns 1.706ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.835 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.835 ns two_adc:inst1\|BaudTickGen:tickgen\|Acc\[16\] 3 REG LCFF_X33_Y24_N31 7 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X33_Y24_N31; Fanout = 7; REG Node = 'two_adc:inst1\|BaudTickGen:tickgen\|Acc\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.72 % ) " "Info: Total cell delay = 1.608 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 43.28 % ) " "Info: Total interconnect delay = 1.227 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} two_adc:inst1|BaudTickGen:tickgen|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.843 ns BaudTickGen:inst\|Acc\[1\] 3 REG LCFF_X43_Y26_N15 2 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X43_Y26_N15; Fanout = 2; REG Node = 'BaudTickGen:inst\|Acc\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.56 % ) " "Info: Total cell delay = 1.608 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} two_adc:inst1|BaudTickGen:tickgen|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 308 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.502 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Add0~65 BaudTickGen:inst|Add0~67 BaudTickGen:inst|Add0~69 BaudTickGen:inst|Add0~71 BaudTickGen:inst|Add0~73 BaudTickGen:inst|Add0~75 BaudTickGen:inst|Add0~77 BaudTickGen:inst|Add0~79 BaudTickGen:inst|Add0~81 BaudTickGen:inst|Add0~83 BaudTickGen:inst|Add0~85 BaudTickGen:inst|Add0~87 BaudTickGen:inst|Add0~89 BaudTickGen:inst|Add0~91 BaudTickGen:inst|Add0~93 BaudTickGen:inst|Add0~94 BaudTickGen:inst|Add0~96 two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.502 ns" { BaudTickGen:inst|Acc[1] {} BaudTickGen:inst|Add0~65 {} BaudTickGen:inst|Add0~67 {} BaudTickGen:inst|Add0~69 {} BaudTickGen:inst|Add0~71 {} BaudTickGen:inst|Add0~73 {} BaudTickGen:inst|Add0~75 {} BaudTickGen:inst|Add0~77 {} BaudTickGen:inst|Add0~79 {} BaudTickGen:inst|Add0~81 {} BaudTickGen:inst|Add0~83 {} BaudTickGen:inst|Add0~85 {} BaudTickGen:inst|Add0~87 {} BaudTickGen:inst|Add0~89 {} BaudTickGen:inst|Add0~91 {} BaudTickGen:inst|Add0~93 {} BaudTickGen:inst|Add0~94 {} BaudTickGen:inst|Add0~96 {} two_adc:inst1|BaudTickGen:tickgen|Acc[16] {} } { 0.000ns 0.546ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.470ns 1.706ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl two_adc:inst1|BaudTickGen:tickgen|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} two_adc:inst1|BaudTickGen:tickgen|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "two_adc:inst1\|memory1\[0\] MISO clk 2.747 ns register " "Info: tsu for register \"two_adc:inst1\|memory1\[0\]\" (data pin = \"MISO\", clock pin = \"clk\") is 2.747 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.871 ns + Longest pin register " "Info: + Longest pin to register delay is 7.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 112 8 176 128 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.367 ns) + CELL(0.545 ns) 7.775 ns two_adc:inst1\|memory1\[0\]~1 2 COMB LCCOMB_X32_Y24_N14 1 " "Info: 2: + IC(6.367 ns) + CELL(0.545 ns) = 7.775 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 1; COMB Node = 'two_adc:inst1\|memory1\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { MISO two_adc:inst1|memory1[0]~1 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.871 ns two_adc:inst1\|memory1\[0\] 3 REG LCFF_X32_Y24_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.871 ns; Loc. = LCFF_X32_Y24_N15; Fanout = 2; REG Node = 'two_adc:inst1\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { two_adc:inst1|memory1[0]~1 two_adc:inst1|memory1[0] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 19.11 % ) " "Info: Total cell delay = 1.504 ns ( 19.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.367 ns ( 80.89 % ) " "Info: Total interconnect delay = 6.367 ns ( 80.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.871 ns" { MISO two_adc:inst1|memory1[0]~1 two_adc:inst1|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.871 ns" { MISO {} MISO~combout {} two_adc:inst1|memory1[0]~1 {} two_adc:inst1|memory1[0] {} } { 0.000ns 0.000ns 6.367ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.086 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.879 ns) 2.620 ns two_adc:inst1\|m\[2\] 2 REG LCFF_X25_Y26_N21 4 " "Info: 2: + IC(0.735 ns) + CELL(0.879 ns) = 2.620 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'two_adc:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { clk two_adc:inst1|m[2] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.000 ns) 3.496 ns two_adc:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G8 108 " "Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.496 ns; Loc. = CLKCTRL_G8; Fanout = 108; COMB Node = 'two_adc:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 5.086 ns two_adc:inst1\|memory1\[0\] 4 REG LCFF_X32_Y24_N15 2 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 5.086 ns; Loc. = LCFF_X32_Y24_N15; Fanout = 2; REG Node = 'two_adc:inst1\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { two_adc:inst1|m[2]~clkctrl two_adc:inst1|memory1[0] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 48.90 % ) " "Info: Total cell delay = 2.487 ns ( 48.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 51.10 % ) " "Info: Total interconnect delay = 2.599 ns ( 51.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { clk two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl two_adc:inst1|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { clk {} clk~combout {} two_adc:inst1|m[2] {} two_adc:inst1|m[2]~clkctrl {} two_adc:inst1|memory1[0] {} } { 0.000ns 0.000ns 0.735ns 0.876ns 0.988ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.871 ns" { MISO two_adc:inst1|memory1[0]~1 two_adc:inst1|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.871 ns" { MISO {} MISO~combout {} two_adc:inst1|memory1[0]~1 {} two_adc:inst1|memory1[0] {} } { 0.000ns 0.000ns 6.367ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { clk two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl two_adc:inst1|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { clk {} clk~combout {} two_adc:inst1|m[2] {} two_adc:inst1|m[2]~clkctrl {} two_adc:inst1|memory1[0] {} } { 0.000ns 0.000ns 0.735ns 0.876ns 0.988ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk MOSI two_adc:inst1\|MOSI 9.413 ns register " "Info: tco from clock \"clk\" to destination pin \"MOSI\" through register \"two_adc:inst1\|MOSI\" is 9.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.086 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.879 ns) 2.620 ns two_adc:inst1\|m\[2\] 2 REG LCFF_X25_Y26_N21 4 " "Info: 2: + IC(0.735 ns) + CELL(0.879 ns) = 2.620 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'two_adc:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { clk two_adc:inst1|m[2] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.000 ns) 3.496 ns two_adc:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G8 108 " "Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.496 ns; Loc. = CLKCTRL_G8; Fanout = 108; COMB Node = 'two_adc:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 5.086 ns two_adc:inst1\|MOSI 4 REG LCFF_X30_Y25_N25 1 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 5.086 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 1; REG Node = 'two_adc:inst1\|MOSI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { two_adc:inst1|m[2]~clkctrl two_adc:inst1|MOSI } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 48.90 % ) " "Info: Total cell delay = 2.487 ns ( 48.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 51.10 % ) " "Info: Total interconnect delay = 2.599 ns ( 51.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { clk two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl two_adc:inst1|MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { clk {} clk~combout {} two_adc:inst1|m[2] {} two_adc:inst1|m[2]~clkctrl {} two_adc:inst1|MOSI {} } { 0.000ns 0.000ns 0.735ns 0.876ns 0.988ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns + Longest register pin " "Info: + Longest register to pin delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns two_adc:inst1\|MOSI 1 REG LCFF_X30_Y25_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 1; REG Node = 'two_adc:inst1\|MOSI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { two_adc:inst1|MOSI } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(3.006 ns) 4.050 ns MOSI 2 PIN PIN_B13 0 " "Info: 2: + IC(1.044 ns) + CELL(3.006 ns) = 4.050 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'MOSI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { two_adc:inst1|MOSI MOSI } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 160 312 488 176 "MOSI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 74.22 % ) " "Info: Total cell delay = 3.006 ns ( 74.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 25.78 % ) " "Info: Total interconnect delay = 1.044 ns ( 25.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { two_adc:inst1|MOSI MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { two_adc:inst1|MOSI {} MOSI {} } { 0.000ns 1.044ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { clk two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl two_adc:inst1|MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { clk {} clk~combout {} two_adc:inst1|m[2] {} two_adc:inst1|m[2]~clkctrl {} two_adc:inst1|MOSI {} } { 0.000ns 0.000ns 0.735ns 0.876ns 0.988ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { two_adc:inst1|MOSI MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { two_adc:inst1|MOSI {} MOSI {} } { 0.000ns 1.044ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "two_adc:inst1\|memory2\[7\] MISO1 clk -1.388 ns register " "Info: th for register \"two_adc:inst1\|memory2\[7\]\" (data pin = \"MISO1\", clock pin = \"clk\") is -1.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.089 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.879 ns) 2.620 ns two_adc:inst1\|m\[2\] 2 REG LCFF_X25_Y26_N21 4 " "Info: 2: + IC(0.735 ns) + CELL(0.879 ns) = 2.620 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'two_adc:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { clk two_adc:inst1|m[2] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.000 ns) 3.496 ns two_adc:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G8 108 " "Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.496 ns; Loc. = CLKCTRL_G8; Fanout = 108; COMB Node = 'two_adc:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.089 ns two_adc:inst1\|memory2\[7\] 4 REG LCFF_X34_Y25_N31 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.089 ns; Loc. = LCFF_X34_Y25_N31; Fanout = 2; REG Node = 'two_adc:inst1\|memory2\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { two_adc:inst1|m[2]~clkctrl two_adc:inst1|memory2[7] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 48.87 % ) " "Info: Total cell delay = 2.487 ns ( 48.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.602 ns ( 51.13 % ) " "Info: Total interconnect delay = 2.602 ns ( 51.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { clk two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl two_adc:inst1|memory2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { clk {} clk~combout {} two_adc:inst1|m[2] {} two_adc:inst1|m[2]~clkctrl {} two_adc:inst1|memory2[7] {} } { 0.000ns 0.000ns 0.735ns 0.876ns 0.991ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 195 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.763 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO1 1 PIN PIN_A15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 10; PIN Node = 'MISO1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 128 8 176 144 "MISO1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.259 ns) + CELL(0.545 ns) 6.667 ns two_adc:inst1\|memory2\[7\]~9 2 COMB LCCOMB_X34_Y25_N30 1 " "Info: 2: + IC(5.259 ns) + CELL(0.545 ns) = 6.667 ns; Loc. = LCCOMB_X34_Y25_N30; Fanout = 1; COMB Node = 'two_adc:inst1\|memory2\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.804 ns" { MISO1 two_adc:inst1|memory2[7]~9 } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.763 ns two_adc:inst1\|memory2\[7\] 3 REG LCFF_X34_Y25_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.763 ns; Loc. = LCFF_X34_Y25_N31; Fanout = 2; REG Node = 'two_adc:inst1\|memory2\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { two_adc:inst1|memory2[7]~9 two_adc:inst1|memory2[7] } "NODE_NAME" } } { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 22.24 % ) " "Info: Total cell delay = 1.504 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 77.76 % ) " "Info: Total interconnect delay = 5.259 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.763 ns" { MISO1 two_adc:inst1|memory2[7]~9 two_adc:inst1|memory2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.763 ns" { MISO1 {} MISO1~combout {} two_adc:inst1|memory2[7]~9 {} two_adc:inst1|memory2[7] {} } { 0.000ns 0.000ns 5.259ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { clk two_adc:inst1|m[2] two_adc:inst1|m[2]~clkctrl two_adc:inst1|memory2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { clk {} clk~combout {} two_adc:inst1|m[2] {} two_adc:inst1|m[2]~clkctrl {} two_adc:inst1|memory2[7] {} } { 0.000ns 0.000ns 0.735ns 0.876ns 0.991ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.763 ns" { MISO1 two_adc:inst1|memory2[7]~9 two_adc:inst1|memory2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.763 ns" { MISO1 {} MISO1~combout {} two_adc:inst1|memory2[7]~9 {} two_adc:inst1|memory2[7] {} } { 0.000ns 0.000ns 5.259ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:15:27 2019 " "Info: Processing ended: Tue Mar 19 13:15:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
