`timescale 1ns/10ps

module reverse_bits_tb;
    reg     [7:0] data_in     [7:0];
    wire    [7:0] data_out    [7:0];
    reg     [7:0] array_size;
    reg     [7:0] bit_length;

    initial begin
        datain      = {0,1,2,3,4,5,6,7};
        array_size  = 8;
        bit_length  = 8;
        #10
        $finish;
    end
    
    reverse_bits u0 (
        .data_in(data_in),
        .array_size(array_size),
        .bit_length(bit_length),
        .data_out(data_out)
    );    
endmodule


// 06  08 11 12  02  06 10  03

