Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 16:16:11 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_5_3072.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |       8449 |       8449 |       0 |    0 | 6146 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |       3025 |       3025 |       0 |    0 | 3073 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |       5424 |       5424 |       0 |    0 | 3073 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 16:16:24 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_5_3072.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 I_REG_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U/MODE_5.Q_reg[2877]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.053ns (33.785%)  route 5.984ns (66.215%))
  Logic Levels:           15  (CARRY4=11 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 14.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6146, routed)        1.753     4.976    CLK_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  I_REG_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     5.432 r  I_REG_reg[21]/Q
                         net (fo=5, routed)           1.132     6.564    U/Q[21]
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.688 r  U/MODE_5.Q[319]_i_46/O
                         net (fo=1, routed)           0.591     7.279    U/MODE_5.Q[319]_i_46_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.403 r  U/MODE_5.Q[319]_i_30/O
                         net (fo=1, routed)           0.652     8.055    U/MODE_5.Q[319]_i_30_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  U/MODE_5.Q[319]_i_9/O
                         net (fo=2, routed)           1.783     9.962    p_0_in2_out
    SLICE_X22Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.542 r  MODE_5.Q_reg[319]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.542    MODE_5.Q_reg[319]_i_3_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.656 r  MODE_5.Q_reg[575]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.656    MODE_5.Q_reg[575]_i_3_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  MODE_5.Q_reg[831]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.779    MODE_5.Q_reg[831]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.893 r  MODE_5.Q_reg[1087]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.893    MODE_5.Q_reg[1087]_i_3_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.007 r  MODE_5.Q_reg[1343]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.007    MODE_5.Q_reg[1343]_i_3_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.121 r  MODE_5.Q_reg[1599]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.121    MODE_5.Q_reg[1599]_i_3_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.235 r  MODE_5.Q_reg[1855]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.235    MODE_5.Q_reg[1855]_i_3_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.349 r  MODE_5.Q_reg[2111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.349    MODE_5.Q_reg[2111]_i_3_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.463 r  MODE_5.Q_reg[2367]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.463    MODE_5.Q_reg[2367]_i_3_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.577 r  MODE_5.Q_reg[2623]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.577    MODE_5.Q_reg[2623]_i_3_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.890 f  MODE_5.Q_reg[2879]_i_3/O[3]
                         net (fo=64, routed)          1.816    13.707    U/I_REG_reg[2861][3]
    SLICE_X25Y60         LUT4 (Prop_lut4_I1_O)        0.306    14.013 r  U/MODE_5.Q[2877]_i_1/O
                         net (fo=1, routed)           0.000    14.013    U/MODE_5.Q[2877]_i_1_n_0
    SLICE_X25Y60         FDCE                                         r  U/MODE_5.Q_reg[2877]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6146, routed)        1.483    14.365    U/CLK
    SLICE_X25Y60         FDCE                                         r  U/MODE_5.Q_reg[2877]/C
                         clock pessimism              0.340    14.706    
                         clock uncertainty           -0.035    14.670    
    SLICE_X25Y60         FDCE (Setup_fdce_C_D)        0.031    14.701    U/MODE_5.Q_reg[2877]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.689    




