// # Lab 4
//
// Complete this Verilog module so that it implements the following schematic:
//
// <figure class="image"><img src="lab4dpath.png" alt="A 12x12 multiplier and summer"><figcaption>Figure 1: Schematic to implement.</figcaption></figure>
//
// Busses `k1`, `k2`, `k3` are the following constants:
//
// <table style="border-collapse: collapse;" border="1"><tbody><tr><td>Constant</td><td>12-bit value in hex</td><td>Value in decimal (in 1.11 fixed point)</td></tr><tr><td><code>k1</code></td><td>C00</td><td>-0.5</td></tr><tr><td><code>k2</code></td><td>500</td><td>0.625</td></tr><tr><td><code>k3</code></td><td>C00</td><td>-0.5</td></tr></tbody></table>
module lab4dpath(
	input signed [9:0] x1,
	input signed [9:0] x2,
	input signed [9:0] x3,
	output signed [9:0] y
);

    // ## Implementation Hints
    //
    // - You may only use assignment statements or component instantiations, you
    //   may not use an always block (sequential statements).
    // - You will need to expand the input values by adding two LSbs with values
    //   of zero. This can be done using concatenation as follows:
    wire signed [11:0] v1;
    assign v1 = {x1, 2'b00};
    // When you have to drop bits, just choose which bits you want to keep by
    // the bus indices. For example, the following statement drops the two LSbs
    // of `s2` to form `y`.
    assign y = s2[11:2];
    // You may remove or edit these lines of code â€“ they are only hints.

endmodule
