Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 14 09:28:40 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.124        0.000                      0                 7139        0.051        0.000                      0                 7139        1.500        0.000                       0                  3951  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.310        0.000                      0                 2012        0.084        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.124        0.000                      0                  157        0.112        0.000                      0                  157        1.500        0.000                       0                  1411  
usb_clk                     1.800        0.000                      0                 4969        0.051        0.000                      0                 4969        4.000        0.000                       0                  1688  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.896        0.000                      0                    1        0.377        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[473]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.541ns (16.632%)  route 7.724ns (83.368%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.007    13.736    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[473]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[473]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.352    20.045    U_pattern_matcher/input_data_reg[473]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[481]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.541ns (16.632%)  route 7.724ns (83.368%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.007    13.736    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[481]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[481]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.352    20.045    U_pattern_matcher/input_data_reg[481]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[489]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.541ns (16.632%)  route 7.724ns (83.368%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.007    13.736    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[489]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[489]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.352    20.045    U_pattern_matcher/input_data_reg[489]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[490]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.541ns (16.632%)  route 7.724ns (83.368%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.007    13.736    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[490]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[490]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.352    20.045    U_pattern_matcher/input_data_reg[490]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[492]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.541ns (16.632%)  route 7.724ns (83.368%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.007    13.736    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.352    20.045    U_pattern_matcher/input_data_reg[492]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[497]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.541ns (16.632%)  route 7.724ns (83.368%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.007    13.736    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[497]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[497]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.352    20.045    U_pattern_matcher/input_data_reg[497]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[493]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 1.541ns (16.851%)  route 7.604ns (83.149%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.887    13.615    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[493]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[493]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[493]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[498]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 1.541ns (16.851%)  route 7.604ns (83.149%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.887    13.615    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[498]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[498]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[498]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[500]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 1.541ns (16.851%)  route 7.604ns (83.149%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.887    13.615    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[500]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[500]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[500]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[501]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 1.541ns (16.851%)  route 7.604ns (83.149%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.371     4.471    U_trigger/clk_fe_buf
    SLICE_X4Y17          FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           0.945     5.794    U_trigger/out[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.105     5.899 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.899    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.339 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.471 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.341     6.812    U_trigger/capture_enable_start0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.275     7.087 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           1.254     8.341    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.105     8.446 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.178     9.624    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.105     9.729 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.887    13.615    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[501]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y49         FDRE                                         r  U_pattern_matcher/input_data_reg[501]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[501]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  6.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.333ns (52.420%)  route 1.210ns (47.580%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.210     4.543    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[3]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.333ns (52.420%)  route 1.210ns (47.580%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.210     4.543    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[4]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.333ns (52.420%)  route 1.210ns (47.580%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.210     4.543    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[5]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.333ns (52.420%)  route 1.210ns (47.580%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.210     4.543    U_fe_capture_usb/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[6]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_fe_capture_usb/fe_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.560     1.419    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X3Y21          FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    U_reg_usb/U_stat_update_cdc/req_pipe[0]
    SLICE_X3Y21          FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.827     1.929    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X3Y21          FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.510     1.419    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.075     1.494    U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.565 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.620    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X31Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.512     1.424    
    SLICE_X31Y7          FDPE (Hold_fdpe_C_D)         0.075     1.499    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.420    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X3Y20          FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.616    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X3Y20          FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.828     1.930    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X3Y20          FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.420    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.075     1.495    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.563     1.422    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X1Y18          FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.618    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X1Y18          FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.830     1.932    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X1Y18          FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.422    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.075     1.497    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[287]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[295]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.556     1.415    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y28         FDRE                                         r  U_pattern_matcher/input_data_reg[287]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  U_pattern_matcher/input_data_reg[287]/Q
                         net (fo=2, routed)           0.066     1.621    U_pattern_matcher/input_data[287]
    SLICE_X29Y28         FDRE                                         r  U_pattern_matcher/input_data_reg[295]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.823     1.925    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y28         FDRE                                         r  U_pattern_matcher/input_data_reg[295]/C
                         clock pessimism             -0.510     1.415    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.078     1.493    U_pattern_matcher/input_data_reg[295]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_usb/reg_arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/reg_arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_reg_usb/clk_fe_buf
    SLICE_X12Y6          FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_reg_usb/reg_arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.629    U_reg_usb/reg_arm_pipe[0]
    SLICE_X12Y6          FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.835     1.937    U_reg_usb/clk_fe_buf
    SLICE_X12Y6          FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.075     1.499    U_reg_usb/reg_arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y7      U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y39     U_pattern_matcher/input_data_reg[466]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X37Y43     U_pattern_matcher/input_data_reg[467]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X37Y43     U_pattern_matcher/input_data_reg[468]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y47     U_pattern_matcher/input_data_reg[469]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y8      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y8      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y39     U_pattern_matcher/input_data_reg[466]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y43     U_pattern_matcher/input_data_reg[467]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y43     U_pattern_matcher/input_data_reg[468]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y47     U_pattern_matcher/input_data_reg[469]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y46     U_pattern_matcher/input_data_reg[471]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y47     U_pattern_matcher/input_data_reg[472]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y8      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y8      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y7      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y39     U_pattern_matcher/input_data_reg[466]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y43     U_pattern_matcher/input_data_reg[467]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y43     U_pattern_matcher/input_data_reg[468]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y47     U_pattern_matcher/input_data_reg[469]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X4Y28      U_pattern_matcher/input_data_reg[46]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 1.500ns (44.009%)  route 1.908ns (55.991%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 8.190 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.869    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y16         FDRE                                         r  U_trigger/delay_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.249     8.190    U_trigger/clk_out1
    SLICE_X20Y16         FDRE                                         r  U_trigger/delay_counter_reg[17]/C
                         clock pessimism              0.224     8.415    
                         clock uncertainty           -0.069     8.345    
    SLICE_X20Y16         FDRE (Setup_fdre_C_R)       -0.352     7.993    U_trigger/delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 1.500ns (44.009%)  route 1.908ns (55.991%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 8.190 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.869    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y16         FDRE                                         r  U_trigger/delay_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.249     8.190    U_trigger/clk_out1
    SLICE_X20Y16         FDRE                                         r  U_trigger/delay_counter_reg[18]/C
                         clock pessimism              0.224     8.415    
                         clock uncertainty           -0.069     8.345    
    SLICE_X20Y16         FDRE (Setup_fdre_C_R)       -0.352     7.993    U_trigger/delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 1.500ns (44.009%)  route 1.908ns (55.991%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 8.190 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.869    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y16         FDRE                                         r  U_trigger/delay_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.249     8.190    U_trigger/clk_out1
    SLICE_X20Y16         FDRE                                         r  U_trigger/delay_counter_reg[19]/C
                         clock pessimism              0.224     8.415    
                         clock uncertainty           -0.069     8.345    
    SLICE_X20Y16         FDRE (Setup_fdre_C_R)       -0.352     7.993    U_trigger/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.500ns (44.293%)  route 1.887ns (55.707%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 8.193 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.527     7.847    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.252     8.193    U_trigger/clk_out1
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
                         clock pessimism              0.224     8.418    
                         clock uncertainty           -0.069     8.348    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.352     7.996    U_trigger/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.500ns (44.293%)  route 1.887ns (55.707%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 8.193 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.527     7.847    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.252     8.193    U_trigger/clk_out1
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[2]/C
                         clock pessimism              0.224     8.418    
                         clock uncertainty           -0.069     8.348    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.352     7.996    U_trigger/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.500ns (44.293%)  route 1.887ns (55.707%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 8.193 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.527     7.847    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.252     8.193    U_trigger/clk_out1
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[3]/C
                         clock pessimism              0.224     8.418    
                         clock uncertainty           -0.069     8.348    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.352     7.996    U_trigger/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.500ns (44.293%)  route 1.887ns (55.707%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 8.193 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.527     7.847    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.252     8.193    U_trigger/clk_out1
    SLICE_X20Y12         FDRE                                         r  U_trigger/delay_counter_reg[4]/C
                         clock pessimism              0.224     8.418    
                         clock uncertainty           -0.069     8.348    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.352     7.996    U_trigger/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.500ns (44.430%)  route 1.876ns (55.569%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 8.191 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.516     7.837    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y14         FDRE                                         r  U_trigger/delay_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.250     8.191    U_trigger/clk_out1
    SLICE_X20Y14         FDRE                                         r  U_trigger/delay_counter_reg[10]/C
                         clock pessimism              0.224     8.416    
                         clock uncertainty           -0.069     8.346    
    SLICE_X20Y14         FDRE (Setup_fdre_C_R)       -0.352     7.994    U_trigger/delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.500ns (44.430%)  route 1.876ns (55.569%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 8.191 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.516     7.837    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y14         FDRE                                         r  U_trigger/delay_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.250     8.191    U_trigger/clk_out1
    SLICE_X20Y14         FDRE                                         r  U_trigger/delay_counter_reg[11]/C
                         clock pessimism              0.224     8.416    
                         clock uncertainty           -0.069     8.346    
    SLICE_X20Y14         FDRE (Setup_fdre_C_R)       -0.352     7.994    U_trigger/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.500ns (44.430%)  route 1.876ns (55.569%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 8.191 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.361     4.461    U_trigger/clk_out1
    SLICE_X22Y15         FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.780     5.673    U_trigger/trigger_delay__0[3]
    SLICE_X21Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.778 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.778    U_trigger/state2_carry_i_7_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.235 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    U_trigger/state2_carry_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.333    U_trigger/state2_carry__0_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.465 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=5, routed)           0.580     7.045    U_trigger/state22_in
    SLICE_X21Y14         LUT6 (Prop_lut6_I4_O)        0.275     7.320 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.516     7.837    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X20Y14         FDRE                                         r  U_trigger/delay_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.250     8.191    U_trigger/clk_out1
    SLICE_X20Y14         FDRE                                         r  U_trigger/delay_counter_reg[12]/C
                         clock pessimism              0.224     8.416    
                         clock uncertainty           -0.069     8.346    
    SLICE_X20Y14         FDRE (Setup_fdre_C_R)       -0.352     7.994    U_trigger/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.529%)  route 0.235ns (50.471%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X17Y11         FDRE                                         r  U_trigger/trigger_width_r_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_width_r_reg[2][13]/Q
                         net (fo=1, routed)           0.056     1.617    U_trigger/trigger_width_r[2]__0[13]
    SLICE_X16Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.662 r  U_trigger/trigger_width[13]_i_3/O
                         net (fo=1, routed)           0.179     1.841    U_trigger/trigger_width[13]_i_3_n_0
    SLICE_X19Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  U_trigger/trigger_width[13]_i_1/O
                         net (fo=1, routed)           0.000     1.886    U_trigger/trigger_width[13]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  U_trigger/trigger_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.829     1.931    U_trigger/clk_out1
    SLICE_X19Y11         FDRE                                         r  U_trigger/trigger_width_reg[13]/C
                         clock pessimism             -0.248     1.683    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.091     1.774    U_trigger/trigger_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.555     1.414    U_pattern_matcher/clk_out1
    SLICE_X13Y22         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.610    U_pattern_matcher/arm_pipe[0]
    SLICE_X13Y22         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.822     1.924    U_pattern_matcher/clk_out1
    SLICE_X13Y22         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.510     1.414    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075     1.489    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[7][14]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.272ns (56.876%)  route 0.206ns (43.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X16Y7          FDRE                                         r  U_trigger/trigger_width_r_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.128     1.549 r  U_trigger/trigger_width_r_reg[7][14]/Q
                         net (fo=1, routed)           0.059     1.607    U_trigger/trigger_width_r[7]__0[14]
    SLICE_X16Y7          LUT6 (Prop_lut6_I0_O)        0.099     1.706 r  U_trigger/trigger_width[14]_i_2/O
                         net (fo=1, routed)           0.148     1.854    U_trigger/trigger_width[14]_i_2_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  U_trigger/trigger_width[14]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U_trigger/trigger_width[14]_i_1_n_0
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_width_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_width_reg[14]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.092     1.776    U_trigger/trigger_width_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.255%)  route 0.279ns (54.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X15Y11         FDRE                                         r  U_trigger/trigger_width_r_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[6][7]/Q
                         net (fo=1, routed)           0.108     1.671    U_trigger/trigger_width_r[6]__0[7]
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.716 r  U_trigger/trigger_width[7]_i_2/O
                         net (fo=1, routed)           0.171     1.887    U_trigger/trigger_width[7]_i_2_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  U_trigger/trigger_width[7]_i_1/O
                         net (fo=1, routed)           0.000     1.932    U_trigger/trigger_width[7]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  U_trigger/trigger_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.827     1.929    U_trigger/clk_out1
    SLICE_X19Y12         FDRE                                         r  U_trigger/trigger_width_reg[7]/C
                         clock pessimism             -0.248     1.681    
    SLICE_X19Y12         FDRE (Hold_fdre_C_D)         0.092     1.773    U_trigger/trigger_width_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.420%)  route 0.339ns (64.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.553     1.412    U_trigger/clk_out1
    SLICE_X16Y21         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  U_trigger/trigger_delay_r_reg[0][16]/Q
                         net (fo=2, routed)           0.339     1.892    U_trigger/trigger_delay_r[0]__0[16]
    SLICE_X20Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  U_trigger/trigger_delay[16]_i_1/O
                         net (fo=1, routed)           0.000     1.937    U_trigger/trigger_delay[16]_i_1_n_0
    SLICE_X20Y19         FDRE                                         r  U_trigger/trigger_delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.821     1.923    U_trigger/clk_out1
    SLICE_X20Y19         FDRE                                         r  U_trigger/trigger_delay_reg[16]/C
                         clock pessimism             -0.248     1.675    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.091     1.766    U_trigger/trigger_delay_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.686%)  route 0.298ns (56.314%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X16Y7          FDRE                                         r  U_trigger/trigger_width_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_trigger/trigger_width_r_reg[0][6]/Q
                         net (fo=2, routed)           0.160     1.722    U_trigger/trigger_width_r[0]__0[6]
    SLICE_X18Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  U_trigger/trigger_width[6]_i_3/O
                         net (fo=1, routed)           0.137     1.905    U_trigger/trigger_width[6]_i_3_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  U_trigger/trigger_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.950    U_trigger/trigger_width[6]_i_1_n_0
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y8          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.092     1.776    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.168%)  route 0.343ns (64.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.556     1.415    U_trigger/clk_out1
    SLICE_X15Y20         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  U_trigger/trigger_delay_r_reg[0][0]/Q
                         net (fo=2, routed)           0.343     1.899    U_trigger/trigger_delay_r[0]__0[0]
    SLICE_X20Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.944 r  U_trigger/trigger_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    U_trigger/trigger_delay[0]_i_1_n_0
    SLICE_X20Y17         FDRE                                         r  U_trigger/trigger_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.823     1.925    U_trigger/clk_out1
    SLICE_X20Y17         FDRE                                         r  U_trigger/trigger_delay_reg[0]/C
                         clock pessimism             -0.248     1.677    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.092     1.769    U_trigger/trigger_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/U_match_cdc/clk_out1
    SLICE_X2Y18          FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.586 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.081     1.667    U_trigger/U_match_cdc/dst_req_r
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.712 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.712    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X3Y18          FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/U_match_cdc/clk_out1
    SLICE_X3Y18          FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.497     1.435    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.091     1.526    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.231%)  route 0.357ns (65.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.558     1.417    U_trigger/clk_out1
    SLICE_X15Y18         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_trigger/trigger_delay_r_reg[0][15]/Q
                         net (fo=2, routed)           0.357     1.915    U_trigger/trigger_delay_r[0]__0[15]
    SLICE_X19Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.960 r  U_trigger/trigger_delay[15]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_trigger/trigger_delay[15]_i_1_n_0
    SLICE_X19Y16         FDRE                                         r  U_trigger/trigger_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.824     1.926    U_trigger/clk_out1
    SLICE_X19Y16         FDRE                                         r  U_trigger/trigger_delay_reg[15]/C
                         clock pessimism             -0.248     1.678    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.092     1.770    U_trigger/trigger_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.820%)  route 0.364ns (66.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.553     1.412    U_trigger/clk_out1
    SLICE_X16Y22         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  U_trigger/trigger_delay_r_reg[0][8]/Q
                         net (fo=2, routed)           0.364     1.917    U_trigger/trigger_delay_r[0]__0[8]
    SLICE_X21Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.962 r  U_trigger/trigger_delay[8]_i_1/O
                         net (fo=1, routed)           0.000     1.962    U_trigger/trigger_delay[8]_i_1_n_0
    SLICE_X21Y19         FDRE                                         r  U_trigger/trigger_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.821     1.923    U_trigger/clk_out1
    SLICE_X21Y19         FDRE                                         r  U_trigger/trigger_delay_reg[8]/C
                         clock pessimism             -0.248     1.675    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.092     1.767    U_trigger/trigger_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y22     U_pattern_matcher/arm_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y22     U_pattern_matcher/arm_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y22     U_pattern_matcher/arm_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X27Y38     U_pattern_matcher/mask_r_reg[405]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[406]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[407]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y39     U_pattern_matcher/mask_r_reg[408]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y39     U_pattern_matcher/mask_r_reg[409]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y22     U_trigger/trigger_delay_r_reg[6][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y21     U_trigger/trigger_delay_r_reg[7][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y22     U_trigger/trigger_delay_r_reg[7][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y21     U_trigger/trigger_delay_r_reg[7][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y18     U_trigger/trigger_delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y18     U_trigger/trigger_delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y18     U_trigger/trigger_delay_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y19     U_trigger/trigger_delay_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y19     U_trigger/trigger_delay_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y19     U_trigger/trigger_delay_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[406]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[407]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y39     U_pattern_matcher/mask_r_reg[408]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y40     U_pattern_matcher/mask_r_reg[413]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y45      U_pattern_matcher/pattern_r_reg[190]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y45      U_pattern_matcher/pattern_r_reg[191]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y18     U_trigger/trigger_delay_r_reg[6][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y22     U_trigger/trigger_delay_r_reg[6][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y18     U_trigger/trigger_delay_r_reg[6][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y22     U_trigger/trigger_delay_r_reg[7][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.589ns (7.327%)  route 7.449ns (92.673%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         7.121    12.117    U_usb_reg_main/Q[1]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.105    12.222 f  U_usb_reg_main/reg_stat_pattern[13]_i_2/O
                         net (fo=2, routed)           0.329    12.550    U_usb_reg_main/reg_stat_pattern[13]_i_2_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.105    12.655 r  U_usb_reg_main/reg_stat_pattern[13]_i_1/O
                         net (fo=1, routed)           0.000    12.655    U_reg_usb/reg_stat_pattern_reg[13]_0
    SLICE_X3Y8           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.272    14.295    U_reg_usb/clk_usb_buf
    SLICE_X3Y8           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[13]/C
                         clock pessimism              0.164    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X3Y8           FDRE (Setup_fdre_C_D)        0.032    14.456    U_reg_usb/reg_stat_pattern_reg[13]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.589ns (7.409%)  route 7.360ns (92.591%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         7.121    12.117    U_usb_reg_main/Q[1]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.105    12.222 f  U_usb_reg_main/reg_stat_pattern[13]_i_2/O
                         net (fo=2, routed)           0.240    12.461    U_usb_reg_main/reg_stat_pattern[13]_i_2_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.105    12.566 r  U_usb_reg_main/reg_stat_pattern[5]_i_1/O
                         net (fo=1, routed)           0.000    12.566    U_reg_usb/reg_stat_pattern_reg[5]_0
    SLICE_X3Y8           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.272    14.295    U_reg_usb/clk_usb_buf
    SLICE_X3Y8           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[5]/C
                         clock pessimism              0.164    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X3Y8           FDSE (Setup_fdse_C_D)        0.030    14.454    U_reg_usb/reg_stat_pattern_reg[5]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.589ns (7.789%)  route 6.973ns (92.211%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         6.263    11.259    U_usb_reg_main/Q[1]
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.105    11.364 f  U_usb_reg_main/reg_stat_pattern[10]_i_3/O
                         net (fo=3, routed)           0.710    12.074    U_usb_reg_main/reg_stat_pattern[10]_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I2_O)        0.105    12.179 r  U_usb_reg_main/reg_stat_pattern[10]_i_1/O
                         net (fo=1, routed)           0.000    12.179    U_reg_usb/reg_stat_pattern_reg[10]_0
    SLICE_X5Y7           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X5Y7           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[10]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.030    14.453    U_reg_usb/reg_stat_pattern_reg[10]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.589ns (7.787%)  route 6.975ns (92.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 14.296 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y43         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.379     4.997 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=148, routed)         6.157    11.154    U_usb_reg_main/Q[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.105    11.259 f  U_usb_reg_main/reg_stat_pattern[8]_i_2/O
                         net (fo=2, routed)           0.818    12.077    U_usb_reg_main/reg_stat_pattern[8]_i_2_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I2_O)        0.105    12.182 r  U_usb_reg_main/reg_stat_pattern[8]_i_1/O
                         net (fo=1, routed)           0.000    12.182    U_reg_usb/reg_stat_pattern_reg[8]_0
    SLICE_X3Y7           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.273    14.296    U_reg_usb/clk_usb_buf
    SLICE_X3Y7           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[8]/C
                         clock pessimism              0.164    14.460    
                         clock uncertainty           -0.035    14.425    
    SLICE_X3Y7           FDSE (Setup_fdse_C_D)        0.032    14.457    U_reg_usb/reg_stat_pattern_reg[8]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 0.694ns (9.183%)  route 6.864ns (90.818%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         6.263    11.259    U_usb_reg_main/Q[1]
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.105    11.364 f  U_usb_reg_main/reg_stat_pattern[10]_i_3/O
                         net (fo=3, routed)           0.367    11.731    U_usb_reg_main/reg_stat_pattern[10]_i_3_n_0
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.105    11.836 f  U_usb_reg_main/reg_stat_pattern[14]_i_2/O
                         net (fo=2, routed)           0.234    12.070    U_usb_reg_main/reg_stat_pattern[14]_i_2_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.105    12.175 r  U_usb_reg_main/reg_stat_pattern[14]_i_1/O
                         net (fo=1, routed)           0.000    12.175    U_reg_usb/reg_stat_pattern_reg[14]_0
    SLICE_X7Y7           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X7Y7           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[14]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.030    14.453    U_reg_usb/reg_stat_pattern_reg[14]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.694ns (9.186%)  route 6.861ns (90.814%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         6.263    11.259    U_usb_reg_main/Q[1]
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.105    11.364 f  U_usb_reg_main/reg_stat_pattern[10]_i_3/O
                         net (fo=3, routed)           0.367    11.731    U_usb_reg_main/reg_stat_pattern[10]_i_3_n_0
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.105    11.836 f  U_usb_reg_main/reg_stat_pattern[14]_i_2/O
                         net (fo=2, routed)           0.231    12.067    U_usb_reg_main/reg_stat_pattern[14]_i_2_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.105    12.172 r  U_usb_reg_main/reg_stat_pattern[6]_i_1/O
                         net (fo=1, routed)           0.000    12.172    U_reg_usb/reg_stat_pattern_reg[6]_0
    SLICE_X7Y7           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X7Y7           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[6]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X7Y7           FDSE (Setup_fdse_C_D)        0.032    14.455    U_reg_usb/reg_stat_pattern_reg[6]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.589ns (7.827%)  route 6.936ns (92.173%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         6.263    11.259    U_usb_reg_main/Q[1]
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.105    11.364 f  U_usb_reg_main/reg_stat_pattern[10]_i_3/O
                         net (fo=3, routed)           0.673    12.037    U_usb_reg_main/reg_stat_pattern[10]_i_3_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.105    12.142 r  U_usb_reg_main/reg_stat_pattern[2]_i_1/O
                         net (fo=1, routed)           0.000    12.142    U_reg_usb/reg_stat_pattern_reg[2]_0
    SLICE_X6Y7           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X6Y7           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[2]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.074    14.497    U_reg_usb/reg_stat_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.589ns (7.933%)  route 6.835ns (92.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         6.710    11.706    U_usb_reg_main/Q[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105    11.811 f  U_usb_reg_main/reg_stat_pattern[9]_i_3/O
                         net (fo=2, routed)           0.126    11.936    U_usb_reg_main/reg_stat_pattern[9]_i_3_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.105    12.041 r  U_usb_reg_main/reg_stat_pattern[1]_i_1/O
                         net (fo=1, routed)           0.000    12.041    U_reg_usb/reg_stat_pattern_reg[1]_0
    SLICE_X5Y6           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X5Y6           FDRE                                         r  U_reg_usb/reg_stat_pattern_reg[1]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.030    14.453    U_reg_usb/reg_stat_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_stat_pattern_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.589ns (7.937%)  route 6.832ns (92.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=140, routed)         6.710    11.706    U_usb_reg_main/Q[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105    11.811 f  U_usb_reg_main/reg_stat_pattern[9]_i_3/O
                         net (fo=2, routed)           0.123    11.933    U_usb_reg_main/reg_stat_pattern[9]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.105    12.038 r  U_usb_reg_main/reg_stat_pattern[9]_i_1/O
                         net (fo=1, routed)           0.000    12.038    U_reg_usb/reg_stat_pattern_reg[9]_0
    SLICE_X5Y6           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.271    14.294    U_reg_usb/clk_usb_buf
    SLICE_X5Y6           FDSE                                         r  U_reg_usb/reg_stat_pattern_reg[9]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X5Y6           FDSE (Setup_fdse_C_D)        0.032    14.455    U_reg_usb/reg_stat_pattern_reg[9]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 0.548ns (7.560%)  route 6.701ns (92.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y8          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=128, routed)         5.737    10.787    U_usb_reg_main/Q[7]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.115    10.902 r  U_usb_reg_main/reg_pattern[415]_i_2/O
                         net (fo=2, routed)           0.964    11.866    U_reg_usb/reg_pattern_reg[511]_1[402]
    SLICE_X23Y42         FDRE                                         r  U_reg_usb/reg_pattern_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.260    14.283    U_reg_usb/clk_usb_buf
    SLICE_X23Y42         FDRE                                         r  U_reg_usb/reg_pattern_reg[415]/C
                         clock pessimism              0.224    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.186    14.286    U_reg_usb/reg_pattern_reg[415]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.413ns (53.133%)  route 1.247ns (46.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.399     4.660    U_reg_main/fpga_reset
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.363     4.544    U_reg_main/clk_usb_buf
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[0]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.035     4.579    
    SLICE_X30Y15         FDRE (Hold_fdre_C_R)         0.030     4.609    U_reg_main/fifo_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.413ns (53.133%)  route 1.247ns (46.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.399     4.660    U_reg_main/fpga_reset
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.363     4.544    U_reg_main/clk_usb_buf
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[10]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.035     4.579    
    SLICE_X30Y15         FDRE (Hold_fdre_C_R)         0.030     4.609    U_reg_main/fifo_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.413ns (53.133%)  route 1.247ns (46.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.399     4.660    U_reg_main/fpga_reset
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.363     4.544    U_reg_main/clk_usb_buf
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[2]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.035     4.579    
    SLICE_X30Y15         FDRE (Hold_fdre_C_R)         0.030     4.609    U_reg_main/fifo_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.413ns (53.133%)  route 1.247ns (46.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.399     4.660    U_reg_main/fpga_reset
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.363     4.544    U_reg_main/clk_usb_buf
    SLICE_X30Y15         FDRE                                         r  U_reg_main/fifo_data_r_reg[4]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.035     4.579    
    SLICE_X30Y15         FDRE (Hold_fdre_C_R)         0.030     4.609    U_reg_main/fifo_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.413ns (52.979%)  route 1.254ns (47.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.406     4.668    U_reg_main/fpga_reset
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[11]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X30Y16         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/fifo_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.413ns (52.979%)  route 1.254ns (47.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.406     4.668    U_reg_main/fpga_reset
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[17]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X30Y16         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/fifo_data_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.413ns (52.979%)  route 1.254ns (47.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.406     4.668    U_reg_main/fpga_reset
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[1]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X30Y16         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/fifo_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/fifo_data_r_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.413ns (52.979%)  route 1.254ns (47.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.406     4.668    U_reg_main/fpga_reset
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X30Y16         FDRE                                         r  U_reg_main/fifo_data_r_reg[9]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X30Y16         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/fifo_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[116]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.413ns (52.910%)  route 1.258ns (47.090%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.410     4.671    U_reg_main/fpga_reset
    SLICE_X26Y16         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[116]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.361     4.542    U_reg_main/clk_usb_buf
    SLICE_X26Y16         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[116]/C
                         clock pessimism              0.000     4.542    
                         clock uncertainty            0.035     4.577    
    SLICE_X26Y16         FDRE (Hold_fdre_C_R)         0.030     4.607    U_reg_main/reg_trigger_delay_reg[116]
  -------------------------------------------------------------------
                         required time                         -4.607    
                         arrival time                           4.671    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.413ns (53.260%)  route 1.240ns (46.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.848     4.177    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.084     4.261 r  U_reg_main/dst_req_i_1/O
                         net (fo=2846, routed)        0.392     4.654    U_reg_main/fpga_reset
    SLICE_X29Y16         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[115]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1687, routed)        1.361     4.542    U_reg_main/clk_usb_buf
    SLICE_X29Y16         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[115]/C
                         clock pessimism              0.000     4.542    
                         clock uncertainty            0.035     4.577    
    SLICE_X29Y16         FDRE (Hold_fdre_C_R)        -0.022     4.555    U_reg_main/reg_trigger_delay_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y4      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y4      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y15     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y31     U_reg_usb/reg_pattern_reg[323]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y31     U_reg_usb/reg_pattern_reg[327]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X18Y13     U_reg_main/reg_trigger_width_reg[183]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X19Y13     U_reg_main/reg_trigger_width_reg[23]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y25     U_reg_usb/reg_pattern_mask_reg[44]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y36     U_reg_usb/reg_pattern_reg[376]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y36     U_reg_usb/reg_pattern_reg[378]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y36     U_reg_usb/reg_pattern_reg[379]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[112]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[113]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[114]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[115]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[116]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[117]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[118]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y40     U_reg_usb/reg_pattern_mask_reg[392]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.896ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.348ns (56.939%)  route 0.263ns (43.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 20.201 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.370     4.470    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.348     4.818 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.263     5.081    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y8          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.260    20.201    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y8          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.240    20.442    
                         clock uncertainty           -0.035    20.406    
    SLICE_X31Y8          FDPE (Recov_fdpe_C_PRE)     -0.429    19.977    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         19.977    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 14.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y7          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     1.552 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.668    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y8          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y8          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.496     1.440    
    SLICE_X31Y8          FDPE (Remov_fdpe_C_PRE)     -0.149     1.291    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.377    





