

================================================================
== Vitis HLS Report for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'
================================================================
* Date:           Sun Nov  3 13:41:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.868 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%oy = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 8 'alloca' 'oy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ox = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 9 'alloca' 'ox' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ky = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 10 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inp_i = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 11 'alloca' 'inp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 12 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kx = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 13 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inp_j = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 14 'alloca' 'inp_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul36"   --->   Operation 17 'read' 'mul36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf = alloca i64 1" [./../hw_library/stream_convolution_slideWindow.h:107]   --->   Operation 18 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 0, i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 19 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 20 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %inp" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 21 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 0, i32 %inp_i" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 22 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 23 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 24 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 25 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln123 = store i32 0, i32 %i" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 26 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.86>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_13 = load i32 %i" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 28 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%inp_i_6 = load i32 %inp_i" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 29 'load' 'inp_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%inp_8 = load i32 %inp" [./../hw_library/stream_convolution_slideWindow.h:143]   --->   Operation 30 'load' 'inp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%inp_j_4 = load i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 31 'load' 'inp_j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_eq  i32 %i_13, i32 %mul36_read" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 32 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%i_14 = add i32 %i_13, i32 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 33 'add' 'i_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %if.end142.loopexit10.exitStub" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 34 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%oy_load = load i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 35 'load' 'oy_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ox_load = load i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 36 'load' 'ox_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ky_load = load i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 37 'load' 'ky_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%kx_load = load i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 38 'load' 'kx_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %kx_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 39 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln123_4 = trunc i32 %ox_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 40 'trunc' 'trunc_ln123_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln123_5 = trunc i32 %ky_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 41 'trunc' 'trunc_ln123_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln123_6 = trunc i32 %oy_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 42 'trunc' 'trunc_ln123_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/stream_convolution_slideWindow.h:124]   --->   Operation 43 'specpipeline' 'specpipeline_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 44 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%icmp_ln126 = icmp_ult  i32 %inp_8, i32 784" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 45 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %if.end87, void %if.then39" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 46 'br' 'br_ln126' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (2.55ns)   --->   "%icmp_ln129 = icmp_ugt  i32 %inp_i_6, i32 27" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 47 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%icmp_ln129_2 = icmp_ugt  i32 %inp_j_4, i32 27" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 48 'icmp' 'icmp_ln129_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln129 = or i1 %icmp_ln129, i1 %icmp_ln129_2" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 49 'or' 'or_ln129' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln129 = br i1 %or_ln129, void %for.inc60, void %for.inc75" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 50 'br' 'br_ln129' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%inp_9 = add i32 %inp_8, i32 1" [./../hw_library/stream_convolution_slideWindow.h:143]   --->   Operation 51 'add' 'inp_9' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%inp_j_5 = add i32 %inp_j_4, i32 1" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 52 'add' 'inp_j_5' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%icmp_ln145 = icmp_eq  i32 %inp_j_5, i32 28" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 53 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc75.if.end87_crit_edge, void %if.then81" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 54 'br' 'br_ln145' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 %inp_j_5, i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 55 'store' 'store_ln118' <Predicate = (!icmp_ln123 & icmp_ln126 & !icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln145 = br void %if.end87" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 56 'br' 'br_ln145' <Predicate = (!icmp_ln123 & icmp_ln126 & !icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%inp_i_7 = add i32 %inp_i_6, i32 1" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 57 'add' 'inp_i_7' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln148 = icmp_eq  i32 %inp_i_7, i32 28" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 58 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.69ns)   --->   "%inp_i_8 = select i1 %icmp_ln148, i32 0, i32 %inp_i_7" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 59 'select' 'inp_i_8' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 0, i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 60 'store' 'store_ln118' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 %inp_i_8, i32 %inp_i" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 61 'store' 'store_ln118' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln151 = br void %if.end87" [./../hw_library/stream_convolution_slideWindow.h:151]   --->   Operation 62 'br' 'br_ln151' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 %inp_9, void %if.then81, i32 %inp_8, void %for.body.split, i32 %inp_9, void %for.inc75.if.end87_crit_edge"   --->   Operation 63 'phi' 'inp_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ugt  i32 %inp_1, i32 168" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 64 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc126, void %VITIS_LOOP_158_5" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 65 'br' 'br_ln153' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%kx_load_2 = load i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 66 'load' 'kx_load_2' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.54ns)   --->   "%add_ln156 = add i12 %trunc_ln123_6, i12 %trunc_ln123_5" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 67 'add' 'add_ln156' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i12 %add_ln156" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 68 'trunc' 'trunc_ln156' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln156, i5 0" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln156_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln156, i2 0" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 70 'bitconcatenate' 'shl_ln156_1' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.81ns)   --->   "%sub_ln156 = sub i14 %shl_ln, i14 %shl_ln156_1" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 71 'sub' 'sub_ln156' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_1 = add i14 %trunc_ln123, i14 %sub_ln156" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 72 'add' 'add_ln156_1' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%input_ind = add i14 %add_ln156_1, i14 %trunc_ln123_4" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 73 'add' 'input_ind' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%kx_2 = add i32 %kx_load_2, i32 1" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 74 'add' 'kx_2' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%icmp_ln163 = icmp_eq  i32 %kx_2, i32 5" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 75 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %VITIS_LOOP_158_5.for.inc126_crit_edge, void %if.then111" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 76 'br' 'br_ln163' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %kx_2, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 77 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & !icmp_ln163)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln163 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 78 'br' 'br_ln163' <Predicate = (!icmp_ln123 & icmp_ln153 & !icmp_ln163)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ky_load_2 = load i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 79 'load' 'ky_load_2' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.55ns)   --->   "%ky_2 = add i32 %ky_load_2, i32 1" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 80 'add' 'ky_2' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%icmp_ln166 = icmp_eq  i32 %ky_2, i32 5" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 81 'icmp' 'icmp_ln166' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %if.then111.for.inc126_crit_edge, void %if.then114" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 82 'br' 'br_ln166' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 83 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & !icmp_ln166)> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %ky_2, i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 84 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & !icmp_ln166)> <Delay = 1.58>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln166 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 85 'br' 'br_ln166' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & !icmp_ln166)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ox_load11 = load i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 86 'load' 'ox_load11' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.55ns)   --->   "%ox_2 = add i32 %ox_load11, i32 1" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 87 'add' 'ox_2' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln169 = icmp_eq  i32 %ox_2, i32 24" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 88 'icmp' 'icmp_ln169' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 89 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 1.58>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %if.then114.for.inc126_crit_edge, void %if.then117" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 90 'br' 'br_ln169' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 91 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & !icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %ox_2, i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 92 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & !icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln169 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 93 'br' 'br_ln169' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & !icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%oy_load_2 = load i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 94 'load' 'oy_load_2' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%oy_3 = add i32 %oy_load_2, i32 1" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 95 'add' 'oy_3' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %oy_3, i32 24" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 96 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.69ns)   --->   "%inp_10 = select i1 %icmp_ln172, i32 0, i32 %inp_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 97 'select' 'inp_10' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.69ns)   --->   "%oy_4 = select i1 %icmp_ln172, i32 0, i32 %oy_3" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 98 'select' 'oy_4' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 99 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 100 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %oy_4, i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 101 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln176 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 102 'br' 'br_ln176' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%inp_6 = phi i32 %inp_10, void %if.then117, i32 %inp_1, void %if.end87, i32 %inp_1, void %VITIS_LOOP_158_5.for.inc126_crit_edge, i32 %inp_1, void %if.then111.for.inc126_crit_edge, i32 %inp_1, void %if.then114.for.inc126_crit_edge"   --->   Operation 103 'phi' 'inp_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %inp_6, i32 %inp" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 104 'store' 'store_ln117' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln123 = store i32 %i_14, i32 %i" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 105 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 106 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.42>
ST_3 : Operation 107 [1/1] (3.58ns)   --->   "%inElem_tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 107 'read' 'inElem_tmp' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i32 %inElem_tmp" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 108 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc75"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %trunc_ln137, void %for.inc60, i8 0, void %if.then39" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 110 'phi' 'storemerge' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i32 %inp_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 111 'zext' 'zext_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 112 'getelementptr' 'inputBuf_addr' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %storemerge, i14 %inputBuf_addr" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 113 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i14 %input_ind" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 114 'zext' 'zext_ln159' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%inputBuf_addr_40 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 115 'getelementptr' 'inputBuf_addr_40' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%inputBuf_load = load i14 %inputBuf_addr_40" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 116 'load' 'inputBuf_load' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.83>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%inputBuf_load = load i14 %inputBuf_addr_40" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 117 'load' 'inputBuf_load' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i8 %inputBuf_load" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 118 'sext' 'sext_ln159' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %sext_ln159" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 119 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:118) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of constant 0 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [16]  (1.588 ns)

 <State 2>: 9.868ns
The critical path consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln126', ./../hw_library/stream_convolution_slideWindow.h:126) [44]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

 <State 3>: 8.423ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_0' (./../hw_library/stream_convolution_slideWindow.h:136) [52]  (3.581 ns)
	multiplexor before 'phi' operation 8 bit ('storemerge', ./../hw_library/stream_convolution_slideWindow.h:137) with incoming values : ('trunc_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) [56]  (1.588 ns)
	'phi' operation 8 bit ('storemerge', ./../hw_library/stream_convolution_slideWindow.h:137) with incoming values : ('trunc_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) [56]  (0.000 ns)
	'store' operation 0 bit ('store_ln141', ./../hw_library/stream_convolution_slideWindow.h:141) of variable 'storemerge', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [59]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('inputBuf_addr_40', ./../hw_library/stream_convolution_slideWindow.h:159) [88]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [89]  (3.254 ns)

 <State 5>: 6.835ns
The critical path consists of the following:
	'load' operation 8 bit ('inputBuf_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [89]  (3.254 ns)
	fifo write operation ('write_ln160', ./../hw_library/stream_convolution_slideWindow.h:160) on port 'connect_1' (./../hw_library/stream_convolution_slideWindow.h:160) [91]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
