# Multiplexer & Demultiplexer Modules / –ú—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä—ã –∏ –î–µ–º—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä—ã

This project includes Verilog modules implementing:
- 2-input MUX using logic ops
- 2-input MUX using ternary op
- 4-input MUX using case logic
- 2-output DEMUX
- 4-output DEMUX

---

## üîß Features

- ‚ú® Clean separation of logic
- üß† Useful for teaching and synthesis
- üß™ Tested on FPGA (with test tables included)

## Files

- `mux_2bit_logic.v`
- `mux_2bit_ternary.v`
- `demux_2bit.v`
- `mux_4bit.v`
- `demux_4bit.v`

---

## üìò –û–ø–∏—Å–∞–Ω–∏–µ –Ω–∞ —Ä—É—Å—Å–∫–æ–º

–ü—Ä–æ–µ–∫—Ç –≤–∫–ª—é—á–∞–µ—Ç –º–æ–¥—É–ª–∏:
- –ú—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä—ã –Ω–∞ 2 –∏ 4 –≤—Ö–æ–¥–∞
- –î–µ–º—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä—ã –Ω–∞ 2 –∏ 4 –≤—ã—Ö–æ–¥–∞
- –†–∞–∑–Ω—ã–µ –º–µ—Ç–æ–¥—ã –æ–ø–∏—Å–∞–Ω–∏—è: –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –∏ —Ç–µ—Ä–Ω–∞—Ä–Ω—ã–µ –æ–ø–µ—Ä–∞—Ç–æ—Ä—ã
- –ú–æ–¥—É–ª–∏ –ø—Ä–æ—à–∏—Ç—ã –Ω–∞ –ü–õ–ò–° –∏ –ø—Ä–æ–≤–µ—Ä–µ–Ω—ã

![alt text](image.png)

![alt text](image-1.png)

![alt text](image-2.png)

![alt text](image-3.png)

![alt text](image-4.png)