Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 17 18:31:30 2019
| Host             : inyo running 64-bit Pop!_OS 18.10
| Command          : report_power -file mmap_wrapper_power_routed.rpt -pb mmap_wrapper_power_summary_routed.pb -rpx mmap_wrapper_power_routed.rpx
| Design           : mmap_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.792        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.644        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.3         |
| Junction Temperature (C) | 45.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |       17 |       --- |             --- |
| Slice Logic    |     0.002 |     1084 |       --- |             --- |
|   LUT as Logic |     0.002 |      485 |     53200 |            0.91 |
|   Register     |    <0.001 |      276 |    106400 |            0.26 |
|   CARRY4       |    <0.001 |       29 |     13300 |            0.22 |
|   Others       |     0.000 |      193 |       --- |             --- |
| Signals        |     0.002 |      668 |       --- |             --- |
| Block RAM      |    <0.001 |        8 |       140 |            5.71 |
| MMCM           |     0.234 |        2 |         4 |           50.00 |
| I/O            |     0.139 |        9 |       125 |            7.20 |
| PS7            |     1.256 |        1 |       --- |             --- |
| Static Power   |     0.148 |          |           |                 |
| Total          |     1.792 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.019 |      0.016 |
| Vccaux    |       1.800 |     0.145 |       0.130 |      0.016 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.678 |       0.647 |      0.031 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+------------------------------------------------------------------+-----------------+
| Clock                     | Domain                                                           | Constraint (ns) |
+---------------------------+------------------------------------------------------------------+-----------------+
| CLKFBIN                   | mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             9.3 |
| CLKFBIN_1                 | mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             9.3 |
| PixelClkIO                | mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |             9.3 |
| PixelClkIO_1              | mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |             9.3 |
| SerialClkIO               | mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             1.9 |
| SerialClkIO_1             | mmap_i/display/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             1.9 |
| clk_fpga_0                | mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| clk_fpga_1                | mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]          |            20.0 |
| clk_out1_mmap_clk_wiz_0   | mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0                      |             9.3 |
| clk_out1_mmap_clk_wiz_0_1 | mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0                      |             9.3 |
| clkfbout_mmap_clk_wiz_0   | mmap_i/clk_wiz/inst/clkfbout_mmap_clk_wiz_0                      |            40.0 |
| clkfbout_mmap_clk_wiz_0_1 | mmap_i/clk_wiz/inst/clkfbout_mmap_clk_wiz_0                      |            40.0 |
| sys_clk_pin               | sysclk                                                           |             8.0 |
| sysclk                    | sysclk                                                           |             8.0 |
+---------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| mmap_wrapper             |     1.644 |
|   mmap_i                 |     1.644 |
|     clk_wiz              |     0.123 |
|       inst               |     0.123 |
|     display              |     0.262 |
|       blk_mem_gen_0      |     0.001 |
|       rgb2dvi_0          |     0.260 |
|     line_0               |     0.002 |
|       inst               |     0.002 |
|     processing_system7_0 |     1.256 |
|       inst               |     1.256 |
+--------------------------+-----------+


