Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:43:48 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_place_timing_summary.rpt
| Design       : LU
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2085 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1025 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -49.894   -21135.736                   2354                24286        0.081        0.000                      0                24286        3.950        0.000                       0                 13294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -49.894   -21135.736                   2354                24286        0.081        0.000                      0                24286        3.950        0.000                       0                 13294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2354  Failing Endpoints,  Worst Slack      -49.894ns,  Total Violation   -21135.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -49.894ns  (required time - arrival time)
  Source:                 rec/d_man_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multOperand_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        59.887ns  (logic 24.491ns (40.895%)  route 35.396ns (59.105%))
  Logic Levels:           146  (CARRY4=97 LUT2=2 LUT3=1 LUT4=5 LUT5=17 LUT6=24)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13293, unset)        0.704     0.704    rec/clk
    SLICE_X105Y44        FDRE                                         r  rec/d_man_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.341     1.045 f  rec/d_man_reg[0]_replica/Q
                         net (fo=9, estimated)        0.457     1.502    rec/d_man[0]_repN
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.097     1.599 r  rec/multOperand[1]_i_124/O
                         net (fo=1, routed)           0.000     1.599    rec/multOperand[1]_i_124_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.994 r  rec/multOperand_reg[1]_i_47/CO[3]
                         net (fo=1, estimated)        0.000     1.994    rec/multOperand_reg[1]_i_47_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.083 r  rec/multOperand_reg[1]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     2.083    rec/multOperand_reg[1]_i_13_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.172 r  rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=220, estimated)      0.802     2.974    rec/div_man[23]
    SLICE_X103Y48        LUT5 (Prop_lut5_I2_O)        0.097     3.071 r  rec/multOperand[1]_i_279/O
                         net (fo=1, routed)           0.000     3.071    rec/multOperand[1]_i_279_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.483 r  rec/multOperand_reg[1]_i_161/CO[3]
                         net (fo=1, estimated)        0.000     3.483    rec/multOperand_reg[1]_i_161_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.572 r  rec/multOperand_reg[1]_i_70/CO[3]
                         net (fo=1, estimated)        0.000     3.572    rec/multOperand_reg[1]_i_70_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.661 r  rec/multOperand_reg[1]_i_27/CO[3]
                         net (fo=1, estimated)        0.000     3.661    rec/multOperand_reg[1]_i_27_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     3.848 r  rec/multOperand_reg[1]_i_5/CO[0]
                         net (fo=165, estimated)      0.701     4.549    rec/res[17]
    SLICE_X100Y46        LUT4 (Prop_lut4_I1_O)        0.279     4.828 r  rec/multOperand[22]_i_694/O
                         net (fo=7, estimated)        0.806     5.634    rec/divide/numer21[33]
    SLICE_X106Y45        LUT6 (Prop_lut6_I0_O)        0.097     5.731 r  rec/multOperand[22]_i_320/O
                         net (fo=1, estimated)        0.324     6.055    rec/multOperand[22]_i_320_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     6.350 r  rec/multOperand_reg[22]_i_115/CO[3]
                         net (fo=1, estimated)        0.000     6.350    rec/multOperand_reg[22]_i_115_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.439 r  rec/multOperand_reg[22]_i_28/CO[3]
                         net (fo=1, estimated)        0.000     6.439    rec/multOperand_reg[22]_i_28_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.626 r  rec/multOperand_reg[22]_i_8/CO[0]
                         net (fo=137, estimated)      0.575     7.201    rec/res[16]
    SLICE_X102Y52        LUT6 (Prop_lut6_I1_O)        0.279     7.480 r  rec/multOperand[22]_i_354/O
                         net (fo=12, estimated)       0.548     8.028    rec/divide/numer20[36]
    SLICE_X107Y54        LUT6 (Prop_lut6_I0_O)        0.097     8.125 r  rec/multOperand[22]_i_129/O
                         net (fo=1, estimated)        0.479     8.604    rec/multOperand[22]_i_129_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     9.015 r  rec/multOperand_reg[22]_i_31/CO[3]
                         net (fo=1, estimated)        0.000     9.015    rec/multOperand_reg[22]_i_31_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     9.134 r  rec/multOperand_reg[22]_i_9/CO[1]
                         net (fo=181, estimated)      0.775     9.909    rec/res[15]
    SLICE_X113Y45        LUT4 (Prop_lut4_I1_O)        0.251    10.160 r  rec/multOperand[22]_i_1083/O
                         net (fo=5, estimated)        0.517    10.677    rec/divide/numer19[21]
    SLICE_X113Y45        LUT6 (Prop_lut6_I0_O)        0.097    10.774 r  rec/multOperand[22]_i_900/O
                         net (fo=1, estimated)        0.221    10.995    rec/multOperand[22]_i_900_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    11.381 r  rec/multOperand_reg[22]_i_503/CO[3]
                         net (fo=1, estimated)        0.000    11.381    rec/multOperand_reg[22]_i_503_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.473 r  rec/multOperand_reg[22]_i_203/CO[3]
                         net (fo=1, estimated)        0.000    11.473    rec/multOperand_reg[22]_i_203_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.565 r  rec/multOperand_reg[22]_i_67/CO[3]
                         net (fo=1, estimated)        0.000    11.565    rec/multOperand_reg[22]_i_67_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    11.684 r  rec/multOperand_reg[22]_i_15/CO[1]
                         net (fo=166, estimated)      0.569    12.253    rec/res[14]
    SLICE_X113Y58        LUT5 (Prop_lut5_I1_O)        0.251    12.504 r  rec/multOperand[22]_i_660/O
                         net (fo=9, estimated)        0.798    13.302    rec/divide/numer18[28]
    SLICE_X112Y50        LUT6 (Prop_lut6_I0_O)        0.097    13.399 r  rec/multOperand[22]_i_282/O
                         net (fo=1, estimated)        0.215    13.614    rec/multOperand[22]_i_282_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    13.988 r  rec/multOperand_reg[22]_i_98/CO[3]
                         net (fo=1, estimated)        0.000    13.988    rec/multOperand_reg[22]_i_98_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.077 r  rec/multOperand_reg[22]_i_21/CO[3]
                         net (fo=1, estimated)        0.000    14.077    rec/multOperand_reg[22]_i_21_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    14.250 r  rec/multOperand_reg[22]_i_6/CO[2]
                         net (fo=183, estimated)      0.701    14.951    rec/res[13]
    SLICE_X112Y51        LUT5 (Prop_lut5_I1_O)        0.237    15.188 r  rec/multOperand[22]_i_1191/O
                         net (fo=9, estimated)        0.639    15.827    rec/divide/p_1_in[6]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.097    15.924 r  rec/multOperand[22]_i_856/O
                         net (fo=1, estimated)        0.233    16.157    rec/multOperand[22]_i_856_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    16.442 r  rec/multOperand_reg[22]_i_456/CO[3]
                         net (fo=1, estimated)        0.000    16.442    rec/multOperand_reg[22]_i_456_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.531 r  rec/multOperand_reg[22]_i_176/CO[3]
                         net (fo=1, estimated)        0.000    16.531    rec/multOperand_reg[22]_i_176_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.620 r  rec/multOperand_reg[22]_i_51/CO[3]
                         net (fo=1, estimated)        0.000    16.620    rec/multOperand_reg[22]_i_51_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.793 r  rec/multOperand_reg[22]_i_13/CO[2]
                         net (fo=181, estimated)      0.906    17.699    rec/res[12]
    SLICE_X106Y58        LUT5 (Prop_lut5_I1_O)        0.237    17.936 r  rec/multOperand[22]_i_159/O
                         net (fo=7, estimated)        0.531    18.467    rec/divide/numer16[44]
    SLICE_X106Y58        LUT6 (Prop_lut6_I0_O)        0.097    18.564 r  rec/multOperand[22]_i_60/O
                         net (fo=1, estimated)        0.426    18.990    rec/multOperand[22]_i_60_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    19.285 r  rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=202, estimated)      0.933    20.218    rec/div_man[16]
    SLICE_X107Y54        LUT5 (Prop_lut5_I1_O)        0.097    20.315 r  rec/multOperand[22]_i_1178/O
                         net (fo=9, estimated)        0.589    20.904    rec/divide/numer15[21]
    SLICE_X107Y52        LUT6 (Prop_lut6_I0_O)        0.097    21.001 r  rec/multOperand[22]_i_787/O
                         net (fo=1, estimated)        0.307    21.308    rec/multOperand[22]_i_787_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    21.600 r  rec/multOperand_reg[22]_i_389/CO[3]
                         net (fo=1, estimated)        0.000    21.600    rec/multOperand_reg[22]_i_389_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.692 r  rec/multOperand_reg[22]_i_145/CO[3]
                         net (fo=1, estimated)        0.000    21.692    rec/multOperand_reg[22]_i_145_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.784 r  rec/multOperand_reg[22]_i_39/CO[3]
                         net (fo=1, estimated)        0.000    21.784    rec/multOperand_reg[22]_i_39_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.876 r  rec/multOperand_reg[22]_i_11/CO[3]
                         net (fo=198, estimated)      0.847    22.723    rec/div_man[15]
    SLICE_X103Y60        LUT5 (Prop_lut5_I1_O)        0.097    22.820 r  rec/multOperand[22]_i_444/O
                         net (fo=7, estimated)        0.476    23.296    rec/divide/numer14[44]
    SLICE_X103Y61        LUT6 (Prop_lut6_I0_O)        0.097    23.393 r  rec/multOperand[22]_i_167/O
                         net (fo=1, estimated)        0.522    23.915    rec/multOperand[22]_i_167_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    24.207 r  rec/multOperand_reg[22]_i_48/CO[3]
                         net (fo=1, estimated)        0.000    24.207    rec/multOperand_reg[22]_i_48_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    24.391 r  rec/multOperand_reg[22]_i_12/CO[0]
                         net (fo=227, estimated)      0.818    25.209    rec/res[11]
    SLICE_X97Y55         LUT5 (Prop_lut5_I1_O)        0.262    25.471 r  rec/multOperand[22]_i_1151/O
                         net (fo=1, estimated)        0.299    25.770    rec/divide/numer13[29]
    SLICE_X97Y55         LUT6 (Prop_lut6_I0_O)        0.097    25.867 r  rec/multOperand[22]_i_751/O
                         net (fo=1, estimated)        0.331    26.198    rec/multOperand[22]_i_751_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    26.590 r  rec/multOperand_reg[22]_i_365/CO[3]
                         net (fo=1, estimated)        0.000    26.590    rec/multOperand_reg[22]_i_365_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.679 r  rec/multOperand_reg[22]_i_137/CO[3]
                         net (fo=1, estimated)        0.000    26.679    rec/multOperand_reg[22]_i_137_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.866 r  rec/multOperand_reg[22]_i_36/CO[0]
                         net (fo=217, estimated)      0.579    27.445    rec/res[10]
    SLICE_X98Y58         LUT5 (Prop_lut5_I1_O)        0.279    27.724 r  rec/multOperand[30]_i_338/O
                         net (fo=9, estimated)        0.334    28.058    rec/divide/numer12[22]
    SLICE_X100Y59        LUT6 (Prop_lut6_I0_O)        0.097    28.155 r  rec/multOperand[22]_i_1171/O
                         net (fo=1, estimated)        0.541    28.696    rec/multOperand[22]_i_1171_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    29.070 r  rec/multOperand_reg[22]_i_768/CO[3]
                         net (fo=1, estimated)        0.000    29.070    rec/multOperand_reg[22]_i_768_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.159 r  rec/multOperand_reg[22]_i_377/CO[3]
                         net (fo=1, estimated)        0.000    29.159    rec/multOperand_reg[22]_i_377_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.248 r  rec/multOperand_reg[22]_i_140/CO[3]
                         net (fo=1, estimated)        0.000    29.248    rec/multOperand_reg[22]_i_140_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.368 r  rec/multOperand_reg[22]_i_37/CO[1]
                         net (fo=214, estimated)      0.548    29.916    rec/res[9]
    SLICE_X113Y57        LUT5 (Prop_lut5_I1_O)        0.249    30.165 r  rec/multOperand[22]_i_1648/O
                         net (fo=9, estimated)        0.345    30.510    rec/divide/numer11[17]
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.097    30.607 r  rec/multOperand[30]_i_326/O
                         net (fo=1, estimated)        0.322    30.929    rec/multOperand[30]_i_326_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    31.214 r  rec/multOperand_reg[30]_i_231/CO[3]
                         net (fo=1, estimated)        0.000    31.214    rec/multOperand_reg[30]_i_231_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.303 r  rec/multOperand_reg[30]_i_131/CO[3]
                         net (fo=1, estimated)        0.000    31.303    rec/multOperand_reg[30]_i_131_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.392 r  rec/multOperand_reg[30]_i_77/CO[3]
                         net (fo=1, estimated)        0.000    31.392    rec/multOperand_reg[30]_i_77_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.481 r  rec/multOperand_reg[30]_i_49/CO[3]
                         net (fo=1, estimated)        0.000    31.481    rec/multOperand_reg[30]_i_49_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    31.601 r  rec/multOperand_reg[30]_i_19/CO[1]
                         net (fo=225, estimated)      0.413    32.014    rec/res[8]
    SLICE_X113Y62        LUT5 (Prop_lut5_I1_O)        0.249    32.263 r  rec/multOperand[30]_i_301/O
                         net (fo=9, estimated)        0.436    32.699    rec/divide/numer10[20]
    SLICE_X113Y63        LUT6 (Prop_lut6_I0_O)        0.097    32.796 r  rec/multOperand[30]_i_283/O
                         net (fo=1, estimated)        0.318    33.114    rec/multOperand[30]_i_283_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    33.488 r  rec/multOperand_reg[30]_i_162/CO[3]
                         net (fo=1, estimated)        0.000    33.488    rec/multOperand_reg[30]_i_162_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.577 r  rec/multOperand_reg[30]_i_92/CO[3]
                         net (fo=1, estimated)        0.000    33.577    rec/multOperand_reg[30]_i_92_n_0
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.666 r  rec/multOperand_reg[30]_i_54/CO[3]
                         net (fo=1, estimated)        0.000    33.666    rec/multOperand_reg[30]_i_54_n_0
    SLICE_X110Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    33.839 r  rec/multOperand_reg[30]_i_20/CO[2]
                         net (fo=239, estimated)      0.574    34.413    rec/res[7]
    SLICE_X113Y66        LUT5 (Prop_lut5_I1_O)        0.237    34.650 r  rec/multOperand[22]_i_628/O
                         net (fo=7, estimated)        0.601    35.251    rec/divide/numer9[35]
    SLICE_X113Y66        LUT6 (Prop_lut6_I0_O)        0.097    35.348 r  rec/multOperand[30]_i_65/O
                         net (fo=1, estimated)        0.327    35.675    rec/multOperand[30]_i_65_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    36.049 r  rec/multOperand_reg[30]_i_42/CO[3]
                         net (fo=1, estimated)        0.000    36.049    rec/multOperand_reg[30]_i_42_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    36.222 r  rec/multOperand_reg[30]_i_18/CO[2]
                         net (fo=222, estimated)      0.693    36.915    rec/res[6]
    SLICE_X107Y66        LUT5 (Prop_lut5_I1_O)        0.237    37.152 r  rec/multOperand[22]_i_989_replica/O
                         net (fo=1, estimated)        0.387    37.539    rec/divide/numer8[24]_repN
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.097    37.636 r  rec/multOperand[22]_i_622/O
                         net (fo=1, estimated)        0.569    38.205    rec/multOperand[22]_i_622_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    38.616 r  rec/multOperand_reg[22]_i_265/CO[3]
                         net (fo=1, estimated)        0.000    38.616    rec/multOperand_reg[22]_i_265_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.708 r  rec/multOperand_reg[22]_i_89/CO[3]
                         net (fo=1, estimated)        0.000    38.708    rec/multOperand_reg[22]_i_89_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.800 r  rec/multOperand_reg[22]_i_20/CO[3]
                         net (fo=240, estimated)      0.817    39.617    rec/div_man[8]
    SLICE_X103Y63        LUT5 (Prop_lut5_I1_O)        0.097    39.714 r  rec/multOperand[22]_i_1592/O
                         net (fo=9, estimated)        0.548    40.262    rec/divide/numer7[11]
    SLICE_X98Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    40.554 r  rec/multOperand_reg[22]_i_1727/CO[3]
                         net (fo=1, estimated)        0.000    40.554    rec/multOperand_reg[22]_i_1727_n_0
    SLICE_X98Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.646 r  rec/multOperand_reg[22]_i_1620/CO[3]
                         net (fo=1, estimated)        0.000    40.646    rec/multOperand_reg[22]_i_1620_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.738 r  rec/multOperand_reg[22]_i_1619/CO[3]
                         net (fo=1, estimated)        0.000    40.738    rec/multOperand_reg[22]_i_1619_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.830 r  rec/multOperand_reg[22]_i_1396/CO[3]
                         net (fo=1, estimated)        0.000    40.830    rec/multOperand_reg[22]_i_1396_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.922 r  rec/multOperand_reg[22]_i_1395/CO[3]
                         net (fo=1, estimated)        0.000    40.922    rec/multOperand_reg[22]_i_1395_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.014 r  rec/multOperand_reg[22]_i_1046/CO[3]
                         net (fo=1, estimated)        0.000    41.014    rec/multOperand_reg[22]_i_1046_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.106 r  rec/multOperand_reg[22]_i_948/CO[3]
                         net (fo=1, estimated)        0.000    41.106    rec/multOperand_reg[22]_i_948_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.198 r  rec/multOperand_reg[22]_i_610/CO[3]
                         net (fo=1, estimated)        0.000    41.198    rec/multOperand_reg[22]_i_610_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    41.421 f  rec/multOperand_reg[22]_i_612/O[1]
                         net (fo=3, estimated)        0.546    41.967    rec/divide/numer60[34]
    SLICE_X99Y68         LUT5 (Prop_lut5_I0_O)        0.216    42.183 f  rec/multOperand[22]_i_544/O
                         net (fo=9, estimated)        0.567    42.750    rec/divide/numer6[41]
    SLICE_X99Y66         LUT2 (Prop_lut2_I0_O)        0.097    42.847 r  rec/multOperand[22]_i_262/O
                         net (fo=1, routed)           0.000    42.847    rec/multOperand[22]_i_262_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.259 r  rec/multOperand_reg[22]_i_86/CO[3]
                         net (fo=1, estimated)        0.000    43.259    rec/multOperand_reg[22]_i_86_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    43.446 r  rec/multOperand_reg[22]_i_19/CO[0]
                         net (fo=248, estimated)      0.682    44.128    rec/res[5]
    SLICE_X99Y60         LUT5 (Prop_lut5_I1_O)        0.279    44.407 r  rec/multOperand[22]_i_1701/O
                         net (fo=9, estimated)        0.503    44.910    rec/divide/numer5[11]
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.097    45.007 r  rec/multOperand[22]_i_1558/O
                         net (fo=1, estimated)        0.321    45.328    rec/multOperand[22]_i_1558_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    45.613 r  rec/multOperand_reg[22]_i_1297/CO[3]
                         net (fo=1, estimated)        0.000    45.613    rec/multOperand_reg[22]_i_1297_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.702 r  rec/multOperand_reg[22]_i_935/CO[3]
                         net (fo=1, estimated)        0.000    45.702    rec/multOperand_reg[22]_i_935_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.791 r  rec/multOperand_reg[22]_i_532/CO[3]
                         net (fo=1, estimated)        0.000    45.791    rec/multOperand_reg[22]_i_532_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.880 r  rec/multOperand_reg[22]_i_223/CO[3]
                         net (fo=1, estimated)        0.000    45.880    rec/multOperand_reg[22]_i_223_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.969 r  rec/multOperand_reg[22]_i_74/CO[3]
                         net (fo=1, estimated)        0.000    45.969    rec/multOperand_reg[22]_i_74_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    46.156 r  rec/multOperand_reg[22]_i_17/CO[0]
                         net (fo=227, estimated)      0.577    46.733    rec/res[4]
    SLICE_X97Y60         LUT5 (Prop_lut5_I1_O)        0.279    47.012 r  rec/multOperand[1]_i_550/O
                         net (fo=9, estimated)        0.441    47.453    rec/divide/numer4[12]
    SLICE_X97Y61         LUT6 (Prop_lut6_I0_O)        0.097    47.550 r  rec/multOperand[22]_i_1546/O
                         net (fo=1, estimated)        0.215    47.765    rec/multOperand[22]_i_1546_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    48.176 r  rec/multOperand_reg[22]_i_1277/CO[3]
                         net (fo=1, estimated)        0.000    48.176    rec/multOperand_reg[22]_i_1277_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.268 r  rec/multOperand_reg[22]_i_923/CO[3]
                         net (fo=1, estimated)        0.000    48.268    rec/multOperand_reg[22]_i_923_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.360 r  rec/multOperand_reg[22]_i_522/CO[3]
                         net (fo=1, estimated)        0.000    48.360    rec/multOperand_reg[22]_i_522_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.452 r  rec/multOperand_reg[22]_i_218/CO[3]
                         net (fo=1, estimated)        0.000    48.452    rec/multOperand_reg[22]_i_218_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.571 r  rec/multOperand_reg[22]_i_73/CO[1]
                         net (fo=255, estimated)      0.610    49.181    rec/res[3]
    SLICE_X94Y59         LUT4 (Prop_lut4_I1_O)        0.251    49.432 r  rec/multOperand[2]_i_109/O
                         net (fo=7, estimated)        0.467    49.899    rec/divide/numer3[5]
    SLICE_X94Y59         LUT6 (Prop_lut6_I0_O)        0.097    49.996 r  rec/multOperand[22]_i_1686/O
                         net (fo=1, estimated)        0.346    50.342    rec/multOperand[22]_i_1686_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    50.728 r  rec/multOperand_reg[22]_i_1533/CO[3]
                         net (fo=1, estimated)        0.000    50.728    rec/multOperand_reg[22]_i_1533_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.820 r  rec/multOperand_reg[22]_i_1267/CO[3]
                         net (fo=1, estimated)        0.000    50.820    rec/multOperand_reg[22]_i_1267_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.912 r  rec/multOperand_reg[22]_i_914/CO[3]
                         net (fo=1, estimated)        0.000    50.912    rec/multOperand_reg[22]_i_914_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    51.004 r  rec/multOperand_reg[22]_i_513/CO[3]
                         net (fo=1, estimated)        0.000    51.004    rec/multOperand_reg[22]_i_513_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    51.096 r  rec/multOperand_reg[22]_i_213/CO[3]
                         net (fo=1, estimated)        0.000    51.096    rec/multOperand_reg[22]_i_213_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    51.215 r  rec/multOperand_reg[22]_i_72/CO[1]
                         net (fo=223, estimated)      0.692    51.907    rec/res[2]
    SLICE_X84Y60         LUT5 (Prop_lut5_I1_O)        0.251    52.158 r  rec/multOperand[1]_i_537/O
                         net (fo=7, estimated)        0.316    52.474    rec/divide/numer2[6]
    SLICE_X89Y60         LUT6 (Prop_lut6_I0_O)        0.097    52.571 r  rec/multOperand[2]_i_89/O
                         net (fo=1, estimated)        0.321    52.892    rec/multOperand[2]_i_89_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    53.190 r  rec/multOperand_reg[2]_i_66/CO[3]
                         net (fo=1, estimated)        0.000    53.190    rec/multOperand_reg[2]_i_66_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.282 r  rec/multOperand_reg[2]_i_42/CO[3]
                         net (fo=1, estimated)        0.000    53.282    rec/multOperand_reg[2]_i_42_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.374 r  rec/multOperand_reg[2]_i_23/CO[3]
                         net (fo=1, estimated)        0.000    53.374    rec/multOperand_reg[2]_i_23_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.466 r  rec/multOperand_reg[2]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    53.466    rec/multOperand_reg[2]_i_11_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.558 r  rec/multOperand_reg[2]_i_4/CO[3]
                         net (fo=1, estimated)        0.000    53.558    rec/multOperand_reg[2]_i_4_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    53.732 r  rec/multOperand_reg[2]_i_3/CO[2]
                         net (fo=198, estimated)      0.574    54.306    rec/res[1]
    SLICE_X88Y60         LUT4 (Prop_lut4_I1_O)        0.223    54.529 r  rec/multOperand[1]_i_538/O
                         net (fo=4, estimated)        0.523    55.052    rec/divide/numer1[3]
    SLICE_X88Y62         LUT6 (Prop_lut6_I0_O)        0.097    55.149 r  rec/multOperand[1]_i_426/O
                         net (fo=1, estimated)        0.321    55.470    rec/multOperand[1]_i_426_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    55.844 r  rec/multOperand_reg[1]_i_291/CO[3]
                         net (fo=1, estimated)        0.000    55.844    rec/multOperand_reg[1]_i_291_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.933 r  rec/multOperand_reg[1]_i_175/CO[3]
                         net (fo=1, estimated)        0.000    55.933    rec/multOperand_reg[1]_i_175_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.022 r  rec/multOperand_reg[1]_i_80/CO[3]
                         net (fo=1, estimated)        0.000    56.022    rec/multOperand_reg[1]_i_80_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.111 r  rec/multOperand_reg[1]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    56.111    rec/multOperand_reg[1]_i_30_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.200 r  rec/multOperand_reg[1]_i_6/CO[3]
                         net (fo=1, estimated)        0.000    56.200    rec/multOperand_reg[1]_i_6_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    56.373 r  rec/multOperand_reg[1]_i_2/CO[2]
                         net (fo=89, estimated)       0.664    57.037    rec/res[0]
    SLICE_X89Y58         LUT4 (Prop_lut4_I1_O)        0.237    57.274 r  rec/multOperand[1]_i_582/O
                         net (fo=1, estimated)        0.202    57.476    rec/divide/numer0__0[2]
    SLICE_X89Y60         LUT6 (Prop_lut6_I0_O)        0.097    57.573 r  rec/multOperand[1]_i_505/O
                         net (fo=1, estimated)        0.328    57.901    rec/multOperand[1]_i_505_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    58.275 r  rec/multOperand_reg[1]_i_384/CO[3]
                         net (fo=1, estimated)        0.000    58.275    rec/multOperand_reg[1]_i_384_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.364 r  rec/multOperand_reg[1]_i_240/CO[3]
                         net (fo=1, estimated)        0.000    58.364    rec/multOperand_reg[1]_i_240_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.453 r  rec/multOperand_reg[1]_i_125/CO[3]
                         net (fo=1, estimated)        0.000    58.453    rec/multOperand_reg[1]_i_125_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.542 r  rec/multOperand_reg[1]_i_52/CO[3]
                         net (fo=1, estimated)        0.000    58.542    rec/multOperand_reg[1]_i_52_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.631 r  rec/multOperand_reg[1]_i_18/CO[3]
                         net (fo=1, estimated)        0.000    58.631    rec/multOperand_reg[1]_i_18_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.720 r  rec/multOperand_reg[1]_i_4/CO[3]
                         net (fo=23, estimated)       0.483    59.203    rec/div_man[0]
    SLICE_X84Y65         LUT6 (Prop_lut6_I0_O)        0.097    59.300 r  rec/multOperand[17]_i_9/O
                         net (fo=1, estimated)        0.209    59.509    rec/multOperand[17]_i_9_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I5_O)        0.097    59.606 r  rec/multOperand[17]_i_3/O
                         net (fo=1, estimated)        0.209    59.815    rec/multOperand[17]_i_3_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I0_O)        0.097    59.912 r  rec/multOperand[17]_i_2/O
                         net (fo=1, estimated)        0.582    60.494    rec/recResult[17]
    SLICE_X84Y60         LUT3 (Prop_lut3_I1_O)        0.097    60.591 r  rec/multOperand[17]_i_1/O
                         net (fo=1, routed)           0.000    60.591    rec_n_32
    SLICE_X84Y60         FDRE                                         r  multOperand_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=13293, unset)        0.669    10.669    clk
    SLICE_X84Y60         FDRE                                         r  multOperand_reg[17]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X84Y60         FDRE (Setup_fdre_C_D)        0.064    10.697    multOperand_reg[17]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                         -60.591    
  -------------------------------------------------------------------
                         slack                                -49.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 curWriteData0Reg1_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentBlock0/inst1/ram_reg_4/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13293, unset)        0.411     0.411    clk
    SLICE_X55Y12         FDRE                                         r  curWriteData0Reg1_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  curWriteData0Reg1_reg[334]/Q
                         net (fo=1, estimated)        0.117     0.668    currentBlock0/inst1/ram_reg_14_1[334]
    RAMB36_X3Y2          RAMB36E1                                     r  currentBlock0/inst1/ram_reg_4/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13293, unset)        0.432     0.432    currentBlock0/inst1/clk
    RAMB36_X3Y2          RAMB36E1                                     r  currentBlock0/inst1/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.587    currentBlock0/inst1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y4   currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X86Y51  topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X86Y51  topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK



