Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 13 19:50:27 2020
| Host         : Coffee-Lake running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 242 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1367 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.191        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.191        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.247ns (46.654%)  route 2.569ns (53.346%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.554    clk_gen/count20_carry__5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.888 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.888    clk_gen/p_0_in[30]
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.152ns (45.581%)  route 2.569ns (54.419%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.554    clk_gen/count20_carry__5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.793 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.793    clk_gen/p_0_in[31]
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 2.136ns (45.396%)  route 2.569ns (54.604%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.554    clk_gen/count20_carry__5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.777 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.777    clk_gen/p_0_in[29]
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.133ns (45.361%)  route 2.569ns (54.639%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.774 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.774    clk_gen/p_0_in[26]
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 2.112ns (45.116%)  route 2.569ns (54.884%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.753 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.753    clk_gen/p_0_in[28]
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 2.038ns (44.234%)  route 2.569ns (55.766%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.679 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.679    clk_gen/p_0_in[27]
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 2.022ns (44.040%)  route 2.569ns (55.960%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.440    clk_gen/count20_carry__4_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.663 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.663    clk_gen/p_0_in[25]
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 2.019ns (44.003%)  route 2.569ns (55.997%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.660 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.660    clk_gen/p_0_in[22]
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)        0.062    15.098    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.998ns (43.746%)  route 2.569ns (56.254%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.326    clk_gen/count20_carry__3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.639 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.639    clk_gen/p_0_in[24]
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)        0.062    15.098    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.905ns (42.577%)  route 2.569ns (57.423%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.550     5.071    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.828     6.355    clk_gen/count2[24]
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.760     7.239    clk_gen/count20_carry_i_6_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.973     8.336    clk_gen/count20_carry_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.460 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.861 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.861    clk_gen/count20_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.975    clk_gen/count20_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.098    clk_gen/count20_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    clk_gen/count20_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.546 r  clk_gen/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.546    clk_gen/p_0_in[18]
    SLICE_X45Y26         FDRE                                         r  clk_gen/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  clk_gen/count2_reg[18]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.062    15.075    clk_gen/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.695    clk_gen/count2[28]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_0_in[28]
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.695    clk_gen/count2[12]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_0_in[12]
    SLICE_X45Y24         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.695    clk_gen/count2[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/p_0_in[16]
    SLICE_X45Y25         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.698    clk_gen/count2[24]
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.806    clk_gen/p_0_in[24]
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.552     1.435    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.696    clk_gen/count2[20]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_gen/p_0_in[20]
    SLICE_X45Y26         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.105     1.540    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.120     1.698    clk_gen/count2[4]
    SLICE_X45Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.743 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.743    clk_gen/count2_0[4]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.806 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.806    clk_gen/p_0_in[4]
    SLICE_X45Y22         FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.694    clk_gen/count2[25]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.809    clk_gen/p_0_in[25]
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.120     1.696    clk_gen/count2[15]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.807    clk_gen/p_0_in[15]
    SLICE_X45Y25         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           0.117     1.695    clk_gen/count2[21]
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.810    clk_gen/p_0_in[21]
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.696    clk_gen/count2[29]
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.811    clk_gen/p_0_in[29]
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y24   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y24   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   clk_gen/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   clk_gen/count2_reg[17]/C



