"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[3809],{1359:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>a,contentTitle:()=>c,default:()=>u,frontMatter:()=>r,metadata:()=>s,toc:()=>d});const s=JSON.parse('{"id":"design_workflow/schematic/nets","title":"nets","description":"","source":"@site/docs/06_design_workflow/01_schematic/06_nets.md","sourceDirName":"06_design_workflow/01_schematic","slug":"/design_workflow/schematic/nets","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/schematic/nets","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/webpage/docs/06_design_workflow/01_schematic/06_nets.md","tags":[],"version":"current","sidebarPosition":6,"frontMatter":{},"sidebar":"designWorkflowSidebar","previous":{"title":"wire","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/schematic/wire"},"next":{"title":"erc","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/schematic/erc"}}');var i=n(4848),o=n(8453);const r={},c=void 0,a={},d=[];function l(e){return(0,i.jsx)(i.Fragment,{})}function u(e={}){const{wrapper:t}={...(0,o.R)(),...e.components};return t?(0,i.jsx)(t,{...e,children:(0,i.jsx)(l,{...e})}):l()}},8453:(e,t,n)=>{n.d(t,{R:()=>r,x:()=>c});var s=n(6540);const i={},o=s.createContext(i);function r(e){const t=s.useContext(o);return s.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:r(e.components),s.createElement(o.Provider,{value:t},e.children)}}}]);