# FPGA TEAM 1
## ğŸ‘¤ Team Members :
| ğŸ“¸ Photo | ğŸ·ï¸ Name | ğŸ¯ Role | ğŸ”— GitHub | ğŸ”— LinkedIn |
|:--------:|:------:|:------:|:---------:|:----------:|
| <img src="https://ca.slack-edge.com/T0871HD8PPG-U086WKXDVHD-cb7be3785c03-192" width="120"> | **LoÃ¯c NOGUES** | Project Manager | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/Loic-nogues) | [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/loic-nogues-459606339/)  |
| <img src="https://ca.slack-edge.com/T019N8PRR7W-U07D74YDG95-51023ff903b0-512" width="120"> | **Alexis SANTOS** | Program Manager | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/Mamoru-fr) | [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/alexis-santos-83481031b/) |
| <img src="https://ca.slack-edge.com/T0871HD8PPG-U0875BLK3PF-g5b656b3184b-192" width="120"> | **Yann-MaÃ«l BOUTON** | Technical Leader | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/devnjoyer) | [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/ym-bouton-a38565339) |
| <img src="https://ca.slack-edge.com/T0871HD8PPG-U087FQUB4BW-ab023db594b4-192" width="120"> | **Lucas MEGNAN** | Software Engineer | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/LucasMegnan) | [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/lucas-megnan/) |
| <img src="https://ca.slack-edge.com/T08DSM0RML5-U08DSC64X8W-g3711fcc3b4b-512" width="120"> | **Mathis LEBEL** | Quality Assurance | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/mathislebel) | [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/mathis-lebel/) |
| <img src="https://ca.slack-edge.com/T07NMGKN89J-U07NG76JG21-c0a56378ea45-512" width="120"> | **Gregory PAGNOU** | Technical Writer | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/Gregory-Pagnoux) | [![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/grÃ©gory-pagnoux-313b3a251/) |

## ğŸ” Project Overview
This project aims to develop a web-based interface for an FPGA simulator. The interface will allow the user (students) to see an animated FPGA board, where the data and electricity signals are represented.

### ğŸ”‘ Key Features
- **2D Visualization** of BELs and signal routing in the FPGA
- **Preloaded Verilog Applications** for educational use
- **Teacher Dashboard** to upload Verilog files and testbenches
- **Animation On Board To Simulate Signals** for the simulation

### ğŸ“… Deadlines  

| Task | Deadline |
|------|----------|
| ğŸ“„ **Functional Specification** | `03/13/2025` |
| âš™ï¸ **Technical Specification** | `03/25/2025` |
| ğŸ–¥ï¸ **Test Plan** | `03/25/2025` |
| ğŸ‘¨â€ğŸ’» **Code Implementation** | `04/01/2025` |
| ğŸ“˜ **User Manual** | `04/01/2025` |
| ğŸ§ª **Test Cases** | `04/01/2025` |


