/*
 * Copyright (c) 2014 Samsung Electronics Co., Ltd. All rights reserved.
 *		http://www.samsung.com/
 *
 * Chip Abstraction Layer for System power down support
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __PMU_CAL_SYS_EXYNOS7580_H__
#define __PMU_CAL_SYS_EXYNOS7580_H__

#ifdef CONFIG_CAL_SYS_PWRDOWN
#include <mach/pmu.h>
#include <mach/map.h>
#define PMU_BASE_ADDR	S5P_VA_PMU
#else
/* firmware only */
#include "Types.h"
#define PMU_BASE_ADDR	0x105C0000
enum sys_powerdown {
	SYS_AFTR,
	SYS_DSTOP,
	SYS_DSTOP_PSR,
	SYS_LPD,
	SYS_LPA,
	SYS_CP_Call,
	SYS_SLEEP,
	NUM_SYS_POWERDOWN,
};
#endif
#define OM_STAT						( PMU_BASE_ADDR + 0x0000 )
#define RTC_CLKO_SEL					( PMU_BASE_ADDR + 0x001C )
#define PMU_SYNC_CTRL					( PMU_BASE_ADDR + 0x0020 )
#define SFR_ACCESS_CONTROL_REG				( PMU_BASE_ADDR + 0x0024 )
#define CLKREQ_PAD_CONTROL				( PMU_BASE_ADDR + 0x0028 )
#define PWREN_G3D_PAD_CONTROL				( PMU_BASE_ADDR + 0x002C )
#define CP_CTRL						( PMU_BASE_ADDR + 0x0030 )
#define CP_STAT						( PMU_BASE_ADDR + 0x0034 )
#define CP_DEBUG					( PMU_BASE_ADDR + 0x0038 )
#define CP_DURATION					( PMU_BASE_ADDR + 0x003C )
#define CP_SEMAPHORE					( PMU_BASE_ADDR + 0x0040 )
#define CP2AP_MEM_CONFIG				( PMU_BASE_ADDR + 0x0050 )
#define CP2AP_MIF_ACCESS_WIN0				( PMU_BASE_ADDR + 0x0054 )
#define CP2AP_MIF_ACCESS_WIN1				( PMU_BASE_ADDR + 0x0058 )
#define CP2AP_MIF_ACCESS_WIN2				( PMU_BASE_ADDR + 0x005C )
#define CP2AP_PERI_ACCESS_WIN				( PMU_BASE_ADDR + 0x0060 )
#define CP_BOOT_TEST_RST_CONFIG				( PMU_BASE_ADDR + 0x0064 )
#define MIF_TZPC_CONFIG					( PMU_BASE_ADDR + 0x0068 )
#define AUD_PATH_CFG					( PMU_BASE_ADDR + 0x006C )
#define CP_MIF_CLKCTRL					( PMU_BASE_ADDR + 0x0070 )
#define CPU_INTR_SPREAD_ENABLE				( PMU_BASE_ADDR + 0x0100 )
#define CPU_INTR_SPREAD_USE_STANDBYWFI			( PMU_BASE_ADDR + 0x0104 )
#define CPU_INTR_SPREAD_BLOCKING_DURATION		( PMU_BASE_ADDR + 0x0108 )
#define APL_INTR_SPREAD_ENABLE				( PMU_BASE_ADDR + 0x0110 )
#define APL_INTR_SPREAD_USE_STANDBYWFI			( PMU_BASE_ADDR + 0x0114 )
#define APL_INTR_SPREAD_BLOCKING_DURATION		( PMU_BASE_ADDR + 0x0118 )
#define UP_SCHEDULER					( PMU_BASE_ADDR + 0x0120 )
#define CENTRAL_SEQ_CONFIGURATION			( PMU_BASE_ADDR + 0x0200 )
#define CENTRAL_SEQ_STATUS				( PMU_BASE_ADDR + 0x0204 )
#define CENTRAL_SEQ_OPTION				( PMU_BASE_ADDR + 0x0208 )
#define CENTRAL_SEQ_DURATION0				( PMU_BASE_ADDR + 0x0210 )
#define CENTRAL_SEQ_DURATION1				( PMU_BASE_ADDR + 0x0214 )
#define CENTRAL_SEQ_DURATION2				( PMU_BASE_ADDR + 0x0218 )
#define CENTRAL_SEQ_DURATION3				( PMU_BASE_ADDR + 0x021C )
#define SEQ_TRANSITION0					( PMU_BASE_ADDR + 0x0220 )
#define SEQ_TRANSITION1					( PMU_BASE_ADDR + 0x0224 )
#define SEQ_TRANSITION2					( PMU_BASE_ADDR + 0x0228 )
#define SEQ_TRANSITION3					( PMU_BASE_ADDR + 0x022C )
#define SEQ_TRANSITION4					( PMU_BASE_ADDR + 0x0230 )
#define SEQ_TRANSITION5					( PMU_BASE_ADDR + 0x0234 )
#define SEQ_TRANSITION6					( PMU_BASE_ADDR + 0x0238 )
#define SEQ_TRANSITION7					( PMU_BASE_ADDR + 0x023C )
#define CENTRAL_SEQ_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x0240 )
#define CENTRAL_SEQ_MIF_STATUS				( PMU_BASE_ADDR + 0x0244 )
#define CENTRAL_SEQ_MIF_OPTION				( PMU_BASE_ADDR + 0x0248 )
#define CENTRAL_SEQ_MIF_DURATION0			( PMU_BASE_ADDR + 0x0250 )
#define CENTRAL_SEQ_MIF_DURATION1			( PMU_BASE_ADDR + 0x0254 )
#define CENTRAL_SEQ_MIF_DURATION2			( PMU_BASE_ADDR + 0x0258 )
#define CENTRAL_SEQ_MIF_DURATION3			( PMU_BASE_ADDR + 0x025C )
#define SEQ_MIF_TRANSITION0				( PMU_BASE_ADDR + 0x0260 )
#define SEQ_MIF_TRANSITION1				( PMU_BASE_ADDR + 0x0264 )
#define SEQ_MIF_TRANSITION2				( PMU_BASE_ADDR + 0x0268 )
#define SEQ_MIF_TRANSITION3				( PMU_BASE_ADDR + 0x026C )
#define SEQ_MIF_TRANSITION4				( PMU_BASE_ADDR + 0x0270 )
#define SEQ_MIF_TRANSITION5				( PMU_BASE_ADDR + 0x0274 )
#define SEQ_MIF_TRANSITION6				( PMU_BASE_ADDR + 0x0278 )
#define SEQ_MIF_TRANSITION7				( PMU_BASE_ADDR + 0x027C )
#define CENTRAL_SEQ_CP_CONFIGURATION			( PMU_BASE_ADDR + 0x0280 )
#define CENTRAL_SEQ_CP_STATUS				( PMU_BASE_ADDR + 0x0284 )
#define CENTRAL_SEQ_CP_OPTION				( PMU_BASE_ADDR + 0x0288 )
#define CENTRAL_SEQ_CP_DURATION0			( PMU_BASE_ADDR + 0x0290 )
#define CENTRAL_SEQ_CP_DURATION1			( PMU_BASE_ADDR + 0x0294 )
#define CENTRAL_SEQ_CP_DURATION2			( PMU_BASE_ADDR + 0x0298 )
#define CENTRAL_SEQ_CP_DURATION3			( PMU_BASE_ADDR + 0x029C )
#define SEQ_CP_TRANSITION0				( PMU_BASE_ADDR + 0x02A0 )
#define SEQ_CP_TRANSITION1				( PMU_BASE_ADDR + 0x02A4 )
#define SEQ_CP_TRANSITION2				( PMU_BASE_ADDR + 0x02A8 )
#define SEQ_CP_TRANSITION3				( PMU_BASE_ADDR + 0x02AC )
#define SEQ_CP_TRANSITION4				( PMU_BASE_ADDR + 0x02B0 )
#define SEQ_CP_TRANSITION5				( PMU_BASE_ADDR + 0x02B4 )
#define SEQ_CP_TRANSITION6				( PMU_BASE_ADDR + 0x02B8 )
#define SEQ_CP_TRANSITION7				( PMU_BASE_ADDR + 0x02BC )
#define SWRESET						( PMU_BASE_ADDR + 0x0400 )
#define RST_STAT					( PMU_BASE_ADDR + 0x0404 )
#define AUTOMATIC_DISABLE_WDT				( PMU_BASE_ADDR + 0x0408 )
#define MASK_WDT_RESET_REQUEST				( PMU_BASE_ADDR + 0x040C )
#define MASK_WRESET_REQUEST				( PMU_BASE_ADDR + 0x0410 )
#define CPU_RESET_DISABLE_FROM_WDTRESET			( PMU_BASE_ADDR + 0x0414 )
#define WDTRESET_LPI					( PMU_BASE_ADDR + 0x0418 )
#define CPU_RESET_DISABLE_FROM_SOFTRESET		( PMU_BASE_ADDR + 0x041C )
#define RESET_SEQUENCER_CONFIGURATION			( PMU_BASE_ADDR + 0x0500 )
#define RESET_SEQUENCER_STATUS				( PMU_BASE_ADDR + 0x0504 )
#define RESET_SEQUENCER_OPTION				( PMU_BASE_ADDR + 0x0508 )
#define RESET_SEQUENCER_DURATION0			( PMU_BASE_ADDR + 0x0510 )
#define RESET_SEQUENCER_DURATION1			( PMU_BASE_ADDR + 0x0514 )
#define RESET_SEQUENCER_DURATION2			( PMU_BASE_ADDR + 0x0518 )
#define RESET_SEQUENCER_DURATION3			( PMU_BASE_ADDR + 0x051C )
#define WAKEUP_STAT					( PMU_BASE_ADDR + 0x0600 )
#define WAKEUP_STAT2					( PMU_BASE_ADDR + 0x0604 )
#define WAKEUP_STAT3					( PMU_BASE_ADDR + 0x0608 )
#define EINT_WAKEUP_MASK				( PMU_BASE_ADDR + 0x060C )
#define WAKEUP_MASK					( PMU_BASE_ADDR + 0x0610 )
#define WAKEUP_MASK2					( PMU_BASE_ADDR + 0x0614 )
#define WAKEUP_MASK3					( PMU_BASE_ADDR + 0x0618 )
#define WAKEUP_INTERRUPT				( PMU_BASE_ADDR + 0x061C )
#define WAKEUP_STAT_MIF					( PMU_BASE_ADDR + 0x0620 )
#define EINT_WAKEUP_MASK_MIF				( PMU_BASE_ADDR + 0x0624 )
#define WAKEUP_MASK_MIF					( PMU_BASE_ADDR + 0x0628 )
#define EINT_WAKEUP_MASK1				( PMU_BASE_ADDR + 0x062C )
#define USB30PHY0_UDRD30_WAKEUP				( PMU_BASE_ADDR + 0x0680 )
#define HSIC_WAKEUP					( PMU_BASE_ADDR + 0x0684 )
#define HDMI_PHY_CONTROL				( PMU_BASE_ADDR + 0x0700 )
#define USBDEV_PHY_CONTROL				( PMU_BASE_ADDR + 0x0704 )
#define USBHOST20_PHY_CONTROL				( PMU_BASE_ADDR + 0x0708 )
#define MIPI_PHY_M4S4_CONTROL				( PMU_BASE_ADDR + 0x0710 )
#define MIPI_PHY_M0S2_CONTROL				( PMU_BASE_ADDR + 0x0714 )
#define MIPI_PHY_M4S0_CONTROL				( PMU_BASE_ADDR + 0x0718 )
#define PCIE_LLI_PHY_CONTROL				( PMU_BASE_ADDR + 0x071C )
#define LLI_PHY_CONTROL					( PMU_BASE_ADDR + 0x0720 )
#define USBHOST30_PHY_CONTROL				( PMU_BASE_ADDR + 0x0724 )
#define EDP_PHY_CONTROL					( PMU_BASE_ADDR + 0x0728 )
#define PCIE_PHY_CONTROL				( PMU_BASE_ADDR + 0x072C )
#define TRTC_CONTROL					( PMU_BASE_ADDR + 0x0730 )
#define PCIE_USB_PHY_CONTROL				( PMU_BASE_ADDR + 0x0734 )
#define USB0HSP_PHY_CONTROL				( PMU_BASE_ADDR + 0x0738 )
#define USB1HSP_PHY_CONTROL				( PMU_BASE_ADDR + 0x073C )
#define SMPL_INT_CONTROL				( PMU_BASE_ADDR + 0x0740 )
#define BODY_BIAS_CON0					( PMU_BASE_ADDR + 0x0780 )
#define BODY_BIAS_CON1					( PMU_BASE_ADDR + 0x0784 )
#define BODY_BIAS_CON2					( PMU_BASE_ADDR + 0x0788 )
#define INFORM0						( PMU_BASE_ADDR + 0x0800 )
#define INFORM1						( PMU_BASE_ADDR + 0x0804 )
#define INFORM2						( PMU_BASE_ADDR + 0x0808 )
#define INFORM3						( PMU_BASE_ADDR + 0x080C )
#define SYSIP_DAT0					( PMU_BASE_ADDR + 0x0810 )
#define SYSIP_DAT1					( PMU_BASE_ADDR + 0x0814 )
#define SYSIP_DAT2					( PMU_BASE_ADDR + 0x0818 )
#define SYSIP_DAT3					( PMU_BASE_ADDR + 0x081C )
#define PS_HOLD_HW_TRIP					( PMU_BASE_ADDR + 0x0820 )
#define PS_HOLD_SW_TRIP					( PMU_BASE_ADDR + 0x0824 )
#define PMU_SPARE0					( PMU_BASE_ADDR + 0x0900 )
#define PMU_SPARE1					( PMU_BASE_ADDR + 0x0904 )
#define PMU_SPARE2					( PMU_BASE_ADDR + 0x0908 )
#define PMU_SPARE3					( PMU_BASE_ADDR + 0x090C )
#define IROM_DATA_REG0					( PMU_BASE_ADDR + 0x0980 )
#define IROM_DATA_REG1					( PMU_BASE_ADDR + 0x0984 )
#define IROM_DATA_REG2					( PMU_BASE_ADDR + 0x0988 )
#define IROM_DATA_REG3					( PMU_BASE_ADDR + 0x098C )
#define DREX_CALIBRATION0				( PMU_BASE_ADDR + 0x09A0 )
#define DREX_CALIBRATION1				( PMU_BASE_ADDR + 0x09A4 )
#define DREX_CALIBRATION2				( PMU_BASE_ADDR + 0x09A8 )
#define DREX_CALIBRATION3				( PMU_BASE_ADDR + 0x09AC )
#define DREX_CALIBRATION4				( PMU_BASE_ADDR + 0x09B0 )
#define DREX_CALIBRATION5				( PMU_BASE_ADDR + 0x09B4 )
#define DREX_CALIBRATION6				( PMU_BASE_ADDR + 0x09B8 )
#define DREX_CALIBRATION7				( PMU_BASE_ADDR + 0x09BC )
#define PMU_DEBUG					( PMU_BASE_ADDR + 0x0A00 )
#define ARM_CONTROL_OPTION				( PMU_BASE_ADDR + 0x0A04 )
#define BURNIN_CTRL					( PMU_BASE_ADDR + 0x0A08 )
#define PMUDBG_CENTRAL_SEQ_STATUS			( PMU_BASE_ADDR + 0x0F00 )
#define PMUDBG_CENTRAL_SEQ_MIF_STATUS			( PMU_BASE_ADDR + 0x0F04 )
#define PMUDBG_CPU_CPU0_STATUS				( PMU_BASE_ADDR + 0x0F08 )
#define PMUDBG_CPU_CPU1_STATUS				( PMU_BASE_ADDR + 0x0F0C )
#define PMUDBG_CPU_CPU2_STATUS				( PMU_BASE_ADDR + 0x0F10 )
#define PMUDBG_CPU_CPU3_STATUS				( PMU_BASE_ADDR + 0x0F14 )
#define PMUDBG_APL_CPU0_STATUS				( PMU_BASE_ADDR + 0x0F18 )
#define PMUDBG_APL_CPU1_STATUS				( PMU_BASE_ADDR + 0x0F1C )
#define PMUDBG_APL_CPU2_STATUS				( PMU_BASE_ADDR + 0x0F20 )
#define PMUDBG_APL_CPU3_STATUS				( PMU_BASE_ADDR + 0x0F24 )
#define PMUDBG_CPU_L2_STATUS				( PMU_BASE_ADDR + 0x0F28 )
#define PMUDBG_APL_L2_STATUS				( PMU_BASE_ADDR + 0x0F2C )
#define PMUDBG_CPU_NONCPU_STATUS			( PMU_BASE_ADDR + 0x0F30 )
#define PMUDBG_APL_NONCPU_STATUS			( PMU_BASE_ADDR + 0x0F34 )
#define CPU_CPU0_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1000 )
#define DIS_IRQ_CPU_CPU0_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1004 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1008 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x100C )
#define CPU_CPU1_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1010 )
#define DIS_IRQ_CPU_CPU1_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1014 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1018 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x101C )
#define CPU_CPU2_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1020 )
#define DIS_IRQ_CPU_CPU2_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1024 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1028 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x102C )
#define CPU_CPU3_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1030 )
#define DIS_IRQ_CPU_CPU3_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1034 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1038 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x103C )
#define APL_CPU0_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1040 )
#define DIS_IRQ_APL_CPU0_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1044 )
#define DIS_IRQ_APL_CPU0_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1048 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x104C )
#define APL_CPU1_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1050 )
#define DIS_IRQ_APL_CPU1_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1054 )
#define DIS_IRQ_APL_CPU1_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1058 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x105C )
#define APL_CPU2_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1060 )
#define DIS_IRQ_APL_CPU2_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1064 )
#define DIS_IRQ_APL_CPU2_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1068 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x106C )
#define APL_CPU3_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1070 )
#define DIS_IRQ_APL_CPU3_LOCAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1074 )
#define DIS_IRQ_APL_CPU3_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1078 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_SYS_PWR_REG	( PMU_BASE_ADDR + 0x107C )
#define CPU_NONCPU_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1080 )
#define APL_NONCPU_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1084 )
#define A5IS_SYS_PWR_REG				( PMU_BASE_ADDR + 0x10B0 )
#define DIS_IRQ_A5IS_LOCAL_SYS_PWR_REG			( PMU_BASE_ADDR + 0x10B4 )
#define DIS_IRQ_A5IS_CENTRAL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x10B8 )
#define CPU_L2_SYS_PWR_REG				( PMU_BASE_ADDR + 0x10C0 )
#define APL_L2_SYS_PWR_REG				( PMU_BASE_ADDR + 0x10C4 )
#define CLKSTOP_CMU_TOP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1100 )
#define CLKRUN_CMU_TOP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1104 )
#define RESET_CMU_TOP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x110C )
#define RESET_CPUCLKSTOP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x111C )
#define CLKSTOP_CMU_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1120 )
#define CLKRUN_CMU_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1124 )
#define RESET_CMU_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x112C )
#define DDRPHY_ISO_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1134 )
#define DDRPHY_DLLLOCK_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1138 )
#define DDRPHY_DLL_CLK_SYS_PWR_REG			( PMU_BASE_ADDR + 0x113C )
#define DISABLE_PLL_CMU_TOP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1140 )
#define DISABLE_PLL_AUD_PLL_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1144 )
#define DISABLE_PLL_CMU_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1160 )
#define OSCCLK_GATE_CPU_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1170 )
#define TOP_BUS_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1180 )
#define TOP_RETENTION_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1184 )
#define TOP_PWR_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1188 )
#define TOP_RETENTION_CPU_SYS_PWR_REG			( PMU_BASE_ADDR + 0x118C )
#define TOP_BUS_MIF_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1190 )
#define TOP_RETENTION_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1194 )
#define TOP_PWR_MIF_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1198 )
#define SLEEP_RESET_CPU_SYS_PWR_REG			( PMU_BASE_ADDR + 0x119C )
#define LOGIC_RESET_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11A0 )
#define OSCCLK_GATE_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11A4 )
#define SLEEP_RESET_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11A8 )
#define RET_OSCCLK_GATE_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11AC )
#define LOGIC_RESET_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11B0 )
#define OSCCLK_GATE_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11B4 )
#define SLEEP_RESET_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11B8 )
#define RET_OSCCLK_GATE_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11BC )
#define MEMORY_TOP_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11C0 )
#define MEMORY_IMEM_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11E0 )
#define RESET_ASB_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11EC )
#define LOGIC_RESET_CP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11F0 )
#define RESET_ASB_CP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x11F4 )
#define TCXO_GATE_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11F8 )
#define CLEANY_BUS_SYS_PWR_REG				( PMU_BASE_ADDR + 0x11FC )
#define PAD_RETENTION_LPDDR3_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1200 )
#define PAD_RETENTION_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1204 )
#define PAD_RETENTION_JTAG_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1208 )
#define PAD_RETENTION_MMC2_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1218 )
#define PAD_RETENTION_TOP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1220 )
#define PAD_RETENTION_UART_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1224 )
#define PAD_RETENTION_MMC0_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1228 )
#define PAD_RETENTION_MMC1_SYS_PWR_REG			( PMU_BASE_ADDR + 0x122C )
#define PAD_RETENTION_EBIA_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1230 )
#define PAD_RETENTION_EBIB_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1234 )
#define PAD_RETENTION_SPI_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1238 )
#define PAD_RETENTION_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x123C )
#define PAD_ISOLATION_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1240 )
#define PAD_RETENTION_USBXTI_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1244 )
#define PAD_RETENTION_BOOTLDO_SYS_PWR_REG		( PMU_BASE_ADDR + 0x1248 )
#define PAD_ISOLATION_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1250 )
#define PAD_ALV_SEL_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1260 )
#define XXTI_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1284 )
#define USBXTI_SYS_PWR_REG				( PMU_BASE_ADDR + 0x128C )
#define EXT_REGULATOR_SYS_PWR_REG			( PMU_BASE_ADDR + 0x12C0 )
#define EXT_REGULATOR_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x12C4 )
#define GPIO_MODE_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1300 )
#define GPIO_MODE_MIF_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1320 )
#define GPIO_MODE_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1340 )
#define G3D_SYS_PWR_REG					( PMU_BASE_ADDR + 0x140C )
#define DISP_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1410 )
#define AUD_SYS_PWR_REG					( PMU_BASE_ADDR + 0x1418 )
#define ISP_SYS_PWR_REG					( PMU_BASE_ADDR + 0x1428 )
#define MFCMSCL_SYS_PWR_REG				( PMU_BASE_ADDR + 0x1430 )
#define CLKRUN_CMU_G3D_SYS_PWR_REG			( PMU_BASE_ADDR + 0x144C )
#define CLKRUN_CMU_DISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1450 )
#define CLKRUN_CMU_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1458 )
#define CLKRUN_CMU_ISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1468 )
#define CLKRUN_CMU_MFCMSCL_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1470 )
#define CLKSTOP_CMU_G3D_SYS_PWR_REG			( PMU_BASE_ADDR + 0x148C )
#define CLKSTOP_CMU_DISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1490 )
#define CLKSTOP_CMU_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1498 )
#define CLKSTOP_CMU_ISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x14A8 )
#define CLKSTOP_CMU_MFCMSCL_SYS_PWR_REG			( PMU_BASE_ADDR + 0x14B0 )
#define DISABLE_PLL_CMU_G3D_SYS_PWR_REG			( PMU_BASE_ADDR + 0x14CC )
#define DISABLE_PLL_CMU_DISP_SYS_PWR_REG		( PMU_BASE_ADDR + 0x14D0 )
#define DISABLE_PLL_CMU_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x14D8 )
#define DISABLE_PLL_CMU_ISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x14E8 )
#define DISABLE_PLL_CMU_MFCMSCL_SYS_PWR_REG		( PMU_BASE_ADDR + 0x14F0 )
#define RESET_LOGIC_G3D_SYS_PWR_REG			( PMU_BASE_ADDR + 0x150C )
#define RESET_LOGIC_DISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1510 )
#define RESET_LOGIC_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1518 )
#define RESET_LOGIC_ISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1528 )
#define RESET_LOGIC_MFCMSCL_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1530 )
#define RESET_CMU_G3D_SYS_PWR_REG			( PMU_BASE_ADDR + 0x158C )
#define RESET_CMU_DISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1590 )
#define RESET_CMU_AUD_SYS_PWR_REG			( PMU_BASE_ADDR + 0x1598 )
#define RESET_CMU_ISP_SYS_PWR_REG			( PMU_BASE_ADDR + 0x15A8 )
#define RESET_CMU_MFCMSCL_SYS_PWR_REG			( PMU_BASE_ADDR + 0x15B0 )
#define CPU_CPU0_CONFIGURATION				( PMU_BASE_ADDR + 0x2000 )
#define CPU_CPU0_STATUS					( PMU_BASE_ADDR + 0x2004 )
#define CPU_CPU0_OPTION					( PMU_BASE_ADDR + 0x2008 )
#define CPU_CPU0_RESET					( PMU_BASE_ADDR + 0x200C )
#define CPU_CPU0_DURATION0				( PMU_BASE_ADDR + 0x2010 )
#define CPU_CPU0_DURATION1				( PMU_BASE_ADDR + 0x2014 )
#define CPU_CPU0_DURATION2				( PMU_BASE_ADDR + 0x2018 )
#define CPU_CPU0_DURATION3				( PMU_BASE_ADDR + 0x201C )
#define DIS_IRQ_CPU_CPU0_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2020 )
#define DIS_IRQ_CPU_CPU0_LOCAL_STATUS			( PMU_BASE_ADDR + 0x2024 )
#define DIS_IRQ_CPU_CPU0_LOCAL_OPTION			( PMU_BASE_ADDR + 0x2028 )
#define DIS_IRQ_CPU_CPU0_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x2030 )
#define DIS_IRQ_CPU_CPU0_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x2034 )
#define DIS_IRQ_CPU_CPU0_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x2038 )
#define DIS_IRQ_CPU_CPU0_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x203C )
#define DIS_IRQ_CPU_CPU0_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2040 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x2044 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x2048 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x2050 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x2054 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x2058 )
#define DIS_IRQ_CPU_CPU0_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x205C )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x2060 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x2064 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x2068 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x2070 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x2074 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x2078 )
#define DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x207C )
#define CPU_CPU1_CONFIGURATION				( PMU_BASE_ADDR + 0x2080 )
#define CPU_CPU1_STATUS					( PMU_BASE_ADDR + 0x2084 )
#define CPU_CPU1_OPTION					( PMU_BASE_ADDR + 0x2088 )
#define CPU_CPU1_RESET					( PMU_BASE_ADDR + 0x208C )
#define CPU_CPU1_DURATION0				( PMU_BASE_ADDR + 0x2090 )
#define CPU_CPU1_DURATION1				( PMU_BASE_ADDR + 0x2094 )
#define CPU_CPU1_DURATION2				( PMU_BASE_ADDR + 0x2098 )
#define CPU_CPU1_DURATION3				( PMU_BASE_ADDR + 0x209C )
#define DIS_IRQ_CPU_CPU1_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x20A0 )
#define DIS_IRQ_CPU_CPU1_LOCAL_STATUS			( PMU_BASE_ADDR + 0x20A4 )
#define DIS_IRQ_CPU_CPU1_LOCAL_OPTION			( PMU_BASE_ADDR + 0x20A8 )
#define DIS_IRQ_CPU_CPU1_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x20B0 )
#define DIS_IRQ_CPU_CPU1_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x20B4 )
#define DIS_IRQ_CPU_CPU1_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x20B8 )
#define DIS_IRQ_CPU_CPU1_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x20BC )
#define DIS_IRQ_CPU_CPU1_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x20C0 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x20C4 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x20C8 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x20D0 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x20D4 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x20D8 )
#define DIS_IRQ_CPU_CPU1_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x20DC )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x20E0 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x20E4 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x20E8 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x20F0 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x20F4 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x20F8 )
#define DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x20FC )
#define CPU_CPU2_CONFIGURATION				( PMU_BASE_ADDR + 0x2100 )
#define CPU_CPU2_STATUS					( PMU_BASE_ADDR + 0x2104 )
#define CPU_CPU2_OPTION					( PMU_BASE_ADDR + 0x2108 )
#define CPU_CPU2_RESET					( PMU_BASE_ADDR + 0x210C )
#define CPU_CPU2_DURATION0				( PMU_BASE_ADDR + 0x2110 )
#define CPU_CPU2_DURATION1				( PMU_BASE_ADDR + 0x2114 )
#define CPU_CPU2_DURATION2				( PMU_BASE_ADDR + 0x2118 )
#define CPU_CPU2_DURATION3				( PMU_BASE_ADDR + 0x211C )
#define DIS_IRQ_CPU_CPU2_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2120 )
#define DIS_IRQ_CPU_CPU2_LOCAL_STATUS			( PMU_BASE_ADDR + 0x2124 )
#define DIS_IRQ_CPU_CPU2_LOCAL_OPTION			( PMU_BASE_ADDR + 0x2128 )
#define DIS_IRQ_CPU_CPU2_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x2130 )
#define DIS_IRQ_CPU_CPU2_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x2134 )
#define DIS_IRQ_CPU_CPU2_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x2138 )
#define DIS_IRQ_CPU_CPU2_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x213C )
#define DIS_IRQ_CPU_CPU2_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2140 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x2144 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x2148 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x2150 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x2154 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x2158 )
#define DIS_IRQ_CPU_CPU2_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x215C )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x2160 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x2164 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x2168 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x2170 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x2174 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x2178 )
#define DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x217C )
#define CPU_CPU3_CONFIGURATION				( PMU_BASE_ADDR + 0x2180 )
#define CPU_CPU3_STATUS					( PMU_BASE_ADDR + 0x2184 )
#define CPU_CPU3_OPTION					( PMU_BASE_ADDR + 0x2188 )
#define CPU_CPU3_RESET					( PMU_BASE_ADDR + 0x218C )
#define CPU_CPU3_DURATION0				( PMU_BASE_ADDR + 0x2190 )
#define CPU_CPU3_DURATION1				( PMU_BASE_ADDR + 0x2194 )
#define CPU_CPU3_DURATION2				( PMU_BASE_ADDR + 0x2198 )
#define CPU_CPU3_DURATION3				( PMU_BASE_ADDR + 0x219C )
#define DIS_IRQ_CPU_CPU3_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x21A0 )
#define DIS_IRQ_CPU_CPU3_LOCAL_STATUS			( PMU_BASE_ADDR + 0x21A4 )
#define DIS_IRQ_CPU_CPU3_LOCAL_OPTION			( PMU_BASE_ADDR + 0x21A8 )
#define DIS_IRQ_CPU_CPU3_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x21B0 )
#define DIS_IRQ_CPU_CPU3_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x21B4 )
#define DIS_IRQ_CPU_CPU3_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x21B8 )
#define DIS_IRQ_CPU_CPU3_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x21BC )
#define DIS_IRQ_CPU_CPU3_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x21C0 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x21C4 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x21C8 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x21D0 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x21D4 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x21D8 )
#define DIS_IRQ_CPU_CPU3_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x21DC )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x21E0 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x21E4 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x21E8 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x21F0 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x21F4 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x21F8 )
#define DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x21FC )
#define APL_CPU0_CONFIGURATION				( PMU_BASE_ADDR + 0x2200 )
#define APL_CPU0_STATUS					( PMU_BASE_ADDR + 0x2204 )
#define APL_CPU0_OPTION					( PMU_BASE_ADDR + 0x2208 )
#define APL_CPU0_RESET					( PMU_BASE_ADDR + 0x220C )
#define APL_CPU0_DURATION0				( PMU_BASE_ADDR + 0x2210 )
#define APL_CPU0_DURATION1				( PMU_BASE_ADDR + 0x2214 )
#define APL_CPU0_DURATION2				( PMU_BASE_ADDR + 0x2218 )
#define APL_CPU0_DURATION3				( PMU_BASE_ADDR + 0x221C )
#define DIS_IRQ_APL_CPU0_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2220 )
#define DIS_IRQ_APL_CPU0_LOCAL_STATUS			( PMU_BASE_ADDR + 0x2224 )
#define DIS_IRQ_APL_CPU0_LOCAL_OPTION			( PMU_BASE_ADDR + 0x2228 )
#define DIS_IRQ_APL_CPU0_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x2230 )
#define DIS_IRQ_APL_CPU0_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x2234 )
#define DIS_IRQ_APL_CPU0_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x2238 )
#define DIS_IRQ_APL_CPU0_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x223C )
#define DIS_IRQ_APL_CPU0_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2240 )
#define DIS_IRQ_APL_CPU0_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x2244 )
#define DIS_IRQ_APL_CPU0_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x2248 )
#define DIS_IRQ_APL_CPU0_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x2250 )
#define DIS_IRQ_APL_CPU0_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x2254 )
#define DIS_IRQ_APL_CPU0_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x2258 )
#define DIS_IRQ_APL_CPU0_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x225C )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x2260 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x2264 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x2268 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x2270 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x2274 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x2278 )
#define DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x227C )
#define APL_CPU1_CONFIGURATION				( PMU_BASE_ADDR + 0x2280 )
#define APL_CPU1_STATUS					( PMU_BASE_ADDR + 0x2284 )
#define APL_CPU1_OPTION					( PMU_BASE_ADDR + 0x2288 )
#define APL_CPU1_RESET					( PMU_BASE_ADDR + 0x228C )
#define APL_CPU1_DURATION0				( PMU_BASE_ADDR + 0x2290 )
#define APL_CPU1_DURATION1				( PMU_BASE_ADDR + 0x2294 )
#define APL_CPU1_DURATION2				( PMU_BASE_ADDR + 0x2298 )
#define APL_CPU1_DURATION3				( PMU_BASE_ADDR + 0x229C )
#define DIS_IRQ_APL_CPU1_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x22A0 )
#define DIS_IRQ_APL_CPU1_LOCAL_STATUS			( PMU_BASE_ADDR + 0x22A4 )
#define DIS_IRQ_APL_CPU1_LOCAL_OPTION			( PMU_BASE_ADDR + 0x22A8 )
#define DIS_IRQ_APL_CPU1_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x22B0 )
#define DIS_IRQ_APL_CPU1_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x22B4 )
#define DIS_IRQ_APL_CPU1_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x22B8 )
#define DIS_IRQ_APL_CPU1_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x22BC )
#define DIS_IRQ_APL_CPU1_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x22C0 )
#define DIS_IRQ_APL_CPU1_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x22C4 )
#define DIS_IRQ_APL_CPU1_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x22C8 )
#define DIS_IRQ_APL_CPU1_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x22D0 )
#define DIS_IRQ_APL_CPU1_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x22D4 )
#define DIS_IRQ_APL_CPU1_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x22D8 )
#define DIS_IRQ_APL_CPU1_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x22DC )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x22E0 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x22E4 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x22E8 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x22F0 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x22F4 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x22F8 )
#define DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x22FC )
#define APL_CPU2_CONFIGURATION				( PMU_BASE_ADDR + 0x2300 )
#define APL_CPU2_STATUS					( PMU_BASE_ADDR + 0x2304 )
#define APL_CPU2_OPTION					( PMU_BASE_ADDR + 0x2308 )
#define APL_CPU2_RESET					( PMU_BASE_ADDR + 0x230C )
#define APL_CPU2_DURATION0				( PMU_BASE_ADDR + 0x2310 )
#define APL_CPU2_DURATION1				( PMU_BASE_ADDR + 0x2314 )
#define APL_CPU2_DURATION2				( PMU_BASE_ADDR + 0x2318 )
#define APL_CPU2_DURATION3				( PMU_BASE_ADDR + 0x231C )
#define DIS_IRQ_APL_CPU2_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2320 )
#define DIS_IRQ_APL_CPU2_LOCAL_STATUS			( PMU_BASE_ADDR + 0x2324 )
#define DIS_IRQ_APL_CPU2_LOCAL_OPTION			( PMU_BASE_ADDR + 0x2328 )
#define DIS_IRQ_APL_CPU2_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x2330 )
#define DIS_IRQ_APL_CPU2_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x2334 )
#define DIS_IRQ_APL_CPU2_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x2338 )
#define DIS_IRQ_APL_CPU2_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x233C )
#define DIS_IRQ_APL_CPU2_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x2340 )
#define DIS_IRQ_APL_CPU2_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x2344 )
#define DIS_IRQ_APL_CPU2_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x2348 )
#define DIS_IRQ_APL_CPU2_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x2350 )
#define DIS_IRQ_APL_CPU2_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x2354 )
#define DIS_IRQ_APL_CPU2_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x2358 )
#define DIS_IRQ_APL_CPU2_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x235C )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x2360 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x2364 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x2368 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x2370 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x2374 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x2378 )
#define DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x237C )
#define APL_CPU3_CONFIGURATION				( PMU_BASE_ADDR + 0x2380 )
#define APL_CPU3_STATUS					( PMU_BASE_ADDR + 0x2384 )
#define APL_CPU3_OPTION					( PMU_BASE_ADDR + 0x2388 )
#define APL_CPU3_RESET					( PMU_BASE_ADDR + 0x238C )
#define APL_CPU3_DURATION0				( PMU_BASE_ADDR + 0x2390 )
#define APL_CPU3_DURATION1				( PMU_BASE_ADDR + 0x2394 )
#define APL_CPU3_DURATION2				( PMU_BASE_ADDR + 0x2398 )
#define APL_CPU3_DURATION3				( PMU_BASE_ADDR + 0x239C )
#define DIS_IRQ_APL_CPU3_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x23A0 )
#define DIS_IRQ_APL_CPU3_LOCAL_STATUS			( PMU_BASE_ADDR + 0x23A4 )
#define DIS_IRQ_APL_CPU3_LOCAL_OPTION			( PMU_BASE_ADDR + 0x23A8 )
#define DIS_IRQ_APL_CPU3_LOCAL_DURATION0		( PMU_BASE_ADDR + 0x23B0 )
#define DIS_IRQ_APL_CPU3_LOCAL_DURATION1		( PMU_BASE_ADDR + 0x23B4 )
#define DIS_IRQ_APL_CPU3_LOCAL_DURATION2		( PMU_BASE_ADDR + 0x23B8 )
#define DIS_IRQ_APL_CPU3_LOCAL_DURATION3		( PMU_BASE_ADDR + 0x23BC )
#define DIS_IRQ_APL_CPU3_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x23C0 )
#define DIS_IRQ_APL_CPU3_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x23C4 )
#define DIS_IRQ_APL_CPU3_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x23C8 )
#define DIS_IRQ_APL_CPU3_CENTRAL_DURATION0		( PMU_BASE_ADDR + 0x23D0 )
#define DIS_IRQ_APL_CPU3_CENTRAL_DURATION1		( PMU_BASE_ADDR + 0x23D4 )
#define DIS_IRQ_APL_CPU3_CENTRAL_DURATION2		( PMU_BASE_ADDR + 0x23D8 )
#define DIS_IRQ_APL_CPU3_CENTRAL_DURATION3		( PMU_BASE_ADDR + 0x23DC )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_CONFIGURATION	( PMU_BASE_ADDR + 0x23E0 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_STATUS		( PMU_BASE_ADDR + 0x23E4 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_OPTION		( PMU_BASE_ADDR + 0x23E8 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION0		( PMU_BASE_ADDR + 0x23F0 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION1		( PMU_BASE_ADDR + 0x23F4 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION2		( PMU_BASE_ADDR + 0x23F8 )
#define DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION3		( PMU_BASE_ADDR + 0x23FC )
#define CPU_NONCPU_CONFIGURATION			( PMU_BASE_ADDR + 0x2400 )
#define CPU_NONCPU_STATUS				( PMU_BASE_ADDR + 0x2404 )
#define CPU_NONCPU_OPTION				( PMU_BASE_ADDR + 0x2408 )
#define CPU_NONCPU_RESET				( PMU_BASE_ADDR + 0x240C )
#define CPU_NONCPU_DURATION0				( PMU_BASE_ADDR + 0x2410 )
#define CPU_NONCPU_DURATION1				( PMU_BASE_ADDR + 0x2414 )
#define CPU_NONCPU_DURATION2				( PMU_BASE_ADDR + 0x2418 )
#define CPU_NONCPU_DURATION3				( PMU_BASE_ADDR + 0x241C )
#define APL_NONCPU_CONFIGURATION			( PMU_BASE_ADDR + 0x2420 )
#define APL_NONCPU_STATUS				( PMU_BASE_ADDR + 0x2424 )
#define APL_NONCPU_OPTION				( PMU_BASE_ADDR + 0x2428 )
#define APL_NONCPU_RESET				( PMU_BASE_ADDR + 0x242C )
#define APL_NONCPU_DURATION0				( PMU_BASE_ADDR + 0x2430 )
#define APL_NONCPU_DURATION1				( PMU_BASE_ADDR + 0x2434 )
#define APL_NONCPU_DURATION2				( PMU_BASE_ADDR + 0x2438 )
#define APL_NONCPU_DURATION3				( PMU_BASE_ADDR + 0x243C )
#define CPU_CPUSEQUENCER_CONFIGURATION			( PMU_BASE_ADDR + 0x2480 )
#define CPU_CPUSEQUENCER_STATUS				( PMU_BASE_ADDR + 0x2484 )
#define CPU_CPUSEQUENCER_OPTION				( PMU_BASE_ADDR + 0x2488 )
#define CPU_CPUSEQUENCER_RESET				( PMU_BASE_ADDR + 0x248C )
#define CPU_CPUSEQUENCER_DURATION0			( PMU_BASE_ADDR + 0x2490 )
#define CPU_CPUSEQUENCER_DURATION1			( PMU_BASE_ADDR + 0x2494 )
#define CPU_CPUSEQUENCER_DURATION2			( PMU_BASE_ADDR + 0x2498 )
#define CPU_CPUSEQUENCER_DURATION3			( PMU_BASE_ADDR + 0x249C )
#define APL_CPUSEQUENCER_CONFIGURATION			( PMU_BASE_ADDR + 0x24A0 )
#define APL_CPUSEQUENCER_STATUS				( PMU_BASE_ADDR + 0x24A4 )
#define APL_CPUSEQUENCER_OPTION				( PMU_BASE_ADDR + 0x24A8 )
#define APL_CPUSEQUENCER_RESET				( PMU_BASE_ADDR + 0x24AC )
#define APL_CPUSEQUENCER_DURATION0			( PMU_BASE_ADDR + 0x24B0 )
#define APL_CPUSEQUENCER_DURATION1			( PMU_BASE_ADDR + 0x24B4 )
#define APL_CPUSEQUENCER_DURATION2			( PMU_BASE_ADDR + 0x24B8 )
#define APL_CPUSEQUENCER_DURATION3			( PMU_BASE_ADDR + 0x24BC )
#define A5IS_CONFIGURATION				( PMU_BASE_ADDR + 0x2580 )
#define A5IS_STATUS					( PMU_BASE_ADDR + 0x2584 )
#define A5IS_OPTION					( PMU_BASE_ADDR + 0x2588 )
#define A5IS_DURATION0					( PMU_BASE_ADDR + 0x2590 )
#define A5IS_DURATION1					( PMU_BASE_ADDR + 0x2594 )
#define A5IS_DURATION2					( PMU_BASE_ADDR + 0x2598 )
#define A5IS_DURATION3					( PMU_BASE_ADDR + 0x259C )
#define DIS_IRQ_A5IS_LOCAL_CONFIGURATION		( PMU_BASE_ADDR + 0x25A0 )
#define DIS_IRQ_A5IS_LOCAL_STATUS			( PMU_BASE_ADDR + 0x25A4 )
#define DIS_IRQ_A5IS_LOCAL_OPTION			( PMU_BASE_ADDR + 0x25A8 )
#define DIS_IRQ_A5IS_LOCAL_DURATION0			( PMU_BASE_ADDR + 0x25B0 )
#define DIS_IRQ_A5IS_LOCAL_DURATION1			( PMU_BASE_ADDR + 0x25B4 )
#define DIS_IRQ_A5IS_LOCAL_DURATION2			( PMU_BASE_ADDR + 0x25B8 )
#define DIS_IRQ_A5IS_LOCAL_DURATION3			( PMU_BASE_ADDR + 0x25BC )
#define DIS_IRQ_A5IS_CENTRAL_CONFIGURATION		( PMU_BASE_ADDR + 0x25C0 )
#define DIS_IRQ_A5IS_CENTRAL_STATUS			( PMU_BASE_ADDR + 0x25C4 )
#define DIS_IRQ_A5IS_CENTRAL_OPTION			( PMU_BASE_ADDR + 0x25C8 )
#define DIS_IRQ_A5IS_CENTRAL_DURATION0			( PMU_BASE_ADDR + 0x25D0 )
#define DIS_IRQ_A5IS_CENTRAL_DURATION1			( PMU_BASE_ADDR + 0x25D4 )
#define DIS_IRQ_A5IS_CENTRAL_DURATION2			( PMU_BASE_ADDR + 0x25D8 )
#define DIS_IRQ_A5IS_CENTRAL_DURATION3			( PMU_BASE_ADDR + 0x25DC )
#define CPU_L2_CONFIGURATION				( PMU_BASE_ADDR + 0x2600 )
#define CPU_L2_STATUS					( PMU_BASE_ADDR + 0x2604 )
#define CPU_L2_OPTION					( PMU_BASE_ADDR + 0x2608 )
#define CPU_L2_DURATION0				( PMU_BASE_ADDR + 0x2610 )
#define CPU_L2_DURATION1				( PMU_BASE_ADDR + 0x2614 )
#define CPU_L2_DURATION2				( PMU_BASE_ADDR + 0x2618 )
#define CPU_L2_DURATION3				( PMU_BASE_ADDR + 0x261C )
#define APL_L2_CONFIGURATION				( PMU_BASE_ADDR + 0x2620 )
#define APL_L2_STATUS					( PMU_BASE_ADDR + 0x2624 )
#define APL_L2_OPTION					( PMU_BASE_ADDR + 0x2628 )
#define APL_L2_DURATION0				( PMU_BASE_ADDR + 0x2630 )
#define APL_L2_DURATION1				( PMU_BASE_ADDR + 0x2634 )
#define APL_L2_DURATION2				( PMU_BASE_ADDR + 0x2638 )
#define APL_L2_DURATION3				( PMU_BASE_ADDR + 0x263C )
#define CLKSTOP_CMU_TOP_CONFIGURATION			( PMU_BASE_ADDR + 0x2800 )
#define CLKSTOP_CMU_TOP_STATUS				( PMU_BASE_ADDR + 0x2804 )
#define CLKSTOP_CMU_TOP_OPTION				( PMU_BASE_ADDR + 0x2808 )
#define CLKSTOP_CMU_TOP_DURATION0			( PMU_BASE_ADDR + 0x2810 )
#define CLKSTOP_CMU_TOP_DURATION1			( PMU_BASE_ADDR + 0x2814 )
#define CLKSTOP_CMU_TOP_DURATION2			( PMU_BASE_ADDR + 0x2818 )
#define CLKSTOP_CMU_TOP_DURATION3			( PMU_BASE_ADDR + 0x281C )
#define CLKRUN_CMU_TOP_CONFIGURATION			( PMU_BASE_ADDR + 0x2820 )
#define CLKRUN_CMU_TOP_STATUS				( PMU_BASE_ADDR + 0x2824 )
#define CLKRUN_CMU_TOP_OPTION				( PMU_BASE_ADDR + 0x2828 )
#define CLKRUN_CMU_TOP_DURATION0			( PMU_BASE_ADDR + 0x2830 )
#define CLKRUN_CMU_TOP_DURATION1			( PMU_BASE_ADDR + 0x2834 )
#define CLKRUN_CMU_TOP_DURATION2			( PMU_BASE_ADDR + 0x2838 )
#define CLKRUN_CMU_TOP_DURATION3			( PMU_BASE_ADDR + 0x283C )
#define RESET_CMU_TOP_CONFIGURATION			( PMU_BASE_ADDR + 0x2860 )
#define RESET_CMU_TOP_STATUS				( PMU_BASE_ADDR + 0x2864 )
#define RESET_CMU_TOP_OPTION				( PMU_BASE_ADDR + 0x2868 )
#define RESET_CMU_TOP_DURATION0				( PMU_BASE_ADDR + 0x2870 )
#define RESET_CMU_TOP_DURATION1				( PMU_BASE_ADDR + 0x2874 )
#define RESET_CMU_TOP_DURATION2				( PMU_BASE_ADDR + 0x2878 )
#define RESET_CMU_TOP_DURATION3				( PMU_BASE_ADDR + 0x287C )
#define RESET_CPUCLKSTOP_CONFIGURATION			( PMU_BASE_ADDR + 0x28E0 )
#define RESET_CPUCLKSTOP_STATUS				( PMU_BASE_ADDR + 0x28E4 )
#define RESET_CPUCLKSTOP_OPTION				( PMU_BASE_ADDR + 0x28E8 )
#define RESET_CPUCLKSTOP_DURATION0			( PMU_BASE_ADDR + 0x28F0 )
#define RESET_CPUCLKSTOP_DURATION1			( PMU_BASE_ADDR + 0x28F4 )
#define RESET_CPUCLKSTOP_DURATION2			( PMU_BASE_ADDR + 0x28F8 )
#define RESET_CPUCLKSTOP_DURATION3			( PMU_BASE_ADDR + 0x28FC )
#define CLKSTOP_CMU_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2900 )
#define CLKSTOP_CMU_MIF_STATUS				( PMU_BASE_ADDR + 0x2904 )
#define CLKSTOP_CMU_MIF_OPTION				( PMU_BASE_ADDR + 0x2908 )
#define CLKSTOP_CMU_MIF_DURATION0			( PMU_BASE_ADDR + 0x2910 )
#define CLKSTOP_CMU_MIF_DURATION1			( PMU_BASE_ADDR + 0x2914 )
#define CLKSTOP_CMU_MIF_DURATION2			( PMU_BASE_ADDR + 0x2918 )
#define CLKSTOP_CMU_MIF_DURATION3			( PMU_BASE_ADDR + 0x291C )
#define CLKRUN_CMU_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2920 )
#define CLKRUN_CMU_MIF_STATUS				( PMU_BASE_ADDR + 0x2924 )
#define CLKRUN_CMU_MIF_OPTION				( PMU_BASE_ADDR + 0x2928 )
#define CLKRUN_CMU_MIF_DURATION0			( PMU_BASE_ADDR + 0x2930 )
#define CLKRUN_CMU_MIF_DURATION1			( PMU_BASE_ADDR + 0x2934 )
#define CLKRUN_CMU_MIF_DURATION2			( PMU_BASE_ADDR + 0x2938 )
#define CLKRUN_CMU_MIF_DURATION3			( PMU_BASE_ADDR + 0x293C )
#define RESET_CMU_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2960 )
#define RESET_CMU_MIF_STATUS				( PMU_BASE_ADDR + 0x2964 )
#define RESET_CMU_MIF_OPTION				( PMU_BASE_ADDR + 0x2968 )
#define RESET_CMU_MIF_DURATION0				( PMU_BASE_ADDR + 0x2970 )
#define RESET_CMU_MIF_DURATION1				( PMU_BASE_ADDR + 0x2974 )
#define RESET_CMU_MIF_DURATION2				( PMU_BASE_ADDR + 0x2978 )
#define RESET_CMU_MIF_DURATION3				( PMU_BASE_ADDR + 0x297C )
#define DDRPHY_ISO_CONFIGURATION			( PMU_BASE_ADDR + 0x29A0 )
#define DDRPHY_ISO_STATUS				( PMU_BASE_ADDR + 0x29A4 )
#define DDRPHY_ISO_OPTION				( PMU_BASE_ADDR + 0x29A8 )
#define DDRPHY_ISO_DURATION0				( PMU_BASE_ADDR + 0x29B0 )
#define DDRPHY_ISO_DURATION1				( PMU_BASE_ADDR + 0x29B4 )
#define DDRPHY_ISO_DURATION2				( PMU_BASE_ADDR + 0x29B8 )
#define DDRPHY_ISO_DURATION3				( PMU_BASE_ADDR + 0x29BC )
#define DDRPHY_DLLLOCK_CONFIGURATION			( PMU_BASE_ADDR + 0x29C0 )
#define DDRPHY_DLLLOCK_STATUS				( PMU_BASE_ADDR + 0x29C4 )
#define DDRPHY_DLLLOCK_OPTION				( PMU_BASE_ADDR + 0x29C8 )
#define DDRPHY_DLLLOCK_DURATION0			( PMU_BASE_ADDR + 0x29D0 )
#define DDRPHY_DLLLOCK_DURATION1			( PMU_BASE_ADDR + 0x29D4 )
#define DDRPHY_DLLLOCK_DURATION2			( PMU_BASE_ADDR + 0x29D8 )
#define DDRPHY_DLLLOCK_DURATION3			( PMU_BASE_ADDR + 0x29DC )
#define DDRPHY_DLL_CLK_CONFIGURATION			( PMU_BASE_ADDR + 0x29E0 )
#define DDRPHY_DLL_CLK_STATUS				( PMU_BASE_ADDR + 0x29E4 )
#define DDRPHY_DLL_CLK_OPTION				( PMU_BASE_ADDR + 0x29E8 )
#define DDRPHY_DLL_CLK_DURATION0			( PMU_BASE_ADDR + 0x29F0 )
#define DDRPHY_DLL_CLK_DURATION1			( PMU_BASE_ADDR + 0x29F4 )
#define DDRPHY_DLL_CLK_DURATION2			( PMU_BASE_ADDR + 0x29F8 )
#define DDRPHY_DLL_CLK_DURATION3			( PMU_BASE_ADDR + 0x29FC )
#define DISABLE_PLL_CMU_TOP_CONFIGURATION		( PMU_BASE_ADDR + 0x2A00 )
#define DISABLE_PLL_CMU_TOP_STATUS			( PMU_BASE_ADDR + 0x2A04 )
#define DISABLE_PLL_CMU_TOP_OPTION			( PMU_BASE_ADDR + 0x2A08 )
#define DISABLE_PLL_CMU_TOP_DURATION0			( PMU_BASE_ADDR + 0x2A10 )
#define DISABLE_PLL_CMU_TOP_DURATION1			( PMU_BASE_ADDR + 0x2A14 )
#define DISABLE_PLL_CMU_TOP_DURATION2			( PMU_BASE_ADDR + 0x2A18 )
#define DISABLE_PLL_AUD_PLL_CONFIGURATION		( PMU_BASE_ADDR + 0x2A20 )
#define DISABLE_PLL_AUD_PLL_STATUS			( PMU_BASE_ADDR + 0x2A24 )
#define DISABLE_PLL_AUD_PLL_OPTION			( PMU_BASE_ADDR + 0x2A28 )
#define DISABLE_PLL_AUD_PLL_DURATION0			( PMU_BASE_ADDR + 0x2A30 )
#define DISABLE_PLL_AUD_PLL_DURATION1			( PMU_BASE_ADDR + 0x2A34 )
#define DISABLE_PLL_AUD_PLL_DURATION2			( PMU_BASE_ADDR + 0x2A38 )
#define DISABLE_PLL_CMU_MIF_CONFIGURATION		( PMU_BASE_ADDR + 0x2B00 )
#define DISABLE_PLL_CMU_MIF_STATUS			( PMU_BASE_ADDR + 0x2B04 )
#define DISABLE_PLL_CMU_MIF_OPTION			( PMU_BASE_ADDR + 0x2B08 )
#define DISABLE_PLL_CMU_MIF_DURATION0			( PMU_BASE_ADDR + 0x2B10 )
#define DISABLE_PLL_CMU_MIF_DURATION1			( PMU_BASE_ADDR + 0x2B14 )
#define DISABLE_PLL_CMU_MIF_DURATION2			( PMU_BASE_ADDR + 0x2B18 )
#define DISABLE_PLL_CMU_MIF_DURATION3			( PMU_BASE_ADDR + 0x2B1C )
#define DISABLE_PLL_LPC_MODE_CONFIGURATION		( PMU_BASE_ADDR + 0x2B20 )
#define DISABLE_PLL_LPC_MODE_STATUS			( PMU_BASE_ADDR + 0x2B24 )
#define DISABLE_PLL_LPC_MODE_OPTION			( PMU_BASE_ADDR + 0x2B28 )
#define DISABLE_PLL_LPC_MODE_DURATION0			( PMU_BASE_ADDR + 0x2B30 )
#define DISABLE_PLL_LPC_MODE_DURATION1			( PMU_BASE_ADDR + 0x2B34 )
#define DISABLE_PLL_LPC_MODE_DURATION2			( PMU_BASE_ADDR + 0x2B38 )
#define DISABLE_PLL_LPC_MODE_DURATION3			( PMU_BASE_ADDR + 0x2B3C )
#define OSCCLK_GATE_CPU_CONFIGURATION			( PMU_BASE_ADDR + 0x2B80 )
#define OSCCLK_GATE_CPU_STATUS				( PMU_BASE_ADDR + 0x2B84 )
#define OSCCLK_GATE_CPU_OPTION				( PMU_BASE_ADDR + 0x2B88 )
#define OSCCLK_GATE_CPU_DURATION0			( PMU_BASE_ADDR + 0x2B90 )
#define OSCCLK_GATE_CPU_DURATION1			( PMU_BASE_ADDR + 0x2B94 )
#define OSCCLK_GATE_CPU_DURATION2			( PMU_BASE_ADDR + 0x2B98 )
#define OSCCLK_GATE_CPU_DURATION3			( PMU_BASE_ADDR + 0x2B9C )
#define TOP_BUS_CONFIGURATION				( PMU_BASE_ADDR + 0x2C00 )
#define TOP_BUS_STATUS					( PMU_BASE_ADDR + 0x2C04 )
#define TOP_BUS_OPTION					( PMU_BASE_ADDR + 0x2C08 )
#define TOP_BUS_DURATION0				( PMU_BASE_ADDR + 0x2C10 )
#define TOP_BUS_DURATION1				( PMU_BASE_ADDR + 0x2C14 )
#define TOP_BUS_DURATION2				( PMU_BASE_ADDR + 0x2C18 )
#define TOP_BUS_DURATION3				( PMU_BASE_ADDR + 0x2C1C )
#define TOP_RETENTION_CONFIGURATION			( PMU_BASE_ADDR + 0x2C20 )
#define TOP_RETENTION_STATUS				( PMU_BASE_ADDR + 0x2C24 )
#define TOP_RETENTION_OPTION				( PMU_BASE_ADDR + 0x2C28 )
#define TOP_RETENTION_DURATION0				( PMU_BASE_ADDR + 0x2C30 )
#define TOP_RETENTION_DURATION1				( PMU_BASE_ADDR + 0x2C34 )
#define TOP_RETENTION_DURATION2				( PMU_BASE_ADDR + 0x2C38 )
#define TOP_RETENTION_DURATION3				( PMU_BASE_ADDR + 0x2C3C )
#define TOP_PWR_CONFIGURATION				( PMU_BASE_ADDR + 0x2C40 )
#define TOP_PWR_STATUS					( PMU_BASE_ADDR + 0x2C44 )
#define TOP_PWR_OPTION					( PMU_BASE_ADDR + 0x2C48 )
#define TOP_PWR_DURATION0				( PMU_BASE_ADDR + 0x2C50 )
#define TOP_PWR_DURATION1				( PMU_BASE_ADDR + 0x2C54 )
#define TOP_PWR_DURATION2				( PMU_BASE_ADDR + 0x2C58 )
#define TOP_PWR_DURATION3				( PMU_BASE_ADDR + 0x2C5C )
#define TOP_RETENTION_CPU_CONFIGURATION			( PMU_BASE_ADDR + 0x2C60 )
#define TOP_RETENTION_CPU_STATUS			( PMU_BASE_ADDR + 0x2C64 )
#define TOP_RETENTION_CPU_OPTION			( PMU_BASE_ADDR + 0x2C68 )
#define TOP_RETENTION_CPU_DURATION0			( PMU_BASE_ADDR + 0x2C70 )
#define TOP_RETENTION_CPU_DURATION1			( PMU_BASE_ADDR + 0x2C74 )
#define TOP_RETENTION_CPU_DURATION2			( PMU_BASE_ADDR + 0x2C78 )
#define TOP_RETENTION_CPU_DURATION3			( PMU_BASE_ADDR + 0x2C7C )
#define TOP_BUS_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2C80 )
#define TOP_BUS_MIF_STATUS				( PMU_BASE_ADDR + 0x2C84 )
#define TOP_BUS_MIF_OPTION				( PMU_BASE_ADDR + 0x2C88 )
#define TOP_BUS_MIF_DURATION0				( PMU_BASE_ADDR + 0x2C90 )
#define TOP_BUS_MIF_DURATION1				( PMU_BASE_ADDR + 0x2C94 )
#define TOP_BUS_MIF_DURATION2				( PMU_BASE_ADDR + 0x2C98 )
#define TOP_BUS_MIF_DURATION3				( PMU_BASE_ADDR + 0x2C9C )
#define TOP_RETENTION_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2CA0 )
#define TOP_RETENTION_MIF_STATUS			( PMU_BASE_ADDR + 0x2CA4 )
#define TOP_RETENTION_MIF_OPTION			( PMU_BASE_ADDR + 0x2CA8 )
#define TOP_RETENTION_MIF_DURATION0			( PMU_BASE_ADDR + 0x2CB0 )
#define TOP_RETENTION_MIF_DURATION1			( PMU_BASE_ADDR + 0x2CB4 )
#define TOP_RETENTION_MIF_DURATION2			( PMU_BASE_ADDR + 0x2CB8 )
#define TOP_RETENTION_MIF_DURATION3			( PMU_BASE_ADDR + 0x2CBC )
#define TOP_PWR_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2CC0 )
#define TOP_PWR_MIF_STATUS				( PMU_BASE_ADDR + 0x2CC4 )
#define TOP_PWR_MIF_OPTION				( PMU_BASE_ADDR + 0x2CC8 )
#define TOP_PWR_MIF_DURATION0				( PMU_BASE_ADDR + 0x2CD0 )
#define TOP_PWR_MIF_DURATION1				( PMU_BASE_ADDR + 0x2CD4 )
#define TOP_PWR_MIF_DURATION2				( PMU_BASE_ADDR + 0x2CD8 )
#define TOP_PWR_MIF_DURATION3				( PMU_BASE_ADDR + 0x2CDC )
#define SLEEP_RESET_CPU_CONFIGURATION			( PMU_BASE_ADDR + 0x2CE0 )
#define SLEEP_RESET_CPU_STATUS				( PMU_BASE_ADDR + 0x2CE4 )
#define SLEEP_RESET_CPU_OPTION				( PMU_BASE_ADDR + 0x2CE8 )
#define SLEEP_RESET_CPU_DURATION0			( PMU_BASE_ADDR + 0x2CF0 )
#define SLEEP_RESET_CPU_DURATION1			( PMU_BASE_ADDR + 0x2CF4 )
#define SLEEP_RESET_CPU_DURATION2			( PMU_BASE_ADDR + 0x2CF8 )
#define SLEEP_RESET_CPU_DURATION3			( PMU_BASE_ADDR + 0x2CFC )
#define LOGIC_RESET_CONFIGURATION			( PMU_BASE_ADDR + 0x2D00 )
#define LOGIC_RESET_STATUS				( PMU_BASE_ADDR + 0x2D04 )
#define LOGIC_RESET_OPTION				( PMU_BASE_ADDR + 0x2D08 )
#define LOGIC_RESET_DURATION0				( PMU_BASE_ADDR + 0x2D10 )
#define LOGIC_RESET_DURATION1				( PMU_BASE_ADDR + 0x2D14 )
#define LOGIC_RESET_DURATION2				( PMU_BASE_ADDR + 0x2D18 )
#define LOGIC_RESET_DURATION3				( PMU_BASE_ADDR + 0x2D1C )
#define OSCCLK_GATE_CONFIGURATION			( PMU_BASE_ADDR + 0x2D20 )
#define OSCCLK_GATE_STATUS				( PMU_BASE_ADDR + 0x2D24 )
#define OSCCLK_GATE_OPTION				( PMU_BASE_ADDR + 0x2D28 )
#define OSCCLK_GATE_DURATION0				( PMU_BASE_ADDR + 0x2D30 )
#define OSCCLK_GATE_DURATION1				( PMU_BASE_ADDR + 0x2D34 )
#define OSCCLK_GATE_DURATION2				( PMU_BASE_ADDR + 0x2D38 )
#define OSCCLK_GATE_DURATION3				( PMU_BASE_ADDR + 0x2D3C )
#define SLEEP_RESET_CONFIGURATION			( PMU_BASE_ADDR + 0x2D40 )
#define SLEEP_RESET_STATUS				( PMU_BASE_ADDR + 0x2D44 )
#define SLEEP_RESET_OPTION				( PMU_BASE_ADDR + 0x2D48 )
#define SLEEP_RESET_DURATION0				( PMU_BASE_ADDR + 0x2D50 )
#define SLEEP_RESET_DURATION1				( PMU_BASE_ADDR + 0x2D54 )
#define SLEEP_RESET_DURATION2				( PMU_BASE_ADDR + 0x2D58 )
#define SLEEP_RESET_DURATION3				( PMU_BASE_ADDR + 0x2D5C )
#define RET_OSCCLK_GATE_CONFIGURATION			( PMU_BASE_ADDR + 0x2D60 )
#define RET_OSCCLK_GATE_STATUS				( PMU_BASE_ADDR + 0x2D64 )
#define RET_OSCCLK_GATE_OPTION				( PMU_BASE_ADDR + 0x2D68 )
#define RET_OSCCLK_GATE_DURATION0			( PMU_BASE_ADDR + 0x2D70 )
#define RET_OSCCLK_GATE_DURATION1			( PMU_BASE_ADDR + 0x2D74 )
#define RET_OSCCLK_GATE_DURATION2			( PMU_BASE_ADDR + 0x2D78 )
#define RET_OSCCLK_GATE_DURATION3			( PMU_BASE_ADDR + 0x2D7C )
#define LOGIC_RESET_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2D80 )
#define LOGIC_RESET_MIF_STATUS				( PMU_BASE_ADDR + 0x2D84 )
#define LOGIC_RESET_MIF_OPTION				( PMU_BASE_ADDR + 0x2D88 )
#define LOGIC_RESET_MIF_DURATION0			( PMU_BASE_ADDR + 0x2D90 )
#define LOGIC_RESET_MIF_DURATION1			( PMU_BASE_ADDR + 0x2D94 )
#define LOGIC_RESET_MIF_DURATION2			( PMU_BASE_ADDR + 0x2D98 )
#define LOGIC_RESET_MIF_DURATION3			( PMU_BASE_ADDR + 0x2D9C )
#define OSCCLK_GATE_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2DA0 )
#define OSCCLK_GATE_MIF_STATUS				( PMU_BASE_ADDR + 0x2DA4 )
#define OSCCLK_GATE_MIF_OPTION				( PMU_BASE_ADDR + 0x2DA8 )
#define OSCCLK_GATE_MIF_DURATION0			( PMU_BASE_ADDR + 0x2DB0 )
#define OSCCLK_GATE_MIF_DURATION1			( PMU_BASE_ADDR + 0x2DB4 )
#define OSCCLK_GATE_MIF_DURATION2			( PMU_BASE_ADDR + 0x2DB8 )
#define OSCCLK_GATE_MIF_DURATION3			( PMU_BASE_ADDR + 0x2DBC )
#define SLEEP_RESET_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x2DC0 )
#define SLEEP_RESET_MIF_STATUS				( PMU_BASE_ADDR + 0x2DC4 )
#define SLEEP_RESET_MIF_OPTION				( PMU_BASE_ADDR + 0x2DC8 )
#define SLEEP_RESET_MIF_DURATION0			( PMU_BASE_ADDR + 0x2DD0 )
#define SLEEP_RESET_MIF_DURATION1			( PMU_BASE_ADDR + 0x2DD4 )
#define SLEEP_RESET_MIF_DURATION2			( PMU_BASE_ADDR + 0x2DD8 )
#define SLEEP_RESET_MIF_DURATION3			( PMU_BASE_ADDR + 0x2DDC )
#define RET_OSCCLK_GATE_MIF_CONFIGURATION		( PMU_BASE_ADDR + 0x2DE0 )
#define RET_OSCCLK_GATE_MIF_STATUS			( PMU_BASE_ADDR + 0x2DE4 )
#define RET_OSCCLK_GATE_MIF_OPTION			( PMU_BASE_ADDR + 0x2DE8 )
#define RET_OSCCLK_GATE_MIF_DURATION0			( PMU_BASE_ADDR + 0x2DF0 )
#define RET_OSCCLK_GATE_MIF_DURATION1			( PMU_BASE_ADDR + 0x2DF4 )
#define RET_OSCCLK_GATE_MIF_DURATION2			( PMU_BASE_ADDR + 0x2DF8 )
#define RET_OSCCLK_GATE_MIF_DURATION3			( PMU_BASE_ADDR + 0x2DFC )
#define MEMORY_TOP_CONFIGURATION			( PMU_BASE_ADDR + 0x2E00 )
#define MEMORY_TOP_STATUS				( PMU_BASE_ADDR + 0x2E04 )
#define MEMORY_TOP_OPTION				( PMU_BASE_ADDR + 0x2E08 )
#define MEMORY_TOP_DURATION0				( PMU_BASE_ADDR + 0x2E10 )
#define MEMORY_TOP_DURATION1				( PMU_BASE_ADDR + 0x2E14 )
#define MEMORY_TOP_DURATION2				( PMU_BASE_ADDR + 0x2E18 )
#define MEMORY_TOP_DURATION3				( PMU_BASE_ADDR + 0x2E1C )
#define MEMORY_IMEM_CONFIGURATION			( PMU_BASE_ADDR + 0x2F00 )
#define MEMORY_IMEM_STATUS				( PMU_BASE_ADDR + 0x2F04 )
#define MEMORY_IMEM_OPTION				( PMU_BASE_ADDR + 0x2F08 )
#define MEMORY_IMEM_DURATION0				( PMU_BASE_ADDR + 0x2F10 )
#define MEMORY_IMEM_DURATION1				( PMU_BASE_ADDR + 0x2F14 )
#define MEMORY_IMEM_DURATION2				( PMU_BASE_ADDR + 0x2F18 )
#define MEMORY_IMEM_DURATION3				( PMU_BASE_ADDR + 0x2F1C )
#define PAD_RETENTION_LPDDR3_CONFIGURATION		( PMU_BASE_ADDR + 0x3000 )
#define PAD_RETENTION_LPDDR3_STATUS			( PMU_BASE_ADDR + 0x3004 )
#define PAD_RETENTION_LPDDR3_OPTION			( PMU_BASE_ADDR + 0x3008 )
#define PAD_RETENTION_LPDDR3_DURATION0			( PMU_BASE_ADDR + 0x3010 )
#define PAD_RETENTION_LPDDR3_DURATION1			( PMU_BASE_ADDR + 0x3014 )
#define PAD_RETENTION_LPDDR3_DURATION2			( PMU_BASE_ADDR + 0x3018 )
#define PAD_RETENTION_LPDDR3_DURATION3			( PMU_BASE_ADDR + 0x301C )
#define PAD_RETENTION_AUD_CONFIGURATION			( PMU_BASE_ADDR + 0x3020 )
#define PAD_RETENTION_AUD_STATUS			( PMU_BASE_ADDR + 0x3024 )
#define PAD_RETENTION_AUD_OPTION			( PMU_BASE_ADDR + 0x3028 )
#define PAD_RETENTION_AUD_DURATION0			( PMU_BASE_ADDR + 0x3030 )
#define PAD_RETENTION_AUD_DURATION1			( PMU_BASE_ADDR + 0x3034 )
#define PAD_RETENTION_AUD_DURATION2			( PMU_BASE_ADDR + 0x3038 )
#define PAD_RETENTION_AUD_DURATION3			( PMU_BASE_ADDR + 0x303C )
#define PAD_RETENTION_JTAG_CONFIGURATION		( PMU_BASE_ADDR + 0x3040 )
#define PAD_RETENTION_JTAG_STATUS			( PMU_BASE_ADDR + 0x3044 )
#define PAD_RETENTION_JTAG_OPTION			( PMU_BASE_ADDR + 0x3048 )
#define PAD_RETENTION_JTAG_DURATION0			( PMU_BASE_ADDR + 0x3050 )
#define PAD_RETENTION_JTAG_DURATION1			( PMU_BASE_ADDR + 0x3054 )
#define PAD_RETENTION_JTAG_DURATION2			( PMU_BASE_ADDR + 0x3058 )
#define PAD_RETENTION_JTAG_DURATION3			( PMU_BASE_ADDR + 0x305C )
#define PAD_RETENTION_MMC2_CONFIGURATION		( PMU_BASE_ADDR + 0x30C0 )
#define PAD_RETENTION_MMC2_STATUS			( PMU_BASE_ADDR + 0x30C4 )
#define PAD_RETENTION_MMC2_OPTION			( PMU_BASE_ADDR + 0x30C8 )
#define PAD_RETENTION_MMC2_DURATION0			( PMU_BASE_ADDR + 0x30D0 )
#define PAD_RETENTION_MMC2_DURATION1			( PMU_BASE_ADDR + 0x30D4 )
#define PAD_RETENTION_MMC2_DURATION2			( PMU_BASE_ADDR + 0x30D8 )
#define PAD_RETENTION_MMC2_DURATION3			( PMU_BASE_ADDR + 0x30DC )
#define PAD_RETENTION_TOP_CONFIGURATION			( PMU_BASE_ADDR + 0x3100 )
#define PAD_RETENTION_TOP_STATUS			( PMU_BASE_ADDR + 0x3104 )
#define PAD_RETENTION_TOP_OPTION			( PMU_BASE_ADDR + 0x3108 )
#define PAD_RETENTION_TOP_DURATION0			( PMU_BASE_ADDR + 0x3110 )
#define PAD_RETENTION_TOP_DURATION1			( PMU_BASE_ADDR + 0x3114 )
#define PAD_RETENTION_TOP_DURATION2			( PMU_BASE_ADDR + 0x3118 )
#define PAD_RETENTION_TOP_DURATION3			( PMU_BASE_ADDR + 0x311C )
#define PAD_RETENTION_UART_CONFIGURATION		( PMU_BASE_ADDR + 0x3120 )
#define PAD_RETENTION_UART_STATUS			( PMU_BASE_ADDR + 0x3124 )
#define PAD_RETENTION_UART_OPTION			( PMU_BASE_ADDR + 0x3128 )
#define PAD_RETENTION_UART_DURATION0			( PMU_BASE_ADDR + 0x3130 )
#define PAD_RETENTION_UART_DURATION1			( PMU_BASE_ADDR + 0x3134 )
#define PAD_RETENTION_UART_DURATION2			( PMU_BASE_ADDR + 0x3138 )
#define PAD_RETENTION_UART_DURATION3			( PMU_BASE_ADDR + 0x313C )
#define PAD_RETENTION_MMC0_CONFIGURATION		( PMU_BASE_ADDR + 0x3140 )
#define PAD_RETENTION_MMC0_STATUS			( PMU_BASE_ADDR + 0x3144 )
#define PAD_RETENTION_MMC0_OPTION			( PMU_BASE_ADDR + 0x3148 )
#define PAD_RETENTION_MMC0_DURATION0			( PMU_BASE_ADDR + 0x3150 )
#define PAD_RETENTION_MMC0_DURATION1			( PMU_BASE_ADDR + 0x3154 )
#define PAD_RETENTION_MMC0_DURATION2			( PMU_BASE_ADDR + 0x3158 )
#define PAD_RETENTION_MMC0_DURATION3			( PMU_BASE_ADDR + 0x315C )
#define PAD_RETENTION_MMC1_CONFIGURATION		( PMU_BASE_ADDR + 0x3160 )
#define PAD_RETENTION_MMC1_STATUS			( PMU_BASE_ADDR + 0x3164 )
#define PAD_RETENTION_MMC1_OPTION			( PMU_BASE_ADDR + 0x3168 )
#define PAD_RETENTION_MMC1_DURATION0			( PMU_BASE_ADDR + 0x3170 )
#define PAD_RETENTION_MMC1_DURATION1			( PMU_BASE_ADDR + 0x3174 )
#define PAD_RETENTION_MMC1_DURATION2			( PMU_BASE_ADDR + 0x3178 )
#define PAD_RETENTION_MMC1_DURATION3			( PMU_BASE_ADDR + 0x317C )
#define PAD_RETENTION_EBIA_CONFIGURATION		( PMU_BASE_ADDR + 0x3180 )
#define PAD_RETENTION_EBIA_STATUS			( PMU_BASE_ADDR + 0x3184 )
#define PAD_RETENTION_EBIA_OPTION			( PMU_BASE_ADDR + 0x3188 )
#define PAD_RETENTION_EBIA_DURATION0			( PMU_BASE_ADDR + 0x3190 )
#define PAD_RETENTION_EBIA_DURATION1			( PMU_BASE_ADDR + 0x3194 )
#define PAD_RETENTION_EBIA_DURATION2			( PMU_BASE_ADDR + 0x3198 )
#define PAD_RETENTION_EBIA_DURATION3			( PMU_BASE_ADDR + 0x319C )
#define PAD_RETENTION_EBIB_CONFIGURATION		( PMU_BASE_ADDR + 0x31A0 )
#define PAD_RETENTION_EBIB_STATUS			( PMU_BASE_ADDR + 0x31A4 )
#define PAD_RETENTION_EBIB_OPTION			( PMU_BASE_ADDR + 0x31A8 )
#define PAD_RETENTION_EBIB_DURATION0			( PMU_BASE_ADDR + 0x31B0 )
#define PAD_RETENTION_EBIB_DURATION1			( PMU_BASE_ADDR + 0x31B4 )
#define PAD_RETENTION_EBIB_DURATION2			( PMU_BASE_ADDR + 0x31B8 )
#define PAD_RETENTION_EBIB_DURATION3			( PMU_BASE_ADDR + 0x31BC )
#define PAD_RETENTION_SPI_CONFIGURATION			( PMU_BASE_ADDR + 0x31C0 )
#define PAD_RETENTION_SPI_STATUS			( PMU_BASE_ADDR + 0x31C4 )
#define PAD_RETENTION_SPI_OPTION			( PMU_BASE_ADDR + 0x31C8 )
#define PAD_RETENTION_SPI_DURATION0			( PMU_BASE_ADDR + 0x31D0 )
#define PAD_RETENTION_SPI_DURATION1			( PMU_BASE_ADDR + 0x31D4 )
#define PAD_RETENTION_SPI_DURATION2			( PMU_BASE_ADDR + 0x31D8 )
#define PAD_RETENTION_SPI_DURATION3			( PMU_BASE_ADDR + 0x31DC )
#define PAD_RETENTION_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x31E0 )
#define PAD_RETENTION_MIF_STATUS			( PMU_BASE_ADDR + 0x31E4 )
#define PAD_RETENTION_MIF_OPTION			( PMU_BASE_ADDR + 0x31E8 )
#define PAD_RETENTION_MIF_DURATION0			( PMU_BASE_ADDR + 0x31F0 )
#define PAD_RETENTION_MIF_DURATION1			( PMU_BASE_ADDR + 0x31F4 )
#define PAD_RETENTION_MIF_DURATION2			( PMU_BASE_ADDR + 0x31F8 )
#define PAD_RETENTION_MIF_DURATION3			( PMU_BASE_ADDR + 0x31FC )
#define PAD_ISOLATION_CONFIGURATION			( PMU_BASE_ADDR + 0x3200 )
#define PAD_ISOLATION_STATUS				( PMU_BASE_ADDR + 0x3204 )
#define PAD_ISOLATION_OPTION				( PMU_BASE_ADDR + 0x3208 )
#define PAD_ISOLATION_DURATION0				( PMU_BASE_ADDR + 0x3210 )
#define PAD_ISOLATION_DURATION1				( PMU_BASE_ADDR + 0x3214 )
#define PAD_ISOLATION_DURATION2				( PMU_BASE_ADDR + 0x3218 )
#define PAD_ISOLATION_DURATION3				( PMU_BASE_ADDR + 0x321C )
#define PAD_RETENTION_USBXTI_CONFIGURATION		( PMU_BASE_ADDR + 0x3220 )
#define PAD_RETENTION_USBXTI_STATUS			( PMU_BASE_ADDR + 0x3224 )
#define PAD_RETENTION_USBXTI_OPTION			( PMU_BASE_ADDR + 0x3228 )
#define PAD_RETENTION_USBXTI_DURATION0			( PMU_BASE_ADDR + 0x3230 )
#define PAD_RETENTION_USBXTI_DURATION1			( PMU_BASE_ADDR + 0x3234 )
#define PAD_RETENTION_USBXTI_DURATION2			( PMU_BASE_ADDR + 0x3238 )
#define PAD_RETENTION_USBXTI_DURATION3			( PMU_BASE_ADDR + 0x323C )
#define PAD_RETENTION_BOOTLDO_CONFIGURATION		( PMU_BASE_ADDR + 0x3240 )
#define PAD_RETENTION_BOOTLDO_STATUS			( PMU_BASE_ADDR + 0x3244 )
#define PAD_RETENTION_BOOTLDO_OPTION			( PMU_BASE_ADDR + 0x3248 )
#define PAD_RETENTION_BOOTLDO_DURATION0			( PMU_BASE_ADDR + 0x3250 )
#define PAD_RETENTION_BOOTLDO_DURATION1			( PMU_BASE_ADDR + 0x3254 )
#define PAD_RETENTION_BOOTLDO_DURATION2			( PMU_BASE_ADDR + 0x3258 )
#define PAD_RETENTION_BOOTLDO_DURATION3			( PMU_BASE_ADDR + 0x325C )
#define PAD_ISOLATION_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x3280 )
#define PAD_ISOLATION_MIF_STATUS			( PMU_BASE_ADDR + 0x3284 )
#define PAD_ISOLATION_MIF_OPTION			( PMU_BASE_ADDR + 0x3288 )
#define PAD_ISOLATION_MIF_DURATION0			( PMU_BASE_ADDR + 0x3290 )
#define PAD_ISOLATION_MIF_DURATION1			( PMU_BASE_ADDR + 0x3294 )
#define PAD_ISOLATION_MIF_DURATION2			( PMU_BASE_ADDR + 0x3298 )
#define PAD_ISOLATION_MIF_DURATION3			( PMU_BASE_ADDR + 0x329C )
#define PAD_ALV_SEL_CONFIGURATION			( PMU_BASE_ADDR + 0x3300 )
#define PAD_ALV_SEL_STATUS				( PMU_BASE_ADDR + 0x3304 )
#define PAD_ALV_SEL_OPTION0				( PMU_BASE_ADDR + 0x3308 )
#define PS_HOLD_CONTROL					( PMU_BASE_ADDR + 0x330C )
#define PAD_ALV_SEL_DURATION0				( PMU_BASE_ADDR + 0x3310 )
#define PAD_ALV_SEL_DURATION1				( PMU_BASE_ADDR + 0x3314 )
#define PAD_ALV_SEL_DURATION2				( PMU_BASE_ADDR + 0x3318 )
#define PAD_ALV_SEL_DURATION3				( PMU_BASE_ADDR + 0x331C )
#define XXTI_CONFIGURATION				( PMU_BASE_ADDR + 0x3420 )
#define XXTI_STATUS					( PMU_BASE_ADDR + 0x3424 )
#define XXTI_OPTION					( PMU_BASE_ADDR + 0x3428 )
#define XXTI_DURATION0					( PMU_BASE_ADDR + 0x3430 )
#define XXTI_DURATION1					( PMU_BASE_ADDR + 0x3434 )
#define XXTI_DURATION2					( PMU_BASE_ADDR + 0x3438 )
#define XXTI_DURATION3					( PMU_BASE_ADDR + 0x343C )
#define USBXTI_CONFIGURATION				( PMU_BASE_ADDR + 0x3460 )
#define USBXTI_STATUS					( PMU_BASE_ADDR + 0x3464 )
#define USBXTI_OPTION					( PMU_BASE_ADDR + 0x3468 )
#define USBXTI_DURATION0				( PMU_BASE_ADDR + 0x3470 )
#define USBXTI_DURATION1				( PMU_BASE_ADDR + 0x3474 )
#define USBXTI_DURATION2				( PMU_BASE_ADDR + 0x3478 )
#define USBXTI_DURATION3				( PMU_BASE_ADDR + 0x347C )
#define EXT_REGULATOR_CONFIGURATION			( PMU_BASE_ADDR + 0x3600 )
#define EXT_REGULATOR_STATUS				( PMU_BASE_ADDR + 0x3604 )
#define EXT_REGULATOR_OPTION				( PMU_BASE_ADDR + 0x3608 )
#define EXT_REGULATOR_DURATION0				( PMU_BASE_ADDR + 0x3610 )
#define EXT_REGULATOR_DURATION1				( PMU_BASE_ADDR + 0x3614 )
#define EXT_REGULATOR_DURATION2				( PMU_BASE_ADDR + 0x3618 )
#define EXT_REGULATOR_DURATION3				( PMU_BASE_ADDR + 0x361C )
#define EXT_REGULATOR_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x3620 )
#define EXT_REGULATOR_MIF_STATUS			( PMU_BASE_ADDR + 0x3624 )
#define EXT_REGULATOR_MIF_OPTION			( PMU_BASE_ADDR + 0x3628 )
#define EXT_REGULATOR_MIF_DURATION0			( PMU_BASE_ADDR + 0x3630 )
#define EXT_REGULATOR_MIF_DURATION1			( PMU_BASE_ADDR + 0x3634 )
#define EXT_REGULATOR_MIF_DURATION2			( PMU_BASE_ADDR + 0x3638 )
#define EXT_REGULATOR_MIF_DURATION3			( PMU_BASE_ADDR + 0x363C )
#define GPIO_MODE_CONFIGURATION				( PMU_BASE_ADDR + 0x3800 )
#define GPIO_MODE_STATUS				( PMU_BASE_ADDR + 0x3804 )
#define GPIO_MODE_OPTION				( PMU_BASE_ADDR + 0x3808 )
#define GPIO_MODE_DURATION0				( PMU_BASE_ADDR + 0x3810 )
#define GPIO_MODE_DURATION1				( PMU_BASE_ADDR + 0x3814 )
#define GPIO_MODE_DURATION2				( PMU_BASE_ADDR + 0x3818 )
#define GPIO_MODE_DURATION3				( PMU_BASE_ADDR + 0x381C )
#define GPIO_MODE_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x3900 )
#define GPIO_MODE_MIF_STATUS				( PMU_BASE_ADDR + 0x3904 )
#define GPIO_MODE_MIF_OPTION				( PMU_BASE_ADDR + 0x3908 )
#define GPIO_MODE_MIF_DURATION0				( PMU_BASE_ADDR + 0x3910 )
#define GPIO_MODE_MIF_DURATION1				( PMU_BASE_ADDR + 0x3914 )
#define GPIO_MODE_MIF_DURATION2				( PMU_BASE_ADDR + 0x3918 )
#define GPIO_MODE_MIF_DURATION3				( PMU_BASE_ADDR + 0x391C )
#define GPIO_MODE_AUD_CONFIGURATION			( PMU_BASE_ADDR + 0x39E0 )
#define GPIO_MODE_AUD_STATUS				( PMU_BASE_ADDR + 0x39E4 )
#define GPIO_MODE_AUD_OPTION				( PMU_BASE_ADDR + 0x39E8 )
#define GPIO_MODE_AUD_DURATION0				( PMU_BASE_ADDR + 0x39F0 )
#define GPIO_MODE_AUD_DURATION1				( PMU_BASE_ADDR + 0x39F4 )
#define GPIO_MODE_AUD_DURATION2				( PMU_BASE_ADDR + 0x39F8 )
#define GPIO_MODE_AUD_DURATION3				( PMU_BASE_ADDR + 0x39FC )
#define G3D_CONFIGURATION				( PMU_BASE_ADDR + 0x4060 )
#define G3D_STATUS					( PMU_BASE_ADDR + 0x4064 )
#define G3D_OPTION					( PMU_BASE_ADDR + 0x4068 )
#define G3D_DURATION0					( PMU_BASE_ADDR + 0x4070 )
#define G3D_DURATION1					( PMU_BASE_ADDR + 0x4074 )
#define G3D_DURATION2					( PMU_BASE_ADDR + 0x4078 )
#define G3D_DURATION3					( PMU_BASE_ADDR + 0x407C )
#define DISP_CONFIGURATION				( PMU_BASE_ADDR + 0x4080 )
#define DISP_STATUS					( PMU_BASE_ADDR + 0x4084 )
#define DISP_OPTION					( PMU_BASE_ADDR + 0x4088 )
#define DISP_DURATION0					( PMU_BASE_ADDR + 0x4090 )
#define DISP_DURATION1					( PMU_BASE_ADDR + 0x4094 )
#define DISP_DURATION2					( PMU_BASE_ADDR + 0x4098 )
#define DISP_DURATION3					( PMU_BASE_ADDR + 0x409C )
#define AUD_CONFIGURATION				( PMU_BASE_ADDR + 0x40C0 )
#define AUD_STATUS					( PMU_BASE_ADDR + 0x40C4 )
#define AUD_OPTION					( PMU_BASE_ADDR + 0x40C8 )
#define AUD_DURATION0					( PMU_BASE_ADDR + 0x40D0 )
#define AUD_DURATION1					( PMU_BASE_ADDR + 0x40D4 )
#define AUD_DURATION2					( PMU_BASE_ADDR + 0x40D8 )
#define AUD_DURATION3					( PMU_BASE_ADDR + 0x40DC )
#define ISP_CONFIGURATION				( PMU_BASE_ADDR + 0x4140 )
#define ISP_STATUS					( PMU_BASE_ADDR + 0x4144 )
#define ISP_OPTION					( PMU_BASE_ADDR + 0x4148 )
#define ISP_DURATION0					( PMU_BASE_ADDR + 0x4150 )
#define ISP_DURATION1					( PMU_BASE_ADDR + 0x4154 )
#define ISP_DURATION2					( PMU_BASE_ADDR + 0x4158 )
#define ISP_DURATION3					( PMU_BASE_ADDR + 0x415C )
#define MFCMSCL_CONFIGURATION				( PMU_BASE_ADDR + 0x4180 )
#define MFCMSCL_STATUS					( PMU_BASE_ADDR + 0x4184 )
#define MFCMSCL_OPTION					( PMU_BASE_ADDR + 0x4188 )
#define MFCMSCL_DURATION0				( PMU_BASE_ADDR + 0x4190 )
#define MFCMSCL_DURATION1				( PMU_BASE_ADDR + 0x4194 )
#define MFCMSCL_DURATION2				( PMU_BASE_ADDR + 0x4198 )
#define MFCMSCL_DURATION3				( PMU_BASE_ADDR + 0x419C )
#define CLKRUN_CMU_G3D_CONFIGURATION			( PMU_BASE_ADDR + 0x4260 )
#define CLKRUN_CMU_G3D_STATUS				( PMU_BASE_ADDR + 0x4264 )
#define CLKRUN_CMU_G3D_OPTION				( PMU_BASE_ADDR + 0x4268 )
#define CLKRUN_CMU_G3D_DURATION0			( PMU_BASE_ADDR + 0x4270 )
#define CLKRUN_CMU_G3D_DURATION1			( PMU_BASE_ADDR + 0x4274 )
#define CLKRUN_CMU_G3D_DURATION2			( PMU_BASE_ADDR + 0x4278 )
#define CLKRUN_CMU_G3D_DURATION3			( PMU_BASE_ADDR + 0x427C )
#define CLKRUN_CMU_DISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4280 )
#define CLKRUN_CMU_DISP_STATUS				( PMU_BASE_ADDR + 0x4284 )
#define CLKRUN_CMU_DISP_OPTION				( PMU_BASE_ADDR + 0x4288 )
#define CLKRUN_CMU_DISP_DURATION0			( PMU_BASE_ADDR + 0x4290 )
#define CLKRUN_CMU_DISP_DURATION1			( PMU_BASE_ADDR + 0x4294 )
#define CLKRUN_CMU_DISP_DURATION2			( PMU_BASE_ADDR + 0x4298 )
#define CLKRUN_CMU_DISP_DURATION3			( PMU_BASE_ADDR + 0x429C )
#define CLKRUN_CMU_AUD_CONFIGURATION			( PMU_BASE_ADDR + 0x42C0 )
#define CLKRUN_CMU_AUD_STATUS				( PMU_BASE_ADDR + 0x42C4 )
#define CLKRUN_CMU_AUD_OPTION				( PMU_BASE_ADDR + 0x42C8 )
#define CLKRUN_CMU_AUD_DURATION0			( PMU_BASE_ADDR + 0x42D0 )
#define CLKRUN_CMU_AUD_DURATION1			( PMU_BASE_ADDR + 0x42D4 )
#define CLKRUN_CMU_AUD_DURATION2			( PMU_BASE_ADDR + 0x42D8 )
#define CLKRUN_CMU_AUD_DURATION3			( PMU_BASE_ADDR + 0x42DC )
#define CLKRUN_CMU_ISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4340 )
#define CLKRUN_CMU_ISP_STATUS				( PMU_BASE_ADDR + 0x4344 )
#define CLKRUN_CMU_ISP_OPTION				( PMU_BASE_ADDR + 0x4348 )
#define CLKRUN_CMU_ISP_DURATION0			( PMU_BASE_ADDR + 0x4350 )
#define CLKRUN_CMU_ISP_DURATION1			( PMU_BASE_ADDR + 0x4354 )
#define CLKRUN_CMU_ISP_DURATION2			( PMU_BASE_ADDR + 0x4358 )
#define CLKRUN_CMU_ISP_DURATION3			( PMU_BASE_ADDR + 0x435C )
#define CLKRUN_CMU_MFCMSCL_CONFIGURATION		( PMU_BASE_ADDR + 0x4380 )
#define CLKRUN_CMU_MFCMSCL_STATUS			( PMU_BASE_ADDR + 0x4384 )
#define CLKRUN_CMU_MFCMSCL_OPTION			( PMU_BASE_ADDR + 0x4388 )
#define CLKRUN_CMU_MFCMSCL_DURATION0			( PMU_BASE_ADDR + 0x4390 )
#define CLKRUN_CMU_MFCMSCL_DURATION1			( PMU_BASE_ADDR + 0x4394 )
#define CLKRUN_CMU_MFCMSCL_DURATION2			( PMU_BASE_ADDR + 0x4398 )
#define CLKRUN_CMU_MFCMSCL_DURATION3			( PMU_BASE_ADDR + 0x439C )
#define CLKSTOP_CMU_G3D_CONFIGURATION			( PMU_BASE_ADDR + 0x4460 )
#define CLKSTOP_CMU_G3D_STATUS				( PMU_BASE_ADDR + 0x4464 )
#define CLKSTOP_CMU_G3D_OPTION				( PMU_BASE_ADDR + 0x4468 )
#define CLKSTOP_CMU_G3D_DURATION0			( PMU_BASE_ADDR + 0x4470 )
#define CLKSTOP_CMU_G3D_DURATION1			( PMU_BASE_ADDR + 0x4474 )
#define CLKSTOP_CMU_G3D_DURATION2			( PMU_BASE_ADDR + 0x4478 )
#define CLKSTOP_CMU_G3D_DURATION3			( PMU_BASE_ADDR + 0x447C )
#define CLKSTOP_CMU_DISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4480 )
#define CLKSTOP_CMU_DISP_STATUS				( PMU_BASE_ADDR + 0x4484 )
#define CLKSTOP_CMU_DISP_OPTION				( PMU_BASE_ADDR + 0x4488 )
#define CLKSTOP_CMU_DISP_DURATION0			( PMU_BASE_ADDR + 0x4490 )
#define CLKSTOP_CMU_DISP_DURATION1			( PMU_BASE_ADDR + 0x4494 )
#define CLKSTOP_CMU_DISP_DURATION2			( PMU_BASE_ADDR + 0x4498 )
#define CLKSTOP_CMU_DISP_DURATION3			( PMU_BASE_ADDR + 0x449C )
#define CLKSTOP_CMU_AUD_CONFIGURATION			( PMU_BASE_ADDR + 0x44C0 )
#define CLKSTOP_CMU_AUD_STATUS				( PMU_BASE_ADDR + 0x44C4 )
#define CLKSTOP_CMU_AUD_OPTION				( PMU_BASE_ADDR + 0x44C8 )
#define CLKSTOP_CMU_AUD_DURATION0			( PMU_BASE_ADDR + 0x44D0 )
#define CLKSTOP_CMU_AUD_DURATION1			( PMU_BASE_ADDR + 0x44D4 )
#define CLKSTOP_CMU_AUD_DURATION2			( PMU_BASE_ADDR + 0x44D8 )
#define CLKSTOP_CMU_AUD_DURATION3			( PMU_BASE_ADDR + 0x44DC )
#define CLKSTOP_CMU_ISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4540 )
#define CLKSTOP_CMU_ISP_STATUS				( PMU_BASE_ADDR + 0x4544 )
#define CLKSTOP_CMU_ISP_OPTION				( PMU_BASE_ADDR + 0x4548 )
#define CLKSTOP_CMU_ISP_DURATION0			( PMU_BASE_ADDR + 0x4550 )
#define CLKSTOP_CMU_ISP_DURATION1			( PMU_BASE_ADDR + 0x4554 )
#define CLKSTOP_CMU_ISP_DURATION2			( PMU_BASE_ADDR + 0x4558 )
#define CLKSTOP_CMU_ISP_DURATION3			( PMU_BASE_ADDR + 0x455C )
#define CLKSTOP_CMU_MFCMSCL_CONFIGURATION		( PMU_BASE_ADDR + 0x4580 )
#define CLKSTOP_CMU_MFCMSCL_STATUS			( PMU_BASE_ADDR + 0x4584 )
#define CLKSTOP_CMU_MFCMSCL_OPTION			( PMU_BASE_ADDR + 0x4588 )
#define CLKSTOP_CMU_MFCMSCL_DURATION0			( PMU_BASE_ADDR + 0x4590 )
#define CLKSTOP_CMU_MFCMSCL_DURATION1			( PMU_BASE_ADDR + 0x4594 )
#define CLKSTOP_CMU_MFCMSCL_DURATION2			( PMU_BASE_ADDR + 0x4598 )
#define CLKSTOP_CMU_MFCMSCL_DURATION3			( PMU_BASE_ADDR + 0x459C )
#define DISABLE_PLL_CMU_G3D_CONFIGURATION		( PMU_BASE_ADDR + 0x4660 )
#define DISABLE_PLL_CMU_G3D_STATUS			( PMU_BASE_ADDR + 0x4664 )
#define DISABLE_PLL_CMU_G3D_OPTION			( PMU_BASE_ADDR + 0x4668 )
#define DISABLE_PLL_CMU_G3D_DURATION0			( PMU_BASE_ADDR + 0x4670 )
#define DISABLE_PLL_CMU_G3D_DURATION1			( PMU_BASE_ADDR + 0x4674 )
#define DISABLE_PLL_CMU_G3D_DURATION2			( PMU_BASE_ADDR + 0x4678 )
#define DISABLE_PLL_CMU_DISP_CONFIGURATION		( PMU_BASE_ADDR + 0x4680 )
#define DISABLE_PLL_CMU_DISP_STATUS			( PMU_BASE_ADDR + 0x4684 )
#define DISABLE_PLL_CMU_DISP_OPTION			( PMU_BASE_ADDR + 0x4688 )
#define DISABLE_PLL_CMU_DISP_DURATION0			( PMU_BASE_ADDR + 0x4690 )
#define DISABLE_PLL_CMU_DISP_DURATION1			( PMU_BASE_ADDR + 0x4694 )
#define DISABLE_PLL_CMU_DISP_DURATION2			( PMU_BASE_ADDR + 0x4698 )
#define DISABLE_PLL_CMU_AUD_CONFIGURATION		( PMU_BASE_ADDR + 0x46C0 )
#define DISABLE_PLL_CMU_AUD_STATUS			( PMU_BASE_ADDR + 0x46C4 )
#define DISABLE_PLL_CMU_AUD_OPTION			( PMU_BASE_ADDR + 0x46C8 )
#define DISABLE_PLL_CMU_AUD_DURATION0			( PMU_BASE_ADDR + 0x46D0 )
#define DISABLE_PLL_CMU_AUD_DURATION1			( PMU_BASE_ADDR + 0x46D4 )
#define DISABLE_PLL_CMU_AUD_DURATION2			( PMU_BASE_ADDR + 0x46D8 )
#define DISABLE_PLL_CMU_ISP_CONFIGURATION		( PMU_BASE_ADDR + 0x4740 )
#define DISABLE_PLL_CMU_ISP_STATUS			( PMU_BASE_ADDR + 0x4744 )
#define DISABLE_PLL_CMU_ISP_OPTION			( PMU_BASE_ADDR + 0x4748 )
#define DISABLE_PLL_CMU_ISP_DURATION0			( PMU_BASE_ADDR + 0x4750 )
#define DISABLE_PLL_CMU_ISP_DURATION1			( PMU_BASE_ADDR + 0x4754 )
#define DISABLE_PLL_CMU_ISP_DURATION2			( PMU_BASE_ADDR + 0x4758 )
#define DISABLE_PLL_CMU_MFCMSCL_CONFIGURATION		( PMU_BASE_ADDR + 0x4780 )
#define DISABLE_PLL_CMU_MFCMSCL_STATUS			( PMU_BASE_ADDR + 0x4784 )
#define DISABLE_PLL_CMU_MFCMSCL_OPTION			( PMU_BASE_ADDR + 0x4788 )
#define DISABLE_PLL_CMU_MFCMSCL_DURATION0		( PMU_BASE_ADDR + 0x4790 )
#define DISABLE_PLL_CMU_MFCMSCL_DURATION1		( PMU_BASE_ADDR + 0x4794 )
#define DISABLE_PLL_CMU_MFCMSCL_DURATION2		( PMU_BASE_ADDR + 0x4798 )
#define RESET_LOGIC_G3D_CONFIGURATION			( PMU_BASE_ADDR + 0x4860 )
#define RESET_LOGIC_G3D_STATUS				( PMU_BASE_ADDR + 0x4864 )
#define RESET_LOGIC_G3D_OPTION				( PMU_BASE_ADDR + 0x4868 )
#define RESET_LOGIC_G3D_DURATION0			( PMU_BASE_ADDR + 0x4870 )
#define RESET_LOGIC_G3D_DURATION1			( PMU_BASE_ADDR + 0x4874 )
#define RESET_LOGIC_G3D_DURATION2			( PMU_BASE_ADDR + 0x4878 )
#define RESET_LOGIC_G3D_DURATION3			( PMU_BASE_ADDR + 0x487C )
#define RESET_LOGIC_DISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4880 )
#define RESET_LOGIC_DISP_STATUS				( PMU_BASE_ADDR + 0x4884 )
#define RESET_LOGIC_DISP_OPTION				( PMU_BASE_ADDR + 0x4888 )
#define RESET_LOGIC_DISP_DURATION0			( PMU_BASE_ADDR + 0x4890 )
#define RESET_LOGIC_DISP_DURATION1			( PMU_BASE_ADDR + 0x4894 )
#define RESET_LOGIC_DISP_DURATION2			( PMU_BASE_ADDR + 0x4898 )
#define RESET_LOGIC_DISP_DURATION3			( PMU_BASE_ADDR + 0x489C )
#define RESET_LOGIC_AUD_CONFIGURATION			( PMU_BASE_ADDR + 0x48C0 )
#define RESET_LOGIC_AUD_STATUS				( PMU_BASE_ADDR + 0x48C4 )
#define RESET_LOGIC_AUD_OPTION				( PMU_BASE_ADDR + 0x48C8 )
#define RESET_LOGIC_AUD_DURATION0			( PMU_BASE_ADDR + 0x48D0 )
#define RESET_LOGIC_AUD_DURATION1			( PMU_BASE_ADDR + 0x48D4 )
#define RESET_LOGIC_AUD_DURATION2			( PMU_BASE_ADDR + 0x48D8 )
#define RESET_LOGIC_AUD_DURATION3			( PMU_BASE_ADDR + 0x48DC )
#define RESET_LOGIC_ISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4940 )
#define RESET_LOGIC_ISP_STATUS				( PMU_BASE_ADDR + 0x4944 )
#define RESET_LOGIC_ISP_OPTION				( PMU_BASE_ADDR + 0x4948 )
#define RESET_LOGIC_ISP_DURATION0			( PMU_BASE_ADDR + 0x4950 )
#define RESET_LOGIC_ISP_DURATION1			( PMU_BASE_ADDR + 0x4954 )
#define RESET_LOGIC_ISP_DURATION2			( PMU_BASE_ADDR + 0x4958 )
#define RESET_LOGIC_ISP_DURATION3			( PMU_BASE_ADDR + 0x495C )
#define RESET_LOGIC_MFCMSCL_CONFIGURATION		( PMU_BASE_ADDR + 0x4980 )
#define RESET_LOGIC_MFCMSCL_STATUS			( PMU_BASE_ADDR + 0x4984 )
#define RESET_LOGIC_MFCMSCL_OPTION			( PMU_BASE_ADDR + 0x4988 )
#define RESET_LOGIC_MFCMSCL_DURATION0			( PMU_BASE_ADDR + 0x4990 )
#define RESET_LOGIC_MFCMSCL_DURATION1			( PMU_BASE_ADDR + 0x4994 )
#define RESET_LOGIC_MFCMSCL_DURATION2			( PMU_BASE_ADDR + 0x4998 )
#define RESET_LOGIC_MFCMSCL_DURATION3			( PMU_BASE_ADDR + 0x499C )
#define RESET_CMU_G3D_CONFIGURATION			( PMU_BASE_ADDR + 0x4C60 )
#define RESET_CMU_G3D_STATUS				( PMU_BASE_ADDR + 0x4C64 )
#define RESET_CMU_G3D_OPTION				( PMU_BASE_ADDR + 0x4C68 )
#define RESET_CMU_G3D_DURATION0				( PMU_BASE_ADDR + 0x4C70 )
#define RESET_CMU_G3D_DURATION1				( PMU_BASE_ADDR + 0x4C74 )
#define RESET_CMU_G3D_DURATION2				( PMU_BASE_ADDR + 0x4C78 )
#define RESET_CMU_G3D_DURATION3				( PMU_BASE_ADDR + 0x4C7C )
#define RESET_CMU_DISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4C80 )
#define RESET_CMU_DISP_STATUS				( PMU_BASE_ADDR + 0x4C84 )
#define RESET_CMU_DISP_OPTION				( PMU_BASE_ADDR + 0x4C88 )
#define RESET_CMU_DISP_DURATION0			( PMU_BASE_ADDR + 0x4C90 )
#define RESET_CMU_DISP_DURATION1			( PMU_BASE_ADDR + 0x4C94 )
#define RESET_CMU_DISP_DURATION2			( PMU_BASE_ADDR + 0x4C98 )
#define RESET_CMU_DISP_DURATION3			( PMU_BASE_ADDR + 0x4C9C )
#define RESET_CMU_AUD_CONFIGURATION			( PMU_BASE_ADDR + 0x4CC0 )
#define RESET_CMU_AUD_STATUS				( PMU_BASE_ADDR + 0x4CC4 )
#define RESET_CMU_AUD_OPTION				( PMU_BASE_ADDR + 0x4CC8 )
#define RESET_CMU_AUD_DURATION0				( PMU_BASE_ADDR + 0x4CD0 )
#define RESET_CMU_AUD_DURATION1				( PMU_BASE_ADDR + 0x4CD4 )
#define RESET_CMU_AUD_DURATION2				( PMU_BASE_ADDR + 0x4CD8 )
#define RESET_CMU_AUD_DURATION3				( PMU_BASE_ADDR + 0x4CDC )
#define RESET_CMU_ISP_CONFIGURATION			( PMU_BASE_ADDR + 0x4D40 )
#define RESET_CMU_ISP_STATUS				( PMU_BASE_ADDR + 0x4D44 )
#define RESET_CMU_ISP_OPTION				( PMU_BASE_ADDR + 0x4D48 )
#define RESET_CMU_ISP_DURATION0				( PMU_BASE_ADDR + 0x4D50 )
#define RESET_CMU_ISP_DURATION1				( PMU_BASE_ADDR + 0x4D54 )
#define RESET_CMU_ISP_DURATION2				( PMU_BASE_ADDR + 0x4D58 )
#define RESET_CMU_ISP_DURATION3				( PMU_BASE_ADDR + 0x4D5C )
#define RESET_CMU_MFCMSCL_CONFIGURATION			( PMU_BASE_ADDR + 0x4D80 )
#define RESET_CMU_MFCMSCL_STATUS			( PMU_BASE_ADDR + 0x4D84 )
#define RESET_CMU_MFCMSCL_OPTION			( PMU_BASE_ADDR + 0x4D88 )
#define RESET_CMU_MFCMSCL_DURATION0			( PMU_BASE_ADDR + 0x4D90 )
#define RESET_CMU_MFCMSCL_DURATION1			( PMU_BASE_ADDR + 0x4D94 )
#define RESET_CMU_MFCMSCL_DURATION2			( PMU_BASE_ADDR + 0x4D98 )
#define RESET_CMU_MFCMSCL_DURATION3			( PMU_BASE_ADDR + 0x4D9C )
#define SYSTEM_INFO					( PMU_BASE_ADDR + 0x5004 )
#define JTAG_DBG_DET					( PMU_BASE_ADDR + 0x6000 )
#define CPU_CORERST_LOCK				( PMU_BASE_ADDR + 0x6004 )
#define APL_CORERST_LOCK				( PMU_BASE_ADDR + 0x6008 )
#define NFC_CLK_CTRL					( PMU_BASE_ADDR + 0x600C )
#define RESET_ASB_MIF_CONFIGURATION			( PMU_BASE_ADDR + 0x6FD0 )
#define RESET_ASB_MIF_STATUS				( PMU_BASE_ADDR + 0x6FD4 )
#define RESET_ASB_MIF_OPTION				( PMU_BASE_ADDR + 0x6FD8 )
#define RESET_ASB_MIF_DURATION0				( PMU_BASE_ADDR + 0x6FE0 )
#define RESET_ASB_MIF_DURATION1				( PMU_BASE_ADDR + 0x6FE4 )
#define RESET_ASB_MIF_DURATION2				( PMU_BASE_ADDR + 0x6FE8 )
#define RESET_ASB_MIF_DURATION3				( PMU_BASE_ADDR + 0x6FEC )
#define LOGIC_RESET_CP_CONFIGURATION			( PMU_BASE_ADDR + 0x7000 )
#define LOGIC_RESET_CP_STATUS				( PMU_BASE_ADDR + 0x7004 )
#define LOGIC_RESET_CP_OPTION				( PMU_BASE_ADDR + 0x7008 )
#define LOGIC_RESET_CP_DURATION0			( PMU_BASE_ADDR + 0x7010 )
#define LOGIC_RESET_CP_DURATION1			( PMU_BASE_ADDR + 0x7014 )
#define LOGIC_RESET_CP_DURATION2			( PMU_BASE_ADDR + 0x7018 )
#define LOGIC_RESET_CP_DURATION3			( PMU_BASE_ADDR + 0x701C )
#define RESET_ASB_CP_CONFIGURATION			( PMU_BASE_ADDR + 0x7020 )
#define RESET_ASB_CP_STATUS				( PMU_BASE_ADDR + 0x7024 )
#define RESET_ASB_CP_OPTION				( PMU_BASE_ADDR + 0x7028 )
#define RESET_ASB_CP_DURATION0				( PMU_BASE_ADDR + 0x7030 )
#define RESET_ASB_CP_DURATION1				( PMU_BASE_ADDR + 0x7034 )
#define RESET_ASB_CP_DURATION2				( PMU_BASE_ADDR + 0x7038 )
#define RESET_ASB_CP_DURATION3				( PMU_BASE_ADDR + 0x703C )
#define TCXO_GATE_CONFIGURATION				( PMU_BASE_ADDR + 0x7040 )
#define TCXO_GATE_STATUS				( PMU_BASE_ADDR + 0x7044 )
#define TCXO_GATE_OPTION				( PMU_BASE_ADDR + 0x7048 )
#define TCXO_GATE_DURATION0				( PMU_BASE_ADDR + 0x7050 )
#define TCXO_GATE_DURATION1				( PMU_BASE_ADDR + 0x7054 )
#define TCXO_GATE_DURATION2				( PMU_BASE_ADDR + 0x7058 )
#define TCXO_GATE_DURATION3				( PMU_BASE_ADDR + 0x705C )
#define CLEANY_BUS_CONFIGURATION			( PMU_BASE_ADDR + 0x7060 )
#define CLEANY_BUS_STATUS				( PMU_BASE_ADDR + 0x7064 )
#define CLEANY_BUS_OPTION				( PMU_BASE_ADDR + 0x7068 )
#define CLEANY_BUS_DURATION0				( PMU_BASE_ADDR + 0x7070 )
#define CLEANY_BUS_DURATION1				( PMU_BASE_ADDR + 0x7074 )
#define CLEANY_BUS_DURATION2				( PMU_BASE_ADDR + 0x7078 )
#define CLEANY_BUS_DURATION3				( PMU_BASE_ADDR + 0x707C )

#endif /* __PMU_CAL_SYS_EXYNOS7580_H__ */
