{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652233850466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652233850476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 20:50:50 2022 " "Processing started: Tue May 10 20:50:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652233850476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233850476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233850476 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1652233850879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpointtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpointtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPOINTTYPE " "Found entity 1: SC_RegPOINTTYPE" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "rtl/CC_BOTTOMSIDECOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "rtl/SC_upCOUNTER.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sevenseg1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SEVENSEG1 " "Found entity 1: CC_SEVENSEG1" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bin2bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BIN2BCD1 " "Found entity 1: CC_BIN2BCD1" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860707 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652233860709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652233860709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinegame.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinegame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEGAME " "Found entity 1: SC_STATEMACHINEGAME" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_registercomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_registercomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REGISTERCOMPARATOR " "Found entity 1: CC_REGISTERCOMPARATOR" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SC_COUNTER.v(43) " "Verilog HDL information at SC_COUNTER.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SC_COUNTER.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_COUNTER.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652233860720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER " "Found entity 1: SC_COUNTER" {  } { { "rtl/SC_COUNTER.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_COUNTER.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX " "Found entity 1: CC_MUX" {  } { { "rtl/CC_MUX.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860722 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CC_PERDICOMPARATOR CC_PERDICOMPARATOR.v(36) " "Verilog Module Declaration warning at CC_PERDICOMPARATOR.v(36): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CC_PERDICOMPARATOR\"" {  } { { "rtl/CC_PERDICOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v" 36 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_perdicomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_perdicomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_PERDICOMPARATOR " "Found entity 1: CC_PERDICOMPARATOR" {  } { { "rtl/CC_PERDICOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_anidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_anidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ANIDECOMPARATOR " "Found entity 1: CC_ANIDECOMPARATOR" {  } { { "rtl/CC_ANIDECOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860727 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CC_GANECOMPARATOR CC_GANECOMPARATOR.v(26) " "Verilog Module Declaration warning at CC_GANECOMPARATOR.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CC_GANECOMPARATOR\"" {  } { { "rtl/CC_GANECOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v" 26 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_ganecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_ganecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_GANECOMPARATOR " "Found entity 1: CC_GANECOMPARATOR" {  } { { "rtl/CC_GANECOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652233860729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WIN_FROG BB_SYSTEM.v(568) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(568): created implicit net for \"WIN_FROG\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 568 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CN4_ BB_SYSTEM.v(661) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(661): created implicit net for \"CN4_\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 661 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_ST_GAME_signal BB_SYSTEM.v(853) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(853): created implicit net for \"BB_SYSTEM_ST_GAME_signal\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 853 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_ST_BACK_signal BB_SYSTEM.v(854) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(854): created implicit net for \"BB_SYSTEM_ST_BACK_signal\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 854 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_ST_POINT_signal BB_SYSTEM.v(855) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(855): created implicit net for \"BB_SYSTEM_ST_POINT_signal\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 855 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652233860778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_ST_GAME_signal BB_SYSTEM.v(853) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(853): object \"BB_SYSTEM_ST_GAME_signal\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 853 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652233860782 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_ST_BACK_signal BB_SYSTEM.v(854) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(854): object \"BB_SYSTEM_ST_BACK_signal\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 854 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652233860782 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_ST_POINT_signal BB_SYSTEM.v(855) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(855): object \"BB_SYSTEM_ST_POINT_signal\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 855 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652233860782 "|BB_SYSTEM"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "GAME_Signal BB_SYSTEM.v(273) " "Verilog HDL warning at BB_SYSTEM.v(273): object GAME_Signal used but never assigned" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 273 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652233860784 "|BB_SYSTEM"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BACK_Signal BB_SYSTEM.v(274) " "Verilog HDL warning at BB_SYSTEM.v(274): object BACK_Signal used but never assigned" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 274 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652233860784 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BB_SYSTEM.v(853) " "Verilog HDL assignment warning at BB_SYSTEM.v(853): truncated value with size 4 to match size of target (1)" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860790 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BB_SYSTEM.v(854) " "Verilog HDL assignment warning at BB_SYSTEM.v(854): truncated value with size 4 to match size of target (1)" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860790 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BB_SYSTEM.v(855) " "Verilog HDL assignment warning at BB_SYSTEM.v(855): truncated value with size 4 to match size of target (1)" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860791 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_point_1 BB_SYSTEM.v(179) " "Output port \"BB_SYSTEM_point_1\" at BB_SYSTEM.v(179) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652233860792 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_back_1 BB_SYSTEM.v(180) " "Output port \"BB_SYSTEM_back_1\" at BB_SYSTEM.v(180) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652233860792 "|BB_SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860841 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u7" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u6" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEPOINT SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0 " "Elaborating entity \"SC_STATEMACHINEPOINT\" for hierarchy \"SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEPOINT_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(95) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(95): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860851 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(96) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(96): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(97) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(97): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(98) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(98): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(99) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(99): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(100) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(100): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(101) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(101): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(102) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(102): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(103) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(103): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(104) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(104): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(105) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(105): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(106) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(106): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(107) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(107): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(109) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(109): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(110) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(110): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(111) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(111): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(112) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(112): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(113) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(113): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(114) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(114): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(116) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(116): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(118) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(118): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATE_Signal SC_STATEMACHINEPOINT.v(94) " "Verilog HDL Always Construct warning at SC_STATEMACHINEPOINT.v(94): inferring latch(es) for variable \"STATE_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(125) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(125): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(127) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(127): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860852 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(129) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(129): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860853 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[0\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[0\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860853 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[1\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[1\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860853 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[2\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[2\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860853 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[3\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[3\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860853 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u7" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 SC_RegBACKGTYPE.v(73) " "Verilog HDL assignment warning at SC_RegBACKGTYPE.v(73): truncated value with size 15 to match size of target (8)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860855 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEBACKG SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0 " "Elaborating entity \"SC_STATEMACHINEBACKG\" for hierarchy \"SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEBACKG_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860856 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SC_STATEMACHINEBACKG.v(138) " "Verilog HDL Case Statement information at SC_STATEMACHINEBACKG.v(138): all case item expressions in this case statement are onehot" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652233860858 "|BB_SYSTEM|SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEGAME SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0 " "Elaborating entity \"SC_STATEMACHINEGAME\" for hierarchy \"SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEGAME_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(93) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(93): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(94) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(94): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(95) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(95): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(96) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(96): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(98) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(98): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(99) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(99): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(100) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(100): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(101) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(101): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(102) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(102): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(103) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(103): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(104) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(104): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(105) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(105): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(107) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(107): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(108) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(108): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(109) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(109): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(110) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(110): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(112) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(112): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(113) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(113): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(114) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(114): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(115) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(115): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(117) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(117): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(118) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(118): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(119) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(119): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(120) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(120): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860860 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(121) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(121): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(122) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(122): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(123) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(123): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(124) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(124): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(126) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(126): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(127) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(127): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(130) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(130): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(131) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(131): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(132) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(132): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(133) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(133): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(135) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(135): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(136) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(136): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(137) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(137): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(138) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(138): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(140) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(140): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(141) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(141): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(142) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(142): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(143) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(143): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(145) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(145): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(146) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(146): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(147) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(147): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(148) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(148): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(151) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(151): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(158) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(158): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860861 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_REGISTERCOMPARATOR CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1 " "Elaborating entity \"CC_REGISTERCOMPARATOR\" for hierarchy \"CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\"" {  } { { "BB_SYSTEM.v" "CC_REGISTERCOMPARATOR_1" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860862 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_REGISTERCOMPARATOR_NN_Outlow CC_REGISTERCOMPARATOR.v(87) " "Verilog HDL Always Construct warning at CC_REGISTERCOMPARATOR.v(87): inferring latch(es) for variable \"CC_REGISTERCOMPARATOR_NN_Outlow\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_REGISTERCOMPARATOR_WinF_OutLow CC_REGISTERCOMPARATOR.v(87) " "Verilog HDL Always Construct warning at CC_REGISTERCOMPARATOR.v(87): inferring latch(es) for variable \"CC_REGISTERCOMPARATOR_WinF_OutLow\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_REGISTERCOMPARATOR_WinL_OutLow CC_REGISTERCOMPARATOR.v(87) " "Verilog HDL Always Construct warning at CC_REGISTERCOMPARATOR.v(87): inferring latch(es) for variable \"CC_REGISTERCOMPARATOR_WinL_OutLow\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinL_OutLow CC_REGISTERCOMPARATOR.v(112) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinL_OutLow\" at CC_REGISTERCOMPARATOR.v(112)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[0\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[0\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[1\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[1\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[2\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[2\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[3\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[3\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860864 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[4\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[4\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[5\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[5\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[6\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[6\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[7\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[7\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[0\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[0\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[1\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[1\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[2\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[2\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[3\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[3\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[4\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[4\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[5\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[5\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[6\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[6\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[7\] CC_REGISTERCOMPARATOR.v(105) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[7\]\" at CC_REGISTERCOMPARATOR.v(105)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860865 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX CC_MUX:CC_MUX_r0 " "Elaborating entity \"CC_MUX\" for hierarchy \"CC_MUX:CC_MUX_r0\"" {  } { { "BB_SYSTEM.v" "CC_MUX_r0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BOTTOMSIDECOMPARATOR CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0 " "Elaborating entity \"CC_BOTTOMSIDECOMPARATOR\" for hierarchy \"CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_BOTTOMSIDECOMPARATOR_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860883 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BIN2BCD1 CC_BIN2BCD1:CC_BIN2BCD1_u0 " "Elaborating entity \"CC_BIN2BCD1\" for hierarchy \"CC_BIN2BCD1:CC_BIN2BCD1_u0\"" {  } { { "BB_SYSTEM.v" "CC_BIN2BCD1_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(36) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(36): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860887 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(42) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(42): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860887 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(44) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(44): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860887 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SEVENSEG1 CC_SEVENSEG1:CC_SEVENSEG1_u0 " "Elaborating entity \"CC_SEVENSEG1\" for hierarchy \"CC_SEVENSEG1:CC_SEVENSEG1_u0\"" {  } { { "BB_SYSTEM.v" "CC_SEVENSEG1_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CC_SEVENSEG1.v(40) " "Verilog HDL assignment warning at CC_SEVENSEG1.v(40): truncated value with size 32 to match size of target (15)" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652233860889 "|BB_SYSTEM|CC_SEVENSEG1:CC_SEVENSEG1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upCOUNTER SC_upCOUNTER:SC_upCOUNTER_u0 " "Elaborating entity \"SC_upCOUNTER\" for hierarchy \"SC_upCOUNTER:SC_upCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upCOUNTER_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233860889 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652233862020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|WideOr2" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[0\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[0\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[1\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[1\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[1\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[2\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[2\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[2\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[3\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[3\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[4\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[4\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[4\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[5\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[5\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[5\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862041 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[6\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[6\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[6\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862042 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[7\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[7\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[7\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862042 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[3\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862042 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[2\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862042 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[1\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862042 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[2\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[2\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652233862042 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652233862042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_display_OutBUS\[7\] GND " "Pin \"BB_SYSTEM_display_OutBUS\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_display_OutBUS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_state\[5\] GND " "Pin \"BB_SYSTEM_state\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_point_1 GND " "Pin \"BB_SYSTEM_point_1\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_point_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_back_1 GND " "Pin \"BB_SYSTEM_back_1\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_back_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[1\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[1\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[2\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[2\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[3\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[3\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[4\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[4\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[5\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[6\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[6\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[7\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652233862601 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652233862601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652233862702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652233863573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233863698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652233863936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652233863936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "923 " "Implemented 923 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652233864099 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652233864099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "847 " "Implemented 847 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652233864099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652233864099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652233864126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 20:51:04 2022 " "Processing ended: Tue May 10 20:51:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652233864126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652233864126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652233864126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652233864126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652233865662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652233865672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 20:51:05 2022 " "Processing started: Tue May 10 20:51:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652233865672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652233865672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652233865672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652233865811 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1652233865812 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1652233865813 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1652233865886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652233865907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652233865973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652233865973 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652233866162 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652233866184 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652233866423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652233866423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652233866423 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652233866423 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652233866452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652233866452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652233866452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652233866452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652233866452 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652233866452 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652233866462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 76 " "No exact pin location assignment(s) for 55 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652233866940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652233867274 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652233867275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1652233867278 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233867281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652233867281 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Node: CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] is being clocked by CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233867281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652233867281 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1|CC_REGISTERCOMPARATOR_NN_Outlow[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Node: SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[3\] SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[3\] is being clocked by SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233867281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652233867281 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0|STATE_Register[2]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652233867285 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652233867288 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652233867288 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652233867288 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 BB_SYSTEM_CLOCK_50 " "  20.000 BB_SYSTEM_CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652233867288 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652233867288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BB_SYSTEM_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node BB_SYSTEM_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[0\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[0\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[1\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[1\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[2\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[2\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[3\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[3\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[4\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[4\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[5\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[5\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[6\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[6\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[7\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[7\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6\|RegPOINTTYPE_Register\[0\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6\|RegPOINTTYPE_Register\[0\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6\|RegPOINTTYPE_Register\[1\] " "Destination node SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6\|RegPOINTTYPE_Register\[1\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652233867356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652233867356 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652233867356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|always0~1  " "Automatically promoted node CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|always0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652233867357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\]~0 " "Destination node CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\]~0" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[7\]~1 " "Destination node CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[7\]~1" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652233867357 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652233867357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|Mux4~0  " "Automatically promoted node SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|Mux4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652233867358 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652233867358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP  " "Automatically promoted node matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652233867358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector26~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector26~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652233867358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652233867358 ""}  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652233867358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652233867631 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652233867633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652233867633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652233867635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652233867637 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652233867639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652233867639 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652233867640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652233867683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652233867685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652233867685 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 2.5V 0 55 0 " "Number of I/O pins in group: 55 (unused VREF, 2.5V VCCIO, 0 input, 55 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652233867692 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652233867692 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652233867692 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 23 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 6 18 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652233867693 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652233867693 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652233867693 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_TEST0 " "Node \"BB_SYSTEM_TEST0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_TEST0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_TEST1 " "Node \"BB_SYSTEM_TEST1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_TEST1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_TEST2 " "Node \"BB_SYSTEM_TEST2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_TEST2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_downButton_Out " "Node \"BB_SYSTEM_downButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_downButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_leftButton_Out " "Node \"BB_SYSTEM_leftButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_leftButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_rightButton_Out " "Node \"BB_SYSTEM_rightButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_rightButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_startButton_Out " "Node \"BB_SYSTEM_startButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_startButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_upButton_Out " "Node \"BB_SYSTEM_upButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_upButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652233867763 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652233867763 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652233867764 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652233867783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652233868628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652233868901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652233868935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652233869705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652233869705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652233870044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652233871212 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652233871212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652233871583 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652233871583 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652233871583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652233871585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652233871741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652233871756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652233872014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652233872014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652233872380 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652233872850 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652233873166 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CLOCK_50 3.3-V LVTTL R8 " "Pin BB_SYSTEM_CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CLOCK_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_RESET_InHigh 3.3-V LVTTL N15 " "Pin BB_SYSTEM_RESET_InHigh uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_RESET_InHigh } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InHigh" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_startButton_InLow 3.3-V LVTTL N16 " "Pin BB_SYSTEM_startButton_InLow uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_startButton_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_startButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_upButton_InLow 3.3-V LVTTL F8 " "Pin BB_SYSTEM_upButton_InLow uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_upButton_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_upButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_leftButton_InLow 3.3-V LVTTL F9 " "Pin BB_SYSTEM_leftButton_InLow uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_leftButton_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_leftButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_rightButton_InLow 3.3-V LVTTL E8 " "Pin BB_SYSTEM_rightButton_InLow uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_rightButton_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_rightButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_downButton_InLow 3.3-V LVTTL D8 " "Pin BB_SYSTEM_downButton_InLow uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_downButton_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_downButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 189 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652233873185 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652233873185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652233873305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5532 " "Peak virtual memory: 5532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652233873667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 20:51:13 2022 " "Processing ended: Tue May 10 20:51:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652233873667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652233873667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652233873667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652233873667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652233875036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652233875045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 20:51:14 2022 " "Processing started: Tue May 10 20:51:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652233875045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652233875045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652233875045 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652233876000 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652233876030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652233876209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 20:51:16 2022 " "Processing ended: Tue May 10 20:51:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652233876209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652233876209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652233876209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652233876209 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652233876833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652233877517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652233877525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 20:51:17 2022 " "Processing started: Tue May 10 20:51:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652233877525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652233877525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652233877525 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652233877639 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1652233877845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233877910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233877910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652233878108 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652233878156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1652233878160 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Node: SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] is being clocked by SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878166 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878166 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0|STATE_Register[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Node: CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] is being clocked by CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878166 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878166 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1|CC_REGISTERCOMPARATOR_NN_Outlow[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878166 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878166 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652233878169 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652233878170 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652233878179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.901 " "Worst-case setup slack is 11.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.901               0.000 BB_SYSTEM_CLOCK_50  " "   11.901               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 BB_SYSTEM_CLOCK_50  " "    0.357               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652233878236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652233878242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.572 " "Worst-case minimum pulse width slack is 9.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.572               0.000 BB_SYSTEM_CLOCK_50  " "    9.572               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652233878301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652233878327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652233878726 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Node: SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] is being clocked by SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878795 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0|STATE_Register[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Node: CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] is being clocked by CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878795 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1|CC_REGISTERCOMPARATOR_NN_Outlow[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878795 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652233878796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.675 " "Worst-case setup slack is 12.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.675               0.000 BB_SYSTEM_CLOCK_50  " "   12.675               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 BB_SYSTEM_CLOCK_50  " "    0.311               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652233878829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652233878832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.541 " "Worst-case minimum pulse width slack is 9.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.541               0.000 BB_SYSTEM_CLOCK_50  " "    9.541               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878839 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652233878889 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Node: SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] is being clocked by SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\|STATE_Register\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878985 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878985 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0|STATE_Register[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Node: CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] is being clocked by CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878985 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878985 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1|CC_REGISTERCOMPARATOR_NN_Outlow[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652233878985 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652233878985 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652233878986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.196 " "Worst-case setup slack is 15.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.196               0.000 BB_SYSTEM_CLOCK_50  " "   15.196               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233878995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233878995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233879001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233879001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 BB_SYSTEM_CLOCK_50  " "    0.186               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233879001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233879001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652233879009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652233879013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233879024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233879024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 BB_SYSTEM_CLOCK_50  " "    9.270               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652233879024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652233879024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652233879457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652233879463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652233879542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 20:51:19 2022 " "Processing ended: Tue May 10 20:51:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652233879542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652233879542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652233879542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652233879542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652233880682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652233880690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 20:51:20 2022 " "Processing started: Tue May 10 20:51:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652233880690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652233880690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652233880690 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_slow.vo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_slow.vo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233881515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_slow.vo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_slow.vo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233881627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_fast.vo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_fast.vo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233881768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233881907 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_v_slow.sdo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233882043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_v_slow.sdo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233882146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_v_fast.sdo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233882263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_v.sdo C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_v.sdo in folder \"C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652233882379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652233882448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 20:51:22 2022 " "Processing ended: Tue May 10 20:51:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652233882448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652233882448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652233882448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652233882448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 173 s " "Quartus Prime Full Compilation was successful. 0 errors, 173 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652233883138 ""}
