{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15090, "design__instance__area": 147036, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 30, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 217, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 19, "power__internal__total": 0.014792864210903645, "power__switching__total": 0.006602776236832142, "power__leakage__total": 1.524665833585459e-07, "power__total": 0.021395793184638023, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.091622, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.091622, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.322823, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.44175, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322823, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.114063, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 345, "design__max_fanout_violation__count": 217, "design__max_cap_violation__count": 33, "clock__skew__worst_hold": 0.163651, "clock__skew__worst_setup": 0.062009, "timing__hold__ws": 0.110314, "timing__setup__ws": -2.669828, "timing__hold__tns": 0.0, "timing__setup__tns": -66.676247, "timing__hold__wns": 0.0, "timing__setup__wns": -2.669828, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110314, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 2.367979, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 431.065 441.785", "design__core__bbox": "5.52 10.88 425.5 429.76", "design__io": 78, "design__die__area": 190438, "design__core__area": 175921, "design__instance__count__stdcell": 15090, "design__instance__area__stdcell": 147036, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.835806, "design__instance__utilization__stdcell": 0.835806, "floorplan__design__io": 76, "design__io__hpwl": 10386848, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 352418, "design__violations": 0, "design__instance__count__setup_buffer": 1, "design__instance__count__hold_buffer": 2319, "antenna__violating__nets": 28, "antenna__violating__pins": 37, "route__antenna_violation__count": 28, "route__net": 12634, "route__net__special": 2, "route__drc_errors__iter:1": 11482, "route__wirelength__iter:1": 442961, "route__drc_errors__iter:2": 4841, "route__wirelength__iter:2": 438260, "route__drc_errors__iter:3": 4385, "route__wirelength__iter:3": 437264, "route__drc_errors__iter:4": 590, "route__wirelength__iter:4": 436159, "route__drc_errors__iter:5": 35, "route__wirelength__iter:5": 436163, "route__drc_errors__iter:6": 9, "route__wirelength__iter:6": 436143, "route__drc_errors__iter:7": 1, "route__wirelength__iter:7": 436148, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 436148, "route__drc_errors": 0, "route__wirelength": 436148, "route__vias": 88858, "route__vias__singlecut": 88858, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 1210.34, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 296, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 217, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 21, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.146966, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.146966, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.261426, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.256755, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -54.064041, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.256755, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.907828, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.663851, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 217, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 19, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.066606, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.066606, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.113372, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.25255, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113372, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.421246, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 8, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 217, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 6, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.084928, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.084928, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31887, "timing__setup__ws__corner:min_tt_025C_1v80": 2.680907, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.31887, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.323624, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 274, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 217, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 7, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.137575, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.137575, "timing__hold__ws__corner:min_ss_100C_1v60": 0.383674, "timing__setup__ws__corner:min_ss_100C_1v60": -1.821336, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -40.782475, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.821336, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.901013, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.969468, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 217, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 6, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.062009, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.062009, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.110314, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.453275, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110314, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.557991, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 114, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 217, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 30, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.105056, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.105056, "timing__hold__ws__corner:max_tt_025C_1v80": 0.327554, "timing__setup__ws__corner:max_tt_025C_1v80": 2.208087, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.327554, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.922221, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 345, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 217, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 33, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.163651, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.163651, "timing__hold__ws__corner:max_ss_100C_1v60": 0.14619, "timing__setup__ws__corner:max_ss_100C_1v60": -2.669828, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -66.676247, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.669828, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.916437, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.367979, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 8, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 217, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 31, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.077636, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.077636, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.116605, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.065023, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116605, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.292158, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 12, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79813, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000400438, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00187483, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00183103, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000387227, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00183103, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.0004, "ir__drop__worst": 0.00187, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}