
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035522                       # Number of seconds simulated
sim_ticks                                 35521969860                       # Number of ticks simulated
final_tick                               565086349797                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269822                       # Simulator instruction rate (inst/s)
host_op_rate                                   349810                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2971913                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906484                       # Number of bytes of host memory used
host_seconds                                 11952.56                       # Real time elapsed on the host
sim_insts                                  3225066249                       # Number of instructions simulated
sim_ops                                    4181129431                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1809408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       771456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1823616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4409600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1307648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1307648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14136                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6027                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14247                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34450                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10216                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10216                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50937716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21717715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51337693                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124137260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36812373                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36812373                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36812373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50937716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21717715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51337693                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160949633                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85184581                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31007539                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432980                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019741                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13074655                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093165                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159048                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87246                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32050167                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170373188                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31007539                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15252213                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36606092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820335                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6569228                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15678704                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83993388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47387296     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659335      4.36%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198422      3.81%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441163      4.10%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2992372      3.56%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577315      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027823      1.22%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719622      3.24%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17990040     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83993388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364004                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000047                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33709797                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6154092                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34826021                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542023                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8761446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080803                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6511                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202048540                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51081                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8761446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35383971                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2638512                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       835148                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33662968                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2711335                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195180110                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12151                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1689894                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271153952                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910132092                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910132092                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102894688                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18177                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7219926                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19232233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241775                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3081803                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183990099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147844650                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282657                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61070723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186553101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2143                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83993388                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910572                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29790019     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17866014     21.27%     56.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11916883     14.19%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7627636      9.08%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7565335      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4421723      5.26%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3403911      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746395      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655472      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83993388                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084231     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203223     13.11%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262583     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121615826     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017552      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750228     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8445022      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147844650                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735580                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550080                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381515421                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245096063                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143690464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149394730                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262243                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7020104                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          430                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283993                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          585                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8761446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1887014                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161718                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184024286                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19232233                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025666                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18165                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7578                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237913                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365580                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145259818                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797707                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584828                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22999098                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589467                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8201391                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705236                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143838135                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143690464                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93724356                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261813067                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.686813                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357982                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61605499                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045238                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75231942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29920674     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454158     27.19%     66.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379051     11.14%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293937      5.71%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682495      4.89%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810957      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1987589      2.64%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007098      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3695983      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75231942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3695983                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255563378                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376824618                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1191193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851846                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851846                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173921                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173921                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655856759                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197112816                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189503524                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85184581                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31482209                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25665762                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2103605                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13314152                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12308266                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3397604                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93137                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31495903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172856440                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31482209                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15705870                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38417203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11174220                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5247375                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15554281                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1026482                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84205209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45788006     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2541214      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4756195      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4733961      5.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2933091      3.48%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2337314      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1466914      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1370685      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18277829     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84205209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029199                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32846151                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5189140                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36899316                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226124                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9044471                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5324019                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207445086                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9044471                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35233810                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1001912                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       924845                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34692386                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3307779                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199998944                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1376887                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1013148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280812603                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    933010163                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    933010163                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173688589                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107124014                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35539                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9207510                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18537156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9431795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118553                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3325656                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188570780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150172447                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       290753                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63781979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195174998                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84205209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28754733     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18311431     21.75%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12158148     14.44%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7934512      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8349755      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4043487      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3187448      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       725519      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       740176      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84205209                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935529     72.39%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180522     13.97%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176293     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125629337     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018067      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17102      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14515724      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7992217      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150172447                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762906                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1292344                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008606                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386133200                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252387307                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146756010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151464791                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       470164                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7214321                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2013                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2258835                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9044471                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         519844                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91032                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188604987                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375885                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18537156                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9431795                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1313960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2486009                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148195038                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13855599                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1977409                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21660007                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21014704                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7804408                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739693                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146801719                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146756010                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93556431                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268496054                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722800                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348446                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101155828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124552484                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64053029                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2129022                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75160738                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657148                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28411577     37.80%     37.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21108800     28.08%     65.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8770621     11.67%     77.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4363486      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4363400      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1761541      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1776044      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947737      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3657532      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75160738                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101155828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124552484                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18495795                       # Number of memory references committed
system.switch_cpus1.commit.loads             11322835                       # Number of loads committed
system.switch_cpus1.commit.membars              17102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17977832                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112212208                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2568884                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3657532                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260108719                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386261294                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 979372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101155828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124552484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101155828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842112                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842112                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187490                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187490                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665701388                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203872420                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190510925                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34204                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85184581                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31076182                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27177317                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1964711                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15599771                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14957610                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2230009                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61965                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36648519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172968763                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31076182                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17187619                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35608184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9646420                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4122107                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18065634                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       776932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84049344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.368462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48441160     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761597      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3233513      3.85%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3026192      3.60%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4996019      5.94%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5190738      6.18%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1227800      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          922649      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15249676     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84049344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364810                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030517                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37803874                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3983578                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34459933                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137101                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7664857                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3373094                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5660                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193466797                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7664857                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39389693                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1346056                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       455709                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32996263                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2196765                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188382140                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        751059                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       885004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    250026496                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    857441538                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    857441538                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162966524                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87059972                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22211                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10850                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5890592                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29028762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6297442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       105100                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2189588                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178334286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150588018                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198294                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53339759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146560114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84049344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791662                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.839853                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28964117     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15683701     18.66%     53.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13760700     16.37%     69.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8388835      9.98%     79.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8776645     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5182519      6.17%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2269597      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       606185      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417045      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84049344                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         590714     66.33%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189981     21.33%     87.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109868     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118089552     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1185246      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10835      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25957627     17.24%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5344758      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150588018                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767785                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             890563                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005914                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386314237                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231696216                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145701641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151478581                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       368583                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8257774                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          939                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          488                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1539397                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7664857                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         715290                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63338                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178355974                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       209100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29028762                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6297442                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10850                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          488                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1048069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1155464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2203533                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147792211                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24955586                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2795807                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30171031                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22345221                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5215445                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734964                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145863939                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145701641                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89518977                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218343348                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710423                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409992                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109524317                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124388325                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53968351                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1969920                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76384487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628450                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35020720     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16228856     21.25%     67.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9084767     11.89%     78.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3073254      4.02%     83.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2946390      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1233584      1.61%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3301008      4.32%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       956619      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4539289      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76384487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109524317                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124388325                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25529033                       # Number of memory references committed
system.switch_cpus2.commit.loads             20770988                       # Number of loads committed
system.switch_cpus2.commit.membars              10834                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19481930                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108575051                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1678864                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4539289                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250201874                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364384612                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1135237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109524317                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124388325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109524317                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.777769                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.777769                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.285729                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.285729                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       683763031                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190920932                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199524821                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21668                       # number of misc regfile writes
system.l2.replacements                          34452                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1069417                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67220                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.909209                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           642.887462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.013605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6461.695052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.651754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2688.232046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.224260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6340.185675                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6807.701695                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4049.290708                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5750.117743                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019619                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.197195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082038                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.193487                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.207755                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.123575                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175480                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81313                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39802                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  154456                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38268                       # number of Writeback hits
system.l2.Writeback_hits::total                 38268                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81313                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   154456                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81313                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33341                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39802                       # number of overall hits
system.l2.overall_hits::total                  154456                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14136                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6027                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14247                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34450                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6027                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14247                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34450                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14136                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6027                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14247                       # number of overall misses
system.l2.overall_misses::total                 34450                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       428567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    771862150                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       589732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    344064741                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       678258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    771912588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1889536036                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       428567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    771862150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       589732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    344064741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       678258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    771912588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1889536036                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       428567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    771862150                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       589732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    344064741                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       678258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    771912588                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1889536036                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              188906                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38268                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38268                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39368                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               188906                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39368                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              188906                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.263594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.182366                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.148100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.153094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.263594                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182366                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.148100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.153094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.263594                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182366                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54602.585597                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42123.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57087.230961                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45217.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54180.710887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54848.651263                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54602.585597                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42123.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57087.230961                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45217.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54180.710887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54848.651263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54602.585597                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42123.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57087.230961                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45217.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54180.710887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54848.651263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10216                       # number of writebacks
system.l2.writebacks::total                     10216                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6027                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34450                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34450                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    690561295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       509341                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    309290506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       591186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    689327246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1690643962                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    690561295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       509341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    309290506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       591186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    689327246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1690643962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    690561295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       509341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    309290506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       591186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    689327246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1690643962                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.148100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.263594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.182366                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.148100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.153094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.263594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.148100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.153094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.263594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182366                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48851.251769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36381.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51317.488966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39412.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48384.027936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49075.296430                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48851.251769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36381.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51317.488966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39412.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48384.027936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49075.296430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48851.251769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36381.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51317.488966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39412.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48384.027936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49075.296430                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996604                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015686353                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843350.912886                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996604                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15678692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15678692                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15678692                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15678692                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15678692                       # number of overall hits
system.cpu0.icache.overall_hits::total       15678692                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       518996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       518996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       518996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       518996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       518996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       518996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15678704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15678704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15678704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15678704                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15678704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15678704                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43249.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43249.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40021.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95449                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899887                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95705                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.118719                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495674                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504326                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635312                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709467                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709467                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17264                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344779                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344779                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344779                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344779                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355632                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355632                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           58                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355690                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355690                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10079676068                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10079676068                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2063700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2063700                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10081739768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10081739768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10081739768                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10081739768                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11990944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11990944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700469                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700469                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700469                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700469                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029658                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018055                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28342.995197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28342.995197                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35581.034483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35581.034483                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28344.175456                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28344.175456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28344.175456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28344.175456                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17262                       # number of writebacks
system.cpu0.dcache.writebacks::total            17262                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260183                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           58                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260241                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260241                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95449                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95449                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95449                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95449                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95449                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95449                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1538443136                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1538443136                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1538443136                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1538443136                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1538443136                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1538443136                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16117.959706                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16117.959706                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16117.959706                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16117.959706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16117.959706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16117.959706                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997722                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018514138                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199814.552916                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997722                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15554264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15554264                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15554264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15554264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15554264                       # number of overall hits
system.cpu1.icache.overall_hits::total       15554264                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15554281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15554281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15554281                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15554281                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15554281                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15554281                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39368                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169841477                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39624                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4286.328412                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.833508                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.166492                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905600                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094400                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10568194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10568194                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7139315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7139315                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17102                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17707509                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17707509                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17707509                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17707509                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102973                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102973                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102973                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102973                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102973                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3379908940                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3379908940                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3379908940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3379908940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3379908940                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3379908940                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10671167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10671167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7139315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7139315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17810482                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17810482                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17810482                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17810482                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009650                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009650                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005782                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32823.254057                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32823.254057                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32823.254057                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32823.254057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32823.254057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32823.254057                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8965                       # number of writebacks
system.cpu1.dcache.writebacks::total             8965                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63605                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63605                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63605                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39368                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39368                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39368                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39368                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39368                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    599356256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    599356256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    599356256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    599356256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    599356256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    599356256                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15224.452754                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15224.452754                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15224.452754                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15224.452754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15224.452754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15224.452754                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993927                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929531608                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1715002.966790                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993927                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024029                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18065618                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18065618                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18065618                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18065618                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18065618                       # number of overall hits
system.cpu2.icache.overall_hits::total       18065618                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       792994                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       792994                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       792994                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       792994                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       792994                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       792994                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18065634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18065634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18065634                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18065634                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18065634                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18065634                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49562.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49562.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49562.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49562.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49562.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49562.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       715622                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       715622                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       715622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       715622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       715622                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       715622                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47708.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47708.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47708.133333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47708.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47708.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47708.133333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54049                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232393754                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54305                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4279.417254                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.414761                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.585239                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.829745                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.170255                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22666507                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22666507                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4736358                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4736358                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10851                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10851                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10834                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10834                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27402865                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27402865                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27402865                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27402865                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       168816                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       168816                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       168816                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        168816                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       168816                       # number of overall misses
system.cpu2.dcache.overall_misses::total       168816                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6787779428                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6787779428                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6787779428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6787779428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6787779428                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6787779428                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22835323                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22835323                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4736358                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4736358                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10834                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10834                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27571681                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27571681                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27571681                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27571681                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007393                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007393                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006123                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006123                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006123                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006123                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40208.152237                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40208.152237                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40208.152237                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40208.152237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40208.152237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40208.152237                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12041                       # number of writebacks
system.cpu2.dcache.writebacks::total            12041                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114767                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114767                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114767                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114767                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54049                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54049                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54049                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54049                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54049                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54049                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1108772001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1108772001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1108772001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1108772001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1108772001                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1108772001                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20514.200096                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20514.200096                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20514.200096                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20514.200096                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20514.200096                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20514.200096                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
