#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 24 10:48:33 2024
# Process ID: 23680
# Current directory: C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21948 C:\XilinxDev\HACPXL2024\Image_filter_taak\Vivado\project_1\project_1.xpr
# Log file: C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/vivado.log
# Journal file: C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1\vivado.jou
# Running On: Beta, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 11, Host memory: 16312 MB
#-----------------------------------------------------------
start_gui
open_project C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_project managed_ip_project C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/ip_repo/managed_ip_project -part xc7z010iclg225-1L -ip
set_property target_language VHDL [current_project]
set_property target_simulator XSim [current_project]
close_project
set_property  ip_repo_paths  C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:applyConvolution:1.0 applyConvolution_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 98 -76} [get_bd_cells processing_system7_0]
set_property location {1 211 -87} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/applyConvolution_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins applyConvolution_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/applyConvolution_0/s_axi_control_r} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins applyConvolution_0/s_axi_control_r]
endgroup
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_length_width {23} \
] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 29 -34} [get_bd_cells xlconstant_0]
connect_bd_intf_net [get_bd_intf_pins applyConvolution_0/output_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins applyConvolution_0/image_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
delete_bd_objs [get_bd_cells xlconstant_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
regenerate_bd_layout
regenerate_bd_layout
set_property location {1 140 213} [get_bd_cells rst_ps7_0_100M]
startgroup
set_property location {5 1717 155} [get_bd_cells axi_mem_intercon]
set_property location {6 2087 165} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
make_wrapper -files [get_files C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
startgroup
endgroup
startgroup
set_property CONFIG.c_sg_length_width {8} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property CONFIG.c_s_axis_s2mm_tdata_width {32} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
