;redcode
;assert 1
	SPL 0, <410
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -10, -260
	SUB @300, @303
	SUB @0, @2
	ADD <130, 9
	ADD <130, 9
	JMZ 10, 20
	SLT #102, -100
	SUB -7, <-126
	MOV @-127, 100
	ADD @-13, 0
	ADD @0, @2
	MOV @-127, 100
	SUB @0, @2
	DJN -10, -260
	JMN <-807, 0
	SUB @121, 106
	CMP #30, 9
	SUB @0, @2
	SPL 100, 201
	SPL 100, 201
	JMZ 10, 20
	SUB #0, -3
	SPL 0, <410
	SUB @121, 103
	SUB -702, -12
	CMP @121, 106
	SUB @121, 103
	SUB @121, 101
	ADD <130, 9
	SUB @121, 103
	CMP #-307, <-120
	CMP 12, @10
	SUB 7, 188
	SPL 0, <410
	SPL 0, <410
	SUB #12, @200
	SLT 300, 90
	SPL 0, <2
	SPL 0, <2
	DJN -1, @-20
	JMN 12, #10
	CMP -207, <-120
	MOV -1, <-20
	ADD 10, 20
	ADD 10, 20
	ADD 210, 30
	ADD 210, 30
