<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW5AST-138B" pn="GW5AST-LV138FPG676AES">gw5ast138b-002</Device>
    <FileList>
        <File path="src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v" type="file.verilog" enable="1"/>
        <File path="src/ai/ai_top.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/ConvolutionInputGenerator_rtl_0_impl.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/ConvolutionInputGenerator_rtl_0_wrapper.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/swg_common.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/swg_pkg.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/FMPadding_rtl_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/axi2we.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/fmpadding.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/fmpadding_axi.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_MVAU_rtl_0_e7beb_18/MVAU_rtl_0_wrapper.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq/StreamingDataWidthConverter_rtl_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq/dwc.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq/dwc_axi.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d/Q_srl.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d/StreamingFIFO_rtl_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6/Q_srl.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6/StreamingFIFO_rtl_1.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a/Q_srl.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a/StreamingFIFO_rtl_2.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh/Q_srl.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh/StreamingFIFO_rtl_3.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5/Q_srl.v" type="file.verilog" enable="1"/>
        <File path="src/ai/code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5/StreamingFIFO_rtl_4.v" type="file.verilog" enable="1"/>
        <File path="src/ai/complementaryfunctions.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/hdl/finn_design_wrapper.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth/finn_design_FMPadding_rtl_0_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ipshared/bcb1/hdl/axilite_if.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ipshared/bcb1/hdl/memstream.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ipshared/bcb1/hdl/memstream_axi.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v" type="file.verilog" enable="1"/>
        <File path="src/ai/finn_design/synth/finn_design.v" type="file.verilog" enable="1"/>
        <File path="src/ai/gowin_multalu/gowin_multalu.v" type="file.verilog" enable="1"/>
        <File path="src/ai/mvu/mvu_4sx4u.sv" type="file.verilog" enable="0"/>
        <File path="src/ai/mvu/mvu_8sx8u_dsp48.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/mvu/mvu_vvu_8sx9_dsp58.sv" type="file.verilog" enable="0"/>
        <File path="src/ai/mvu/mvu_vvu_axi.sv" type="file.verilog" enable="1"/>
        <File path="src/ai/mvu/replay_buffer.sv" type="file.verilog" enable="1"/>
        <File path="src/camera/camera_init/camera_init.v" type="file.verilog" enable="1"/>
        <File path="src/camera/camera_init/i2c_control/i2c_bit_shift.v" type="file.verilog" enable="1"/>
        <File path="src/camera/camera_init/i2c_control/i2c_control.v" type="file.verilog" enable="1"/>
        <File path="src/camera/camera_init/ov5640_init_table_jpeg.v" type="file.verilog" enable="1"/>
        <File path="src/camera/camera_init/ov5640_init_table_raw.v" type="file.verilog" enable="1"/>
        <File path="src/camera/camera_init/ov5640_init_table_rgb.v" type="file.verilog" enable="1"/>
        <File path="src/camera/dvp_capture/DVP_Capture_raw.v" type="file.verilog" enable="1"/>
        <File path="src/camera/dvp_capture/DVP_Capture_rgb565.v" type="file.verilog" enable="1"/>
        <File path="src/ddr/ddr3_ctrl_2port/ddr3_ctrl_2port.v" type="file.verilog" enable="1"/>
        <File path="src/ddr/ddr3_ctrl_2port/fifo_ddr3_adapter.v" type="file.verilog" enable="1"/>
        <File path="src/ddr/ddr3_memory_interface/ddr3_memory_interface.v" type="file.verilog" enable="1"/>
        <File path="src/ddr/fifo_top/rd_data_fifo.v" type="file.verilog" enable="1"/>
        <File path="src/ddr/fifo_top/wr_data_fifo.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_pll/camera_pll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_pll/ddr_pll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_pll/hdmi_pll.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/dvi-tx/dvi_tx_clk_drv.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/dvi-tx/dvi_tx_tmds_enc.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/dvi-tx/dvi_tx_tmds_phy.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/dvi-tx/dvi_tx_top.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/reset.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/video-misc/disp_driver.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/video-misc/video_timing_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/isp/awb/awb_top.v" type="file.verilog" enable="1"/>
        <File path="src/isp/awb/integer_division/integer_division.v" type="file.verilog" enable="1"/>
        <File path="src/isp/awb/integer_division_top.v" type="file.verilog" enable="1"/>
        <File path="src/isp/blc/isp_blc.v" type="file.verilog" enable="1"/>
        <File path="src/isp/bnr/isp_bnr.v" type="file.verilog" enable="1"/>
        <File path="src/isp/ccm/ccm_top.v" type="file.verilog" enable="1"/>
        <File path="src/isp/ccm/lut_multiplier.v" type="file.verilog" enable="1"/>
        <File path="src/isp/cfa/cfa_top.v" type="file.verilog" enable="1"/>
        <File path="src/isp/dpc/isp_dpc.v" type="file.verilog" enable="1"/>
        <File path="src/isp/gamma/gamma_lut/gamma_lut.v" type="file.verilog" enable="1"/>
        <File path="src/isp/gamma/gamma_top.v" type="file.verilog" enable="1"/>
        <File path="src/isp/isp_top.v" type="file.verilog" enable="1"/>
        <File path="src/test/test_pattern_gen.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_rx.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_top.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_tx.v" type="file.verilog" enable="1"/>
        <File path="src/top.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
