Timing Analyzer report for rooth
Mon Mar 13 23:32:39 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'refer_clk'
 15. Slow 1200mV 85C Model Hold: 'refer_clk'
 16. Slow 1200mV 85C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'refer_clk'
 26. Slow 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'refer_clk'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'refer_clk'
 36. Fast 1200mV 0C Model Hold: 'refer_clk'
 37. Fast 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; rooth                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.07        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  39.3%      ;
;     Processor 3            ;  24.3%      ;
;     Processor 4            ;  23.9%      ;
;     Processors 5-6         ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; rooth.sdc     ; OK     ; Mon Mar 13 23:32:34 2023 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.000  ; 500.0 MHz ; 0.000 ; 1.000  ; 50.00      ; 1         ; 10          ;       ;        ;           ;            ; false    ; refer_clk ; clk_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; refer_clk                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                            ; { refer_clk }                                                ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+----------+-----------------+----------------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                               ; Note ;
+----------+-----------------+----------------------------------------------------------+------+
; 31.8 MHz ; 31.8 MHz        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 90.8 MHz ; 90.8 MHz        ; refer_clk                                                ;      ;
+----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -29.447 ; -34443.854    ;
; refer_clk                                                ; -13.215 ; -1211.688     ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; refer_clk                                                ; 0.425 ; 0.000         ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.487 ; -1450.773     ;
; refer_clk                                                ; 9.655  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -29.447 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.366     ;
; -29.447 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.366     ;
; -29.447 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.366     ;
; -29.447 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.366     ;
; -29.447 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.366     ;
; -29.447 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.366     ;
; -29.353 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.272     ;
; -29.353 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.272     ;
; -29.353 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.272     ;
; -29.353 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.272     ;
; -29.353 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.272     ;
; -29.353 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.272     ;
; -29.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.035     ;
; -29.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.035     ;
; -29.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.035     ;
; -29.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.035     ;
; -29.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.035     ;
; -29.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.035     ;
; -29.086 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.005     ;
; -29.086 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.005     ;
; -29.086 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.005     ;
; -29.086 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.005     ;
; -29.086 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.005     ;
; -29.086 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 31.005     ;
; -29.032 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[0]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.084     ; 30.949     ;
; -29.032 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[2]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.084     ; 30.949     ;
; -29.032 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[1]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.084     ; 30.949     ;
; -29.003 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.373      ; 31.377     ;
; -28.969 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 31.329     ;
; -28.969 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 31.329     ;
; -28.938 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.432      ; 31.371     ;
; -28.938 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[0]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.084     ; 30.855     ;
; -28.938 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[2]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.084     ; 30.855     ;
; -28.938 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[1]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.084     ; 30.855     ;
; -28.909 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.373      ; 31.283     ;
; -28.903 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 31.262     ;
; -28.903 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 31.262     ;
; -28.895 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 31.304     ;
; -28.895 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 31.304     ;
; -28.895 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[25]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 31.304     ;
; -28.894 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[3]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.430      ; 31.325     ;
; -28.894 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[3]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.430      ; 31.325     ;
; -28.891 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.381      ; 31.273     ;
; -28.881 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.801     ;
; -28.881 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.801     ;
; -28.881 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.801     ;
; -28.881 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.801     ;
; -28.881 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.801     ;
; -28.881 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.801     ;
; -28.877 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.797     ;
; -28.877 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.797     ;
; -28.877 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.797     ;
; -28.877 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.797     ;
; -28.877 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.797     ;
; -28.877 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.081     ; 30.797     ;
; -28.875 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 31.235     ;
; -28.875 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 31.235     ;
; -28.856 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.365      ; 31.222     ;
; -28.844 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.432      ; 31.277     ;
; -28.829 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.392      ; 31.222     ;
; -28.809 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 31.168     ;
; -28.809 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 31.168     ;
; -28.801 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 31.210     ;
; -28.801 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 31.210     ;
; -28.801 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[25]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 31.210     ;
; -28.800 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[3]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.430      ; 31.231     ;
; -28.800 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[3]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.430      ; 31.231     ;
; -28.797 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.381      ; 31.179     ;
; -28.790 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 31.167     ;
; -28.790 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 31.167     ;
; -28.789 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.397      ; 31.187     ;
; -28.788 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[7]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.356      ; 31.145     ;
; -28.788 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[17]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.356      ; 31.145     ;
; -28.788 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[12]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.356      ; 31.145     ;
; -28.788 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[4]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.356      ; 31.145     ;
; -28.788 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.356      ; 31.145     ;
; -28.765 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.433      ; 31.199     ;
; -28.765 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.433      ; 31.199     ;
; -28.765 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.433      ; 31.199     ;
; -28.765 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.433      ; 31.199     ;
; -28.765 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[27]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.433      ; 31.199     ;
; -28.762 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.365      ; 31.128     ;
; -28.757 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.068     ; 30.690     ;
; -28.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.353      ; 31.101     ;
; -28.746 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.665     ;
; -28.746 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.665     ;
; -28.746 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.665     ;
; -28.746 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.665     ;
; -28.746 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.665     ;
; -28.746 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.665     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
; -28.740 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 30.659     ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -13.215 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 15.480     ;
; -13.183 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 15.448     ;
; -13.152 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 15.428     ;
; -13.124 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 15.390     ;
; -12.998 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 15.263     ;
; -12.924 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 15.180     ;
; -12.914 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 15.190     ;
; -12.874 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 15.140     ;
; -12.869 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 15.134     ;
; -12.727 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.993     ;
; -12.682 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 14.957     ;
; -12.642 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.908     ;
; -12.632 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.267     ; 14.433     ;
; -12.610 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.876     ;
; -12.607 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 14.878     ;
; -12.588 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.834     ;
; -12.585 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.831     ;
; -12.575 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.841     ;
; -12.575 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 14.846     ;
; -12.572 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 14.848     ;
; -12.544 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.811     ;
; -12.479 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 14.751     ;
; -12.444 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 14.719     ;
; -12.418 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.684     ;
; -12.410 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.656     ;
; -12.402 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[4]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 14.680     ;
; -12.383 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 14.640     ;
; -12.380 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.237      ; 14.685     ;
; -12.373 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 14.629     ;
; -12.340 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 14.611     ;
; -12.316 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 14.578     ;
; -12.294 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.561     ;
; -12.289 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.555     ;
; -12.231 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.186      ; 14.485     ;
; -12.225 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.471     ;
; -12.216 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 14.488     ;
; -12.211 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 14.482     ;
; -12.197 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.443     ;
; -12.192 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.457     ;
; -12.188 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.434     ;
; -12.174 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.440     ;
; -12.159 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.426     ;
; -12.157 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.422     ;
; -12.147 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.414     ;
; -12.142 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.237      ; 14.447     ;
; -12.141 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 14.409     ;
; -12.122 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.389     ;
; -12.111 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[2]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 14.389     ;
; -12.102 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 14.377     ;
; -12.098 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[4]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.330     ; 13.836     ;
; -12.074 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 14.355     ;
; -12.069 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 14.341     ;
; -12.048 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.313     ;
; -12.037 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 14.292     ;
; -12.034 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[7]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.268     ; 13.834     ;
; -12.024 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.261     ; 13.831     ;
; -12.015 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.282     ;
; -12.013 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 14.259     ;
; -12.008 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 14.255     ;
; -12.005 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 14.252     ;
; -12.002 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.269     ;
; -11.990 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 14.247     ;
; -11.967 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 14.239     ;
; -11.956 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[28]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 14.232     ;
; -11.945 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 14.197     ;
; -11.942 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 14.194     ;
; -11.940 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[3]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.209      ; 14.217     ;
; -11.924 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.190     ;
; -11.919 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.184     ;
; -11.891 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 14.159     ;
; -11.886 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 14.153     ;
; -11.870 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.227      ; 14.165     ;
; -11.866 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 14.138     ;
; -11.866 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 14.148     ;
; -11.855 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.120     ;
; -11.848 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 14.121     ;
; -11.848 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 14.131     ;
; -11.838 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.227      ; 14.133     ;
; -11.837 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 14.084     ;
; -11.837 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.103     ;
; -11.836 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 14.117     ;
; -11.829 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 14.101     ;
; -11.829 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 14.111     ;
; -11.818 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.083     ;
; -11.806 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[28]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 14.081     ;
; -11.802 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 14.060     ;
; -11.802 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 14.054     ;
; -11.800 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 14.057     ;
; -11.800 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.237      ; 14.105     ;
; -11.777 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.198      ; 14.043     ;
; -11.775 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.195      ; 14.038     ;
; -11.772 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 14.068     ;
; -11.765 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 14.027     ;
; -11.751 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[5]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.209      ; 14.028     ;
; -11.744 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 14.012     ;
; -11.737 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 13.983     ;
; -11.722 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 13.994     ;
; -11.722 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 14.004     ;
; -11.711 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 13.976     ;
; -11.706 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[6]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 14.008     ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.425 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[10]                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a10~portb_datain_reg0 ; refer_clk    ; refer_clk   ; 0.000        ; 0.480      ; 1.159      ;
; 0.444 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[12]                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a12~portb_datain_reg0 ; refer_clk    ; refer_clk   ; 0.000        ; 0.481      ; 1.179      ;
; 0.450 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[1]                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~portb_datain_reg0  ; refer_clk    ; refer_clk   ; 0.000        ; 0.496      ; 1.200      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag        ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                                             ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[31]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[31]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[30]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[30]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[29]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[29]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[28]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[28]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[27]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[27]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[26]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[26]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[25]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[25]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[24]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[24]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[23]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[23]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[22]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[22]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[21]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[21]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[20]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[20]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[19]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[19]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[18]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[18]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[17]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[17]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[16]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[16]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[15]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[15]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[13]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[13]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[12]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[12]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[11]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[11]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[10]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[10]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[9]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[9]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[7]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[7]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[6]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[6]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[5]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[5]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[4]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[4]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[3]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[3]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[2]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[2]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[1]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[1]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[0]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[0]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                                                                                                               ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[12]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[12]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[9]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[9]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[8]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[8]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[7]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[7]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[6]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[6]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[4]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[4]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[3]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[3]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[2]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[2]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[1]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[1]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[0]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[0]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_IDLE               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_IDLE                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_val_en_wait                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_val_en_wait                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[7]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[7]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[5]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[5]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[4]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[4]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[3]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[3]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[2]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[2]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[1]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[1]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[0]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[0]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[8]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[8]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|restart_initial                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|restart_initial                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[6]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[6]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[0]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[0]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[2]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[2]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[0]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[0]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[1]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[1]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[2]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[2]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[3]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[3]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[4]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[4]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[5]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[5]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[7]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[7]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_RSD_WRAM           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_RSD_WRAM                                                                                                ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_start_en                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_start_en                                                                                                          ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sd_rsd_wram_flag                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sd_rsd_wram_flag                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag    ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                         ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[11]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[11]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[10]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[10]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[5]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[5]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[5]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[5]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[1]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[1]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[6]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[6]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[7]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[7]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[4]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[4]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[3]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[3]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.479 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[2]                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a2~portb_datain_reg0  ; refer_clk    ; refer_clk   ; 0.000        ; 0.491      ; 1.224      ;
; 0.499 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[1]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[6]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[13]                                                                                                           ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[5]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[11]                                                                                                           ; refer_clk    ; refer_clk   ; 0.000        ; 0.082      ; 0.795      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.451 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; timer:timer_0|timer_ctrl[2]                                                     ; timer:timer_0|timer_ctrl[2]                                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|uart_status[0]                                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|divisor_r[31]                                       ; rooth:u_rooth_0|div:u_div_0|divisor_r[31]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.463 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.464 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.484 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.498 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[11]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[11]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[13]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[13]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[18]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[18]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[14]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[14]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[1]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.506 ; rooth:u_rooth_0|div:u_div_0|count[4]                                            ; rooth:u_rooth_0|div:u_div_0|count[3]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; rooth:u_rooth_0|div:u_div_0|count[17]                                           ; rooth:u_rooth_0|div:u_div_0|count[16]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; uart:uart_0|rx_q0                                                               ; uart:uart_0|rx_q1                                                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.802      ;
; 0.508 ; rooth:u_rooth_0|div:u_div_0|count[16]                                           ; rooth:u_rooth_0|div:u_div_0|count[15]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; rooth:u_rooth_0|div:u_div_0|count[22]                                           ; rooth:u_rooth_0|div:u_div_0|count[21]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; rooth:u_rooth_0|div:u_div_0|count[14]                                           ; rooth:u_rooth_0|div:u_div_0|count[13]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; rooth:u_rooth_0|div:u_div_0|count[9]                                            ; rooth:u_rooth_0|div:u_div_0|count[8]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; rooth:u_rooth_0|div:u_div_0|count[3]                                            ; rooth:u_rooth_0|div:u_div_0|count[2]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; rooth:u_rooth_0|div:u_div_0|count[1]                                            ; rooth:u_rooth_0|div:u_div_0|count[0]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; rooth:u_rooth_0|div:u_div_0|count[24]                                           ; rooth:u_rooth_0|div:u_div_0|count[23]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; rooth:u_rooth_0|div:u_div_0|count[29]                                           ; rooth:u_rooth_0|div:u_div_0|count[28]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; rooth:u_rooth_0|div:u_div_0|count[2]                                            ; rooth:u_rooth_0|div:u_div_0|count[1]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; rooth:u_rooth_0|div:u_div_0|count[8]                                            ; rooth:u_rooth_0|div:u_div_0|count[7]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.511 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.511 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; rooth:u_rooth_0|div:u_div_0|count[7]                                            ; rooth:u_rooth_0|div:u_div_0|count[6]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.806      ;
; 0.515 ; uart:uart_0|state.S_SEND_BYTE                                                   ; uart:uart_0|state.S_STOP                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.810      ;
; 0.515 ; rooth:u_rooth_0|div:u_div_0|div_result[6]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[7]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.809      ;
; 0.515 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.810      ;
; 0.515 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[2]         ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[17]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.810      ;
; 0.516 ; rooth:u_rooth_0|div:u_div_0|div_result[4]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[5]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.811      ;
; 0.517 ; rooth:u_rooth_0|div:u_div_0|div_result[11]                                      ; rooth:u_rooth_0|div:u_div_0|div_result[12]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; rooth:u_rooth_0|div:u_div_0|div_result[7]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[8]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.524 ; spi:u_spi_O|rdata[6]                                                            ; spi:u_spi_O|rdata[7]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.819      ;
; 0.525 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.820      ;
; 0.525 ; spi:u_spi_O|rdata[4]                                                            ; spi:u_spi_O|rdata[5]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.820      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 33.58 MHz ; 33.58 MHz       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.74 MHz ; 94.74 MHz       ; refer_clk                                                ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -27.779 ; -32477.072    ;
; refer_clk                                                ; -12.481 ; -1132.955     ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
; refer_clk                                                ; 0.400 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.487 ; -1450.773     ;
; refer_clk                                                ; 9.663  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -27.779 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.708     ;
; -27.779 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.708     ;
; -27.779 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.708     ;
; -27.779 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.708     ;
; -27.779 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.708     ;
; -27.779 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.708     ;
; -27.686 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.615     ;
; -27.686 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.615     ;
; -27.686 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.615     ;
; -27.686 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.615     ;
; -27.686 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.615     ;
; -27.686 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.615     ;
; -27.453 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.382     ;
; -27.453 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.382     ;
; -27.453 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.382     ;
; -27.453 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.382     ;
; -27.453 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.382     ;
; -27.453 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.382     ;
; -27.425 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.354     ;
; -27.425 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.354     ;
; -27.425 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.354     ;
; -27.425 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.354     ;
; -27.425 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.354     ;
; -27.425 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.354     ;
; -27.416 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.751     ;
; -27.416 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.751     ;
; -27.387 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[0]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.076     ; 29.313     ;
; -27.387 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[2]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.076     ; 29.313     ;
; -27.387 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[1]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.076     ; 29.313     ;
; -27.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 29.720     ;
; -27.342 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.334      ; 29.678     ;
; -27.342 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.334      ; 29.678     ;
; -27.323 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.658     ;
; -27.323 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.658     ;
; -27.305 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.338      ; 29.645     ;
; -27.296 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.416      ; 29.714     ;
; -27.294 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[0]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.076     ; 29.220     ;
; -27.294 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[2]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.076     ; 29.220     ;
; -27.294 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[1]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.076     ; 29.220     ;
; -27.274 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 29.627     ;
; -27.257 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.384      ; 29.643     ;
; -27.257 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.384      ; 29.643     ;
; -27.257 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[25]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.384      ; 29.643     ;
; -27.253 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[3]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 29.663     ;
; -27.253 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[3]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 29.663     ;
; -27.249 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.334      ; 29.585     ;
; -27.249 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.334      ; 29.585     ;
; -27.246 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.369      ; 29.617     ;
; -27.222 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 29.583     ;
; -27.222 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 29.583     ;
; -27.218 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.147     ;
; -27.218 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.147     ;
; -27.218 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.147     ;
; -27.218 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.147     ;
; -27.218 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.147     ;
; -27.218 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.147     ;
; -27.212 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.338      ; 29.552     ;
; -27.203 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.370      ; 29.575     ;
; -27.203 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.416      ; 29.621     ;
; -27.196 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.125     ;
; -27.196 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.125     ;
; -27.196 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.125     ;
; -27.196 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.125     ;
; -27.196 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.125     ;
; -27.196 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.125     ;
; -27.194 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.062     ; 29.134     ;
; -27.165 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[7]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.500     ;
; -27.165 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[17]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.500     ;
; -27.165 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[12]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.500     ;
; -27.165 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[4]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.500     ;
; -27.165 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.333      ; 29.500     ;
; -27.164 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.384      ; 29.550     ;
; -27.164 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.384      ; 29.550     ;
; -27.164 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[25]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.384      ; 29.550     ;
; -27.160 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 29.538     ;
; -27.160 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[3]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 29.570     ;
; -27.160 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[3]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.408      ; 29.570     ;
; -27.153 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.369      ; 29.524     ;
; -27.135 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 29.550     ;
; -27.135 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 29.550     ;
; -27.135 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 29.550     ;
; -27.135 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 29.550     ;
; -27.135 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[27]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 29.550     ;
; -27.129 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 29.490     ;
; -27.129 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.359      ; 29.490     ;
; -27.111 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_res_op_o[1]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.352      ; 29.465     ;
; -27.111 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.352      ; 29.465     ;
; -27.110 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.370      ; 29.482     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.330      ; 29.434     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.031     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.031     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.031     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.031     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.031     ;
; -27.102 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.031     ;
; -27.101 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.062     ; 29.041     ;
; -27.100 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.029     ;
; -27.100 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.029     ;
; -27.100 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.029     ;
; -27.100 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[1]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 29.029     ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -12.481 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.185      ; 14.725     ;
; -12.218 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.173      ; 14.450     ;
; -12.181 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.173      ; 14.413     ;
; -12.151 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 14.384     ;
; -12.113 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.185      ; 14.357     ;
; -12.071 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.173      ; 14.303     ;
; -12.070 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 14.313     ;
; -12.022 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.166      ; 14.247     ;
; -11.951 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.173      ; 14.183     ;
; -11.936 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 14.169     ;
; -11.873 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 14.106     ;
; -11.836 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 14.069     ;
; -11.817 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.185      ; 14.061     ;
; -11.816 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 14.049     ;
; -11.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 14.040     ;
; -11.798 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[4]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 14.044     ;
; -11.751 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 14.021     ;
; -11.731 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.262     ; 13.528     ;
; -11.726 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 13.959     ;
; -11.702 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 13.945     ;
; -11.662 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.878     ;
; -11.662 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 13.895     ;
; -11.659 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.875     ;
; -11.628 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.181      ; 13.868     ;
; -11.622 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.169      ; 13.850     ;
; -11.606 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 13.839     ;
; -11.592 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 13.829     ;
; -11.591 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.825     ;
; -11.591 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.181      ; 13.831     ;
; -11.561 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.182      ; 13.802     ;
; -11.555 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 13.792     ;
; -11.525 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 13.763     ;
; -11.524 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[2]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 13.770     ;
; -11.485 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[4]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.320     ; 13.224     ;
; -11.485 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.164      ; 13.708     ;
; -11.481 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.181      ; 13.721     ;
; -11.480 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 13.731     ;
; -11.479 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.164      ; 13.702     ;
; -11.471 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.705     ;
; -11.445 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 13.682     ;
; -11.433 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.649     ;
; -11.432 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 13.665     ;
; -11.406 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 13.649     ;
; -11.396 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[3]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.186      ; 13.641     ;
; -11.383 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.653     ;
; -11.366 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.167      ; 13.592     ;
; -11.361 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.181      ; 13.601     ;
; -11.346 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.182      ; 13.587     ;
; -11.336 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[28]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.185      ; 13.580     ;
; -11.325 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 13.562     ;
; -11.317 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.158      ; 13.534     ;
; -11.317 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.551     ;
; -11.314 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.158      ; 13.531     ;
; -11.310 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 13.548     ;
; -11.304 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.538     ;
; -11.293 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.509     ;
; -11.288 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.523     ;
; -11.267 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.501     ;
; -11.264 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 13.511     ;
; -11.251 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.486     ;
; -11.247 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[7]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.263     ; 13.043     ;
; -11.237 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.472     ;
; -11.235 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.167      ; 13.461     ;
; -11.227 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 13.474     ;
; -11.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.182      ; 13.467     ;
; -11.221 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.177      ; 13.457     ;
; -11.210 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.426     ;
; -11.209 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.425     ;
; -11.197 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 13.445     ;
; -11.190 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 13.428     ;
; -11.157 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.391     ;
; -11.144 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.165      ; 13.368     ;
; -11.143 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 13.402     ;
; -11.141 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.376     ;
; -11.141 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.254     ; 12.946     ;
; -11.117 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 13.364     ;
; -11.112 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 13.363     ;
; -11.108 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.183      ; 13.350     ;
; -11.106 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 13.365     ;
; -11.088 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.158      ; 13.305     ;
; -11.087 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.357     ;
; -11.076 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.336     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.165      ; 13.296     ;
; -11.072 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.182      ; 13.313     ;
; -11.071 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.183      ; 13.313     ;
; -11.069 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.165      ; 13.293     ;
; -11.068 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[4]                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 13.340     ;
; -11.043 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.259     ;
; -11.041 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 13.284     ;
; -11.037 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.271     ;
; -11.036 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.162      ; 13.257     ;
; -11.036 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 13.274     ;
; -11.033 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.162      ; 13.254     ;
; -11.032 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.177      ; 13.268     ;
; -11.028 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a6~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.283     ;
; -11.022 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.257     ;
; -11.021 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.256     ;
; -11.006 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.177      ; 13.242     ;
; -10.997 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 13.244     ;
; -10.996 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 13.255     ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.399 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; timer:timer_0|timer_ctrl[2]                                                     ; timer:timer_0|timer_ctrl[2]                                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|divisor_r[31]                                       ; rooth:u_rooth_0|div:u_div_0|divisor_r[31]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|uart_status[0]                                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.717      ;
; 0.469 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[1]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[13]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[13]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[11]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[11]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[18]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[18]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[14]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[14]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; rooth:u_rooth_0|div:u_div_0|count[4]                                            ; rooth:u_rooth_0|div:u_div_0|count[3]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.742      ;
; 0.476 ; rooth:u_rooth_0|div:u_div_0|count[16]                                           ; rooth:u_rooth_0|div:u_div_0|count[15]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; rooth:u_rooth_0|div:u_div_0|count[17]                                           ; rooth:u_rooth_0|div:u_div_0|count[16]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; rooth:u_rooth_0|div:u_div_0|count[29]                                           ; rooth:u_rooth_0|div:u_div_0|count[28]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; rooth:u_rooth_0|div:u_div_0|count[2]                                            ; rooth:u_rooth_0|div:u_div_0|count[1]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; rooth:u_rooth_0|div:u_div_0|count[22]                                           ; rooth:u_rooth_0|div:u_div_0|count[21]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; rooth:u_rooth_0|div:u_div_0|count[8]                                            ; rooth:u_rooth_0|div:u_div_0|count[7]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; rooth:u_rooth_0|div:u_div_0|count[1]                                            ; rooth:u_rooth_0|div:u_div_0|count[0]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[2]         ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[17]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.478 ; rooth:u_rooth_0|div:u_div_0|count[24]                                           ; rooth:u_rooth_0|div:u_div_0|count[23]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; rooth:u_rooth_0|div:u_div_0|count[14]                                           ; rooth:u_rooth_0|div:u_div_0|count[13]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; rooth:u_rooth_0|div:u_div_0|count[9]                                            ; rooth:u_rooth_0|div:u_div_0|count[8]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; rooth:u_rooth_0|div:u_div_0|count[3]                                            ; rooth:u_rooth_0|div:u_div_0|count[2]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; uart:uart_0|rx_q0                                                               ; uart:uart_0|rx_q1                                                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.479 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.481 ; rooth:u_rooth_0|div:u_div_0|count[7]                                            ; rooth:u_rooth_0|div:u_div_0|count[6]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.750      ;
; 0.483 ; uart:uart_0|state.S_SEND_BYTE                                                   ; uart:uart_0|state.S_STOP                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.752      ;
; 0.483 ; rooth:u_rooth_0|div:u_div_0|div_result[11]                                      ; rooth:u_rooth_0|div:u_div_0|div_result[12]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.752      ;
; 0.484 ; rooth:u_rooth_0|div:u_div_0|div_result[6]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[7]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; rooth:u_rooth_0|div:u_div_0|div_result[4]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[5]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.487 ; rooth:u_rooth_0|div:u_div_0|div_result[7]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[8]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.489 ; spi:u_spi_O|rdata[6]                                                            ; spi:u_spi_O|rdata[7]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.759      ;
; 0.490 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.760      ;
; 0.490 ; spi:u_spi_O|rdata[4]                                                            ; spi:u_spi_O|rdata[5]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.760      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[31]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[31]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[30]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[30]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[29]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[29]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[28]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[28]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[27]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[27]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[26]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[26]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[25]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[25]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[24]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[24]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[23]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[23]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[22]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[22]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[21]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[21]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[20]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[20]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[19]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[19]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[18]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[18]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[17]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[17]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[16]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[16]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[15]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[15]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[13]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[13]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[12]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[12]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[11]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[11]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[10]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[10]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[9]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[9]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[7]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[7]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[6]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[6]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[5]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[5]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[4]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[4]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[3]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[3]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[2]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[2]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[1]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[1]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[0]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[0]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_IDLE               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_IDLE                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[1]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[1]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[6]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[6]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[0]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[0]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[2]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[2]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_RSD_WRAM           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_RSD_WRAM                                                                                                ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag    ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                         ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag        ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                                             ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                                                                                                               ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[12]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[12]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[11]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[11]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[10]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[10]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[9]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[9]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[8]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[8]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[7]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[7]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[6]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[6]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[5]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[5]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[4]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[4]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[3]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[3]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[2]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[2]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[1]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[1]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[0]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[0]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_val_en_wait                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_val_en_wait                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[7]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[7]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[5]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[5]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[4]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[4]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[3]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[3]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[2]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[2]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[0]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[0]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[8]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[8]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|restart_initial                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|restart_initial                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[5]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[5]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[1]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[1]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[6]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[6]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[7]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[7]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[4]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[4]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[3]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[3]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[0]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[0]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[1]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[1]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[2]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[2]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[3]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[3]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[4]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[4]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[5]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[5]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[7]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[7]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_start_en                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_start_en                                                                                                          ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sd_rsd_wram_flag                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sd_rsd_wram_flag                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.406 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[10]                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a10~portb_datain_reg0 ; refer_clk    ; refer_clk   ; 0.000        ; 0.425      ; 1.061      ;
; 0.423 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[12]                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a12~portb_datain_reg0 ; refer_clk    ; refer_clk   ; 0.000        ; 0.426      ; 1.079      ;
; 0.430 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[1]                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~portb_datain_reg0  ; refer_clk    ; refer_clk   ; 0.000        ; 0.435      ; 1.095      ;
; 0.456 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[2]                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a2~portb_datain_reg0  ; refer_clk    ; refer_clk   ; 0.000        ; 0.430      ; 1.116      ;
; 0.469 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[1]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[8]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[13]                                                                                                           ; refer_clk    ; refer_clk   ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[6]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.073      ; 0.738      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -12.017 ; -12280.484    ;
; refer_clk                                                ; -4.925  ; -405.223      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; refer_clk                                                ; 0.158 ; 0.000         ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000         ;
; refer_clk                                                ; 9.327 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -12.017 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.967     ;
; -12.017 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.967     ;
; -12.017 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.967     ;
; -12.017 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.967     ;
; -12.017 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.967     ;
; -12.017 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.967     ;
; -11.990 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.940     ;
; -11.990 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.940     ;
; -11.990 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.940     ;
; -11.990 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.940     ;
; -11.990 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.940     ;
; -11.990 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.940     ;
; -11.924 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.874     ;
; -11.924 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.874     ;
; -11.924 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.874     ;
; -11.924 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.874     ;
; -11.924 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.874     ;
; -11.924 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.874     ;
; -11.873 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.823     ;
; -11.873 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.823     ;
; -11.873 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.823     ;
; -11.873 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.823     ;
; -11.873 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.823     ;
; -11.873 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.823     ;
; -11.849 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.150      ; 13.986     ;
; -11.829 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[0]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.779     ;
; -11.829 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[2]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.779     ;
; -11.829 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[1]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.779     ;
; -11.829 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 13.960     ;
; -11.829 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 13.960     ;
; -11.822 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.150      ; 13.959     ;
; -11.820 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.944     ;
; -11.818 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.168      ; 13.973     ;
; -11.815 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.764     ;
; -11.815 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.764     ;
; -11.815 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.764     ;
; -11.815 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.764     ;
; -11.815 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.764     ;
; -11.815 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[2]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.764     ;
; -11.807 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.937     ;
; -11.807 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.937     ;
; -11.802 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[0]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.752     ;
; -11.802 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[2]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.752     ;
; -11.802 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o[1]   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.752     ;
; -11.802 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 13.933     ;
; -11.802 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 13.933     ;
; -11.796 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.164      ; 13.947     ;
; -11.796 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.164      ; 13.947     ;
; -11.796 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[25]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.164      ; 13.947     ;
; -11.793 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[18]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.917     ;
; -11.791 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[3]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.169      ; 13.947     ;
; -11.791 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[3]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.169      ; 13.947     ;
; -11.791 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.168      ; 13.946     ;
; -11.788 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.148      ; 13.923     ;
; -11.780 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.910     ;
; -11.780 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.910     ;
; -11.777 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.148      ; 13.912     ;
; -11.774 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[7]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.898     ;
; -11.774 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[17]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.898     ;
; -11.774 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[12]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.898     ;
; -11.774 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[4]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.898     ;
; -11.774 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.898     ;
; -11.769 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.164      ; 13.920     ;
; -11.769 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.164      ; 13.920     ;
; -11.769 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[25]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.164      ; 13.920     ;
; -11.768 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.717     ;
; -11.768 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.717     ;
; -11.768 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.717     ;
; -11.768 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.717     ;
; -11.768 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.717     ;
; -11.768 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[3]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 13.717     ;
; -11.764 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[3]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.169      ; 13.920     ;
; -11.764 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[3]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.169      ; 13.920     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.039     ; 13.709     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.039     ; 13.709     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.039     ; 13.709     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.039     ; 13.709     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.039     ; 13.709     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|reg_wr_adder_o[4]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.039     ; 13.709     ;
; -11.761 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.148      ; 13.896     ;
; -11.760 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_res_op_o[1]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.903     ;
; -11.760 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.903     ;
; -11.760 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.145      ; 13.892     ;
; -11.760 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.145      ; 13.892     ;
; -11.756 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.150      ; 13.893     ;
; -11.750 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.148      ; 13.885     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.149      ; 13.883     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.031     ; 13.703     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[7]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.871     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[17]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.871     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[12]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.871     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[4]           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.871     ;
; -11.747 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.137      ; 13.871     ;
; -11.744 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.694     ;
; -11.744 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.694     ;
; -11.744 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.694     ;
; -11.744 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.694     ;
; -11.744 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[17]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.694     ;
; -11.744 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 13.694     ;
; -11.741 ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[4]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.172      ; 13.900     ;
+---------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -4.925 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 7.040      ;
; -4.785 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.081      ; 6.895      ;
; -4.766 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.081      ; 6.876      ;
; -4.756 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.870      ;
; -4.705 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.816      ;
; -4.687 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.802      ;
; -4.661 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.774      ;
; -4.642 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.755      ;
; -4.633 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.744      ;
; -4.626 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.077      ; 6.732      ;
; -4.625 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.739      ;
; -4.624 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.081      ; 6.734      ;
; -4.614 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.725      ;
; -4.584 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.695      ;
; -4.573 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.081      ; 6.683      ;
; -4.555 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[4]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.088      ; 6.672      ;
; -4.550 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.665      ;
; -4.540 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.653      ;
; -4.535 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.647      ;
; -4.533 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.662      ;
; -4.518 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.632      ;
; -4.513 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.624      ;
; -4.504 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.618      ;
; -4.498 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.609      ;
; -4.493 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.606      ;
; -4.487 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.078      ; 6.594      ;
; -4.479 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.104     ; 6.404      ;
; -4.472 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.583      ;
; -4.443 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.541      ;
; -4.440 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[2]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.088      ; 6.557      ;
; -4.440 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.538      ;
; -4.433 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.077      ; 6.539      ;
; -4.428 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.542      ;
; -4.418 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.529      ;
; -4.416 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.528      ;
; -4.414 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.529      ;
; -4.414 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[28]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.529      ;
; -4.409 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[3]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.525      ;
; -4.406 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[4]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.122     ; 6.313      ;
; -4.395 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.076      ; 6.500      ;
; -4.395 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.510      ;
; -4.385 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.090      ; 6.504      ;
; -4.381 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.495      ;
; -4.374 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.488      ;
; -4.373 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.471      ;
; -4.363 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 6.464      ;
; -4.361 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.473      ;
; -4.360 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 6.461      ;
; -4.359 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.078      ; 6.466      ;
; -4.353 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.080      ; 6.462      ;
; -4.346 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.458      ;
; -4.334 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.450      ;
; -4.312 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.089      ; 6.430      ;
; -4.296 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.394      ;
; -4.295 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.424      ;
; -4.293 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.089      ; 6.411      ;
; -4.280 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.378      ;
; -4.276 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.374      ;
; -4.273 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 6.372      ;
; -4.270 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 6.369      ;
; -4.263 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.078      ; 6.370      ;
; -4.257 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.077      ; 6.363      ;
; -4.256 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.368      ;
; -4.255 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.366      ;
; -4.253 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.368      ;
; -4.249 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 6.350      ;
; -4.241 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.366      ;
; -4.237 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.349      ;
; -4.232 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[7]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.105     ; 6.156      ;
; -4.222 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.336      ;
; -4.222 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.347      ;
; -4.221 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 6.320      ;
; -4.213 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.329      ;
; -4.209 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.080      ; 6.318      ;
; -4.206 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.090      ; 6.325      ;
; -4.203 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.317      ;
; -4.202 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.317      ;
; -4.198 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 6.296      ;
; -4.196 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.312      ;
; -4.188 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a6~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.093      ; 6.310      ;
; -4.186 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 6.306      ;
; -4.177 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.293      ;
; -4.172 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 6.273      ;
; -4.163 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[4]                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.294      ;
; -4.158 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.287      ;
; -4.156 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 6.257      ;
; -4.152 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a5~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 6.253      ;
; -4.151 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a26~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.089      ; 6.269      ;
; -4.150 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.263      ;
; -4.147 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.090      ; 6.266      ;
; -4.145 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.102     ; 6.072      ;
; -4.145 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[28]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.259      ;
; -4.144 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 6.243      ;
; -4.143 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 6.269      ;
; -4.142 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.258      ;
; -4.137 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[6]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.269      ;
; -4.129 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0                                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.088      ; 6.246      ;
; -4.128 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 6.227      ;
; -4.127 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.243      ;
; -4.124 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 6.223      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.158 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[1]                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a1~portb_datain_reg0  ; refer_clk    ; refer_clk   ; 0.000        ; 0.226      ; 0.488      ;
; 0.160 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[10]                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a10~portb_datain_reg0 ; refer_clk    ; refer_clk   ; 0.000        ; 0.219      ; 0.483      ;
; 0.166 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[12]                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a12~portb_datain_reg0 ; refer_clk    ; refer_clk   ; 0.000        ; 0.220      ; 0.490      ;
; 0.174 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[2]                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a2~portb_datain_reg0  ; refer_clk    ; refer_clk   ; 0.000        ; 0.221      ; 0.499      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[31]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[31]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[30]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[30]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[29]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[29]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[28]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[28]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[27]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[27]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[26]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[26]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[25]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[25]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[24]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[24]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[23]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[23]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[22]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[22]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[21]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[21]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[20]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[20]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[19]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[19]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[18]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[18]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[17]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[17]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[16]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[16]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[15]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[15]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[13]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[13]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[12]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[12]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[11]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[11]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[10]                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[10]                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[9]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[9]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[7]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[7]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[6]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[6]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[5]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[5]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[4]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[4]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[3]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[3]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[2]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[2]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[1]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[1]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[0]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[0]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                                                                                                               ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_val_en_wait                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_val_en_wait                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[8]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[8]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|restart_initial                 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|restart_initial                                                                                                      ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_start_en                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_start_en                                                                                                          ; refer_clk    ; refer_clk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]   ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag        ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                                             ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[12]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[12]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[11]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[11]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[10]               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[10]                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[9]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[9]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[8]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[8]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[7]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[7]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[6]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[6]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[5]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[5]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[4]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[4]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[3]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[3]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[2]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[2]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[1]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[1]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[0]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[0]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_IDLE               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_IDLE                                                                                                    ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[7]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[7]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[5]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[5]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[4]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[4]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[3]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[3]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[2]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[2]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[1]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[1]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[0]                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt[0]                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[6]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[6]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[5]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[5]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[0]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[0]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[1]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[1]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[6]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[6]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[7]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[7]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[4]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[4]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[3]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[3]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[2]                   ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait[2]                                                                                                        ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[0]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[0]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[1]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[1]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[2]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[2]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[3]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[3]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[4]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[4]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[5]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[5]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[7]                  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[7]                                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_RSD_WRAM           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_RSD_WRAM                                                                                                ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sd_rsd_wram_flag                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sd_rsd_wram_flag                                                                                                     ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy         ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                              ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag    ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                         ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]  ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                       ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[1]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[6]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[7]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[8]                                                                                                            ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[13]                                                                                                           ; refer_clk    ; refer_clk   ; 0.000        ; 0.037      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.185 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|uart_status[0]                                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|divisor_r[31]                                       ; rooth:u_rooth_0|div:u_div_0|divisor_r[31]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer_0|timer_ctrl[2]                                                     ; timer:timer_0|timer_ctrl[2]                                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[11]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[11]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[13]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[13]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[1]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[18]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[18]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[14]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[14]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; rooth:u_rooth_0|div:u_div_0|count[4]                                            ; rooth:u_rooth_0|div:u_div_0|count[3]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; rooth:u_rooth_0|div:u_div_0|count[29]                                           ; rooth:u_rooth_0|div:u_div_0|count[28]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; rooth:u_rooth_0|div:u_div_0|count[16]                                           ; rooth:u_rooth_0|div:u_div_0|count[15]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; rooth:u_rooth_0|div:u_div_0|count[22]                                           ; rooth:u_rooth_0|div:u_div_0|count[21]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; rooth:u_rooth_0|div:u_div_0|count[2]                                            ; rooth:u_rooth_0|div:u_div_0|count[1]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; rooth:u_rooth_0|div:u_div_0|count[17]                                           ; rooth:u_rooth_0|div:u_div_0|count[16]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; rooth:u_rooth_0|div:u_div_0|count[24]                                           ; rooth:u_rooth_0|div:u_div_0|count[23]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; rooth:u_rooth_0|div:u_div_0|count[14]                                           ; rooth:u_rooth_0|div:u_div_0|count[13]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; rooth:u_rooth_0|div:u_div_0|count[9]                                            ; rooth:u_rooth_0|div:u_div_0|count[8]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; rooth:u_rooth_0|div:u_div_0|count[3]                                            ; rooth:u_rooth_0|div:u_div_0|count[2]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; rooth:u_rooth_0|div:u_div_0|count[1]                                            ; rooth:u_rooth_0|div:u_div_0|count[0]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; uart:uart_0|rx_q0                                                               ; uart:uart_0|rx_q1                                                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; uart:uart_0|state.S_SEND_BYTE                                                   ; uart:uart_0|state.S_STOP                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; rooth:u_rooth_0|div:u_div_0|count[8]                                            ; rooth:u_rooth_0|div:u_div_0|count[7]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; rooth:u_rooth_0|div:u_div_0|div_result[11]                                      ; rooth:u_rooth_0|div:u_div_0|div_result[12]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; rooth:u_rooth_0|div:u_div_0|div_result[6]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[7]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.200 ; rooth:u_rooth_0|div:u_div_0|div_result[4]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[5]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; rooth:u_rooth_0|div:u_div_0|count[7]                                            ; rooth:u_rooth_0|div:u_div_0|count[6]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; rooth:u_rooth_0|div:u_div_0|div_result[7]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[8]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.324      ;
; 0.203 ; rooth:u_rooth_0|div:u_div_0|div_result[5]                                       ; rooth:u_rooth_0|div:u_div_0|div_result[6]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[29]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; rooth:u_rooth_0|div:u_div_0|div_result[20]                                      ; rooth:u_rooth_0|div:u_div_0|div_result[21]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; spi:u_spi_O|rdata[6]                                                            ; spi:u_spi_O|rdata[7]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; spi:u_spi_O|rdata[4]                                                            ; spi:u_spi_O|rdata[5]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.773 ns




+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -29.447    ; 0.158 ; N/A      ; N/A     ; -0.487              ;
;  clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -29.447    ; 0.185 ; N/A      ; N/A     ; -0.487              ;
;  refer_clk                                                ; -13.215    ; 0.158 ; N/A      ; N/A     ; 9.327               ;
; Design-wide TNS                                           ; -35655.542 ; 0.0   ; 0.0      ; 0.0     ; -1450.773           ;
;  clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -34443.854 ; 0.000 ; N/A      ; N/A     ; -1450.773           ;
;  refer_clk                                                ; -1211.688  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx_pin   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jtag_TDO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; halted_ind    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key_ctrl                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refer_rst_n             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; soc_rst_key_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TCK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refer_clk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TDI                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TMS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx_pin             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; refer_clk                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6692264      ; 0        ; 0        ; 0        ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 108338       ; 0        ; 0        ; 0        ;
; refer_clk                                                ; refer_clk                                                ; 4653         ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; refer_clk                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6692264      ; 0        ; 0        ; 0        ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 108338       ; 0        ; 0        ; 0        ;
; refer_clk                                                ; refer_clk                                                ; 4653         ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 6     ; 6    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 7035  ; 7035 ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                 ;
+-------------------------------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; Target                                                                        ; Clock                                                    ; Type      ; Status        ;
+-------------------------------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; jtag_TCK                                                                      ;                                                          ; Base      ; Unconstrained ;
; refer_clk                                                                     ; refer_clk                                                ; Base      ; Constrained   ;
; refer_rst_n                                                                   ;                                                          ; Base      ; Unconstrained ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]                               ;                                                          ; Base      ; Unconstrained ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]                                   ;                                                          ; Base      ; Unconstrained ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE   ;                                                          ; Base      ; Unconstrained ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ;                                                          ; Base      ; Unconstrained ;
+-------------------------------------------------------------------------------+----------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; gpio[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDI      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TMS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_rst_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_miso       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; soc_rst_key_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_pin   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpio[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; halted_ind  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cs       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_mosi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_pin ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; gpio[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDI      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TMS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_rst_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_miso       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; soc_rst_key_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_pin   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpio[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; halted_ind  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cs       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_mosi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_pin ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar 13 23:32:33 2023
Info: Command: quartus_sta rooth -c rooth
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'rooth.sdc'
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[24] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -29.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -29.447          -34443.854 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -13.215           -1211.688 refer_clk 
Info (332146): Worst-case hold slack is 0.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.425               0.000 refer_clk 
    Info (332119):     0.451               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.487           -1450.773 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.655               0.000 refer_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[24] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -27.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -27.779          -32477.072 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -12.481           -1132.955 refer_clk 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.487           -1450.773 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.663               0.000 refer_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[24] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.017          -12280.484 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.925            -405.223 refer_clk 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 refer_clk 
    Info (332119):     0.185               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.327               0.000 refer_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.773 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4903 megabytes
    Info: Processing ended: Mon Mar 13 23:32:39 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


