17:28:52 **** Incremental Build of configuration Debug for project lab4_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50180 D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/toplevel_lab4.xpfm standalone_ps7_cortexa9_0 D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4_system/Debug/system.bif
sdcard_gen --xpfm D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/toplevel_lab4.xpfm --sys_config toplevel_lab4 --bif D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4_system/Debug/system.bif --bitstream D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit --elf D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit
Running C:/Xilinx/Vitis/2022.1/bin/bootgen  -image D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

17:28:56 Build Finished (took 4s.827ms)

