#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26fc8d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26fca60 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x26f1c40 .functor NOT 1, L_0x2739af0, C4<0>, C4<0>, C4<0>;
L_0x2739800 .functor XOR 1, L_0x2739630, L_0x2739760, C4<0>, C4<0>;
L_0x27399e0 .functor XOR 1, L_0x2739800, L_0x2739910, C4<0>, C4<0>;
v0x2727b30_0 .net *"_ivl_10", 0 0, L_0x2739910;  1 drivers
v0x2727c30_0 .net *"_ivl_12", 0 0, L_0x27399e0;  1 drivers
v0x2727d10_0 .net *"_ivl_2", 0 0, L_0x2739590;  1 drivers
v0x2727dd0_0 .net *"_ivl_4", 0 0, L_0x2739630;  1 drivers
v0x2727eb0_0 .net *"_ivl_6", 0 0, L_0x2739760;  1 drivers
v0x2727fe0_0 .net *"_ivl_8", 0 0, L_0x2739800;  1 drivers
v0x27280c0_0 .var "clk", 0 0;
v0x2728160_0 .net "reset", 0 0, v0x2726e70_0;  1 drivers
v0x2728200_0 .net "shift_ena_dut", 0 0, v0x2727750_0;  1 drivers
v0x27282a0_0 .net "shift_ena_ref", 0 0, L_0x2739430;  1 drivers
v0x2728370_0 .var/2u "stats1", 159 0;
v0x2728410_0 .var/2u "strobe", 0 0;
v0x27284d0_0 .net "tb_match", 0 0, L_0x2739af0;  1 drivers
v0x2728590_0 .net "tb_mismatch", 0 0, L_0x26f1c40;  1 drivers
L_0x2739590 .concat [ 1 0 0 0], L_0x2739430;
L_0x2739630 .concat [ 1 0 0 0], L_0x2739430;
L_0x2739760 .concat [ 1 0 0 0], v0x2727750_0;
L_0x2739910 .concat [ 1 0 0 0], L_0x2739430;
L_0x2739af0 .cmp/eeq 1, L_0x2739590, L_0x27399e0;
S_0x26fcbf0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x26fca60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x26cba40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x26cba80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x26cbac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x26cbb00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x26cbb40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x2738c90 .functor OR 1, L_0x2738840, L_0x2738af0, C4<0>, C4<0>;
L_0x2739060 .functor OR 1, L_0x2738c90, L_0x2738ee0, C4<0>, C4<0>;
L_0x2739430 .functor OR 1, L_0x2739060, L_0x27392a0, C4<0>, C4<0>;
v0x26f1dc0_0 .net *"_ivl_0", 31 0, L_0x27286d0;  1 drivers
L_0x7f383a55d0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f1e60_0 .net *"_ivl_11", 28 0, L_0x7f383a55d0a8;  1 drivers
L_0x7f383a55d0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2725970_0 .net/2u *"_ivl_12", 31 0, L_0x7f383a55d0f0;  1 drivers
v0x2725a60_0 .net *"_ivl_14", 0 0, L_0x2738af0;  1 drivers
v0x2725b20_0 .net *"_ivl_17", 0 0, L_0x2738c90;  1 drivers
v0x2725c30_0 .net *"_ivl_18", 31 0, L_0x2738da0;  1 drivers
L_0x7f383a55d138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2725d10_0 .net *"_ivl_21", 28 0, L_0x7f383a55d138;  1 drivers
L_0x7f383a55d180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2725df0_0 .net/2u *"_ivl_22", 31 0, L_0x7f383a55d180;  1 drivers
v0x2725ed0_0 .net *"_ivl_24", 0 0, L_0x2738ee0;  1 drivers
v0x2725f90_0 .net *"_ivl_27", 0 0, L_0x2739060;  1 drivers
v0x2726050_0 .net *"_ivl_28", 31 0, L_0x2739170;  1 drivers
L_0x7f383a55d018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2726130_0 .net *"_ivl_3", 28 0, L_0x7f383a55d018;  1 drivers
L_0x7f383a55d1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2726210_0 .net *"_ivl_31", 28 0, L_0x7f383a55d1c8;  1 drivers
L_0x7f383a55d210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27262f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f383a55d210;  1 drivers
v0x27263d0_0 .net *"_ivl_34", 0 0, L_0x27392a0;  1 drivers
L_0x7f383a55d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2726490_0 .net/2u *"_ivl_4", 31 0, L_0x7f383a55d060;  1 drivers
v0x2726570_0 .net *"_ivl_6", 0 0, L_0x2738840;  1 drivers
v0x2726630_0 .net *"_ivl_8", 31 0, L_0x27389b0;  1 drivers
v0x2726710_0 .net "clk", 0 0, v0x27280c0_0;  1 drivers
v0x27267d0_0 .var "next", 2 0;
v0x27268b0_0 .net "reset", 0 0, v0x2726e70_0;  alias, 1 drivers
v0x2726970_0 .net "shift_ena", 0 0, L_0x2739430;  alias, 1 drivers
v0x2726a30_0 .var "state", 2 0;
E_0x26f7e80 .event posedge, v0x2726710_0;
E_0x26f80d0 .event anyedge, v0x2726a30_0;
L_0x27286d0 .concat [ 3 29 0 0], v0x2726a30_0, L_0x7f383a55d018;
L_0x2738840 .cmp/eq 32, L_0x27286d0, L_0x7f383a55d060;
L_0x27389b0 .concat [ 3 29 0 0], v0x2726a30_0, L_0x7f383a55d0a8;
L_0x2738af0 .cmp/eq 32, L_0x27389b0, L_0x7f383a55d0f0;
L_0x2738da0 .concat [ 3 29 0 0], v0x2726a30_0, L_0x7f383a55d138;
L_0x2738ee0 .cmp/eq 32, L_0x2738da0, L_0x7f383a55d180;
L_0x2739170 .concat [ 3 29 0 0], v0x2726a30_0, L_0x7f383a55d1c8;
L_0x27392a0 .cmp/eq 32, L_0x2739170, L_0x7f383a55d210;
S_0x2726b90 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x26fca60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x2726db0_0 .net "clk", 0 0, v0x27280c0_0;  alias, 1 drivers
v0x2726e70_0 .var "reset", 0 0;
E_0x26f8be0/0 .event negedge, v0x2726710_0;
E_0x26f8be0/1 .event posedge, v0x2726710_0;
E_0x26f8be0 .event/or E_0x26f8be0/0, E_0x26f8be0/1;
S_0x2726f60 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x26fca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x2727170 .param/l "B0" 0 4 8, C4<000>;
P_0x27271b0 .param/l "B1" 0 4 8, C4<001>;
P_0x27271f0 .param/l "B2" 0 4 8, C4<010>;
P_0x2727230 .param/l "B3" 0 4 8, C4<011>;
P_0x2727270 .param/l "DONE" 0 4 8, C4<100>;
v0x2727530_0 .net "clk", 0 0, v0x27280c0_0;  alias, 1 drivers
v0x2727640_0 .net "reset", 0 0, v0x2726e70_0;  alias, 1 drivers
v0x2727750_0 .var "shift_ena", 0 0;
v0x27277f0_0 .var "state", 2 0;
E_0x26e09f0 .event anyedge, v0x27277f0_0;
E_0x2706f50 .event posedge, v0x27268b0_0, v0x2726710_0;
S_0x2727930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x26fca60;
 .timescale -12 -12;
E_0x2707270 .event anyedge, v0x2728410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2728410_0;
    %nor/r;
    %assign/vec4 v0x2728410_0, 0;
    %wait E_0x2707270;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2726b90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f8be0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x2726e70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26fcbf0;
T_2 ;
Ewait_0 .event/or E_0x26f80d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2726a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27267d0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27267d0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27267d0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27267d0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27267d0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x26fcbf0;
T_3 ;
    %wait E_0x26f7e80;
    %load/vec4 v0x27268b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2726a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x27267d0_0;
    %assign/vec4 v0x2726a30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2726f60;
T_4 ;
    %wait E_0x2706f50;
    %load/vec4 v0x2727640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27277f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x27277f0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2726f60;
T_5 ;
    %wait E_0x26e09f0;
    %load/vec4 v0x27277f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2727750_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2727750_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2727750_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2727750_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2727750_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2727750_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26fca60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27280c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728410_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26fca60;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27280c0_0;
    %inv;
    %store/vec4 v0x27280c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26fca60;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2726db0_0, v0x2728590_0, v0x27280c0_0, v0x2728160_0, v0x27282a0_0, v0x2728200_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26fca60;
T_9 ;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2728370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26fca60;
T_10 ;
    %wait E_0x26f8be0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2728370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728370_0, 4, 32;
    %load/vec4 v0x27284d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728370_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2728370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728370_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27282a0_0;
    %load/vec4 v0x27282a0_0;
    %load/vec4 v0x2728200_0;
    %xor;
    %load/vec4 v0x27282a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728370_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2728370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728370_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/review2015_fsmshift/iter0/response5/top_module.sv";
