## Architectural Roadmap
- 2-Issue Superscalar Front-End
- In-Order Commit ROB
- Precise Trap / Exception Support
- M-Mode RV32I + Zicsr
- Harvard Split BRAM IMEM + External DMEM
- 128-Bit/Cycle Instruction Prefetch Queue
- Single LSU (Wishbone Classic)
- Store / Load Buffering
- 6-Stage Pipeline

## Dataflow Diagram
![Pipeline Diagram](FinalPipeline.drawio.svg)
