<!DOCTYPE Robei>
<Module Height="600" Name="uart_div_duty_test" Include="" File="Current/uart_div_duty_test.test" Time_Scale="" Comment="" Color="#d3d3d3" X="0" Width="900" Class="module" Y="0" Type="testbench" Code="initial begin&#xa;  clk = 0;&#xa;end&#xa;always #42 clk = ~clk;&#xa;&#xa;initial begin&#xa;  rst_n = 1;&#xa;  repeat(1) @( posedge clk ) #1;&#xa;  rst_n = 0;&#xa;  repeat(1) @( posedge clk ) #1;&#xa;  rst_n = 1;&#xa;end&#xa;&#xa;initial begin&#xa;  rx = 1;&#xa;  repeat( 100 ) @( posedge clk ) #1;&#xa;  rx = 0;  // Start signal&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 1;  // Least significant signal&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 0;  // Most significant signal&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 0;  // Parity check&#xa;  repeat(16*78)@( posedge clk ) #1;&#xa;  rx = 1;  // Stop bit   &#xa;  repeat(32*78)@( posedge clk ) #1;&#xa;  $finish;&#xa;end&#xa;&#xa;&#xa;" Parent="0">
 <Module Height="160" Name="uart_div_duty1" Parameters="" Include="" File="Current/uart_div_duty.model" Comment="" Color="#d3d3d3" X="339.231" Width="160" Class="uart_div_duty" Y="235.385" Type="model" Code="&#xa;&#xa;&#xa;" Parent="uart_div_duty_test">
  <Port Height="20" Name="clk" Connect="" Side="left" Color="#0000ff" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.4375" Inout="input" Parent="uart_div_duty1"/>
  <Port Height="20" Name="rst_n" Connect="" Side="left" Color="#00ffff" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.5625" Inout="input" Parent="uart_div_duty1"/>
  <Port Height="20" Name="rx" Connect="" Side="left" Color="#7fffd4" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.6875" Inout="input" Parent="uart_div_duty1"/>
  <Port Height="20" Name="clk_out" Connect="" Side="right" Color="#8b0000" X="0.875" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.26875" Inout="output" Parent="uart_div_duty1"/>
  <Port Height="20" Name="led0" Connect="" Side="left" Color="#7fffd4" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="9" Y="0.0625" Inout="output" Parent="uart_div_duty1"/>
  <Port Height="20" Name="led1" Connect="" Side="left" Color="#cd5c5c" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="9" Y="0.1875" Inout="output" Parent="uart_div_duty1"/>
  <Port Height="20" Name="division_num" Connect="" Side="left" Color="#b8860b" X="-0.125" Width="20" Function="" Datatype="wire" Datasize="8" Y="0.3125" Inout="output" Parent="uart_div_duty1"/>
 </Module>
 <Port Height="20" Name="clk" Side="left" Color="#0000ff" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.183333" Inout="input" Parent="uart_div_duty_test"/>
 <Port Height="20" Name="rst_n" Side="left" Color="#00ffff" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.383333" Inout="input" Parent="uart_div_duty_test"/>
 <Port Height="20" Name="rx" Side="left" Color="#7fffd4" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.583333" Inout="input" Parent="uart_div_duty_test"/>
 <Port Height="20" Name="clk_out" Side="right" Color="#8b0000" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.316667" Inout="output" Parent="uart_div_duty_test"/>
 <Wire From="uart_div_duty_test>clk" Name="uart_div_duty_test_clk" Datatype="wire" Datasize="1" To="uart_div_duty_test#uart_div_duty1>clk" Parent="uart_div_duty_test"/>
 <Wire From="uart_div_duty_test>rst_n" Name="uart_div_duty_test_rst_n" Datatype="wire" Datasize="1" To="uart_div_duty_test#uart_div_duty1>rst_n" Parent="uart_div_duty_test"/>
 <Wire From="uart_div_duty_test>rx" Name="uart_div_duty_test_rx" Datatype="wire" Datasize="1" To="uart_div_duty_test#uart_div_duty1>rx" Parent="uart_div_duty_test"/>
 <Wire From="uart_div_duty_test#uart_div_duty1>clk_out" Name="uart_div_duty1_clk_out" Datatype="wire" Datasize="1" To="uart_div_duty_test>clk_out" Parent="uart_div_duty_test"/>
</Module>
