# cursus
This repository contains my notes that I have taken for miscellaneous courses that I have taken so far in my Undergrad Studies.

______________________________________________________________________________________________________________________

## Computer Architecture SYEN 3336
**TODO**

Digital Design and Computer Architecture, 2nd Edition

- [ ] 1. From Zero to One

  - [ ] 1.1 The Game Plan
  - [ ] 1.2 The Art of Managing Complexity
  - [ ] 1.3 The Digital Abstraction
  - [ ] 1.4 Number Systems
  - [ ] 1.5 Logic Gates
  - [ ] 1.6 Beneath the Digital Abstraction
  - [ ] 1.7 CMOS Transistors*
  - [ ] 1.8 Power Consumption*
  - [ ] 1.9 Summary and a Look Ahead
  
  
- [ ] 2. Combinational Logic Design
  - [ ] 2.1 Introduction
  - [ ] 2.2 Boolean Equations
  - [ ] 2.3 Boolean Algebra
  - [ ] 2.4 From Logic to Gates
  - [ ] 2.5 Multilevel Combinational Logic
  - [ ] 2.6 X’s and Z’s, Oh My
  - [ ] 2.7 Karnaugh Maps
  - [ ] 2.8 Combinational Building Blocks
  - [ ] 2.9 Timing
  - [ ] 2.10 Summary
  
- [ ] 3. Sequential Logic Design
  - [ ] 3.1 Introduction
  - [ ] 3.2 Latches and Flip-Flops
  - [ ] 3.3 Synchronous Logic Design
  - [ ] 3.4 Finite State Machines
  - [ ] 3.5 Timing of Sequential Logic
  - [ ] 3.6 Parallelism
  - [ ] 3.7 Summary
  
  
- [ ] 4. Hardware Description Languages
  - [ ] 4.1 Introduction
  - [ ] 4.2 Combinational Logic
  - [ ] 4.3 Structural Modeling
  - [ ] 4.4 Sequential Logic
  - [ ] 4.5 More Combinational Logic
  - [ ] 4.6 Finite State Machines
  - [ ] 4.7 Data Types*
  - [ ] 4.8 Parameterized Modules*
  - [ ] 4.9 Testbenches
  - [ ] 4.10 Summary


- [ ] 5. Digital Building Blocks
  - [ ] 5.1 Introduction
  - [ ] 5.2 Arithmetic Circuits
  - [ ] 5.3 Number Systems
  - [ ] 5.4 Sequential Building Blocks
  - [ ] 5.5 Memory Arrays
  - [ ] 5.6 Logic Arrays
  - [ ] 5.7 Summary


- [ ] 6. Architecture
  - [ ] 6.1 Introduction
  - [ ] 6.2 Assembly Language
  - [ ] 6.3 Machine Language
  - [ ] 6.4 Programming
  - [ ] 6.5 Addressing Modes
  - [ ] 6.6 Lights, Camera, Action: Compiling, Assembling, and Loading
  - [ ] 6.7 Odds and Ends*
  - [ ] 6.8 Real-World Perspective: x86 Architecture*
  - [ ] 6.9 Summary


- [ ] 7. Microarchitecture: With contributions from Matthew Watkins
  - [ ] 7.1 Introduction
  - [ ] 7.2 Performance Analysis
  - [ ] 7.3 Single-Cycle Processor
  - [ ] 7.4 Multicycle Processor
  - [ ] 7.5 Pipelined Processor
  - [ ] 7.6 HDL Representation*
  - [ ] 7.7 Exceptions*
  - [ ] 7.8 Advanced Microarchitecture*
  - [ ] 7.9 Real-World Perspective: x86 Microarchitecture*
  - [ ] 7.10 Summary


- [ ] 8. Memory and I/O Systems
  - [ ] 8.1 Introduction
  - [ ] 8.2 Memory System Performance Analysis
  - [ ] 8.3 Caches
  - [ ] 8.4 Virtual Memory
  - [ ] 8.5 I/O Introduction
  - [ ] 8.6 Embedded I/O Systems
  - [ ] 8.7 PC I/O Systems
  - [ ] 8.8 Real-World Perspective: x86 Memory and I/O Systems*
  - [ ] 8.9 Summary

__________________________________________________________________________________________________________________________
