// Seed: 3002521365
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    output supply1 id_7,
    output tri0 id_8
);
  assign id_7 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    output wor id_6,
    input tri0 id_7,
    output tri id_8,
    input wor id_9,
    output supply1 id_10,
    input tri id_11,
    output supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    input supply0 id_16,
    input wor id_17,
    output supply1 id_18
);
  wire id_20;
  assign id_8 = (1);
  module_0(
      id_15, id_1, id_15, id_4, id_4, id_6, id_6, id_12, id_8
  );
endmodule
