Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 29041b80b4ed4ad98ad8d1c4deba99e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot licznik_tb_behav xil_defaultlib.licznik_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'loading' [C:/Users/hubel/Desktop/Praktyki2/Licznik/Licznik.srcs/sim_1/new/licznik_tb.sv:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.licznik
Compiling module xil_defaultlib.licznik_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot licznik_tb_behav
