;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CS
CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
CS__0__MASK EQU 0x01
CS__0__PC EQU CYREG_PRT3_PC0
CS__0__PORT EQU 3
CS__0__SHIFT EQU 0
CS__AG EQU CYREG_PRT3_AG
CS__AMUX EQU CYREG_PRT3_AMUX
CS__BIE EQU CYREG_PRT3_BIE
CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS__BYP EQU CYREG_PRT3_BYP
CS__CTL EQU CYREG_PRT3_CTL
CS__DM0 EQU CYREG_PRT3_DM0
CS__DM1 EQU CYREG_PRT3_DM1
CS__DM2 EQU CYREG_PRT3_DM2
CS__DR EQU CYREG_PRT3_DR
CS__INP_DIS EQU CYREG_PRT3_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT3_LCD_EN
CS__MASK EQU 0x01
CS__PORT EQU 3
CS__PRT EQU CYREG_PRT3_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS__PS EQU CYREG_PRT3_PS
CS__SHIFT EQU 0
CS__SLW EQU CYREG_PRT3_SLW

; vref
vref__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
vref__0__MASK EQU 0x10
vref__0__PC EQU CYREG_IO_PC_PRT15_PC4
vref__0__PORT EQU 15
vref__0__SHIFT EQU 4
vref__AG EQU CYREG_PRT15_AG
vref__AMUX EQU CYREG_PRT15_AMUX
vref__BIE EQU CYREG_PRT15_BIE
vref__BIT_MASK EQU CYREG_PRT15_BIT_MASK
vref__BYP EQU CYREG_PRT15_BYP
vref__CTL EQU CYREG_PRT15_CTL
vref__DM0 EQU CYREG_PRT15_DM0
vref__DM1 EQU CYREG_PRT15_DM1
vref__DM2 EQU CYREG_PRT15_DM2
vref__DR EQU CYREG_PRT15_DR
vref__INP_DIS EQU CYREG_PRT15_INP_DIS
vref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
vref__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
vref__LCD_EN EQU CYREG_PRT15_LCD_EN
vref__MASK EQU 0x10
vref__PORT EQU 15
vref__PRT EQU CYREG_PRT15_PRT
vref__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
vref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
vref__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
vref__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
vref__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
vref__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
vref__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
vref__PS EQU CYREG_PRT15_PS
vref__SHIFT EQU 4
vref__SLW EQU CYREG_PRT15_SLW

; Vout_1
Vout_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Vout_1__0__MASK EQU 0x80
Vout_1__0__PC EQU CYREG_PRT3_PC7
Vout_1__0__PORT EQU 3
Vout_1__0__SHIFT EQU 7
Vout_1__AG EQU CYREG_PRT3_AG
Vout_1__AMUX EQU CYREG_PRT3_AMUX
Vout_1__BIE EQU CYREG_PRT3_BIE
Vout_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vout_1__BYP EQU CYREG_PRT3_BYP
Vout_1__CTL EQU CYREG_PRT3_CTL
Vout_1__DM0 EQU CYREG_PRT3_DM0
Vout_1__DM1 EQU CYREG_PRT3_DM1
Vout_1__DM2 EQU CYREG_PRT3_DM2
Vout_1__DR EQU CYREG_PRT3_DR
Vout_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Vout_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vout_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vout_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Vout_1__MASK EQU 0x80
Vout_1__PORT EQU 3
Vout_1__PRT EQU CYREG_PRT3_PRT
Vout_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vout_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vout_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vout_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vout_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vout_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vout_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vout_1__PS EQU CYREG_PRT3_PS
Vout_1__SHIFT EQU 7
Vout_1__SLW EQU CYREG_PRT3_SLW

; IDAC8_1
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC3_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; IDAC8_2
IDAC8_2_viDAC8__CR0 EQU CYREG_DAC1_CR0
IDAC8_2_viDAC8__CR1 EQU CYREG_DAC1_CR1
IDAC8_2_viDAC8__D EQU CYREG_DAC1_D
IDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_2_viDAC8__PM_ACT_MSK EQU 0x02
IDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_2_viDAC8__PM_STBY_MSK EQU 0x02
IDAC8_2_viDAC8__STROBE EQU CYREG_DAC1_STROBE
IDAC8_2_viDAC8__SW0 EQU CYREG_DAC1_SW0
IDAC8_2_viDAC8__SW2 EQU CYREG_DAC1_SW2
IDAC8_2_viDAC8__SW3 EQU CYREG_DAC1_SW3
IDAC8_2_viDAC8__SW4 EQU CYREG_DAC1_SW4
IDAC8_2_viDAC8__TR EQU CYREG_DAC1_TR
IDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
IDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
IDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
IDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
IDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
IDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
IDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
IDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
IDAC8_2_viDAC8__TST EQU CYREG_DAC1_TST

; Opamp_1
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; Opamp_2
Opamp_2_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x01
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x01
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; trigger
trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
trigger__0__MASK EQU 0x01
trigger__0__PC EQU CYREG_PRT0_PC0
trigger__0__PORT EQU 0
trigger__0__SHIFT EQU 0
trigger__AG EQU CYREG_PRT0_AG
trigger__AMUX EQU CYREG_PRT0_AMUX
trigger__BIE EQU CYREG_PRT0_BIE
trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
trigger__BYP EQU CYREG_PRT0_BYP
trigger__CTL EQU CYREG_PRT0_CTL
trigger__DM0 EQU CYREG_PRT0_DM0
trigger__DM1 EQU CYREG_PRT0_DM1
trigger__DM2 EQU CYREG_PRT0_DM2
trigger__DR EQU CYREG_PRT0_DR
trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
trigger__MASK EQU 0x01
trigger__PORT EQU 0
trigger__PRT EQU CYREG_PRT0_PRT
trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
trigger__PS EQU CYREG_PRT0_PS
trigger__SHIFT EQU 0
trigger__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dedicated_Output__MASK EQU 0x02
Dedicated_Output__PC EQU CYREG_PRT0_PC1
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 1
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
