Release 14.7 Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vsx475tff1759-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation 

Using Flow File:
/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/fpga.f
lw 
Using Option File(s): 
 /home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/xflow
.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vsx475tff1759-1 -nt timestamp -sd ../pcores -uc system.ucf
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m.ngc" system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vsx475tff1759-1 -nt timestamp -sd ../pcores -uc system.ucf
/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/system
.ngc system.ngd

Reading NGO file
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m.ngc" ...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_epb_opb_bridge_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_adc_mkid_4x_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_epb_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_opb0_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_xsg_core_config_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_sys_block_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_adcsnap0_bram_ramblk_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_adcsnap0_ctrl_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_adcsnap0_status_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_adcsnap0_trig_offset_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_gpio_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_gpio1_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_gpio2_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_gpio3_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_reset_block_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/implementation/syste
m_snap2in_adcsnap0_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into MMCM_ADV instance
   infrastructure_inst/MMCM_BASE_sys_clk. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_sys_clk_mmcm =
   PERIOD "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" TS_sys_clk_n
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into MMCM_ADV instance
   infrastructure_inst/MMCM_BASE_sys_clk. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_clk_200_mmcm =
   PERIOD "infrastructure_inst_infrastructure_inst_clk_200_mmcm" TS_sys_clk_n *
   2 HIGH 50%>

INFO:ConstraintSystem - The Period constraint <PERIOD = 3.6364 ns ;>
   [system.ucf(420)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <PERIOD = 3.6364 ns ;>
   [system.ucf(421)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <PERIOD = 3.6364 ns ;>
   [system.ucf(422)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <PERIOD = 3.6364 ns ;>
   [system.ucf(423)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'snap2in_XSG_core_config/snap2in_XSG_core_config/default_clock_driver_snap2in
   _x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0
   ].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'snap2in_XSG_core_config/snap2in_XSG_core_config/snap2in_x0/adcsnap0_c94d11ad
   b5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/laten
   cy_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'snap2in_XSG_core_config/snap2in_XSG_core_config/snap2in_x0/adcsnap0_c94d11ad
   b5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/laten
   cy_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'snap2in_XSG_core_config/snap2in_XSG_core_config/snap2in_x0/adcsnap0_c94d11ad
   b5/basic_ctrl_d63045b576/dram_munge_7ac0030401/delay1/srl_delay.synth_reg_srl
   _inst/partial_one.last_srl17e/reg_array[0].fde_used.u2' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'snap2in_XSG_core_config/snap2in_XSG_core_config/snap2in_x0/adcsnap0_c94d11ad
   b5/basic_ctrl_d63045b576/delay2/srl_delay.synth_reg_srl_inst/partial_one.last
   _srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'snap2in_XSG_core_config/snap2in_XSG_core_config/snap2in_x0/adcsnap0_c94d11ad
   b5/basic_ctrl_d63045b576/delay3/srl_delay.synth_reg_srl_inst/partial_one.last
   _srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  38

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  10 sec
Total CPU time to NGDBUILD completion:   10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -timing -detail -ol high -xe n -mt 2 -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vsx475tff1759-1".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal adcmkid0_DRDY_Q_p connected to top level port
   adcmkid0_DRDY_Q_p has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DRDY_Q_n connected to top level port
   adcmkid0_DRDY_Q_n has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_p<10> connected to top level port
   adcmkid0_DQ_p<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_n<10> connected to top level port
   adcmkid0_DQ_n<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_p<9> connected to top level port
   adcmkid0_DQ_p<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_n<9> connected to top level port
   adcmkid0_DQ_n<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_p<8> connected to top level port
   adcmkid0_DQ_p<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_n<8> connected to top level port
   adcmkid0_DQ_n<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_p<7> connected to top level port
   adcmkid0_DQ_p<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DQ_n<7> connected to top level port
   adcmkid0_DQ_n<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_p<10> connected to top level port
   adcmkid0_DI_p<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_n<10> connected to top level port
   adcmkid0_DI_n<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_p<9> connected to top level port
   adcmkid0_DI_p<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_n<9> connected to top level port
   adcmkid0_DI_n<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_p<8> connected to top level port
   adcmkid0_DI_p<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_n<8> connected to top level port
   adcmkid0_DI_n<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_p<7> connected to top level port
   adcmkid0_DI_p<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_DI_n<7> connected to top level port
   adcmkid0_DI_n<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid0_ADC_ext_in_p connected to top level port
   adcmkid0_ADC_ext_in_p has been removed.
WARNING:MapLib:701 - Signal adcmkid0_ADC_ext_in_n connected to top level port
   adcmkid0_ADC_ext_in_n has been removed.
WARNING:MapLib:701 - Signal aux_clk_p connected to top level port aux_clk_p has
   been removed.
WARNING:MapLib:701 - Signal aux_clk_n connected to top level port aux_clk_n has
   been removed.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_sys_clk" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "PERIOD=3636.4 pS HIGH 50%" on net
   "adcmkid0_DRDY_Q_p" has been discarded, because the net was optimized out of
   the design.
WARNING:MapLib:39 - The timing specification "PERIOD=3636.4 pS HIGH 50%" on net
   "adcmkid0_DRDY_Q_n" has been discarded, because the net was optimized out of
   the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk" has been discarded
   because the group "TNM_sys_clk" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk_mmcm" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" has
   been optimized away.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 17 secs 
Total CPU  time at the beginning of Placer: 1 mins 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f29cb0c3) REAL time: 1 mins 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f29cb0c3) REAL time: 1 mins 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b5de6a20) REAL time: 1 mins 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:b5de6a20) REAL time: 1 mins 51 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:58f8bbea) REAL time: 1 mins 59 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:58f8bbea) REAL time: 1 mins 59 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:58f8bbea) REAL time: 1 mins 59 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:58f8bbea) REAL time: 1 mins 59 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:58f8bbea) REAL time: 1 mins 59 secs 

Phase 10.8  Global Placement
.................
............................................................
...................................................
...
Phase 10.8  Global Placement (Checksum:8ea1bffe) REAL time: 2 mins 6 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8ea1bffe) REAL time: 2 mins 6 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:4545cae) REAL time: 2 mins 15 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:4545cae) REAL time: 2 mins 15 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:7bf3e5ec) REAL time: 2 mins 15 secs 

Total REAL time to Placer completion: 2 mins 15 secs 
Total CPU  time to Placer completion: 2 mins 16 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                   782 out of 595,200    1%
    Number used as Flip Flops:                 780
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        585 out of 297,600    1%
    Number used as logic:                      477 out of 297,600    1%
      Number using O6 output only:             245
      Number using O5 output only:              63
      Number using O5 and O6:                  169
      Number used as ROM:                        0
    Number used as Memory:                      43 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            43
        Number using O6 output only:            11
        Number using O5 output only:             0
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:     62
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   294 out of  74,400    1%
  Number of LUT Flip Flop pairs used:          856
    Number with an unused Flip Flop:           174 out of     856   20%
    Number with an unused LUT:                 271 out of     856   31%
    Number of fully used LUT-FF pairs:         411 out of     856   48%
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             143 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       108 out of     840   12%
    Number of LOCed IOBs:                      108 out of     108  100%
    IOB Flip Flops:                             99

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of   1,064    1%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                79 out of   1,080    7%
    Number used as ILOGICE1s:                   63
    Number used as ISERDESE1s:                  16
  Number of OLOGICE1/OSERDESE1s:                36 out of   1,080    3%
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            2 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           2 out of      18   11%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                2.23

Peak Memory Usage:  1469 MB
Total REAL time to MAP completion:  2 mins 29 secs 
Total CPU time to MAP completion (all processors):   2 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -mt 4 system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   782 out of 595,200    1%
    Number used as Flip Flops:                 780
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        585 out of 297,600    1%
    Number used as logic:                      477 out of 297,600    1%
      Number using O6 output only:             245
      Number using O5 output only:              63
      Number using O5 and O6:                  169
      Number used as ROM:                        0
    Number used as Memory:                      43 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            43
        Number using O6 output only:            11
        Number using O5 output only:             0
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:     62
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   294 out of  74,400    1%
  Number of LUT Flip Flop pairs used:          856
    Number with an unused Flip Flop:           174 out of     856   20%
    Number with an unused LUT:                 271 out of     856   31%
    Number of fully used LUT-FF pairs:         411 out of     856   48%
    Number of slice register sites lost
      to control set restrictions:               0 out of 595,200    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       108 out of     840   12%
    Number of LOCed IOBs:                      108 out of     108  100%
    IOB Flip Flops:                             99

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of   1,064    1%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                79 out of   1,080    7%
    Number used as ILOGICE1s:                   63
    Number used as ISERDESE1s:                  16
  Number of OLOGICE1/OSERDESE1s:                36 out of   1,080    3%
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            2 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           2 out of      18   11%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Par:288 - The signal infrastructure_inst/clk_200 has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 14230 unrouted;      REAL time: 57 secs 

Phase  2  : 11894 unrouted;      REAL time: 1 mins 4 secs 

Phase  3  : 1092 unrouted;      REAL time: 1 mins 22 secs 

Phase  4  : 1092 unrouted; (Setup:0, Hold:725, Component Switching Limit:0)     REAL time: 1 mins 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 42 secs 
Total REAL time to Router completion: 1 mins 42 secs 
Total CPU time to Router completion (all processors): 1 mins 57 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             epb_clk |BUFGCTRL_X0Y30| No   |  196 |  0.380     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|            adc0_clk |BUFGCTRL_X0Y29| No   |  156 |  0.385     |  2.455      |
+---------------------+--------------+------+------+------------+-------------+
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y28| No   |   32 |  0.148     |  2.350      |
+---------------------+--------------+------+------+------------+-------------+
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|   CLK_DCM_ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.112      |
+---------------------+--------------+------+------+------------+-------------+
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|  CLK_DCM_ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.972      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.359      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_4_ML_NEW_ |              |      |      |            |             |
|                 CLK |         Local|      |    3 |  0.130     |  0.485      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_12_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    1 |  0.000     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "snap2in_adc_mkid | SETUP       |     0.385ns|     6.502ns|       0|           0
  _4x/snap2in_adc_mkid_4x/dcm_clk" derived  | HOLD        |     0.013ns|            |       0|           0
  from  NET "snap2in_adc_mkid_4x/snap2in_ad |             |            |            |        |            
  c_mkid_4x/drdy_clk" PERIOD = 3.6364 ns HI |             |            |            |        |            
  GH        50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "snap2in_adc_mkid_4x/snap2in_adc_mkid | MINLOWPULSE |     1.302ns|     2.334ns|       0|           0
  _4x/drdy_clk" PERIOD = 3.6364 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "snap2in_adc_mkid | MINPERIOD   |     2.207ns|     1.429ns|       0|           0
  _4x/snap2in_adc_mkid_4x/dcm_clk2x" derive |             |            |            |        |            
  d from  NET "snap2in_adc_mkid_4x/snap2in_ |             |            |            |        |            
  adc_mkid_4x/drdy_clk" PERIOD = 3.6364 ns  |             |            |            |        |            
  HIGH        50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_infrastructure_inst_infrastructure_ins | MINPERIOD   |     3.571ns|     1.429ns|       0|           0
  t_clk_200_mmcm = PERIOD TIMEGRP         " |             |            |            |        |            
  infrastructure_inst_infrastructure_inst_c |             |            |            |        |            
  lk_200_mmcm" TS_sys_clk_n *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_i | SETUP       |     6.818ns|     8.107ns|       0|           0
  n" 67 MHz HIGH 50%                        | HOLD        |     0.085ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for snap2in_adc_mkid_4x/snap2in_adc_mkid_4x/drdy_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|snap2in_adc_mkid_4x/snap2in_adc|      3.636ns|      2.334ns|      3.251ns|            0|            0|            0|         1876|
|_mkid_4x/drdy_clk              |             |             |             |             |             |             |             |
| snap2in_adc_mkid_4x/snap2in_ad|      3.636ns|      1.429ns|          N/A|            0|            0|            0|            0|
| c_mkid_4x/dcm_clk2x           |             |             |             |             |             |             |             |
| snap2in_adc_mkid_4x/snap2in_ad|      7.273ns|      6.502ns|          N/A|            0|            0|         1876|            0|
| c_mkid_4x/dcm_clk             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      2.858ns|            0|            0|            0|            0|
| TS_infrastructure_inst_infrast|      5.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 4 secs 
Total CPU time to PAR completion (all processors): 2 mins 18 secs 

Peak Memory Usage:  1742 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 200 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vsx475t,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 200 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 11996 paths, 0 nets, and 3012 connections

Design statistics:
   Minimum period:   8.107ns (Maximum frequency: 123.350MHz)


Analysis completed Tue Sep  3 13:49:23 2019
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 30 secs 


