verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/drivers/nnlayer_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_control_s_axi.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_mul_24s_26ns_50_1_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_mul_32ns_26ns_42_1_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_87_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_96_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_116_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_output_V_RAM_AUTO_1R1W.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_resArray_V_RAM_AUTO_1R1W.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_udiv_26ns_26s_26_30_seq_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer_udiv_56ns_56ns_16_60_seq_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fb2a/hdl/verilog/nnlayer.v" \
"../../../bd/design_1/ip/design_1_nnlayer_0_0/sim/design_1_nnlayer_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
