v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45000 48600 1 0 1 nmos-2.sym
{
T 44400 49100 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 46000 48600 1 0 0 nmos-2.sym
{
T 46600 49100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 47300 48600 1 0 0 nmos-2.sym
{
T 47900 49100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 52900 48800 1 270 0 nmos-2.sym
{
T 53400 48200 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
}
C 54200 48800 1 270 0 nmos-2.sym
{
T 54700 48200 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
}
C 47300 42800 1 0 0 nmos-2.sym
{
T 47900 43300 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48000 43400 5 10 1 1 0 0 1
refdes=Q?
}
C 48900 44600 1 0 0 nmos-2.sym
{
T 49500 45100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 51400 44600 1 0 1 nmos-2.sym
{
T 50800 45100 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 51900 44200 1 270 0 nmos-2.sym
{
T 52400 43600 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
}
C 54200 44200 1 270 0 nmos-2.sym
{
T 54700 43600 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
}
C 41600 44600 1 0 0 nmos-2.sym
{
T 42200 45100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 41600 46000 1 0 0 pmos-2.sym
{
T 42300 46200 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 42300 46600 5 10 1 1 0 0 1
refdes=Q?
}
C 48900 45900 1 0 0 pmos-2.sym
{
T 49600 46100 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
}
C 55100 41800 1 90 0 pmos-2.sym
{
T 54900 42500 5 10 0 0 90 0 1
device=PMOS_TRANSISTOR
}
C 51300 47400 1 90 0 pmos-2.sym
{
T 51100 48100 5 10 0 0 90 0 1
device=PMOS_TRANSISTOR
}
C 44700 46700 1 90 0 capacitor-1.sym
{
T 44000 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 44200 46900 5 10 1 1 90 0 1
refdes=0.1p
T 43800 46900 5 10 0 0 90 0 1
symversion=0.1
}
C 46700 46600 1 90 0 capacitor-1.sym
{
T 46000 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 46200 46800 5 10 1 1 90 0 1
refdes=0.1p
T 45800 46800 5 10 0 0 90 0 1
symversion=0.1
}
C 48000 46600 1 90 0 capacitor-1.sym
{
T 47300 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 47500 46800 5 10 1 1 90 0 1
refdes=0.1p
T 47100 46800 5 10 0 0 90 0 1
symversion=0.1
}
N 47800 43600 47800 48600 4
N 44500 47600 44500 48600 4
N 46500 47500 46500 48600 4
N 46500 48100 45000 48100 4
N 45000 48100 45000 49000 4
N 44500 47800 47300 47800 4
N 47300 47800 47300 49000 4
N 46000 49000 45400 49000 4
N 45400 49000 45400 47800 4
N 49400 45400 49400 45900 4
N 48900 46300 48900 45000 4
N 50900 45400 50900 47400 4
N 50500 47900 47800 47900 4
N 47800 47900 47900 47900 4
N 50900 48100 49800 48100 4
N 49800 48100 49800 47900 4
N 51300 47900 52900 47900 4
N 52900 47900 52900 48300 4
N 53700 48300 54200 48300 4
N 52300 44200 52300 47900 4
N 54600 44200 54600 45800 4
N 52300 45800 54600 45800 4
N 52700 43700 54200 43700 4
N 54000 42300 54000 43700 4
C 44100 48700 1 0 0 ground.sym
C 46500 48700 1 0 0 ground.sym
C 47800 48700 1 0 0 ground.sym
C 53100 47800 1 0 0 ground.sym
C 54400 47800 1 0 0 ground.sym
C 49400 44700 1 0 0 ground.sym
C 50500 44700 1 0 0 ground.sym
C 54400 43200 1 0 0 ground.sym
C 56200 42800 1 90 0 capacitor-1.sym
{
T 55500 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 55700 43000 5 10 1 1 90 0 1
refdes=0.1p
T 55300 43000 5 10 0 0 90 0 1
symversion=0.1
}
N 55000 43700 56100 43700 4
N 55100 42300 55400 42300 4
N 55400 42300 55400 43700 4
N 51900 43700 47800 43700 4
N 49400 44600 49400 43700 4
N 49400 43700 50900 43700 4
N 51400 45000 52300 45000 4
N 47800 42800 47800 41900 4
N 52300 43500 52300 41900 4
N 47800 41900 52300 41900 4
N 48000 43200 49100 43200 4
N 49100 43200 49100 41900 4
C 49800 41600 1 0 0 ground.sym
N 54300 42300 54000 42300 4
N 44500 49400 53300 49400 4
N 53300 49400 53300 48800 4
N 53200 49400 54600 49400 4
N 54600 49400 54600 48800 4
N 49100 49700 49100 49400 4
T 40000 40000 8 10 1 2 0 0 1
out=3.3.
C 55800 42500 1 0 0 ground.sym
N 42100 45400 42100 46000 4
N 41600 46400 41600 45000 4
N 42100 44600 42100 43800 4
C 41900 43500 1 0 0 ground.sym
C 42100 44700 1 0 0 ground.sym
N 42100 46800 42100 48200 4
N 42300 46400 42300 47600 4
N 42300 47600 42100 47600 4
N 49400 46700 49400 49400 4
N 49600 46300 49600 47200 4
N 49600 47200 49400 47200 4
N 47300 43200 43900 43200 4
N 43900 43200 43900 43300 4
N 44500 46700 44500 43200 4
N 41600 45700 40700 45700 4
N 40700 45700 40700 45400 4
N 42100 45700 43100 45700 4
C 48900 49700 1 0 0 vdd-1.sym
C 54500 42500 1 0 0 vdd-1.sym
C 41900 48200 1 0 0 vdd-1.sym
C 40400 44200 1 0 0 vpulse-1.sym
{
T 41100 44850 5 10 1 1 0 0 1
refdes=Vclk
T 41100 45050 5 10 0 0 0 0 1
device=vpulse
T 41100 45250 5 10 0 0 0 0 1
footprint=none
T 41100 44650 5 10 1 1 0 0 1
value=pulse 0 1.8 1n 1n 1n 6u 12u
}
C 40500 43900 1 0 0 ground.sym
C 43100 43200 1 0 0 port1-1.sym
{
T 43100 43500 5 10 0 0 0 0 1
device=PORT1
}
C 46600 45800 1 90 0 port1-1.sym
{
T 46300 45800 5 10 0 0 90 0 1
device=PORT1
}
C 43100 45600 1 0 0 port2-1.sym
{
T 43200 45900 5 10 0 0 0 0 1
device=PORT2
}
T 43200 45400 9 10 1 0 0 0 1
clk_bar
T 46200 45600 9 10 1 0 0 0 1
clk_bar
T 43200 43000 9 10 1 0 0 0 1
clk
C 55000 48200 1 0 0 port2-1.sym
{
T 55100 48500 5 10 0 0 0 0 1
device=PORT2
}
T 55300 48000 9 10 1 0 0 0 1
clk_bar
C 56100 43600 1 0 0 port2-1.sym
{
T 56200 43900 5 10 0 0 0 0 1
device=PORT2
}
T 56400 43400 9 10 1 0 0 0 1
out
N 50900 44600 50900 43700 4
N 54700 41800 52900 41800 4
N 52900 41800 52900 46400 4
N 52900 46400 50900 46400 4
C 48100 45500 1 0 0 port1-1.sym
{
T 48100 45800 5 10 0 0 0 0 1
device=PORT1
}
T 48200 45300 9 10 1 0 0 0 1
clk
C 40800 46500 1 270 0 port1-1.sym
{
T 41100 46500 5 10 0 0 270 0 1
device=PORT1
}
T 40500 46100 9 10 1 0 0 0 1
clk
