// Seed: 1301701751
module module_0;
  assign id_1 = id_1 & ~1;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  always id_3 <= id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8,
    output wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13
);
  assign id_5 = ~-1;
  module_0 modCall_1 ();
endmodule
