

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch'
================================================================
* Date:           Wed Oct 22 12:30:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  126|  126|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |      124|      124|         6|          1|          1|   120|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tile = alloca i32 1"   --->   Operation 9 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nf_1 = alloca i32 1"   --->   Operation 10 'alloca' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 12 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln123 = store i7 0, i7 %i" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 15 'store' 'store_ln123' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln123 = store i32 0, i32 %nf_1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 16 'store' 'store_ln123' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln123 = store i32 0, i32 %tile" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 17 'store' 'store_ln123' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 18 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%nf_3 = load i32 %nf_1" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 19 'load' 'nf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln123 = icmp_eq  i7 %i_1, i7 120" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 21 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%i_2 = add i7 %i_1, i7 1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 23 'add' 'i_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %for.cond.cleanup" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 24 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:124]   --->   Operation 25 'specpipeline' 'specpipeline_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:118]   --->   Operation 26 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln126 = icmp_eq  i32 %nf_3, i32 0" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:126]   --->   Operation 27 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.inc.7, void %if.then" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:126]   --->   Operation 28 'br' 'br_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inElem = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in0_V" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:128]   --->   Operation 29 'read' 'inElem' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln131 = store i24 %inElem, i24 %p_Val2_1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:131]   --->   Operation 30 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc.7" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:131]   --->   Operation 31 'br' 'br_ln131' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i32 %nf_3" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 32 'trunc' 'trunc_ln218' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.01ns)   --->   "%nf = add i32 %nf_3, i32 1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174]   --->   Operation 33 'add' 'nf' <Predicate = (!icmp_ln123)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%icmp_ln174 = icmp_eq  i32 %nf, i32 4" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174]   --->   Operation 34 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.44ns)   --->   "%nf_4 = select i1 %icmp_ln174, i32 0, i32 %nf" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174]   --->   Operation 35 'select' 'nf_4' <Predicate = (!icmp_ln123)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln123 = store i7 %i_2, i7 %i" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 36 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln123 = store i32 %nf_4, i32 %nf_1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 37 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile"   --->   Operation 38 'load' 'tile_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%inElem_2 = load i24 %p_Val2_1"   --->   Operation 39 'load' 'inElem_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %tile_load"   --->   Operation 40 'trunc' 'empty_41' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.52ns)   --->   "%p_Val2_s = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 601, i12 763, i12 1169, i12 1113, i2 %empty_41"   --->   Operation 41 'mux' 'p_Val2_s' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%local_temp_V_23 = trunc i12 %p_Val2_s"   --->   Operation 42 'trunc' 'local_temp_V_23' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%local_temp_V_24 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_s, i32 4, i32 7"   --->   Operation 43 'partselect' 'local_temp_V_24' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%local_temp_V_25 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_s, i32 8, i32 11"   --->   Operation 44 'partselect' 'local_temp_V_25' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%r_V = trunc i24 %inElem_2"   --->   Operation 45 'trunc' 'r_V' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem_2, i32 8, i32 15"   --->   Operation 46 'partselect' 'r_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem_2, i32 16, i32 23"   --->   Operation 47 'partselect' 'r_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i4 %local_temp_V_25"   --->   Operation 48 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i8 %r_V_2"   --->   Operation 49 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_2 = mul i12 %sext_ln1494_2, i12 %sext_ln186_2"   --->   Operation 50 'mul' 'ret_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.52ns)   --->   "%p_Val2_2 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 1353, i12 1184, i12 3439, i12 2598, i2 %empty_41"   --->   Operation 51 'mux' 'p_Val2_2' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_temp_V = trunc i12 %p_Val2_2"   --->   Operation 52 'trunc' 'local_temp_V' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%local_temp_V_3 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_2, i32 4, i32 7"   --->   Operation 53 'partselect' 'local_temp_V_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_temp_V_4 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_2, i32 8, i32 11"   --->   Operation 54 'partselect' 'local_temp_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i4 %local_temp_V_4"   --->   Operation 55 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 56 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_5 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_5"   --->   Operation 56 'mul' 'ret_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.52ns)   --->   "%p_Val2_3 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2821, i12 1597, i12 3335, i12 2430, i2 %empty_41"   --->   Operation 57 'mux' 'p_Val2_3' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%local_temp_V_5 = trunc i12 %p_Val2_3"   --->   Operation 58 'trunc' 'local_temp_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%local_temp_V_6 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_3, i32 4, i32 7"   --->   Operation 59 'partselect' 'local_temp_V_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%local_temp_V_7 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_3, i32 8, i32 11"   --->   Operation 60 'partselect' 'local_temp_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1494_8 = sext i4 %local_temp_V_7"   --->   Operation 61 'sext' 'sext_ln1494_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V_8 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_8"   --->   Operation 62 'mul' 'ret_V_8' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.52ns)   --->   "%p_Val2_4 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2012, i12 1561, i12 830, i12 2034, i2 %empty_41"   --->   Operation 63 'mux' 'p_Val2_4' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%local_temp_V_8 = trunc i12 %p_Val2_4"   --->   Operation 64 'trunc' 'local_temp_V_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%local_temp_V_9 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_4, i32 4, i32 7"   --->   Operation 65 'partselect' 'local_temp_V_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%local_temp_V_10 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_4, i32 8, i32 11"   --->   Operation 66 'partselect' 'local_temp_V_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1494_11 = sext i4 %local_temp_V_10"   --->   Operation 67 'sext' 'sext_ln1494_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 68 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_11 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_11"   --->   Operation 68 'mul' 'ret_V_11' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.52ns)   --->   "%p_Val2_5 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 3076, i12 2385, i12 3559, i12 1694, i2 %empty_41"   --->   Operation 69 'mux' 'p_Val2_5' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%local_temp_V_11 = trunc i12 %p_Val2_5"   --->   Operation 70 'trunc' 'local_temp_V_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%local_temp_V_12 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_5, i32 4, i32 7"   --->   Operation 71 'partselect' 'local_temp_V_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%local_temp_V_13 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_5, i32 8, i32 11"   --->   Operation 72 'partselect' 'local_temp_V_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1494_14 = sext i4 %local_temp_V_13"   --->   Operation 73 'sext' 'sext_ln1494_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 74 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_8)   --->   "%ret_V_14 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_14"   --->   Operation 74 'mul' 'ret_V_14' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.52ns)   --->   "%p_Val2_6 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2375, i12 2323, i12 2420, i12 403, i2 %empty_41"   --->   Operation 75 'mux' 'p_Val2_6' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%local_temp_V_14 = trunc i12 %p_Val2_6"   --->   Operation 76 'trunc' 'local_temp_V_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%local_temp_V_15 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_6, i32 4, i32 7"   --->   Operation 77 'partselect' 'local_temp_V_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%local_temp_V_16 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_6, i32 8, i32 11"   --->   Operation 78 'partselect' 'local_temp_V_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1494_17 = sext i4 %local_temp_V_16"   --->   Operation 79 'sext' 'sext_ln1494_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 80 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_17 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_17"   --->   Operation 80 'mul' 'ret_V_17' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.52ns)   --->   "%p_Val2_7 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2597, i12 1289, i12 2939, i12 1565, i2 %empty_41"   --->   Operation 81 'mux' 'p_Val2_7' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%local_temp_V_17 = trunc i12 %p_Val2_7"   --->   Operation 82 'trunc' 'local_temp_V_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%local_temp_V_18 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_7, i32 4, i32 7"   --->   Operation 83 'partselect' 'local_temp_V_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%local_temp_V_19 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_7, i32 8, i32 11"   --->   Operation 84 'partselect' 'local_temp_V_19' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1494_20 = sext i4 %local_temp_V_19"   --->   Operation 85 'sext' 'sext_ln1494_20' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_12)   --->   "%ret_V_20 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_20"   --->   Operation 86 'mul' 'ret_V_20' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.52ns)   --->   "%p_Val2_8 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 1113, i12 2335, i12 934, i12 2804, i2 %empty_41"   --->   Operation 87 'mux' 'p_Val2_8' <Predicate = (!icmp_ln123)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%local_temp_V_20 = trunc i12 %p_Val2_8"   --->   Operation 88 'trunc' 'local_temp_V_20' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%local_temp_V_21 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_8, i32 4, i32 7"   --->   Operation 89 'partselect' 'local_temp_V_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%local_temp_V_22 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_8, i32 8, i32 11"   --->   Operation 90 'partselect' 'local_temp_V_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1494_23 = sext i4 %local_temp_V_22"   --->   Operation 91 'sext' 'sext_ln1494_23' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 92 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_23 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_23"   --->   Operation 92 'mul' 'ret_V_23' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (1.01ns)   --->   "%tile_1 = add i32 %tile_load, i32 1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:160]   --->   Operation 93 'add' 'tile_1' <Predicate = (!icmp_ln123 & !icmp_ln174)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.44ns)   --->   "%tile_2 = select i1 %icmp_ln174, i32 0, i32 %tile_1" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174]   --->   Operation 94 'select' 'tile_2' <Predicate = (!icmp_ln123)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln123 = store i32 %tile_2, i32 %tile" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 95 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i4 %local_temp_V_24"   --->   Operation 96 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i8 %r_V_1"   --->   Operation 97 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 98 [3/3] (0.99ns) (grouped into DSP with root node accu_V)   --->   "%ret_V_1 = mul i12 %sext_ln1494_1, i12 %sext_ln186_1"   --->   Operation 98 'mul' 'ret_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_2 = mul i12 %sext_ln1494_2, i12 %sext_ln186_2"   --->   Operation 99 'mul' 'ret_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i4 %local_temp_V_3"   --->   Operation 100 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 101 [3/3] (0.99ns) (grouped into DSP with root node accu_V_1)   --->   "%ret_V_4 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_4"   --->   Operation 101 'mul' 'ret_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_5 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_5"   --->   Operation 102 'mul' 'ret_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i4 %local_temp_V_6"   --->   Operation 103 'sext' 'sext_ln1494_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 104 [3/3] (0.99ns) (grouped into DSP with root node accu_V_2)   --->   "%ret_V_7 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_7"   --->   Operation 104 'mul' 'ret_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V_8 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_8"   --->   Operation 105 'mul' 'ret_V_8' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1494_10 = sext i4 %local_temp_V_9"   --->   Operation 106 'sext' 'sext_ln1494_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 107 [3/3] (0.99ns) (grouped into DSP with root node accu_V_3)   --->   "%ret_V_10 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_10"   --->   Operation 107 'mul' 'ret_V_10' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_11 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_11"   --->   Operation 108 'mul' 'ret_V_11' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1494_13 = sext i4 %local_temp_V_12"   --->   Operation 109 'sext' 'sext_ln1494_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node accu_V_4)   --->   "%ret_V_13 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_13"   --->   Operation 110 'mul' 'ret_V_13' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_8)   --->   "%ret_V_14 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_14"   --->   Operation 111 'mul' 'ret_V_14' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1494_16 = sext i4 %local_temp_V_15"   --->   Operation 112 'sext' 'sext_ln1494_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 113 [3/3] (0.99ns) (grouped into DSP with root node accu_V_5)   --->   "%ret_V_16 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_16"   --->   Operation 113 'mul' 'ret_V_16' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_17 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_17"   --->   Operation 114 'mul' 'ret_V_17' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1494_19 = sext i4 %local_temp_V_18"   --->   Operation 115 'sext' 'sext_ln1494_19' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 116 [3/3] (0.99ns) (grouped into DSP with root node accu_V_6)   --->   "%ret_V_19 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_19"   --->   Operation 116 'mul' 'ret_V_19' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_12)   --->   "%ret_V_20 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_20"   --->   Operation 117 'mul' 'ret_V_20' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1494_22 = sext i4 %local_temp_V_21"   --->   Operation 118 'sext' 'sext_ln1494_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 119 [3/3] (0.99ns) (grouped into DSP with root node accu_V_7)   --->   "%ret_V_22 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_22"   --->   Operation 119 'mul' 'ret_V_22' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_23 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_23"   --->   Operation 120 'mul' 'ret_V_23' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i4 %local_temp_V_23"   --->   Operation 121 'sext' 'sext_ln186' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i8 %r_V"   --->   Operation 122 'sext' 'sext_ln1494' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.65ns)   --->   "%ret_V = mul i12 %sext_ln1494, i12 %sext_ln186"   --->   Operation 123 'mul' 'ret_V' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i12 %ret_V"   --->   Operation 124 'sext' 'sext_ln840' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 125 [2/3] (0.99ns) (grouped into DSP with root node accu_V)   --->   "%ret_V_1 = mul i12 %sext_ln1494_1, i12 %sext_ln186_1"   --->   Operation 125 'mul' 'ret_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_2 = mul i12 %sext_ln1494_2, i12 %sext_ln186_2"   --->   Operation 126 'mul' 'ret_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%sext_ln840_2 = sext i12 %ret_V_2"   --->   Operation 127 'sext' 'sext_ln840_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840 = add i13 %sext_ln840, i13 %sext_ln840_2"   --->   Operation 128 'add' 'add_ln840' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i4 %local_temp_V"   --->   Operation 129 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.65ns)   --->   "%ret_V_3 = mul i12 %sext_ln1494, i12 %sext_ln1494_3"   --->   Operation 130 'mul' 'ret_V_3' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i12 %ret_V_3"   --->   Operation 131 'sext' 'sext_ln840_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 132 [2/3] (0.99ns) (grouped into DSP with root node accu_V_1)   --->   "%ret_V_4 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_4"   --->   Operation 132 'mul' 'ret_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_5 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_5"   --->   Operation 133 'mul' 'ret_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_2)   --->   "%sext_ln840_5 = sext i12 %ret_V_5"   --->   Operation 134 'sext' 'sext_ln840_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_2 = add i13 %sext_ln840_3, i13 %sext_ln840_5"   --->   Operation 135 'add' 'add_ln840_2' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i4 %local_temp_V_5"   --->   Operation 136 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.65ns)   --->   "%ret_V_6 = mul i12 %sext_ln1494, i12 %sext_ln1494_6"   --->   Operation 137 'mul' 'ret_V_6' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i12 %ret_V_6"   --->   Operation 138 'sext' 'sext_ln840_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node accu_V_2)   --->   "%ret_V_7 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_7"   --->   Operation 139 'mul' 'ret_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V_8 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_8"   --->   Operation 140 'mul' 'ret_V_8' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%sext_ln840_8 = sext i12 %ret_V_8"   --->   Operation 141 'sext' 'sext_ln840_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_4 = add i13 %sext_ln840_6, i13 %sext_ln840_8"   --->   Operation 142 'add' 'add_ln840_4' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1494_9 = sext i4 %local_temp_V_8"   --->   Operation 143 'sext' 'sext_ln1494_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.65ns)   --->   "%ret_V_9 = mul i12 %sext_ln1494, i12 %sext_ln1494_9"   --->   Operation 144 'mul' 'ret_V_9' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln840_9 = sext i12 %ret_V_9"   --->   Operation 145 'sext' 'sext_ln840_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 146 [2/3] (0.99ns) (grouped into DSP with root node accu_V_3)   --->   "%ret_V_10 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_10"   --->   Operation 146 'mul' 'ret_V_10' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_11 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_11"   --->   Operation 147 'mul' 'ret_V_11' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_6)   --->   "%sext_ln840_11 = sext i12 %ret_V_11"   --->   Operation 148 'sext' 'sext_ln840_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_6 = add i13 %sext_ln840_9, i13 %sext_ln840_11"   --->   Operation 149 'add' 'add_ln840_6' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1494_12 = sext i4 %local_temp_V_11"   --->   Operation 150 'sext' 'sext_ln1494_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.65ns)   --->   "%ret_V_12 = mul i12 %sext_ln1494, i12 %sext_ln1494_12"   --->   Operation 151 'mul' 'ret_V_12' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln840_12 = sext i12 %ret_V_12"   --->   Operation 152 'sext' 'sext_ln840_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 153 [2/3] (0.99ns) (grouped into DSP with root node accu_V_4)   --->   "%ret_V_13 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_13"   --->   Operation 153 'mul' 'ret_V_13' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_8)   --->   "%ret_V_14 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_14"   --->   Operation 154 'mul' 'ret_V_14' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_8)   --->   "%sext_ln840_14 = sext i12 %ret_V_14"   --->   Operation 155 'sext' 'sext_ln840_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_8 = add i13 %sext_ln840_12, i13 %sext_ln840_14"   --->   Operation 156 'add' 'add_ln840_8' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1494_15 = sext i4 %local_temp_V_14"   --->   Operation 157 'sext' 'sext_ln1494_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.65ns)   --->   "%ret_V_15 = mul i12 %sext_ln1494, i12 %sext_ln1494_15"   --->   Operation 158 'mul' 'ret_V_15' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln840_15 = sext i12 %ret_V_15"   --->   Operation 159 'sext' 'sext_ln840_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 160 [2/3] (0.99ns) (grouped into DSP with root node accu_V_5)   --->   "%ret_V_16 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_16"   --->   Operation 160 'mul' 'ret_V_16' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_17 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_17"   --->   Operation 161 'mul' 'ret_V_17' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%sext_ln840_17 = sext i12 %ret_V_17"   --->   Operation 162 'sext' 'sext_ln840_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 163 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_10 = add i13 %sext_ln840_15, i13 %sext_ln840_17"   --->   Operation 163 'add' 'add_ln840_10' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1494_18 = sext i4 %local_temp_V_17"   --->   Operation 164 'sext' 'sext_ln1494_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.65ns)   --->   "%ret_V_18 = mul i12 %sext_ln1494, i12 %sext_ln1494_18"   --->   Operation 165 'mul' 'ret_V_18' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln840_18 = sext i12 %ret_V_18"   --->   Operation 166 'sext' 'sext_ln840_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 167 [2/3] (0.99ns) (grouped into DSP with root node accu_V_6)   --->   "%ret_V_19 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_19"   --->   Operation 167 'mul' 'ret_V_19' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_12)   --->   "%ret_V_20 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_20"   --->   Operation 168 'mul' 'ret_V_20' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_12)   --->   "%sext_ln840_20 = sext i12 %ret_V_20"   --->   Operation 169 'sext' 'sext_ln840_20' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 170 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_12 = add i13 %sext_ln840_18, i13 %sext_ln840_20"   --->   Operation 170 'add' 'add_ln840_12' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1494_21 = sext i4 %local_temp_V_20"   --->   Operation 171 'sext' 'sext_ln1494_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.65ns)   --->   "%ret_V_21 = mul i12 %sext_ln1494, i12 %sext_ln1494_21"   --->   Operation 172 'mul' 'ret_V_21' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln840_21 = sext i12 %ret_V_21"   --->   Operation 173 'sext' 'sext_ln840_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 174 [2/3] (0.99ns) (grouped into DSP with root node accu_V_7)   --->   "%ret_V_22 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_22"   --->   Operation 174 'mul' 'ret_V_22' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_23 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_23"   --->   Operation 175 'mul' 'ret_V_23' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_14)   --->   "%sext_ln840_23 = sext i12 %ret_V_23"   --->   Operation 176 'sext' 'sext_ln840_23' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_14 = add i13 %sext_ln840_21, i13 %sext_ln840_23"   --->   Operation 177 'add' 'add_ln840_14' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node accu_V)   --->   "%ret_V_1 = mul i12 %sext_ln1494_1, i12 %sext_ln186_1"   --->   Operation 178 'mul' 'ret_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node accu_V)   --->   "%sext_ln840_1 = sext i12 %ret_V_1"   --->   Operation 179 'sext' 'sext_ln840_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840 = add i13 %sext_ln840, i13 %sext_ln840_2"   --->   Operation 180 'add' 'add_ln840' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V = add i13 %add_ln840, i13 %sext_ln840_1"   --->   Operation 181 'add' 'accu_V' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node accu_V_1)   --->   "%ret_V_4 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_4"   --->   Operation 182 'mul' 'ret_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into DSP with root node accu_V_1)   --->   "%sext_ln840_4 = sext i12 %ret_V_4"   --->   Operation 183 'sext' 'sext_ln840_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_2 = add i13 %sext_ln840_3, i13 %sext_ln840_5"   --->   Operation 184 'add' 'add_ln840_2' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_1 = add i13 %add_ln840_2, i13 %sext_ln840_4"   --->   Operation 185 'add' 'accu_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node accu_V_2)   --->   "%ret_V_7 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_7"   --->   Operation 186 'mul' 'ret_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node accu_V_2)   --->   "%sext_ln840_7 = sext i12 %ret_V_7"   --->   Operation 187 'sext' 'sext_ln840_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 188 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_4 = add i13 %sext_ln840_6, i13 %sext_ln840_8"   --->   Operation 188 'add' 'add_ln840_4' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_2 = add i13 %add_ln840_4, i13 %sext_ln840_7"   --->   Operation 189 'add' 'accu_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node accu_V_3)   --->   "%ret_V_10 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_10"   --->   Operation 190 'mul' 'ret_V_10' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node accu_V_3)   --->   "%sext_ln840_10 = sext i12 %ret_V_10"   --->   Operation 191 'sext' 'sext_ln840_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 192 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_6 = add i13 %sext_ln840_9, i13 %sext_ln840_11"   --->   Operation 192 'add' 'add_ln840_6' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_3 = add i13 %add_ln840_6, i13 %sext_ln840_10"   --->   Operation 193 'add' 'accu_V_3' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node accu_V_4)   --->   "%ret_V_13 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_13"   --->   Operation 194 'mul' 'ret_V_13' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node accu_V_4)   --->   "%sext_ln840_13 = sext i12 %ret_V_13"   --->   Operation 195 'sext' 'sext_ln840_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 196 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_8 = add i13 %sext_ln840_12, i13 %sext_ln840_14"   --->   Operation 196 'add' 'add_ln840_8' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_4 = add i13 %add_ln840_8, i13 %sext_ln840_13"   --->   Operation 197 'add' 'accu_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node accu_V_5)   --->   "%ret_V_16 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_16"   --->   Operation 198 'mul' 'ret_V_16' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node accu_V_5)   --->   "%sext_ln840_16 = sext i12 %ret_V_16"   --->   Operation 199 'sext' 'sext_ln840_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_10 = add i13 %sext_ln840_15, i13 %sext_ln840_17"   --->   Operation 200 'add' 'add_ln840_10' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_5 = add i13 %add_ln840_10, i13 %sext_ln840_16"   --->   Operation 201 'add' 'accu_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node accu_V_6)   --->   "%ret_V_19 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_19"   --->   Operation 202 'mul' 'ret_V_19' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node accu_V_6)   --->   "%sext_ln840_19 = sext i12 %ret_V_19"   --->   Operation 203 'sext' 'sext_ln840_19' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 204 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_12 = add i13 %sext_ln840_18, i13 %sext_ln840_20"   --->   Operation 204 'add' 'add_ln840_12' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_6 = add i13 %add_ln840_12, i13 %sext_ln840_19"   --->   Operation 205 'add' 'accu_V_6' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node accu_V_7)   --->   "%ret_V_22 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_22"   --->   Operation 206 'mul' 'ret_V_22' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into DSP with root node accu_V_7)   --->   "%sext_ln840_22 = sext i12 %ret_V_22"   --->   Operation 207 'sext' 'sext_ln840_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 208 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_14 = add i13 %sext_ln840_21, i13 %sext_ln840_23"   --->   Operation 208 'add' 'add_ln840_14' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [2/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_7 = add i13 %add_ln840_14, i13 %sext_ln840_22"   --->   Operation 209 'add' 'accu_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.21>
ST_6 : Operation 210 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V = add i13 %add_ln840, i13 %sext_ln840_1"   --->   Operation 210 'add' 'accu_V' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_1 = add i13 %add_ln840_2, i13 %sext_ln840_4"   --->   Operation 211 'add' 'accu_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_2 = add i13 %add_ln840_4, i13 %sext_ln840_7"   --->   Operation 212 'add' 'accu_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_3 = add i13 %add_ln840_6, i13 %sext_ln840_10"   --->   Operation 213 'add' 'accu_V_3' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_4 = add i13 %add_ln840_8, i13 %sext_ln840_13"   --->   Operation 214 'add' 'accu_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_5 = add i13 %add_ln840_10, i13 %sext_ln840_16"   --->   Operation 215 'add' 'accu_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_6 = add i13 %add_ln840_12, i13 %sext_ln840_19"   --->   Operation 216 'add' 'accu_V_6' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%accu_V_7 = add i13 %add_ln840_14, i13 %sext_ln840_22"   --->   Operation 217 'add' 'accu_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039)   --->   "%tmp = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 86, i13 7678, i13 7917, i13 373, i2 %trunc_ln218"   --->   Operation 218 'mux' 'tmp' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039 = icmp_slt  i13 %accu_V, i13 %tmp"   --->   Operation 219 'icmp' 'icmp_ln1039' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.28ns)   --->   "%result_V = xor i1 %icmp_ln1039, i1 1"   --->   Operation 220 'xor' 'result_V' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %result_V" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 221 'zext' 'zext_ln215' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_1)   --->   "%tmp_2 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 99, i13 7732, i13 7944, i13 403, i2 %trunc_ln218"   --->   Operation 222 'mux' 'tmp_2' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_1 = icmp_slt  i13 %accu_V, i13 %tmp_2"   --->   Operation 223 'icmp' 'icmp_ln1039_1' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.28ns)   --->   "%xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1"   --->   Operation 224 'xor' 'xor_ln1039' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1039 = zext i1 %xor_ln1039"   --->   Operation 225 'zext' 'zext_ln1039' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_2)   --->   "%tmp_3 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 112, i13 7785, i13 7970, i13 434, i2 %trunc_ln218"   --->   Operation 226 'mux' 'tmp_3' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_2 = icmp_slt  i13 %accu_V, i13 %tmp_3"   --->   Operation 227 'icmp' 'icmp_ln1039_2' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.28ns)   --->   "%xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1"   --->   Operation 228 'xor' 'xor_ln1039_1' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1039_1 = zext i1 %xor_ln1039_1"   --->   Operation 229 'zext' 'zext_ln1039_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_3)   --->   "%tmp_4 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 125, i13 7839, i13 7997, i13 465, i2 %trunc_ln218"   --->   Operation 230 'mux' 'tmp_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_3 = icmp_slt  i13 %accu_V, i13 %tmp_4"   --->   Operation 231 'icmp' 'icmp_ln1039_3' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_18)   --->   "%xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1"   --->   Operation 232 'xor' 'xor_ln1039_2' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_18)   --->   "%zext_ln1039_2 = zext i1 %xor_ln1039_2"   --->   Operation 233 'zext' 'zext_ln1039_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_4)   --->   "%tmp_5 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 137, i13 7892, i13 8023, i13 496, i2 %trunc_ln218"   --->   Operation 234 'mux' 'tmp_5' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_4 = icmp_slt  i13 %accu_V, i13 %tmp_5"   --->   Operation 235 'icmp' 'icmp_ln1039_4' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_18)   --->   "%xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1"   --->   Operation 236 'xor' 'xor_ln1039_3' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_18)   --->   "%zext_ln1039_3 = zext i1 %xor_ln1039_3"   --->   Operation 237 'zext' 'zext_ln1039_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_5)   --->   "%tmp_6 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 150, i13 7946, i13 8050, i13 527, i2 %trunc_ln218"   --->   Operation 238 'mux' 'tmp_6' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_5 = icmp_slt  i13 %accu_V, i13 %tmp_6"   --->   Operation 239 'icmp' 'icmp_ln1039_5' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_19)   --->   "%xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1"   --->   Operation 240 'xor' 'xor_ln1039_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_19)   --->   "%zext_ln1039_4 = zext i1 %xor_ln1039_4"   --->   Operation 241 'zext' 'zext_ln1039_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_6)   --->   "%tmp_7 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 163, i13 7999, i13 8077, i13 557, i2 %trunc_ln218"   --->   Operation 242 'mux' 'tmp_7' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_6 = icmp_slt  i13 %accu_V, i13 %tmp_7"   --->   Operation 243 'icmp' 'icmp_ln1039_6' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_19)   --->   "%xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1"   --->   Operation 244 'xor' 'xor_ln1039_5' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_19)   --->   "%zext_ln1039_5 = zext i1 %xor_ln1039_5"   --->   Operation 245 'zext' 'zext_ln1039_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_7)   --->   "%tmp_8 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 176, i13 8053, i13 8103, i13 588, i2 %trunc_ln218"   --->   Operation 246 'mux' 'tmp_8' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_7 = icmp_slt  i13 %accu_V, i13 %tmp_8"   --->   Operation 247 'icmp' 'icmp_ln1039_7' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_22)   --->   "%xor_ln1039_6 = xor i1 %icmp_ln1039_7, i1 1"   --->   Operation 248 'xor' 'xor_ln1039_6' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_22)   --->   "%zext_ln1039_6 = zext i1 %xor_ln1039_6"   --->   Operation 249 'zext' 'zext_ln1039_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_8)   --->   "%tmp_9 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 188, i13 8106, i13 8130, i13 619, i2 %trunc_ln218"   --->   Operation 250 'mux' 'tmp_9' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_8 = icmp_slt  i13 %accu_V, i13 %tmp_9"   --->   Operation 251 'icmp' 'icmp_ln1039_8' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_22)   --->   "%xor_ln1039_7 = xor i1 %icmp_ln1039_8, i1 1"   --->   Operation 252 'xor' 'xor_ln1039_7' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_22)   --->   "%zext_ln1039_7 = zext i1 %xor_ln1039_7"   --->   Operation 253 'zext' 'zext_ln1039_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_9)   --->   "%tmp_s = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 201, i13 8160, i13 8156, i13 650, i2 %trunc_ln218"   --->   Operation 254 'mux' 'tmp_s' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_9 = icmp_slt  i13 %accu_V, i13 %tmp_s"   --->   Operation 255 'icmp' 'icmp_ln1039_9' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_23)   --->   "%xor_ln1039_8 = xor i1 %icmp_ln1039_9, i1 1"   --->   Operation 256 'xor' 'xor_ln1039_8' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_23)   --->   "%zext_ln1039_8 = zext i1 %xor_ln1039_8"   --->   Operation 257 'zext' 'zext_ln1039_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_10)   --->   "%tmp_1 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 214, i13 21, i13 8183, i13 681, i2 %trunc_ln218"   --->   Operation 258 'mux' 'tmp_1' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_10 = icmp_slt  i13 %accu_V, i13 %tmp_1"   --->   Operation 259 'icmp' 'icmp_ln1039_10' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_23)   --->   "%xor_ln1039_9 = xor i1 %icmp_ln1039_10, i1 1"   --->   Operation 260 'xor' 'xor_ln1039_9' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_23)   --->   "%zext_ln1039_9 = zext i1 %xor_ln1039_9"   --->   Operation 261 'zext' 'zext_ln1039_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_11)   --->   "%tmp_10 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 227, i13 75, i13 17, i13 711, i2 %trunc_ln218"   --->   Operation 262 'mux' 'tmp_10' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_11 = icmp_slt  i13 %accu_V, i13 %tmp_10"   --->   Operation 263 'icmp' 'icmp_ln1039_11' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_25)   --->   "%xor_ln1039_10 = xor i1 %icmp_ln1039_11, i1 1"   --->   Operation 264 'xor' 'xor_ln1039_10' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_25)   --->   "%zext_ln1039_10 = zext i1 %xor_ln1039_10"   --->   Operation 265 'zext' 'zext_ln1039_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_12)   --->   "%tmp_11 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 240, i13 128, i13 44, i13 742, i2 %trunc_ln218"   --->   Operation 266 'mux' 'tmp_11' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_12 = icmp_slt  i13 %accu_V, i13 %tmp_11"   --->   Operation 267 'icmp' 'icmp_ln1039_12' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_25)   --->   "%xor_ln1039_11 = xor i1 %icmp_ln1039_12, i1 1"   --->   Operation 268 'xor' 'xor_ln1039_11' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_25)   --->   "%zext_ln1039_11 = zext i1 %xor_ln1039_11"   --->   Operation 269 'zext' 'zext_ln1039_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_13)   --->   "%tmp_12 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 252, i13 182, i13 70, i13 773, i2 %trunc_ln218"   --->   Operation 270 'mux' 'tmp_12' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_13 = icmp_slt  i13 %accu_V, i13 %tmp_12"   --->   Operation 271 'icmp' 'icmp_ln1039_13' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_26)   --->   "%xor_ln1039_12 = xor i1 %icmp_ln1039_13, i1 1"   --->   Operation 272 'xor' 'xor_ln1039_12' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_26)   --->   "%zext_ln1039_12 = zext i1 %xor_ln1039_12"   --->   Operation 273 'zext' 'zext_ln1039_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_14)   --->   "%tmp_13 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 265, i13 235, i13 97, i13 804, i2 %trunc_ln218"   --->   Operation 274 'mux' 'tmp_13' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_14 = icmp_slt  i13 %accu_V, i13 %tmp_13"   --->   Operation 275 'icmp' 'icmp_ln1039_14' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_26)   --->   "%xor_ln1039_13 = xor i1 %icmp_ln1039_14, i1 1"   --->   Operation 276 'xor' 'xor_ln1039_13' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_26)   --->   "%zext_ln840 = zext i1 %xor_ln1039_13"   --->   Operation 277 'zext' 'zext_ln840' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_16 = add i2 %zext_ln215, i2 %zext_ln1039_1"   --->   Operation 278 'add' 'add_ln840_16' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 279 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_17 = add i2 %add_ln840_16, i2 %zext_ln1039"   --->   Operation 279 'add' 'add_ln840_17' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i2 %add_ln840_17"   --->   Operation 280 'zext' 'zext_ln840_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_18 = add i2 %zext_ln1039_2, i2 %zext_ln1039_3"   --->   Operation 281 'add' 'add_ln840_18' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln840_2 = zext i2 %add_ln840_18"   --->   Operation 282 'zext' 'zext_ln840_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_19 = add i2 %zext_ln1039_4, i2 %zext_ln1039_5"   --->   Operation 283 'add' 'add_ln840_19' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln840_3 = zext i2 %add_ln840_19"   --->   Operation 284 'zext' 'zext_ln840_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_20 = add i3 %zext_ln840_3, i3 %zext_ln840_2"   --->   Operation 285 'add' 'add_ln840_20' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 286 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_21 = add i3 %add_ln840_20, i3 %zext_ln840_1"   --->   Operation 286 'add' 'add_ln840_21' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln840_4 = zext i3 %add_ln840_21"   --->   Operation 287 'zext' 'zext_ln840_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_22 = add i2 %zext_ln1039_6, i2 %zext_ln1039_7"   --->   Operation 288 'add' 'add_ln840_22' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln840_5 = zext i2 %add_ln840_22"   --->   Operation 289 'zext' 'zext_ln840_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_23 = add i2 %zext_ln1039_8, i2 %zext_ln1039_9"   --->   Operation 290 'add' 'add_ln840_23' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln840_6 = zext i2 %add_ln840_23"   --->   Operation 291 'zext' 'zext_ln840_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.54ns)   --->   "%add_ln840_24 = add i3 %zext_ln840_6, i3 %zext_ln840_5"   --->   Operation 292 'add' 'add_ln840_24' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln840_7 = zext i3 %add_ln840_24"   --->   Operation 293 'zext' 'zext_ln840_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_25 = add i2 %zext_ln1039_10, i2 %zext_ln1039_11"   --->   Operation 294 'add' 'add_ln840_25' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln840_8 = zext i2 %add_ln840_25"   --->   Operation 295 'zext' 'zext_ln840_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_26 = add i2 %zext_ln1039_12, i2 %zext_ln840"   --->   Operation 296 'add' 'add_ln840_26' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln840_9 = zext i2 %add_ln840_26"   --->   Operation 297 'zext' 'zext_ln840_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.54ns)   --->   "%add_ln840_27 = add i3 %zext_ln840_9, i3 %zext_ln840_8"   --->   Operation 298 'add' 'add_ln840_27' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln840_10 = zext i3 %add_ln840_27"   --->   Operation 299 'zext' 'zext_ln840_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_28 = add i4 %zext_ln840_10, i4 %zext_ln840_7"   --->   Operation 300 'add' 'add_ln840_28' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 301 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_1 = add i4 %add_ln840_28, i4 %zext_ln840_4"   --->   Operation 301 'add' 'result_V_1' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_15)   --->   "%tmp_14 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 372, i13 7948, i13 287, i13 302, i2 %trunc_ln218"   --->   Operation 302 'mux' 'tmp_14' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_15 = icmp_slt  i13 %accu_V_1, i13 %tmp_14"   --->   Operation 303 'icmp' 'icmp_ln1039_15' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (0.28ns)   --->   "%result_V_2 = xor i1 %icmp_ln1039_15, i1 1"   --->   Operation 304 'xor' 'result_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %result_V_2" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 305 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_16)   --->   "%tmp_15 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 398, i13 7973, i13 317, i13 329, i2 %trunc_ln218"   --->   Operation 306 'mux' 'tmp_15' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_16 = icmp_slt  i13 %accu_V_1, i13 %tmp_15"   --->   Operation 307 'icmp' 'icmp_ln1039_16' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.28ns)   --->   "%xor_ln1039_15 = xor i1 %icmp_ln1039_16, i1 1"   --->   Operation 308 'xor' 'xor_ln1039_15' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1039_13 = zext i1 %xor_ln1039_15"   --->   Operation 309 'zext' 'zext_ln1039_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_17)   --->   "%tmp_16 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 424, i13 7998, i13 347, i13 357, i2 %trunc_ln218"   --->   Operation 310 'mux' 'tmp_16' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_17 = icmp_slt  i13 %accu_V_1, i13 %tmp_16"   --->   Operation 311 'icmp' 'icmp_ln1039_17' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.28ns)   --->   "%xor_ln1039_16 = xor i1 %icmp_ln1039_17, i1 1"   --->   Operation 312 'xor' 'xor_ln1039_16' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1039_14 = zext i1 %xor_ln1039_16"   --->   Operation 313 'zext' 'zext_ln1039_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_18)   --->   "%tmp_17 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 450, i13 8023, i13 377, i13 384, i2 %trunc_ln218"   --->   Operation 314 'mux' 'tmp_17' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_18 = icmp_slt  i13 %accu_V_1, i13 %tmp_17"   --->   Operation 315 'icmp' 'icmp_ln1039_18' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_32)   --->   "%xor_ln1039_17 = xor i1 %icmp_ln1039_18, i1 1"   --->   Operation 316 'xor' 'xor_ln1039_17' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_32)   --->   "%zext_ln1039_15 = zext i1 %xor_ln1039_17"   --->   Operation 317 'zext' 'zext_ln1039_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_19)   --->   "%tmp_18 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 477, i13 8048, i13 407, i13 411, i2 %trunc_ln218"   --->   Operation 318 'mux' 'tmp_18' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_19 = icmp_slt  i13 %accu_V_1, i13 %tmp_18"   --->   Operation 319 'icmp' 'icmp_ln1039_19' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_32)   --->   "%xor_ln1039_18 = xor i1 %icmp_ln1039_19, i1 1"   --->   Operation 320 'xor' 'xor_ln1039_18' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_32)   --->   "%zext_ln1039_16 = zext i1 %xor_ln1039_18"   --->   Operation 321 'zext' 'zext_ln1039_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_20)   --->   "%tmp_19 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 503, i13 8073, i13 437, i13 438, i2 %trunc_ln218"   --->   Operation 322 'mux' 'tmp_19' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_20 = icmp_slt  i13 %accu_V_1, i13 %tmp_19"   --->   Operation 323 'icmp' 'icmp_ln1039_20' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_33)   --->   "%xor_ln1039_19 = xor i1 %icmp_ln1039_20, i1 1"   --->   Operation 324 'xor' 'xor_ln1039_19' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_33)   --->   "%zext_ln1039_17 = zext i1 %xor_ln1039_19"   --->   Operation 325 'zext' 'zext_ln1039_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_21)   --->   "%tmp_20 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 529, i13 8098, i13 467, i13 466, i2 %trunc_ln218"   --->   Operation 326 'mux' 'tmp_20' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_21 = icmp_slt  i13 %accu_V_1, i13 %tmp_20"   --->   Operation 327 'icmp' 'icmp_ln1039_21' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_33)   --->   "%xor_ln1039_20 = xor i1 %icmp_ln1039_21, i1 1"   --->   Operation 328 'xor' 'xor_ln1039_20' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_33)   --->   "%zext_ln1039_18 = zext i1 %xor_ln1039_20"   --->   Operation 329 'zext' 'zext_ln1039_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_22)   --->   "%tmp_21 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 555, i13 8123, i13 497, i13 493, i2 %trunc_ln218"   --->   Operation 330 'mux' 'tmp_21' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_22 = icmp_slt  i13 %accu_V_1, i13 %tmp_21"   --->   Operation 331 'icmp' 'icmp_ln1039_22' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_36)   --->   "%xor_ln1039_21 = xor i1 %icmp_ln1039_22, i1 1"   --->   Operation 332 'xor' 'xor_ln1039_21' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_36)   --->   "%zext_ln1039_19 = zext i1 %xor_ln1039_21"   --->   Operation 333 'zext' 'zext_ln1039_19' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_23)   --->   "%tmp_22 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 581, i13 8148, i13 527, i13 520, i2 %trunc_ln218"   --->   Operation 334 'mux' 'tmp_22' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_23 = icmp_slt  i13 %accu_V_1, i13 %tmp_22"   --->   Operation 335 'icmp' 'icmp_ln1039_23' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_36)   --->   "%xor_ln1039_22 = xor i1 %icmp_ln1039_23, i1 1"   --->   Operation 336 'xor' 'xor_ln1039_22' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_36)   --->   "%zext_ln1039_20 = zext i1 %xor_ln1039_22"   --->   Operation 337 'zext' 'zext_ln1039_20' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_24)   --->   "%tmp_23 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 607, i13 8174, i13 557, i13 548, i2 %trunc_ln218"   --->   Operation 338 'mux' 'tmp_23' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_24 = icmp_slt  i13 %accu_V_1, i13 %tmp_23"   --->   Operation 339 'icmp' 'icmp_ln1039_24' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_37)   --->   "%xor_ln1039_23 = xor i1 %icmp_ln1039_24, i1 1"   --->   Operation 340 'xor' 'xor_ln1039_23' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_37)   --->   "%zext_ln1039_21 = zext i1 %xor_ln1039_23"   --->   Operation 341 'zext' 'zext_ln1039_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_25)   --->   "%tmp_24 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 633, i13 7, i13 587, i13 575, i2 %trunc_ln218"   --->   Operation 342 'mux' 'tmp_24' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_25 = icmp_slt  i13 %accu_V_1, i13 %tmp_24"   --->   Operation 343 'icmp' 'icmp_ln1039_25' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_37)   --->   "%xor_ln1039_24 = xor i1 %icmp_ln1039_25, i1 1"   --->   Operation 344 'xor' 'xor_ln1039_24' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_37)   --->   "%zext_ln1039_22 = zext i1 %xor_ln1039_24"   --->   Operation 345 'zext' 'zext_ln1039_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_26)   --->   "%tmp_25 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 660, i13 32, i13 617, i13 602, i2 %trunc_ln218"   --->   Operation 346 'mux' 'tmp_25' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_26 = icmp_slt  i13 %accu_V_1, i13 %tmp_25"   --->   Operation 347 'icmp' 'icmp_ln1039_26' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%xor_ln1039_25 = xor i1 %icmp_ln1039_26, i1 1"   --->   Operation 348 'xor' 'xor_ln1039_25' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%zext_ln1039_23 = zext i1 %xor_ln1039_25"   --->   Operation 349 'zext' 'zext_ln1039_23' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_27)   --->   "%tmp_26 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 686, i13 57, i13 647, i13 629, i2 %trunc_ln218"   --->   Operation 350 'mux' 'tmp_26' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_27 = icmp_slt  i13 %accu_V_1, i13 %tmp_26"   --->   Operation 351 'icmp' 'icmp_ln1039_27' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%xor_ln1039_26 = xor i1 %icmp_ln1039_27, i1 1"   --->   Operation 352 'xor' 'xor_ln1039_26' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_39)   --->   "%zext_ln1039_24 = zext i1 %xor_ln1039_26"   --->   Operation 353 'zext' 'zext_ln1039_24' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_28)   --->   "%tmp_27 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 712, i13 82, i13 677, i13 657, i2 %trunc_ln218"   --->   Operation 354 'mux' 'tmp_27' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_28 = icmp_slt  i13 %accu_V_1, i13 %tmp_27"   --->   Operation 355 'icmp' 'icmp_ln1039_28' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_40)   --->   "%xor_ln1039_27 = xor i1 %icmp_ln1039_28, i1 1"   --->   Operation 356 'xor' 'xor_ln1039_27' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_40)   --->   "%zext_ln1039_25 = zext i1 %xor_ln1039_27"   --->   Operation 357 'zext' 'zext_ln1039_25' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_29)   --->   "%tmp_28 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 738, i13 107, i13 707, i13 684, i2 %trunc_ln218"   --->   Operation 358 'mux' 'tmp_28' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_29 = icmp_slt  i13 %accu_V_1, i13 %tmp_28"   --->   Operation 359 'icmp' 'icmp_ln1039_29' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_40)   --->   "%xor_ln1039_28 = xor i1 %icmp_ln1039_29, i1 1"   --->   Operation 360 'xor' 'xor_ln1039_28' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_40)   --->   "%zext_ln840_11 = zext i1 %xor_ln1039_28"   --->   Operation 361 'zext' 'zext_ln840_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_30 = add i2 %zext_ln215_1, i2 %zext_ln1039_14"   --->   Operation 362 'add' 'add_ln840_30' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 363 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_31 = add i2 %add_ln840_30, i2 %zext_ln1039_13"   --->   Operation 363 'add' 'add_ln840_31' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln840_12 = zext i2 %add_ln840_31"   --->   Operation 364 'zext' 'zext_ln840_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_32 = add i2 %zext_ln1039_15, i2 %zext_ln1039_16"   --->   Operation 365 'add' 'add_ln840_32' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln840_13 = zext i2 %add_ln840_32"   --->   Operation 366 'zext' 'zext_ln840_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_33 = add i2 %zext_ln1039_17, i2 %zext_ln1039_18"   --->   Operation 367 'add' 'add_ln840_33' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln840_14 = zext i2 %add_ln840_33"   --->   Operation 368 'zext' 'zext_ln840_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_34 = add i3 %zext_ln840_14, i3 %zext_ln840_13"   --->   Operation 369 'add' 'add_ln840_34' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 370 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_35 = add i3 %add_ln840_34, i3 %zext_ln840_12"   --->   Operation 370 'add' 'add_ln840_35' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln840_15 = zext i3 %add_ln840_35"   --->   Operation 371 'zext' 'zext_ln840_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_36 = add i2 %zext_ln1039_19, i2 %zext_ln1039_20"   --->   Operation 372 'add' 'add_ln840_36' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln840_16 = zext i2 %add_ln840_36"   --->   Operation 373 'zext' 'zext_ln840_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_37 = add i2 %zext_ln1039_21, i2 %zext_ln1039_22"   --->   Operation 374 'add' 'add_ln840_37' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln840_17 = zext i2 %add_ln840_37"   --->   Operation 375 'zext' 'zext_ln840_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.54ns)   --->   "%add_ln840_38 = add i3 %zext_ln840_17, i3 %zext_ln840_16"   --->   Operation 376 'add' 'add_ln840_38' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln840_18 = zext i3 %add_ln840_38"   --->   Operation 377 'zext' 'zext_ln840_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_39 = add i2 %zext_ln1039_23, i2 %zext_ln1039_24"   --->   Operation 378 'add' 'add_ln840_39' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln840_19 = zext i2 %add_ln840_39"   --->   Operation 379 'zext' 'zext_ln840_19' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_40 = add i2 %zext_ln1039_25, i2 %zext_ln840_11"   --->   Operation 380 'add' 'add_ln840_40' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln840_20 = zext i2 %add_ln840_40"   --->   Operation 381 'zext' 'zext_ln840_20' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.54ns)   --->   "%add_ln840_41 = add i3 %zext_ln840_20, i3 %zext_ln840_19"   --->   Operation 382 'add' 'add_ln840_41' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln840_21 = zext i3 %add_ln840_41"   --->   Operation 383 'zext' 'zext_ln840_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_42 = add i4 %zext_ln840_21, i4 %zext_ln840_18"   --->   Operation 384 'add' 'add_ln840_42' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 385 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_3 = add i4 %add_ln840_42, i4 %zext_ln840_15"   --->   Operation 385 'add' 'result_V_3' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_30)   --->   "%tmp_29 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 79, i13 981, i13 572, i13 7966, i2 %trunc_ln218"   --->   Operation 386 'mux' 'tmp_29' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_30 = icmp_slt  i13 %accu_V_2, i13 %tmp_29"   --->   Operation 387 'icmp' 'icmp_ln1039_30' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.28ns)   --->   "%result_V_4 = xor i1 %icmp_ln1039_30, i1 1"   --->   Operation 388 'xor' 'result_V_4' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i1 %result_V_4" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 389 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_31)   --->   "%tmp_30 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 90, i13 1064, i13 633, i13 7991, i2 %trunc_ln218"   --->   Operation 390 'mux' 'tmp_30' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_31 = icmp_slt  i13 %accu_V_2, i13 %tmp_30"   --->   Operation 391 'icmp' 'icmp_ln1039_31' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.28ns)   --->   "%xor_ln1039_30 = xor i1 %icmp_ln1039_31, i1 1"   --->   Operation 392 'xor' 'xor_ln1039_30' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1039_26 = zext i1 %xor_ln1039_30"   --->   Operation 393 'zext' 'zext_ln1039_26' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_32)   --->   "%tmp_31 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 101, i13 1146, i13 694, i13 8016, i2 %trunc_ln218"   --->   Operation 394 'mux' 'tmp_31' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_32 = icmp_slt  i13 %accu_V_2, i13 %tmp_31"   --->   Operation 395 'icmp' 'icmp_ln1039_32' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.28ns)   --->   "%xor_ln1039_31 = xor i1 %icmp_ln1039_32, i1 1"   --->   Operation 396 'xor' 'xor_ln1039_31' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1039_27 = zext i1 %xor_ln1039_31"   --->   Operation 397 'zext' 'zext_ln1039_27' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_33)   --->   "%tmp_32 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 112, i13 1228, i13 755, i13 8040, i2 %trunc_ln218"   --->   Operation 398 'mux' 'tmp_32' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_33 = icmp_slt  i13 %accu_V_2, i13 %tmp_32"   --->   Operation 399 'icmp' 'icmp_ln1039_33' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_46)   --->   "%xor_ln1039_32 = xor i1 %icmp_ln1039_33, i1 1"   --->   Operation 400 'xor' 'xor_ln1039_32' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_46)   --->   "%zext_ln1039_28 = zext i1 %xor_ln1039_32"   --->   Operation 401 'zext' 'zext_ln1039_28' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_34)   --->   "%tmp_33 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 123, i13 1311, i13 817, i13 8065, i2 %trunc_ln218"   --->   Operation 402 'mux' 'tmp_33' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_34 = icmp_slt  i13 %accu_V_2, i13 %tmp_33"   --->   Operation 403 'icmp' 'icmp_ln1039_34' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_46)   --->   "%xor_ln1039_33 = xor i1 %icmp_ln1039_34, i1 1"   --->   Operation 404 'xor' 'xor_ln1039_33' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_46)   --->   "%zext_ln1039_29 = zext i1 %xor_ln1039_33"   --->   Operation 405 'zext' 'zext_ln1039_29' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_35)   --->   "%tmp_34 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 134, i13 1393, i13 878, i13 8090, i2 %trunc_ln218"   --->   Operation 406 'mux' 'tmp_34' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_35 = icmp_slt  i13 %accu_V_2, i13 %tmp_34"   --->   Operation 407 'icmp' 'icmp_ln1039_35' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_47)   --->   "%xor_ln1039_34 = xor i1 %icmp_ln1039_35, i1 1"   --->   Operation 408 'xor' 'xor_ln1039_34' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_47)   --->   "%zext_ln1039_30 = zext i1 %xor_ln1039_34"   --->   Operation 409 'zext' 'zext_ln1039_30' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_36)   --->   "%tmp_35 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 144, i13 1475, i13 939, i13 8115, i2 %trunc_ln218"   --->   Operation 410 'mux' 'tmp_35' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_36 = icmp_slt  i13 %accu_V_2, i13 %tmp_35"   --->   Operation 411 'icmp' 'icmp_ln1039_36' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_47)   --->   "%xor_ln1039_35 = xor i1 %icmp_ln1039_36, i1 1"   --->   Operation 412 'xor' 'xor_ln1039_35' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_47)   --->   "%zext_ln1039_31 = zext i1 %xor_ln1039_35"   --->   Operation 413 'zext' 'zext_ln1039_31' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_37)   --->   "%tmp_36 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 155, i13 1558, i13 1000, i13 8140, i2 %trunc_ln218"   --->   Operation 414 'mux' 'tmp_36' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_37 = icmp_slt  i13 %accu_V_2, i13 %tmp_36"   --->   Operation 415 'icmp' 'icmp_ln1039_37' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%xor_ln1039_36 = xor i1 %icmp_ln1039_37, i1 1"   --->   Operation 416 'xor' 'xor_ln1039_36' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%zext_ln1039_32 = zext i1 %xor_ln1039_36"   --->   Operation 417 'zext' 'zext_ln1039_32' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_38)   --->   "%tmp_37 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 166, i13 1640, i13 1061, i13 8165, i2 %trunc_ln218"   --->   Operation 418 'mux' 'tmp_37' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_38 = icmp_slt  i13 %accu_V_2, i13 %tmp_37"   --->   Operation 419 'icmp' 'icmp_ln1039_38' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%xor_ln1039_37 = xor i1 %icmp_ln1039_38, i1 1"   --->   Operation 420 'xor' 'xor_ln1039_37' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_50)   --->   "%zext_ln1039_33 = zext i1 %xor_ln1039_37"   --->   Operation 421 'zext' 'zext_ln1039_33' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_39)   --->   "%tmp_38 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 177, i13 1723, i13 1122, i13 8189, i2 %trunc_ln218"   --->   Operation 422 'mux' 'tmp_38' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_39 = icmp_slt  i13 %accu_V_2, i13 %tmp_38"   --->   Operation 423 'icmp' 'icmp_ln1039_39' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%xor_ln1039_38 = xor i1 %icmp_ln1039_39, i1 1"   --->   Operation 424 'xor' 'xor_ln1039_38' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%zext_ln1039_34 = zext i1 %xor_ln1039_38"   --->   Operation 425 'zext' 'zext_ln1039_34' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_40)   --->   "%tmp_39 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 188, i13 1805, i13 1183, i13 22, i2 %trunc_ln218"   --->   Operation 426 'mux' 'tmp_39' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_40 = icmp_slt  i13 %accu_V_2, i13 %tmp_39"   --->   Operation 427 'icmp' 'icmp_ln1039_40' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%xor_ln1039_39 = xor i1 %icmp_ln1039_40, i1 1"   --->   Operation 428 'xor' 'xor_ln1039_39' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_51)   --->   "%zext_ln1039_35 = zext i1 %xor_ln1039_39"   --->   Operation 429 'zext' 'zext_ln1039_35' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_41)   --->   "%tmp_40 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 199, i13 1887, i13 1244, i13 47, i2 %trunc_ln218"   --->   Operation 430 'mux' 'tmp_40' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_41 = icmp_slt  i13 %accu_V_2, i13 %tmp_40"   --->   Operation 431 'icmp' 'icmp_ln1039_41' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_53)   --->   "%xor_ln1039_40 = xor i1 %icmp_ln1039_41, i1 1"   --->   Operation 432 'xor' 'xor_ln1039_40' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_53)   --->   "%zext_ln1039_36 = zext i1 %xor_ln1039_40"   --->   Operation 433 'zext' 'zext_ln1039_36' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_42)   --->   "%tmp_41 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 210, i13 1970, i13 1305, i13 72, i2 %trunc_ln218"   --->   Operation 434 'mux' 'tmp_41' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_42 = icmp_slt  i13 %accu_V_2, i13 %tmp_41"   --->   Operation 435 'icmp' 'icmp_ln1039_42' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_53)   --->   "%xor_ln1039_41 = xor i1 %icmp_ln1039_42, i1 1"   --->   Operation 436 'xor' 'xor_ln1039_41' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_53)   --->   "%zext_ln1039_37 = zext i1 %xor_ln1039_41"   --->   Operation 437 'zext' 'zext_ln1039_37' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_43)   --->   "%tmp_42 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 221, i13 2052, i13 1366, i13 97, i2 %trunc_ln218"   --->   Operation 438 'mux' 'tmp_42' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_43 = icmp_slt  i13 %accu_V_2, i13 %tmp_42"   --->   Operation 439 'icmp' 'icmp_ln1039_43' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_54)   --->   "%xor_ln1039_42 = xor i1 %icmp_ln1039_43, i1 1"   --->   Operation 440 'xor' 'xor_ln1039_42' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_54)   --->   "%zext_ln1039_38 = zext i1 %xor_ln1039_42"   --->   Operation 441 'zext' 'zext_ln1039_38' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_44)   --->   "%tmp_43 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 232, i13 2134, i13 1427, i13 122, i2 %trunc_ln218"   --->   Operation 442 'mux' 'tmp_43' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_44 = icmp_slt  i13 %accu_V_2, i13 %tmp_43"   --->   Operation 443 'icmp' 'icmp_ln1039_44' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_54)   --->   "%xor_ln1039_43 = xor i1 %icmp_ln1039_44, i1 1"   --->   Operation 444 'xor' 'xor_ln1039_43' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_54)   --->   "%zext_ln840_22 = zext i1 %xor_ln1039_43"   --->   Operation 445 'zext' 'zext_ln840_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_44 = add i2 %zext_ln215_2, i2 %zext_ln1039_27"   --->   Operation 446 'add' 'add_ln840_44' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 447 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_45 = add i2 %add_ln840_44, i2 %zext_ln1039_26"   --->   Operation 447 'add' 'add_ln840_45' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln840_23 = zext i2 %add_ln840_45"   --->   Operation 448 'zext' 'zext_ln840_23' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_46 = add i2 %zext_ln1039_28, i2 %zext_ln1039_29"   --->   Operation 449 'add' 'add_ln840_46' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln840_24 = zext i2 %add_ln840_46"   --->   Operation 450 'zext' 'zext_ln840_24' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_47 = add i2 %zext_ln1039_30, i2 %zext_ln1039_31"   --->   Operation 451 'add' 'add_ln840_47' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln840_25 = zext i2 %add_ln840_47"   --->   Operation 452 'zext' 'zext_ln840_25' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_48 = add i3 %zext_ln840_25, i3 %zext_ln840_24"   --->   Operation 453 'add' 'add_ln840_48' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 454 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_49 = add i3 %add_ln840_48, i3 %zext_ln840_23"   --->   Operation 454 'add' 'add_ln840_49' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln840_26 = zext i3 %add_ln840_49"   --->   Operation 455 'zext' 'zext_ln840_26' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_50 = add i2 %zext_ln1039_32, i2 %zext_ln1039_33"   --->   Operation 456 'add' 'add_ln840_50' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln840_27 = zext i2 %add_ln840_50"   --->   Operation 457 'zext' 'zext_ln840_27' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_51 = add i2 %zext_ln1039_34, i2 %zext_ln1039_35"   --->   Operation 458 'add' 'add_ln840_51' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln840_28 = zext i2 %add_ln840_51"   --->   Operation 459 'zext' 'zext_ln840_28' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.54ns)   --->   "%add_ln840_52 = add i3 %zext_ln840_28, i3 %zext_ln840_27"   --->   Operation 460 'add' 'add_ln840_52' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln840_29 = zext i3 %add_ln840_52"   --->   Operation 461 'zext' 'zext_ln840_29' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_53 = add i2 %zext_ln1039_36, i2 %zext_ln1039_37"   --->   Operation 462 'add' 'add_ln840_53' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln840_30 = zext i2 %add_ln840_53"   --->   Operation 463 'zext' 'zext_ln840_30' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_54 = add i2 %zext_ln1039_38, i2 %zext_ln840_22"   --->   Operation 464 'add' 'add_ln840_54' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln840_31 = zext i2 %add_ln840_54"   --->   Operation 465 'zext' 'zext_ln840_31' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (0.54ns)   --->   "%add_ln840_55 = add i3 %zext_ln840_31, i3 %zext_ln840_30"   --->   Operation 466 'add' 'add_ln840_55' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln840_32 = zext i3 %add_ln840_55"   --->   Operation 467 'zext' 'zext_ln840_32' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_56 = add i4 %zext_ln840_32, i4 %zext_ln840_29"   --->   Operation 468 'add' 'add_ln840_56' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 469 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_5 = add i4 %add_ln840_56, i4 %zext_ln840_26"   --->   Operation 469 'add' 'result_V_5' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_45)   --->   "%tmp_44 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 85, i13 103, i13 619, i13 1138, i2 %trunc_ln218"   --->   Operation 470 'mux' 'tmp_44' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_45 = icmp_slt  i13 %accu_V_3, i13 %tmp_44"   --->   Operation 471 'icmp' 'icmp_ln1039_45' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.28ns)   --->   "%result_V_6 = xor i1 %icmp_ln1039_45, i1 1"   --->   Operation 472 'xor' 'result_V_6' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i1 %result_V_6" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 473 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_46)   --->   "%tmp_45 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 98, i13 117, i13 684, i13 1272, i2 %trunc_ln218"   --->   Operation 474 'mux' 'tmp_45' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_46 = icmp_slt  i13 %accu_V_3, i13 %tmp_45"   --->   Operation 475 'icmp' 'icmp_ln1039_46' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.28ns)   --->   "%xor_ln1039_45 = xor i1 %icmp_ln1039_46, i1 1"   --->   Operation 476 'xor' 'xor_ln1039_45' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1039_39 = zext i1 %xor_ln1039_45"   --->   Operation 477 'zext' 'zext_ln1039_39' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_47)   --->   "%tmp_46 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 112, i13 132, i13 748, i13 1405, i2 %trunc_ln218"   --->   Operation 478 'mux' 'tmp_46' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_47 = icmp_slt  i13 %accu_V_3, i13 %tmp_46"   --->   Operation 479 'icmp' 'icmp_ln1039_47' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (0.28ns)   --->   "%xor_ln1039_46 = xor i1 %icmp_ln1039_47, i1 1"   --->   Operation 480 'xor' 'xor_ln1039_46' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1039_40 = zext i1 %xor_ln1039_46"   --->   Operation 481 'zext' 'zext_ln1039_40' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_48)   --->   "%tmp_47 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 125, i13 146, i13 812, i13 1539, i2 %trunc_ln218"   --->   Operation 482 'mux' 'tmp_47' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_48 = icmp_slt  i13 %accu_V_3, i13 %tmp_47"   --->   Operation 483 'icmp' 'icmp_ln1039_48' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_60)   --->   "%xor_ln1039_47 = xor i1 %icmp_ln1039_48, i1 1"   --->   Operation 484 'xor' 'xor_ln1039_47' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_60)   --->   "%zext_ln1039_41 = zext i1 %xor_ln1039_47"   --->   Operation 485 'zext' 'zext_ln1039_41' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_49)   --->   "%tmp_48 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 138, i13 161, i13 876, i13 1672, i2 %trunc_ln218"   --->   Operation 486 'mux' 'tmp_48' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_49 = icmp_slt  i13 %accu_V_3, i13 %tmp_48"   --->   Operation 487 'icmp' 'icmp_ln1039_49' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_60)   --->   "%xor_ln1039_48 = xor i1 %icmp_ln1039_49, i1 1"   --->   Operation 488 'xor' 'xor_ln1039_48' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_60)   --->   "%zext_ln1039_42 = zext i1 %xor_ln1039_48"   --->   Operation 489 'zext' 'zext_ln1039_42' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_50)   --->   "%tmp_49 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 151, i13 175, i13 941, i13 1806, i2 %trunc_ln218"   --->   Operation 490 'mux' 'tmp_49' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_50 = icmp_slt  i13 %accu_V_3, i13 %tmp_49"   --->   Operation 491 'icmp' 'icmp_ln1039_50' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_61)   --->   "%xor_ln1039_49 = xor i1 %icmp_ln1039_50, i1 1"   --->   Operation 492 'xor' 'xor_ln1039_49' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_61)   --->   "%zext_ln1039_43 = zext i1 %xor_ln1039_49"   --->   Operation 493 'zext' 'zext_ln1039_43' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_51)   --->   "%tmp_50 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 164, i13 190, i13 1005, i13 1939, i2 %trunc_ln218"   --->   Operation 494 'mux' 'tmp_50' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_51 = icmp_slt  i13 %accu_V_3, i13 %tmp_50"   --->   Operation 495 'icmp' 'icmp_ln1039_51' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_61)   --->   "%xor_ln1039_50 = xor i1 %icmp_ln1039_51, i1 1"   --->   Operation 496 'xor' 'xor_ln1039_50' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_61)   --->   "%zext_ln1039_44 = zext i1 %xor_ln1039_50"   --->   Operation 497 'zext' 'zext_ln1039_44' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_52)   --->   "%tmp_51 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 177, i13 204, i13 1069, i13 2073, i2 %trunc_ln218"   --->   Operation 498 'mux' 'tmp_51' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_52 = icmp_slt  i13 %accu_V_3, i13 %tmp_51"   --->   Operation 499 'icmp' 'icmp_ln1039_52' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_64)   --->   "%xor_ln1039_51 = xor i1 %icmp_ln1039_52, i1 1"   --->   Operation 500 'xor' 'xor_ln1039_51' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_64)   --->   "%zext_ln1039_45 = zext i1 %xor_ln1039_51"   --->   Operation 501 'zext' 'zext_ln1039_45' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_53)   --->   "%tmp_52 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 190, i13 219, i13 1133, i13 2206, i2 %trunc_ln218"   --->   Operation 502 'mux' 'tmp_52' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_53 = icmp_slt  i13 %accu_V_3, i13 %tmp_52"   --->   Operation 503 'icmp' 'icmp_ln1039_53' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_64)   --->   "%xor_ln1039_52 = xor i1 %icmp_ln1039_53, i1 1"   --->   Operation 504 'xor' 'xor_ln1039_52' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_64)   --->   "%zext_ln1039_46 = zext i1 %xor_ln1039_52"   --->   Operation 505 'zext' 'zext_ln1039_46' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_54)   --->   "%tmp_53 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 203, i13 233, i13 1197, i13 2293, i2 %trunc_ln218"   --->   Operation 506 'mux' 'tmp_53' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_54 = icmp_slt  i13 %accu_V_3, i13 %tmp_53"   --->   Operation 507 'icmp' 'icmp_ln1039_54' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_65)   --->   "%xor_ln1039_53 = xor i1 %icmp_ln1039_54, i1 1"   --->   Operation 508 'xor' 'xor_ln1039_53' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_65)   --->   "%zext_ln1039_47 = zext i1 %xor_ln1039_53"   --->   Operation 509 'zext' 'zext_ln1039_47' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_55)   --->   "%tmp_54 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 216, i13 247, i13 1262, i13 2293, i2 %trunc_ln218"   --->   Operation 510 'mux' 'tmp_54' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_55 = icmp_slt  i13 %accu_V_3, i13 %tmp_54"   --->   Operation 511 'icmp' 'icmp_ln1039_55' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_65)   --->   "%xor_ln1039_54 = xor i1 %icmp_ln1039_55, i1 1"   --->   Operation 512 'xor' 'xor_ln1039_54' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_65)   --->   "%zext_ln1039_48 = zext i1 %xor_ln1039_54"   --->   Operation 513 'zext' 'zext_ln1039_48' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_56)   --->   "%tmp_55 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 229, i13 262, i13 1326, i13 2293, i2 %trunc_ln218"   --->   Operation 514 'mux' 'tmp_55' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_56 = icmp_slt  i13 %accu_V_3, i13 %tmp_55"   --->   Operation 515 'icmp' 'icmp_ln1039_56' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_67)   --->   "%xor_ln1039_55 = xor i1 %icmp_ln1039_56, i1 1"   --->   Operation 516 'xor' 'xor_ln1039_55' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_67)   --->   "%zext_ln1039_49 = zext i1 %xor_ln1039_55"   --->   Operation 517 'zext' 'zext_ln1039_49' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_57)   --->   "%tmp_56 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 243, i13 276, i13 1390, i13 2293, i2 %trunc_ln218"   --->   Operation 518 'mux' 'tmp_56' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_57 = icmp_slt  i13 %accu_V_3, i13 %tmp_56"   --->   Operation 519 'icmp' 'icmp_ln1039_57' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_67)   --->   "%xor_ln1039_56 = xor i1 %icmp_ln1039_57, i1 1"   --->   Operation 520 'xor' 'xor_ln1039_56' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_67)   --->   "%zext_ln1039_50 = zext i1 %xor_ln1039_56"   --->   Operation 521 'zext' 'zext_ln1039_50' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_58)   --->   "%tmp_57 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 256, i13 291, i13 1454, i13 2293, i2 %trunc_ln218"   --->   Operation 522 'mux' 'tmp_57' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_58 = icmp_slt  i13 %accu_V_3, i13 %tmp_57"   --->   Operation 523 'icmp' 'icmp_ln1039_58' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_68)   --->   "%xor_ln1039_57 = xor i1 %icmp_ln1039_58, i1 1"   --->   Operation 524 'xor' 'xor_ln1039_57' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_68)   --->   "%zext_ln1039_51 = zext i1 %xor_ln1039_57"   --->   Operation 525 'zext' 'zext_ln1039_51' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_59)   --->   "%tmp_58 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 269, i13 305, i13 1518, i13 2293, i2 %trunc_ln218"   --->   Operation 526 'mux' 'tmp_58' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_59 = icmp_slt  i13 %accu_V_3, i13 %tmp_58"   --->   Operation 527 'icmp' 'icmp_ln1039_59' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_68)   --->   "%xor_ln1039_58 = xor i1 %icmp_ln1039_59, i1 1"   --->   Operation 528 'xor' 'xor_ln1039_58' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_68)   --->   "%zext_ln840_33 = zext i1 %xor_ln1039_58"   --->   Operation 529 'zext' 'zext_ln840_33' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_58 = add i2 %zext_ln215_3, i2 %zext_ln1039_40"   --->   Operation 530 'add' 'add_ln840_58' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 531 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_59 = add i2 %add_ln840_58, i2 %zext_ln1039_39"   --->   Operation 531 'add' 'add_ln840_59' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln840_34 = zext i2 %add_ln840_59"   --->   Operation 532 'zext' 'zext_ln840_34' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_60 = add i2 %zext_ln1039_41, i2 %zext_ln1039_42"   --->   Operation 533 'add' 'add_ln840_60' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln840_35 = zext i2 %add_ln840_60"   --->   Operation 534 'zext' 'zext_ln840_35' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_61 = add i2 %zext_ln1039_43, i2 %zext_ln1039_44"   --->   Operation 535 'add' 'add_ln840_61' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln840_36 = zext i2 %add_ln840_61"   --->   Operation 536 'zext' 'zext_ln840_36' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_62 = add i3 %zext_ln840_36, i3 %zext_ln840_35"   --->   Operation 537 'add' 'add_ln840_62' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 538 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_63 = add i3 %add_ln840_62, i3 %zext_ln840_34"   --->   Operation 538 'add' 'add_ln840_63' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln840_37 = zext i3 %add_ln840_63"   --->   Operation 539 'zext' 'zext_ln840_37' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_64 = add i2 %zext_ln1039_45, i2 %zext_ln1039_46"   --->   Operation 540 'add' 'add_ln840_64' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln840_38 = zext i2 %add_ln840_64"   --->   Operation 541 'zext' 'zext_ln840_38' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 542 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_65 = add i2 %zext_ln1039_47, i2 %zext_ln1039_48"   --->   Operation 542 'add' 'add_ln840_65' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln840_39 = zext i2 %add_ln840_65"   --->   Operation 543 'zext' 'zext_ln840_39' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 544 [1/1] (0.54ns)   --->   "%add_ln840_66 = add i3 %zext_ln840_39, i3 %zext_ln840_38"   --->   Operation 544 'add' 'add_ln840_66' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln840_40 = zext i3 %add_ln840_66"   --->   Operation 545 'zext' 'zext_ln840_40' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 546 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_67 = add i2 %zext_ln1039_49, i2 %zext_ln1039_50"   --->   Operation 546 'add' 'add_ln840_67' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln840_41 = zext i2 %add_ln840_67"   --->   Operation 547 'zext' 'zext_ln840_41' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 548 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_68 = add i2 %zext_ln1039_51, i2 %zext_ln840_33"   --->   Operation 548 'add' 'add_ln840_68' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln840_42 = zext i2 %add_ln840_68"   --->   Operation 549 'zext' 'zext_ln840_42' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 550 [1/1] (0.54ns)   --->   "%add_ln840_69 = add i3 %zext_ln840_42, i3 %zext_ln840_41"   --->   Operation 550 'add' 'add_ln840_69' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln840_43 = zext i3 %add_ln840_69"   --->   Operation 551 'zext' 'zext_ln840_43' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_70 = add i4 %zext_ln840_43, i4 %zext_ln840_40"   --->   Operation 552 'add' 'add_ln840_70' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 553 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_7 = add i4 %add_ln840_70, i4 %zext_ln840_37"   --->   Operation 553 'add' 'result_V_7' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_60)   --->   "%tmp_59 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 70, i13 8131, i13 286, i13 7831, i2 %trunc_ln218"   --->   Operation 554 'mux' 'tmp_59' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 555 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_60 = icmp_slt  i13 %accu_V_4, i13 %tmp_59"   --->   Operation 555 'icmp' 'icmp_ln1039_60' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 556 [1/1] (0.28ns)   --->   "%result_V_8 = xor i1 %icmp_ln1039_60, i1 1"   --->   Operation 556 'xor' 'result_V_8' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i1 %result_V_8" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 557 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_61)   --->   "%tmp_60 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 81, i13 8148, i13 315, i13 7866, i2 %trunc_ln218"   --->   Operation 558 'mux' 'tmp_60' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_61 = icmp_slt  i13 %accu_V_4, i13 %tmp_60"   --->   Operation 559 'icmp' 'icmp_ln1039_61' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [1/1] (0.28ns)   --->   "%xor_ln1039_60 = xor i1 %icmp_ln1039_61, i1 1"   --->   Operation 560 'xor' 'xor_ln1039_60' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1039_52 = zext i1 %xor_ln1039_60"   --->   Operation 561 'zext' 'zext_ln1039_52' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_62)   --->   "%tmp_61 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 92, i13 8165, i13 344, i13 7901, i2 %trunc_ln218"   --->   Operation 562 'mux' 'tmp_61' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 563 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_62 = icmp_slt  i13 %accu_V_4, i13 %tmp_61"   --->   Operation 563 'icmp' 'icmp_ln1039_62' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 564 [1/1] (0.28ns)   --->   "%xor_ln1039_61 = xor i1 %icmp_ln1039_62, i1 1"   --->   Operation 564 'xor' 'xor_ln1039_61' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1039_53 = zext i1 %xor_ln1039_61"   --->   Operation 565 'zext' 'zext_ln1039_53' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_63)   --->   "%tmp_62 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 103, i13 8182, i13 373, i13 7936, i2 %trunc_ln218"   --->   Operation 566 'mux' 'tmp_62' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 567 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_63 = icmp_slt  i13 %accu_V_4, i13 %tmp_62"   --->   Operation 567 'icmp' 'icmp_ln1039_63' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%xor_ln1039_62 = xor i1 %icmp_ln1039_63, i1 1"   --->   Operation 568 'xor' 'xor_ln1039_62' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%zext_ln1039_54 = zext i1 %xor_ln1039_62"   --->   Operation 569 'zext' 'zext_ln1039_54' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_64)   --->   "%tmp_63 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 114, i13 7, i13 402, i13 7971, i2 %trunc_ln218"   --->   Operation 570 'mux' 'tmp_63' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 571 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_64 = icmp_slt  i13 %accu_V_4, i13 %tmp_63"   --->   Operation 571 'icmp' 'icmp_ln1039_64' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%xor_ln1039_63 = xor i1 %icmp_ln1039_64, i1 1"   --->   Operation 572 'xor' 'xor_ln1039_63' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%zext_ln1039_55 = zext i1 %xor_ln1039_63"   --->   Operation 573 'zext' 'zext_ln1039_55' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_65)   --->   "%tmp_64 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 125, i13 24, i13 431, i13 8006, i2 %trunc_ln218"   --->   Operation 574 'mux' 'tmp_64' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_65 = icmp_slt  i13 %accu_V_4, i13 %tmp_64"   --->   Operation 575 'icmp' 'icmp_ln1039_65' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%xor_ln1039_64 = xor i1 %icmp_ln1039_65, i1 1"   --->   Operation 576 'xor' 'xor_ln1039_64' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%zext_ln1039_56 = zext i1 %xor_ln1039_64"   --->   Operation 577 'zext' 'zext_ln1039_56' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_66)   --->   "%tmp_65 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 136, i13 41, i13 460, i13 8041, i2 %trunc_ln218"   --->   Operation 578 'mux' 'tmp_65' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 579 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_66 = icmp_slt  i13 %accu_V_4, i13 %tmp_65"   --->   Operation 579 'icmp' 'icmp_ln1039_66' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%xor_ln1039_65 = xor i1 %icmp_ln1039_66, i1 1"   --->   Operation 580 'xor' 'xor_ln1039_65' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%zext_ln1039_57 = zext i1 %xor_ln1039_65"   --->   Operation 581 'zext' 'zext_ln1039_57' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_67)   --->   "%tmp_66 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 147, i13 58, i13 489, i13 8076, i2 %trunc_ln218"   --->   Operation 582 'mux' 'tmp_66' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 583 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_67 = icmp_slt  i13 %accu_V_4, i13 %tmp_66"   --->   Operation 583 'icmp' 'icmp_ln1039_67' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_78)   --->   "%xor_ln1039_66 = xor i1 %icmp_ln1039_67, i1 1"   --->   Operation 584 'xor' 'xor_ln1039_66' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_78)   --->   "%zext_ln1039_58 = zext i1 %xor_ln1039_66"   --->   Operation 585 'zext' 'zext_ln1039_58' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_68)   --->   "%tmp_67 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 158, i13 75, i13 518, i13 8111, i2 %trunc_ln218"   --->   Operation 586 'mux' 'tmp_67' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 587 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_68 = icmp_slt  i13 %accu_V_4, i13 %tmp_67"   --->   Operation 587 'icmp' 'icmp_ln1039_68' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_78)   --->   "%xor_ln1039_67 = xor i1 %icmp_ln1039_68, i1 1"   --->   Operation 588 'xor' 'xor_ln1039_67' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_78)   --->   "%zext_ln1039_59 = zext i1 %xor_ln1039_67"   --->   Operation 589 'zext' 'zext_ln1039_59' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_69)   --->   "%tmp_68 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 169, i13 92, i13 547, i13 8146, i2 %trunc_ln218"   --->   Operation 590 'mux' 'tmp_68' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 591 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_69 = icmp_slt  i13 %accu_V_4, i13 %tmp_68"   --->   Operation 591 'icmp' 'icmp_ln1039_69' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_79)   --->   "%xor_ln1039_68 = xor i1 %icmp_ln1039_69, i1 1"   --->   Operation 592 'xor' 'xor_ln1039_68' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_79)   --->   "%zext_ln1039_60 = zext i1 %xor_ln1039_68"   --->   Operation 593 'zext' 'zext_ln1039_60' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_70)   --->   "%tmp_69 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 180, i13 109, i13 576, i13 8181, i2 %trunc_ln218"   --->   Operation 594 'mux' 'tmp_69' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 595 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_70 = icmp_slt  i13 %accu_V_4, i13 %tmp_69"   --->   Operation 595 'icmp' 'icmp_ln1039_70' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_79)   --->   "%xor_ln1039_69 = xor i1 %icmp_ln1039_70, i1 1"   --->   Operation 596 'xor' 'xor_ln1039_69' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_79)   --->   "%zext_ln1039_61 = zext i1 %xor_ln1039_69"   --->   Operation 597 'zext' 'zext_ln1039_61' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_71)   --->   "%tmp_70 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 191, i13 126, i13 605, i13 24, i2 %trunc_ln218"   --->   Operation 598 'mux' 'tmp_70' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 599 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_71 = icmp_slt  i13 %accu_V_4, i13 %tmp_70"   --->   Operation 599 'icmp' 'icmp_ln1039_71' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%xor_ln1039_70 = xor i1 %icmp_ln1039_71, i1 1"   --->   Operation 600 'xor' 'xor_ln1039_70' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%zext_ln1039_62 = zext i1 %xor_ln1039_70"   --->   Operation 601 'zext' 'zext_ln1039_62' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_72)   --->   "%tmp_71 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 202, i13 143, i13 634, i13 59, i2 %trunc_ln218"   --->   Operation 602 'mux' 'tmp_71' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 603 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_72 = icmp_slt  i13 %accu_V_4, i13 %tmp_71"   --->   Operation 603 'icmp' 'icmp_ln1039_72' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%xor_ln1039_71 = xor i1 %icmp_ln1039_72, i1 1"   --->   Operation 604 'xor' 'xor_ln1039_71' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%zext_ln1039_63 = zext i1 %xor_ln1039_71"   --->   Operation 605 'zext' 'zext_ln1039_63' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_73)   --->   "%tmp_72 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 213, i13 160, i13 662, i13 94, i2 %trunc_ln218"   --->   Operation 606 'mux' 'tmp_72' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_73 = icmp_slt  i13 %accu_V_4, i13 %tmp_72"   --->   Operation 607 'icmp' 'icmp_ln1039_73' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_82)   --->   "%xor_ln1039_72 = xor i1 %icmp_ln1039_73, i1 1"   --->   Operation 608 'xor' 'xor_ln1039_72' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_82)   --->   "%zext_ln1039_64 = zext i1 %xor_ln1039_72"   --->   Operation 609 'zext' 'zext_ln1039_64' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_74)   --->   "%tmp_73 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 224, i13 177, i13 691, i13 129, i2 %trunc_ln218"   --->   Operation 610 'mux' 'tmp_73' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 611 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_74 = icmp_slt  i13 %accu_V_4, i13 %tmp_73"   --->   Operation 611 'icmp' 'icmp_ln1039_74' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_82)   --->   "%xor_ln1039_73 = xor i1 %icmp_ln1039_74, i1 1"   --->   Operation 612 'xor' 'xor_ln1039_73' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_82)   --->   "%zext_ln840_44 = zext i1 %xor_ln1039_73"   --->   Operation 613 'zext' 'zext_ln840_44' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_72 = add i2 %zext_ln215_4, i2 %zext_ln1039_53"   --->   Operation 614 'add' 'add_ln840_72' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 615 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_73 = add i2 %add_ln840_72, i2 %zext_ln1039_52"   --->   Operation 615 'add' 'add_ln840_73' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln840_45 = zext i2 %add_ln840_73"   --->   Operation 616 'zext' 'zext_ln840_45' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_74 = add i2 %zext_ln1039_54, i2 %zext_ln1039_55"   --->   Operation 617 'add' 'add_ln840_74' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln840_46 = zext i2 %add_ln840_74"   --->   Operation 618 'zext' 'zext_ln840_46' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_75 = add i2 %zext_ln1039_56, i2 %zext_ln1039_57"   --->   Operation 619 'add' 'add_ln840_75' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln840_47 = zext i2 %add_ln840_75"   --->   Operation 620 'zext' 'zext_ln840_47' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_76 = add i3 %zext_ln840_47, i3 %zext_ln840_46"   --->   Operation 621 'add' 'add_ln840_76' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 622 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_77 = add i3 %add_ln840_76, i3 %zext_ln840_45"   --->   Operation 622 'add' 'add_ln840_77' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln840_48 = zext i3 %add_ln840_77"   --->   Operation 623 'zext' 'zext_ln840_48' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_78 = add i2 %zext_ln1039_58, i2 %zext_ln1039_59"   --->   Operation 624 'add' 'add_ln840_78' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln840_49 = zext i2 %add_ln840_78"   --->   Operation 625 'zext' 'zext_ln840_49' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_79 = add i2 %zext_ln1039_60, i2 %zext_ln1039_61"   --->   Operation 626 'add' 'add_ln840_79' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln840_50 = zext i2 %add_ln840_79"   --->   Operation 627 'zext' 'zext_ln840_50' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.54ns)   --->   "%add_ln840_80 = add i3 %zext_ln840_50, i3 %zext_ln840_49"   --->   Operation 628 'add' 'add_ln840_80' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln840_51 = zext i3 %add_ln840_80"   --->   Operation 629 'zext' 'zext_ln840_51' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_81 = add i2 %zext_ln1039_62, i2 %zext_ln1039_63"   --->   Operation 630 'add' 'add_ln840_81' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln840_52 = zext i2 %add_ln840_81"   --->   Operation 631 'zext' 'zext_ln840_52' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_82 = add i2 %zext_ln1039_64, i2 %zext_ln840_44"   --->   Operation 632 'add' 'add_ln840_82' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln840_53 = zext i2 %add_ln840_82"   --->   Operation 633 'zext' 'zext_ln840_53' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.54ns)   --->   "%add_ln840_83 = add i3 %zext_ln840_53, i3 %zext_ln840_52"   --->   Operation 634 'add' 'add_ln840_83' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln840_54 = zext i3 %add_ln840_83"   --->   Operation 635 'zext' 'zext_ln840_54' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_84 = add i4 %zext_ln840_54, i4 %zext_ln840_51"   --->   Operation 636 'add' 'add_ln840_84' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 637 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_9 = add i4 %add_ln840_84, i4 %zext_ln840_48"   --->   Operation 637 'add' 'result_V_9' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_75)   --->   "%tmp_74 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 615, i13 7909, i13 593, i13 7867, i2 %trunc_ln218"   --->   Operation 638 'mux' 'tmp_74' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_75 = icmp_slt  i13 %accu_V_5, i13 %tmp_74"   --->   Operation 639 'icmp' 'icmp_ln1039_75' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/1] (0.28ns)   --->   "%result_V_10 = xor i1 %icmp_ln1039_75, i1 1"   --->   Operation 640 'xor' 'result_V_10' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i1 %result_V_10" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 641 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_76)   --->   "%tmp_75 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 659, i13 7950, i13 642, i13 7903, i2 %trunc_ln218"   --->   Operation 642 'mux' 'tmp_75' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_76 = icmp_slt  i13 %accu_V_5, i13 %tmp_75"   --->   Operation 643 'icmp' 'icmp_ln1039_76' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/1] (0.28ns)   --->   "%xor_ln1039_75 = xor i1 %icmp_ln1039_76, i1 1"   --->   Operation 644 'xor' 'xor_ln1039_75' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1039_65 = zext i1 %xor_ln1039_75"   --->   Operation 645 'zext' 'zext_ln1039_65' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_77)   --->   "%tmp_76 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 704, i13 7992, i13 690, i13 7939, i2 %trunc_ln218"   --->   Operation 646 'mux' 'tmp_76' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_77 = icmp_slt  i13 %accu_V_5, i13 %tmp_76"   --->   Operation 647 'icmp' 'icmp_ln1039_77' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.28ns)   --->   "%xor_ln1039_76 = xor i1 %icmp_ln1039_77, i1 1"   --->   Operation 648 'xor' 'xor_ln1039_76' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1039_66 = zext i1 %xor_ln1039_76"   --->   Operation 649 'zext' 'zext_ln1039_66' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_78)   --->   "%tmp_77 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 748, i13 8034, i13 738, i13 7975, i2 %trunc_ln218"   --->   Operation 650 'mux' 'tmp_77' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_78 = icmp_slt  i13 %accu_V_5, i13 %tmp_77"   --->   Operation 651 'icmp' 'icmp_ln1039_78' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_88)   --->   "%xor_ln1039_77 = xor i1 %icmp_ln1039_78, i1 1"   --->   Operation 652 'xor' 'xor_ln1039_77' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_88)   --->   "%zext_ln1039_67 = zext i1 %xor_ln1039_77"   --->   Operation 653 'zext' 'zext_ln1039_67' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_79)   --->   "%tmp_78 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 793, i13 8076, i13 786, i13 8011, i2 %trunc_ln218"   --->   Operation 654 'mux' 'tmp_78' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_79 = icmp_slt  i13 %accu_V_5, i13 %tmp_78"   --->   Operation 655 'icmp' 'icmp_ln1039_79' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_88)   --->   "%xor_ln1039_78 = xor i1 %icmp_ln1039_79, i1 1"   --->   Operation 656 'xor' 'xor_ln1039_78' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_88)   --->   "%zext_ln1039_68 = zext i1 %xor_ln1039_78"   --->   Operation 657 'zext' 'zext_ln1039_68' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_80)   --->   "%tmp_79 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 837, i13 8118, i13 834, i13 8046, i2 %trunc_ln218"   --->   Operation 658 'mux' 'tmp_79' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_80 = icmp_slt  i13 %accu_V_5, i13 %tmp_79"   --->   Operation 659 'icmp' 'icmp_ln1039_80' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_89)   --->   "%xor_ln1039_79 = xor i1 %icmp_ln1039_80, i1 1"   --->   Operation 660 'xor' 'xor_ln1039_79' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_89)   --->   "%zext_ln1039_69 = zext i1 %xor_ln1039_79"   --->   Operation 661 'zext' 'zext_ln1039_69' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_81)   --->   "%tmp_80 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 882, i13 8160, i13 882, i13 8082, i2 %trunc_ln218"   --->   Operation 662 'mux' 'tmp_80' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 663 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_81 = icmp_slt  i13 %accu_V_5, i13 %tmp_80"   --->   Operation 663 'icmp' 'icmp_ln1039_81' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_89)   --->   "%xor_ln1039_80 = xor i1 %icmp_ln1039_81, i1 1"   --->   Operation 664 'xor' 'xor_ln1039_80' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_89)   --->   "%zext_ln1039_70 = zext i1 %xor_ln1039_80"   --->   Operation 665 'zext' 'zext_ln1039_70' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_82)   --->   "%tmp_81 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 926, i13 9, i13 930, i13 8118, i2 %trunc_ln218"   --->   Operation 666 'mux' 'tmp_81' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_82 = icmp_slt  i13 %accu_V_5, i13 %tmp_81"   --->   Operation 667 'icmp' 'icmp_ln1039_82' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%xor_ln1039_81 = xor i1 %icmp_ln1039_82, i1 1"   --->   Operation 668 'xor' 'xor_ln1039_81' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%zext_ln1039_71 = zext i1 %xor_ln1039_81"   --->   Operation 669 'zext' 'zext_ln1039_71' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_83)   --->   "%tmp_82 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 971, i13 51, i13 978, i13 8154, i2 %trunc_ln218"   --->   Operation 670 'mux' 'tmp_82' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_83 = icmp_slt  i13 %accu_V_5, i13 %tmp_82"   --->   Operation 671 'icmp' 'icmp_ln1039_83' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%xor_ln1039_82 = xor i1 %icmp_ln1039_83, i1 1"   --->   Operation 672 'xor' 'xor_ln1039_82' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%zext_ln1039_72 = zext i1 %xor_ln1039_82"   --->   Operation 673 'zext' 'zext_ln1039_72' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_84)   --->   "%tmp_83 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1015, i13 93, i13 1026, i13 8190, i2 %trunc_ln218"   --->   Operation 674 'mux' 'tmp_83' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_84 = icmp_slt  i13 %accu_V_5, i13 %tmp_83"   --->   Operation 675 'icmp' 'icmp_ln1039_84' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%xor_ln1039_83 = xor i1 %icmp_ln1039_84, i1 1"   --->   Operation 676 'xor' 'xor_ln1039_83' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%zext_ln1039_73 = zext i1 %xor_ln1039_83"   --->   Operation 677 'zext' 'zext_ln1039_73' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_85)   --->   "%tmp_84 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1060, i13 135, i13 1074, i13 34, i2 %trunc_ln218"   --->   Operation 678 'mux' 'tmp_84' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_85 = icmp_slt  i13 %accu_V_5, i13 %tmp_84"   --->   Operation 679 'icmp' 'icmp_ln1039_85' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%xor_ln1039_84 = xor i1 %icmp_ln1039_85, i1 1"   --->   Operation 680 'xor' 'xor_ln1039_84' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%zext_ln1039_74 = zext i1 %xor_ln1039_84"   --->   Operation 681 'zext' 'zext_ln1039_74' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_86)   --->   "%tmp_85 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1104, i13 177, i13 1123, i13 69, i2 %trunc_ln218"   --->   Operation 682 'mux' 'tmp_85' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_86 = icmp_slt  i13 %accu_V_5, i13 %tmp_85"   --->   Operation 683 'icmp' 'icmp_ln1039_86' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_95)   --->   "%xor_ln1039_85 = xor i1 %icmp_ln1039_86, i1 1"   --->   Operation 684 'xor' 'xor_ln1039_85' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_95)   --->   "%zext_ln1039_75 = zext i1 %xor_ln1039_85"   --->   Operation 685 'zext' 'zext_ln1039_75' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_87)   --->   "%tmp_86 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1149, i13 218, i13 1171, i13 105, i2 %trunc_ln218"   --->   Operation 686 'mux' 'tmp_86' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_87 = icmp_slt  i13 %accu_V_5, i13 %tmp_86"   --->   Operation 687 'icmp' 'icmp_ln1039_87' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_95)   --->   "%xor_ln1039_86 = xor i1 %icmp_ln1039_87, i1 1"   --->   Operation 688 'xor' 'xor_ln1039_86' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_95)   --->   "%zext_ln1039_76 = zext i1 %xor_ln1039_86"   --->   Operation 689 'zext' 'zext_ln1039_76' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_88)   --->   "%tmp_87 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1193, i13 260, i13 1219, i13 141, i2 %trunc_ln218"   --->   Operation 690 'mux' 'tmp_87' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_88 = icmp_slt  i13 %accu_V_5, i13 %tmp_87"   --->   Operation 691 'icmp' 'icmp_ln1039_88' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_96)   --->   "%xor_ln1039_87 = xor i1 %icmp_ln1039_88, i1 1"   --->   Operation 692 'xor' 'xor_ln1039_87' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_96)   --->   "%zext_ln1039_77 = zext i1 %xor_ln1039_87"   --->   Operation 693 'zext' 'zext_ln1039_77' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_89)   --->   "%tmp_88 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1238, i13 302, i13 1267, i13 177, i2 %trunc_ln218"   --->   Operation 694 'mux' 'tmp_88' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_89 = icmp_slt  i13 %accu_V_5, i13 %tmp_88"   --->   Operation 695 'icmp' 'icmp_ln1039_89' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_96)   --->   "%xor_ln1039_88 = xor i1 %icmp_ln1039_89, i1 1"   --->   Operation 696 'xor' 'xor_ln1039_88' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_96)   --->   "%zext_ln840_55 = zext i1 %xor_ln1039_88"   --->   Operation 697 'zext' 'zext_ln840_55' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_86 = add i2 %zext_ln215_5, i2 %zext_ln1039_66"   --->   Operation 698 'add' 'add_ln840_86' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 699 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_87 = add i2 %add_ln840_86, i2 %zext_ln1039_65"   --->   Operation 699 'add' 'add_ln840_87' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln840_56 = zext i2 %add_ln840_87"   --->   Operation 700 'zext' 'zext_ln840_56' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_88 = add i2 %zext_ln1039_67, i2 %zext_ln1039_68"   --->   Operation 701 'add' 'add_ln840_88' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln840_57 = zext i2 %add_ln840_88"   --->   Operation 702 'zext' 'zext_ln840_57' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_89 = add i2 %zext_ln1039_69, i2 %zext_ln1039_70"   --->   Operation 703 'add' 'add_ln840_89' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln840_58 = zext i2 %add_ln840_89"   --->   Operation 704 'zext' 'zext_ln840_58' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_90 = add i3 %zext_ln840_58, i3 %zext_ln840_57"   --->   Operation 705 'add' 'add_ln840_90' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 706 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_91 = add i3 %add_ln840_90, i3 %zext_ln840_56"   --->   Operation 706 'add' 'add_ln840_91' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln840_59 = zext i3 %add_ln840_91"   --->   Operation 707 'zext' 'zext_ln840_59' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_92 = add i2 %zext_ln1039_71, i2 %zext_ln1039_72"   --->   Operation 708 'add' 'add_ln840_92' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln840_60 = zext i2 %add_ln840_92"   --->   Operation 709 'zext' 'zext_ln840_60' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_93 = add i2 %zext_ln1039_73, i2 %zext_ln1039_74"   --->   Operation 710 'add' 'add_ln840_93' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln840_61 = zext i2 %add_ln840_93"   --->   Operation 711 'zext' 'zext_ln840_61' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 712 [1/1] (0.54ns)   --->   "%add_ln840_94 = add i3 %zext_ln840_61, i3 %zext_ln840_60"   --->   Operation 712 'add' 'add_ln840_94' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln840_62 = zext i3 %add_ln840_94"   --->   Operation 713 'zext' 'zext_ln840_62' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 714 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_95 = add i2 %zext_ln1039_75, i2 %zext_ln1039_76"   --->   Operation 714 'add' 'add_ln840_95' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln840_63 = zext i2 %add_ln840_95"   --->   Operation 715 'zext' 'zext_ln840_63' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 716 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_96 = add i2 %zext_ln1039_77, i2 %zext_ln840_55"   --->   Operation 716 'add' 'add_ln840_96' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln840_64 = zext i2 %add_ln840_96"   --->   Operation 717 'zext' 'zext_ln840_64' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 718 [1/1] (0.54ns)   --->   "%add_ln840_97 = add i3 %zext_ln840_64, i3 %zext_ln840_63"   --->   Operation 718 'add' 'add_ln840_97' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln840_65 = zext i3 %add_ln840_97"   --->   Operation 719 'zext' 'zext_ln840_65' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_98 = add i4 %zext_ln840_65, i4 %zext_ln840_62"   --->   Operation 720 'add' 'add_ln840_98' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 721 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_11 = add i4 %add_ln840_98, i4 %zext_ln840_59"   --->   Operation 721 'add' 'result_V_11' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_90)   --->   "%tmp_89 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 260, i13 7965, i13 7810, i13 625, i2 %trunc_ln218"   --->   Operation 722 'mux' 'tmp_89' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 723 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_90 = icmp_slt  i13 %accu_V_6, i13 %tmp_89"   --->   Operation 723 'icmp' 'icmp_ln1039_90' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (0.28ns)   --->   "%result_V_12 = xor i1 %icmp_ln1039_90, i1 1"   --->   Operation 724 'xor' 'result_V_12' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i1 %result_V_12" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 725 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_91)   --->   "%tmp_90 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 278, i13 7991, i13 7849, i13 679, i2 %trunc_ln218"   --->   Operation 726 'mux' 'tmp_90' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 727 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_91 = icmp_slt  i13 %accu_V_6, i13 %tmp_90"   --->   Operation 727 'icmp' 'icmp_ln1039_91' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.28ns)   --->   "%xor_ln1039_90 = xor i1 %icmp_ln1039_91, i1 1"   --->   Operation 728 'xor' 'xor_ln1039_90' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1039_78 = zext i1 %xor_ln1039_90"   --->   Operation 729 'zext' 'zext_ln1039_78' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_92)   --->   "%tmp_91 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 296, i13 8016, i13 7887, i13 734, i2 %trunc_ln218"   --->   Operation 730 'mux' 'tmp_91' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 731 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_92 = icmp_slt  i13 %accu_V_6, i13 %tmp_91"   --->   Operation 731 'icmp' 'icmp_ln1039_92' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 732 [1/1] (0.28ns)   --->   "%xor_ln1039_91 = xor i1 %icmp_ln1039_92, i1 1"   --->   Operation 732 'xor' 'xor_ln1039_91' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln1039_79 = zext i1 %xor_ln1039_91"   --->   Operation 733 'zext' 'zext_ln1039_79' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_93)   --->   "%tmp_92 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 313, i13 8042, i13 7926, i13 788, i2 %trunc_ln218"   --->   Operation 734 'mux' 'tmp_92' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 735 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_93 = icmp_slt  i13 %accu_V_6, i13 %tmp_92"   --->   Operation 735 'icmp' 'icmp_ln1039_93' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_102)   --->   "%xor_ln1039_92 = xor i1 %icmp_ln1039_93, i1 1"   --->   Operation 736 'xor' 'xor_ln1039_92' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_102)   --->   "%zext_ln1039_80 = zext i1 %xor_ln1039_92"   --->   Operation 737 'zext' 'zext_ln1039_80' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_94)   --->   "%tmp_93 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 331, i13 8067, i13 7964, i13 843, i2 %trunc_ln218"   --->   Operation 738 'mux' 'tmp_93' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_94 = icmp_slt  i13 %accu_V_6, i13 %tmp_93"   --->   Operation 739 'icmp' 'icmp_ln1039_94' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_102)   --->   "%xor_ln1039_93 = xor i1 %icmp_ln1039_94, i1 1"   --->   Operation 740 'xor' 'xor_ln1039_93' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_102)   --->   "%zext_ln1039_81 = zext i1 %xor_ln1039_93"   --->   Operation 741 'zext' 'zext_ln1039_81' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_95)   --->   "%tmp_94 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 349, i13 8093, i13 8003, i13 898, i2 %trunc_ln218"   --->   Operation 742 'mux' 'tmp_94' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 743 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_95 = icmp_slt  i13 %accu_V_6, i13 %tmp_94"   --->   Operation 743 'icmp' 'icmp_ln1039_95' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_103)   --->   "%xor_ln1039_94 = xor i1 %icmp_ln1039_95, i1 1"   --->   Operation 744 'xor' 'xor_ln1039_94' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_103)   --->   "%zext_ln1039_82 = zext i1 %xor_ln1039_94"   --->   Operation 745 'zext' 'zext_ln1039_82' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_96)   --->   "%tmp_95 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 366, i13 8118, i13 8041, i13 952, i2 %trunc_ln218"   --->   Operation 746 'mux' 'tmp_95' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_96 = icmp_slt  i13 %accu_V_6, i13 %tmp_95"   --->   Operation 747 'icmp' 'icmp_ln1039_96' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_103)   --->   "%xor_ln1039_95 = xor i1 %icmp_ln1039_96, i1 1"   --->   Operation 748 'xor' 'xor_ln1039_95' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_103)   --->   "%zext_ln1039_83 = zext i1 %xor_ln1039_95"   --->   Operation 749 'zext' 'zext_ln1039_83' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_97)   --->   "%tmp_96 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 384, i13 8144, i13 8080, i13 1007, i2 %trunc_ln218"   --->   Operation 750 'mux' 'tmp_96' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 751 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_97 = icmp_slt  i13 %accu_V_6, i13 %tmp_96"   --->   Operation 751 'icmp' 'icmp_ln1039_97' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_106)   --->   "%xor_ln1039_96 = xor i1 %icmp_ln1039_97, i1 1"   --->   Operation 752 'xor' 'xor_ln1039_96' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_106)   --->   "%zext_ln1039_84 = zext i1 %xor_ln1039_96"   --->   Operation 753 'zext' 'zext_ln1039_84' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_98)   --->   "%tmp_97 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 402, i13 8169, i13 8119, i13 1061, i2 %trunc_ln218"   --->   Operation 754 'mux' 'tmp_97' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 755 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_98 = icmp_slt  i13 %accu_V_6, i13 %tmp_97"   --->   Operation 755 'icmp' 'icmp_ln1039_98' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_106)   --->   "%xor_ln1039_97 = xor i1 %icmp_ln1039_98, i1 1"   --->   Operation 756 'xor' 'xor_ln1039_97' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_106)   --->   "%zext_ln1039_85 = zext i1 %xor_ln1039_97"   --->   Operation 757 'zext' 'zext_ln1039_85' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_99)   --->   "%tmp_98 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 420, i13 3, i13 8157, i13 1116, i2 %trunc_ln218"   --->   Operation 758 'mux' 'tmp_98' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_99 = icmp_slt  i13 %accu_V_6, i13 %tmp_98"   --->   Operation 759 'icmp' 'icmp_ln1039_99' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_107)   --->   "%xor_ln1039_98 = xor i1 %icmp_ln1039_99, i1 1"   --->   Operation 760 'xor' 'xor_ln1039_98' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_107)   --->   "%zext_ln1039_86 = zext i1 %xor_ln1039_98"   --->   Operation 761 'zext' 'zext_ln1039_86' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_100)   --->   "%tmp_99 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 437, i13 28, i13 4, i13 1170, i2 %trunc_ln218"   --->   Operation 762 'mux' 'tmp_99' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_100 = icmp_slt  i13 %accu_V_6, i13 %tmp_99"   --->   Operation 763 'icmp' 'icmp_ln1039_100' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_107)   --->   "%xor_ln1039_99 = xor i1 %icmp_ln1039_100, i1 1"   --->   Operation 764 'xor' 'xor_ln1039_99' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_107)   --->   "%zext_ln1039_87 = zext i1 %xor_ln1039_99"   --->   Operation 765 'zext' 'zext_ln1039_87' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_101)   --->   "%tmp_100 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 455, i13 54, i13 42, i13 1225, i2 %trunc_ln218"   --->   Operation 766 'mux' 'tmp_100' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 767 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_101 = icmp_slt  i13 %accu_V_6, i13 %tmp_100"   --->   Operation 767 'icmp' 'icmp_ln1039_101' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_109)   --->   "%xor_ln1039_100 = xor i1 %icmp_ln1039_101, i1 1"   --->   Operation 768 'xor' 'xor_ln1039_100' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_109)   --->   "%zext_ln1039_88 = zext i1 %xor_ln1039_100"   --->   Operation 769 'zext' 'zext_ln1039_88' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_102)   --->   "%tmp_101 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 473, i13 80, i13 81, i13 1280, i2 %trunc_ln218"   --->   Operation 770 'mux' 'tmp_101' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 771 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_102 = icmp_slt  i13 %accu_V_6, i13 %tmp_101"   --->   Operation 771 'icmp' 'icmp_ln1039_102' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_109)   --->   "%xor_ln1039_101 = xor i1 %icmp_ln1039_102, i1 1"   --->   Operation 772 'xor' 'xor_ln1039_101' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_109)   --->   "%zext_ln1039_89 = zext i1 %xor_ln1039_101"   --->   Operation 773 'zext' 'zext_ln1039_89' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_103)   --->   "%tmp_102 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 491, i13 105, i13 119, i13 1334, i2 %trunc_ln218"   --->   Operation 774 'mux' 'tmp_102' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 775 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_103 = icmp_slt  i13 %accu_V_6, i13 %tmp_102"   --->   Operation 775 'icmp' 'icmp_ln1039_103' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%xor_ln1039_102 = xor i1 %icmp_ln1039_103, i1 1"   --->   Operation 776 'xor' 'xor_ln1039_102' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%zext_ln1039_90 = zext i1 %xor_ln1039_102"   --->   Operation 777 'zext' 'zext_ln1039_90' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_104)   --->   "%tmp_103 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 508, i13 131, i13 158, i13 1389, i2 %trunc_ln218"   --->   Operation 778 'mux' 'tmp_103' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 779 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_104 = icmp_slt  i13 %accu_V_6, i13 %tmp_103"   --->   Operation 779 'icmp' 'icmp_ln1039_104' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%xor_ln1039_103 = xor i1 %icmp_ln1039_104, i1 1"   --->   Operation 780 'xor' 'xor_ln1039_103' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%zext_ln840_66 = zext i1 %xor_ln1039_103"   --->   Operation 781 'zext' 'zext_ln840_66' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_100 = add i2 %zext_ln215_6, i2 %zext_ln1039_79"   --->   Operation 782 'add' 'add_ln840_100' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 783 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_101 = add i2 %add_ln840_100, i2 %zext_ln1039_78"   --->   Operation 783 'add' 'add_ln840_101' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln840_67 = zext i2 %add_ln840_101"   --->   Operation 784 'zext' 'zext_ln840_67' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 785 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_102 = add i2 %zext_ln1039_80, i2 %zext_ln1039_81"   --->   Operation 785 'add' 'add_ln840_102' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln840_68 = zext i2 %add_ln840_102"   --->   Operation 786 'zext' 'zext_ln840_68' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 787 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_103 = add i2 %zext_ln1039_82, i2 %zext_ln1039_83"   --->   Operation 787 'add' 'add_ln840_103' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln840_69 = zext i2 %add_ln840_103"   --->   Operation 788 'zext' 'zext_ln840_69' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_104 = add i3 %zext_ln840_69, i3 %zext_ln840_68"   --->   Operation 789 'add' 'add_ln840_104' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 790 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_105 = add i3 %add_ln840_104, i3 %zext_ln840_67"   --->   Operation 790 'add' 'add_ln840_105' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln840_70 = zext i3 %add_ln840_105"   --->   Operation 791 'zext' 'zext_ln840_70' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 792 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_106 = add i2 %zext_ln1039_84, i2 %zext_ln1039_85"   --->   Operation 792 'add' 'add_ln840_106' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln840_71 = zext i2 %add_ln840_106"   --->   Operation 793 'zext' 'zext_ln840_71' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 794 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_107 = add i2 %zext_ln1039_86, i2 %zext_ln1039_87"   --->   Operation 794 'add' 'add_ln840_107' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln840_72 = zext i2 %add_ln840_107"   --->   Operation 795 'zext' 'zext_ln840_72' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 796 [1/1] (0.54ns)   --->   "%add_ln840_108 = add i3 %zext_ln840_72, i3 %zext_ln840_71"   --->   Operation 796 'add' 'add_ln840_108' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln840_73 = zext i3 %add_ln840_108"   --->   Operation 797 'zext' 'zext_ln840_73' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 798 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_109 = add i2 %zext_ln1039_88, i2 %zext_ln1039_89"   --->   Operation 798 'add' 'add_ln840_109' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln840_74 = zext i2 %add_ln840_109"   --->   Operation 799 'zext' 'zext_ln840_74' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 800 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_110 = add i2 %zext_ln1039_90, i2 %zext_ln840_66"   --->   Operation 800 'add' 'add_ln840_110' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln840_75 = zext i2 %add_ln840_110"   --->   Operation 801 'zext' 'zext_ln840_75' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 802 [1/1] (0.54ns)   --->   "%add_ln840_111 = add i3 %zext_ln840_75, i3 %zext_ln840_74"   --->   Operation 802 'add' 'add_ln840_111' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln840_76 = zext i3 %add_ln840_111"   --->   Operation 803 'zext' 'zext_ln840_76' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_112 = add i4 %zext_ln840_76, i4 %zext_ln840_73"   --->   Operation 804 'add' 'add_ln840_112' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 805 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_13 = add i4 %add_ln840_112, i4 %zext_ln840_70"   --->   Operation 805 'add' 'result_V_13' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_105)   --->   "%tmp_104 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 382, i13 7351, i13 397, i13 7911, i2 %trunc_ln218"   --->   Operation 806 'mux' 'tmp_104' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 807 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_105 = icmp_slt  i13 %accu_V_7, i13 %tmp_104"   --->   Operation 807 'icmp' 'icmp_ln1039_105' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 808 [1/1] (0.28ns)   --->   "%result_V_14 = xor i1 %icmp_ln1039_105, i1 1"   --->   Operation 808 'xor' 'result_V_14' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i1 %result_V_14" [/home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 809 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_106)   --->   "%tmp_105 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 411, i13 7447, i13 441, i13 7954, i2 %trunc_ln218"   --->   Operation 810 'mux' 'tmp_105' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 811 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_106 = icmp_slt  i13 %accu_V_7, i13 %tmp_105"   --->   Operation 811 'icmp' 'icmp_ln1039_106' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 812 [1/1] (0.28ns)   --->   "%xor_ln1039_105 = xor i1 %icmp_ln1039_106, i1 1"   --->   Operation 812 'xor' 'xor_ln1039_105' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln1039_91 = zext i1 %xor_ln1039_105"   --->   Operation 813 'zext' 'zext_ln1039_91' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_107)   --->   "%tmp_106 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 439, i13 7543, i13 484, i13 7996, i2 %trunc_ln218"   --->   Operation 814 'mux' 'tmp_106' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 815 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_107 = icmp_slt  i13 %accu_V_7, i13 %tmp_106"   --->   Operation 815 'icmp' 'icmp_ln1039_107' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 816 [1/1] (0.28ns)   --->   "%xor_ln1039_106 = xor i1 %icmp_ln1039_107, i1 1"   --->   Operation 816 'xor' 'xor_ln1039_106' <Predicate = (!icmp_ln123)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln1039_92 = zext i1 %xor_ln1039_106"   --->   Operation 817 'zext' 'zext_ln1039_92' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_108)   --->   "%tmp_107 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 468, i13 7639, i13 528, i13 8039, i2 %trunc_ln218"   --->   Operation 818 'mux' 'tmp_107' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 819 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_108 = icmp_slt  i13 %accu_V_7, i13 %tmp_107"   --->   Operation 819 'icmp' 'icmp_ln1039_108' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%xor_ln1039_107 = xor i1 %icmp_ln1039_108, i1 1"   --->   Operation 820 'xor' 'xor_ln1039_107' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%zext_ln1039_93 = zext i1 %xor_ln1039_107"   --->   Operation 821 'zext' 'zext_ln1039_93' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_109)   --->   "%tmp_108 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 497, i13 7735, i13 571, i13 8082, i2 %trunc_ln218"   --->   Operation 822 'mux' 'tmp_108' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 823 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_109 = icmp_slt  i13 %accu_V_7, i13 %tmp_108"   --->   Operation 823 'icmp' 'icmp_ln1039_109' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%xor_ln1039_108 = xor i1 %icmp_ln1039_109, i1 1"   --->   Operation 824 'xor' 'xor_ln1039_108' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%zext_ln1039_94 = zext i1 %xor_ln1039_108"   --->   Operation 825 'zext' 'zext_ln1039_94' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_110)   --->   "%tmp_109 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 525, i13 7831, i13 615, i13 8125, i2 %trunc_ln218"   --->   Operation 826 'mux' 'tmp_109' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_110 = icmp_slt  i13 %accu_V_7, i13 %tmp_109"   --->   Operation 827 'icmp' 'icmp_ln1039_110' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%xor_ln1039_109 = xor i1 %icmp_ln1039_110, i1 1"   --->   Operation 828 'xor' 'xor_ln1039_109' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%zext_ln1039_95 = zext i1 %xor_ln1039_109"   --->   Operation 829 'zext' 'zext_ln1039_95' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_111)   --->   "%tmp_110 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 554, i13 7927, i13 658, i13 8168, i2 %trunc_ln218"   --->   Operation 830 'mux' 'tmp_110' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 831 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_111 = icmp_slt  i13 %accu_V_7, i13 %tmp_110"   --->   Operation 831 'icmp' 'icmp_ln1039_111' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%xor_ln1039_110 = xor i1 %icmp_ln1039_111, i1 1"   --->   Operation 832 'xor' 'xor_ln1039_110' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%zext_ln1039_96 = zext i1 %xor_ln1039_110"   --->   Operation 833 'zext' 'zext_ln1039_96' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_112)   --->   "%tmp_111 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 582, i13 8023, i13 702, i13 19, i2 %trunc_ln218"   --->   Operation 834 'mux' 'tmp_111' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 835 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_112 = icmp_slt  i13 %accu_V_7, i13 %tmp_111"   --->   Operation 835 'icmp' 'icmp_ln1039_112' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_120)   --->   "%xor_ln1039_111 = xor i1 %icmp_ln1039_112, i1 1"   --->   Operation 836 'xor' 'xor_ln1039_111' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_120)   --->   "%zext_ln1039_97 = zext i1 %xor_ln1039_111"   --->   Operation 837 'zext' 'zext_ln1039_97' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_113)   --->   "%tmp_112 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 611, i13 8118, i13 745, i13 62, i2 %trunc_ln218"   --->   Operation 838 'mux' 'tmp_112' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 839 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_113 = icmp_slt  i13 %accu_V_7, i13 %tmp_112"   --->   Operation 839 'icmp' 'icmp_ln1039_113' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_120)   --->   "%xor_ln1039_112 = xor i1 %icmp_ln1039_113, i1 1"   --->   Operation 840 'xor' 'xor_ln1039_112' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_120)   --->   "%zext_ln1039_98 = zext i1 %xor_ln1039_112"   --->   Operation 841 'zext' 'zext_ln1039_98' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_114)   --->   "%tmp_113 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 639, i13 22, i13 789, i13 105, i2 %trunc_ln218"   --->   Operation 842 'mux' 'tmp_113' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 843 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_114 = icmp_slt  i13 %accu_V_7, i13 %tmp_113"   --->   Operation 843 'icmp' 'icmp_ln1039_114' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_121)   --->   "%xor_ln1039_113 = xor i1 %icmp_ln1039_114, i1 1"   --->   Operation 844 'xor' 'xor_ln1039_113' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_121)   --->   "%zext_ln1039_99 = zext i1 %xor_ln1039_113"   --->   Operation 845 'zext' 'zext_ln1039_99' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_115)   --->   "%tmp_114 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 668, i13 118, i13 832, i13 148, i2 %trunc_ln218"   --->   Operation 846 'mux' 'tmp_114' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_115 = icmp_slt  i13 %accu_V_7, i13 %tmp_114"   --->   Operation 847 'icmp' 'icmp_ln1039_115' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_121)   --->   "%xor_ln1039_114 = xor i1 %icmp_ln1039_115, i1 1"   --->   Operation 848 'xor' 'xor_ln1039_114' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_121)   --->   "%zext_ln1039_100 = zext i1 %xor_ln1039_114"   --->   Operation 849 'zext' 'zext_ln1039_100' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_116)   --->   "%tmp_115 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 697, i13 214, i13 876, i13 190, i2 %trunc_ln218"   --->   Operation 850 'mux' 'tmp_115' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_116 = icmp_slt  i13 %accu_V_7, i13 %tmp_115"   --->   Operation 851 'icmp' 'icmp_ln1039_116' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_123)   --->   "%xor_ln1039_115 = xor i1 %icmp_ln1039_116, i1 1"   --->   Operation 852 'xor' 'xor_ln1039_115' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_123)   --->   "%zext_ln1039_101 = zext i1 %xor_ln1039_115"   --->   Operation 853 'zext' 'zext_ln1039_101' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_117)   --->   "%tmp_116 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 725, i13 310, i13 919, i13 233, i2 %trunc_ln218"   --->   Operation 854 'mux' 'tmp_116' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 855 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_117 = icmp_slt  i13 %accu_V_7, i13 %tmp_116"   --->   Operation 855 'icmp' 'icmp_ln1039_117' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_123)   --->   "%xor_ln1039_116 = xor i1 %icmp_ln1039_117, i1 1"   --->   Operation 856 'xor' 'xor_ln1039_116' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_123)   --->   "%zext_ln1039_102 = zext i1 %xor_ln1039_116"   --->   Operation 857 'zext' 'zext_ln1039_102' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_118)   --->   "%tmp_117 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 754, i13 406, i13 963, i13 276, i2 %trunc_ln218"   --->   Operation 858 'mux' 'tmp_117' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 859 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_118 = icmp_slt  i13 %accu_V_7, i13 %tmp_117"   --->   Operation 859 'icmp' 'icmp_ln1039_118' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_124)   --->   "%xor_ln1039_117 = xor i1 %icmp_ln1039_118, i1 1"   --->   Operation 860 'xor' 'xor_ln1039_117' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_124)   --->   "%zext_ln1039_103 = zext i1 %xor_ln1039_117"   --->   Operation 861 'zext' 'zext_ln1039_103' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_119)   --->   "%tmp_118 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 782, i13 502, i13 1006, i13 319, i2 %trunc_ln218"   --->   Operation 862 'mux' 'tmp_118' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 863 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln1039_119 = icmp_slt  i13 %accu_V_7, i13 %tmp_118"   --->   Operation 863 'icmp' 'icmp_ln1039_119' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_124)   --->   "%xor_ln1039_118 = xor i1 %icmp_ln1039_119, i1 1"   --->   Operation 864 'xor' 'xor_ln1039_118' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_124)   --->   "%zext_ln840_77 = zext i1 %xor_ln1039_118"   --->   Operation 865 'zext' 'zext_ln840_77' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_114 = add i2 %zext_ln215_7, i2 %zext_ln1039_92"   --->   Operation 866 'add' 'add_ln840_114' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 867 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln840_115 = add i2 %add_ln840_114, i2 %zext_ln1039_91"   --->   Operation 867 'add' 'add_ln840_115' <Predicate = (!icmp_ln123)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln840_78 = zext i2 %add_ln840_115"   --->   Operation 868 'zext' 'zext_ln840_78' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 869 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_116 = add i2 %zext_ln1039_93, i2 %zext_ln1039_94"   --->   Operation 869 'add' 'add_ln840_116' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln840_79 = zext i2 %add_ln840_116"   --->   Operation 870 'zext' 'zext_ln840_79' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 871 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_117 = add i2 %zext_ln1039_95, i2 %zext_ln1039_96"   --->   Operation 871 'add' 'add_ln840_117' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln840_80 = zext i2 %add_ln840_117"   --->   Operation 872 'zext' 'zext_ln840_80' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_118 = add i3 %zext_ln840_80, i3 %zext_ln840_79"   --->   Operation 873 'add' 'add_ln840_118' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 874 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln840_119 = add i3 %add_ln840_118, i3 %zext_ln840_78"   --->   Operation 874 'add' 'add_ln840_119' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln840_81 = zext i3 %add_ln840_119"   --->   Operation 875 'zext' 'zext_ln840_81' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 876 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_120 = add i2 %zext_ln1039_97, i2 %zext_ln1039_98"   --->   Operation 876 'add' 'add_ln840_120' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln840_82 = zext i2 %add_ln840_120"   --->   Operation 877 'zext' 'zext_ln840_82' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 878 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_121 = add i2 %zext_ln1039_99, i2 %zext_ln1039_100"   --->   Operation 878 'add' 'add_ln840_121' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln840_83 = zext i2 %add_ln840_121"   --->   Operation 879 'zext' 'zext_ln840_83' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 880 [1/1] (0.54ns)   --->   "%add_ln840_122 = add i3 %zext_ln840_83, i3 %zext_ln840_82"   --->   Operation 880 'add' 'add_ln840_122' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln840_84 = zext i3 %add_ln840_122"   --->   Operation 881 'zext' 'zext_ln840_84' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 882 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_123 = add i2 %zext_ln1039_101, i2 %zext_ln1039_102"   --->   Operation 882 'add' 'add_ln840_123' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln840_85 = zext i2 %add_ln840_123"   --->   Operation 883 'zext' 'zext_ln840_85' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 884 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln840_124 = add i2 %zext_ln1039_103, i2 %zext_ln840_77"   --->   Operation 884 'add' 'add_ln840_124' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln840_86 = zext i2 %add_ln840_124"   --->   Operation 885 'zext' 'zext_ln840_86' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 886 [1/1] (0.54ns)   --->   "%add_ln840_125 = add i3 %zext_ln840_86, i3 %zext_ln840_85"   --->   Operation 886 'add' 'add_ln840_125' <Predicate = (!icmp_ln123)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln840_87 = zext i3 %add_ln840_125"   --->   Operation 887 'zext' 'zext_ln840_87' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_126 = add i4 %zext_ln840_87, i4 %zext_ln840_84"   --->   Operation 888 'add' 'add_ln840_126' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 889 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%result_V_15 = add i4 %add_ln840_126, i4 %zext_ln840_81"   --->   Operation 889 'add' 'result_V_15' <Predicate = (!icmp_ln123)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4, i4 %result_V_15, i4 %result_V_13, i4 %result_V_11, i4 %result_V_9, i4 %result_V_7, i4 %result_V_5, i4 %result_V_3, i4 %result_V_1"   --->   Operation 890 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%write_ln171 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %p_Result_s" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:171]   --->   Operation 891 'write' 'write_ln171' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123]   --->   Operation 892 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 893 [1/1] (0.00ns)   --->   "%ret_ln180 = ret" [/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:180]   --->   Operation 893 'ret' 'ret_ln180' <Predicate = (icmp_ln123)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	'alloca' operation ('nf') [4]  (0 ns)
	'load' operation ('nf', /home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:218) on local variable 'nf' [14]  (0 ns)
	'add' operation ('nf', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174) [835]  (1.02 ns)
	'icmp' operation ('icmp_ln174', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174) [836]  (0.991 ns)
	'select' operation ('nf', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174) [838]  (0.449 ns)
	'store' operation ('store_ln123', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123) of variable 'nf', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174 on local variable 'nf' [840]  (0.427 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('tile_load') on local variable 'tile' [30]  (0 ns)
	'add' operation ('tile', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:160) [159]  (1.02 ns)
	'select' operation ('tile', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174) [837]  (0.449 ns)
	'store' operation ('store_ln123', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123) of variable 'tile', /home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174 on local variable 'tile' [841]  (0.427 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('ret.V') [45]  (0.996 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'mul' operation ('ret.V') [40]  (1.65 ns)
	'add' operation of DSP[52] ('add_ln840') [52]  (0.645 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[52] ('add_ln840') [52]  (0.645 ns)
	'add' operation of DSP[53] ('accu.V') [53]  (0.645 ns)

 <State 6>: 3.22ns
The critical path consists of the following:
	'add' operation of DSP[53] ('accu.V') [53]  (0.645 ns)
	'icmp' operation ('icmp_ln1039_12') [210]  (1.01 ns)
	'xor' operation ('xor_ln1039_11') [211]  (0 ns)
	'add' operation ('add_ln840_25') [237]  (0.548 ns)
	'add' operation ('add_ln840_27') [241]  (0.548 ns)
	'add' operation ('add_ln840_28') [243]  (0 ns)
	'add' operation ('result.V') [244]  (0.469 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
