---
title:          "Analog Transistor Placement Optimization Considering Nonlinear Spatial Variations"
date:           2024-03-25 00:01:00 +0800
selected:       true
pub:            "Design, Automation & Test in Europe Conference & Exhibition (DATE)"
pub_date:       "2024"
# pub_last:       ' <span class="badge badge-pill badge-publication badge-success">Spotlight</span>'
abstract: >-
 This work proposes a simulated annealing-based transistor placement method to mitigate nonlinear spatial variations in analog circuits. It outperforms state-of-the-art techniques while handling key layout constraints and offering better control over optimization objectives.
cover:          /assets/images/covers/date2024.png
authors:
- Supriyo Maji
- Sungyoung Lee
- David Z. Pan
links:
  Paper: https://ieeexplore.ieee.org/abstract/document/10546584
  # Code: https://github.com/laiyao1/ArithmeticTree
  # Video: https://www.youtube.com/watch?v=p3XO6bUBvpM
---