# Reading pref.tcl
# do kd_tree_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:26:45 on Apr 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v 
# -- Compiling module node
# 
# Top level modules:
# 	node
# End time: 00:26:45 on Apr 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:26:45 on Apr 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v 
# -- Compiling module manhattan
# 
# Top level modules:
# 	manhattan
# End time: 00:26:45 on Apr 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:26:45 on Apr 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v 
# -- Compiling module cluster_CE
# 
# Top level modules:
# 	cluster_CE
# End time: 00:26:46 on Apr 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:26:46 on Apr 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v 
# -- Compiling module kd_tree
# ** Warning: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	kd_tree
# End time: 00:26:46 on Apr 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:26:46 on Apr 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v 
# -- Compiling module kd_tree
# ** Warning: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	kd_tree
# End time: 00:26:46 on Apr 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  kd_tree
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" kd_tree 
# Start time: 00:26:46 on Apr 11,2021
# Loading work.kd_tree
# Loading work.node
# Loading work.cluster_CE
# Loading work.manhattan
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/root/c_ce/m File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/root/c_ce/m File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'data_to_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'data_to_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'command_to_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'command_to_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left/c_ce/m File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left/c_ce/m File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'data_to_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'data_to_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'command_to_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'command_to_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right/c_ce/m File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right/c_ce/m File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v Line: 36
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: atom  Hostname: LAPTOP-84QNNI6Q  ProcessID: 12788
#           Attempting to use alternate WLF file "./wlftdmbnff".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdmbnff
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Loading image.
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1 of file "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/sequantial/test.hex". (Current address [10], address range [0:9])    : C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(116)
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree
# ABC: xxx, Left: xx, Parent: xx, Right: xx, New Left: xxxxxx, New Parent: xxxxxx, New Right: xxxxxx
# ABC: 000, Left: 00, Parent: xx, Right: 00, New Left: xxxxxx, New Parent: xxxxxx, New Right: xxxxxx
# ABC: 000, Left: 00, Parent: xx, Right: 00, New Left: xxxxxx, New Parent: xxxxxx, New Right: xxxxxx
#################### new cycle ##########################
# [        x] idle
# node: right center xxxxxx x axis: x command_from [10 xx 10 , self:00 , ce:0] data_from [000000 xxxxxx 000000] command_to [xx xx xx] data_to [xxxxxx xxxxxx xxxxxx]  Child_status [1 1]
# node: left  center xxxxxx x axis: x command_from [10 xx 10 , self:00 , ce:0] data_from [000000 xxxxxx 000000] command_to [xx xx xx] data_to [xxxxxx xxxxxx xxxxxx]  Child_status [1 1]
# node: root  center xxxxxx x axis: x command_from [xx 1f xx , self:xx , ce:x] data_from [xxxxxx xxxxxx xxxxxx] command_to [xx xx xx] data_to [xxxxxx xxxxxx xxxxxx]  Child_status [x x]
#################### new cycle ##########################
# [        x] idle
# node: right center xxxxxx x axis: x command_from [10 1f 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 00 00] data_to [xxxxxx xxxxxx xxxxxx]  Child_status [1 1]
# node: left  center xxxxxx x axis: x command_from [10 1f 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 00 00] data_to [xxxxxx xxxxxx xxxxxx]  Child_status [1 1]
# node: root  center xxxxxx x axis: 0 command_from [00 1f 00 , self:xx , ce:x] data_from [xxxxxx xxxxxx xxxxxx] command_to [1f xx 1f] data_to [000000 000000 000000]  Child_status [0 0]
# ABC: xx0, Left: 00, Parent: xx, Right: 00, New Left: xxxxxx, New Parent: xxxxxx, New Right: xxxxxx
# ABC: 000, Left: 00, Parent: 00, Right: 00, New Left: 000000, New Parent: xxxxxx, New Right: 000000
# ABC: 000, Left: 00, Parent: 00, Right: 00, New Left: 000000, New Parent: xxxxxx, New Right: 000000
#################### new cycle ##########################
# [        x] idle
# node: right center 000000 0 axis: 0 command_from [10 1f 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 1e 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 000000 0 axis: 0 command_from [10 1f 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 1e 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center xxxxxx x axis: 0 command_from [1e 1f 1e , self:xx , ce:x] data_from [000000 xxxxxx 000000] command_to [1f xx 1f] data_to [000000 000000 000000]  Child_status [0 0]
# ABC: 000, Left: 00, Parent: 00, Right: 00, New Left: 000000, New Parent: xxxxxx, New Right: 000000
#################### new cycle ##########################
# [        x] rst DONE
# node: right center 000000 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 1e 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 000000 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 1e 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 000000 0 axis: 0 command_from [1e 1f 1e , self:00 , ce:0] data_from [000000 xxxxxx 000000] command_to [00 1e 00] data_to [000000 000000 000000]  Child_status [0 0]
#################### new cycle ##########################
# [        x] fill_center_tb tb_data: xxxxxx tb_command: 11111 serial_Count:         0 root_command_up: 11110
# node: right center 000000 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 000000 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 000000 0 axis: 0 command_from [00 01 00 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 1e 00] data_to [000000 000000 000000]  Child_status [0 0]
#################### new cycle ##########################
# [        x] fill_center_tb tb_data: 674505 tb_command: 00001 serial_Count:         1 root_command_up: 00000
# node: right center 000000 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 000000 0 axis: 0 command_from [10 01 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 000000 0 axis: 0 command_from [00 01 00 , self:00 , ce:0] data_from [000000 350501 000000] command_to [01 00 00] data_to [674505 000000 000000]  Child_status [0 0]
# ABC: 000, Left: 00, Parent: 05, Right: 00, New Left: 000000, New Parent: 000000, New Right: 000000
#################### new cycle ##########################
# [        x] fill_center_tb tb_data: 350501 tb_command: 00001 serial_Count:         2 root_command_up: 00000
# node: right center 000000 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 674505 0 axis: 0 command_from [10 01 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 05 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 000000 0 axis: 0 command_from [05 01 00 , self:00 , ce:0] data_from [000000 431203 000000] command_to [01 00 00] data_to [350501 000000 000000]  Child_status [0 0]
#################### new cycle ##########################
# [        x] fill_center_tb tb_data: 431203 tb_command: 00001 serial_Count:         3 root_command_up: 00000
# node: right center 000000 0 axis: 0 command_from [10 01 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 674505 0 axis: 0 command_from [10 01 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 05 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 000000 0 axis: 0 command_from [05 01 00 , self:00 , ce:0] data_from [000000 000001 000000] command_to [01 00 01] data_to [350501 000000 350501]  Child_status [0 0]
# ABC: 000, Left: 00, Parent: 01, Right: 00, New Left: 000000, New Parent: 000000, New Right: 000000
#################### new cycle ##########################
# [        x] fill_center_tb tb_data: 000001 tb_command: 00001 serial_Count:         4 root_command_up: 00000
# node: right center 350501 0 axis: 0 command_from [10 01 10 , self:00 , ce:0] data_from [000000 431203 000000] command_to [00 05 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 674505 0 axis: 0 command_from [10 01 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 05 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 000000 0 axis: 0 command_from [05 01 05 , self:00 , ce:0] data_from [000000 a4c8a4 000000] command_to [01 00 01] data_to [350501 000000 431203]  Child_status [0 0]
# ABC: 000, Left: 00, Parent: 03, Right: 00, New Left: 000000, New Parent: 000000, New Right: 000000
#################### new cycle ##########################
# [        x] fill_center_tb DONE
# node: right center 350501 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 431203 000000] command_to [00 05 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 674505 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 05 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 431203 0 axis: 0 command_from [05 01 05 , self:00 , ce:0] data_from [000000 a4c8a4 000000] command_to [00 05 00] data_to [350501 000000 431203]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 350501 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 431203 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 674505 0 axis: 0 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 431203 0 axis: 0 command_from [00 09 00 , self:00 , ce:0] data_from [000000 000000 000000] command_to [00 05 00] data_to [350501 000000 431203]  Child_status [0 0]
# ABC: 010, Left: 00, Parent: 03, Right: 00, New Left: 000000, New Parent: 431203, New Right: 000000
#################### new cycle ##########################
# node: right center 350501 0 axis: 0 command_from [10 09 10 , self:00 , ce:0] data_from [000000 431203 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: left  center 674505 0 axis: 0 command_from [10 09 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 000000 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:0b , ce:3] data_from [000000 000000 000000] command_to [09 0a 09] data_to [350501 431203 431203]  Child_status [0 0]
# ABC: 000, Left: 00, Parent: 45, Right: 00, New Left: 000000, New Parent: 674505, New Right: 000000
# ABC: 111, Left: 05, Parent: 03, Right: 01, New Left: 000000, New Parent: 000000, New Right: 431203
# ABC: 000, Left: 00, Parent: 35, Right: 00, New Left: 000000, New Parent: 350501, New Right: 000000
#################### new cycle ##########################
# node: right center 350501 1 axis: 3 command_from [10 09 10 , self:00 , ce:0] data_from [000000 431203 000000] command_to [00 0a 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: left  center 674505 1 axis: 1 command_from [10 09 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 0a 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [0a 00 0a , self:0b , ce:5] data_from [674505 000000 350501] command_to [09 0a 09] data_to [350501 431203 431203]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 350501 1 axis: 3 command_from [10 03 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 0a 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: left  center 674505 1 axis: 1 command_from [10 03 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 0a 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [0a 00 0a , self:0b , ce:5] data_from [674505 000000 350501] command_to [03 08 03] data_to [350501 431203 674505]  Child_status [0 0]
# ABC: 000, Left: 00, Parent: 67, Right: 00, New Left: 000000, New Parent: 350501, New Right: 000000
# ABC: 000, Left: 00, Parent: 05, Right: 00, New Left: 000000, New Parent: 674505, New Right: 000000
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 03 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [08 03 08] data_to [000000 350501 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 03 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [08 03 08] data_to [000000 674505 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [03 00 03 , self:0b , ce:5] data_from [674505 000000 350501] command_to [03 08 03] data_to [350501 431203 674505]  Child_status [0 0]
# ABC: 000, Left: 01, Parent: 03, Right: 05, New Left: 350501, New Parent: 431203, New Right: 674505
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [08 0a 08] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [08 0a 08] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [0a 00 0a , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 0a 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 00 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 00 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 00 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 00 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 00 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# node: right center 674505 1 axis: 3 command_from [10 00 10 , self:00 , ce:0] data_from [000000 674505 000000] command_to [00 00 00] data_to [000000 674505 000000]  Child_status [1 1]
# node: left  center 350501 1 axis: 1 command_from [10 00 10 , self:00 , ce:0] data_from [000000 350501 000000] command_to [00 00 00] data_to [000000 350501 000000]  Child_status [1 1]
# node: root  center 431203 1 axis: 0 command_from [00 00 00 , self:00 , ce:0] data_from [350501 000000 674505] command_to [00 00 00] data_to [350501 431203 674505]  Child_status [0 0]
#################### new cycle ##########################
# ** Note: $finish    : C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(174)
#    Time: 220 ns  Iteration: 1  Instance: /kd_tree
# 1
# Break in Module kd_tree at C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v line 174
# End time: 00:27:03 on Apr 11,2021, Elapsed time: 0:00:17
# Errors: 0, Warnings: 21
