#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  5 19:57:11 2021
# Process ID: 14372
# Current directory: C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20796 C:\Users\OAkun\Documents\GitHub\SystemVerilogExamples\Code\SequenceDetectorInterface\project_1.xpr
# Log file: C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/vivado.log
# Journal file: C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface'
INFO: [Project 1-313] Project file moved from 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetector' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 880.453 ; gain = 236.598
update_compile_order -fileset sources_1
close [ open C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv w ]
add_files C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv w ]
add_files -fileset sim_1 C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetectorInterfaceTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SequenceDetectorInterfaceTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Clk500Hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk500Hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/OneShot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneShot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorInterfaceTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xelab -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'd' on this module [C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv:28]
ERROR: [VRFC 10-2996] 'sd' is not found for implicit .* port connection [C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetectorInterfaceTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SequenceDetectorInterfaceTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Clk500Hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk500Hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/OneShot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneShot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorInterfaceTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xelab -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce_SequenceDet
Compiling module xil_defaultlib.Clk500Hz
Compiling module xil_defaultlib.OneShot
Compiling module xil_defaultlib.Debounce(d=Debounce_SequenceDet_...
Compiling module xil_defaultlib.SequenceDetector(sd=Debounce_Seq...
Compiling module xil_defaultlib.SequenceDetectorTop
Compiling module xil_defaultlib.SequenceDetectorInterfaceTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SequenceDetectorInterfaceTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/xsim.dir/SequenceDetectorInterfaceTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/xsim.dir/SequenceDetectorInterfaceTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  5 20:48:51 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  5 20:48:51 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 924.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetectorInterfaceTB_behav -key {Behavioral:sim_1:Functional:SequenceDetectorInterfaceTB} -tclbatch {SequenceDetectorInterfaceTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SequenceDetectorInterfaceTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetectorInterfaceTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 944.766 ; gain = 20.023
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:03:17 ; elapsed = 00:03:32 . Memory (MB): peak = 977.477 ; gain = 23.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 985.156 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetectorInterfaceTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SequenceDetectorInterfaceTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Clk500Hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk500Hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/OneShot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneShot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorInterfaceTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xelab -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'send_seq_rev' is not declared [C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv:69]
ERROR: [VRFC 10-2989] 'send_seq' is not declared [C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetectorInterfaceTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SequenceDetectorInterfaceTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Clk500Hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk500Hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/OneShot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneShot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorInterfaceTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xelab -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'send_seq' is not declared [C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetectorInterfaceTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SequenceDetectorInterfaceTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Clk500Hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk500Hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/OneShot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneShot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorInterfaceTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xelab -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce_SequenceDet
Compiling module xil_defaultlib.Clk500Hz
Compiling module xil_defaultlib.OneShot
Compiling module xil_defaultlib.Debounce(d=Debounce_SequenceDet_...
Compiling module xil_defaultlib.SequenceDetector(sd=Debounce_Seq...
Compiling module xil_defaultlib.SequenceDetectorTop
Compiling module xil_defaultlib.SequenceDetectorInterfaceTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SequenceDetectorInterfaceTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetectorInterfaceTB_behav -key {Behavioral:sim_1:Functional:SequenceDetectorInterfaceTB} -tclbatch {SequenceDetectorInterfaceTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SequenceDetectorInterfaceTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Begin
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetectorInterfaceTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 985.156 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Begin
Finished
$finish called at time : 260000230 ns : File "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" Line 72
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 985.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetectorInterfaceTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SequenceDetectorInterfaceTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Clk500Hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk500Hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/Debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/OneShot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneShot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sources_1/new/SequenceDetectorTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorInterfaceTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
"xelab -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce_SequenceDet
Compiling module xil_defaultlib.Clk500Hz
Compiling module xil_defaultlib.OneShot
Compiling module xil_defaultlib.Debounce(d=Debounce_SequenceDet_...
Compiling module xil_defaultlib.SequenceDetector(sd=Debounce_Seq...
Compiling module xil_defaultlib.SequenceDetectorTop
Compiling module xil_defaultlib.SequenceDetectorInterfaceTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SequenceDetectorInterfaceTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetectorInterfaceTB_behav -key {Behavioral:sim_1:Functional:SequenceDetectorInterfaceTB} -tclbatch {SequenceDetectorInterfaceTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SequenceDetectorInterfaceTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Begin
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetectorInterfaceTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.340 ; gain = 2.969
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Begin
Finished
$finish called at time : 260000230 ns : File "C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.srcs/sim_1/new/SequenceDetectorInterfaceTB.sv" Line 74
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1057.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec  5 21:23:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.runs/synth_1/runme.log
[Sun Dec  5 21:23:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8AD8EA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8AD8EA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AD8EA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2176.770 ; gain = 1119.430
set_property PROGRAM.FILE {C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.runs/impl_1/SequenceDetectorTop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Documents/GitHub/SystemVerilogExamples/Code/SequenceDetectorInterface/project_1.runs/impl_1/SequenceDetectorTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 21:28:09 2021...
