

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Apr  9 23:32:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.279 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   488120|   488121| 3.065 ms | 3.065 ms |  20482|  487426| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_U0        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s        |      989|      990|  6.210 us |  6.216 us |    989|     990|   none  |
        |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s          |       43|       43|  0.270 us |  0.270 us |     43|      43|   none  |
        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |     4806|   148956| 30.177 us |  0.935 ms |   4806|  148956|   none  |
        |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |    20481|   487425|  0.129 ms |  3.061 ms |  20481|  487425|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |     7692|     7692| 48.298 us | 48.298 us |   7692|    7692|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |     1686|     1686| 10.586 us | 10.586 us |   1686|    1686|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s      |     3848|     3848| 24.162 us | 24.162 us |   3848|    3848|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s      |      845|      845|  5.306 us |  5.306 us |    845|     845|   none  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       40|      -|    1361|   2984|    -|
|Instance         |        7|     16|   47053|  31110|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       47|     16|   48415|  34105|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       16|      7|      45|     64|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |        0|      1|   1927|   1731|    0|
    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |        0|      1|   2212|   1649|    0|
    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_U0        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s        |        5|     13|  39078|  20428|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |        0|      0|    734|   1405|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |        0|      0|    730|   1279|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s      |        0|      0|    186|    535|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s      |        0|      0|    184|    537|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s          |        2|      1|   2002|   3546|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                                        |        7|     16|  47053|  31110|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |layer11_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_10_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_11_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_12_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_2_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_3_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_4_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_5_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_6_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_7_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_8_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_9_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_1_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_2_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_3_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer4_out_V_data_0_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_1_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_2_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_3_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer5_out_V_data_0_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_1_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_2_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_3_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer6_out_V_data_0_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_1_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_2_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_3_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer8_out_V_data_0_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_1_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_2_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_3_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer9_out_V_data_0_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_1_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_2_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_3_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |       40|1361|   0|    0| 42121|  512|   486536|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_start                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |        myproject        | return value |
|start_out                       | out |    1| ap_ctrl_hs |        myproject        | return value |
|start_write                     | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_clk                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |        myproject        | return value |
|conv1_input_V_data_0_V_dout     |  in |   16|   ap_fifo  |  conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |  conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_0_V_read     | out |    1|   ap_fifo  |  conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_1_V_dout     |  in |   16|   ap_fifo  |  conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |  conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_1_V_read     | out |    1|   ap_fifo  |  conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_2_V_dout     |  in |   16|   ap_fifo  |  conv1_input_V_data_2_V |    pointer   |
|conv1_input_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |  conv1_input_V_data_2_V |    pointer   |
|conv1_input_V_data_2_V_read     | out |    1|   ap_fifo  |  conv1_input_V_data_2_V |    pointer   |
|layer12_out_V_data_0_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_1_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_2_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_3_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_4_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_4_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_4_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_5_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_5_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_5_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_6_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_6_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_6_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_7_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_7_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_7_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_8_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_8_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_8_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_9_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_9_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_9_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_10_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_10_V |    pointer   |
|layer12_out_V_data_10_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_10_V |    pointer   |
|layer12_out_V_data_10_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_10_V |    pointer   |
|layer12_out_V_data_11_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_11_V |    pointer   |
|layer12_out_V_data_11_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_11_V |    pointer   |
|layer12_out_V_data_11_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_11_V |    pointer   |
|layer12_out_V_data_12_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_12_V |    pointer   |
|layer12_out_V_data_12_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_12_V |    pointer   |
|layer12_out_V_data_12_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_12_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

