Fitter report for spin_sensor_top
Sat Jan 02 13:36:18 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Differential I/O Receiver
 17. LVDS Receiver Package Skew Compensation
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat Jan 02 13:36:18 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; spin_sensor_top                             ;
; Top-level Entity Name           ; spin_sensor_top                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C8                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,735 / 18,480 ( 9 % )                      ;
; Total registers                 ; 4645                                        ;
; Total pins                      ; 186 / 224 ( 83 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 186 / 3,153,920 ( < 1 % )                   ;
; Total RAM Blocks                ; 2 / 308 ( < 1 % )                           ;
; Total DSP Blocks                ; 7 / 66 ( 11 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 4 ( 50 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEBA4F23C8                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
;     Processor 3            ;   3.1%      ;
;     Processor 4            ;   3.0%      ;
;     Processor 5            ;   2.9%      ;
;     Processor 6            ;   2.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_in~inputCLKENA0                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                ;                  ;                       ;
; s_axi_aclk~inputCLKENA0                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                ;                  ;                       ;
; s_axi_aresetn~inputCLKENA0                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[0]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[0]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[1]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[1]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[2]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[2]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[3]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[3]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[0]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[1]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[2]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[3]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[14]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[14]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[15]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[16]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[17]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[18]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[19]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[20]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[21]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[22]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[23]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[24]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[25]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[26]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[27]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[14]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[14]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[15]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[16]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[17]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[18]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[19]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[20]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[21]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[22]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[23]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[24]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[25]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[26]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[27]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[14]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[14]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[15]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[16]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[17]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[18]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[19]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[20]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[21]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[22]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[23]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[24]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[25]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[26]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[27]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[14]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|datab_input_reg[15]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[14]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[15]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[16]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[17]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[18]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[19]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[20]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[21]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[22]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[23]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[24]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[25]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[26]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|result_extra0_reg[27]            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8                          ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~mac_pl[0][29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; RESULTA          ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]~_Duplicate_1                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]~_Duplicate_1                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[4]~_Duplicate_2                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]~_Duplicate_1                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]~_Duplicate_1                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[5]~_Duplicate_2                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]~_Duplicate_1                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]~_Duplicate_1                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[6]~_Duplicate_2                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]~_Duplicate_1                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]~_Duplicate_1                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[7]~_Duplicate_2                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]~_Duplicate_1                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]~_Duplicate_1                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[8]~_Duplicate_2                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]~_Duplicate_1                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]~_Duplicate_1                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]~_Duplicate_1                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[9]~_Duplicate_2                                      ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[10]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[11]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[12]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[13]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[14]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_1                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_2                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_2                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_2                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_3                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_3                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_3                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|dataa_input_reg[15]~_Duplicate_4                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; BX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[15]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AX               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]~_Duplicate_1                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]~_Duplicate_1                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[4]~_Duplicate_2                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]~_Duplicate_1                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]~_Duplicate_1                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[5]~_Duplicate_2                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]~_Duplicate_1                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]~_Duplicate_1                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[6]~_Duplicate_2                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]~_Duplicate_1                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]~_Duplicate_1                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[7]~_Duplicate_2                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]~_Duplicate_1                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]~_Duplicate_1                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[8]~_Duplicate_2                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]~_Duplicate_1                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]~_Duplicate_1                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[9]~_Duplicate_2                                                                                         ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]~_Duplicate_1                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[10]~_Duplicate_2                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]~_Duplicate_1                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[11]~_Duplicate_2                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]~_Duplicate_1                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[12]~_Duplicate_2                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]~_Duplicate_1                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[13]~_Duplicate_2                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]~_Duplicate_1                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[14]~_Duplicate_2                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_1                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_1                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_1                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_2                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_2                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_2                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_3                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_3                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                                                    ; AY               ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_3                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q|p1_ddata[15]~_Duplicate_4                                                                                        ; Q                ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[7]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[7]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[9]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[9]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[15]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[17]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[19]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_int[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|rx_data_3[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|rx_data_3[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_dcfilter:i_ad_dcfilter|data_out[15]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_dcfilter:i_ad_dcfilter|data_out[15]~DUPLICATE                                                                                                              ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|d_data_cntrl_int[14]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|d_data_cntrl_int[14]~DUPLICATE                                                                                                      ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[13]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[13]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[7]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[7]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[1]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_x[12]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_x[12]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_y[11]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_y[11]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[11]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[11]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[7]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[7]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[7]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[7]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[13]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[13]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[0]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[10]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[10]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[3]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[3]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[9]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[9]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[0]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_x[9]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_x[9]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_x[12]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_x[12]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|x0[0]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|x0[0]~DUPLICATE                                                   ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|y0[1]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|y0[1]~DUPLICATE                                                   ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|y0[2]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|y0[2]~DUPLICATE                                                   ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|z0[11]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|z0[11]~DUPLICATE                                                  ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_data_int[11]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_data_int[11]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[7]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_seq[7]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[7]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[7]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[13]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[13]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[5]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[5]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[8]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[8]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[10]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[10]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[0]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[10]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[10]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[11]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[11]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_x[9]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_x[9]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[0]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_z[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_z[0]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|y0[1]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|y0[1]~DUPLICATE                                                   ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[5]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[5]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[1]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[10]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[10]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[12]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[12]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_x[7]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_x[7]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_z[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_z[1]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[8]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[8]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[9]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[9]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[11]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[11]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[13]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[13]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[0]~DUPLICATE         ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_y[10]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_y[10]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_y[12]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_y[12]~DUPLICATE        ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[5]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[9]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[9]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[10]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[10]~DUPLICATE                                                                                                                                ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[6]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[6]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[7]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[7]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[8]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[8]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[9]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[9]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[10]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[10]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[5]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_dac_sync                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_dac_sync~DUPLICATE                                                                                                                                                ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7963 ) ; 0.00 % ( 0 / 7963 )        ; 0.00 % ( 0 / 7963 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7963 ) ; 0.00 % ( 0 / 7963 )        ; 0.00 % ( 0 / 7963 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7905 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 58 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,735 / 18,480        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 1,735                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,407 / 18,480        ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,115                 ;       ;
;         [b] ALMs used for LUT logic                         ; 223                   ;       ;
;         [c] ALMs used for registers                         ; 1,069                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 675 / 18,480          ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 18,480            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 2                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 342 / 1,848           ; 19 %  ;
;     -- Logic LABs                                           ; 342                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,610                 ;       ;
;     -- 7 input functions                                    ; 0                     ;       ;
;     -- 6 input functions                                    ; 108                   ;       ;
;     -- 5 input functions                                    ; 91                    ;       ;
;     -- 4 input functions                                    ; 69                    ;       ;
;     -- <=3 input functions                                  ; 2,342                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,282                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,641                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,366 / 36,960        ; 12 %  ;
;         -- Secondary logic registers                        ; 275 / 36,960          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,562                 ;       ;
;         -- Routing optimization registers                   ; 79                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 186 / 224             ; 83 %  ;
;     -- Clock pins                                           ; 8 / 9                 ; 89 %  ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
; I/O registers                                               ; 4                     ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 2 / 308               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 186 / 3,153,920       ; < 1 % ;
; Total block memory implementation bits                      ; 20,480 / 3,153,920    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 7 / 66                ; 11 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 4                 ; 50 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 7 / 68                ; 10 %  ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.9% / 2.9% / 2.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 17.3% / 18.3% / 14.4% ;       ;
; Maximum fan-out                                             ; 3365                  ;       ;
; Highest non-global fan-out                                  ; 661                   ;       ;
; Total fan-out                                               ; 24040                 ;       ;
; Average fan-out                                             ; 2.69                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1735 / 18480 ( 9 % )  ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1735                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2407 / 18480 ( 13 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1115                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 223                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1069                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 675 / 18480 ( 4 % )   ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 18480 ( < 1 % )   ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 2                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 342 / 1848 ( 19 % )   ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 342                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2610                  ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 108                   ; 0                              ;
;     -- 5 input functions                                    ; 91                    ; 0                              ;
;     -- 4 input functions                                    ; 69                    ; 0                              ;
;     -- <=3 input functions                                  ; 2342                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1282                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 4366 / 36960 ( 12 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 275 / 36960 ( < 1 % ) ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 4562                  ; 0                              ;
;         -- Routing optimization registers                   ; 79                    ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 168                   ; 18                             ;
; I/O registers                                               ; 0                     ; 4                              ;
; Total block memory bits                                     ; 186                   ; 0                              ;
; Total block memory implementation bits                      ; 20480                 ; 0                              ;
; M10K block                                                  ; 2 / 308 ( < 1 % )     ; 0 / 308 ( 0 % )                ;
; DSP block                                                   ; 7 / 66 ( 10 % )       ; 0 / 66 ( 0 % )                 ;
; Clock enable block                                          ; 3 / 104 ( 2 % )       ; 2 / 104 ( 1 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 272 ( 0 % )       ; 2 / 272 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 272 ( 0 % )       ; 14 / 272 ( 5 % )               ;
; PLL LVDS Output                                             ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 149                   ; 16                             ;
;     -- Registered Input Connections                         ; 147                   ; 0                              ;
;     -- Output Connections                                   ; 16                    ; 149                            ;
;     -- Registered Output Connections                        ; 2                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 24027                 ; 326                            ;
;     -- Registered Connections                               ; 10446                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 165                            ;
;     -- hard_block:auto_generated_inst                       ; 165                   ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 100                   ; 27                             ;
;     -- Output Ports                                         ; 79                    ; 32                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 17                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_in           ; M16   ; 5B       ; 54           ; 18           ; 60           ; 3365                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; dac_sync_in      ; AB11  ; 3B       ; 25           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_n_in[0]     ; T9    ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_n_in[1]     ; M20   ; 5B       ; 54           ; 20           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_n_in[2]     ; R22   ; 5A       ; 54           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_n_in[3]     ; V19   ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_n_in[4]     ; D3    ; 2A       ; 0            ; 20           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_n_in[5]     ; AA2   ; 2A       ; 0            ; 18           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[0]     ; J9    ; 8A       ; 18           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[0](n)  ; H9    ; 8A       ; 18           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[1]     ; G6    ; 8A       ; 8            ; 45           ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[1](n)  ; H6    ; 8A       ; 8            ; 45           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[2]     ; J7    ; 8A       ; 20           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[2](n)  ; J8    ; 8A       ; 20           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[3]     ; A8    ; 8A       ; 12           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[3](n)  ; A7    ; 8A       ; 12           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[4]     ; E9    ; 8A       ; 10           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[4](n)  ; D9    ; 8A       ; 10           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[5]     ; E10   ; 8A       ; 14           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; data_p_in[5](n)  ; F9    ; 8A       ; 14           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; frame_n_in       ; U1    ; 2A       ; 0            ; 19           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; frame_p_in       ; B10   ; 8A       ; 16           ; 45           ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; frame_p_in(n)    ; C9    ; 8A       ; 16           ; 45           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; rx_clk_n_in      ; R11   ; 3B       ; 25           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; rx_clk_p_in      ; H13   ; 7A       ; 38           ; 45           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_aclk       ; P9    ; 3B       ; 29           ; 0            ; 17           ; 1166                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[0]  ; N21   ; 5B       ; 54           ; 18           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[10] ; R14   ; 4A       ; 50           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[11] ; N9    ; 3B       ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[12] ; W16   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[13] ; AB6   ; 3B       ; 16           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[14] ; Y19   ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[15] ; T20   ; 5A       ; 54           ; 14           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[1]  ; P7    ; 3A       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[2]  ; AA8   ; 3B       ; 19           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[3]  ; R10   ; 3B       ; 25           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[4]  ; AB12  ; 4A       ; 33           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[5]  ; M9    ; 3B       ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[6]  ; R5    ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[7]  ; T15   ; 5A       ; 54           ; 15           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[8]  ; N19   ; 5B       ; 54           ; 19           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_araddr[9]  ; P18   ; 5A       ; 54           ; 17           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_aresetn    ; N16   ; 5B       ; 54           ; 18           ; 43           ; 1150                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_arprot[0]  ; N1    ; 2A       ; 0            ; 19           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_arprot[1]  ; AB13  ; 4A       ; 33           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_arprot[2]  ; V20   ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_arvalid    ; G18   ; 7A       ; 48           ; 45           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[0]  ; U8    ; 3A       ; 10           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[10] ; M18   ; 5B       ; 54           ; 19           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[11] ; U2    ; 2A       ; 0            ; 19           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[12] ; L1    ; 2A       ; 0            ; 20           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[13] ; V9    ; 3B       ; 16           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[14] ; AB5   ; 3B       ; 16           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[15] ; Y11   ; 3B       ; 29           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[1]  ; U20   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[2]  ; N8    ; 3B       ; 18           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[3]  ; J19   ; 7A       ; 48           ; 45           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[4]  ; C1    ; 2A       ; 0            ; 21           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[5]  ; A10   ; 8A       ; 18           ; 45           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[6]  ; Y16   ; 4A       ; 40           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[7]  ; A5    ; 8A       ; 16           ; 45           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[8]  ; R6    ; 3A       ; 10           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awaddr[9]  ; G1    ; 2A       ; 0            ; 21           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awprot[0]  ; T19   ; 5A       ; 54           ; 14           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awprot[1]  ; AA20  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awprot[2]  ; T18   ; 5A       ; 54           ; 14           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_awvalid    ; P19   ; 5A       ; 54           ; 17           ; 37           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_bready     ; G15   ; 7A       ; 43           ; 45           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_rready     ; G16   ; 7A       ; 50           ; 45           ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[0]   ; G8    ; 8A       ; 20           ; 45           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[10]  ; R12   ; 3B       ; 24           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[11]  ; T10   ; 3B       ; 23           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[12]  ; Y9    ; 3B       ; 23           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[13]  ; C13   ; 7A       ; 36           ; 45           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[14]  ; D12   ; 7A       ; 32           ; 45           ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[15]  ; L22   ; 5B       ; 54           ; 19           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[16]  ; E14   ; 7A       ; 40           ; 45           ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[17]  ; C11   ; 7A       ; 32           ; 45           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[18]  ; M21   ; 5B       ; 54           ; 20           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[19]  ; E12   ; 7A       ; 32           ; 45           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[1]   ; L17   ; 5B       ; 54           ; 20           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[20]  ; K7    ; 8A       ; 22           ; 45           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[21]  ; K22   ; 5B       ; 54           ; 21           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[22]  ; B11   ; 7A       ; 32           ; 45           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[23]  ; L7    ; 8A       ; 22           ; 45           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[24]  ; F10   ; 8A       ; 22           ; 45           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[25]  ; R9    ; 3B       ; 23           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[26]  ; P22   ; 5A       ; 54           ; 16           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[27]  ; H11   ; 7A       ; 34           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[28]  ; G11   ; 7A       ; 38           ; 45           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[29]  ; M8    ; 3B       ; 22           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[2]   ; G12   ; 7A       ; 34           ; 45           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[30]  ; G2    ; 2A       ; 0            ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[31]  ; U11   ; 3B       ; 24           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[3]   ; L19   ; 5B       ; 54           ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[4]   ; K21   ; 5B       ; 54           ; 21           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[5]   ; E2    ; 2A       ; 0            ; 20           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[6]   ; D13   ; 7A       ; 36           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[7]   ; L18   ; 5B       ; 54           ; 21           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[8]   ; Y3    ; 2A       ; 0            ; 18           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wdata[9]   ; P17   ; 5A       ; 54           ; 17           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wstrb[0]   ; AA22  ; 4A       ; 46           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wstrb[1]   ; T13   ; 4A       ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wstrb[2]   ; R15   ; 5A       ; 54           ; 15           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wstrb[3]   ; T7    ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; s_axi_wvalid     ; F12   ; 7A       ; 38           ; 45           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; tdd_sync         ; U7    ; 3A       ; 10           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; dac_sync_out    ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; enable          ; P8    ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[0]  ; N6    ; 3A       ; 11           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[10] ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[11] ; AA9   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[12] ; V21   ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[13] ; AA15  ; 4A       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[14] ; T22   ; 5A       ; 54           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[15] ; T17   ; 5A       ; 54           ; 14           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[1]  ; V18   ; 4A       ; 51           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[2]  ; Y15   ; 4A       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[3]  ; AB8   ; 3B       ; 19           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[4]  ; AA19  ; 4A       ; 44           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[5]  ; Y10   ; 3B       ; 23           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[6]  ; Y14   ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[7]  ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[8]  ; AA17  ; 4A       ; 43           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; im_data_out[9]  ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; l_clk_out       ; T14   ; 4A       ; 43           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[0]  ; C8    ; 8A       ; 10           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[10] ; E7    ; 8A       ; 8            ; 45           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[11] ; F7    ; 8A       ; 8            ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[12] ; C6    ; 8A       ; 12           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[13] ; D7    ; 8A       ; 10           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[14] ; G13   ; 7A       ; 38           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[15] ; G10   ; 8A       ; 22           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[1]  ; H8    ; 8A       ; 20           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[2]  ; B5    ; 8A       ; 16           ; 45           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[3]  ; D6    ; 8A       ; 12           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[4]  ; A12   ; 7A       ; 36           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[5]  ; A9    ; 8A       ; 18           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[6]  ; B7    ; 8A       ; 14           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[7]  ; C2    ; 2A       ; 0            ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[8]  ; B6    ; 8A       ; 14           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; re_data_out[9]  ; B12   ; 7A       ; 36           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rst_out         ; L8    ; 7A       ; 34           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_arready   ; C16   ; 7A       ; 52           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_awready   ; Y17   ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_bresp[0]  ; R7    ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_bresp[1]  ; U21   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_bvalid    ; K9    ; 7A       ; 34           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[0]  ; H18   ; 7A       ; 48           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[10] ; C15   ; 7A       ; 43           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[11] ; M22   ; 5B       ; 54           ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[12] ; F13   ; 7A       ; 40           ; 45           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[13] ; AB10  ; 3B       ; 25           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[14] ; H15   ; 7A       ; 44           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[15] ; J13   ; 7A       ; 42           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[16] ; H16   ; 7A       ; 44           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[17] ; B16   ; 7A       ; 52           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[18] ; K20   ; 7A       ; 52           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[19] ; J18   ; 7A       ; 48           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[1]  ; K17   ; 5B       ; 54           ; 20           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[20] ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[21] ; J17   ; 7A       ; 44           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[22] ; M7    ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[23] ; B15   ; 7A       ; 43           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[24] ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[25] ; E16   ; 7A       ; 50           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[26] ; E15   ; 7A       ; 46           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[27] ; K19   ; 7A       ; 52           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[28] ; A14   ; 7A       ; 46           ; 45           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[29] ; W9    ; 3A       ; 11           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[2]  ; B13   ; 7A       ; 42           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[30] ; H10   ; 7A       ; 40           ; 45           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[31] ; K16   ; 7A       ; 44           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[3]  ; A13   ; 7A       ; 42           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[4]  ; P12   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[5]  ; G17   ; 7A       ; 50           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[6]  ; A15   ; 7A       ; 46           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[7]  ; F14   ; 7A       ; 43           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[8]  ; D17   ; 7A       ; 50           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rdata[9]  ; H14   ; 7A       ; 42           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rresp[0]  ; V10   ; 3B       ; 16           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rresp[1]  ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_rvalid    ; F15   ; 7A       ; 46           ; 45           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; s_axi_wready    ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; tdd_sync_cntr   ; AA12  ; 3B       ; 29           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; txnrx           ; V16   ; 4A       ; 46           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 13 / 16 ( 81 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 27 / 32 ( 84 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 30 / 48 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 12 / 16 ( 75 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 15 / 16 ( 94 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 47 / 48 ( 98 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; s_axi_awaddr[7]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; data_p_in[3](n)                 ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A8       ; 271        ; 8A       ; data_p_in[3]                    ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; re_data_out[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; s_axi_awaddr[5]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; re_data_out[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A13      ; 230        ; 7A       ; s_axi_rdata[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A14      ; 218        ; 7A       ; s_axi_rdata[28]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A15      ; 216        ; 7A       ; s_axi_rdata[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; data_n_in[5]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; s_axi_araddr[2]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; im_data_out[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; tdd_sync_cntr                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; im_data_out[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; im_data_out[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; im_data_out[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; s_axi_awprot[1]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; s_axi_wstrb[0]                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; s_axi_awaddr[14]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB6      ; 74         ; 3B       ; s_axi_araddr[13]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; im_data_out[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; s_axi_rdata[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; dac_sync_in                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; s_axi_araddr[4]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; s_axi_arprot[1]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; s_axi_rdata[24]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; s_axi_rresp[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; s_axi_wready                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; dac_sync_out                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; re_data_out[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B6       ; 268        ; 8A       ; re_data_out[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; re_data_out[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; frame_p_in                      ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; s_axi_wdata[22]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B12      ; 240        ; 7A       ; re_data_out[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B13      ; 228        ; 7A       ; s_axi_rdata[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; s_axi_rdata[23]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B16      ; 204        ; 7A       ; s_axi_rdata[17]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; s_axi_awaddr[4]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C2       ; 18         ; 2A       ; re_data_out[7]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; re_data_out[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; re_data_out[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 265        ; 8A       ; frame_p_in(n)                   ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; s_axi_wdata[17]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; s_axi_wdata[13]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; s_axi_rdata[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C16      ; 206        ; 7A       ; s_axi_arready                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; data_n_in[4]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; re_data_out[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 276        ; 8A       ; re_data_out[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; data_p_in[4](n)                 ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; s_axi_wdata[14]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D13      ; 239        ; 7A       ; s_axi_wdata[6]                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; s_axi_rdata[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; s_axi_wdata[5]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; re_data_out[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; data_p_in[4]                    ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E10      ; 267        ; 8A       ; data_p_in[5]                    ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; s_axi_wdata[19]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; s_axi_wdata[16]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E15      ; 215        ; 7A       ; s_axi_rdata[26]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E16      ; 209        ; 7A       ; s_axi_rdata[25]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; re_data_out[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; data_p_in[5](n)                 ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 253        ; 8A       ; s_axi_wdata[24]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; s_axi_wvalid                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F13      ; 233        ; 7A       ; s_axi_rdata[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F14      ; 226        ; 7A       ; s_axi_rdata[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F15      ; 217        ; 7A       ; s_axi_rvalid                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; s_axi_awaddr[9]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G2       ; 19         ; 2A       ; s_axi_wdata[30]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; data_p_in[1]                    ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; s_axi_wdata[0]                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; re_data_out[15]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 236        ; 7A       ; s_axi_wdata[28]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G12      ; 245        ; 7A       ; s_axi_wdata[2]                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G13      ; 237        ; 7A       ; re_data_out[14]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; s_axi_bready                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G16      ; 210        ; 7A       ; s_axi_rready                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G17      ; 208        ; 7A       ; s_axi_rdata[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G18      ; 211        ; 7A       ; s_axi_arvalid                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; data_p_in[1](n)                 ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; re_data_out[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; data_p_in[0](n)                 ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H10      ; 234        ; 7A       ; s_axi_rdata[30]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H11      ; 243        ; 7A       ; s_axi_wdata[27]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; rx_clk_p_in                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H14      ; 227        ; 7A       ; s_axi_rdata[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H15      ; 221        ; 7A       ; s_axi_rdata[14]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ; 219        ; 7A       ; s_axi_rdata[16]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; s_axi_rdata[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; data_p_in[2]                    ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; data_p_in[2](n)                 ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; data_p_in[0]                    ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; s_axi_rdata[15]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; s_axi_rdata[21]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J18      ; 214        ; 7A       ; s_axi_rdata[19]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J19      ; 212        ; 7A       ; s_axi_awaddr[3]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; s_axi_wdata[20]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; s_axi_bvalid                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; s_axi_rdata[31]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K17      ; 178        ; 5B       ; s_axi_rdata[1]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; s_axi_rdata[27]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K20      ; 203        ; 7A       ; s_axi_rdata[18]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K21      ; 183        ; 5B       ; s_axi_wdata[4]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K22      ; 185        ; 5B       ; s_axi_wdata[21]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L1       ; 21         ; 2A       ; s_axi_awaddr[12]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; s_axi_wdata[23]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; rst_out                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; s_axi_wdata[1]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; s_axi_wdata[7]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L19      ; 182        ; 5B       ; s_axi_wdata[3]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; s_axi_wdata[15]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; s_axi_rdata[22]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M8       ; 86         ; 3B       ; s_axi_wdata[29]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M9       ; 88         ; 3B       ; s_axi_araddr[5]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; clk_in                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; s_axi_awaddr[10]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; data_n_in[1]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M21      ; 181        ; 5B       ; s_axi_wdata[18]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M22      ; 175        ; 5B       ; s_axi_rdata[11]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 24         ; 2A       ; s_axi_arprot[0]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; im_data_out[7]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; im_data_out[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; s_axi_awaddr[2]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N9       ; 104        ; 3B       ; s_axi_araddr[11]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; s_axi_aresetn                   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; s_axi_araddr[8]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; s_axi_araddr[0]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; s_axi_araddr[1]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P8       ; 78         ; 3B       ; enable                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; s_axi_aclk                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; s_axi_rdata[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; s_axi_wdata[9]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P18      ; 168        ; 5A       ; s_axi_araddr[9]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P19      ; 166        ; 5A       ; s_axi_awvalid                   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; s_axi_wdata[26]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; s_axi_araddr[6]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R6       ; 58         ; 3A       ; s_axi_awaddr[8]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R7       ; 71         ; 3A       ; s_axi_bresp[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; s_axi_wdata[25]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R10      ; 99         ; 3B       ; s_axi_araddr[3]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; rx_clk_n_in                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; s_axi_wdata[10]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; s_axi_araddr[10]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R15      ; 161        ; 5A       ; s_axi_wstrb[2]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; data_n_in[2]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; s_axi_wstrb[3]                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; data_n_in[0]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; s_axi_wdata[11]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; s_axi_wstrb[1]                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ; 126        ; 4A       ; l_clk_out                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T15      ; 159        ; 5A       ; s_axi_araddr[7]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; im_data_out[15]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T18      ; 155        ; 5A       ; s_axi_awprot[2]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; s_axi_awprot[0]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 156        ; 5A       ; s_axi_araddr[15]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; im_data_out[14]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ; 25         ; 2A       ; frame_n_in                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; s_axi_awaddr[11]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; tdd_sync                        ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; s_axi_awaddr[0]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; s_axi_wdata[31]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; s_axi_awaddr[1]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U21      ; 151        ; 4A       ; s_axi_bresp[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; s_axi_awaddr[13]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V10      ; 77         ; 3B       ; s_axi_rresp[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; txnrx                           ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; im_data_out[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V19      ; 147        ; 4A       ; data_n_in[3]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V20      ; 131        ; 4A       ; s_axi_arprot[2]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V21      ; 148        ; 4A       ; im_data_out[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; s_axi_rdata[29]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; s_axi_araddr[12]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; im_data_out[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; s_axi_wdata[8]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; s_axi_wdata[12]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; im_data_out[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; s_axi_awaddr[15]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; im_data_out[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; im_data_out[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y16      ; 123        ; 4A       ; s_axi_awaddr[6]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; s_axi_awready                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; s_axi_araddr[14]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; im_data_out[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; s_axi_rdata[20]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Differential I/O Receiver                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                         ; Clock0                                                                                                                                                                                                       ; Enable0                                                                                                                                                                                                     ; Data Width ; Data Pin     ; Data Rate  ; Source LVDS PLL                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd14~O_LVDSMODEEN ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; frame_p_in   ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd2~O_LVDSMODEEN  ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; data_p_in[0] ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd4~O_LVDSMODEEN  ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; data_p_in[1] ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd6~O_LVDSMODEEN  ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; data_p_in[2] ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd8~O_LVDSMODEEN  ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; data_p_in[3] ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd10~O_LVDSMODEEN ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; data_p_in[4] ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd12~O_LVDSMODEEN ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LVDSCLK ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; 4          ; data_p_in[5] ; 500.0 Mbps ; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LVDS Receiver Package Skew Compensation                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+-------------------------------------+
; Name                                                                                                                                                                                                        ; Pin          ; Recommended Trace Delay Addition ; Estimated Sampling Window Reduction ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+-------------------------------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd13~O_LVDSMODEEN                ; frame_p_in   ; 91ps                             ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd1~O_LVDSMODEEN                 ; data_p_in[0] ; 85ps                             ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd3~O_LVDSMODEEN                 ; data_p_in[1] ; 53ps                             ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd5~O_LVDSMODEEN                 ; data_p_in[2] ; 77ps                             ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd7~O_LVDSMODEEN                 ; data_p_in[3] ; 94ps                             ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd9~O_LVDSMODEEN                 ; data_p_in[4] ; 120ps                            ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd11~O_LVDSMODEEN                ; data_p_in[5] ; 129ps                            ;                                     ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT_O_LOADEN ; rx_clk_p_in  ; 142ps                            ;                                     ;
;                                                                                                                                                                                                             ;              ;                                  ; 89ps                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+-------------------------------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; rx_clk_n_in      ; Incomplete set of assignments ;
; frame_n_in       ; Incomplete set of assignments ;
; data_n_in[0]     ; Incomplete set of assignments ;
; data_n_in[1]     ; Incomplete set of assignments ;
; data_n_in[2]     ; Incomplete set of assignments ;
; data_n_in[3]     ; Incomplete set of assignments ;
; data_n_in[4]     ; Incomplete set of assignments ;
; data_n_in[5]     ; Incomplete set of assignments ;
; enable           ; Incomplete set of assignments ;
; txnrx            ; Incomplete set of assignments ;
; dac_sync_in      ; Incomplete set of assignments ;
; dac_sync_out     ; Incomplete set of assignments ;
; tdd_sync         ; Incomplete set of assignments ;
; tdd_sync_cntr    ; Incomplete set of assignments ;
; s_axi_awaddr[0]  ; Incomplete set of assignments ;
; s_axi_awaddr[1]  ; Incomplete set of assignments ;
; s_axi_awprot[0]  ; Incomplete set of assignments ;
; s_axi_awprot[1]  ; Incomplete set of assignments ;
; s_axi_awprot[2]  ; Incomplete set of assignments ;
; s_axi_awready    ; Incomplete set of assignments ;
; s_axi_wstrb[0]   ; Incomplete set of assignments ;
; s_axi_wstrb[1]   ; Incomplete set of assignments ;
; s_axi_wstrb[2]   ; Incomplete set of assignments ;
; s_axi_wstrb[3]   ; Incomplete set of assignments ;
; s_axi_wready     ; Incomplete set of assignments ;
; s_axi_bvalid     ; Incomplete set of assignments ;
; s_axi_bresp[0]   ; Incomplete set of assignments ;
; s_axi_bresp[1]   ; Incomplete set of assignments ;
; s_axi_araddr[0]  ; Incomplete set of assignments ;
; s_axi_araddr[1]  ; Incomplete set of assignments ;
; s_axi_araddr[2]  ; Incomplete set of assignments ;
; s_axi_araddr[3]  ; Incomplete set of assignments ;
; s_axi_araddr[4]  ; Incomplete set of assignments ;
; s_axi_araddr[5]  ; Incomplete set of assignments ;
; s_axi_araddr[6]  ; Incomplete set of assignments ;
; s_axi_araddr[7]  ; Incomplete set of assignments ;
; s_axi_araddr[8]  ; Incomplete set of assignments ;
; s_axi_araddr[9]  ; Incomplete set of assignments ;
; s_axi_araddr[10] ; Incomplete set of assignments ;
; s_axi_araddr[11] ; Incomplete set of assignments ;
; s_axi_araddr[12] ; Incomplete set of assignments ;
; s_axi_araddr[13] ; Incomplete set of assignments ;
; s_axi_araddr[14] ; Incomplete set of assignments ;
; s_axi_araddr[15] ; Incomplete set of assignments ;
; s_axi_arprot[0]  ; Incomplete set of assignments ;
; s_axi_arprot[1]  ; Incomplete set of assignments ;
; s_axi_arprot[2]  ; Incomplete set of assignments ;
; s_axi_arready    ; Incomplete set of assignments ;
; s_axi_rvalid     ; Incomplete set of assignments ;
; s_axi_rdata[0]   ; Incomplete set of assignments ;
; s_axi_rdata[1]   ; Incomplete set of assignments ;
; s_axi_rdata[2]   ; Incomplete set of assignments ;
; s_axi_rdata[3]   ; Incomplete set of assignments ;
; s_axi_rdata[4]   ; Incomplete set of assignments ;
; s_axi_rdata[5]   ; Incomplete set of assignments ;
; s_axi_rdata[6]   ; Incomplete set of assignments ;
; s_axi_rdata[7]   ; Incomplete set of assignments ;
; s_axi_rdata[8]   ; Incomplete set of assignments ;
; s_axi_rdata[9]   ; Incomplete set of assignments ;
; s_axi_rdata[10]  ; Incomplete set of assignments ;
; s_axi_rdata[11]  ; Incomplete set of assignments ;
; s_axi_rdata[12]  ; Incomplete set of assignments ;
; s_axi_rdata[13]  ; Incomplete set of assignments ;
; s_axi_rdata[14]  ; Incomplete set of assignments ;
; s_axi_rdata[15]  ; Incomplete set of assignments ;
; s_axi_rdata[16]  ; Incomplete set of assignments ;
; s_axi_rdata[17]  ; Incomplete set of assignments ;
; s_axi_rdata[18]  ; Incomplete set of assignments ;
; s_axi_rdata[19]  ; Incomplete set of assignments ;
; s_axi_rdata[20]  ; Incomplete set of assignments ;
; s_axi_rdata[21]  ; Incomplete set of assignments ;
; s_axi_rdata[22]  ; Incomplete set of assignments ;
; s_axi_rdata[23]  ; Incomplete set of assignments ;
; s_axi_rdata[24]  ; Incomplete set of assignments ;
; s_axi_rdata[25]  ; Incomplete set of assignments ;
; s_axi_rdata[26]  ; Incomplete set of assignments ;
; s_axi_rdata[27]  ; Incomplete set of assignments ;
; s_axi_rdata[28]  ; Incomplete set of assignments ;
; s_axi_rdata[29]  ; Incomplete set of assignments ;
; s_axi_rdata[30]  ; Incomplete set of assignments ;
; s_axi_rdata[31]  ; Incomplete set of assignments ;
; s_axi_rresp[0]   ; Incomplete set of assignments ;
; s_axi_rresp[1]   ; Incomplete set of assignments ;
; l_clk_out        ; Incomplete set of assignments ;
; rst_out          ; Incomplete set of assignments ;
; re_data_out[0]   ; Incomplete set of assignments ;
; re_data_out[1]   ; Incomplete set of assignments ;
; re_data_out[2]   ; Incomplete set of assignments ;
; re_data_out[3]   ; Incomplete set of assignments ;
; re_data_out[4]   ; Incomplete set of assignments ;
; re_data_out[5]   ; Incomplete set of assignments ;
; re_data_out[6]   ; Incomplete set of assignments ;
; re_data_out[7]   ; Incomplete set of assignments ;
; re_data_out[8]   ; Incomplete set of assignments ;
; re_data_out[9]   ; Incomplete set of assignments ;
; re_data_out[10]  ; Incomplete set of assignments ;
; re_data_out[11]  ; Incomplete set of assignments ;
; re_data_out[12]  ; Incomplete set of assignments ;
; re_data_out[13]  ; Incomplete set of assignments ;
; re_data_out[14]  ; Incomplete set of assignments ;
; re_data_out[15]  ; Incomplete set of assignments ;
; im_data_out[0]   ; Incomplete set of assignments ;
; im_data_out[1]   ; Incomplete set of assignments ;
; im_data_out[2]   ; Incomplete set of assignments ;
; im_data_out[3]   ; Incomplete set of assignments ;
; im_data_out[4]   ; Incomplete set of assignments ;
; im_data_out[5]   ; Incomplete set of assignments ;
; im_data_out[6]   ; Incomplete set of assignments ;
; im_data_out[7]   ; Incomplete set of assignments ;
; im_data_out[8]   ; Incomplete set of assignments ;
; im_data_out[9]   ; Incomplete set of assignments ;
; im_data_out[10]  ; Incomplete set of assignments ;
; im_data_out[11]  ; Incomplete set of assignments ;
; im_data_out[12]  ; Incomplete set of assignments ;
; im_data_out[13]  ; Incomplete set of assignments ;
; im_data_out[14]  ; Incomplete set of assignments ;
; im_data_out[15]  ; Incomplete set of assignments ;
; s_axi_aclk       ; Incomplete set of assignments ;
; s_axi_aresetn    ; Incomplete set of assignments ;
; s_axi_bready     ; Incomplete set of assignments ;
; s_axi_rready     ; Incomplete set of assignments ;
; clk_in           ; Incomplete set of assignments ;
; rx_clk_p_in      ; Incomplete set of assignments ;
; s_axi_awvalid    ; Incomplete set of assignments ;
; s_axi_wvalid     ; Incomplete set of assignments ;
; s_axi_arvalid    ; Incomplete set of assignments ;
; s_axi_awaddr[15] ; Incomplete set of assignments ;
; s_axi_awaddr[11] ; Incomplete set of assignments ;
; s_axi_awaddr[10] ; Incomplete set of assignments ;
; s_axi_awaddr[14] ; Incomplete set of assignments ;
; s_axi_awaddr[12] ; Incomplete set of assignments ;
; s_axi_awaddr[13] ; Incomplete set of assignments ;
; s_axi_awaddr[4]  ; Incomplete set of assignments ;
; s_axi_awaddr[3]  ; Incomplete set of assignments ;
; s_axi_awaddr[2]  ; Incomplete set of assignments ;
; s_axi_awaddr[5]  ; Incomplete set of assignments ;
; s_axi_awaddr[9]  ; Incomplete set of assignments ;
; s_axi_awaddr[6]  ; Incomplete set of assignments ;
; s_axi_awaddr[7]  ; Incomplete set of assignments ;
; s_axi_awaddr[8]  ; Incomplete set of assignments ;
; s_axi_wdata[0]   ; Incomplete set of assignments ;
; s_axi_wdata[9]   ; Incomplete set of assignments ;
; s_axi_wdata[5]   ; Incomplete set of assignments ;
; s_axi_wdata[16]  ; Incomplete set of assignments ;
; s_axi_wdata[17]  ; Incomplete set of assignments ;
; s_axi_wdata[18]  ; Incomplete set of assignments ;
; s_axi_wdata[19]  ; Incomplete set of assignments ;
; s_axi_wdata[20]  ; Incomplete set of assignments ;
; s_axi_wdata[21]  ; Incomplete set of assignments ;
; s_axi_wdata[22]  ; Incomplete set of assignments ;
; s_axi_wdata[23]  ; Incomplete set of assignments ;
; s_axi_wdata[24]  ; Incomplete set of assignments ;
; s_axi_wdata[25]  ; Incomplete set of assignments ;
; s_axi_wdata[26]  ; Incomplete set of assignments ;
; s_axi_wdata[27]  ; Incomplete set of assignments ;
; s_axi_wdata[28]  ; Incomplete set of assignments ;
; s_axi_wdata[29]  ; Incomplete set of assignments ;
; s_axi_wdata[30]  ; Incomplete set of assignments ;
; s_axi_wdata[31]  ; Incomplete set of assignments ;
; frame_p_in       ; Incomplete set of assignments ;
; s_axi_wdata[15]  ; Incomplete set of assignments ;
; s_axi_wdata[1]   ; Incomplete set of assignments ;
; s_axi_wdata[2]   ; Incomplete set of assignments ;
; s_axi_wdata[3]   ; Incomplete set of assignments ;
; s_axi_wdata[4]   ; Incomplete set of assignments ;
; s_axi_wdata[6]   ; Incomplete set of assignments ;
; s_axi_wdata[7]   ; Incomplete set of assignments ;
; s_axi_wdata[8]   ; Incomplete set of assignments ;
; s_axi_wdata[10]  ; Incomplete set of assignments ;
; s_axi_wdata[11]  ; Incomplete set of assignments ;
; s_axi_wdata[12]  ; Incomplete set of assignments ;
; s_axi_wdata[13]  ; Incomplete set of assignments ;
; s_axi_wdata[14]  ; Incomplete set of assignments ;
; data_p_in[0]     ; Incomplete set of assignments ;
; data_p_in[1]     ; Incomplete set of assignments ;
; data_p_in[2]     ; Incomplete set of assignments ;
; data_p_in[3]     ; Incomplete set of assignments ;
; data_p_in[4]     ; Incomplete set of assignments ;
; data_p_in[5]     ; Incomplete set of assignments ;
; rx_clk_n_in      ; Missing location assignment   ;
; frame_n_in       ; Missing location assignment   ;
; data_n_in[0]     ; Missing location assignment   ;
; data_n_in[1]     ; Missing location assignment   ;
; data_n_in[2]     ; Missing location assignment   ;
; data_n_in[3]     ; Missing location assignment   ;
; data_n_in[4]     ; Missing location assignment   ;
; data_n_in[5]     ; Missing location assignment   ;
; enable           ; Missing location assignment   ;
; txnrx            ; Missing location assignment   ;
; dac_sync_in      ; Missing location assignment   ;
; dac_sync_out     ; Missing location assignment   ;
; tdd_sync         ; Missing location assignment   ;
; tdd_sync_cntr    ; Missing location assignment   ;
; s_axi_awaddr[0]  ; Missing location assignment   ;
; s_axi_awaddr[1]  ; Missing location assignment   ;
; s_axi_awprot[0]  ; Missing location assignment   ;
; s_axi_awprot[1]  ; Missing location assignment   ;
; s_axi_awprot[2]  ; Missing location assignment   ;
; s_axi_awready    ; Missing location assignment   ;
; s_axi_wstrb[0]   ; Missing location assignment   ;
; s_axi_wstrb[1]   ; Missing location assignment   ;
; s_axi_wstrb[2]   ; Missing location assignment   ;
; s_axi_wstrb[3]   ; Missing location assignment   ;
; s_axi_wready     ; Missing location assignment   ;
; s_axi_bvalid     ; Missing location assignment   ;
; s_axi_bresp[0]   ; Missing location assignment   ;
; s_axi_bresp[1]   ; Missing location assignment   ;
; s_axi_araddr[0]  ; Missing location assignment   ;
; s_axi_araddr[1]  ; Missing location assignment   ;
; s_axi_araddr[2]  ; Missing location assignment   ;
; s_axi_araddr[3]  ; Missing location assignment   ;
; s_axi_araddr[4]  ; Missing location assignment   ;
; s_axi_araddr[5]  ; Missing location assignment   ;
; s_axi_araddr[6]  ; Missing location assignment   ;
; s_axi_araddr[7]  ; Missing location assignment   ;
; s_axi_araddr[8]  ; Missing location assignment   ;
; s_axi_araddr[9]  ; Missing location assignment   ;
; s_axi_araddr[10] ; Missing location assignment   ;
; s_axi_araddr[11] ; Missing location assignment   ;
; s_axi_araddr[12] ; Missing location assignment   ;
; s_axi_araddr[13] ; Missing location assignment   ;
; s_axi_araddr[14] ; Missing location assignment   ;
; s_axi_araddr[15] ; Missing location assignment   ;
; s_axi_arprot[0]  ; Missing location assignment   ;
; s_axi_arprot[1]  ; Missing location assignment   ;
; s_axi_arprot[2]  ; Missing location assignment   ;
; s_axi_arready    ; Missing location assignment   ;
; s_axi_rvalid     ; Missing location assignment   ;
; s_axi_rdata[0]   ; Missing location assignment   ;
; s_axi_rdata[1]   ; Missing location assignment   ;
; s_axi_rdata[2]   ; Missing location assignment   ;
; s_axi_rdata[3]   ; Missing location assignment   ;
; s_axi_rdata[4]   ; Missing location assignment   ;
; s_axi_rdata[5]   ; Missing location assignment   ;
; s_axi_rdata[6]   ; Missing location assignment   ;
; s_axi_rdata[7]   ; Missing location assignment   ;
; s_axi_rdata[8]   ; Missing location assignment   ;
; s_axi_rdata[9]   ; Missing location assignment   ;
; s_axi_rdata[10]  ; Missing location assignment   ;
; s_axi_rdata[11]  ; Missing location assignment   ;
; s_axi_rdata[12]  ; Missing location assignment   ;
; s_axi_rdata[13]  ; Missing location assignment   ;
; s_axi_rdata[14]  ; Missing location assignment   ;
; s_axi_rdata[15]  ; Missing location assignment   ;
; s_axi_rdata[16]  ; Missing location assignment   ;
; s_axi_rdata[17]  ; Missing location assignment   ;
; s_axi_rdata[18]  ; Missing location assignment   ;
; s_axi_rdata[19]  ; Missing location assignment   ;
; s_axi_rdata[20]  ; Missing location assignment   ;
; s_axi_rdata[21]  ; Missing location assignment   ;
; s_axi_rdata[22]  ; Missing location assignment   ;
; s_axi_rdata[23]  ; Missing location assignment   ;
; s_axi_rdata[24]  ; Missing location assignment   ;
; s_axi_rdata[25]  ; Missing location assignment   ;
; s_axi_rdata[26]  ; Missing location assignment   ;
; s_axi_rdata[27]  ; Missing location assignment   ;
; s_axi_rdata[28]  ; Missing location assignment   ;
; s_axi_rdata[29]  ; Missing location assignment   ;
; s_axi_rdata[30]  ; Missing location assignment   ;
; s_axi_rdata[31]  ; Missing location assignment   ;
; s_axi_rresp[0]   ; Missing location assignment   ;
; s_axi_rresp[1]   ; Missing location assignment   ;
; l_clk_out        ; Missing location assignment   ;
; rst_out          ; Missing location assignment   ;
; re_data_out[0]   ; Missing location assignment   ;
; re_data_out[1]   ; Missing location assignment   ;
; re_data_out[2]   ; Missing location assignment   ;
; re_data_out[3]   ; Missing location assignment   ;
; re_data_out[4]   ; Missing location assignment   ;
; re_data_out[5]   ; Missing location assignment   ;
; re_data_out[6]   ; Missing location assignment   ;
; re_data_out[7]   ; Missing location assignment   ;
; re_data_out[8]   ; Missing location assignment   ;
; re_data_out[9]   ; Missing location assignment   ;
; re_data_out[10]  ; Missing location assignment   ;
; re_data_out[11]  ; Missing location assignment   ;
; re_data_out[12]  ; Missing location assignment   ;
; re_data_out[13]  ; Missing location assignment   ;
; re_data_out[14]  ; Missing location assignment   ;
; re_data_out[15]  ; Missing location assignment   ;
; im_data_out[0]   ; Missing location assignment   ;
; im_data_out[1]   ; Missing location assignment   ;
; im_data_out[2]   ; Missing location assignment   ;
; im_data_out[3]   ; Missing location assignment   ;
; im_data_out[4]   ; Missing location assignment   ;
; im_data_out[5]   ; Missing location assignment   ;
; im_data_out[6]   ; Missing location assignment   ;
; im_data_out[7]   ; Missing location assignment   ;
; im_data_out[8]   ; Missing location assignment   ;
; im_data_out[9]   ; Missing location assignment   ;
; im_data_out[10]  ; Missing location assignment   ;
; im_data_out[11]  ; Missing location assignment   ;
; im_data_out[12]  ; Missing location assignment   ;
; im_data_out[13]  ; Missing location assignment   ;
; im_data_out[14]  ; Missing location assignment   ;
; im_data_out[15]  ; Missing location assignment   ;
; s_axi_aclk       ; Missing location assignment   ;
; s_axi_aresetn    ; Missing location assignment   ;
; s_axi_bready     ; Missing location assignment   ;
; s_axi_rready     ; Missing location assignment   ;
; clk_in           ; Missing location assignment   ;
; rx_clk_p_in      ; Missing location assignment   ;
; s_axi_awvalid    ; Missing location assignment   ;
; s_axi_wvalid     ; Missing location assignment   ;
; s_axi_arvalid    ; Missing location assignment   ;
; s_axi_awaddr[15] ; Missing location assignment   ;
; s_axi_awaddr[11] ; Missing location assignment   ;
; s_axi_awaddr[10] ; Missing location assignment   ;
; s_axi_awaddr[14] ; Missing location assignment   ;
; s_axi_awaddr[12] ; Missing location assignment   ;
; s_axi_awaddr[13] ; Missing location assignment   ;
; s_axi_awaddr[4]  ; Missing location assignment   ;
; s_axi_awaddr[3]  ; Missing location assignment   ;
; s_axi_awaddr[2]  ; Missing location assignment   ;
; s_axi_awaddr[5]  ; Missing location assignment   ;
; s_axi_awaddr[9]  ; Missing location assignment   ;
; s_axi_awaddr[6]  ; Missing location assignment   ;
; s_axi_awaddr[7]  ; Missing location assignment   ;
; s_axi_awaddr[8]  ; Missing location assignment   ;
; s_axi_wdata[0]   ; Missing location assignment   ;
; s_axi_wdata[9]   ; Missing location assignment   ;
; s_axi_wdata[5]   ; Missing location assignment   ;
; s_axi_wdata[16]  ; Missing location assignment   ;
; s_axi_wdata[17]  ; Missing location assignment   ;
; s_axi_wdata[18]  ; Missing location assignment   ;
; s_axi_wdata[19]  ; Missing location assignment   ;
; s_axi_wdata[20]  ; Missing location assignment   ;
; s_axi_wdata[21]  ; Missing location assignment   ;
; s_axi_wdata[22]  ; Missing location assignment   ;
; s_axi_wdata[23]  ; Missing location assignment   ;
; s_axi_wdata[24]  ; Missing location assignment   ;
; s_axi_wdata[25]  ; Missing location assignment   ;
; s_axi_wdata[26]  ; Missing location assignment   ;
; s_axi_wdata[27]  ; Missing location assignment   ;
; s_axi_wdata[28]  ; Missing location assignment   ;
; s_axi_wdata[29]  ; Missing location assignment   ;
; s_axi_wdata[30]  ; Missing location assignment   ;
; s_axi_wdata[31]  ; Missing location assignment   ;
; frame_p_in       ; Missing location assignment   ;
; s_axi_wdata[15]  ; Missing location assignment   ;
; s_axi_wdata[1]   ; Missing location assignment   ;
; s_axi_wdata[2]   ; Missing location assignment   ;
; s_axi_wdata[3]   ; Missing location assignment   ;
; s_axi_wdata[4]   ; Missing location assignment   ;
; s_axi_wdata[6]   ; Missing location assignment   ;
; s_axi_wdata[7]   ; Missing location assignment   ;
; s_axi_wdata[8]   ; Missing location assignment   ;
; s_axi_wdata[10]  ; Missing location assignment   ;
; s_axi_wdata[11]  ; Missing location assignment   ;
; s_axi_wdata[12]  ; Missing location assignment   ;
; s_axi_wdata[13]  ; Missing location assignment   ;
; s_axi_wdata[14]  ; Missing location assignment   ;
; data_p_in[0]     ; Missing location assignment   ;
; data_p_in[1]     ; Missing location assignment   ;
; data_p_in[2]     ; Missing location assignment   ;
; data_p_in[3]     ; Missing location assignment   ;
; data_p_in[4]     ; Missing location assignment   ;
; data_p_in[5]     ; Missing location assignment   ;
+------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                                                                                                                                                   ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL                ;                             ;
;     -- PLL Type                                                                                                                                                                                                   ; Integer PLL                 ;
;     -- PLL Location                                                                                                                                                                                               ; FRACTIONALPLL_X0_Y38_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                    ; none                        ;
;     -- PLL Bandwidth                                                                                                                                                                                              ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                    ; 2000000 to 1500000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                                                  ; 250.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                 ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                                                                                                          ; 500.0 MHz                   ;
;     -- PLL Operation Mode                                                                                                                                                                                         ; LVDS                        ;
;     -- PLL Freq Min Lock                                                                                                                                                                                          ; 150.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                          ; 325.000000 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                 ; On                          ;
;     -- PLL Fractional Division                                                                                                                                                                                    ; N/A                         ;
;     -- M Counter                                                                                                                                                                                                  ; 4                           ;
;     -- N Counter                                                                                                                                                                                                  ; 2                           ;
;     -- PLL Refclk Select                                                                                                                                                                                          ;                             ;
;             -- PLL Refclk Select Location                                                                                                                                                                         ; PLLREFCLKSELECT_X0_Y44_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                 ; clk_2                       ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                 ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                                                                                                                    ; N/A                         ;
;             -- CORECLKIN source                                                                                                                                                                                   ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                 ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                                                                                                  ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                                                                                                   ; N/A                         ;
;             -- CLKIN(0) source                                                                                                                                                                                    ; N/A                         ;
;             -- CLKIN(1) source                                                                                                                                                                                    ; N/A                         ;
;             -- CLKIN(2) source                                                                                                                                                                                    ; rx_clk_p_in~input           ;
;             -- CLKIN(3) source                                                                                                                                                                                    ; N/A                         ;
;     -- PLL Output Counter                                                                                                                                                                                         ;                             ;
;         -- axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                                                                                             ; 125.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y37_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                             ; Off                         ;
;             -- Duty Cycle                                                                                                                                                                                         ; 50.0000                     ;
;             -- Phase Shift                                                                                                                                                                                        ; 315.000000 degrees          ;
;             -- C Counter                                                                                                                                                                                          ; 4                           ;
;             -- C Counter PH Mux PRST                                                                                                                                                                              ; 4                           ;
;             -- C Counter PRST                                                                                                                                                                                     ; 4                           ;
;         -- axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_OUTPUT_COUNTER  ;                             ;
;             -- Output Clock Frequency                                                                                                                                                                             ; 125.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y44_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                             ; Off                         ;
;             -- Duty Cycle                                                                                                                                                                                         ; 25.0000                     ;
;             -- Phase Shift                                                                                                                                                                                        ; 180.000000 degrees          ;
;             -- C Counter                                                                                                                                                                                          ; 4                           ;
;             -- C Counter PH Mux PRST                                                                                                                                                                              ; 0                           ;
;             -- C Counter PRST                                                                                                                                                                                     ; 3                           ;
;         -- axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_fclk~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                                                                                             ; 500.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y45_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                             ; Off                         ;
;             -- Duty Cycle                                                                                                                                                                                         ; 50.0000                     ;
;             -- Phase Shift                                                                                                                                                                                        ; 180.000000 degrees          ;
;             -- C Counter                                                                                                                                                                                          ; 1                           ;
;             -- C Counter PH Mux PRST                                                                                                                                                                              ; 4                           ;
;             -- C Counter PRST                                                                                                                                                                                     ; 1                           ;
;                                                                                                                                                                                                                   ;                             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk~FRACTIONAL_PLL                ;                             ;
;     -- PLL Type                                                                                                                                                                                                   ; Integer PLL                 ;
;     -- PLL Location                                                                                                                                                                                               ; FRACTIONALPLL_X54_Y38_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                    ; none                        ;
;     -- PLL Bandwidth                                                                                                                                                                                              ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                    ; 3000000 to 3000000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                                                  ; 250.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                 ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                                                                                                          ; 375.0 MHz                   ;
;     -- PLL Operation Mode                                                                                                                                                                                         ; LVDS                        ;
;     -- PLL Freq Min Lock                                                                                                                                                                                          ; 200.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                          ; 433.333333 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                 ; On                          ;
;     -- PLL Fractional Division                                                                                                                                                                                    ; N/A                         ;
;     -- M Counter                                                                                                                                                                                                  ; 3                           ;
;     -- N Counter                                                                                                                                                                                                  ; 2                           ;
;     -- PLL Refclk Select                                                                                                                                                                                          ;                             ;
;             -- PLL Refclk Select Location                                                                                                                                                                         ; PLLREFCLKSELECT_X54_Y44_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                 ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                 ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                                                                                                                    ; N/A                         ;
;             -- CORECLKIN source                                                                                                                                                                                   ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                 ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                                                                                                  ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                                                                                                   ; N/A                         ;
;             -- CLKIN(0) source                                                                                                                                                                                    ; rx_clk_p_in~input           ;
;             -- CLKIN(1) source                                                                                                                                                                                    ; N/A                         ;
;             -- CLKIN(2) source                                                                                                                                                                                    ; N/A                         ;
;             -- CLKIN(3) source                                                                                                                                                                                    ; N/A                         ;
;     -- PLL Output Counter                                                                                                                                                                                         ;                             ;
;         -- axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_sclk~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                                                                                             ; 125.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X54_Y42_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                             ; On                          ;
;             -- Duty Cycle                                                                                                                                                                                         ; 50.0000                     ;
;             -- Phase Shift                                                                                                                                                                                        ; 315.000000 degrees          ;
;             -- C Counter                                                                                                                                                                                          ; 3                           ;
;             -- C Counter PH Mux PRST                                                                                                                                                                              ; 5                           ;
;             -- C Counter PRST                                                                                                                                                                                     ; 3                           ;
;                                                                                                                                                                                                                   ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                             ; Entity Name                         ; Library Name ;
+-------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |spin_sensor_top                                                        ; 1734.5 (4.5)         ; 2406.0 (8.5)                     ; 674.5 (4.0)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 2610 (1)            ; 4641 (16)                 ; 4 (4)         ; 186               ; 2     ; 7          ; 186  ; 0            ; |spin_sensor_top                                                                                                                                                                                                                                ; spin_sensor_top                     ; work         ;
;    |axi_ad9361:if_axi_ad9361|                                           ; 1730.0 (1.6)         ; 2397.5 (8.8)                     ; 670.5 (7.2)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 2609 (2)            ; 4625 (19)                 ; 0 (0)         ; 186               ; 2     ; 7          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361                                                                                                                                                                                                       ; axi_ad9361                          ; work         ;
;       |axi_ad9361_lvds_if:i_dev_if|                                     ; 71.2 (63.3)          ; 84.7 (74.6)                      ; 13.5 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (95)             ; 106 (77)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if                                                                                                                                                                           ; axi_ad9361_lvds_if                  ; work         ;
;          |axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|                ; 7.8 (0.5)            ; 10.0 (1.0)                       ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 29 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5                                                                                                                             ; axi_ad9361_lvds_if_c5               ; work         ;
;             |altddio_out:i_altddio_enable|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altddio_out:i_altddio_enable                                                                                                ; altddio_out                         ; work         ;
;                |ddio_out_b2j:auto_generated|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altddio_out:i_altddio_enable|ddio_out_b2j:auto_generated                                                                    ; ddio_out_b2j                        ; work         ;
;             |altddio_out:i_altddio_txnrx|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altddio_out:i_altddio_txnrx                                                                                                 ; altddio_out                         ; work         ;
;                |ddio_out_b2j:auto_generated|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altddio_out:i_altddio_txnrx|ddio_out_b2j:auto_generated                                                                     ; ddio_out_b2j                        ; work         ;
;             |altlvds_rx:i_altlvds_rx|                                   ; 7.3 (0.0)            ; 9.0 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx                                                                                                     ; altlvds_rx                          ; work         ;
;                |axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|        ; 7.3 (7.3)            ; 9.0 (9.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated                                                     ; axi_ad9361_lvds_if_c5_rx_lvds_rx    ; work         ;
;                   |axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf ; axi_ad9361_lvds_if_c5_rx_altclkctrl ; work         ;
;             |altlvds_tx:i_altlvds_tx|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx                                                                                                     ; altlvds_tx                          ; work         ;
;                |axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated                                                     ; axi_ad9361_lvds_if_c5_tx_lvds_tx    ; work         ;
;                   |axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf|     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf     ; axi_ad9361_lvds_if_c5_tx_altclkctrl ; work         ;
;       |axi_ad9361_rx:i_rx|                                              ; 148.2 (1.0)          ; 254.4 (1.5)                      ; 107.0 (0.5)                                       ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 558 (2)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx                                                                                                                                                                                    ; axi_ad9361_rx                       ; work         ;
;          |axi_ad9361_rx_channel:i_rx_channel_0|                         ; 95.5 (0.3)           ; 170.2 (0.3)                      ; 74.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (1)              ; 371 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0                                                                                                                                               ; axi_ad9361_rx_channel               ; work         ;
;             |ad_datafmt:i_ad_datafmt|                                   ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_datafmt:i_ad_datafmt                                                                                                                       ; ad_datafmt                          ; work         ;
;             |ad_dcfilter:i_ad_dcfilter|                                 ; 10.8 (10.8)          ; 23.7 (23.7)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_dcfilter:i_ad_dcfilter                                                                                                                     ; ad_dcfilter                         ; work         ;
;             |ad_iqcor:i_ad_iqcor|                                       ; 5.8 (5.8)            ; 38.2 (36.7)                      ; 32.5 (31.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 85 (82)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor                                                                                                                           ; ad_iqcor                            ; work         ;
;                |ad_mul:g_loop[0].i_mul_i|                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i                                                                                                  ; ad_mul                              ; work         ;
;             |up_adc_channel:i_up_adc_channel|                           ; 72.0 (37.3)          ; 100.7 (49.0)                     ; 28.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (52)             ; 220 (94)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel                                                                                                               ; up_adc_channel                      ; work         ;
;                |up_xfer_cntrl:i_xfer_cntrl|                             ; 34.8 (34.8)          ; 51.7 (51.7)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                    ; up_xfer_cntrl                       ; work         ;
;          |axi_ad9361_rx_channel:i_rx_channel_1|                         ; 40.1 (0.3)           ; 68.6 (0.3)                       ; 28.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (1)              ; 160 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1                                                                                                                                               ; axi_ad9361_rx_channel               ; work         ;
;             |ad_datafmt:i_ad_datafmt|                                   ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_datafmt:i_ad_datafmt                                                                                                                       ; ad_datafmt                          ; work         ;
;             |ad_dcfilter:i_ad_dcfilter|                                 ; 8.7 (8.7)            ; 23.5 (23.5)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_dcfilter:i_ad_dcfilter                                                                                                                     ; ad_dcfilter                         ; work         ;
;             |ad_iqcor:i_ad_iqcor|                                       ; 0.4 (0.0)            ; 7.1 (0.0)                        ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor                                                                                                                           ; ad_iqcor                            ; work         ;
;                |ad_mul:g_loop[0].i_mul_i|                               ; 0.4 (0.0)            ; 7.1 (0.0)                        ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i                                                                                                  ; ad_mul                              ; work         ;
;                   |lpm_mult:i_lpm_mult|                                 ; 0.4 (0.0)            ; 7.1 (0.0)                        ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult                                                                              ; lpm_mult                            ; work         ;
;                      |mult_vbn:auto_generated|                          ; 0.4 (0.4)            ; 7.1 (7.1)                        ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated                                                      ; mult_vbn                            ; work         ;
;             |up_adc_channel:i_up_adc_channel|                           ; 24.0 (9.9)           ; 30.2 (10.0)                      ; 6.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 83 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel                                                                                                               ; up_adc_channel                      ; work         ;
;                |up_xfer_cntrl:i_xfer_cntrl|                             ; 14.1 (14.1)          ; 20.2 (20.2)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                    ; up_xfer_cntrl                       ; work         ;
;          |axi_ad9361_rx_channel:i_rx_channel_2|                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_2                                                                                                                                               ; axi_ad9361_rx_channel               ; work         ;
;             |up_adc_channel:i_up_adc_channel|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_2|up_adc_channel:i_up_adc_channel                                                                                                               ; up_adc_channel                      ; work         ;
;          |axi_ad9361_rx_channel:i_rx_channel_3|                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_3                                                                                                                                               ; axi_ad9361_rx_channel               ; work         ;
;             |up_adc_channel:i_up_adc_channel|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_3|up_adc_channel:i_up_adc_channel                                                                                                               ; up_adc_channel                      ; work         ;
;          |up_adc_common:i_up_adc_common|                                ; 9.4 (3.1)            ; 12.2 (3.8)                       ; 3.6 (0.7)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 22 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common                                                                                                                                                      ; up_adc_common                       ; work         ;
;             |ad_rst:i_core_rst_reg|                                     ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg                                                                                                                                ; ad_rst                              ; work         ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                ; 4.4 (4.4)            ; 6.1 (6.1)                        ; 2.4 (2.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl                                                                                                                           ; up_xfer_cntrl                       ; work         ;
;          |up_delay_cntrl:i_delay_cntrl|                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_delay_cntrl:i_delay_cntrl                                                                                                                                                       ; up_delay_cntrl                      ; work         ;
;       |axi_ad9361_tdd:i_tdd|                                            ; 5.0 (0.5)            ; 8.9 (0.5)                        ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 17 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd                                                                                                                                                                                  ; axi_ad9361_tdd                      ; work         ;
;          |up_tdd_cntrl:i_up_tdd_cntrl|                                  ; 4.3 (1.2)            ; 8.4 (2.2)                        ; 4.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 16 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl                                                                                                                                                      ; up_tdd_cntrl                        ; work         ;
;             |up_xfer_cntrl:i_xfer_tdd_control|                          ; 2.5 (2.5)            ; 5.7 (5.7)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control                                                                                                                     ; up_xfer_cntrl                       ; work         ;
;             |up_xfer_cntrl:i_xfer_tdd_counter_values|                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_counter_values                                                                                                              ; up_xfer_cntrl                       ; work         ;
;       |axi_ad9361_tx:i_tx|                                              ; 1474.8 (11.8)        ; 1988.5 (11.8)                    ; 515.9 (0.0)                                       ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 2343 (23)           ; 3830 (19)                 ; 0 (0)         ; 186               ; 2     ; 6          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx                                                                                                                                                                                    ; axi_ad9361_tx                       ; work         ;
;          |axi_ad9361_tx_channel:i_tx_channel_0|                         ; 713.8 (42.9)         ; 965.4 (42.2)                     ; 252.6 (0.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 1145 (41)           ; 1843 (80)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0                                                                                                                                               ; axi_ad9361_tx_channel               ; work         ;
;             |ad_dds:i_dds|                                              ; 526.0 (32.3)         ; 627.0 (40.3)                     ; 101.0 (8.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1020 (33)           ; 1142 (66)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds                                                                                                                                  ; ad_dds                              ; work         ;
;                |ad_dds_2:dds_phase[1].i_dds_2|                          ; 493.7 (14.0)         ; 586.7 (30.3)                     ; 93.0 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 987 (29)            ; 1076 (60)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2                                                                                                    ; ad_dds_2                            ; work         ;
;                   |ad_dds_1:i_dds_1_0|                                  ; 239.8 (-0.5)         ; 277.1 (7.0)                      ; 37.2 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (0)             ; 504 (14)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0                                                                                 ; ad_dds_1                            ; work         ;
;                      |ad_dds_sine_cordic:i_dds_sine|                    ; 240.5 (0.7)          ; 263.1 (14.6)                     ; 22.6 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (4)             ; 476 (30)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine                                                   ; ad_dds_sine_cordic                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[0].pipe|           ; 7.1 (7.1)            ; 18.6 (18.6)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[10].pipe|          ; 18.6 (18.6)          ; 18.6 (18.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[11].pipe|          ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[1].pipe|           ; 21.9 (21.9)          ; 21.9 (21.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[2].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[3].pipe|           ; 22.3 (22.3)          ; 22.3 (22.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[4].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[5].pipe|           ; 22.7 (22.7)          ; 22.7 (22.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[6].pipe|           ; 21.8 (21.8)          ; 21.8 (21.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[7].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[8].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[9].pipe|           ; 23.0 (23.0)          ; 25.8 (25.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                      |ad_mul:i_dds_scale|                               ; -0.2 (0.0)           ; 7.0 (0.0)                        ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale                                                              ; ad_mul                              ; work         ;
;                         |lpm_mult:i_lpm_mult|                           ; -0.2 (0.0)           ; 7.0 (0.0)                        ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult                                          ; lpm_mult                            ; work         ;
;                            |mult_rbn:auto_generated|                    ; -0.2 (-0.2)          ; 7.0 (7.0)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated                  ; mult_rbn                            ; work         ;
;                   |ad_dds_1:i_dds_1_1|                                  ; 239.8 (-0.5)         ; 279.3 (7.0)                      ; 39.4 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (0)             ; 512 (14)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1                                                                                 ; ad_dds_1                            ; work         ;
;                      |ad_dds_sine_cordic:i_dds_sine|                    ; 240.5 (1.1)          ; 265.3 (14.5)                     ; 24.8 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (4)             ; 484 (34)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine                                                   ; ad_dds_sine_cordic                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[0].pipe|           ; 6.8 (6.8)            ; 20.2 (20.2)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[10].pipe|          ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[11].pipe|          ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[1].pipe|           ; 22.4 (22.4)          ; 22.4 (22.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[2].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[3].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[4].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[5].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[6].pipe|           ; 21.8 (21.8)          ; 22.2 (22.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[7].pipe|           ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[8].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[9].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                      |ad_mul:i_dds_scale|                               ; -0.2 (0.0)           ; 7.0 (0.0)                        ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale                                                              ; ad_mul                              ; work         ;
;                         |lpm_mult:i_lpm_mult|                           ; -0.2 (0.0)           ; 7.0 (0.0)                        ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult                                          ; lpm_mult                            ; work         ;
;                            |mult_rbn:auto_generated|                    ; -0.2 (-0.2)          ; 7.0 (7.0)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated                  ; mult_rbn                            ; work         ;
;             |ad_iqcor:i_ad_iqcor|                                       ; 2.3 (2.5)            ; 34.0 (33.5)                      ; 31.7 (31.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (70)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor                                                                                                                           ; ad_iqcor                            ; work         ;
;                |ad_mul:g_loop[0].i_mul_i|                               ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i                                                                                                  ; ad_mul                              ; work         ;
;             |up_dac_channel:i_up_dac_channel|                           ; 142.7 (62.4)         ; 262.2 (114.7)                    ; 119.5 (52.3)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (81)             ; 550 (228)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel                                                                                                               ; up_dac_channel                      ; work         ;
;                |up_xfer_cntrl:i_xfer_cntrl|                             ; 80.3 (80.3)          ; 147.5 (147.5)                    ; 67.2 (67.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 322 (322)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                    ; up_xfer_cntrl                       ; work         ;
;          |axi_ad9361_tx_channel:i_tx_channel_1|                         ; 720.1 (39.3)         ; 967.3 (42.1)                     ; 248.2 (3.8)                                       ; 1.0 (0.9)                        ; 0.0 (0.0)            ; 1147 (40)           ; 1880 (84)                 ; 0 (0)         ; 186               ; 2     ; 3          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1                                                                                                                                               ; axi_ad9361_tx_channel               ; work         ;
;             |ad_dds:i_dds|                                              ; 529.9 (32.4)         ; 627.0 (39.9)                     ; 97.1 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1027 (33)           ; 1152 (66)                 ; 0 (0)         ; 186               ; 2     ; 2          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds                                                                                                                                  ; ad_dds                              ; work         ;
;                |ad_dds_2:dds_phase[1].i_dds_2|                          ; 497.5 (14.1)         ; 587.1 (27.4)                     ; 89.6 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 994 (29)            ; 1086 (60)                 ; 0 (0)         ; 186               ; 2     ; 2          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2                                                                                                    ; ad_dds_2                            ; work         ;
;                   |ad_dds_1:i_dds_1_0|                                  ; 240.3 (0.0)          ; 279.8 (7.0)                      ; 39.4 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (0)             ; 510 (14)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0                                                                                 ; ad_dds_1                            ; work         ;
;                      |ad_dds_sine_cordic:i_dds_sine|                    ; 240.3 (1.5)          ; 265.8 (14.4)                     ; 25.4 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (4)             ; 482 (31)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine                                                   ; ad_dds_sine_cordic                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[0].pipe|           ; 6.3 (6.3)            ; 19.3 (19.3)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[10].pipe|          ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[11].pipe|          ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[1].pipe|           ; 22.7 (22.7)          ; 23.0 (23.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[2].pipe|           ; 22.8 (22.8)          ; 22.9 (22.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[3].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[4].pipe|           ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[5].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[6].pipe|           ; 21.7 (21.7)          ; 22.6 (22.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[7].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[8].pipe|           ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[9].pipe|           ; 22.7 (22.7)          ; 22.7 (22.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                      |ad_mul:i_dds_scale|                               ; 0.0 (0.0)            ; 7.0 (0.0)                        ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale                                                              ; ad_mul                              ; work         ;
;                         |lpm_mult:i_lpm_mult|                           ; 0.0 (0.0)            ; 7.0 (0.0)                        ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult                                          ; lpm_mult                            ; work         ;
;                            |mult_rbn:auto_generated|                    ; 0.0 (0.0)            ; 7.0 (7.0)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated                  ; mult_rbn                            ; work         ;
;                   |ad_dds_1:i_dds_1_1|                                  ; 239.6 (0.0)          ; 275.9 (6.8)                      ; 36.3 (6.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (0)             ; 511 (14)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1                                                                                 ; ad_dds_1                            ; work         ;
;                      |ad_dds_sine_cordic:i_dds_sine|                    ; 239.3 (0.8)          ; 262.3 (12.1)                     ; 23.0 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 479 (4)             ; 483 (30)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine                                                   ; ad_dds_sine_cordic                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[0].pipe|           ; 6.8 (6.8)            ; 19.7 (19.7)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[10].pipe|          ; 19.2 (19.2)          ; 19.2 (19.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[11].pipe|          ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe              ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[1].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[2].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[3].pipe|           ; 22.3 (22.3)          ; 22.3 (22.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[4].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[5].pipe|           ; 22.5 (22.5)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[6].pipe|           ; 21.7 (21.7)          ; 22.5 (22.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[7].pipe|           ; 21.8 (21.8)          ; 21.8 (21.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[8].pipe|           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                         |ad_dds_cordic_pipe:rotation[9].pipe|           ; 22.8 (22.8)          ; 25.3 (25.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe               ; ad_dds_cordic_pipe                  ; work         ;
;                      |ad_mul:i_dds_scale|                               ; 0.3 (0.0)            ; 6.8 (0.0)                        ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale                                                              ; ad_mul                              ; work         ;
;                         |lpm_mult:i_lpm_mult|                           ; 0.3 (0.0)            ; 6.8 (0.0)                        ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult                                          ; lpm_mult                            ; work         ;
;                            |mult_rbn:auto_generated|                    ; 0.3 (0.3)            ; 6.8 (6.8)                        ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated                  ; mult_rbn                            ; work         ;
;                   |altshift_taps:dds_data_width_rtl_0|                  ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0                                                                 ; altshift_taps                       ; work         ;
;                      |shift_taps_uuu:auto_generated|                    ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_uuu:auto_generated                                   ; shift_taps_uuu                      ; work         ;
;                         |altsyncram_lr91:altsyncram4|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4       ; altsyncram_lr91                     ; work         ;
;                         |cntr_ohf:cntr1|                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                    ; cntr_ohf                            ; work         ;
;             |ad_iqcor:i_ad_iqcor|                                       ; 10.1 (7.0)           ; 42.8 (31.7)                      ; 32.8 (24.7)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 94 (68)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor                                                                                                                           ; ad_iqcor                            ; work         ;
;                |ad_mul:g_loop[0].i_mul_i|                               ; 2.8 (-0.3)           ; 5.9 (1.0)                        ; 3.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i                                                                                                  ; ad_mul                              ; work         ;
;                   |lpm_mult:i_lpm_mult|                                 ; 3.0 (0.0)            ; 4.9 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult                                                                              ; lpm_mult                            ; work         ;
;                      |mult_vbn:auto_generated|                          ; 3.0 (3.0)            ; 4.9 (4.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated                                                      ; mult_vbn                            ; work         ;
;                |ad_mul:g_loop[0].i_mul_q|                               ; 0.3 (0.3)            ; 5.2 (5.2)                        ; 4.9 (4.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_q                                                                                                  ; ad_mul                              ; work         ;
;             |up_dac_channel:i_up_dac_channel|                           ; 140.8 (59.2)         ; 255.4 (107.4)                    ; 114.6 (48.3)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (77)             ; 550 (228)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel                                                                                                               ; up_dac_channel                      ; work         ;
;                |up_xfer_cntrl:i_xfer_cntrl|                             ; 81.7 (81.7)          ; 148.0 (148.0)                    ; 66.3 (66.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 322 (322)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                    ; up_xfer_cntrl                       ; work         ;
;          |axi_ad9361_tx_channel:i_tx_channel_2|                         ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2                                                                                                                                               ; axi_ad9361_tx_channel               ; work         ;
;             |up_dac_channel:i_up_dac_channel|                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel                                                                                                               ; up_dac_channel                      ; work         ;
;          |axi_ad9361_tx_channel:i_tx_channel_3|                         ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3                                                                                                                                               ; axi_ad9361_tx_channel               ; work         ;
;             |up_dac_channel:i_up_dac_channel|                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel                                                                                                               ; up_dac_channel                      ; work         ;
;          |up_dac_common:i_up_dac_common|                                ; 27.5 (14.0)          ; 42.3 (17.0)                      ; 15.0 (3.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 25 (18)             ; 86 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common                                                                                                                                                      ; up_dac_common                       ; work         ;
;             |ad_rst:i_core_rst_reg|                                     ; 1.2 (1.2)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg                                                                                                                                ; ad_rst                              ; work         ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                ; 12.3 (12.3)          ; 22.7 (22.7)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl                                                                                                                           ; up_xfer_cntrl                       ; work         ;
;       |up_axi:i_up_axi|                                                 ; 29.2 (29.2)          ; 52.2 (52.2)                      ; 23.0 (23.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spin_sensor_top|axi_ad9361:if_axi_ad9361|up_axi:i_up_axi                                                                                                                                                                                       ; up_axi                              ; work         ;
+-------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; rx_clk_n_in      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; frame_n_in       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_n_in[0]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_n_in[1]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_n_in[2]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_n_in[3]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_n_in[4]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_n_in[5]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; enable           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; txnrx            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; dac_sync_in      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dac_sync_out     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; tdd_sync         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; tdd_sync_cntr    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_awaddr[0]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[1]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awprot[0]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awprot[1]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awprot[2]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awready    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_wstrb[0]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wstrb[1]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wstrb[2]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wstrb[3]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wready     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_bvalid     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_bresp[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_bresp[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_araddr[0]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[1]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[2]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[3]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[4]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[5]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[6]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[7]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[8]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[9]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[10] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[11] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[12] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[13] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[14] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_araddr[15] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_arprot[0]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_arprot[1]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_arprot[2]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_arready    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rvalid     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[8]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[9]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[10]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[11]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[12]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[13]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[14]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[15]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[16]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[17]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[18]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[19]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[20]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[21]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[22]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[23]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[24]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[25]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[26]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[27]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[28]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[29]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[30]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rdata[31]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rresp[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_rresp[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; l_clk_out        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rst_out          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[8]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[9]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[10]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[11]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[12]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[13]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[14]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; re_data_out[15]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[8]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[9]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[10]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[11]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[12]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[13]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[14]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; im_data_out[15]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; s_axi_aclk       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_aresetn    ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_bready     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_rready     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk_in           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rx_clk_p_in      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awvalid    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wvalid     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_arvalid    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[15] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[11] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[10] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[14] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[12] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[13] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[4]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[3]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[2]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[5]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[9]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[6]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[7]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_awaddr[8]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[9]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[5]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[16]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[17]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[18]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[19]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[20]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[21]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[22]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[23]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[24]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[25]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[26]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[27]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[28]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[29]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[30]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[31]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; frame_p_in       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[15]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[1]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[2]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[3]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[4]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[6]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[7]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[8]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[10]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[11]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[12]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[13]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; s_axi_wdata[14]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[0]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[2]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[3]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[4]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[5]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; frame_p_in(n)    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[0](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[1](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[2](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[3](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[4](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_p_in[5](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rx_clk_n_in                                                                                                                                                                            ;                   ;         ;
; frame_n_in                                                                                                                                                                             ;                   ;         ;
; data_n_in[0]                                                                                                                                                                           ;                   ;         ;
; data_n_in[1]                                                                                                                                                                           ;                   ;         ;
; data_n_in[2]                                                                                                                                                                           ;                   ;         ;
; data_n_in[3]                                                                                                                                                                           ;                   ;         ;
; data_n_in[4]                                                                                                                                                                           ;                   ;         ;
; data_n_in[5]                                                                                                                                                                           ;                   ;         ;
; dac_sync_in                                                                                                                                                                            ;                   ;         ;
; tdd_sync                                                                                                                                                                               ;                   ;         ;
; s_axi_awaddr[0]                                                                                                                                                                        ;                   ;         ;
; s_axi_awaddr[1]                                                                                                                                                                        ;                   ;         ;
; s_axi_awprot[0]                                                                                                                                                                        ;                   ;         ;
; s_axi_awprot[1]                                                                                                                                                                        ;                   ;         ;
; s_axi_awprot[2]                                                                                                                                                                        ;                   ;         ;
; s_axi_wstrb[0]                                                                                                                                                                         ;                   ;         ;
; s_axi_wstrb[1]                                                                                                                                                                         ;                   ;         ;
; s_axi_wstrb[2]                                                                                                                                                                         ;                   ;         ;
; s_axi_wstrb[3]                                                                                                                                                                         ;                   ;         ;
; s_axi_araddr[0]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[1]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[2]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[3]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[4]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[5]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[6]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[7]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[8]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[9]                                                                                                                                                                        ;                   ;         ;
; s_axi_araddr[10]                                                                                                                                                                       ;                   ;         ;
; s_axi_araddr[11]                                                                                                                                                                       ;                   ;         ;
; s_axi_araddr[12]                                                                                                                                                                       ;                   ;         ;
; s_axi_araddr[13]                                                                                                                                                                       ;                   ;         ;
; s_axi_araddr[14]                                                                                                                                                                       ;                   ;         ;
; s_axi_araddr[15]                                                                                                                                                                       ;                   ;         ;
; s_axi_arprot[0]                                                                                                                                                                        ;                   ;         ;
; s_axi_arprot[1]                                                                                                                                                                        ;                   ;         ;
; s_axi_arprot[2]                                                                                                                                                                        ;                   ;         ;
; s_axi_aclk                                                                                                                                                                             ;                   ;         ;
; s_axi_aresetn                                                                                                                                                                          ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m2                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m1                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_count[4]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_count[5]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m2                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|up_xfer_state_m2                                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_count[1]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rack_d                                                                                                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m1                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state                                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_count[3]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_count[2]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_count[0]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|up_xfer_state_m1                                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m2                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state                                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m1                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m1                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m1                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m2                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m1                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m2                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_wack_int                                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_wack_int                                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_state_m2                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_wack_int                                                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|up_xfer_state                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wack_d                                                                                                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|up_xfer_toggle                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|up_xfer_data[9]                                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_control|up_xfer_data[14]                                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[2]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[17]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[16]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[15]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[14]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[0]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[7]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[0]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[1]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[13]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[3]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[4]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[5]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[6]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[13]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[19]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[1]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[2]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[18]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[31]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[30]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[29]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[28]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[27]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[26]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[25]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[24]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[22]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[21]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[20]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[3]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[23]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[4]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[5]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[6]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[7]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[8]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[12]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[11]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[10]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[9]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[8]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[9]                                                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[10]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[11]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[12]                                                                                                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[163]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[162]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[161]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[160]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[159]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[158]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[157]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[156]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[155]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[154]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[153]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[152]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[151]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[150]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[149]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[148]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[147]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[146]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[145]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[144]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[143]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[142]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[141]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[77]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[78]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[79]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[80]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[173]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[81]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[82]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[83]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[84]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[85]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[86]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[87]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[88]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[89]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[90]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[91]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[92]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[125]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[126]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[127]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[128]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[129]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[130]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[131]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[132]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[116]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[117]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[118]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[119]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[120]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[121]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[60]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[59]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[58]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[22]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[37]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[21]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[113]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[112]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[122]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[36]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[140]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[139]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[138]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[137]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[136]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[135]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[134]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[133]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[12]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[11]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[10]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[9]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[124]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[123]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[73]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[72]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[71]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[53]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[172]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[171]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[170]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[169]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[168]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[167]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[166]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[165]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[164]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[70]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[69]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[68]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[67]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[66]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[65]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[38]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[23]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[39]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[24]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[40]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[25]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[41]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[26]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[42]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[27]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[43]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[64]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[28]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[74]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[76]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[75]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[114]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[115]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[17]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[33]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[44]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[18]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[34]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[19]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[35]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[20]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[57]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[56]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[55]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[54]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[52]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[51]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[50]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[49]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[48]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[47]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[46]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[45]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[63]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[62]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[61]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[108]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[107]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[106]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[105]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[104]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[103]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[102]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[101]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[100]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[99]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[98]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[97]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[96]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[95]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[94]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[93]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[111]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[110]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[109]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[142]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[141]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[44]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[28]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[43]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[27]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[42]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[26]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[41]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[25]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[40]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[24]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[39]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[23]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[173]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[77]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[78]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[79]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[80]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[81]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[82]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[83]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[84]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[85]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[86]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[87]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[88]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[89]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[90]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[91]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[92]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[125]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[126]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[127]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[128]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[129]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[130]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[131]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[132]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[133]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[134]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[135]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[136]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[137]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[138]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[139]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[140]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[120]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[38]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[22]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[37]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[21]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[36]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[20]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[35]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[19]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[34]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[18]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[33]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[17]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[75]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[76]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[74]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[64]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[65]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[66]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[67]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[68]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[69]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[70]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[71]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[72]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[73]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[123]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[124]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[122]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[112]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[113]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[114]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[115]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[116]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[117]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[118]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[119]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[121]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[12]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[11]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[10]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[9]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[172]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[171]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[170]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[169]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[168]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[167]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[166]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[165]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[164]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[163]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[162]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[161]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[160]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[159]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[158]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[157]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[156]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[155]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[154]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[153]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[152]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[151]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[150]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[149]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[148]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[147]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[146]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[145]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[144]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[143]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[60]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[59]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[58]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[57]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[56]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[55]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[54]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[53]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[52]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[51]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[50]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[49]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[48]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[47]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[46]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[45]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[63]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[62]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[61]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[108]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[107]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[106]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[105]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[104]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[103]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[102]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[101]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[100]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[99]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[98]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[97]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[96]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[95]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[94]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[93]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[111]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[110]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[109]                   ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[18]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[77]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[75]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[73]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[2]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[8]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[9]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[10]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[11]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[12]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[13]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[14]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[24]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[15]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[16]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[17]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[74]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[19]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[20]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[21]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[22]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[23]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[37]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[36]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[26]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[35]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[34]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[33]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[32]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[31]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[3]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[0]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[25]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[39]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[38]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[27]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[28]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[29]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[69]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[68]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[67]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[66]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[65]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[64]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[63]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[61]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[60]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[59]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[30]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[62]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[70]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[58]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[57]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[56]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[71]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[1]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[23]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[1]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle                                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[16]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[15]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[14]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[13]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[12]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[11]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[10]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[9]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[8]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[7]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[6]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[5]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[4]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[3]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[2]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[17]                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[0]                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[1]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[0]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[15]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[3]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[2]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[14]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[13]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[12]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[11]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[10]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[9]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[8]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[7]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[6]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[5]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[4]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[7]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[8]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[9]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[10]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[11]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[12]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[13]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[14]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[5]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[0]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[1]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[2]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[3]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[4]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2[6]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[7]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[6]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[12]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[11]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[2]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[5]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[14]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[13]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[10]                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[9]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[8]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[4]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[3]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[1]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1[0]                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[0]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[2]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[8]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[1]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[15]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[9]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[10]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[7]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[10]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[11]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[12]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[3]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[4]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[5]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[5]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[15]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[1]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[2]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[11]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[13]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[12]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[6]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[4]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[13]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[6]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[3]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[14]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[8]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[9]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[0]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[14]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[7]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[74]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[73]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[75]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[71]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[70]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[69]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[68]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[67]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[66]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[65]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[64]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[63]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[62]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[61]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[60]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[59]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[58]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[57]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[56]                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[0]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[3]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[2]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[1]                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[2]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[5]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[4]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[11]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[3]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[10]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[1]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[0]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[9]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[8]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[7]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[6]                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[12]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[15]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[14]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[13]                                       ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_awready_int                                                                                                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_bvalid_int                                                                                                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_arready_int                                                                                                                     ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rvalid_int                                                                                                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wreq_int                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rreq_int                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_resetn                                                                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_2|up_adc_channel:i_up_adc_channel|up_wack_int                                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_3|up_adc_channel:i_up_adc_channel|up_wack_int                                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_delay_cntrl:i_delay_cntrl|up_wack_int                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wsel                                                                                                                                ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rsel                                                                                                                                ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_adc_r1_mode                                                                                        ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_done_int                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rdata_int[19]~0                                                                                                                 ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rdata_int[19]~1                                                                                                                 ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount[4]~0                                                                                                                         ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount~1                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount[1]~2                                                                                                                         ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount~3                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount~4                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount~5                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount[4]~0                                                                                                                         ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount~1                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount[2]~2                                                                                                                         ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount~3                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount~4                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount~5                                                                                                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rdata_d~0                                                                                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rdata_d~1                                                                                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rdata_d~2                                                                                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data~0                                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle~0                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle~1                                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[2]~0                                                                                                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_rack_int~0                                                                                         ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[18]~0                  ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_counter_values|up_xfer_data[239]~0                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_enb~0                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_lb_enb~0                                                ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[1]~0                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_2~0                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_tc_1~0                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~0                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~1                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~2                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~3                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[0]~0                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dfmt_type~0                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dfmt_enable~0                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dfmt_se~0                                               ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[142]~0                 ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel~0                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel[0]~1                                           ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_lb_enb~1                                                ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel~2                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel~3                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel~4                                              ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data~1                                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[74]~0                  ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[23]~0                                                         ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[2]~0                                      ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~0                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~1                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~2                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_data_sel_m~3                                            ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dfmt_type~0                                             ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[163]~0                 ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_data_sel[2]~0                                           ; 1                 ; 0       ;
; s_axi_bready                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_bvalid_int~0                                                                                                                    ; 0                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wsel~0                                                                                                                              ; 0                 ; 0       ;
; s_axi_rready                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rvalid_int~0                                                                                                                    ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rdata_int[19]~0                                                                                                                 ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rdata_int[19]~1                                                                                                                 ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rsel~0                                                                                                                              ; 1                 ; 0       ;
; clk_in                                                                                                                                                                                 ;                   ;         ;
; rx_clk_p_in                                                                                                                                                                            ;                   ;         ;
; s_axi_awvalid                                                                                                                                                                          ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wreq_int~0                                                                                                                          ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wsel~0                                                                                                                              ; 1                 ; 0       ;
; s_axi_wvalid                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wreq_int~0                                                                                                                          ; 1                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wsel~0                                                                                                                              ; 1                 ; 0       ;
; s_axi_arvalid                                                                                                                                                                          ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rreq_int~0                                                                                                                          ; 0                 ; 0       ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rsel~0                                                                                                                              ; 0                 ; 0       ;
; s_axi_awaddr[15]                                                                                                                                                                       ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[13]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_awaddr[11]                                                                                                                                                                       ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[9]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[10]                                                                                                                                                                       ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[8]                                                                                                                        ; 0                 ; 0       ;
; s_axi_awaddr[14]                                                                                                                                                                       ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[12]                                                                                                                       ; 0                 ; 0       ;
; s_axi_awaddr[12]                                                                                                                                                                       ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[10]                                                                                                                       ; 1                 ; 0       ;
; s_axi_awaddr[13]                                                                                                                                                                       ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[11]                                                                                                                       ; 1                 ; 0       ;
; s_axi_awaddr[4]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[2]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[3]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[1]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[2]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[0]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[5]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[3]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[9]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[7]                                                                                                                        ; 0                 ; 0       ;
; s_axi_awaddr[6]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[4]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[7]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[5]                                                                                                                        ; 1                 ; 0       ;
; s_axi_awaddr[8]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[6]                                                                                                                        ; 0                 ; 0       ;
; s_axi_wdata[0]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[0]                                                                                                                        ; 1                 ; 0       ;
; s_axi_wdata[9]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[9]~feeder                                                                                                                 ; 0                 ; 0       ;
; s_axi_wdata[5]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[5]                                                                                                                        ; 0                 ; 0       ;
; s_axi_wdata[16]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[16]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[17]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[17]~feeder                                                                                                                ; 0                 ; 0       ;
; s_axi_wdata[18]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[18]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[19]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[19]~feeder                                                                                                                ; 0                 ; 0       ;
; s_axi_wdata[20]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[20]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[21]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[21]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[22]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[22]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[23]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[23]                                                                                                                       ; 0                 ; 0       ;
; s_axi_wdata[24]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[24]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[25]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[25]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[26]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[26]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[27]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[27]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[28]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[28]                                                                                                                       ; 0                 ; 0       ;
; s_axi_wdata[29]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[29]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[30]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[30]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[31]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[31]~feeder                                                                                                                ; 0                 ; 0       ;
; frame_p_in                                                                                                                                                                             ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd13 ; 0                 ; 0       ;
; s_axi_wdata[15]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[15]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[1]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[1]                                                                                                                        ; 0                 ; 0       ;
; s_axi_wdata[2]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[2]                                                                                                                        ; 1                 ; 0       ;
; s_axi_wdata[3]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[3]~feeder                                                                                                                 ; 1                 ; 0       ;
; s_axi_wdata[4]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[4]~feeder                                                                                                                 ; 1                 ; 0       ;
; s_axi_wdata[6]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[6]~feeder                                                                                                                 ; 1                 ; 0       ;
; s_axi_wdata[7]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[7]                                                                                                                        ; 0                 ; 0       ;
; s_axi_wdata[8]                                                                                                                                                                         ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[8]                                                                                                                        ; 1                 ; 0       ;
; s_axi_wdata[10]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[10]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[11]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[11]~feeder                                                                                                                ; 1                 ; 0       ;
; s_axi_wdata[12]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[12]                                                                                                                       ; 0                 ; 0       ;
; s_axi_wdata[13]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[13]                                                                                                                       ; 1                 ; 0       ;
; s_axi_wdata[14]                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wdata_int[14]~feeder                                                                                                                ; 1                 ; 0       ;
; data_p_in[0]                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd1  ; 0                 ; 0       ;
; data_p_in[1]                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd3  ; 0                 ; 0       ;
; data_p_in[2]                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd5  ; 0                 ; 0       ;
; data_p_in[3]                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd7  ; 0                 ; 0       ;
; data_p_in[4]                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd9  ; 0                 ; 0       ;
; data_p_in[5]                                                                                                                                                                           ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd11 ; 0                 ; 0       ;
; frame_p_in(n)                                                                                                                                                                          ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd13 ; 0                 ; 0       ;
; data_p_in[0](n)                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd1  ; 0                 ; 0       ;
; data_p_in[1](n)                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd3  ; 0                 ; 0       ;
; data_p_in[2](n)                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd5  ; 0                 ; 0       ;
; data_p_in[3](n)                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd7  ; 0                 ; 0       ;
; data_p_in[4](n)                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd9  ; 0                 ; 0       ;
; data_p_in[5](n)                                                                                                                                                                        ;                   ;         ;
;      - axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|sd11 ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                            ; Location                    ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; axi_ad9361:if_axi_ad9361|adc_valid_i0_int                                                                                                                                                       ; FF_X9_Y44_N14               ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|adc_data_p[16]~4                                                                                                                           ; LABCELL_X14_Y44_N51         ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|wire_pll_sclk_outclk ; PLLOUTPUTCOUNTER_X0_Y37_N1  ; 122     ; Clock                     ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|wire_pll_sclk_outclk ; PLLOUTPUTCOUNTER_X54_Y42_N1 ; 2       ; Clock                     ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|Equal0~0                                                                                                       ; LABCELL_X10_Y39_N24         ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_datafmt:i_ad_datafmt|valid_int                                                                              ; FF_X9_Y44_N53               ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_data_sel[0]~1                                                           ; LABCELL_X14_Y37_N9          ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[1]~0                                                      ; LABCELL_X16_Y36_N24         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_1[15]                                                       ; FF_X13_Y37_N47              ; 16      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[0]~0                                                      ; LABCELL_X17_Y36_N36         ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_iqcor_coeff_2[15]                                                       ; FF_X13_Y35_N32              ; 16      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_adc_lb_enb~0                                                                ; LABCELL_X16_Y36_N48         ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[77]                                ; FF_X10_Y39_N40              ; 16      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                     ; LABCELL_X10_Y37_N36         ; 56      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[18]~0                                  ; LABCELL_X10_Y37_N0          ; 57      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|Equal0~0                                                                                                       ; LABCELL_X7_Y38_N12          ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_data_sel[2]~0                                                           ; LABCELL_X14_Y37_N54         ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dcfilt_offset[2]~0                                                      ; LABCELL_X16_Y36_N27         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_adc_dfmt_type~0                                                             ; LABCELL_X16_Y36_N51         ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                     ; LABCELL_X7_Y36_N54          ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[74]~0                                  ; LABCELL_X6_Y36_N0           ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                                                                             ; FF_X20_Y35_N17              ; 6       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_core_preset                                                                                                        ; FF_X26_Y33_N50              ; 3       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                        ; FF_X20_Y35_N32              ; 95      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                            ; LABCELL_X20_Y35_N54         ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_toggle~0                                                                           ; LABCELL_X20_Y35_N36         ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|always0~0                                                                                                             ; LABCELL_X20_Y32_N0          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_counter_values|d_xfer_toggle_s                                                               ; LABCELL_X29_Y33_N0          ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl|up_xfer_cntrl:i_xfer_tdd_counter_values|up_xfer_data[239]~0                                                           ; MLABCELL_X28_Y33_N39        ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|always1~0                                                                                                                                           ; LABCELL_X24_Y36_N54         ; 16      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|sync_min_pulse_m[1]                                                                               ; FF_X26_Y39_N29              ; 65      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|g_loop[0].valid_int                                                                        ; FF_X12_Y42_N50              ; 25      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_data_out_int[3]~2                                                                                          ; LABCELL_X16_Y40_N24         ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|dac_pn_data[0]~0                                                                                               ; MLABCELL_X13_Y39_N57        ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always1~2                                                                      ; MLABCELL_X18_Y36_N6         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always1~3                                                                      ; LABCELL_X20_Y32_N30         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always1~4                                                                      ; LABCELL_X19_Y36_N27         ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always1~5                                                                      ; LABCELL_X19_Y36_N6          ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always2~1                                                                      ; MLABCELL_X18_Y36_N9         ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always3~0                                                                      ; LABCELL_X19_Y36_N45         ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always4~1                                                                      ; LABCELL_X14_Y35_N0          ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|always5~0                                                                      ; LABCELL_X19_Y36_N36         ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[173]                               ; FF_X18_Y38_N17              ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                     ; LABCELL_X20_Y38_N12         ; 157     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[142]~0                                 ; LABCELL_X20_Y38_N30         ; 158     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|dac_dds_phase_1[1][6]~0                                                                           ; LABCELL_X16_Y35_N36         ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_data_out_int[5]~2                                                                                          ; MLABCELL_X13_Y36_N36        ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_pn_seq[0]~0                                                                                                ; LABCELL_X14_Y39_N54         ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|dac_valid_sel                                                                                                  ; FF_X12_Y40_N5               ; 50      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always1~0                                                                      ; MLABCELL_X18_Y36_N3         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always1~1                                                                      ; MLABCELL_X18_Y36_N45        ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always1~2                                                                      ; MLABCELL_X18_Y36_N57        ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always1~3                                                                      ; MLABCELL_X18_Y36_N42        ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always2~0                                                                      ; LABCELL_X16_Y36_N57         ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always3~0                                                                      ; MLABCELL_X18_Y36_N51        ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always4~0                                                                      ; LABCELL_X14_Y35_N15         ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|always5~0                                                                      ; MLABCELL_X18_Y36_N18        ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[173]                               ; FF_X13_Y36_N2               ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                     ; LABCELL_X10_Y34_N18         ; 157     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[163]~0                                 ; LABCELL_X10_Y34_N30         ; 158     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|dac_data_sync                                                                                                                                       ; FF_X25_Y36_N53              ; 158     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|dac_valid_int                                                                                                                                       ; FF_X25_Y36_N50              ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                             ; FF_X20_Y35_N2               ; 23      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|always0~2                                                                                                             ; LABCELL_X20_Y36_N51         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|dac_sync_count[3]~2                                                                                                   ; LABCELL_X25_Y36_N33         ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_core_preset                                                                                                        ; FF_X20_Y36_N32              ; 3       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                        ; FF_X23_Y36_N17              ; 338     ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                            ; MLABCELL_X23_Y36_N48        ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[23]~0                                                                         ; LABCELL_X21_Y36_N36         ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rdata_int[19]~0                                                                                                                                 ; LABCELL_X47_Y41_N42         ; 26      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_rdata_int[19]~1                                                                                                                                 ; LABCELL_X48_Y41_N39         ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_rcount[2]~2                                                                                                                                         ; LABCELL_X48_Y41_N0          ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_waddr_int[2]~0                                                                                                                                      ; LABCELL_X26_Y33_N15         ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_wcount[1]~2                                                                                                                                         ; LABCELL_X25_Y35_N30         ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; clk_in                                                                                                                                                                                          ; PIN_M16                     ; 3363    ; Clock                     ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; s_axi_aclk                                                                                                                                                                                      ; PIN_P9                      ; 1166    ; Clock                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; s_axi_aresetn                                                                                                                                                                                   ; PIN_N16                     ; 662     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; s_axi_aresetn                                                                                                                                                                                   ; PIN_N16                     ; 489     ; Async. clear              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                            ; Location    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------+----------------------+------------------+---------------------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf|wire_sd17_outclk ; CLKCTRL_G14 ; 122     ; Global Clock         ; GCLK14           ; --                        ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf|wire_sd10_outclk     ; CLKCTRL_G10 ; 2       ; Global Clock         ; GCLK10           ; --                        ;
; clk_in                                                                                                                                                                                                                                          ; PIN_M16     ; 3363    ; Global Clock         ; GCLK9            ; --                        ;
; s_axi_aclk                                                                                                                                                                                                                                      ; PIN_P9      ; 1166    ; Global Clock         ; GCLK6            ; --                        ;
; s_axi_aresetn                                                                                                                                                                                                                                   ; PIN_N16     ; 489     ; Global Clock         ; GCLK8            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+---------------------+-----------+
; Name                ; Fan-Out   ;
+---------------------+-----------+
; s_axi_aresetn~input ; 661       ;
+---------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 62           ; 3            ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 186  ; 3                           ; 62                          ; 3                           ; 62                          ; 186                 ; 2           ; 0     ; None ; M10K_X11_Y41_N0, M10K_X11_Y38_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Two Independent 18x18         ; 4           ;
; Sum of two 18x18              ; 3           ;
; Total number of DSP blocks    ; 7           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 10          ;
+-------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                  ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                           ; Sum of two 18x18      ; DSP_X8_Y39_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                           ; Sum of two 18x18      ; DSP_X15_Y39_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|Add0~8                                                                                                           ; Sum of two 18x18      ; DSP_X15_Y37_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X33_Y35_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X33_Y41_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X8_Y33_N0  ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X15_Y31_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 5,972 / 140,056 ( 4 % )   ;
; C12 interconnects            ; 93 / 6,048 ( 2 % )        ;
; C2 interconnects             ; 1,662 / 54,648 ( 3 % )    ;
; C4 interconnects             ; 739 / 25,920 ( 3 % )      ;
; DQS bus muxes                ; 0 / 17 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )            ;
; Direct links                 ; 1,042 / 140,056 ( < 1 % ) ;
; Global clocks                ; 5 / 16 ( 31 % )           ;
; Local interconnects          ; 1,149 / 36,960 ( 3 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 76 / 5,984 ( 1 % )        ;
; R14/C12 interconnect drivers ; 121 / 9,504 ( 1 % )       ;
; R3 interconnects             ; 2,266 / 60,192 ( 4 % )    ;
; R6 interconnects             ; 2,962 / 127,072 ( 2 % )   ;
; Spine clocks                 ; 10 / 120 ( 8 % )          ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 2            ; 0            ; 0            ; 0            ; 186       ; 0            ; 0            ; 186       ; 186       ; 0            ; 79           ; 0            ; 0            ; 0            ; 0            ; 79           ; 0            ; 0            ; 0            ; 0            ; 79           ; 0            ; 0            ; 0            ; 0            ; 0            ; 93           ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 186          ; 184          ; 186          ; 186          ; 186          ; 0         ; 186          ; 186          ; 0         ; 0         ; 186          ; 107          ; 186          ; 186          ; 186          ; 186          ; 107          ; 186          ; 186          ; 186          ; 186          ; 107          ; 186          ; 186          ; 186          ; 186          ; 186          ; 93           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; rx_clk_n_in        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; frame_n_in         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_n_in[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_n_in[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_n_in[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_n_in[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_n_in[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_n_in[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enable             ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; txnrx              ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dac_sync_in        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dac_sync_out       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tdd_sync           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; tdd_sync_cntr      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_awaddr[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awprot[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awprot[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awprot[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awready      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_wstrb[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wstrb[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wstrb[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wstrb[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wready       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_bvalid       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_bresp[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_bresp[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_araddr[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_araddr[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_arprot[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_arprot[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_arprot[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_arready      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rvalid       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[24]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[25]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[26]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[27]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[28]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[29]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[30]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rdata[31]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rresp[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_rresp[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_clk_out          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rst_out            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; re_data_out[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; im_data_out[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_aclk         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_aresetn      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_bready       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_rready       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_in             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rx_clk_p_in        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awvalid      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wvalid       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_arvalid      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_awaddr[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[24]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[25]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[26]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[27]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[28]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[29]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[30]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[31]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; frame_p_in         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; s_axi_wdata[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; s_axi_wdata[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_p_in[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; frame_p_in(n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[0](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[1](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[2](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[3](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[4](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; data_p_in[5](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; c5_clock        ; c5_clock             ; 503.4             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[57]                                                               ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|ad_dcfilter:i_ad_dcfilter|data_d[1]                                                                                                              ; 0.635             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[4]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[13]     ; 0.631             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[7]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.628             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[3]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.628             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.628             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[2]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.626             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[60]                                                               ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_dcfilter:i_ad_dcfilter|data_d[4]                                                                                                              ; 0.625             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[58]                                                               ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_dcfilter:i_ad_dcfilter|data_d[2]                                                                                                              ; 0.625             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[12]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[13]     ; 0.625             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[57]                                                               ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_dcfilter:i_ad_dcfilter|data_d[1]                                                                                                              ; 0.625             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[7]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.625             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[12]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[13]     ; 0.624             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[2]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.624             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.623             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.622             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[5]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.622             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[7]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.622             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[12]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.622             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[2]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.621             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[5]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[13]     ; 0.620             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.620             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.616             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[13]     ; 0.614             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[11]     ; 0.613             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[10]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.613             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[11]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_x[13]    ; 0.613             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[11]     ; 0.611             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[5]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[11]     ; 0.610             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[5]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[13]     ; 0.609             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.609             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[13]     ; 0.609             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.608             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[5]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.604             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[9]                                                                                                        ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[9]                                      ; 0.598             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[11]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[11]                                     ; 0.598             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[12]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                     ; 0.597             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|sine[4]                                           ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[4]  ; 0.594             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|sine[11]                                          ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[11] ; 0.594             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[13]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[13]                                     ; 0.593             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[1]                                                                                                        ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[1]                                      ; 0.590             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|sine[7]                                           ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_rbn:auto_generated|dataa_input_reg[7]  ; 0.588             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[14]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                     ; 0.586             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[12]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[12]                                     ; 0.584             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[8]                                                                                                        ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[8]                                      ; 0.581             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[7]                                                                                                        ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[7]                                      ; 0.575             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[14]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[14]                                     ; 0.571             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|iqcor_coeff_1_r[10]                                                                                                       ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_iqcor:i_ad_iqcor|ad_mul:g_loop[0].i_mul_i|lpm_mult:i_lpm_mult|mult_vbn:auto_generated|datab_input_reg[10]                                     ; 0.567             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_z[11]     ; 0.542             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_z[11]     ; 0.540             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_y[13]     ; 0.539             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_z[11]     ; 0.539             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_y[6]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe|result_y[6]     ; 0.539             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_y[13]     ; 0.538             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_z[11]     ; 0.538             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_y[8]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe|result_y[8]     ; 0.538             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_incr_1[3]                                                                                                                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_1[1][15]                                                                                                              ; 0.538             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[13]     ; 0.537             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_x[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[13]     ; 0.536             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_x[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_x[13]     ; 0.536             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_z[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_z[11]     ; 0.536             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[11]     ; 0.535             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[13]     ; 0.535             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|dds_data[4]                                                                     ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_int[12]                                                                                      ; 0.535             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[7]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[11]     ; 0.534             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[11]     ; 0.534             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[9]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[11]     ; 0.533             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[11]     ; 0.533             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[13]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.531             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_x[13]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_x[13]     ; 0.528             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[11]     ; 0.528             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[11]     ; 0.526             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_y[13]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_y[13]     ; 0.525             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_y[8]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe|result_y[8]     ; 0.524             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_x[8]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_x[13]     ; 0.524             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[3]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.524             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe|result_z[5]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[11]     ; 0.523             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[11]     ; 0.523             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_x[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[13]     ; 0.519             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_x[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_x[13]     ; 0.519             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_z[11]     ; 0.516             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_z[1]      ; 0.516             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_z[3]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_z[11]     ; 0.515             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_y[13]     ; 0.515             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|dac_dds_incr_0[1]                                                                                                                ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|dac_dds_phase_0[1][14]                                                                                                              ; 0.514             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_y[1]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe|result_y[1]     ; 0.514             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[3]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_y[13]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[3]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_z[11]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_y[3]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe|result_y[3]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[2]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[11]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[3]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[11]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe|result_z[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_z[11]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_x[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[13]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_x[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_x[13]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_z[6]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe|result_z[11]     ; 0.513             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[13]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_y[13]     ; 0.512             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_z[4]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_z[11]     ; 0.512             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe|result_x[10]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe|result_x[13]     ; 0.512             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe|result_x[10]  ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe|result_x[13]     ; 0.512             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe|result_y[13] ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe|result_y[13]    ; 0.512             ;
; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe|result_y[1]   ; axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe|result_y[13]     ; 0.512             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5CEBA4F23C8 for design "spin_sensor_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 179 pins of 179 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (184028): 7 pin(s) must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin(s)
    Warning (184027): Pin frame_p_in must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 15
    Warning (184027): Pin data_p_in[0] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Warning (184027): Pin data_p_in[1] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Warning (184027): Pin data_p_in[2] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Warning (184027): Pin data_p_in[3] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Warning (184027): Pin data_p_in[4] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Warning (184027): Pin data_p_in[5] must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
Info (184025): 7 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "frame_p_in" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "frame_p_in(n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 15
    Info (184026): differential I/O pin "data_p_in[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "data_p_in[0](n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Info (184026): differential I/O pin "data_p_in[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "data_p_in[1](n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Info (184026): differential I/O pin "data_p_in[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "data_p_in[2](n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Info (184026): differential I/O pin "data_p_in[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "data_p_in[3](n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Info (184026): differential I/O pin "data_p_in[4]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "data_p_in[4](n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
    Info (184026): differential I/O pin "data_p_in[5]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "data_p_in[5](n)". File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/spin_sensor_top.v Line: 17
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf|sd17 with 114 fanout uses global clock CLKCTRL_G14
    Info (11162): axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf|sd10 with 6 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): clk_in~inputCLKENA0 with 3736 fanout uses global clock CLKCTRL_G9
    Info (11162): s_axi_aclk~inputCLKENA0 with 1165 fanout uses global clock CLKCTRL_G6
    Info (11162): s_axi_aresetn~inputCLKENA0 with 488 fanout uses global clock CLKCTRL_G8
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: '../../library/intel/common/up_xfer_status_constr.sdc'
Warning (332174): Ignored filter at up_xfer_status_constr.sdc(2): *up_xfer_status:i_xfer_status|up_xfer_toggle* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 2
Warning (332174): Ignored filter at up_xfer_status_constr.sdc(2): *up_xfer_status:i_xfer_status|d_xfer_state_m1* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 2
Warning (332049): Ignored set_false_path at up_xfer_status_constr.sdc(2): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 2
    Info (332050): set_false_path  -from [get_registers *up_xfer_status:i_xfer_status|up_xfer_toggle*]   -to [get_registers *up_xfer_status:i_xfer_status|d_xfer_state_m1*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 2
Warning (332049): Ignored set_false_path at up_xfer_status_constr.sdc(2): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 2
Warning (332174): Ignored filter at up_xfer_status_constr.sdc(3): *up_xfer_status:i_xfer_status|d_xfer_toggle* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 3
Warning (332174): Ignored filter at up_xfer_status_constr.sdc(3): *up_xfer_status:i_xfer_status|up_xfer_toggle_m1* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 3
Warning (332049): Ignored set_false_path at up_xfer_status_constr.sdc(3): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 3
    Info (332050): set_false_path  -from [get_registers *up_xfer_status:i_xfer_status|d_xfer_toggle*]    -to [get_registers *up_xfer_status:i_xfer_status|up_xfer_toggle_m1*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 3
Warning (332049): Ignored set_false_path at up_xfer_status_constr.sdc(3): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 3
Warning (332174): Ignored filter at up_xfer_status_constr.sdc(4): *up_xfer_status:i_xfer_status|d_xfer_data* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 4
Warning (332174): Ignored filter at up_xfer_status_constr.sdc(4): *up_xfer_status:i_xfer_status|up_data_status* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 4
Warning (332049): Ignored set_false_path at up_xfer_status_constr.sdc(4): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 4
    Info (332050): set_false_path  -from [get_registers *up_xfer_status:i_xfer_status|d_xfer_data*]      -to [get_registers *up_xfer_status:i_xfer_status|up_data_status*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 4
Warning (332049): Ignored set_false_path at up_xfer_status_constr.sdc(4): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_xfer_status_constr.sdc Line: 4
Info (332104): Reading SDC File: '../../library/intel/common/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: '../../library/intel/common/up_rst_constr.sdc'
Info (332104): Reading SDC File: '../../library/intel/common/up_clock_mon_constr.sdc'
Warning (332174): Ignored filter at up_clock_mon_constr.sdc(2): *up_clock_mon:i_clock_mon|d_count_run_m3* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 2
Warning (332174): Ignored filter at up_clock_mon_constr.sdc(2): *up_clock_mon:i_clock_mon|up_count_running_m1* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 2
Warning (332049): Ignored set_false_path at up_clock_mon_constr.sdc(2): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 2
    Info (332050): set_false_path  -from [get_registers *up_clock_mon:i_clock_mon|d_count_run_m3*] -to [get_registers *up_clock_mon:i_clock_mon|up_count_running_m1*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 2
Warning (332049): Ignored set_false_path at up_clock_mon_constr.sdc(2): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 2
Warning (332174): Ignored filter at up_clock_mon_constr.sdc(3): *up_clock_mon:i_clock_mon|up_count_run* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 3
Warning (332174): Ignored filter at up_clock_mon_constr.sdc(3): *up_clock_mon:i_clock_mon|d_count_run_m1* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 3
Warning (332049): Ignored set_false_path at up_clock_mon_constr.sdc(3): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 3
    Info (332050): set_false_path  -from [get_registers *up_clock_mon:i_clock_mon|up_count_run*]   -to [get_registers *up_clock_mon:i_clock_mon|d_count_run_m1*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 3
Warning (332049): Ignored set_false_path at up_clock_mon_constr.sdc(3): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 3
Warning (332174): Ignored filter at up_clock_mon_constr.sdc(4): *up_clock_mon:i_clock_mon|d_count* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 4
Warning (332174): Ignored filter at up_clock_mon_constr.sdc(4): *up_clock_mon:i_clock_mon|up_d_count* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 4
Warning (332049): Ignored set_false_path at up_clock_mon_constr.sdc(4): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 4
    Info (332050): set_false_path  -from [get_registers *up_clock_mon:i_clock_mon|d_count*]           -to [get_registers *up_clock_mon:i_clock_mon|up_d_count*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 4
Warning (332049): Ignored set_false_path at up_clock_mon_constr.sdc(4): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/library/intel/common/up_clock_mon_constr.sdc Line: 4
Info (332104): Reading SDC File: '../arradio/c5soc/system_constr.sdc'
Warning (332174): Ignored filter at system_constr.sdc(2): sys_clk could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 2
Warning (332049): Ignored create_clock at system_constr.sdc(2): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 2
    Info (332050): create_clock -period "20.000 ns" -name sys_clk  [get_ports {sys_clk}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 2
Warning (332174): Ignored filter at system_constr.sdc(3): rx_clk_in could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 3
Warning (332049): Ignored create_clock at system_constr.sdc(3): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 3
    Info (332050): create_clock -period 4.0 -name rx_clk [get_ports {rx_clk_in}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 3
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin} -multiply_by 2 -duty_cycle 50.00 -name {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]} {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk} {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk} {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|vco0ph[0]} -phase 180.00 -duty_cycle 50.00 -name {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk} {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|vcoph[0]} {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -phase 315.00 -duty_cycle 50.00 -name {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk} {if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd13|dinfiforx[0]}]
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd11|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd14|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd14|writeclk}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd12|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd12|writeclk}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd10|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd10|writeclk}]
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd9|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd8|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd8|writeclk}]
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd7|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd6|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd6|writeclk}]
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd5|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd4|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd4|writeclk}]
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd3|dinfiforx[0]}]
    Info (332110): set_multicycle_path -setup -start 4 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd2|writeclk}]
    Info (332110): set_multicycle_path -hold -start 3 -from [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd2|writeclk}]
    Info (332110): set_false_path -to [get_pins { if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|sd1|dinfiforx[0]}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at system_constr.sdc(9): tx_clk_out could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 9
Critical Warning (332049): Ignored create_generated_clock at system_constr.sdc(9): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 9
    Info (332050): create_generated_clock -name v_tx_clk -source [get_ports {rx_clk_in}] [get_ports {tx_clk_out}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 9
Warning (332049): Ignored create_generated_clock at system_constr.sdc(9): Argument -source is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 9
Warning (332174): Ignored filter at system_constr.sdc(11): rx_frame_in could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 11
Warning (332049): Ignored set_input_delay at system_constr.sdc(11): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 11
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_frame_in}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 11
Warning (332174): Ignored filter at system_constr.sdc(12): rx_data_in[0] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 12
Warning (332049): Ignored set_input_delay at system_constr.sdc(12): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 12
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_data_in[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 12
Warning (332174): Ignored filter at system_constr.sdc(13): rx_data_in[1] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 13
Warning (332049): Ignored set_input_delay at system_constr.sdc(13): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 13
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_data_in[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 13
Warning (332174): Ignored filter at system_constr.sdc(14): rx_data_in[2] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 14
Warning (332049): Ignored set_input_delay at system_constr.sdc(14): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 14
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_data_in[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 14
Warning (332174): Ignored filter at system_constr.sdc(15): rx_data_in[3] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 15
Warning (332049): Ignored set_input_delay at system_constr.sdc(15): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 15
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_data_in[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 15
Warning (332174): Ignored filter at system_constr.sdc(16): rx_data_in[4] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 16
Warning (332049): Ignored set_input_delay at system_constr.sdc(16): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 16
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_data_in[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 16
Warning (332174): Ignored filter at system_constr.sdc(17): rx_data_in[5] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 17
Warning (332049): Ignored set_input_delay at system_constr.sdc(17): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 17
    Info (332050): set_input_delay -add_delay -rise -max  1.2  -clock {v_rx_clk} [get_ports {rx_data_in[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 17
Warning (332049): Ignored set_input_delay at system_constr.sdc(18): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 18
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_frame_in}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 18
Warning (332049): Ignored set_input_delay at system_constr.sdc(19): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 19
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 19
Warning (332049): Ignored set_input_delay at system_constr.sdc(20): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 20
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 20
Warning (332049): Ignored set_input_delay at system_constr.sdc(21): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 21
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 21
Warning (332049): Ignored set_input_delay at system_constr.sdc(22): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 22
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 22
Warning (332049): Ignored set_input_delay at system_constr.sdc(23): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 23
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 23
Warning (332049): Ignored set_input_delay at system_constr.sdc(24): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 24
    Info (332050): set_input_delay -add_delay -rise -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 24
Warning (332049): Ignored set_input_delay at system_constr.sdc(25): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 25
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_frame_in}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 25
Warning (332049): Ignored set_input_delay at system_constr.sdc(26): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 26
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 26
Warning (332049): Ignored set_input_delay at system_constr.sdc(27): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 27
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 27
Warning (332049): Ignored set_input_delay at system_constr.sdc(28): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 28
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 28
Warning (332049): Ignored set_input_delay at system_constr.sdc(29): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 29
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 29
Warning (332049): Ignored set_input_delay at system_constr.sdc(30): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 30
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 30
Warning (332049): Ignored set_input_delay at system_constr.sdc(31): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 31
    Info (332050): set_input_delay -add_delay -fall -max  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 31
Warning (332049): Ignored set_input_delay at system_constr.sdc(32): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 32
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_frame_in}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 32
Warning (332049): Ignored set_input_delay at system_constr.sdc(33): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 33
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 33
Warning (332049): Ignored set_input_delay at system_constr.sdc(34): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 34
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 34
Warning (332049): Ignored set_input_delay at system_constr.sdc(35): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 35
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 35
Warning (332049): Ignored set_input_delay at system_constr.sdc(36): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 36
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 36
Warning (332049): Ignored set_input_delay at system_constr.sdc(37): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 37
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 37
Warning (332049): Ignored set_input_delay at system_constr.sdc(38): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 38
    Info (332050): set_input_delay -add_delay -fall -min  0.2  -clock {v_rx_clk} [get_ports {rx_data_in[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 38
Warning (332174): Ignored filter at system_constr.sdc(40): tx_frame_out could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 40
Warning (332174): Ignored filter at system_constr.sdc(40): v_tx_clk could not be matched with a clock File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 40
Warning (332049): Ignored set_output_delay at system_constr.sdc(40): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 40
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_frame_out}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 40
Warning (332049): Ignored set_output_delay at system_constr.sdc(40): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 40
Warning (332174): Ignored filter at system_constr.sdc(41): tx_data_out[0] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 41
Warning (332049): Ignored set_output_delay at system_constr.sdc(41): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 41
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 41
Warning (332049): Ignored set_output_delay at system_constr.sdc(41): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 41
Warning (332174): Ignored filter at system_constr.sdc(42): tx_data_out[1] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 42
Warning (332049): Ignored set_output_delay at system_constr.sdc(42): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 42
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 42
Warning (332049): Ignored set_output_delay at system_constr.sdc(42): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 42
Warning (332174): Ignored filter at system_constr.sdc(43): tx_data_out[2] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 43
Warning (332049): Ignored set_output_delay at system_constr.sdc(43): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 43
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 43
Warning (332049): Ignored set_output_delay at system_constr.sdc(43): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 43
Warning (332174): Ignored filter at system_constr.sdc(44): tx_data_out[3] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 44
Warning (332049): Ignored set_output_delay at system_constr.sdc(44): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 44
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 44
Warning (332049): Ignored set_output_delay at system_constr.sdc(44): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 44
Warning (332174): Ignored filter at system_constr.sdc(45): tx_data_out[4] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 45
Warning (332049): Ignored set_output_delay at system_constr.sdc(45): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 45
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 45
Warning (332049): Ignored set_output_delay at system_constr.sdc(45): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 45
Warning (332174): Ignored filter at system_constr.sdc(46): tx_data_out[5] could not be matched with a port File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 46
Warning (332049): Ignored set_output_delay at system_constr.sdc(46): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 46
    Info (332050): set_output_delay -add_delay -rise -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 46
Warning (332049): Ignored set_output_delay at system_constr.sdc(46): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 46
Warning (332049): Ignored set_output_delay at system_constr.sdc(47): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 47
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_frame_out}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 47
Warning (332049): Ignored set_output_delay at system_constr.sdc(47): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 47
Warning (332049): Ignored set_output_delay at system_constr.sdc(48): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 48
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 48
Warning (332049): Ignored set_output_delay at system_constr.sdc(48): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 48
Warning (332049): Ignored set_output_delay at system_constr.sdc(49): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 49
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 49
Warning (332049): Ignored set_output_delay at system_constr.sdc(49): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 49
Warning (332049): Ignored set_output_delay at system_constr.sdc(50): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 50
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 50
Warning (332049): Ignored set_output_delay at system_constr.sdc(50): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 50
Warning (332049): Ignored set_output_delay at system_constr.sdc(51): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 51
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 51
Warning (332049): Ignored set_output_delay at system_constr.sdc(51): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 51
Warning (332049): Ignored set_output_delay at system_constr.sdc(52): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 52
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 52
Warning (332049): Ignored set_output_delay at system_constr.sdc(52): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 52
Warning (332049): Ignored set_output_delay at system_constr.sdc(53): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 53
    Info (332050): set_output_delay -add_delay -rise -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 53
Warning (332049): Ignored set_output_delay at system_constr.sdc(53): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 53
Warning (332049): Ignored set_output_delay at system_constr.sdc(54): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 54
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_frame_out}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 54
Warning (332049): Ignored set_output_delay at system_constr.sdc(54): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 54
Warning (332049): Ignored set_output_delay at system_constr.sdc(55): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 55
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 55
Warning (332049): Ignored set_output_delay at system_constr.sdc(55): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 55
Warning (332049): Ignored set_output_delay at system_constr.sdc(56): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 56
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 56
Warning (332049): Ignored set_output_delay at system_constr.sdc(56): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 56
Warning (332049): Ignored set_output_delay at system_constr.sdc(57): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 57
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 57
Warning (332049): Ignored set_output_delay at system_constr.sdc(57): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 57
Warning (332049): Ignored set_output_delay at system_constr.sdc(58): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 58
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 58
Warning (332049): Ignored set_output_delay at system_constr.sdc(58): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 58
Warning (332049): Ignored set_output_delay at system_constr.sdc(59): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 59
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 59
Warning (332049): Ignored set_output_delay at system_constr.sdc(59): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 59
Warning (332049): Ignored set_output_delay at system_constr.sdc(60): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 60
    Info (332050): set_output_delay -add_delay -fall -max  1.2 -clock {v_tx_clk} [get_ports {tx_data_out[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 60
Warning (332049): Ignored set_output_delay at system_constr.sdc(60): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 60
Warning (332049): Ignored set_output_delay at system_constr.sdc(61): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 61
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_frame_out}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 61
Warning (332049): Ignored set_output_delay at system_constr.sdc(61): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 61
Warning (332049): Ignored set_output_delay at system_constr.sdc(62): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 62
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[0]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 62
Warning (332049): Ignored set_output_delay at system_constr.sdc(62): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 62
Warning (332049): Ignored set_output_delay at system_constr.sdc(63): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 63
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[1]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 63
Warning (332049): Ignored set_output_delay at system_constr.sdc(63): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 63
Warning (332049): Ignored set_output_delay at system_constr.sdc(64): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 64
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[2]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 64
Warning (332049): Ignored set_output_delay at system_constr.sdc(64): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 64
Warning (332049): Ignored set_output_delay at system_constr.sdc(65): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 65
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[3]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 65
Warning (332049): Ignored set_output_delay at system_constr.sdc(65): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 65
Warning (332049): Ignored set_output_delay at system_constr.sdc(66): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 66
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[4]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 66
Warning (332049): Ignored set_output_delay at system_constr.sdc(66): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 66
Warning (332049): Ignored set_output_delay at system_constr.sdc(67): Argument <targets> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 67
    Info (332050): set_output_delay -add_delay -fall -min  0.2 -clock {v_tx_clk} [get_ports {tx_data_out[5]}] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 67
Warning (332049): Ignored set_output_delay at system_constr.sdc(67): Argument -clock is not an object ID File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 67
Warning (332174): Ignored filter at system_constr.sdc(71): *axi_ad9361_lvds_if:i_dev_if|up_drp_locked_m1* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 71
Warning (332049): Ignored set_false_path at system_constr.sdc(71): Argument <to> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 71
    Info (332050): set_false_path  -to [get_registers *axi_ad9361_lvds_if:i_dev_if|up_drp_locked_m1*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 71
Warning (332174): Ignored filter at system_constr.sdc(75): *altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out* could not be matched with a register File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 75
Warning (332049): Ignored set_false_path at system_constr.sdc(75): Argument <from> is an empty collection File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 75
    Info (332050): set_false_path -from [get_registers *altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out*] File: D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/arradio/c5soc/system_constr.sdc Line: 75
Info (332104): Reading SDC File: 'constraints/spin_sensor_constraints_in.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin
Warning (332086): Ignoring clock spec: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk Reason: Clock derived from ignored clock: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_OUTPUT_COUNTER|divclk Reason: Clock derived from ignored clock: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk Reason: Clock derived from ignored clock: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|vcoph[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|refclkin
Warning (332086): Ignoring clock spec: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk Reason: Clock derived from ignored clock: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|vcoph[0].  Clock assignment is being ignored.
Warning (332060): Node: rx_clk_p_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altddio_out:i_altddio_enable|ddio_out_b2j:auto_generated|ddio_outa[0]~DFFHI0 is being clocked by rx_clk_p_in
Warning (332060): Node: s_axi_aclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register axi_ad9361:if_axi_ad9361|up_axi:i_up_axi|up_axi_awready_int is being clocked by s_axi_aclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000
    Warning (332056): Node: if_axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|pll_fclk~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 4.000
Warning (332061): Virtual clock v_rx_clk is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   26.041     c5_clock
    Info (332111):    4.000     v_rx_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 412 registers into blocks of type DSP block
    Extra Info (176220): Created 84 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 5.77 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:13
Info (144001): Generated suppressed messages file D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 162 warnings
    Info: Peak virtual memory: 6843 megabytes
    Info: Processing ended: Sat Jan 02 13:36:20 2021
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:04:34


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Salukat/Development/Software/AnalogDevices/AD9361/hdl/projects/spin_sensor/output_files/spin_sensor_top.fit.smsg.


