<stg><name>LINEAR</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:0 %Wt_Y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Wt_Y

]]></Node>
<StgValue><ssdm name="Wt_Y_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:1 %Wt_X_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Wt_X

]]></Node>
<StgValue><ssdm name="Wt_X_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:2 %Y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Y

]]></Node>
<StgValue><ssdm name="Y_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %X_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %X

]]></Node>
<StgValue><ssdm name="X_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %ifc7_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc7

]]></Node>
<StgValue><ssdm name="ifc7_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %ifc6_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc6_offset

]]></Node>
<StgValue><ssdm name="ifc6_offset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %ifc5_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc5_offset

]]></Node>
<StgValue><ssdm name="ifc5_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %ifc4_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc4_offset

]]></Node>
<StgValue><ssdm name="ifc4_offset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:8 %ifc3_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc3_offset

]]></Node>
<StgValue><ssdm name="ifc3_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:9 %ifc2_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc2_offset

]]></Node>
<StgValue><ssdm name="ifc2_offset_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %ifc1_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc1_offset

]]></Node>
<StgValue><ssdm name="ifc1_offset_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
.split:11 %Wt_Y_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="Wt_Y_c"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
.split:14 %X_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_c"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
.split:60 %iacts_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="iacts_stream"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="288" op_0_bw="64">
<![CDATA[
.split:63 %weight_buffer_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="288" op_0_bw="64">
<![CDATA[
.split:64 %weight_buffer_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="288" op_0_bw="64">
<![CDATA[
.split:65 %weight_buffer_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="288" op_0_bw="64">
<![CDATA[
.split:66 %weight_buffer_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="288" op_0_bw="64">
<![CDATA[
.split:67 %weight_buffer_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="288" op_0_bw="64">
<![CDATA[
.split:68 %weight_buffer_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="288" op_0_bw="64">
<![CDATA[
.split:69 %weight_buffer_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="288" op_0_bw="64">
<![CDATA[
.split:70 %weight_buffer_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="288" op_0_bw="64">
<![CDATA[
.split:71 %weight_buffer_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="288" op_0_bw="64">
<![CDATA[
.split:72 %weight_buffer_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="288" op_0_bw="64">
<![CDATA[
.split:73 %weight_buffer_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_10"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="288" op_0_bw="64">
<![CDATA[
.split:74 %weight_buffer_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="288" op_0_bw="64">
<![CDATA[
.split:75 %weight_buffer_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="288" op_0_bw="64">
<![CDATA[
.split:76 %weight_buffer_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_13"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="288" op_0_bw="64">
<![CDATA[
.split:77 %weight_buffer_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="288" op_0_bw="64">
<![CDATA[
.split:78 %weight_buffer_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="288" op_0_bw="64">
<![CDATA[
.split:79 %weight_buffer_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="288" op_0_bw="64">
<![CDATA[
.split:80 %weight_buffer_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_17"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="288" op_0_bw="64">
<![CDATA[
.split:81 %weight_buffer_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_18"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="288" op_0_bw="64">
<![CDATA[
.split:82 %weight_buffer_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_19"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="288" op_0_bw="64">
<![CDATA[
.split:83 %weight_buffer_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_20"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="288" op_0_bw="64">
<![CDATA[
.split:84 %weight_buffer_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_21"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="288" op_0_bw="64">
<![CDATA[
.split:85 %weight_buffer_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_22"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="288" op_0_bw="64">
<![CDATA[
.split:86 %weight_buffer_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_23"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="288" op_0_bw="64">
<![CDATA[
.split:87 %weight_buffer_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_24"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="288" op_0_bw="64">
<![CDATA[
.split:88 %weight_buffer_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_25"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="288" op_0_bw="64">
<![CDATA[
.split:89 %weight_buffer_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_26"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="288" op_0_bw="64">
<![CDATA[
.split:90 %weight_buffer_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_27"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="288" op_0_bw="64">
<![CDATA[
.split:91 %weight_buffer_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_28"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="288" op_0_bw="64">
<![CDATA[
.split:92 %weight_buffer_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_29"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="288" op_0_bw="64">
<![CDATA[
.split:93 %weight_buffer_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_30"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="288" op_0_bw="64">
<![CDATA[
.split:94 %weight_buffer_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_31"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="288" op_0_bw="64">
<![CDATA[
.split:95 %weight_buffer_V_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_32"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="288" op_0_bw="64">
<![CDATA[
.split:96 %weight_buffer_V_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_33"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="288" op_0_bw="64">
<![CDATA[
.split:97 %weight_buffer_V_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_34"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="288" op_0_bw="64">
<![CDATA[
.split:98 %weight_buffer_V_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_35"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="288" op_0_bw="64">
<![CDATA[
.split:99 %weight_buffer_V_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_36"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="288" op_0_bw="64">
<![CDATA[
.split:100 %weight_buffer_V_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_37"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="288" op_0_bw="64">
<![CDATA[
.split:101 %weight_buffer_V_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_38"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="288" op_0_bw="64">
<![CDATA[
.split:102 %weight_buffer_V_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_39"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="288" op_0_bw="64">
<![CDATA[
.split:103 %weight_buffer_V_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_40"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="288" op_0_bw="64">
<![CDATA[
.split:104 %weight_buffer_V_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_41"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="288" op_0_bw="64">
<![CDATA[
.split:105 %weight_buffer_V_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_42"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="288" op_0_bw="64">
<![CDATA[
.split:106 %weight_buffer_V_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_43"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="288" op_0_bw="64">
<![CDATA[
.split:107 %weight_buffer_V_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_44"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="288" op_0_bw="64">
<![CDATA[
.split:108 %weight_buffer_V_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_45"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="288" op_0_bw="64">
<![CDATA[
.split:109 %weight_buffer_V_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_46"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="288" op_0_bw="64">
<![CDATA[
.split:110 %weight_buffer_V_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_47"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="288" op_0_bw="64">
<![CDATA[
.split:111 %weight_buffer_V_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_48"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="288" op_0_bw="64">
<![CDATA[
.split:112 %weight_buffer_V_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_49"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="288" op_0_bw="64">
<![CDATA[
.split:113 %weight_buffer_V_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_50"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="288" op_0_bw="64">
<![CDATA[
.split:114 %weight_buffer_V_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_51"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="288" op_0_bw="64">
<![CDATA[
.split:115 %weight_buffer_V_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_52"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="288" op_0_bw="64">
<![CDATA[
.split:116 %weight_buffer_V_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_53"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="288" op_0_bw="64">
<![CDATA[
.split:117 %weight_buffer_V_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_54"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="288" op_0_bw="64">
<![CDATA[
.split:118 %weight_buffer_V_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_55"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="288" op_0_bw="64">
<![CDATA[
.split:119 %weight_buffer_V_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_56"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="288" op_0_bw="64">
<![CDATA[
.split:120 %weight_buffer_V_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_57"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="288" op_0_bw="64">
<![CDATA[
.split:121 %weight_buffer_V_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_58"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="288" op_0_bw="64">
<![CDATA[
.split:122 %weight_buffer_V_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_59"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="288" op_0_bw="64">
<![CDATA[
.split:123 %weight_buffer_V_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_60"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="288" op_0_bw="64">
<![CDATA[
.split:124 %weight_buffer_V_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_61"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="288" op_0_bw="64">
<![CDATA[
.split:125 %weight_buffer_V_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_62"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="288" op_0_bw="64">
<![CDATA[
.split:126 %weight_buffer_V_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_63"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="288" op_0_bw="64">
<![CDATA[
.split:127 %weight_buffer_V_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_64"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="288" op_0_bw="64">
<![CDATA[
.split:128 %weight_buffer_V_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_65"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="288" op_0_bw="64">
<![CDATA[
.split:129 %weight_buffer_V_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_66"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="288" op_0_bw="64">
<![CDATA[
.split:130 %weight_buffer_V_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_67"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="288" op_0_bw="64">
<![CDATA[
.split:131 %weight_buffer_V_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_68"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="288" op_0_bw="64">
<![CDATA[
.split:132 %weight_buffer_V_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_69"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="288" op_0_bw="64">
<![CDATA[
.split:133 %weight_buffer_V_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_V_70"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
.split:135 %iact_buffer_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="iact_buffer_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
.split:138 %weights_stream_V_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
.split:141 %weights_stream_V_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
.split:144 %weights_stream_V_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
.split:147 %weights_stream_V_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
.split:150 %weights_stream_V_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_4"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
.split:153 %weights_stream_V_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_5"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
.split:156 %weights_stream_V_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_6"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
.split:159 %weights_stream_V_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_7"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
.split:162 %weights_stream_V_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_8"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
.split:165 %weights_stream_V_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_9"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="64">
<![CDATA[
.split:168 %weights_stream_V_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_10"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="64">
<![CDATA[
.split:171 %weights_stream_V_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_11"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
.split:174 %weights_stream_V_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_12"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="64">
<![CDATA[
.split:177 %weights_stream_V_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_13"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
.split:180 %weights_stream_V_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_14"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="64">
<![CDATA[
.split:183 %weights_stream_V_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_15"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
.split:186 %weights_stream_V_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_16"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="64">
<![CDATA[
.split:189 %weights_stream_V_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_17"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="64">
<![CDATA[
.split:192 %weights_stream_V_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_18"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="64">
<![CDATA[
.split:195 %weights_stream_V_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_19"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="64">
<![CDATA[
.split:198 %weights_stream_V_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_20"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
.split:201 %weights_stream_V_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_21"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="64">
<![CDATA[
.split:204 %weights_stream_V_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_22"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="64">
<![CDATA[
.split:207 %weights_stream_V_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_23"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
.split:210 %weights_stream_V_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_24"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="64">
<![CDATA[
.split:213 %weights_stream_V_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_25"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="64">
<![CDATA[
.split:216 %weights_stream_V_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_26"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
.split:219 %weights_stream_V_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_27"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="64">
<![CDATA[
.split:222 %weights_stream_V_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_28"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="64">
<![CDATA[
.split:225 %weights_stream_V_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_29"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="64">
<![CDATA[
.split:228 %weights_stream_V_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_30"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="64">
<![CDATA[
.split:231 %weights_stream_V_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_stream_V_V_31"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="64">
<![CDATA[
.split:234 %output_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_buf_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="128" op_4_bw="64" op_5_bw="128" op_6_bw="64" op_7_bw="128" op_8_bw="64" op_9_bw="128" op_10_bw="64" op_11_bw="128" op_12_bw="64" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="288" op_73_bw="288" op_74_bw="288" op_75_bw="288" op_76_bw="288" op_77_bw="288" op_78_bw="288" op_79_bw="288" op_80_bw="288" op_81_bw="288" op_82_bw="288" op_83_bw="288" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32">
<![CDATA[
.split:239 %call_ln447 = call void @ReadFromMem, i128 %ifc1, i64 %ifc1_offset_read, i128 %ifc2, i64 %ifc2_offset_read, i128 %ifc3, i64 %ifc3_offset_read, i128 %ifc4, i64 %ifc4_offset_read, i128 %ifc5, i64 %ifc5_offset_read, i128 %ifc6, i64 %ifc6_offset_read, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %iact_buffer_V, i32 %iacts_stream, i32 %X_read, i32 %Y_read, i32 %Wt_X_read, i32 %Wt_Y_read, i32 %X_c, i32 %Wt_Y_c

]]></Node>
<StgValue><ssdm name="call_ln447"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:236 %call_ret8 = call i56 @Block_.split10_proc, i32 %Wt_X_read, i32 %Wt_Y_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="56">
<![CDATA[
.split:237 %block_num_x_loc_channel = extractvalue i56 %call_ret8

]]></Node>
<StgValue><ssdm name="block_num_x_loc_channel"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="28" op_0_bw="56">
<![CDATA[
.split:238 %block_num_y_cast_loc_channel = extractvalue i56 %call_ret8

]]></Node>
<StgValue><ssdm name="block_num_y_cast_loc_channel"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="128" op_4_bw="64" op_5_bw="128" op_6_bw="64" op_7_bw="128" op_8_bw="64" op_9_bw="128" op_10_bw="64" op_11_bw="128" op_12_bw="64" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="288" op_73_bw="288" op_74_bw="288" op_75_bw="288" op_76_bw="288" op_77_bw="288" op_78_bw="288" op_79_bw="288" op_80_bw="288" op_81_bw="288" op_82_bw="288" op_83_bw="288" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32">
<![CDATA[
.split:239 %call_ln447 = call void @ReadFromMem, i128 %ifc1, i64 %ifc1_offset_read, i128 %ifc2, i64 %ifc2_offset_read, i128 %ifc3, i64 %ifc3_offset_read, i128 %ifc4, i64 %ifc4_offset_read, i128 %ifc5, i64 %ifc5_offset_read, i128 %ifc6, i64 %ifc6_offset_read, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %iact_buffer_V, i32 %iacts_stream, i32 %X_read, i32 %Y_read, i32 %Wt_X_read, i32 %Wt_Y_read, i32 %X_c, i32 %Wt_Y_c

]]></Node>
<StgValue><ssdm name="call_ln447"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="131" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="0" op_38_bw="0">
<![CDATA[
.split:240 %call_ln451 = call void @RunDataFlow, i28 %block_num_x_loc_channel, i28 %block_num_y_cast_loc_channel, i32 %iacts_stream, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %output_buf_V

]]></Node>
<StgValue><ssdm name="call_ln451"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="0" op_38_bw="0">
<![CDATA[
.split:240 %call_ln451 = call void @RunDataFlow, i28 %block_num_x_loc_channel, i28 %block_num_y_cast_loc_channel, i32 %iacts_stream, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %output_buf_V

]]></Node>
<StgValue><ssdm name="call_ln451"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:235 %ifc7_c_channel = call i64 @entry_proc, i64 %ifc7_read

]]></Node>
<StgValue><ssdm name="ifc7_c_channel"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:241 %call_ln461 = call void @OutputBuffer, i128 %ifc1, i64 %ifc7_c_channel, i32 %X_c, i32 %Wt_Y_c, i32 %output_buf_V

]]></Node>
<StgValue><ssdm name="call_ln461"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:12 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @Wt_Y_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %Wt_Y_c, i32 %Wt_Y_c

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:15 %empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @X_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %X_c, i32 %X_c

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:17 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:18 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc2, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_28, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc3, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_36, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc4, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_25, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc5, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_35, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc1_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_42, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc1_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc2_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc2_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc3_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc3_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc4_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc4_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc5_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc5_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc6_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_29, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc6_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc7, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc7, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_38, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Wt_X

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_X, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_16, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_X, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Wt_Y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:61 %empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @iacts_stream_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %iacts_stream, i32 %iacts_stream

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="288" op_5_bw="288" op_6_bw="288" op_7_bw="288" op_8_bw="288" op_9_bw="288" op_10_bw="288" op_11_bw="288" op_12_bw="288" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="64" op_73_bw="64" op_74_bw="64">
<![CDATA[
.split:134 %specmemcore_ln411 = specmemcore void @_ssdm_op_SpecMemCore, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i64 666, i64 31, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln411"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:136 %specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer_V, i64 666, i64 30, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln422"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:137 %specmemcore_ln435 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer_V, i64 666, i64 30, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln435"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:139 %empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_0

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:142 %empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_1

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:145 %empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_2

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:148 %empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_3

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:151 %empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_4

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:154 %empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_5

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:157 %empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_6

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:160 %empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_7

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:163 %empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_8_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_8

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:166 %empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_9_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_9

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:169 %empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_10_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_10

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:172 %empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_11_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_11

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:175 %empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_12_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_12

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:178 %empty_284 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_13_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_13

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:179 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:181 %empty_285 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_14_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_14

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:184 %empty_286 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_15_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_15

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:187 %empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_16_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_16

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:190 %empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_17_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_17

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:191 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:193 %empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_18_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_18

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:196 %empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_19_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_19

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:199 %empty_291 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_20_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_20

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:200 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:202 %empty_292 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_21_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_21

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:203 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:205 %empty_293 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_22_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_22

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:208 %empty_294 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_23_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_23

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:209 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:211 %empty_295 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_24_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_24

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:212 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:214 %empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_25_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_25

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:215 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:217 %empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_26_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_26

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:220 %empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_27_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_27

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:221 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:223 %empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_28_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_28

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:224 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:226 %empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_29_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_29

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:227 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:229 %empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_30_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_30

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:232 %empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_31_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_31, i32 %weights_stream_V_V_31

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:233 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:241 %call_ln461 = call void @OutputBuffer, i128 %ifc1, i64 %ifc7_c_channel, i32 %X_c, i32 %Wt_Y_c, i32 %output_buf_V

]]></Node>
<StgValue><ssdm name="call_ln461"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0">
<![CDATA[
.split:242 %ret_ln462 = ret

]]></Node>
<StgValue><ssdm name="ret_ln462"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
