<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" OldID="entry.load.26, entry.load.32, entry.load.38, entry.load.44, entry.load.50, entry.load.56, entry.load.62, entry.load.68, entry.load.74, entry.load.80, entry.load.86, entry.load.92, entry.load.98, entry.load.104, entry.load.110, entry.load.116," ID="arrayidxseq" BundleName="gmem0" VarName="in" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16u&gt;, 0&gt;&amp;, int)" Length="16" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:53:29" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 5 has been inferred" OldID="entry.store.15, entry.store.21, entry.store.27, entry.store.33, entry.store.39," ID="arrayidxseq" BundleName="gmem1" VarName="out" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5u&gt;, 0&gt;&amp;, int)" Length="5" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 16 x 16bit words has been widened by 16: 1 x 256bit words" OldID="arrayidxseq," ID="wseq" BundleName="gmem0" VarName="in" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 16u&gt;, 0&gt;&amp;, int)" Length="1" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:53:29" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 2(bytes)" resolution="214-307" ID="arrayidxseq" BundleName="gmem1" VarName="out" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 5u&gt;, 0&gt;&amp;, int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:53:29" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 5 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="5" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

