$date
	Sat Apr 27 20:15:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SCPU_ctrl_tb $end
$var wire 1 ! RegWrite $end
$var wire 2 " MemtoReg [1:0] $end
$var wire 1 # MemRW $end
$var wire 1 $ Jump $end
$var wire 3 % ImmSel [2:0] $end
$var wire 1 & CPU_MIO $end
$var wire 1 ' Branch $end
$var wire 4 ( ALU_Control [3:0] $end
$var wire 1 ) ALUSrc_B $end
$var reg 3 * Fun3 [2:0] $end
$var reg 1 + Fun7 $end
$var reg 1 , MIO_ready $end
$var reg 5 - OPcode [4:0] $end
$var reg 32 . inst_for_test [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
x,
x+
bx *
x)
bx (
x'
x&
bx %
x$
x#
bx "
x!
$end
#5000
0,
#10000
0&
b0 (
0)
b0 "
1!
0#
0'
0$
b0 %
0+
b0 *
b1100 -
b100010000000010110011 .
#15000
b1 (
1+
b1000000000000001000000010110011 .
#20000
b101 (
0+
b100 *
b1000010100000010110011 .
#25000
b1000 (
b110 *
b1000010110000010110011 .
#30000
b1001 (
b111 *
b1000010111000010110011 .
#35000
b110 (
b101 *
b1000010101000010110011 .
#40000
b11 (
b10 *
b1000010010000010110011 .
#45000
b0 (
1)
b0 *
b100 -
b111110100000010000000010010011 .
#50000
b101 (
b100 *
b101000010100000010010011 .
#55000
b1000 (
b110 *
b100010110000010010011 .
#60000
b1001 (
b111 *
b10111000010010011 .
#65000
b110 (
b101 *
b10100010101000010010011 .
#70000
b11 (
1+
b10 *
b11111111111100010010000010010011 .
#75000
b0 (
b1 "
0+
b0 -
b100000010010000010000011 .
#80000
b0 "
0!
1#
b1 %
b1000 -
b110000001010100000100011 .
#85000
b1 (
0)
0#
1'
b10 %
1+
b0 *
b11000 -
b11111110000100001000101011100011 .
#90000
b0 (
b10 "
1!
0'
1$
b11 %
b111 *
b11011 -
b11111001110111111111000001101111 .
#95000
0+
b0 *
b111111111000000000000011101111 .
#150000
