<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6136707 - Seed layers for interconnects and methods for fabricating such seed layers - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Seed layers for interconnects and methods for fabricating such seed layers"><meta name="DC.contributor" content="Uri Cohen" scheme="inventor"><meta name="DC.contributor" content="Cohen; Uri" scheme="assignee"><meta name="DC.date" content="1999-10-2" scheme="dateSubmitted"><meta name="DC.description" content="One embodiment of the present invention is a method for making metallic interconnects including: (a) forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening; (b) depositing a barrier layer over the field and inside surfaces of the at least one opening; (c) depositing a first seed layer over the barrier layer using a first deposition technique; (d) depositing a second seed layer over the first seed layer using a second deposition technique, the first and second deposition techniques being different; and (e) electroplating a metallic layer over the second seed layer, the electroplated metallic layer including a material selected from a group consisting of Cu, Ag, or alloys including one or more of these metals."><meta name="DC.date" content="2000-10-24" scheme="issued"><meta name="DC.relation" content="US:6069068" scheme="references"><meta name="DC.relation" content="US:6087711" scheme="references"><meta name="citation_patent_number" content="US:6136707"><meta name="citation_patent_application_number" content="US:09/410,898"><link rel="canonical" href="http://www.google.com/patents/US6136707"/><meta property="og:url" content="http://www.google.com/patents/US6136707"/><meta name="title" content="Patent US6136707 - Seed layers for interconnects and methods for fabricating such seed layers"/><meta name="description" content="One embodiment of the present invention is a method for making metallic interconnects including: (a) forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening; (b) depositing a barrier layer over the field and inside surfaces of the at least one opening; (c) depositing a first seed layer over the barrier layer using a first deposition technique; (d) depositing a second seed layer over the first seed layer using a second deposition technique, the first and second deposition techniques being different; and (e) electroplating a metallic layer over the second seed layer, the electroplated metallic layer including a material selected from a group consisting of Cu, Ag, or alloys including one or more of these metals."/><meta property="og:title" content="Patent US6136707 - Seed layers for interconnects and methods for fabricating such seed layers"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("-lfsU4KeBtTMsASVuYGIBw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("-lfsU4KeBtTMsASVuYGIBw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6136707?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6136707"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=e9ZRBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6136707&amp;usg=AFQjCNF9tILqYGgyKlDCWyIod_M04ILQVA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6136707.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6136707.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6136707" style="display:none"><span itemprop="description">One embodiment of the present invention is a method for making metallic interconnects including: (a) forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening; (b) depositing a barrier layer over...</span><span itemprop="url">http://www.google.com/patents/US6136707?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6136707 - Seed layers for interconnects and methods for fabricating such seed layers</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6136707 - Seed layers for interconnects and methods for fabricating such seed layers" title="Patent US6136707 - Seed layers for interconnects and methods for fabricating such seed layers"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6136707 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/410,898</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 24, 2000</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Oct 2, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 2, 1999</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09410898, </span><span class="patent-bibdata-value">410898, </span><span class="patent-bibdata-value">US 6136707 A, </span><span class="patent-bibdata-value">US 6136707A, </span><span class="patent-bibdata-value">US-A-6136707, </span><span class="patent-bibdata-value">US6136707 A, </span><span class="patent-bibdata-value">US6136707A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Uri+Cohen%22">Uri Cohen</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Cohen%3B+Uri%22">Cohen; Uri</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6136707.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6136707.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6136707.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (81),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (11),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6136707&usg=AFQjCNFB3f4MmB2hcXlUUIa1oLFW7HMRjw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6136707&usg=AFQjCNH1OWsL6dIOM5zctkBbw2AqqyHEyQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6136707A%26KC%3DA%26FT%3DD&usg=AFQjCNGc-EuiSNLLiceGU3llmD6LRpJxoQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54674255" lang="EN" load-source="patent-office">Seed layers for interconnects and methods for fabricating such seed layers</invention-title></span><br><span class="patent-number">US 6136707 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA38144574" lang="EN" load-source="patent-office"> <div class="abstract">One embodiment of the present invention is a method for making metallic interconnects including: (a) forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening; (b) depositing a barrier layer over the field and inside surfaces of the at least one opening; (c) depositing a first seed layer over the barrier layer using a first deposition technique; (d) depositing a second seed layer over the first seed layer using a second deposition technique, the first and second deposition techniques being different; and (e) electroplating a metallic layer over the second seed layer, the electroplated metallic layer including a material selected from a group consisting of Cu, Ag, or alloys including one or more of these metals.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(2)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6136707-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6136707-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6136707-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6136707-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(38)</span></span></div><div class="patent-text"><div mxw-id="PCLM59583547" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A method for making metallic interconnects comprising:<div class="claim-text">forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening;</div> <div class="claim-text">depositing a barrier layer over the field and inside surfaces of the at least one opening;</div> <div class="claim-text">depositing a first seed layer over the barrier layer using a first deposition technique;</div> <div class="claim-text">depositing a second seed layer over the first seed layer using a second deposition technique, the first and second deposition techniques being different; and</div> <div class="claim-text">electroplating a metallic layer over the second seed layer, the electroplated metallic layer comprising a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The method of claim 1 wherein the electroplated metallic layer comprises Cu.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The method of claim 1 wherein the electroplated metallic layer comprises Ag.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The method of claim 2 further comprising:<div class="claim-text">substantially removing electroplated copper overlying the opening and overlying the field, and removing the seed layers and the barrier layer overlying the field, wherein the removing comprises one or more of a mechanical polishing technique, a chemical mechanical polishing technique, a wet etching technique, and a dry etching technique.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The method of claim 1 wherein the first and second seed layers comprise a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method of claim 1 wherein the first and second seed layers comprise Cu.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The method of claim 1 wherein the barrier layer is selected from a group consisting of Ta, TaN<sub>X</sub>, Cr, CrN<sub>X</sub>, Ti, TiN<sub>X</sub>, W, WN<sub>X</sub>, or alloys comprising one or more of these materials.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The method of claim 1 wherein the barrier layer is deposited by a chemical vapor deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The method of claim 1 wherein the barrier layer is deposited by a physical vapor deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The method of claim 1 wherein the barrier layer has a thickness in a range of about 30 Å to about 500 Å.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The method of claim 1 wherein the barrier layer has a thickness in a range of about 50 Å to about 300 Å.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The method of claim 1 wherein the first deposition technique comprises a conformal deposition technique and the second deposition technique comprises a non-conformal deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The method of claim 12 wherein:<div class="claim-text">the conformal deposition technique comprises a chemical vapor deposition (CVD) technique or an electroless technique; and</div> <div class="claim-text">the non-conformal deposition technique comprises a physical vapor deposition (PVD) technique.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. The method of claim 12 wherein the conformal deposition technique is a chemical vapor deposition (CVD) technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The method of claim 12 wherein the first seed layer and the second seed layer comprise a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The method of claim 12 wherein the first and second seed layers comprise Cu.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The method of claim 12 wherein the first seed layer has a thickness in a range of about 50 Å to about 500 Å over the field and the second seed layer has a thickness in a range of about 100 Å to about 2,000 Å over the field.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The method of claim 12 wherein the first seed layer has a thickness in a range of about 100 Å to about 300 Å over the field and the second seed layer has a thickness in a range of about 300 Å to about 1,000 Å over the field.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The method of claim 12 further comprising depositing at least one additional seed layer over the second seed layer prior to electroplating.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The method of claim 19 wherein depositing at least one additional seed layer comprises using a conformal deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The method of claim 20 wherein the first deposition technique comprises a chemical vapor deposition technique, the second deposition technique comprises a physical vapor deposition technique, and depositing at least one additional seed layer comprises using a chemical vapor deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. The method of claim 12 further comprising depositing at least one additional seed layer under the first seed layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" class="claim">
      <div class="claim-text">23. The method of claim 22 wherein depositing at least one additional seed layer comprises using a non-conformal deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" class="claim">
      <div class="claim-text">24. The method of claim 23 wherein depositing at least one additional seed layer comprises using a physical vapor deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" class="claim">
      <div class="claim-text">25. The method of claim 1 wherein the first deposition technique comprises a non-conformal deposition technique and the second deposition technique comprises a conformal deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" class="claim">
      <div class="claim-text">26. The method of claim 25 wherein:<div class="claim-text">the non-conformal deposition technique comprises a physical vapor deposition (PVD) technique; and</div> <div class="claim-text">the conformal deposition technique comprises a chemical vapor deposition (CVD) technique, or an electroless technique.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" class="claim">
      <div class="claim-text">27. The method of claim 25 wherein the conformal deposition technique is a chemical vapor deposition (CVD) technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" class="claim">
      <div class="claim-text">28. The method of claim 25 wherein the first seed layer and the second seed layer comprise a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" class="claim">
      <div class="claim-text">29. The method of claim 25 wherein the first and second seed layers comprise Cu.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" class="claim">
      <div class="claim-text">30. The method of claim 25 wherein the first seed layer has a thickness in a range of about 100 Å to about 2,000 Å over the field and the second seed layer has a thickness in a range of about 50 Å to about 500 Å over the field.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" class="claim">
      <div class="claim-text">31. The method of claim 25 wherein the first seed layer has a thickness in a range of about 300 Å to about 1,000 Å over the field and the second seed layer has a thickness in a range of about 100 Å to about 300 Å over the field.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" class="claim">
      <div class="claim-text">32. The method of claim 25 further comprising depositing at least one additional seed layer over the second seed layer prior to electroplating.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" class="claim">
      <div class="claim-text">33. The method of claim 32 wherein depositing at least one additional seed layer comprises using a non-conformal deposition technique.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="34" class="claim">
      <div class="claim-text">34. The method of claim 33 wherein the first deposition technique comprises a physical vapor deposition technique, the second deposition technique comprises a chemical vapor deposition technique, and depositing at least one additional seed layer comprises using a physical vapor deposition technique.</div>
    </div>
    </div> <div class="claim"> <div num="35" class="claim">
      <div class="claim-text">35. A method for making copper interconnects comprising:<div class="claim-text">forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening;</div> <div class="claim-text">depositing a barrier layer over the patterned insulating layer including overlying the field and inside surfaces of the at least one opening, the barrier layer comprising a refractory metal or an alloy comprising a refractory metal;</div> <div class="claim-text">chemical vapor depositing a first copper seed layer over the barrier layer, the first copper seed layer substantially continuously covering inside surfaces of the at least one opening;</div> <div class="claim-text">physical vapor depositing a second copper seed layer over the first copper seed layer; and</div> <div class="claim-text">electroplating copper over the second seed layer.</div> </div>
    </div>
    </div> <div class="claim"> <div num="36" class="claim">
      <div class="claim-text">36. A method for making copper interconnects comprising:<div class="claim-text">forming a patterned insulating layer over a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening;</div> <div class="claim-text">depositing a barrier layer over the patterned insulating layer including overlying the field and inside surfaces of the at least one opening, the barrier layer comprising a refractory metal or an alloy comprising a refractory metal;</div> <div class="claim-text">physical vapor depositing a first copper seed layer over the barrier layer;</div> <div class="claim-text">chemical vapor depositing a second copper seed layer over the first copper seed layer; and</div> <div class="claim-text">electroplating copper over the second seed layer.</div> </div>
    </div>
    </div> <div class="claim"> <div num="37" class="claim">
      <div class="claim-text">37. A method for making metallic interconnects comprising:<div class="claim-text">forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening;</div> <div class="claim-text">depositing a barrier layer over the field and inside surfaces of the at least one opening;</div> <div class="claim-text">depositing two or more seed layers over the barrier layer using two or more different deposition techniques; and</div> <div class="claim-text">electroplating a metallic layer over the two or more seed layers, the electroplated metallic layer comprising a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</div> </div>
    </div>
    </div> <div class="claim"> <div num="38" class="claim">
      <div class="claim-text">38. Copper filled via or trench interconnects on a substrate comprising:<div class="claim-text">a patterned insulating layer formed on the substrate, the patterned insulating layer including at least one opening;</div> <div class="claim-text">a barrier layer formed over the patterned insulating layer, including inside surfaces of the at least one opening;</div> <div class="claim-text">a first seed layer deposited over the barrier layer, including inside surfaces of the at least one opening;</div> <div class="claim-text">a second seed layer deposited over the first seed layer; and</div> <div class="claim-text">an electroplated metallic layer deposited over the second deposited seed layer, said metallic layer comprising a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67553744" lang="EN" load-source="patent-office" class="description">
    <heading>TECHNICAL FIELD OF THE INVENTION</heading> <p>The present invention pertains to the field of electroplating metals or alloys for filling high aspect ratio openings, such as trenches and vias, for semiconductor metallization interconnects, thin film heads, or micromachined Microelectromechanical Systems (MEMS) devices. In particular, embodiments of the present invention provide improved seed layers for electroplating copper or silver interconnects in semiconductor devices and methods for fabricating such improved seed layers. The improved seed layers facilitate reliable, void-free filling of small openings with high aspect ratios for so called "Damascene" and "Dual Damascene" copper and/or silver interconnects.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>As is well known in the prior art, filling trenches and/or vias formed on a wafer by electroplating copper metal to form semiconductor device interconnects (often referred to as a "Damascene" or a "Dual Damascene" process), requires that a metallization layer (often referred to in the art as a seed layer or a base layer) be formed over the wafer surface. As is also well known in the prior art, the seed layer is required: (a) to provide a low-resistance electrical path (to enables uniform electroplating over the wafer surface); (b) to adhere well to the wafer surface (usually to an oxide-containing a dielectric film such as SiO<sub>2</sub>, SiO<sub>X</sub>, or SiO<sub>X</sub> N<sub>y</sub>); and (c) to be compatible with subsequent electroplating copper thereon.</p>
    <p>As is well known, the requirement of providing a low-resistance electrical path is fulfilled by choosing the seed layer to be comprised of an adequately thick, low-resistivity material.</p>
    <p>As is further well known, since copper has a rather poor adhesion to oxide surfaces, the requirement of adhering well to the wafer surface is typically fulfilled by disposing an intermediary barrier (or adhesion) metallic layer having a strong affinity for oxygen atoms under the seed layer. As is well known in the prior art, the barrier metallic layer is formed prior to the seed layer to provide good adhesion: (a) to the oxide surface underneath it (the barrier layer provides good adhesion to the oxide surface by sharing oxygen atoms) and (b) to the seed layer above it (the barrier metallic layer provides good adhesion to the seed layer by metal to metal bonds). The barrier layer is often also referred to as an "adhesion layer" or a "liner". In addition to providing good adhesion, the barrier layer also serves to mitigate copper out-diffusion directly into the device, or indirectly (through an insulating or a dielectric layer) into the device. As is well known in the prior art, the barrier layer is usually chosen from the refractory metals or their alloys, such as for example, Ta, TaN<sub>X</sub>, Cr, CrN<sub>X</sub>, Ti, TiN<sub>X</sub>, W, WN<sub>X</sub>, and other alloys containing one or more of these materials.</p>
    <p>As is still further well known, the requirement of being compatible with electroplating copper is fulfilled by choosing a seed layer that does not react spontaneously (i.e., by displacement) with copper electrolyte used during the electroplating. This is satisfied by requiring that the seed layer does not comprise a metal or alloy that is less noble than copper.</p>
    <p>Typically, a seed layer comprises a copper layer that is deposited by a "dry" technique, such as by physical vapor deposition ("PVD"), including but not limited to sputtering or evaporation, or by chemical vapor deposition ("CVD"). However, the seed layer may also be deposited by a "wet" electroless plating process. In such cases, the copper seed layer thickness is typically in a range of about 300 Å to about 2,000 Å on the field (i.e., the top surface of the wafer outside trenches and via openings). In such cases, the barrier layer is typically deposited to a thickness of about 50 Å to about 500 Å (on the field) by either a PVD or a CVD technique.</p>
    <p>The PVD techniques include, for example and without limitation, techniques such as evaporation and various sputtering techniques, such as DC and/or RF plasma sputtering, bias sputtering, magnetron sputtering, ion plating, or Ionized Metal Plasma (IMP) sputtering. As is well known in the art, in general, due to their anisotropic and directional ("line of sight") nature, the PVD techniques produce non-conformal deposition. The CVD techniques include, for example and without limitation, thermal CVD, Plasma Enhanced CVD ("PECVD"), Low Pressure CVD ("LPCVD"), High Pressure CVD ("HPCVD"), and Metal Organo CVD ("MOCVD"). For example, one precursor used for CVD Cu is Cupraselect™ which is a precursor of Schumacher, Inc. As is well known in the art, in general, due to their isotropic and non-directional nature, the CVD and the electroless techniques produce conformal deposition, with substantially uniform thickness over the entire surface, including over the field and the bottom and sidewall surfaces of the openings.</p>
    <p>Aspect ratio ("AR") is typically defined as a ratio between a vertical dimension, D (depth), of an opening and its smallest lateral dimension, W (width, or diameter): AR=D/W. Usually, in electroplating metals or alloys to fill patterns having high aspect ratio openings (for example, in an insulator or a dielectric), the electroplating rate inside openings is slower than the rate outside openings (i.e., on the field). Further, the higher the AR of the openings, the slower the electroplating rate is inside. This results in poor or incomplete filling (voids) of high AR openings, when compared with results achieved with low AR openings. To overcome this problem in the prior art, commercial copper electrolytes contain additives that adsorb and locally inhibit (or suppress) growth outside the openings (i.e., on the field). Further, growth inhibition inside the openings is decreased from that achieved outside the openings due to slow replenishment of the additives inside the openings as compared with replenishment of the additives on the field. As a result, the deposition rate inside the openings is faster than outside, thereby facilitating void-free copper fill. Other well known reasons for voids in copper electrofill include discontinuous (or incomplete coverage of) seed layers inside the openings, and pinching-off of opening walls (for example, by overhangs of the top corners) prior to plating.</p>
    <p>The openings may consist of vias, trenches, or patterned photoresist. As is well known, in damascene or dual damascene processes, an insulating or a dielectric layer is pattern-etched to form openings therein. Next, a barrier (or an adhesion) metallic layer and a seed layer are deposited over the insulating layer to metallize its field (the surface surrounding openings), as well as the sidewalls and bottom surfaces of the openings. Next, copper electroplating is performed over the entire metallized surface, including the top surface (the field) surrounding the openings, and inside the patterned openings. Finally, excess plated copper overlying the openings and the top surface (the field) of the insulating layer, as well as the barrier and seed layers on the field, are removed, for example, by a mechanical polishing or by a chemical mechanical polishing ("CMP") technique. The end result is copper filled openings (trenches and vias), including bottom and sidewall surfaces lined by the barrier and seed layers. In today's most advanced copper filling processes for trenches and vias, the openings have ARs as high as 5:1 (D=1.25 μm; W=0.25 μm). Future trenches and vias openings will likely require W=0.13-0.18 μm, or narrower, and AR=6:1-10:1, or larger.</p>
    <p>As semiconductor device dimensions continue to shrink, there is an ever increasing demand for narrower interconnect cross-sections and, thus, smaller openings and larger aspect ratios (AR) during the copper electrofill. To ensure void-free copper filling, the seed layer inside the openings must completely cover the bottom and the sidewall surfaces inside the openings without discontinuities, or else there will be voids in the copper electrofill. On the other hand, the seed layer must not be so thick on the sidewalls that it pinches-off the very narrow openings and should not overhang the top corners of the openings so that it pinches-off the very small openings. Similarly, the barrier layer must also be continuous inside the openings. In contrast to these requirements with respect to the openings, the seed layer must be sufficiently thick on the top surface (the field) to provide a low-resistive electrical path that facilitates uniform plating across the surface of the wafer. That is, the seed layer must be sufficiently thick on the field to avoid radial non-uniformity across the wafer caused by a voltage (or IR) drop between a contact at the edge of the wafer to the center of the wafer. Any voltage drop (and resulting non-uniformity therefrom) becomes more severe as the resistance of the seed layer increases due to high resistivity and/or insufficient thickness. To ensure a sufficiently low-resistance seed layer, it is now common to deposit a copper seed layer to a thickness of about 1,000 Å to about 2,000 Å on the top surface (field) by a PVD technique, or to a thickness of about 300 Å to about 1,000 Å by a CVD technique.</p>
    <p>However, neither of these techniques satisfies all of the above-identified requirements. The non-conformal PVD techniques, while providing adequate thickness on the field, fail to provide continuous and complete step coverage inside very narrow openings with large AR. They also result in substantial overhangs at the top corners of the openings. The conformal CVD or electroless techniques, on the other hand, while providing continuous and complete step coverage of the seed layer inside very narrow openings, pinch-off the small openings when used at thicknesses required on the field for a low-resistance electrical path. As a result, typical conformal CVD or electroless seed layers are too thin on the field and too thick inside the very narrow openings.</p>
    <p>As one can readily appreciate from the above, a need exists in the art for a method for void-free copper filling of very narrow openings having high aspect ratios.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Embodiments of the present invention advantageously satisfy the above-identified need in the art and provide a method for void-free copper or silver filling of small openings having high aspect ratios.</p>
    <p>One embodiment of the present invention is a method for making metallic interconnects comprising: (a) forming a patterned insulating layer on a substrate, the patterned insulating layer including at least one opening and a field surrounding the at least one opening; (b) depositing a barrier layer over the field and inside surfaces of the at least one opening; (c) depositing a first seed layer over the barrier layer using a first deposition technique; (d) depositing a second seed layer over the first seed layer using a second deposition technique, the first and second deposition techniques being different; and (e) electroplating a metallic layer over the second seed layer, the electroplated metallic layer comprising a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.</p>
    <heading>BRIEF DESCRIPTION OF THE FIGURES</heading> <p>FIG. 1 shows a cross-sectional view of an inventive structure formed in accordance with a preferred embodiment of the present invention wherein a first, conformal seed layer is deposited over a barrier layer, followed by a second, non-conformal seed layer deposited over the first, conformal seed layer;</p>
    <p>FIG. 2 shows a cross-sectional view of the inventive structure of FIG. 1 after removing excess plated copper or silver overlying an opening and the field, as well as removing the seed layers and barrier layer overlying the field surrounding the opening;</p>
    <p>FIG. 3 shows a cross-sectional view of an inventive structure formed in accordance with an alternative embodiment of the present invention wherein a first, non-conformal seed layer is deposited over a barrier layer, followed by a second, conformal seed layer deposited over the first, non-conformal seed layer; and</p>
    <p>FIG. 4 shows a cross-sectional view of the inventive structure of FIG. 3 after removing excess plated copper or silver overlying an opening and the field, as well as removing the seed layers and barrier layer overlying the field surrounding the opening.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>FIG. 1 shows a cross-sectional view of an inventive structure formed in accordance with a preferred embodiment of the present invention wherein a first, conformal seed layer is deposited over a barrier layer, followed by a second, non-conformal seed layer deposited over the first, conformal seed layer. The conformal seed layer provides continuous and complete step coverage inside the openings, while the non-conformal seed layer provides a low resistance electrical path over the top surface (field) surrounding the openings to enable uniform plating across the substrate (or wafer).</p>
    <p>In accordance with the preferred embodiment of the inventive method of the present invention, barrier layer 18 is deposited over the entire surface of wafer 10, including over patterned insulating layer 12 (having had opening 16 patterned therein in accordance with any one of a number of methods that are well known to those of ordinary skill in the art), using a conformal Chemical Vapor Deposition ("CVD") technique. Although the term barrier layer is used, it should be understood by those of ordinary skill in the art that the term barrier layer includes examples wherein: (a) the barrier layer acts both as an adhesion layer and as a barrier layer; (b) a barrier layer separate from an adhesion layer is used; and (c) a multiplicity of layers is used, some acting as adhesion layers, some acting as barrier layers, or some acting as both. Further, although the term wafer is used, this also includes the term substrate as it is used in the art. Still further, although the present invention is described in the context of opening 16, in practice, a multiplicity of openings are patterned and filled in accordance with the present invention.</p>
    <p>Advantageously, in accordance with the present invention, the use of a CVD technique to deposit barrier layer 18 ensures substantially complete and continuous coverage of the bottom and sidewall surfaces inside opening 16. However, it is within the scope of the present invention that barrier layer 18 may also be deposited using a Physical Vapor Deposition ("PVD") technique that provides continuous bottom and sidewall coverage. In accordance with the present invention, barrier layer 18 may comprise, for example and without limitation, a material selected from Ta, TaN<sub>X</sub>, Cr, CrN<sub>X</sub>, Ti, TiN<sub>X</sub>, W, WN<sub>X</sub>, and other alloys containing one or more of these materials. Further, the thickness of barrier layer 18 can be in a range of about 30 Å to about 500 Å, and more preferably in a range of about 50 Å to about 300 Å. Since barrier layer 18 occupies a certain fraction of interconnects formed in accordance with the present invention, and since barrier layer 18 has a relatively large resistivity, its thickness should be minimized. However, the thickness of barrier layer 18 should be sufficiently large to mitigate copper out-diffusion and to provide complete bottom and sidewall coverage inside opening 16. Many CVD techniques and PVD techniques are well known to those of ordinary skill in the art for forming barrier layer 18.</p>
    <p>Next, conformal seed layer 20 is deposited over barrier layer 18. Conformal seed layer 20 can be preferably deposited by using a CVD technique, but it can also be deposited by using an electroless technique. Many CVD techniques and electroless techniques are well known to those of ordinary skill in the art for forming conformal seed layer 20. The thickness of conformal seed layer 20 can be in a range of about 50 Å to about 500 Å, and more preferably in a range of about 100 Å to about 300 Å. Finally, non-conformal seed layer 22 is deposited over conformal seed layer 20. Non-conformal seed layer 22 can be preferably obtained using a PVD technique. Many PVD techniques are well known to those of ordinary skill in the art for forming non-conformal seed layer 22. The thickness of non-conformal seed layer 22 can be in a range of about 100 Å to about 2,000 Å, and more preferably in a range of about 300 Å to about 1,000 Å (in the field).</p>
    <p>In accordance with the present invention, the conformal and non-conformal seed layers may comprise the same material, or they may comprise different materials. Although copper is commonly used as a seed layer, a highly conductive silver (Ag) layer can also be used. In fact, Ag has lower resistivity than that of Cu and, therefore, can be formed with a smaller thickness than that required when using Cu. Thus, conformal seed layer 20 and non-conformal seed layer 22 may comprise, for example, a material selected from Cu, Ag, or alloys comprising one or more of these metals.</p>
    <p>Due to the non-directional, isotropic nature of CVD deposition techniques, the thickness of the CVD layers is substantially uniform over the entire surface (i.e., conformal), including over field 14, and over bottom and sidewall surfaces inside opening 16. In reality, however, even the best conformal CVD layers are thicker over the field than inside the openings. In fact, it is quite common for CVD Cu seed layers inside openings to have a thickness of about 80% of that over the field. In addition, the thickness of a CVD barrier layer inside the openings is typically only about 50% of that over the field. Thus, even the best CVD layers exhibit some overhang at the top corners of the openings.</p>
    <p>The following presents an example of a preferred embodiment of the inventive method for 0.18 μm wide vias or trenches. In accordance with the preferred embodiment, one deposits, by a CVD technique, a barrier layer comprised of about 200 Å of TaN or WN, then one deposits, by a CVD technique, a conformal seed layer comprised of about 300 Å of Cu, finally one deposits, by a PVD technique, a non-conformal seed layer comprised of about 600 Å of Cu (as measured on the field). This will result in a total combined thickness of about 400 Å inside the openings: {Cu(PVD˜50 Å)/Cu(CVD˜250 Å)/TaN(CVD˜100 Å)} and a combined Cu seed layer thickness of about 900 Å on the field: {Cu(PVD˜600 Å)/Cu(CVD˜300 Å)/TaN(CVD˜200 Å}. Advantageously, in accordance with the present invention, the inventive "two-step" seed layer deposition ensures a continuous seed layer having excellent step coverage, and a low-resistance electrical path on the field to ensure uniform copper plating across the wafer. It may be noted that although the combined thickness of the copper seed layers inside the openings is only about 300 Å, due to the very short distance to the field (typically about 1 μm), a voltage drop from the field to the inside of the openings is negligible. Thus, the thickness of the "two-step" seed layer inside the openings is adequate for copper plating therein. In fact, if necessary, the thickness of the "two-step" seed layer inside the openings can be further decreased (to a range from about 100 Å to about 200 Å) to enable void-free copper filling of even smaller openings (for example, 0.13 μm). In the above example, the combined thicknesses of the barrier and seed layers at the sidewalls of the openings is about 400 Å on each side, thus occupying about 800 Å of the 1,800 Å opening. This leaves enough room (˜1,000 Å) to facilitate electroplating inside the opening without sealing or pinching-off of the top corners.</p>
    <p>After depositing seed layers 20 and 22 shown in FIG. 1, substrate 10 is placed in a copper electroplating bath, and electroplating is carried out in accordance with any one of a number of methods that are well known to those of ordinary skill in the art to deposit a thickness of copper sufficient to fill patterned opening 16, with some excess, and to cover field 14 surrounding opening 16. Finally, excess plated copper overlying opening 16 and overlying field 14, as well as seed layers 20 and 22 and barrier layer 18 overlying field 14, are removed using any one of a number of techniques that are well known to those of ordinary skill in the art, for example, using a mechanical polishing or a chemical mechanical polishing (CMP) technique. Other removal techniques, such as wet or dry etching techniques may also be used to remove excess plated copper overlying opening 16 and field 14, and to remove seed layers 20 and 22 and barrier metallic layer 18 overlying field 14. It should be clear to those of ordinary skill in the art that removal may also be accomplished using a combination of techniques, including those identified above.</p>
    <p>Although the detailed description above refers to filling opening 16 by electroplating copper, it is within the scope of the present invention to electrofill opening 16 with any low resistivity material, such as a material selected from Cu, Ag, or an alloy comprising one or more of these metals. In fact, silver (Ag) has lower resistivity than that of Cu, and may be attractive for further reducing the dimensions of the interconnects.</p>
    <p>FIG. 2 shows a cross-sectional view of the inventive structure of FIG. 1 after removing excess plated copper (or silver) 24 overlying opening 16 and field 14, and removing seed layers 20 and 22 and barrier layer 18 overlying field 14 surrounding opening 16. FIG. 2 illustrates the filling of openings (trenches and vias) with electroplated copper (or silver) 24, as well as the lining of the bottom and sidewall surfaces of opening 16 by barrier layer 18 and seed layers 20 and 22. As shown in FIG. 2, all metallic layers were removed from field 14 of insulating layer 12 which surrounds embedded electroplated copper (or silver) interconnect 24.</p>
    <p>FIG. 3 shows a cross-sectional view of an inventive structure formed in accordance with an alternative embodiment of the present invention wherein a first, non-conformal seed layer is deposited over a barrier layer, followed by a second, conformal seed layer deposited over the first, non-conformal seed layer. The non-conformal seed layer provides a low resistance electrical path over the top surface (field) surrounding the openings to enable uniform plating across the substrate (or wafer), while the conformal seed layer provides continuous and complete step coverage inside the openings.</p>
    <p>In accordance with the alternative embodiment of the inventive method of the present invention, barrier layer 118 is deposited over the entire surface of wafer 110, including over patterned insulating layer 112 (having had opening 116 patterned therein in accordance with any one of a number of methods that are well known to those of ordinary skill in the art), using a conformal Chemical Vapor Deposition ("CVD") technique. Although the term barrier layer is used herein, it should be understood by those of ordinary skill in the art that the term barrier layer includes examples wherein: (a) the barrier layer acts both as an adhesion layer and as a barrier layer; (b) a barrier layer separate from an adhesion layer is used; and (c) a multiplicity of layers is used, some acting as adhesion layers, some acting as barrier layers, or some acting as both. Further, although the term wafer is used, this also includes the term substrate as it is used in the art. Still further, although the present invention is described in the context of opening 116, in practice, a multiplicity of openings are patterned and filled in accordance with the present invention.</p>
    <p>Advantageously, in accordance with the present invention, the use of a CVD technique to deposit barrier layer 118 ensures complete and continuous coverage of the bottom and sidewall surfaces inside opening 116. However, it is within the scope of the present invention that barrier layer 118 may also be deposited using a Physical Vapor Deposition ("PVD") technique that provides continuous bottom and sidewall coverage. In accordance with the present invention, barrier layer 118 may comprise, for example and without limitation, a material selected from Ta, TaN<sub>X</sub>, Cr, CrN<sub>X</sub>, Ti, TiN<sub>X</sub>, W, WN<sub>X</sub>, and other alloys containing one or more of these materials. Further, the thickness of barrier layer 118 can be in a range of about 30 Å to about 500 Å, and more preferably in a range of about 50 Å to about 300 Å. Since barrier layer 118 occupies a certain fraction of interconnects formed in accordance with the present invention, and since barrier layer 118 has a relatively large resistivity, its thickness should be minimized. However, the thickness of barrier layer 118 should be sufficiently large to mitigate copper out-diffusion and to provide complete bottom and sidewall coverage inside opening 116. Many CVD techniques and PVD techniques are well known to those of ordinary skill in the art for forming barrier layer 118.</p>
    <p>Next, non-conformal seed layer 126 is deposited over barrier layer 118. Non-conformal seed layer 126 can be preferably obtained using a PVD technique. Many PVD techniques are well known to those of ordinary skill in the art for forming non-conformal seed layer 126. The thickness of non-conformal seed layer 126 can be in a range of about 100 Å to about 2,000 Å, and more preferably in a range of about 300 Å to about 1,000 Å (on the field). Finally, conformal seed layer 128 is deposited over non-conformal seed layer 126. Conformal seed layer 128 can be preferably obtained using a CVD or electroless technique. Many CVD techniques and electroless techniques are well known to those of ordinary skill in the art for forming conformal seed layer 128. The thickness of conformal seed layer 128 can be in a range of about 50 Å to about 500 Å, and more preferably in a range of about 100 Å to about 300 Å.</p>
    <p>In accordance with the present invention, the conformal and non-conformal seed layers may comprise the same material, or they may comprise different materials. Although copper is commonly used as a seed layer, a highly conductive silver (Ag) layer can also be used. Non-conformal seed layer 126 and conformal seed layer 128 may comprise, for example, a material selected from Cu, Ag, or alloys comprising one or more of these metals.</p>
    <p>After depositing seed layers 126 and 128 shown in FIG. 3, substrate 110 is placed in a copper electroplating bath, and electroplating is carried out in accordance with any one of a number of methods that are well known to those of ordinary skill in the art to deposit a thickness of copper sufficient to fill patterned opening 116, with some excess, and to cover field 114 surrounding opening 116. Finally, excess plated copper overlying opening 116 and field 114 of insulating layer 112, as well as seed layers 126 and 128 and barrier layer 118 overlying field 114, are removed using any one of a number of techniques that are well known to those of ordinary skill in the art, for example, using a mechanical polishing or a chemical mechanical polishing (CMP) technique. Other removal techniques, such as wet or dry etching techniques may also be used to remove excess plated copper overlying opening 116 and field 114, and to remove seed layers 126 and 128 and barrier layer 118 overlying field 114. It should be clear to those of ordinary skill in the art that removal may also be accomplished using a combination of techniques, including those identified above.</p>
    <p>Although the detailed description above refers to filling opening 116 by electroplating copper, it is within the scope of this invention to electrofill opening 116 with any low resistivity material, such as a material selected from Cu, Ag, or alloys comprising one or more of these metals. In fact, silver (Ag) has lower resistivity than that of Cu, and may be attractive for further reducing the dimensions of the interconnects.</p>
    <p>FIG. 4 shows a cross-sectional view of the inventive structure of FIG. 3 after removing excess electroplated copper (or silver) 130 overlying opening 116 and field 114, and removing seed layers 126 and 128 and barrier layer 118 overlying field 114 surrounding opening 116. FIG. 4 illustrates the filling of openings (trenches and vias) with electroplated copper (or silver) 130, as well as the lining of the bottom and sidewall surfaces of opening 116 by barrier layer 118 and seed layers 126 and 128. As shown in FIG. 4, all metallic layers were removed from field 114 of insulating layer 112 which surrounds embedded electroplated copper (or silver) interconnect 130.</p>
    <p>It should be understood that the scope of the present invention is not limited to the embodiments described above with respect to FIG. 1 and FIG. 3. For example, in accordance with further embodiments of the present invention, a thin ("Flash") PVD seed layer can be deposited first, followed by a conformal CVD or electroless seed layer, and finally followed by a (relatively thick) PVD seed layer to produce three separately deposited seed layers. Another three-step combination may include a first deposited CVD seed layer, followed by a relatively thick PVD seed layer, and finally followed by a second deposited CVD seed layer. Other combinations may comprise even more steps in the deposition of the seed layer. In accordance with one aspect of the present invention, the first PVD Flash seed layer may serve to enhance adhesion to the barrier layer and/or to improve grain morphology of a subsequently deposited CVD seed layer. In this embodiment, the three (or more) separately deposited seed layers may comprise the same metal or alloy or they may comprise, for example and without limitation, different materials chosen from Cu, Ag, or alloys comprising one or more of these metals.</p>
    <p>Those skilled in the art will recognize that the foregoing description has been presented for the sake of illustration and description only. As such, it is not intended to be exhaustive or to limit the invention to the precise form disclosed.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6069068">US6069068</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 1997</td><td class="patent-data-table-td patent-date-value">May 30, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6087711">US6087711</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td patent-date-value">Jul 11, 2000</td><td class="patent-data-table-td ">Micron Technology Inc.</td><td class="patent-data-table-td ">Integrated circuit metallization with superconductor BEOL wiring</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6228759">US6228759</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td patent-date-value">May 8, 2001</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of forming an alloy precipitate to surround interconnect to minimize electromigration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6274497">US6274497</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 4, 2000</td><td class="patent-data-table-td patent-date-value">Aug 14, 2001</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Copper damascene manufacturing process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6291082">US6291082</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 13, 2000</td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of electroless ag layer formation for cu interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6342733">US6342733</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 27, 1999</td><td class="patent-data-table-td patent-date-value">Jan 29, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Reduced electromigration and stressed induced migration of Cu wires by surface coating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6346479">US6346479</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 2000</td><td class="patent-data-table-td patent-date-value">Feb 12, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Creating aperture in dielectric layer; electrodepositing copper from plating solution designed for non-conformal filling; conformal filling; planarization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6403465">US6403465</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 1999</td><td class="patent-data-table-td patent-date-value">Jun 11, 2002</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">Method to improve copper barrier properties</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6410418">US6410418</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 17, 2000</td><td class="patent-data-table-td patent-date-value">Jun 25, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Recess metallization via selective insulator formation on nucleation/seed layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6423637">US6423637</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 2001</td><td class="patent-data-table-td patent-date-value">Jul 23, 2002</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">A diffusion prevention film is formed on a damascene pattern, a first copper film is formed by a physical vapor depositon, a second copper film is formed by spin-on coating and third copper film is formed by electrochemical deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6455413">US6455413</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 27, 2001</td><td class="patent-data-table-td patent-date-value">Sep 24, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Pre-fill CMP and electroplating method for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6475913">US6475913</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 27, 2000</td><td class="patent-data-table-td patent-date-value">Nov 5, 2002</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">Method for forming damascene type of metal wires in semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6492270">US6492270</a></td><td class="patent-data-table-td patent-date-value">Mar 19, 2001</td><td class="patent-data-table-td patent-date-value">Dec 10, 2002</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">Method for forming copper dual damascene</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6518668">US6518668</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2000</td><td class="patent-data-table-td patent-date-value">Feb 11, 2003</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Multiple seed layers for metallic interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6521532">US6521532</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 19, 2000</td><td class="patent-data-table-td patent-date-value">Feb 18, 2003</td><td class="patent-data-table-td ">James A. Cunningham</td><td class="patent-data-table-td ">Method for making integrated circuit including interconnects with enhanced electromigration resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6525425">US6525425</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2000</td><td class="patent-data-table-td patent-date-value">Feb 25, 2003</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Copper interconnects with improved electromigration resistance and low resistivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6620724">US6620724</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 9, 2002</td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Low resistivity deep trench fill for DRAM and EDRAM applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6630387">US6630387</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 19, 2001</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Method for forming capacitor of semiconductor memory device using electroplating method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6664122">US6664122</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 2001</td><td class="patent-data-table-td patent-date-value">Dec 16, 2003</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroless copper deposition method for preparing copper seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6664187">US6664187</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 2002</td><td class="patent-data-table-td patent-date-value">Dec 16, 2003</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Laser thermal annealing for Cu seedlayer enhancement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6685847">US6685847</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 4, 2001</td><td class="patent-data-table-td patent-date-value">Feb 3, 2004</td><td class="patent-data-table-td ">Seiko Instruments Inc.</td><td class="patent-data-table-td ">Method for observing cross-sectional structure of sample</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6713122">US6713122</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td patent-date-value">Mar 30, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for airflow and heat management in electroless plating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6790773">US6790773</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 28, 2002</td><td class="patent-data-table-td patent-date-value">Sep 14, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Process for forming barrier/seed structures for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6806578">US6806578</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 2000</td><td class="patent-data-table-td patent-date-value">Oct 19, 2004</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Copper pad structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6815349">US6815349</a></td><td class="patent-data-table-td patent-date-value">Oct 18, 2002</td><td class="patent-data-table-td patent-date-value">Nov 9, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroless copper deposition apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6824665">US6824665</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2001</td><td class="patent-data-table-td patent-date-value">Nov 30, 2004</td><td class="patent-data-table-td ">Shipley Company, L.L.C.</td><td class="patent-data-table-td ">Seed layer deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6893541">US6893541</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 2002</td><td class="patent-data-table-td patent-date-value">May 17, 2005</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Multi-step process for depositing copper seed layer in a via</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6903016">US6903016</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 14, 2003</td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Combined conformal/non-conformal seed layers for metallic interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6924226">US6924226</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2002</td><td class="patent-data-table-td patent-date-value">Aug 2, 2005</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Methods for making multiple seed layers for metallic interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6948231">US6948231</a></td><td class="patent-data-table-td patent-date-value">May 21, 2002</td><td class="patent-data-table-td patent-date-value">Sep 27, 2005</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">fabricating the coil layer in a magnetic read/write head using the damascene process; forming coils using ion beam deposition to deposit the seed layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6953742">US6953742</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 25, 2003</td><td class="patent-data-table-td patent-date-value">Oct 11, 2005</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Tantalum barrier layer for copper metallization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6977220">US6977220</a></td><td class="patent-data-table-td patent-date-value">Jun 2, 2004</td><td class="patent-data-table-td patent-date-value">Dec 20, 2005</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Copper alloys for interconnections having improved electromigration characteristics and methods of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6979393">US6979393</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 22, 2002</td><td class="patent-data-table-td patent-date-value">Dec 27, 2005</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for plating copper conductors and devices formed</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7030010">US7030010</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2002</td><td class="patent-data-table-td patent-date-value">Apr 18, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for creating electrophoretically insulated vias in semiconductive substrates and resulting structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7064068">US7064068</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2004</td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Method to improve planarity of electroplated copper</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7105434">US7105434</a></td><td class="patent-data-table-td patent-date-value">Dec 28, 2004</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Advanced seed layery for metallic interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7105437">US7105437</a></td><td class="patent-data-table-td patent-date-value">Nov 4, 2005</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for creating electrophoretically insulated vias in semiconductive substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7105921">US7105921</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2005</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor assemblies having electrophoretically insulated vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7109112">US7109112</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 3, 2004</td><td class="patent-data-table-td patent-date-value">Sep 19, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of providing a structure using self-aligned features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7119008">US7119008</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td patent-date-value">Oct 10, 2006</td><td class="patent-data-table-td ">Acm Research, Inc.</td><td class="patent-data-table-td ">Integrating metal layers with ultra low-K dielectrics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7144761">US7144761</a></td><td class="patent-data-table-td patent-date-value">Oct 6, 2004</td><td class="patent-data-table-td patent-date-value">Dec 5, 2006</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7199052">US7199052</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 14, 2005</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Seed layers for metallic interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7220674">US7220674</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2004</td><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Copper alloys for interconnections having improved electromigration characteristics and methods of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265038">US7265038</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 25, 2003</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Method for forming a multi-layer seed layer for improved Cu ECP</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7282445">US7282445</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2007</td><td class="patent-data-table-td patent-date-value">Oct 16, 2007</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Multiple seed layers for interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7335981">US7335981</a></td><td class="patent-data-table-td patent-date-value">Sep 6, 2006</td><td class="patent-data-table-td patent-date-value">Feb 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for creating electrophoretically insulated vias in semiconductive substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7338908">US7338908</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2003</td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method for fabrication of semiconductor interconnect structure with reduced capacitance, leakage current, and improved breakdown voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7362543">US7362543</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 2005</td><td class="patent-data-table-td patent-date-value">Apr 22, 2008</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Magnetoresistive/inductive write head assembly formed with seed layers having a uniform thickness</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7456102">US7456102</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2005</td><td class="patent-data-table-td patent-date-value">Nov 25, 2008</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroless copper fill process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7468320">US7468320</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2005</td><td class="patent-data-table-td patent-date-value">Dec 23, 2008</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Reduced electromigration and stressed induced migration of copper wires by surface coating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7498670">US7498670</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 2006</td><td class="patent-data-table-td patent-date-value">Mar 3, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor structures having electrophoretically insulated vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7504006">US7504006</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2003</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Self-ionized and capacitively-coupled plasma for sputtering and resputtering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7531463">US7531463</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td patent-date-value">May 12, 2009</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Fabrication of semiconductor interconnect structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7550386">US7550386</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 2007</td><td class="patent-data-table-td patent-date-value">Jun 23, 2009</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Advanced seed layers for interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7576002">US7576002</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2005</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Multi-step barrier deposition method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7605082">US7605082</a></td><td class="patent-data-table-td patent-date-value">Oct 13, 2005</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Capping before barrier-removal IC fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7682496">US7682496</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Apparatus for depositing seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7799684">US7799684</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 2007</td><td class="patent-data-table-td patent-date-value">Sep 21, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Two step process for uniform across wafer deposition and void free filling on ruthenium coated wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7811925">US7811925</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2008</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Capping before barrier-removal IC fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7897198">US7897198</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td patent-date-value">Mar 1, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroless layer plating process and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7964506">US7964506</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 2008</td><td class="patent-data-table-td patent-date-value">Jun 21, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Two step copper electroplating process with anneal for uniform across wafer deposition and void free filling on ruthenium coated wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7972970">US7972970</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2007</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Fabrication of semiconductor interconnect structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8043958">US8043958</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 2010</td><td class="patent-data-table-td patent-date-value">Oct 25, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Capping before barrier-removal IC fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8123861">US8123861</a></td><td class="patent-data-table-td patent-date-value">Mar 22, 2010</td><td class="patent-data-table-td patent-date-value">Feb 28, 2012</td><td class="patent-data-table-td ">Seed Layers Technology, LLC</td><td class="patent-data-table-td ">Apparatus for making interconnect seed layers and products</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8168532">US8168532</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2008</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Method of manufacturing a multilayer interconnection structure in a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8372757">US8372757</a></td><td class="patent-data-table-td patent-date-value">Aug 4, 2009</td><td class="patent-data-table-td patent-date-value">Feb 12, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Wet etching methods for copper removal and planarization in semiconductor processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8415261">US8415261</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td patent-date-value">Apr 9, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Capping before barrier-removal IC fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8470191">US8470191</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2007</td><td class="patent-data-table-td patent-date-value">Jun 25, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Topography reduction and control by selective accelerator removal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8475637">US8475637</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2008</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroplating apparatus with vented electrolyte manifold</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8481432">US8481432</a></td><td class="patent-data-table-td patent-date-value">May 26, 2011</td><td class="patent-data-table-td patent-date-value">Jul 9, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Fabrication of semiconductor interconnect structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8513124">US8513124</a></td><td class="patent-data-table-td patent-date-value">May 21, 2010</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Copper electroplating process for uniform across wafer deposition and void free filling on semi-noble metal coated wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8525339">US8525339</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2011</td><td class="patent-data-table-td patent-date-value">Sep 3, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Hybrid copper interconnect structure and method of fabricating same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8530359">US8530359</a></td><td class="patent-data-table-td patent-date-value">Aug 4, 2009</td><td class="patent-data-table-td patent-date-value">Sep 10, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Modulated metal removal using localized wet etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8575028">US8575028</a></td><td class="patent-data-table-td patent-date-value">May 16, 2011</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for filling interconnect structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8586471">US8586471</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2012</td><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">Uri Cohen</td><td class="patent-data-table-td ">Seed layers for metallic interconnects and products</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8597461">US8597461</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 2010</td><td class="patent-data-table-td patent-date-value">Dec 3, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Reduced isotropic etchant material consumption and waste generation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8668816">US8668816</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Mar 11, 2014</td><td class="patent-data-table-td ">Applied Materials Inc.</td><td class="patent-data-table-td ">Self-ionized and inductively-coupled plasma for sputtering and resputtering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8696875">US8696875</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2002</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Self-ionized and inductively-coupled plasma for sputtering and resputtering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8703615">US8703615</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2012</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Copper electroplating process for uniform across wafer deposition and void free filling on ruthenium coated wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110240481">US20110240481</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 6, 2010</td><td class="patent-data-table-td patent-date-value">Oct 6, 2011</td><td class="patent-data-table-td ">Nexx Systems, Inc.</td><td class="patent-data-table-td ">Seed layer deposition in microscale features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE41538">USRE41538</a></td><td class="patent-data-table-td patent-date-value">Apr 22, 2005</td><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">Cunningham James A</td><td class="patent-data-table-td ">Method for making integrated circuit including interconnects with enhanced electromigration resistance using doped seed layer and integrated circuits produced thereby</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100552542C?cl=en">CN100552542C</a></td><td class="patent-data-table-td patent-date-value">Jan 26, 2004</td><td class="patent-data-table-td patent-date-value">Oct 21, 2009</td><td class="patent-data-table-td ">国际商业机器公司</td><td class="patent-data-table-td ">Patterning layers comprised of spin-on ceramic films</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2008129423A2?cl=en">WO2008129423A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 19, 2008</td><td class="patent-data-table-td patent-date-value">Oct 30, 2008</td><td class="patent-data-table-td ">Cufer Asset Ltd Llc</td><td class="patent-data-table-td ">Conductive via formation</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S687000">438/687</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S627000">438/627</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S763000">438/763</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S643000">438/643</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S652000">438/652</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021768000">H01L21/768</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/76843">H01L21/76843</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/76873">H01L21/76873</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e9ZRBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2221/1089">H01L2221/1089</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L21/768C3S2</span>, <span class="nested-value">H01L21/768C3B</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Dec 6, 2012</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20121205</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEED LAYER TECHNOLOGY, LLC;REEL/FRAME:029420/0866</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">COHEN, URI, DR., CALIFORNIA</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 1, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">RF</td><td class="patent-data-table-td ">Reissue application filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20111111</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 22, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SEED LAYERS TECHNOLOGY LLC, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COHEN, URI;REEL/FRAME:023832/0471</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100121</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SEED LAYERS TECHNOLOGY LLC,NEW YORK</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 18, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 18, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20071012</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 23, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3rsTgwax9zFTBdxj1K96cC2ICM6w\u0026id=e9ZRBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2CZhIVgqO9hZq_V5jJRiDAJW-T7Q\u0026id=e9ZRBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2eHJnH53K3N_4-YEHxhae9AjDjwQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Seed_layers_for_interconnects_and_method.pdf?id=e9ZRBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3Q3kdh4rmvEGBpOehD5Vl2A4EaGQ"},"sample_url":"http://www.google.com/patents/reader?id=e9ZRBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>