// Seed: 3131332634
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_5), .id_1(id_4), .id_2(1)
  );
  assign id_6 = id_6;
  assign id_5 = id_4;
  module_0();
  always begin
    assume (id_1[1]);
  end
  wire id_7;
  assign id_4 = 1;
endmodule
