Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -ol high -w -o top_map.ncd top.ngd top.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -1
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sat Mar 16 19:12:26 2019

Mapping design into LUTs...
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:578ae094) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:578ae094) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:578ae094) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:8a0d8c3b) REAL time: 33 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8a0d8c3b) REAL time: 33 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:8a0d8c3b) REAL time: 33 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:8a0d8c3b) REAL time: 33 secs 

Phase 8.8  Global Placement
