<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2611" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2611{left:96px;bottom:48px;letter-spacing:-0.16px;}
#t2_2611{left:351px;bottom:48px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2611{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_2611{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2611{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2611{left:96px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_2611{left:96px;bottom:886px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t8_2611{left:96px;bottom:867px;letter-spacing:0.13px;}
#t9_2611{left:96px;bottom:849px;letter-spacing:0.12px;word-spacing:-0.01px;}
#ta_2611{left:96px;bottom:831px;letter-spacing:0.13px;word-spacing:0.01px;}
#tb_2611{left:96px;bottom:806px;letter-spacing:0.13px;word-spacing:0.01px;}
#tc_2611{left:118px;bottom:779px;letter-spacing:0.17px;}
#td_2611{left:219px;bottom:779px;letter-spacing:0.12px;word-spacing:0.03px;}
#te_2611{left:470px;bottom:779px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tf_2611{left:492px;bottom:779px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tg_2611{left:529px;bottom:779px;}
#th_2611{left:538px;bottom:779px;letter-spacing:0.12px;}
#ti_2611{left:118px;bottom:761px;letter-spacing:0.17px;}
#tj_2611{left:219px;bottom:761px;letter-spacing:0.12px;}
#tk_2611{left:470px;bottom:761px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tl_2611{left:492px;bottom:761px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tm_2611{left:529px;bottom:761px;}
#tn_2611{left:538px;bottom:761px;letter-spacing:0.13px;}
#to_2611{left:96px;bottom:730px;letter-spacing:0.13px;word-spacing:0.01px;}
#tp_2611{left:118px;bottom:703px;letter-spacing:0.17px;}
#tq_2611{left:245px;bottom:703px;letter-spacing:0.12px;word-spacing:0.02px;}
#tr_2611{left:470px;bottom:703px;letter-spacing:0.03px;}
#ts_2611{left:483px;bottom:703px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tt_2611{left:529px;bottom:703px;}
#tu_2611{left:538px;bottom:703px;letter-spacing:0.12px;}
#tv_2611{left:118px;bottom:684px;letter-spacing:0.17px;}
#tw_2611{left:245px;bottom:684px;letter-spacing:0.12px;word-spacing:0.02px;}
#tx_2611{left:470px;bottom:684px;letter-spacing:0.03px;}
#ty_2611{left:483px;bottom:684px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tz_2611{left:529px;bottom:684px;}
#t10_2611{left:538px;bottom:684px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t11_2611{left:118px;bottom:666px;letter-spacing:0.17px;}
#t12_2611{left:245px;bottom:666px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_2611{left:470px;bottom:666px;letter-spacing:0.03px;}
#t14_2611{left:483px;bottom:666px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t15_2611{left:529px;bottom:666px;}
#t16_2611{left:538px;bottom:666px;letter-spacing:0.12px;}
#t17_2611{left:96px;bottom:635px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t18_2611{left:96px;bottom:617px;letter-spacing:0.14px;}
#t19_2611{left:96px;bottom:592px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1a_2611{left:96px;bottom:574px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t1b_2611{left:96px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1c_2611{left:96px;bottom:525px;}
#t1d_2611{left:124px;bottom:525px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t1e_2611{left:124px;bottom:504px;letter-spacing:0.01px;word-spacing:-0.36px;}
#t1f_2611{left:96px;bottom:476px;}
#t1g_2611{left:124px;bottom:476px;letter-spacing:0.13px;word-spacing:1.73px;}
#t1h_2611{left:124px;bottom:455px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1i_2611{left:96px;bottom:427px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1j_2611{left:96px;bottom:409px;letter-spacing:0.13px;}
#t1k_2611{left:96px;bottom:384px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1l_2611{left:96px;bottom:366px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1m_2611{left:96px;bottom:348px;letter-spacing:0.13px;}
#t1n_2611{left:96px;bottom:311px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t1o_2611{left:96px;bottom:198px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t1p_2611{left:96px;bottom:180px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t1q_2611{left:96px;bottom:1022px;letter-spacing:0.3px;}
#t1r_2611{left:96px;bottom:993px;letter-spacing:0.29px;}
#t1s_2611{left:96px;bottom:964px;letter-spacing:0.29px;}
#t1t_2611{left:96px;bottom:935px;letter-spacing:0.29px;}
#t1u_2611{left:534px;bottom:1022px;letter-spacing:0.22px;word-spacing:-0.32px;}
#t1v_2611{left:374px;bottom:993px;letter-spacing:0.22px;word-spacing:-0.01px;}
#t1w_2611{left:169px;bottom:278px;letter-spacing:0.14px;}
#t1x_2611{left:287px;bottom:278px;letter-spacing:0.15px;}
#t1y_2611{left:549px;bottom:278px;letter-spacing:0.13px;word-spacing:0.06px;}
#t1z_2611{left:140px;bottom:255px;letter-spacing:0.2px;}
#t20_2611{left:292px;bottom:255px;letter-spacing:0.19px;}
#t21_2611{left:352px;bottom:255px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t22_2611{left:127px;bottom:232px;letter-spacing:0.2px;}
#t23_2611{left:203px;bottom:232px;letter-spacing:0.14px;}
#t24_2611{left:228px;bottom:232px;letter-spacing:0.2px;}
#t25_2611{left:297px;bottom:232px;letter-spacing:0.2px;}
#t26_2611{left:352px;bottom:232px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t27_2611{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2611{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2611{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2611{font-size:15px;font-family:Arial_62w;color:#000;}
.s4_2611{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s5_2611{font-size:15px;font-family:Arial_6ah;color:#000;}
.s6_2611{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s7_2611{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_2611{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s9_2611{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.sa_2611{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2611" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: Arial_6ah;
	src: url("fonts/Arial_6ah.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2611Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2611" style="-webkit-user-select: none;"><object width="935" height="1210" data="2611/2611.svg" type="image/svg+xml" id="pdf2611" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2611" class="t s1_2611">650 </span><span id="t2_2611" class="t s1_2611">FNMADDPD, FNMADDnnnPD </span><span id="t3_2611" class="t s1_2611">Instruction Reference </span>
<span id="t4_2611" class="t s1_2611">AMD64 Technology </span><span id="t5_2611" class="t s1_2611">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2611" class="t s2_2611">Multiplies together two double-precision floating-point vectors, negates the unrounded product, and </span>
<span id="t7_2611" class="t s2_2611">adds it to a third double-precision floating-point vector. The precise result is then rounded to double- </span>
<span id="t8_2611" class="t s2_2611">precision based on the mode specified by the MXCSR[RC] field and written to the destination regis- </span>
<span id="t9_2611" class="t s2_2611">ter. The role of each of the source operands specified by the assembly language prototypes given </span>
<span id="ta_2611" class="t s2_2611">below is reflected in the vector equation in the comment on the right. </span>
<span id="tb_2611" class="t s2_2611">There are two four-operand forms: </span>
<span id="tc_2611" class="t s3_2611">VFNMADDPD </span><span id="td_2611" class="t s4_2611">dest, src1, src2/mem, src3 </span><span id="te_2611" class="t s3_2611">// d</span><span id="tf_2611" class="t s4_2611">est = </span><span id="tg_2611" class="t s5_2611">−</span><span id="th_2611" class="t s4_2611">(src1* src2/mem) + src3 </span>
<span id="ti_2611" class="t s3_2611">VFNMADDPD </span><span id="tj_2611" class="t s4_2611">dest, src1, src2, src3/mem </span><span id="tk_2611" class="t s3_2611">// d</span><span id="tl_2611" class="t s4_2611">est = </span><span id="tm_2611" class="t s5_2611">−</span><span id="tn_2611" class="t s4_2611">(src1* src2) + src3/mem </span>
<span id="to_2611" class="t s2_2611">and three three-operand forms: </span>
<span id="tp_2611" class="t s3_2611">VFNMADD132PD </span><span id="tq_2611" class="t s4_2611">src1, src2, src3/mem </span><span id="tr_2611" class="t s3_2611">// </span><span id="ts_2611" class="t s4_2611">src1 = </span><span id="tt_2611" class="t s5_2611">−</span><span id="tu_2611" class="t s4_2611">(src1* src3/mem) + src2 </span>
<span id="tv_2611" class="t s3_2611">VFNMADD213PD </span><span id="tw_2611" class="t s4_2611">src1, src2, src3/mem </span><span id="tx_2611" class="t s3_2611">// </span><span id="ty_2611" class="t s4_2611">src1 = </span><span id="tz_2611" class="t s5_2611">−</span><span id="t10_2611" class="t s4_2611">(src2* src1) + src3/mem </span>
<span id="t11_2611" class="t s3_2611">VFNMADD231PD </span><span id="t12_2611" class="t s4_2611">src1, src2, src3/mem </span><span id="t13_2611" class="t s3_2611">// </span><span id="t14_2611" class="t s4_2611">src1 = </span><span id="t15_2611" class="t s5_2611">−</span><span id="t16_2611" class="t s4_2611">(src2* src3/mem) + src1 </span>
<span id="t17_2611" class="t s2_2611">When VEX.L = 0, the vector size is 128 bits (two double-precision elements per vector) and register- </span>
<span id="t18_2611" class="t s2_2611">based source operands are held in XMM registers. </span>
<span id="t19_2611" class="t s2_2611">When VEX.L = 1, the vector size is 256 bits (four double-precision elements per vector) and register- </span>
<span id="t1a_2611" class="t s2_2611">based source operands are held in YMM registers. </span>
<span id="t1b_2611" class="t s2_2611">For the four-operand forms, VEX.W determines operand configuration. </span>
<span id="t1c_2611" class="t s6_2611">• </span><span id="t1d_2611" class="t s2_2611">When VEX.W = 0, the second source is either a register or a memory location and the third source </span>
<span id="t1e_2611" class="t s2_2611">is a register. </span>
<span id="t1f_2611" class="t s6_2611">• </span><span id="t1g_2611" class="t s2_2611">When VEX.W = 1, the second source is a register and the third source is either a register or a </span>
<span id="t1h_2611" class="t s2_2611">memory location. </span>
<span id="t1i_2611" class="t s2_2611">For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third </span>
<span id="t1j_2611" class="t s2_2611">operand is either a register or a memory location. </span>
<span id="t1k_2611" class="t s2_2611">The destination is either an XMM register or a YMM register, as determined by VEX.L. When the </span>
<span id="t1l_2611" class="t s2_2611">destination is an XMM register (L = 0), bits [255:128] of the corresponding YMM register are </span>
<span id="t1m_2611" class="t s2_2611">cleared. </span>
<span id="t1n_2611" class="t s7_2611">Instruction Support </span>
<span id="t1o_2611" class="t s2_2611">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t1p_2611" class="t s2_2611">dix E of Volume 3. </span>
<span id="t1q_2611" class="t s8_2611">VFNMADDPD </span>
<span id="t1r_2611" class="t s8_2611">VFNMADD132PD </span>
<span id="t1s_2611" class="t s8_2611">VFNMADD213PD </span>
<span id="t1t_2611" class="t s8_2611">VFNMADD231PD </span>
<span id="t1u_2611" class="t s8_2611">Negative Multiply and Add </span>
<span id="t1v_2611" class="t s8_2611">Packed Double-Precision Floating-Point </span>
<span id="t1w_2611" class="t s9_2611">Form </span><span id="t1x_2611" class="t s9_2611">Subset </span><span id="t1y_2611" class="t s9_2611">Feature Flag </span>
<span id="t1z_2611" class="t s3_2611">VFNMADDPD </span><span id="t20_2611" class="t s3_2611">FMA4 </span><span id="t21_2611" class="t s3_2611">CPUID Fn8000_0001_ECX[FMA4] (bit 16) </span>
<span id="t22_2611" class="t s3_2611">VFNMADD</span><span id="t23_2611" class="t s4_2611">nnn</span><span id="t24_2611" class="t s3_2611">PD </span><span id="t25_2611" class="t s3_2611">FMA </span><span id="t26_2611" class="t s3_2611">CPUID Fn0000_0001_ECX[FMA] (bit 12) </span>
<span id="t27_2611" class="t sa_2611">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
