Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Documents and Settings/user/Desktop/FourBitAdder/TB_FourBitAddr_isim_beh.exe -prj C:/Documents and Settings/user/Desktop/FourBitAdder/TB_FourBitAddr_beh.prj work.TB_FourBitAddr work.glbl 
ISim O.61xd (signature 0x6dd86d03)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Documents and Settings/user/Desktop/FourBitAdder/half_adder.v\" into library work
Analyzing Verilog file \"C:/Documents and Settings/user/Desktop/FourBitAdder/full_adder.v\" into library work
Analyzing Verilog file \"C:/Documents and Settings/user/Desktop/FourBitAdder/FourBitAddr.v\" into library work
Analyzing Verilog file \"C:/Documents and Settings/user/Desktop/FourBitAdder/TB_FourBitAddr.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 58716 KB
Fuse CPU Usage: 171 ms
Compiling module half_adder
Compiling module full_adder
Compiling module FourBitAddr
Compiling module TB_FourBitAddr
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Documents and Settings/user/Desktop/FourBitAdder/TB_FourBitAddr_isim_beh.exe
Fuse Memory Usage: 64224 KB
Fuse CPU Usage: 233 ms
