Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Sep 18 22:53:06 2021
| Host         : ZenBook running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file picorv32_wrapper_timing_summary_routed.rpt -pb picorv32_wrapper_timing_summary_routed.pb -rpx picorv32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : picorv32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.912        0.000                      0                11676        0.036        0.000                      0                11676        7.000        0.000                       0                  4566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 10.000}     20.000          50.000          
picorv32_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     8.912        0.000                      0                 9486        0.036        0.000                      0                 9486        7.500        0.000                       0                  3862  
clk_fpga_1                                                                                                                                                                                17.845        0.000                       0                     1  
picorv32_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_picorv32_subprocessorClk_0         12.127        0.000                      0                 2190        0.047        0.000                      0                 2190        8.750        0.000                       0                   700  
  clkfbout_picorv32_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 2.822ns (26.730%)  route 7.736ns (73.270%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.737     3.031    picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          3.458     7.942    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[4]
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.066    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.616 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.065     9.680    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.120     9.800 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_33/O
                         net (fo=3, routed)           0.968    10.768    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_4__0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.327    11.095 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.952    12.047    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.171 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.808    12.978    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X30Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.486    13.588    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.699    22.878    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X31Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.500    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 2.822ns (26.730%)  route 7.736ns (73.270%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.737     3.031    picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          3.458     7.942    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[4]
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.066    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.616 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.065     9.680    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.120     9.800 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_33/O
                         net (fo=3, routed)           0.968    10.768    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_4__0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.327    11.095 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.952    12.047    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.171 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.808    12.978    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X30Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.486    13.588    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.699    22.878    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X31Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.500    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 2.822ns (26.730%)  route 7.736ns (73.270%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.737     3.031    picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          3.458     7.942    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[4]
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.066    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.616 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.065     9.680    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.120     9.800 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_33/O
                         net (fo=3, routed)           0.968    10.768    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_4__0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.327    11.095 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.952    12.047    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.171 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.808    12.978    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X30Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.486    13.588    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.699    22.878    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X31Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.500    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 2.822ns (26.730%)  route 7.736ns (73.270%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.737     3.031    picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          3.458     7.942    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[4]
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.066    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.616 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.065     9.680    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.120     9.800 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_33/O
                         net (fo=3, routed)           0.968    10.768    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_4__0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.327    11.095 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.952    12.047    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.171 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.808    12.978    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X30Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.486    13.588    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.699    22.878    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y106        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X31Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.500    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 2.822ns (26.710%)  route 7.743ns (73.290%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.737     3.031    picorv32_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[4])
                                                      1.453     4.484 r  picorv32_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[4]
                         net (fo=17, routed)          3.458     7.942    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[4]
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.066    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.616 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.065     9.680    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X28Y110        LUT5 (Prop_lut5_I4_O)        0.120     9.800 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_33/O
                         net (fo=3, routed)           0.968    10.768    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_4__0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.327    11.095 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.952    12.047    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.171 f  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.808    12.978    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X30Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.494    13.596    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X30Y104        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.699    22.878    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X30Y104        FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)       -0.031    22.674    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.674    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 0.580ns (6.015%)  route 9.062ns (93.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.639     2.933    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.233     4.622    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.746 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.829    12.575    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X40Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.468    22.647    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][16]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.429    22.045    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][16]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 0.580ns (6.015%)  route 9.062ns (93.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.639     2.933    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.233     4.622    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.746 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.829    12.575    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X40Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.468    22.647    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.429    22.045    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 0.580ns (6.015%)  route 9.062ns (93.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.639     2.933    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.233     4.622    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.746 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.829    12.575    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X40Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.468    22.647    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.429    22.045    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 0.580ns (6.018%)  route 9.058ns (93.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.639     2.933    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.233     4.622    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.746 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.825    12.571    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X41Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.468    22.647    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X41Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][16]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X41Y79         FDRE (Setup_fdre_C_R)       -0.429    22.045    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][16]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 0.580ns (6.018%)  route 9.058ns (93.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.639     2.933    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.233     4.622    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.746 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        7.825    12.571    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X41Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.468    22.647    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X41Y79         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X41Y79         FDRE (Setup_fdre_C_R)       -0.429    22.045    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  9.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.407%)  route 0.257ns (64.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.639     0.975    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X45Y100        FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.257     1.373    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X42Y92         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.823     1.189    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y92         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X42Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.337    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.551     0.887    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y83         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.115     1.143    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X42Y82         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.816     1.182    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y82         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.918    
    SLICE_X42Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.634     0.970    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y113        FDRE                                         r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.221    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X42Y113        SRL16E                                       r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.905     1.271    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y113        SRL16E                                       r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     0.983    
    SLICE_X42Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.166    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.774%)  route 0.156ns (45.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.659     0.995    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/Q
                         net (fo=2, routed)           0.156     1.292    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rid[5]
    SLICE_X27Y99         LUT3 (Prop_lut3_I0_O)        0.048     1.340 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[40]_i_1__1/O
                         net (fo=1, routed)           0.000     1.340    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[40]
    SLICE_X27Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.844     1.210    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[40]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/ip2bus_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.130%)  route 0.235ns (55.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.552     0.888    picorv32_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  picorv32_i/subprocessorClk/inst/ip2bus_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  picorv32_i/subprocessorClk/inst/ip2bus_error_reg/Q
                         net (fo=2, routed)           0.235     1.264    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_in[0]
    SLICE_X47Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.309 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.309    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.824     1.190    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.091     1.246    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.648%)  route 0.260ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.549     0.885    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y70         FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/Q
                         net (fo=1, routed)           0.260     1.309    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y13         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.860     1.226    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.241    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.109%)  route 0.158ns (45.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.659     0.995    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[8]/Q
                         net (fo=2, routed)           0.158     1.294    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rid[8]
    SLICE_X27Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.339 r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[43]_i_1__1/O
                         net (fo=1, routed)           0.000     1.339    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[43]
    SLICE_X27Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.844     1.210    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.788%)  route 0.189ns (57.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.659     0.995    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/Q
                         net (fo=2, routed)           0.189     1.325    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rid[5]
    SLICE_X26Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.844     1.210    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.076     1.251    picorv32_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.021%)  route 0.267ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.574     0.910    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y60         FDRE                                         r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=1, routed)           0.267     1.341    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y11         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.887     1.253    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.970    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.266    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.776%)  route 0.334ns (64.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.553     0.889    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X52Y99         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.334     1.364    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.409 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.409    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[11]
    SLICE_X52Y100        FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.907     1.273    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092     1.330    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y104    picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y104    picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y111    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y111    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y112    picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  picorv32_i/subprocessorClk/inst/clk_in1
  To Clock:  picorv32_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         picorv32_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_picorv32_subprocessorClk_0
  To Clock:  clk_out1_picorv32_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       12.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.014ns (13.803%)  route 6.332ns (86.197%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 24.975 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.511    12.927    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.464    24.975    picorv32_i/processor/picorv32/inst/clk
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg[1]/C
                         clock pessimism              0.387    25.362    
                         clock uncertainty           -0.102    25.259    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.205    25.054    picorv32_i/processor/picorv32/inst/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.054    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.014ns (13.803%)  route 6.332ns (86.197%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 24.975 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.511    12.927    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.464    24.975    picorv32_i/processor/picorv32/inst/clk
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg[2]/C
                         clock pessimism              0.387    25.362    
                         clock uncertainty           -0.102    25.259    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.205    25.054    picorv32_i/processor/picorv32/inst/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.054    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.014ns (13.803%)  route 6.332ns (86.197%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 24.975 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.511    12.927    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.464    24.975    picorv32_i/processor/picorv32/inst/clk
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[1]/C
                         clock pessimism              0.387    25.362    
                         clock uncertainty           -0.102    25.259    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.205    25.054    picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         25.054    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.014ns (13.803%)  route 6.332ns (86.197%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 24.975 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.511    12.927    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.464    24.975    picorv32_i/processor/picorv32/inst/clk
    SLICE_X51Y64         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[2]/C
                         clock pessimism              0.387    25.362    
                         clock uncertainty           -0.102    25.259    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.205    25.054    picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         25.054    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.014ns (13.899%)  route 6.282ns (86.101%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.460    12.877    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X45Y63         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.476    24.987    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y63         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg[3]/C
                         clock pessimism              0.487    25.474    
                         clock uncertainty           -0.102    25.372    
    SLICE_X45Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.167    picorv32_i/processor/picorv32/inst/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         25.167    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.014ns (13.899%)  route 6.282ns (86.101%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.460    12.877    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X45Y63         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.476    24.987    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y63         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[0]/C
                         clock pessimism              0.487    25.474    
                         clock uncertainty           -0.102    25.372    
    SLICE_X45Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.167    picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         25.167    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.014ns (13.899%)  route 6.282ns (86.101%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           1.202    10.292    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.416 r  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_1/O
                         net (fo=43, routed)          2.460    12.877    picorv32_i/processor/picorv32/inst/instr_lui0
    SLICE_X45Y63         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.476    24.987    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y63         FDRE                                         r  picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[3]/C
                         clock pessimism              0.487    25.474    
                         clock uncertainty           -0.102    25.372    
    SLICE_X45Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.167    picorv32_i/processor/picorv32/inst/decoded_rs1_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         25.167    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 3.180ns (42.160%)  route 4.363ns (57.840%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 24.981 - 20.000 ) 
    Source Clock Delay      (SCD):    5.563ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.679     5.563    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.017 r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=6, routed)           1.534     9.552    picorv32_i/processor/picorv32/inst/mem_rdata[31]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.676 r  picorv32_i/processor/picorv32/inst/reg_out[31]_i_8/O
                         net (fo=1, routed)           0.291     9.967    picorv32_i/processor/picorv32/inst/reg_out[31]_i_8_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.091 r  picorv32_i/processor/picorv32/inst/reg_out[31]_i_6/O
                         net (fo=2, routed)           0.763    10.854    picorv32_i/processor/picorv32/inst/reg_out[31]_i_6_n_0
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.150    11.004 f  picorv32_i/processor/picorv32/inst/reg_out[31]_i_2/O
                         net (fo=24, routed)          1.774    12.778    picorv32_i/processor/picorv32/inst/reg_out[31]_i_2_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.328    13.106 r  picorv32_i/processor/picorv32/inst/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    13.106    picorv32_i/processor/picorv32/inst/reg_out[29]_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.470    24.981    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y69         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_out_reg[29]/C
                         clock pessimism              0.487    25.468    
                         clock uncertainty           -0.102    25.366    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.031    25.397    picorv32_i/processor/picorv32/inst/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/reg_op1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 1.334ns (18.589%)  route 5.842ns (81.411%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           0.422     9.512    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.118     9.630 f  picorv32_i/processor/picorv32/inst/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.433    10.064    picorv32_i/processor/picorv32/inst/reg_op1[31]_i_5_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.326    10.390 r  picorv32_i/processor/picorv32/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.367    12.757    picorv32_i/processor/picorv32/inst/reg_op1[31]_i_1_n_0
    SLICE_X51Y69         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_op1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.458    24.969    picorv32_i/processor/picorv32/inst/clk
    SLICE_X51Y69         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_op1_reg[25]/C
                         clock pessimism              0.387    25.356    
                         clock uncertainty           -0.102    25.253    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    25.048    picorv32_i/processor/picorv32/inst/reg_op1_reg[25]
  -------------------------------------------------------------------
                         required time                         25.048    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.338ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/reg_op1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 1.334ns (18.703%)  route 5.799ns (81.297%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.697     5.581    picorv32_i/processor/riscvBramBridge/inst/CLK
    SLICE_X30Y64         FDRE                                         r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     6.099 r  picorv32_i/processor/riscvBramBridge/inst/rDelay_reg[0]/Q
                         net (fo=40, routed)          1.443     7.542    picorv32_i/processor/picorv32/inst/mem_ready
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.666 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4/O
                         net (fo=11, routed)          0.485     8.151    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_4_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2/O
                         net (fo=4, routed)           0.691     8.966    picorv32_i/processor/picorv32/inst/mem_do_wdata_i_2_n_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.090 f  picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3/O
                         net (fo=8, routed)           0.422     9.512    picorv32_i/processor/picorv32/inst/is_sb_sh_sw_i_3_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.118     9.630 f  picorv32_i/processor/picorv32/inst/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.433    10.064    picorv32_i/processor/picorv32/inst/reg_op1[31]_i_5_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.326    10.390 r  picorv32_i/processor/picorv32/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          2.324    12.714    picorv32_i/processor/picorv32/inst/reg_op1[31]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_op1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         1.461    24.972    picorv32_i/processor/picorv32/inst/clk
    SLICE_X51Y67         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_op1_reg[27]/C
                         clock pessimism              0.387    25.359    
                         clock uncertainty           -0.102    25.256    
    SLICE_X51Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.051    picorv32_i/processor/picorv32/inst/reg_op1_reg[27]
  -------------------------------------------------------------------
                         required time                         25.051    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 12.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/reg_op2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/alu_out_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.759%)  route 0.239ns (56.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.553     1.754    picorv32_i/processor/picorv32/inst/clk
    SLICE_X44Y66         FDRE                                         r  picorv32_i/processor/picorv32/inst/reg_op2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     1.895 r  picorv32_i/processor/picorv32/inst/reg_op2_reg[16]/Q
                         net (fo=9, routed)           0.239     2.134    picorv32_i/processor/picorv32/inst/reg_op2_reg_n_0_[16]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.179 r  picorv32_i/processor/picorv32/inst/alu_out_q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.179    picorv32_i/processor/picorv32/inst/alu_out[16]
    SLICE_X50Y65         FDRE                                         r  picorv32_i/processor/picorv32/inst/alu_out_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.816     2.338    picorv32_i/processor/picorv32/inst/clk
    SLICE_X50Y65         FDRE                                         r  picorv32_i/processor/picorv32/inst/alu_out_q_reg[16]/C
                         clock pessimism             -0.325     2.013    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.120     2.132    picorv32_i/processor/picorv32/inst/alu_out_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/mem_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.455%)  route 0.252ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.577     1.778    picorv32_i/processor/picorv32/inst/clk
    SLICE_X54Y59         FDRE                                         r  picorv32_i/processor/picorv32/inst/mem_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.942 r  picorv32_i/processor/picorv32/inst/mem_wdata_reg[1]/Q
                         net (fo=1, routed)           0.252     2.194    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y11         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.888     2.410    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.574     1.837    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.133    picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMD32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMS32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMS32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.130%)  route 0.158ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.555     1.756    picorv32_i/processor/picorv32/inst/clk
    SLICE_X45Y62         FDRE                                         r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  picorv32_i/processor/picorv32/inst/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.158     2.055    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/ADDRD4
    SLICE_X46Y62         RAMS32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=698, routed)         0.822     2.344    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y62         RAMS32                                       r  picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.573     1.771    
    SLICE_X46Y62         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.971    picorv32_i/processor/picorv32/inst/cpuregs_reg_r2_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y64     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y67     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y67     picorv32_i/processor/picorv32/inst/cpuregs_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_picorv32_subprocessorClk_0
  To Clock:  clkfbout_picorv32_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



