{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684751022091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684751022092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 18:23:42 2023 " "Processing started: Mon May 22 18:23:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684751022092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684751022092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATCONV -c ATCONV " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATCONV -c ATCONV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684751022092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684751022271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684751022271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ATCONV.v(42) " "Verilog HDL information at ATCONV.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684751027504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY ATCONV.v(6) " "Verilog HDL Declaration information at ATCONV.v(6): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684751027505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dic/hw4/file/atconv.v 1 1 " "Found 1 design units, including 1 entities, in source file /dic/hw4/file/atconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATCONV " "Found entity 1: ATCONV" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684751027507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684751027507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATCONV " "Elaborating entity \"ATCONV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684751027525 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ATCONV.v(42) " "Verilog HDL Always Construct warning at ATCONV.v(42): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684751032946 "|ATCONV"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[0\] GND " "Pin \"caddr_rd\[0\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[1\] GND " "Pin \"caddr_rd\[1\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[2\] GND " "Pin \"caddr_rd\[2\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[3\] GND " "Pin \"caddr_rd\[3\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[4\] GND " "Pin \"caddr_rd\[4\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[5\] GND " "Pin \"caddr_rd\[5\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[6\] GND " "Pin \"caddr_rd\[6\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[7\] GND " "Pin \"caddr_rd\[7\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[8\] GND " "Pin \"caddr_rd\[8\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[9\] GND " "Pin \"caddr_rd\[9\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[10\] GND " "Pin \"caddr_rd\[10\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[11\] GND " "Pin \"caddr_rd\[11\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "caddr_rd\[12\] GND " "Pin \"caddr_rd\[12\]\" is stuck at GND" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684764170636 "|ATCONV|caddr_rd[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684764170636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684764184043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684773717941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QUARTUS_DIC/HW4/output_files/ATCONV.map.smsg " "Generated suppressed messages file C:/QUARTUS_DIC/HW4/output_files/ATCONV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684773724987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684773741295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684773741295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[0\] " "No output dependent on input pin \"cdata_rd\[0\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[1\] " "No output dependent on input pin \"cdata_rd\[1\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[2\] " "No output dependent on input pin \"cdata_rd\[2\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[3\] " "No output dependent on input pin \"cdata_rd\[3\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[4\] " "No output dependent on input pin \"cdata_rd\[4\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[5\] " "No output dependent on input pin \"cdata_rd\[5\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[6\] " "No output dependent on input pin \"cdata_rd\[6\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[7\] " "No output dependent on input pin \"cdata_rd\[7\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[8\] " "No output dependent on input pin \"cdata_rd\[8\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[9\] " "No output dependent on input pin \"cdata_rd\[9\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[10\] " "No output dependent on input pin \"cdata_rd\[10\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[11\] " "No output dependent on input pin \"cdata_rd\[11\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdata_rd\[12\] " "No output dependent on input pin \"cdata_rd\[12\]\"" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684773758868 "|ATCONV|cdata_rd[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684773758868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "556544 " "Implemented 556544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684773758869 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684773758869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "556459 " "Implemented 556459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684773758869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684773758869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "29500 " "Peak virtual memory: 29500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684773759222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 00:42:39 2023 " "Processing ended: Tue May 23 00:42:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684773759222 ""} { "Info" "IQEXE_ELAPSED_TIME" "06:18:57 " "Elapsed time: 06:18:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684773759222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:30:23 " "Total CPU time (on all processors): 01:30:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684773759222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684773759222 ""}
