
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//systemctl_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004063b8 <.init>:
  4063b8:	stp	x29, x30, [sp, #-16]!
  4063bc:	mov	x29, sp
  4063c0:	bl	407790 <safe_atollu@plt+0x60>
  4063c4:	ldp	x29, x30, [sp], #16
  4063c8:	ret

Disassembly of section .plt:

00000000004063d0 <__libc_start_main@plt-0x20>:
  4063d0:	stp	x16, x30, [sp, #-16]!
  4063d4:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4063d8:	ldr	x17, [x16, #1584]
  4063dc:	add	x16, x16, #0x630
  4063e0:	br	x17
  4063e4:	nop
  4063e8:	nop
  4063ec:	nop

00000000004063f0 <__libc_start_main@plt>:
  4063f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4063f4:	ldr	x17, [x16, #1592]
  4063f8:	add	x16, x16, #0x638
  4063fc:	br	x17

0000000000406400 <abort@plt>:
  406400:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406404:	ldr	x17, [x16, #1600]
  406408:	add	x16, x16, #0x640
  40640c:	br	x17

0000000000406410 <__gmon_start__@plt>:
  406410:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406414:	ldr	x17, [x16, #1608]
  406418:	add	x16, x16, #0x648
  40641c:	br	x17

0000000000406420 <ask_password_agent_close@plt>:
  406420:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406424:	ldr	x17, [x16, #1616]
  406428:	add	x16, x16, #0x650
  40642c:	br	x17

0000000000406430 <polkit_agent_close@plt>:
  406430:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406434:	ldr	x17, [x16, #1624]
  406438:	add	x16, x16, #0x658
  40643c:	br	x17

0000000000406440 <pager_close@plt>:
  406440:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406444:	ldr	x17, [x16, #1632]
  406448:	add	x16, x16, #0x660
  40644c:	br	x17

0000000000406450 <mac_selinux_finish@plt>:
  406450:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406454:	ldr	x17, [x16, #1640]
  406458:	add	x16, x16, #0x668
  40645c:	br	x17

0000000000406460 <setlocale@plt>:
  406460:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406464:	ldr	x17, [x16, #1648]
  406468:	add	x16, x16, #0x670
  40646c:	br	x17

0000000000406470 <log_parse_environment_realm@plt>:
  406470:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406474:	ldr	x17, [x16, #1656]
  406478:	add	x16, x16, #0x678
  40647c:	br	x17

0000000000406480 <log_open@plt>:
  406480:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406484:	ldr	x17, [x16, #1664]
  406488:	add	x16, x16, #0x680
  40648c:	br	x17

0000000000406490 <rlimit_nofile_bump@plt>:
  406490:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406494:	ldr	x17, [x16, #1672]
  406498:	add	x16, x16, #0x688
  40649c:	br	x17

00000000004064a0 <sigbus_install@plt>:
  4064a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4064a4:	ldr	x17, [x16, #1680]
  4064a8:	add	x16, x16, #0x690
  4064ac:	br	x17

00000000004064b0 <isatty@plt>:
  4064b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4064b4:	ldr	x17, [x16, #1688]
  4064b8:	add	x16, x16, #0x698
  4064bc:	br	x17

00000000004064c0 <running_in_chroot@plt>:
  4064c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4064c4:	ldr	x17, [x16, #1696]
  4064c8:	add	x16, x16, #0x6a0
  4064cc:	br	x17

00000000004064d0 <log_get_max_level_realm@plt>:
  4064d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4064d4:	ldr	x17, [x16, #1704]
  4064d8:	add	x16, x16, #0x6a8
  4064dc:	br	x17

00000000004064e0 <log_internal_realm@plt>:
  4064e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4064e4:	ldr	x17, [x16, #1712]
  4064e8:	add	x16, x16, #0x6b0
  4064ec:	br	x17

00000000004064f0 <abs@plt>:
  4064f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4064f4:	ldr	x17, [x16, #1720]
  4064f8:	add	x16, x16, #0x6b8
  4064fc:	br	x17

0000000000406500 <log_assert_failed_unreachable_realm@plt>:
  406500:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406504:	ldr	x17, [x16, #1728]
  406508:	add	x16, x16, #0x6c0
  40650c:	br	x17

0000000000406510 <strv_free@plt>:
  406510:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406514:	ldr	x17, [x16, #1736]
  406518:	add	x16, x16, #0x6c8
  40651c:	br	x17

0000000000406520 <free@plt>:
  406520:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406524:	ldr	x17, [x16, #1744]
  406528:	add	x16, x16, #0x6d0
  40652c:	br	x17

0000000000406530 <internal_hashmap_free@plt>:
  406530:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406534:	ldr	x17, [x16, #1752]
  406538:	add	x16, x16, #0x6d8
  40653c:	br	x17

0000000000406540 <log_assert_failed_realm@plt>:
  406540:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406544:	ldr	x17, [x16, #1760]
  406548:	add	x16, x16, #0x6e0
  40654c:	br	x17

0000000000406550 <strstr@plt>:
  406550:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406554:	ldr	x17, [x16, #1768]
  406558:	add	x16, x16, #0x6e8
  40655c:	br	x17

0000000000406560 <kexec_loaded@plt>:
  406560:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406564:	ldr	x17, [x16, #1776]
  406568:	add	x16, x16, #0x6f0
  40656c:	br	x17

0000000000406570 <sd_booted@plt>:
  406570:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406574:	ldr	x17, [x16, #1784]
  406578:	add	x16, x16, #0x6f8
  40657c:	br	x17

0000000000406580 <rlimit_nofile_safe@plt>:
  406580:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406584:	ldr	x17, [x16, #1792]
  406588:	add	x16, x16, #0x700
  40658c:	br	x17

0000000000406590 <execv@plt>:
  406590:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406594:	ldr	x17, [x16, #1800]
  406598:	add	x16, x16, #0x708
  40659c:	br	x17

00000000004065a0 <dispatch_verb@plt>:
  4065a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4065a4:	ldr	x17, [x16, #1808]
  4065a8:	add	x16, x16, #0x710
  4065ac:	br	x17

00000000004065b0 <geteuid@plt>:
  4065b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4065b4:	ldr	x17, [x16, #1816]
  4065b8:	add	x16, x16, #0x718
  4065bc:	br	x17

00000000004065c0 <must_be_root@plt>:
  4065c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4065c4:	ldr	x17, [x16, #1824]
  4065c8:	add	x16, x16, #0x720
  4065cc:	br	x17

00000000004065d0 <utmp_put_shutdown@plt>:
  4065d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4065d4:	ldr	x17, [x16, #1832]
  4065d8:	add	x16, x16, #0x728
  4065dc:	br	x17

00000000004065e0 <kill@plt>:
  4065e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4065e4:	ldr	x17, [x16, #1840]
  4065e8:	add	x16, x16, #0x730
  4065ec:	br	x17

00000000004065f0 <__errno_location@plt>:
  4065f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4065f4:	ldr	x17, [x16, #1848]
  4065f8:	add	x16, x16, #0x738
  4065fc:	br	x17

0000000000406600 <sd_bus_call_method@plt>:
  406600:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406604:	ldr	x17, [x16, #1856]
  406608:	add	x16, x16, #0x740
  40660c:	br	x17

0000000000406610 <bus_error_message@plt>:
  406610:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406614:	ldr	x17, [x16, #1864]
  406618:	add	x16, x16, #0x748
  40661c:	br	x17

0000000000406620 <sd_bus_error_free@plt>:
  406620:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406624:	ldr	x17, [x16, #1872]
  406628:	add	x16, x16, #0x750
  40662c:	br	x17

0000000000406630 <utmp_get_runlevel@plt>:
  406630:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406634:	ldr	x17, [x16, #1880]
  406638:	add	x16, x16, #0x758
  40663c:	br	x17

0000000000406640 <puts@plt>:
  406640:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406644:	ldr	x17, [x16, #1888]
  406648:	add	x16, x16, #0x760
  40664c:	br	x17

0000000000406650 <printf@plt>:
  406650:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406654:	ldr	x17, [x16, #1896]
  406658:	add	x16, x16, #0x768
  40665c:	br	x17

0000000000406660 <sd_bus_flush_close_unref@plt>:
  406660:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406664:	ldr	x17, [x16, #1904]
  406668:	add	x16, x16, #0x770
  40666c:	br	x17

0000000000406670 <getopt_long@plt>:
  406670:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406674:	ldr	x17, [x16, #1912]
  406678:	add	x16, x16, #0x778
  40667c:	br	x17

0000000000406680 <update_reboot_parameter_and_warn@plt>:
  406680:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406684:	ldr	x17, [x16, #1920]
  406688:	add	x16, x16, #0x780
  40668c:	br	x17

0000000000406690 <now@plt>:
  406690:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406694:	ldr	x17, [x16, #1928]
  406698:	add	x16, x16, #0x788
  40669c:	br	x17

00000000004066a0 <strv_copy@plt>:
  4066a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4066a4:	ldr	x17, [x16, #1936]
  4066a8:	add	x16, x16, #0x790
  4066ac:	br	x17

00000000004066b0 <log_oom_internal@plt>:
  4066b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4066b4:	ldr	x17, [x16, #1944]
  4066b8:	add	x16, x16, #0x798
  4066bc:	br	x17

00000000004066c0 <strlen@plt>:
  4066c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4066c4:	ldr	x17, [x16, #1952]
  4066c8:	add	x16, x16, #0x7a0
  4066cc:	br	x17

00000000004066d0 <version@plt>:
  4066d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4066d4:	ldr	x17, [x16, #1960]
  4066d8:	add	x16, x16, #0x7a8
  4066dc:	br	x17

00000000004066e0 <extract_first_word@plt>:
  4066e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4066e4:	ldr	x17, [x16, #1968]
  4066e8:	add	x16, x16, #0x7b0
  4066ec:	br	x17

00000000004066f0 <strcmp@plt>:
  4066f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4066f4:	ldr	x17, [x16, #1976]
  4066f8:	add	x16, x16, #0x7b8
  4066fc:	br	x17

0000000000406700 <unit_type_from_string@plt>:
  406700:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406704:	ldr	x17, [x16, #1984]
  406708:	add	x16, x16, #0x7c0
  40670c:	br	x17

0000000000406710 <strv_consume@plt>:
  406710:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406714:	ldr	x17, [x16, #1992]
  406718:	add	x16, x16, #0x7c8
  40671c:	br	x17

0000000000406720 <unit_load_state_from_string@plt>:
  406720:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406724:	ldr	x17, [x16, #2000]
  406728:	add	x16, x16, #0x7d0
  40672c:	br	x17

0000000000406730 <calloc@plt>:
  406730:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406734:	ldr	x17, [x16, #2008]
  406738:	add	x16, x16, #0x7d8
  40673c:	br	x17

0000000000406740 <parse_path_argument_and_warn@plt>:
  406740:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406744:	ldr	x17, [x16, #2016]
  406748:	add	x16, x16, #0x7e0
  40674c:	br	x17

0000000000406750 <strv_extend@plt>:
  406750:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406754:	ldr	x17, [x16, #2024]
  406758:	add	x16, x16, #0x7e8
  40675c:	br	x17

0000000000406760 <flockfile@plt>:
  406760:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406764:	ldr	x17, [x16, #2032]
  406768:	add	x16, x16, #0x7f0
  40676c:	br	x17

0000000000406770 <signal_to_string@plt>:
  406770:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406774:	ldr	x17, [x16, #2040]
  406778:	add	x16, x16, #0x7f8
  40677c:	br	x17

0000000000406780 <fputs_unlocked@plt>:
  406780:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406784:	ldr	x17, [x16, #2048]
  406788:	add	x16, x16, #0x800
  40678c:	br	x17

0000000000406790 <fputc_unlocked@plt>:
  406790:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406794:	ldr	x17, [x16, #2056]
  406798:	add	x16, x16, #0x808
  40679c:	br	x17

00000000004067a0 <funlockfile@plt>:
  4067a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4067a4:	ldr	x17, [x16, #2064]
  4067a8:	add	x16, x16, #0x810
  4067ac:	br	x17

00000000004067b0 <signal_from_string@plt>:
  4067b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4067b4:	ldr	x17, [x16, #2072]
  4067b8:	add	x16, x16, #0x818
  4067bc:	br	x17

00000000004067c0 <output_mode_to_string@plt>:
  4067c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4067c4:	ldr	x17, [x16, #2080]
  4067c8:	add	x16, x16, #0x820
  4067cc:	br	x17

00000000004067d0 <output_mode_from_string@plt>:
  4067d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4067d4:	ldr	x17, [x16, #2088]
  4067d8:	add	x16, x16, #0x828
  4067dc:	br	x17

00000000004067e0 <parse_sec@plt>:
  4067e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4067e4:	ldr	x17, [x16, #2096]
  4067e8:	add	x16, x16, #0x830
  4067ec:	br	x17

00000000004067f0 <unit_file_preset_mode_to_string@plt>:
  4067f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4067f4:	ldr	x17, [x16, #2104]
  4067f8:	add	x16, x16, #0x838
  4067fc:	br	x17

0000000000406800 <unit_file_preset_mode_from_string@plt>:
  406800:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406804:	ldr	x17, [x16, #2112]
  406808:	add	x16, x16, #0x840
  40680c:	br	x17

0000000000406810 <terminal_urlify_man@plt>:
  406810:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406814:	ldr	x17, [x16, #2120]
  406818:	add	x16, x16, #0x848
  40681c:	br	x17

0000000000406820 <colors_enabled@plt>:
  406820:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406824:	ldr	x17, [x16, #2128]
  406828:	add	x16, x16, #0x850
  40682c:	br	x17

0000000000406830 <pager_open@plt>:
  406830:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406834:	ldr	x17, [x16, #2136]
  406838:	add	x16, x16, #0x858
  40683c:	br	x17

0000000000406840 <unit_type_to_string@plt>:
  406840:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406844:	ldr	x17, [x16, #2144]
  406848:	add	x16, x16, #0x860
  40684c:	br	x17

0000000000406850 <safe_atou_full@plt>:
  406850:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406854:	ldr	x17, [x16, #2152]
  406858:	add	x16, x16, #0x868
  40685c:	br	x17

0000000000406860 <sd_bus_get_property_strv@plt>:
  406860:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406864:	ldr	x17, [x16, #2160]
  406868:	add	x16, x16, #0x870
  40686c:	br	x17

0000000000406870 <unit_load_state_to_string@plt>:
  406870:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406874:	ldr	x17, [x16, #2168]
  406878:	add	x16, x16, #0x878
  40687c:	br	x17

0000000000406880 <unit_active_state_to_string@plt>:
  406880:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406884:	ldr	x17, [x16, #2176]
  406888:	add	x16, x16, #0x880
  40688c:	br	x17

0000000000406890 <unit_file_state_to_string@plt>:
  406890:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406894:	ldr	x17, [x16, #2184]
  406898:	add	x16, x16, #0x888
  40689c:	br	x17

00000000004068a0 <automount_state_to_string@plt>:
  4068a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4068a4:	ldr	x17, [x16, #2192]
  4068a8:	add	x16, x16, #0x890
  4068ac:	br	x17

00000000004068b0 <device_state_to_string@plt>:
  4068b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4068b4:	ldr	x17, [x16, #2200]
  4068b8:	add	x16, x16, #0x898
  4068bc:	br	x17

00000000004068c0 <mount_state_to_string@plt>:
  4068c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4068c4:	ldr	x17, [x16, #2208]
  4068c8:	add	x16, x16, #0x8a0
  4068cc:	br	x17

00000000004068d0 <path_state_to_string@plt>:
  4068d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4068d4:	ldr	x17, [x16, #2216]
  4068d8:	add	x16, x16, #0x8a8
  4068dc:	br	x17

00000000004068e0 <scope_state_to_string@plt>:
  4068e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4068e4:	ldr	x17, [x16, #2224]
  4068e8:	add	x16, x16, #0x8b0
  4068ec:	br	x17

00000000004068f0 <service_state_to_string@plt>:
  4068f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4068f4:	ldr	x17, [x16, #2232]
  4068f8:	add	x16, x16, #0x8b8
  4068fc:	br	x17

0000000000406900 <slice_state_to_string@plt>:
  406900:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406904:	ldr	x17, [x16, #2240]
  406908:	add	x16, x16, #0x8c0
  40690c:	br	x17

0000000000406910 <socket_state_to_string@plt>:
  406910:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406914:	ldr	x17, [x16, #2248]
  406918:	add	x16, x16, #0x8c8
  40691c:	br	x17

0000000000406920 <swap_state_to_string@plt>:
  406920:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406924:	ldr	x17, [x16, #2256]
  406928:	add	x16, x16, #0x8d0
  40692c:	br	x17

0000000000406930 <target_state_to_string@plt>:
  406930:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406934:	ldr	x17, [x16, #2264]
  406938:	add	x16, x16, #0x8d8
  40693c:	br	x17

0000000000406940 <timer_state_to_string@plt>:
  406940:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406944:	ldr	x17, [x16, #2272]
  406948:	add	x16, x16, #0x8e0
  40694c:	br	x17

0000000000406950 <underline_enabled@plt>:
  406950:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406954:	ldr	x17, [x16, #2280]
  406958:	add	x16, x16, #0x8e8
  40695c:	br	x17

0000000000406960 <getenv_bool@plt>:
  406960:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406964:	ldr	x17, [x16, #2288]
  406968:	add	x16, x16, #0x8f0
  40696c:	br	x17

0000000000406970 <bus_connect_transport_systemd@plt>:
  406970:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406974:	ldr	x17, [x16, #2296]
  406978:	add	x16, x16, #0x8f8
  40697c:	br	x17

0000000000406980 <bus_connect_transport@plt>:
  406980:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406984:	ldr	x17, [x16, #2304]
  406988:	add	x16, x16, #0x900
  40698c:	br	x17

0000000000406990 <sd_bus_set_allow_interactive_authorization@plt>:
  406990:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406994:	ldr	x17, [x16, #2312]
  406998:	add	x16, x16, #0x908
  40699c:	br	x17

00000000004069a0 <strv_skip@plt>:
  4069a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4069a4:	ldr	x17, [x16, #2320]
  4069a8:	add	x16, x16, #0x910
  4069ac:	br	x17

00000000004069b0 <internal_hashmap_new@plt>:
  4069b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4069b4:	ldr	x17, [x16, #2328]
  4069b8:	add	x16, x16, #0x918
  4069bc:	br	x17

00000000004069c0 <unit_file_get_list@plt>:
  4069c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4069c4:	ldr	x17, [x16, #2336]
  4069c8:	add	x16, x16, #0x920
  4069cc:	br	x17

00000000004069d0 <unit_file_list_free@plt>:
  4069d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4069d4:	ldr	x17, [x16, #2344]
  4069d8:	add	x16, x16, #0x928
  4069dc:	br	x17

00000000004069e0 <sd_bus_message_new_method_call@plt>:
  4069e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4069e4:	ldr	x17, [x16, #2352]
  4069e8:	add	x16, x16, #0x930
  4069ec:	br	x17

00000000004069f0 <sd_bus_message_append_strv@plt>:
  4069f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4069f4:	ldr	x17, [x16, #2360]
  4069f8:	add	x16, x16, #0x938
  4069fc:	br	x17

0000000000406a00 <sd_bus_call@plt>:
  406a00:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a04:	ldr	x17, [x16, #2368]
  406a08:	add	x16, x16, #0x940
  406a0c:	br	x17

0000000000406a10 <sd_bus_error_has_name@plt>:
  406a10:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a14:	ldr	x17, [x16, #2376]
  406a18:	add	x16, x16, #0x948
  406a1c:	br	x17

0000000000406a20 <sd_bus_message_unref@plt>:
  406a20:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a24:	ldr	x17, [x16, #2384]
  406a28:	add	x16, x16, #0x950
  406a2c:	br	x17

0000000000406a30 <sd_bus_message_enter_container@plt>:
  406a30:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a34:	ldr	x17, [x16, #2392]
  406a38:	add	x16, x16, #0x958
  406a3c:	br	x17

0000000000406a40 <sd_bus_message_read@plt>:
  406a40:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a44:	ldr	x17, [x16, #2400]
  406a48:	add	x16, x16, #0x960
  406a4c:	br	x17

0000000000406a50 <greedy_realloc@plt>:
  406a50:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a54:	ldr	x17, [x16, #2408]
  406a58:	add	x16, x16, #0x968
  406a5c:	br	x17

0000000000406a60 <unit_file_state_from_string@plt>:
  406a60:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a64:	ldr	x17, [x16, #2416]
  406a68:	add	x16, x16, #0x970
  406a6c:	br	x17

0000000000406a70 <sd_bus_message_exit_container@plt>:
  406a70:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a74:	ldr	x17, [x16, #2424]
  406a78:	add	x16, x16, #0x978
  406a7c:	br	x17

0000000000406a80 <endswith@plt>:
  406a80:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a84:	ldr	x17, [x16, #2432]
  406a88:	add	x16, x16, #0x980
  406a8c:	br	x17

0000000000406a90 <memcpy@plt>:
  406a90:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406a94:	ldr	x17, [x16, #2440]
  406a98:	add	x16, x16, #0x988
  406a9c:	br	x17

0000000000406aa0 <dual_timestamp_get@plt>:
  406aa0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406aa4:	ldr	x17, [x16, #2448]
  406aa8:	add	x16, x16, #0x990
  406aac:	br	x17

0000000000406ab0 <strv_find@plt>:
  406ab0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ab4:	ldr	x17, [x16, #2456]
  406ab8:	add	x16, x16, #0x998
  406abc:	br	x17

0000000000406ac0 <strv_new_internal@plt>:
  406ac0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ac4:	ldr	x17, [x16, #2464]
  406ac8:	add	x16, x16, #0x9a0
  406acc:	br	x17

0000000000406ad0 <bus_wait_for_jobs_new@plt>:
  406ad0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ad4:	ldr	x17, [x16, #2472]
  406ad8:	add	x16, x16, #0x9a8
  406adc:	br	x17

0000000000406ae0 <sd_bus_call_method_async@plt>:
  406ae0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ae4:	ldr	x17, [x16, #2480]
  406ae8:	add	x16, x16, #0x9b0
  406aec:	br	x17

0000000000406af0 <bus_wait_for_units_new@plt>:
  406af0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406af4:	ldr	x17, [x16, #2488]
  406af8:	add	x16, x16, #0x9b8
  406afc:	br	x17

0000000000406b00 <strv_push@plt>:
  406b00:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b04:	ldr	x17, [x16, #2496]
  406b08:	add	x16, x16, #0x9c0
  406b0c:	br	x17

0000000000406b10 <bus_wait_for_jobs@plt>:
  406b10:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b14:	ldr	x17, [x16, #2504]
  406b18:	add	x16, x16, #0x9c8
  406b1c:	br	x17

0000000000406b20 <bus_wait_for_units_run@plt>:
  406b20:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b24:	ldr	x17, [x16, #2512]
  406b28:	add	x16, x16, #0x9d0
  406b2c:	br	x17

0000000000406b30 <stpcpy@plt>:
  406b30:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b34:	ldr	x17, [x16, #2520]
  406b38:	add	x16, x16, #0x9d8
  406b3c:	br	x17

0000000000406b40 <sd_bus_message_append@plt>:
  406b40:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b44:	ldr	x17, [x16, #2528]
  406b48:	add	x16, x16, #0x9e0
  406b4c:	br	x17

0000000000406b50 <bus_wait_for_units_add_unit@plt>:
  406b50:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b54:	ldr	x17, [x16, #2536]
  406b58:	add	x16, x16, #0x9e8
  406b5c:	br	x17

0000000000406b60 <asprintf@plt>:
  406b60:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b64:	ldr	x17, [x16, #2544]
  406b68:	add	x16, x16, #0x9f0
  406b6c:	br	x17

0000000000406b70 <unit_name_from_dbus_path@plt>:
  406b70:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b74:	ldr	x17, [x16, #2552]
  406b78:	add	x16, x16, #0x9f8
  406b7c:	br	x17

0000000000406b80 <unit_dbus_path_from_name@plt>:
  406b80:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b84:	ldr	x17, [x16, #2560]
  406b88:	add	x16, x16, #0xa00
  406b8c:	br	x17

0000000000406b90 <memset@plt>:
  406b90:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406b94:	ldr	x17, [x16, #2568]
  406b98:	add	x16, x16, #0xa08
  406b9c:	br	x17

0000000000406ba0 <lookup_paths_init@plt>:
  406ba0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ba4:	ldr	x17, [x16, #2576]
  406ba8:	add	x16, x16, #0xa10
  406bac:	br	x17

0000000000406bb0 <fprintf@plt>:
  406bb0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406bb4:	ldr	x17, [x16, #2584]
  406bb8:	add	x16, x16, #0xa18
  406bbc:	br	x17

0000000000406bc0 <cat_files@plt>:
  406bc0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406bc4:	ldr	x17, [x16, #2592]
  406bc8:	add	x16, x16, #0xa20
  406bcc:	br	x17

0000000000406bd0 <lookup_paths_free@plt>:
  406bd0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406bd4:	ldr	x17, [x16, #2600]
  406bd8:	add	x16, x16, #0xa28
  406bdc:	br	x17

0000000000406be0 <sd_bus_get_property_string@plt>:
  406be0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406be4:	ldr	x17, [x16, #2608]
  406be8:	add	x16, x16, #0xa30
  406bec:	br	x17

0000000000406bf0 <sd_bus_set_property@plt>:
  406bf0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406bf4:	ldr	x17, [x16, #2616]
  406bf8:	add	x16, x16, #0xa38
  406bfc:	br	x17

0000000000406c00 <sd_bus_get_property_trivial@plt>:
  406c00:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c04:	ldr	x17, [x16, #2624]
  406c08:	add	x16, x16, #0xa40
  406c0c:	br	x17

0000000000406c10 <parse_boolean@plt>:
  406c10:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c14:	ldr	x17, [x16, #2632]
  406c18:	add	x16, x16, #0xa48
  406c1c:	br	x17

0000000000406c20 <sd_bus_get_property@plt>:
  406c20:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c24:	ldr	x17, [x16, #2640]
  406c28:	add	x16, x16, #0xa50
  406c2c:	br	x17

0000000000406c30 <sd_bus_message_read_basic@plt>:
  406c30:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c34:	ldr	x17, [x16, #2648]
  406c38:	add	x16, x16, #0xa58
  406c3c:	br	x17

0000000000406c40 <sd_bus_message_open_container@plt>:
  406c40:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c44:	ldr	x17, [x16, #2656]
  406c48:	add	x16, x16, #0xa60
  406c4c:	br	x17

0000000000406c50 <env_name_is_valid@plt>:
  406c50:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c54:	ldr	x17, [x16, #2664]
  406c58:	add	x16, x16, #0xa68
  406c5c:	br	x17

0000000000406c60 <sd_bus_message_close_container@plt>:
  406c60:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c64:	ldr	x17, [x16, #2672]
  406c68:	add	x16, x16, #0xa70
  406c6c:	br	x17

0000000000406c70 <safe_atou8@plt>:
  406c70:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c74:	ldr	x17, [x16, #2680]
  406c78:	add	x16, x16, #0xa78
  406c7c:	br	x17

0000000000406c80 <unit_file_enable@plt>:
  406c80:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c84:	ldr	x17, [x16, #2688]
  406c88:	add	x16, x16, #0xa80
  406c8c:	br	x17

0000000000406c90 <unit_file_disable@plt>:
  406c90:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406c94:	ldr	x17, [x16, #2696]
  406c98:	add	x16, x16, #0xa88
  406c9c:	br	x17

0000000000406ca0 <unit_file_reenable@plt>:
  406ca0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ca4:	ldr	x17, [x16, #2704]
  406ca8:	add	x16, x16, #0xa90
  406cac:	br	x17

0000000000406cb0 <unit_file_link@plt>:
  406cb0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406cb4:	ldr	x17, [x16, #2712]
  406cb8:	add	x16, x16, #0xa98
  406cbc:	br	x17

0000000000406cc0 <unit_file_preset@plt>:
  406cc0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406cc4:	ldr	x17, [x16, #2720]
  406cc8:	add	x16, x16, #0xaa0
  406ccc:	br	x17

0000000000406cd0 <unit_file_mask@plt>:
  406cd0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406cd4:	ldr	x17, [x16, #2728]
  406cd8:	add	x16, x16, #0xaa8
  406cdc:	br	x17

0000000000406ce0 <unit_file_unmask@plt>:
  406ce0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ce4:	ldr	x17, [x16, #2736]
  406ce8:	add	x16, x16, #0xab0
  406cec:	br	x17

0000000000406cf0 <unit_file_revert@plt>:
  406cf0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406cf4:	ldr	x17, [x16, #2744]
  406cf8:	add	x16, x16, #0xab8
  406cfc:	br	x17

0000000000406d00 <unit_file_dump_changes@plt>:
  406d00:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d04:	ldr	x17, [x16, #2752]
  406d08:	add	x16, x16, #0xac0
  406d0c:	br	x17

0000000000406d10 <bus_deserialize_and_dump_unit_file_changes@plt>:
  406d10:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d14:	ldr	x17, [x16, #2760]
  406d18:	add	x16, x16, #0xac8
  406d1c:	br	x17

0000000000406d20 <special_glyph@plt>:
  406d20:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d24:	ldr	x17, [x16, #2768]
  406d28:	add	x16, x16, #0xad0
  406d2c:	br	x17

0000000000406d30 <strv_length@plt>:
  406d30:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d34:	ldr	x17, [x16, #2776]
  406d38:	add	x16, x16, #0xad8
  406d3c:	br	x17

0000000000406d40 <basename@plt>:
  406d40:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d44:	ldr	x17, [x16, #2784]
  406d48:	add	x16, x16, #0xae0
  406d4c:	br	x17

0000000000406d50 <unit_file_changes_free@plt>:
  406d50:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d54:	ldr	x17, [x16, #2792]
  406d58:	add	x16, x16, #0xae8
  406d5c:	br	x17

0000000000406d60 <unit_file_get_state@plt>:
  406d60:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d64:	ldr	x17, [x16, #2800]
  406d68:	add	x16, x16, #0xaf0
  406d6c:	br	x17

0000000000406d70 <unit_file_preset_all@plt>:
  406d70:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d74:	ldr	x17, [x16, #2808]
  406d78:	add	x16, x16, #0xaf8
  406d7c:	br	x17

0000000000406d80 <proc_cmdline_get_key@plt>:
  406d80:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d84:	ldr	x17, [x16, #2816]
  406d88:	add	x16, x16, #0xb00
  406d8c:	br	x17

0000000000406d90 <strcpy@plt>:
  406d90:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406d94:	ldr	x17, [x16, #2824]
  406d98:	add	x16, x16, #0xb08
  406d9c:	br	x17

0000000000406da0 <files_same@plt>:
  406da0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406da4:	ldr	x17, [x16, #2832]
  406da8:	add	x16, x16, #0xb10
  406dac:	br	x17

0000000000406db0 <ignore_signals@plt>:
  406db0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406db4:	ldr	x17, [x16, #2840]
  406db8:	add	x16, x16, #0xb18
  406dbc:	br	x17

0000000000406dc0 <default_signals@plt>:
  406dc0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406dc4:	ldr	x17, [x16, #2848]
  406dc8:	add	x16, x16, #0xb20
  406dcc:	br	x17

0000000000406dd0 <unit_name_mangle_with_suffix@plt>:
  406dd0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406dd4:	ldr	x17, [x16, #2856]
  406dd8:	add	x16, x16, #0xb28
  406ddc:	br	x17

0000000000406de0 <unit_file_set_default@plt>:
  406de0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406de4:	ldr	x17, [x16, #2864]
  406de8:	add	x16, x16, #0xb30
  406dec:	br	x17

0000000000406df0 <unit_file_get_default@plt>:
  406df0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406df4:	ldr	x17, [x16, #2872]
  406df8:	add	x16, x16, #0xb38
  406dfc:	br	x17

0000000000406e00 <unit_name_to_type@plt>:
  406e00:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e04:	ldr	x17, [x16, #2880]
  406e08:	add	x16, x16, #0xb40
  406e0c:	br	x17

0000000000406e10 <bus_append_unit_property_assignment_many@plt>:
  406e10:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e14:	ldr	x17, [x16, #2888]
  406e18:	add	x16, x16, #0xb48
  406e1c:	br	x17

0000000000406e20 <sd_event_default@plt>:
  406e20:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e24:	ldr	x17, [x16, #2896]
  406e28:	add	x16, x16, #0xb50
  406e2c:	br	x17

0000000000406e30 <sd_bus_attach_event@plt>:
  406e30:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e34:	ldr	x17, [x16, #2904]
  406e38:	add	x16, x16, #0xb58
  406e3c:	br	x17

0000000000406e40 <sd_bus_match_signal_async@plt>:
  406e40:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e44:	ldr	x17, [x16, #2912]
  406e48:	add	x16, x16, #0xb60
  406e4c:	br	x17

0000000000406e50 <sd_event_loop@plt>:
  406e50:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e54:	ldr	x17, [x16, #2920]
  406e58:	add	x16, x16, #0xb68
  406e5c:	br	x17

0000000000406e60 <unit_file_add_dependency@plt>:
  406e60:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e64:	ldr	x17, [x16, #2928]
  406e68:	add	x16, x16, #0xb70
  406e6c:	br	x17

0000000000406e70 <unit_dependency_to_string@plt>:
  406e70:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e74:	ldr	x17, [x16, #2936]
  406e78:	add	x16, x16, #0xb78
  406e7c:	br	x17

0000000000406e80 <on_tty@plt>:
  406e80:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e84:	ldr	x17, [x16, #2944]
  406e88:	add	x16, x16, #0xb80
  406e8c:	br	x17

0000000000406e90 <null_or_empty_path@plt>:
  406e90:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406e94:	ldr	x17, [x16, #2952]
  406e98:	add	x16, x16, #0xb88
  406e9c:	br	x17

0000000000406ea0 <rename@plt>:
  406ea0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ea4:	ldr	x17, [x16, #2960]
  406ea8:	add	x16, x16, #0xb90
  406eac:	br	x17

0000000000406eb0 <unlink@plt>:
  406eb0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406eb4:	ldr	x17, [x16, #2968]
  406eb8:	add	x16, x16, #0xb98
  406ebc:	br	x17

0000000000406ec0 <dirname_malloc@plt>:
  406ec0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ec4:	ldr	x17, [x16, #2976]
  406ec8:	add	x16, x16, #0xba0
  406ecc:	br	x17

0000000000406ed0 <rmdir@plt>:
  406ed0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ed4:	ldr	x17, [x16, #2984]
  406ed8:	add	x16, x16, #0xba8
  406edc:	br	x17

0000000000406ee0 <internal_set_new@plt>:
  406ee0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ee4:	ldr	x17, [x16, #2992]
  406ee8:	add	x16, x16, #0xbb0
  406eec:	br	x17

0000000000406ef0 <set_put@plt>:
  406ef0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ef4:	ldr	x17, [x16, #3000]
  406ef8:	add	x16, x16, #0xbb8
  406efc:	br	x17

0000000000406f00 <sd_get_machine_names@plt>:
  406f00:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f04:	ldr	x17, [x16, #3008]
  406f08:	add	x16, x16, #0xbc0
  406f0c:	br	x17

0000000000406f10 <sd_bus_open_system_machine@plt>:
  406f10:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f14:	ldr	x17, [x16, #3016]
  406f18:	add	x16, x16, #0xbc8
  406f1c:	br	x17

0000000000406f20 <strcasecmp@plt>:
  406f20:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f24:	ldr	x17, [x16, #3024]
  406f28:	add	x16, x16, #0xbd0
  406f2c:	br	x17

0000000000406f30 <strrchr@plt>:
  406f30:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f34:	ldr	x17, [x16, #3032]
  406f38:	add	x16, x16, #0xbd8
  406f3c:	br	x17

0000000000406f40 <qsort@plt>:
  406f40:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f44:	ldr	x17, [x16, #3040]
  406f48:	add	x16, x16, #0xbe0
  406f4c:	br	x17

0000000000406f50 <columns@plt>:
  406f50:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f54:	ldr	x17, [x16, #3048]
  406f58:	add	x16, x16, #0xbe8
  406f5c:	br	x17

0000000000406f60 <fputs@plt>:
  406f60:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f64:	ldr	x17, [x16, #3056]
  406f68:	add	x16, x16, #0xbf0
  406f6c:	br	x17

0000000000406f70 <strjoin_real@plt>:
  406f70:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f74:	ldr	x17, [x16, #3064]
  406f78:	add	x16, x16, #0xbf8
  406f7c:	br	x17

0000000000406f80 <internal_hashmap_first_key_and_value@plt>:
  406f80:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f84:	ldr	x17, [x16, #3072]
  406f88:	add	x16, x16, #0xc00
  406f8c:	br	x17

0000000000406f90 <bus_parse_unit_info@plt>:
  406f90:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406f94:	ldr	x17, [x16, #3080]
  406f98:	add	x16, x16, #0xc08
  406f9c:	br	x17

0000000000406fa0 <strv_fnmatch@plt>:
  406fa0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406fa4:	ldr	x17, [x16, #3088]
  406fa8:	add	x16, x16, #0xc10
  406fac:	br	x17

0000000000406fb0 <ellipsize_mem@plt>:
  406fb0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406fb4:	ldr	x17, [x16, #3096]
  406fb8:	add	x16, x16, #0xc18
  406fbc:	br	x17

0000000000406fc0 <running_in_chroot_or_offline@plt>:
  406fc0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406fc4:	ldr	x17, [x16, #3104]
  406fc8:	add	x16, x16, #0xc20
  406fcc:	br	x17

0000000000406fd0 <internal_hashmap_size@plt>:
  406fd0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406fd4:	ldr	x17, [x16, #3112]
  406fd8:	add	x16, x16, #0xc28
  406fdc:	br	x17

0000000000406fe0 <malloc@plt>:
  406fe0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406fe4:	ldr	x17, [x16, #3120]
  406fe8:	add	x16, x16, #0xc30
  406fec:	br	x17

0000000000406ff0 <internal_hashmap_iterate@plt>:
  406ff0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  406ff4:	ldr	x17, [x16, #3128]
  406ff8:	add	x16, x16, #0xc38
  406ffc:	br	x17

0000000000407000 <strdup@plt>:
  407000:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407004:	ldr	x17, [x16, #3136]
  407008:	add	x16, x16, #0xc40
  40700c:	br	x17

0000000000407010 <strpbrk@plt>:
  407010:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407014:	ldr	x17, [x16, #3144]
  407018:	add	x16, x16, #0xc48
  40701c:	br	x17

0000000000407020 <format_timestamp@plt>:
  407020:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407024:	ldr	x17, [x16, #3152]
  407028:	add	x16, x16, #0xc50
  40702c:	br	x17

0000000000407030 <format_timestamp_relative@plt>:
  407030:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407034:	ldr	x17, [x16, #3160]
  407038:	add	x16, x16, #0xc58
  40703c:	br	x17

0000000000407040 <gethostname_malloc@plt>:
  407040:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407044:	ldr	x17, [x16, #3168]
  407048:	add	x16, x16, #0xc60
  40704c:	br	x17

0000000000407050 <greedy_realloc0@plt>:
  407050:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407054:	ldr	x17, [x16, #3176]
  407058:	add	x16, x16, #0xc68
  40705c:	br	x17

0000000000407060 <sd_machine_get_class@plt>:
  407060:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407064:	ldr	x17, [x16, #3184]
  407068:	add	x16, x16, #0xc70
  40706c:	br	x17

0000000000407070 <bus_map_all_properties@plt>:
  407070:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407074:	ldr	x17, [x16, #3192]
  407078:	add	x16, x16, #0xc78
  40707c:	br	x17

0000000000407080 <strcmp_ptr@plt>:
  407080:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407084:	ldr	x17, [x16, #3200]
  407088:	add	x16, x16, #0xc80
  40708c:	br	x17

0000000000407090 <polkit_agent_open_if_enabled@plt>:
  407090:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407094:	ldr	x17, [x16, #3208]
  407098:	add	x16, x16, #0xc88
  40709c:	br	x17

00000000004070a0 <bus_wait_for_units_free@plt>:
  4070a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4070a4:	ldr	x17, [x16, #3216]
  4070a8:	add	x16, x16, #0xc90
  4070ac:	br	x17

00000000004070b0 <bus_wait_for_jobs_free@plt>:
  4070b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4070b4:	ldr	x17, [x16, #3224]
  4070b8:	add	x16, x16, #0xc98
  4070bc:	br	x17

00000000004070c0 <ask_password_agent_open_if_enabled@plt>:
  4070c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4070c4:	ldr	x17, [x16, #3232]
  4070c8:	add	x16, x16, #0xca0
  4070cc:	br	x17

00000000004070d0 <sd_bus_error_move@plt>:
  4070d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4070d4:	ldr	x17, [x16, #3240]
  4070d8:	add	x16, x16, #0xca8
  4070dc:	br	x17

00000000004070e0 <bus_wait_for_jobs_add@plt>:
  4070e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4070e4:	ldr	x17, [x16, #3248]
  4070e8:	add	x16, x16, #0xcb0
  4070ec:	br	x17

00000000004070f0 <sd_bus_error_is_set@plt>:
  4070f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4070f4:	ldr	x17, [x16, #3256]
  4070f8:	add	x16, x16, #0xcb8
  4070fc:	br	x17

0000000000407100 <unit_load_state@plt>:
  407100:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407104:	ldr	x17, [x16, #3264]
  407108:	add	x16, x16, #0xcc0
  40710c:	br	x17

0000000000407110 <unit_active_state_from_string@plt>:
  407110:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407114:	ldr	x17, [x16, #3272]
  407118:	add	x16, x16, #0xcc8
  40711c:	br	x17

0000000000407120 <string_table_lookup@plt>:
  407120:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407124:	ldr	x17, [x16, #3280]
  407128:	add	x16, x16, #0xcd0
  40712c:	br	x17

0000000000407130 <sd_bus_message_rewind@plt>:
  407130:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407134:	ldr	x17, [x16, #3288]
  407138:	add	x16, x16, #0xcd8
  40713c:	br	x17

0000000000407140 <bus_message_print_all_properties@plt>:
  407140:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407144:	ldr	x17, [x16, #3296]
  407148:	add	x16, x16, #0xce0
  40714c:	br	x17

0000000000407150 <show_cgroup@plt>:
  407150:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407154:	ldr	x17, [x16, #3304]
  407158:	add	x16, x16, #0xce8
  40715c:	br	x17

0000000000407160 <terminal_urlify_path@plt>:
  407160:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407164:	ldr	x17, [x16, #3312]
  407168:	add	x16, x16, #0xcf0
  40716c:	br	x17

0000000000407170 <terminal_urlify@plt>:
  407170:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407174:	ldr	x17, [x16, #3320]
  407178:	add	x16, x16, #0xcf8
  40717c:	br	x17

0000000000407180 <is_clean_exit@plt>:
  407180:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407184:	ldr	x17, [x16, #3328]
  407188:	add	x16, x16, #0xd00
  40718c:	br	x17

0000000000407190 <sigchld_code_to_string@plt>:
  407190:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407194:	ldr	x17, [x16, #3336]
  407198:	add	x16, x16, #0xd08
  40719c:	br	x17

00000000004071a0 <exit_status_to_string@plt>:
  4071a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4071a4:	ldr	x17, [x16, #3344]
  4071a8:	add	x16, x16, #0xd10
  4071ac:	br	x17

00000000004071b0 <get_process_comm@plt>:
  4071b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4071b4:	ldr	x17, [x16, #3352]
  4071b8:	add	x16, x16, #0xd18
  4071bc:	br	x17

00000000004071c0 <format_timespan@plt>:
  4071c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4071c4:	ldr	x17, [x16, #3360]
  4071c8:	add	x16, x16, #0xd20
  4071cc:	br	x17

00000000004071d0 <unit_show_processes@plt>:
  4071d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4071d4:	ldr	x17, [x16, #3368]
  4071d8:	add	x16, x16, #0xd28
  4071dc:	br	x17

00000000004071e0 <show_cgroup_and_extra@plt>:
  4071e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4071e4:	ldr	x17, [x16, #3376]
  4071e8:	add	x16, x16, #0xd30
  4071ec:	br	x17

00000000004071f0 <getuid@plt>:
  4071f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4071f4:	ldr	x17, [x16, #3384]
  4071f8:	add	x16, x16, #0xd38
  4071fc:	br	x17

0000000000407200 <show_journal_by_unit@plt>:
  407200:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407204:	ldr	x17, [x16, #3392]
  407208:	add	x16, x16, #0xd40
  40720c:	br	x17

0000000000407210 <show_man_page@plt>:
  407210:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407214:	ldr	x17, [x16, #3400]
  407218:	add	x16, x16, #0xd48
  40721c:	br	x17

0000000000407220 <sd_bus_message_peek_type@plt>:
  407220:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407224:	ldr	x17, [x16, #3408]
  407228:	add	x16, x16, #0xd50
  40722c:	br	x17

0000000000407230 <bus_print_property_valuef@plt>:
  407230:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407234:	ldr	x17, [x16, #3416]
  407238:	add	x16, x16, #0xd58
  40723c:	br	x17

0000000000407240 <bus_print_property_value@plt>:
  407240:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407244:	ldr	x17, [x16, #3424]
  407248:	add	x16, x16, #0xd60
  40724c:	br	x17

0000000000407250 <mpol_to_string@plt>:
  407250:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407254:	ldr	x17, [x16, #3432]
  407258:	add	x16, x16, #0xd68
  40725c:	br	x17

0000000000407260 <sd_bus_message_read_strv@plt>:
  407260:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407264:	ldr	x17, [x16, #3440]
  407268:	add	x16, x16, #0xd70
  40726c:	br	x17

0000000000407270 <fputc@plt>:
  407270:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407274:	ldr	x17, [x16, #3448]
  407278:	add	x16, x16, #0xd78
  40727c:	br	x17

0000000000407280 <sd_bus_message_read_array@plt>:
  407280:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407284:	ldr	x17, [x16, #3456]
  407288:	add	x16, x16, #0xd80
  40728c:	br	x17

0000000000407290 <exec_command_flags_to_strv@plt>:
  407290:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407294:	ldr	x17, [x16, #3464]
  407298:	add	x16, x16, #0xd88
  40729c:	br	x17

00000000004072a0 <cgroup_io_limit_type_from_string@plt>:
  4072a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4072a4:	ldr	x17, [x16, #3472]
  4072a8:	add	x16, x16, #0xd90
  4072ac:	br	x17

00000000004072b0 <base64mem@plt>:
  4072b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4072b4:	ldr	x17, [x16, #3480]
  4072b8:	add	x16, x16, #0xd98
  4072bc:	br	x17

00000000004072c0 <in_addr_prefix_to_string@plt>:
  4072c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4072c4:	ldr	x17, [x16, #3488]
  4072c8:	add	x16, x16, #0xda0
  4072cc:	br	x17

00000000004072d0 <strextend_with_separator@plt>:
  4072d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4072d4:	ldr	x17, [x16, #3496]
  4072d8:	add	x16, x16, #0xda8
  4072dc:	br	x17

00000000004072e0 <memchr@plt>:
  4072e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4072e4:	ldr	x17, [x16, #3504]
  4072e8:	add	x16, x16, #0xdb0
  4072ec:	br	x17

00000000004072f0 <journal_field_valid@plt>:
  4072f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4072f4:	ldr	x17, [x16, #3512]
  4072f8:	add	x16, x16, #0xdb8
  4072fc:	br	x17

0000000000407300 <utf8_is_valid@plt>:
  407300:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407304:	ldr	x17, [x16, #3520]
  407308:	add	x16, x16, #0xdc0
  40730c:	br	x17

0000000000407310 <cpu_set_from_dbus@plt>:
  407310:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407314:	ldr	x17, [x16, #3528]
  407318:	add	x16, x16, #0xdc8
  40731c:	br	x17

0000000000407320 <cpu_set_to_range_string@plt>:
  407320:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407324:	ldr	x17, [x16, #3536]
  407328:	add	x16, x16, #0xdd0
  40732c:	br	x17

0000000000407330 <internal_hashmap_contains@plt>:
  407330:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407334:	ldr	x17, [x16, #3544]
  407338:	add	x16, x16, #0xdd8
  40733c:	br	x17

0000000000407340 <exec_command_flags_from_strv@plt>:
  407340:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407344:	ldr	x17, [x16, #3552]
  407348:	add	x16, x16, #0xde0
  40734c:	br	x17

0000000000407350 <strncmp@plt>:
  407350:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407354:	ldr	x17, [x16, #3560]
  407358:	add	x16, x16, #0xde8
  40735c:	br	x17

0000000000407360 <strv_join_prefix@plt>:
  407360:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407364:	ldr	x17, [x16, #3568]
  407368:	add	x16, x16, #0xdf0
  40736c:	br	x17

0000000000407370 <strerror@plt>:
  407370:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407374:	ldr	x17, [x16, #3576]
  407378:	add	x16, x16, #0xdf8
  40737c:	br	x17

0000000000407380 <format_bytes_full@plt>:
  407380:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407384:	ldr	x17, [x16, #3584]
  407388:	add	x16, x16, #0xe00
  40738c:	br	x17

0000000000407390 <pager_have@plt>:
  407390:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407394:	ldr	x17, [x16, #3592]
  407398:	add	x16, x16, #0xe08
  40739c:	br	x17

00000000004073a0 <__sched_cpufree@plt>:
  4073a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4073a4:	ldr	x17, [x16, #3600]
  4073a8:	add	x16, x16, #0xe10
  4073ac:	br	x17

00000000004073b0 <unit_name_is_valid@plt>:
  4073b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4073b4:	ldr	x17, [x16, #3608]
  4073b8:	add	x16, x16, #0xe18
  4073bc:	br	x17

00000000004073c0 <unit_file_build_name_map@plt>:
  4073c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4073c4:	ldr	x17, [x16, #3616]
  4073c8:	add	x16, x16, #0xe20
  4073cc:	br	x17

00000000004073d0 <unit_file_find_fragment@plt>:
  4073d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4073d4:	ldr	x17, [x16, #3624]
  4073d8:	add	x16, x16, #0xe28
  4073dc:	br	x17

00000000004073e0 <unit_file_find_dropin_paths@plt>:
  4073e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4073e4:	ldr	x17, [x16, #3632]
  4073e8:	add	x16, x16, #0xe30
  4073ec:	br	x17

00000000004073f0 <strchr@plt>:
  4073f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4073f4:	ldr	x17, [x16, #3640]
  4073f8:	add	x16, x16, #0xe38
  4073fc:	br	x17

0000000000407400 <shell_maybe_quote@plt>:
  407400:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407404:	ldr	x17, [x16, #3648]
  407408:	add	x16, x16, #0xe40
  40740c:	br	x17

0000000000407410 <uid_to_name@plt>:
  407410:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407414:	ldr	x17, [x16, #3656]
  407418:	add	x16, x16, #0xe48
  40741c:	br	x17

0000000000407420 <sd_get_sessions@plt>:
  407420:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407424:	ldr	x17, [x16, #3664]
  407428:	add	x16, x16, #0xe50
  40742c:	br	x17

0000000000407430 <sd_session_get_uid@plt>:
  407430:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407434:	ldr	x17, [x16, #3672]
  407438:	add	x16, x16, #0xe58
  40743c:	br	x17

0000000000407440 <sd_session_get_class@plt>:
  407440:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407444:	ldr	x17, [x16, #3680]
  407448:	add	x16, x16, #0xe60
  40744c:	br	x17

0000000000407450 <sd_session_get_type@plt>:
  407450:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407454:	ldr	x17, [x16, #3688]
  407458:	add	x16, x16, #0xe68
  40745c:	br	x17

0000000000407460 <sd_session_get_tty@plt>:
  407460:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407464:	ldr	x17, [x16, #3696]
  407468:	add	x16, x16, #0xe70
  40746c:	br	x17

0000000000407470 <sd_session_get_seat@plt>:
  407470:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407474:	ldr	x17, [x16, #3704]
  407478:	add	x16, x16, #0xe78
  40747c:	br	x17

0000000000407480 <sd_session_get_service@plt>:
  407480:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407484:	ldr	x17, [x16, #3712]
  407488:	add	x16, x16, #0xe80
  40748c:	br	x17

0000000000407490 <access@plt>:
  407490:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407494:	ldr	x17, [x16, #3720]
  407498:	add	x16, x16, #0xe88
  40749c:	br	x17

00000000004074a0 <boot_entries_load_config_auto@plt>:
  4074a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4074a4:	ldr	x17, [x16, #3728]
  4074a8:	add	x16, x16, #0xe90
  4074ac:	br	x17

00000000004074b0 <path_join_internal@plt>:
  4074b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4074b4:	ldr	x17, [x16, #3736]
  4074b8:	add	x16, x16, #0xe98
  4074bc:	br	x17

00000000004074c0 <_exit@plt>:
  4074c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4074c4:	ldr	x17, [x16, #3744]
  4074c8:	add	x16, x16, #0xea0
  4074cc:	br	x17

00000000004074d0 <boot_config_free@plt>:
  4074d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4074d4:	ldr	x17, [x16, #3752]
  4074d8:	add	x16, x16, #0xea8
  4074dc:	br	x17

00000000004074e0 <sync@plt>:
  4074e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4074e4:	ldr	x17, [x16, #3760]
  4074e8:	add	x16, x16, #0xeb0
  4074ec:	br	x17

00000000004074f0 <reboot@plt>:
  4074f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4074f4:	ldr	x17, [x16, #3768]
  4074f8:	add	x16, x16, #0xeb8
  4074fc:	br	x17

0000000000407500 <reboot_with_parameter@plt>:
  407500:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407504:	ldr	x17, [x16, #3776]
  407508:	add	x16, x16, #0xec0
  40750c:	br	x17

0000000000407510 <strv_split_full@plt>:
  407510:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407514:	ldr	x17, [x16, #3784]
  407518:	add	x16, x16, #0xec8
  40751c:	br	x17

0000000000407520 <safe_fork_full@plt>:
  407520:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407524:	ldr	x17, [x16, #3792]
  407528:	add	x16, x16, #0xed0
  40752c:	br	x17

0000000000407530 <is_path@plt>:
  407530:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407534:	ldr	x17, [x16, #3800]
  407538:	add	x16, x16, #0xed8
  40753c:	br	x17

0000000000407540 <path_is_absolute@plt>:
  407540:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407544:	ldr	x17, [x16, #3808]
  407548:	add	x16, x16, #0xee0
  40754c:	br	x17

0000000000407550 <unit_file_exists@plt>:
  407550:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407554:	ldr	x17, [x16, #3816]
  407558:	add	x16, x16, #0xee8
  40755c:	br	x17

0000000000407560 <wait_for_terminate_and_check@plt>:
  407560:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407564:	ldr	x17, [x16, #3824]
  407568:	add	x16, x16, #0xef0
  40756c:	br	x17

0000000000407570 <strv_remove@plt>:
  407570:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407574:	ldr	x17, [x16, #3832]
  407578:	add	x16, x16, #0xef8
  40757c:	br	x17

0000000000407580 <free_and_strdup@plt>:
  407580:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407584:	ldr	x17, [x16, #3840]
  407588:	add	x16, x16, #0xf00
  40758c:	br	x17

0000000000407590 <path_make_absolute_cwd@plt>:
  407590:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407594:	ldr	x17, [x16, #3848]
  407598:	add	x16, x16, #0xf08
  40759c:	br	x17

00000000004075a0 <unit_name_template@plt>:
  4075a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4075a4:	ldr	x17, [x16, #3856]
  4075a8:	add	x16, x16, #0xf10
  4075ac:	br	x17

00000000004075b0 <chase_symlinks@plt>:
  4075b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4075b4:	ldr	x17, [x16, #3864]
  4075b8:	add	x16, x16, #0xf18
  4075bc:	br	x17

00000000004075c0 <strv_extend_strv@plt>:
  4075c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4075c4:	ldr	x17, [x16, #3872]
  4075c8:	add	x16, x16, #0xf20
  4075cc:	br	x17

00000000004075d0 <sd_bus_slot_unref@plt>:
  4075d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4075d4:	ldr	x17, [x16, #3880]
  4075d8:	add	x16, x16, #0xf28
  4075dc:	br	x17

00000000004075e0 <sd_event_unref@plt>:
  4075e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4075e4:	ldr	x17, [x16, #3888]
  4075e8:	add	x16, x16, #0xf30
  4075ec:	br	x17

00000000004075f0 <sd_bus_message_get_bus@plt>:
  4075f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4075f4:	ldr	x17, [x16, #3896]
  4075f8:	add	x16, x16, #0xf38
  4075fc:	br	x17

0000000000407600 <sd_bus_get_event@plt>:
  407600:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407604:	ldr	x17, [x16, #3904]
  407608:	add	x16, x16, #0xf40
  40760c:	br	x17

0000000000407610 <sd_event_exit@plt>:
  407610:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407614:	ldr	x17, [x16, #3912]
  407618:	add	x16, x16, #0xf48
  40761c:	br	x17

0000000000407620 <unit_name_to_instance@plt>:
  407620:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407624:	ldr	x17, [x16, #3920]
  407628:	add	x16, x16, #0xf50
  40762c:	br	x17

0000000000407630 <unit_name_replace_instance@plt>:
  407630:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407634:	ldr	x17, [x16, #3928]
  407638:	add	x16, x16, #0xf58
  40763c:	br	x17

0000000000407640 <strv_push_pair@plt>:
  407640:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407644:	ldr	x17, [x16, #3936]
  407648:	add	x16, x16, #0xf60
  40764c:	br	x17

0000000000407650 <getenv@plt>:
  407650:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407654:	ldr	x17, [x16, #3944]
  407658:	add	x16, x16, #0xf68
  40765c:	br	x17

0000000000407660 <execvp@plt>:
  407660:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407664:	ldr	x17, [x16, #3952]
  407668:	add	x16, x16, #0xf70
  40766c:	br	x17

0000000000407670 <path_equal@plt>:
  407670:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407674:	ldr	x17, [x16, #3960]
  407678:	add	x16, x16, #0xf78
  40767c:	br	x17

0000000000407680 <ask_char@plt>:
  407680:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407684:	ldr	x17, [x16, #3968]
  407688:	add	x16, x16, #0xf80
  40768c:	br	x17

0000000000407690 <tempfn_random@plt>:
  407690:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407694:	ldr	x17, [x16, #3976]
  407698:	add	x16, x16, #0xf88
  40769c:	br	x17

00000000004076a0 <mkdir_parents@plt>:
  4076a0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4076a4:	ldr	x17, [x16, #3984]
  4076a8:	add	x16, x16, #0xf90
  4076ac:	br	x17

00000000004076b0 <touch@plt>:
  4076b0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4076b4:	ldr	x17, [x16, #3992]
  4076b8:	add	x16, x16, #0xf98
  4076bc:	br	x17

00000000004076c0 <copy_file_full@plt>:
  4076c0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4076c4:	ldr	x17, [x16, #4000]
  4076c8:	add	x16, x16, #0xfa0
  4076cc:	br	x17

00000000004076d0 <open64@plt>:
  4076d0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4076d4:	ldr	x17, [x16, #4008]
  4076d8:	add	x16, x16, #0xfa8
  4076dc:	br	x17

00000000004076e0 <loop_write@plt>:
  4076e0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4076e4:	ldr	x17, [x16, #4016]
  4076e8:	add	x16, x16, #0xfb0
  4076ec:	br	x17

00000000004076f0 <safe_close@plt>:
  4076f0:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  4076f4:	ldr	x17, [x16, #4024]
  4076f8:	add	x16, x16, #0xfb8
  4076fc:	br	x17

0000000000407700 <strtol@plt>:
  407700:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407704:	ldr	x17, [x16, #4032]
  407708:	add	x16, x16, #0xfc0
  40770c:	br	x17

0000000000407710 <localtime_r@plt>:
  407710:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407714:	ldr	x17, [x16, #4040]
  407718:	add	x16, x16, #0xfc8
  40771c:	br	x17

0000000000407720 <mktime@plt>:
  407720:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407724:	ldr	x17, [x16, #4048]
  407728:	add	x16, x16, #0xfd0
  40772c:	br	x17

0000000000407730 <safe_atollu@plt>:
  407730:	adrp	x16, 44f000 <safe_atollu@plt+0x478d0>
  407734:	ldr	x17, [x16, #4056]
  407738:	add	x16, x16, #0xfd8
  40773c:	br	x17

Disassembly of section .text:

0000000000407740 <.text>:
  407740:	mov	x29, #0x0                   	// #0
  407744:	mov	x30, #0x0                   	// #0
  407748:	mov	x5, x0
  40774c:	ldr	x1, [sp]
  407750:	add	x2, sp, #0x8
  407754:	mov	x6, sp
  407758:	movz	x0, #0x0, lsl #48
  40775c:	movk	x0, #0x0, lsl #32
  407760:	movk	x0, #0x40, lsl #16
  407764:	movk	x0, #0x7a68
  407768:	movz	x3, #0x0, lsl #48
  40776c:	movk	x3, #0x0, lsl #32
  407770:	movk	x3, #0x43, lsl #16
  407774:	movk	x3, #0x2db8
  407778:	movz	x4, #0x0, lsl #48
  40777c:	movk	x4, #0x0, lsl #32
  407780:	movk	x4, #0x43, lsl #16
  407784:	movk	x4, #0x2e38
  407788:	bl	4063f0 <__libc_start_main@plt>
  40778c:	bl	406400 <abort@plt>
  407790:	adrp	x0, 44f000 <safe_atollu@plt+0x478d0>
  407794:	ldr	x0, [x0, #1544]
  407798:	cbz	x0, 4077a0 <safe_atollu@plt+0x70>
  40779c:	b	406410 <__gmon_start__@plt>
  4077a0:	ret
  4077a4:	stp	x29, x30, [sp, #-32]!
  4077a8:	mov	x29, sp
  4077ac:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4077b0:	add	x0, x0, #0x0
  4077b4:	str	x0, [sp, #24]
  4077b8:	ldr	x0, [sp, #24]
  4077bc:	str	x0, [sp, #24]
  4077c0:	ldr	x1, [sp, #24]
  4077c4:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4077c8:	add	x0, x0, #0x0
  4077cc:	cmp	x1, x0
  4077d0:	b.eq	40780c <safe_atollu@plt+0xdc>  // b.none
  4077d4:	adrp	x0, 432000 <safe_atollu@plt+0x2a8d0>
  4077d8:	add	x0, x0, #0xe50
  4077dc:	ldr	x0, [x0]
  4077e0:	str	x0, [sp, #16]
  4077e4:	ldr	x0, [sp, #16]
  4077e8:	str	x0, [sp, #16]
  4077ec:	ldr	x0, [sp, #16]
  4077f0:	cmp	x0, #0x0
  4077f4:	b.eq	407810 <safe_atollu@plt+0xe0>  // b.none
  4077f8:	ldr	x1, [sp, #16]
  4077fc:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407800:	add	x0, x0, #0x0
  407804:	blr	x1
  407808:	b	407810 <safe_atollu@plt+0xe0>
  40780c:	nop
  407810:	ldp	x29, x30, [sp], #32
  407814:	ret
  407818:	stp	x29, x30, [sp, #-48]!
  40781c:	mov	x29, sp
  407820:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407824:	add	x0, x0, #0x0
  407828:	str	x0, [sp, #40]
  40782c:	ldr	x0, [sp, #40]
  407830:	str	x0, [sp, #40]
  407834:	ldr	x1, [sp, #40]
  407838:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40783c:	add	x0, x0, #0x0
  407840:	sub	x0, x1, x0
  407844:	asr	x0, x0, #3
  407848:	lsr	x1, x0, #63
  40784c:	add	x0, x1, x0
  407850:	asr	x0, x0, #1
  407854:	str	x0, [sp, #32]
  407858:	ldr	x0, [sp, #32]
  40785c:	cmp	x0, #0x0
  407860:	b.eq	4078a0 <safe_atollu@plt+0x170>  // b.none
  407864:	adrp	x0, 432000 <safe_atollu@plt+0x2a8d0>
  407868:	add	x0, x0, #0xe58
  40786c:	ldr	x0, [x0]
  407870:	str	x0, [sp, #24]
  407874:	ldr	x0, [sp, #24]
  407878:	str	x0, [sp, #24]
  40787c:	ldr	x0, [sp, #24]
  407880:	cmp	x0, #0x0
  407884:	b.eq	4078a4 <safe_atollu@plt+0x174>  // b.none
  407888:	ldr	x2, [sp, #24]
  40788c:	ldr	x1, [sp, #32]
  407890:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407894:	add	x0, x0, #0x0
  407898:	blr	x2
  40789c:	b	4078a4 <safe_atollu@plt+0x174>
  4078a0:	nop
  4078a4:	ldp	x29, x30, [sp], #48
  4078a8:	ret
  4078ac:	stp	x29, x30, [sp, #-16]!
  4078b0:	mov	x29, sp
  4078b4:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4078b8:	add	x0, x0, #0x2c8
  4078bc:	ldrb	w0, [x0]
  4078c0:	and	x0, x0, #0xff
  4078c4:	cmp	x0, #0x0
  4078c8:	b.ne	4078e4 <safe_atollu@plt+0x1b4>  // b.any
  4078cc:	bl	4077a4 <safe_atollu@plt+0x74>
  4078d0:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4078d4:	add	x0, x0, #0x2c8
  4078d8:	mov	w1, #0x1                   	// #1
  4078dc:	strb	w1, [x0]
  4078e0:	b	4078e8 <safe_atollu@plt+0x1b8>
  4078e4:	nop
  4078e8:	ldp	x29, x30, [sp], #16
  4078ec:	ret
  4078f0:	stp	x29, x30, [sp, #-16]!
  4078f4:	mov	x29, sp
  4078f8:	bl	407818 <safe_atollu@plt+0xe8>
  4078fc:	nop
  407900:	ldp	x29, x30, [sp], #16
  407904:	ret
  407908:	sub	sp, sp, #0x20
  40790c:	stp	x29, x30, [sp, #16]
  407910:	add	x29, sp, #0x10
  407914:	str	x0, [sp, #8]
  407918:	ldr	x8, [sp, #8]
  40791c:	str	x8, [sp]
  407920:	ldr	x0, [sp]
  407924:	bl	407dd8 <safe_atollu@plt+0x6a8>
  407928:	ldp	x29, x30, [sp, #16]
  40792c:	add	sp, sp, #0x20
  407930:	ret
  407934:	sub	sp, sp, #0x20
  407938:	stp	x29, x30, [sp, #16]
  40793c:	add	x29, sp, #0x10
  407940:	str	x0, [sp, #8]
  407944:	ldr	x8, [sp, #8]
  407948:	str	x8, [sp]
  40794c:	ldr	x0, [sp]
  407950:	bl	407e0c <safe_atollu@plt+0x6dc>
  407954:	ldp	x29, x30, [sp, #16]
  407958:	add	sp, sp, #0x20
  40795c:	ret
  407960:	sub	sp, sp, #0x20
  407964:	stp	x29, x30, [sp, #16]
  407968:	add	x29, sp, #0x10
  40796c:	str	x0, [sp, #8]
  407970:	ldr	x8, [sp, #8]
  407974:	str	x8, [sp]
  407978:	ldr	x0, [sp]
  40797c:	bl	407dd8 <safe_atollu@plt+0x6a8>
  407980:	ldp	x29, x30, [sp, #16]
  407984:	add	sp, sp, #0x20
  407988:	ret
  40798c:	sub	sp, sp, #0x20
  407990:	stp	x29, x30, [sp, #16]
  407994:	add	x29, sp, #0x10
  407998:	str	x0, [sp, #8]
  40799c:	ldr	x8, [sp, #8]
  4079a0:	str	x8, [sp]
  4079a4:	ldr	x0, [sp]
  4079a8:	bl	407dd8 <safe_atollu@plt+0x6a8>
  4079ac:	ldp	x29, x30, [sp, #16]
  4079b0:	add	sp, sp, #0x20
  4079b4:	ret
  4079b8:	sub	sp, sp, #0x20
  4079bc:	stp	x29, x30, [sp, #16]
  4079c0:	add	x29, sp, #0x10
  4079c4:	str	x0, [sp, #8]
  4079c8:	ldr	x8, [sp, #8]
  4079cc:	str	x8, [sp]
  4079d0:	ldr	x0, [sp]
  4079d4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  4079d8:	ldp	x29, x30, [sp, #16]
  4079dc:	add	sp, sp, #0x20
  4079e0:	ret
  4079e4:	sub	sp, sp, #0x20
  4079e8:	stp	x29, x30, [sp, #16]
  4079ec:	add	x29, sp, #0x10
  4079f0:	str	x0, [sp, #8]
  4079f4:	ldr	x8, [sp, #8]
  4079f8:	str	x8, [sp]
  4079fc:	ldr	x0, [sp]
  407a00:	bl	407dd8 <safe_atollu@plt+0x6a8>
  407a04:	ldp	x29, x30, [sp, #16]
  407a08:	add	sp, sp, #0x20
  407a0c:	ret
  407a10:	sub	sp, sp, #0x20
  407a14:	stp	x29, x30, [sp, #16]
  407a18:	add	x29, sp, #0x10
  407a1c:	str	x0, [sp, #8]
  407a20:	ldr	x8, [sp, #8]
  407a24:	str	x8, [sp]
  407a28:	ldr	x0, [sp]
  407a2c:	bl	407e34 <safe_atollu@plt+0x704>
  407a30:	ldp	x29, x30, [sp, #16]
  407a34:	add	sp, sp, #0x20
  407a38:	ret
  407a3c:	sub	sp, sp, #0x20
  407a40:	stp	x29, x30, [sp, #16]
  407a44:	add	x29, sp, #0x10
  407a48:	str	x0, [sp, #8]
  407a4c:	ldr	x8, [sp, #8]
  407a50:	str	x8, [sp]
  407a54:	ldr	x0, [sp]
  407a58:	bl	407e34 <safe_atollu@plt+0x704>
  407a5c:	ldp	x29, x30, [sp, #16]
  407a60:	add	sp, sp, #0x20
  407a64:	ret
  407a68:	sub	sp, sp, #0x30
  407a6c:	stp	x29, x30, [sp, #32]
  407a70:	add	x29, sp, #0x20
  407a74:	stur	wzr, [x29, #-4]
  407a78:	stur	w0, [x29, #-8]
  407a7c:	str	x1, [sp, #16]
  407a80:	ldur	w0, [x29, #-8]
  407a84:	ldr	x1, [sp, #16]
  407a88:	bl	407ae8 <safe_atollu@plt+0x3b8>
  407a8c:	ldur	w0, [x29, #-8]
  407a90:	ldr	x1, [sp, #16]
  407a94:	bl	407b1c <safe_atollu@plt+0x3ec>
  407a98:	str	w0, [sp, #12]
  407a9c:	bl	406420 <ask_password_agent_close@plt>
  407aa0:	bl	406430 <polkit_agent_close@plt>
  407aa4:	bl	406440 <pager_close@plt>
  407aa8:	bl	406450 <mac_selinux_finish@plt>
  407aac:	bl	407d58 <safe_atollu@plt+0x628>
  407ab0:	ldr	w8, [sp, #12]
  407ab4:	cmp	w8, #0x0
  407ab8:	cset	w8, ge  // ge = tcont
  407abc:	tbnz	w8, #0, 407acc <safe_atollu@plt+0x39c>
  407ac0:	mov	w8, #0x1                   	// #1
  407ac4:	str	w8, [sp, #8]
  407ac8:	b	407ad4 <safe_atollu@plt+0x3a4>
  407acc:	ldr	w8, [sp, #12]
  407ad0:	str	w8, [sp, #8]
  407ad4:	ldr	w8, [sp, #8]
  407ad8:	mov	w0, w8
  407adc:	ldp	x29, x30, [sp, #32]
  407ae0:	add	sp, sp, #0x30
  407ae4:	ret
  407ae8:	sub	sp, sp, #0x10
  407aec:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407af0:	add	x8, x8, #0x3a0
  407af4:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407af8:	add	x9, x9, #0x3a8
  407afc:	str	w0, [sp, #12]
  407b00:	str	x1, [sp]
  407b04:	ldr	w10, [sp, #12]
  407b08:	str	w10, [x8]
  407b0c:	ldr	x8, [sp]
  407b10:	str	x8, [x9]
  407b14:	add	sp, sp, #0x10
  407b18:	ret
  407b1c:	sub	sp, sp, #0x60
  407b20:	stp	x29, x30, [sp, #80]
  407b24:	add	x29, sp, #0x50
  407b28:	mov	w8, #0x6                   	// #6
  407b2c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  407b30:	add	x9, x9, #0xe40
  407b34:	mov	w10, wzr
  407b38:	mov	w11, #0x80000               	// #524288
  407b3c:	mov	w12, #0x1                   	// #1
  407b40:	adrp	x13, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407b44:	add	x13, x13, #0x310
  407b48:	adrp	x14, 435000 <safe_atollu@plt+0x2d8d0>
  407b4c:	add	x14, x14, #0xe41
  407b50:	add	x14, x14, #0x3
  407b54:	stur	w0, [x29, #-4]
  407b58:	stur	x1, [x29, #-16]
  407b5c:	mov	w0, w8
  407b60:	mov	x1, x9
  407b64:	str	w10, [sp, #40]
  407b68:	str	w11, [sp, #36]
  407b6c:	str	w12, [sp, #32]
  407b70:	str	x13, [sp, #24]
  407b74:	str	x14, [sp, #16]
  407b78:	bl	406460 <setlocale@plt>
  407b7c:	ldr	w8, [sp, #40]
  407b80:	mov	w0, w8
  407b84:	bl	406470 <log_parse_environment_realm@plt>
  407b88:	bl	406480 <log_open@plt>
  407b8c:	ldr	w8, [sp, #36]
  407b90:	mov	w0, w8
  407b94:	bl	406490 <rlimit_nofile_bump@plt>
  407b98:	bl	4064a0 <sigbus_install@plt>
  407b9c:	ldr	w8, [sp, #32]
  407ba0:	mov	w0, w8
  407ba4:	bl	4064b0 <isatty@plt>
  407ba8:	cmp	w0, #0x0
  407bac:	cset	w8, ne  // ne = any
  407bb0:	ldr	w10, [sp, #32]
  407bb4:	and	w8, w8, w10
  407bb8:	ldr	x9, [sp, #24]
  407bbc:	strb	w8, [x9]
  407bc0:	ldur	w0, [x29, #-4]
  407bc4:	ldur	x1, [x29, #-16]
  407bc8:	bl	407e98 <safe_atollu@plt+0x768>
  407bcc:	stur	w0, [x29, #-20]
  407bd0:	ldur	w8, [x29, #-20]
  407bd4:	cmp	w8, #0x0
  407bd8:	cset	w8, gt
  407bdc:	tbnz	w8, #0, 407be4 <safe_atollu@plt+0x4b4>
  407be0:	b	407d44 <safe_atollu@plt+0x614>
  407be4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407be8:	add	x8, x8, #0x314
  407bec:	ldr	w9, [x8]
  407bf0:	cbz	w9, 407c94 <safe_atollu@plt+0x564>
  407bf4:	bl	4064c0 <running_in_chroot@plt>
  407bf8:	cmp	w0, #0x0
  407bfc:	cset	w8, le
  407c00:	tbnz	w8, #0, 407c94 <safe_atollu@plt+0x564>
  407c04:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407c08:	add	x8, x8, #0x318
  407c0c:	ldrb	w9, [x8]
  407c10:	tbnz	w9, #0, 407c8c <safe_atollu@plt+0x55c>
  407c14:	mov	w8, #0x6                   	// #6
  407c18:	stur	w8, [x29, #-24]
  407c1c:	stur	wzr, [x29, #-28]
  407c20:	stur	wzr, [x29, #-32]
  407c24:	ldur	w0, [x29, #-32]
  407c28:	bl	4064d0 <log_get_max_level_realm@plt>
  407c2c:	ldur	w8, [x29, #-24]
  407c30:	and	w8, w8, #0x7
  407c34:	cmp	w0, w8
  407c38:	b.lt	407c70 <safe_atollu@plt+0x540>  // b.tstop
  407c3c:	ldur	w8, [x29, #-32]
  407c40:	ldur	w9, [x29, #-24]
  407c44:	orr	w0, w9, w8, lsl #10
  407c48:	ldur	w1, [x29, #-28]
  407c4c:	ldr	x2, [sp, #16]
  407c50:	mov	w3, #0x24d5                	// #9429
  407c54:	adrp	x4, 435000 <safe_atollu@plt+0x2d8d0>
  407c58:	add	x4, x4, #0xe5e
  407c5c:	adrp	x5, 435000 <safe_atollu@plt+0x2d8d0>
  407c60:	add	x5, x5, #0xe62
  407c64:	bl	4064e0 <log_internal_realm@plt>
  407c68:	str	w0, [sp, #12]
  407c6c:	b	407c84 <safe_atollu@plt+0x554>
  407c70:	ldur	w0, [x29, #-28]
  407c74:	bl	4064f0 <abs@plt>
  407c78:	mov	w8, wzr
  407c7c:	subs	w8, w8, w0, uxtb
  407c80:	str	w8, [sp, #12]
  407c84:	ldr	w8, [sp, #12]
  407c88:	stur	w8, [x29, #-36]
  407c8c:	stur	wzr, [x29, #-20]
  407c90:	b	407d44 <safe_atollu@plt+0x614>
  407c94:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407c98:	add	x8, x8, #0x314
  407c9c:	ldr	w9, [x8]
  407ca0:	add	w9, w9, #0x1
  407ca4:	mov	w8, w9
  407ca8:	ubfx	x8, x8, #0, #32
  407cac:	cmp	x8, #0x15
  407cb0:	str	x8, [sp]
  407cb4:	b.hi	407d20 <safe_atollu@plt+0x5f0>  // b.pmore
  407cb8:	adrp	x8, 432000 <safe_atollu@plt+0x2a8d0>
  407cbc:	add	x8, x8, #0xe60
  407cc0:	ldr	x11, [sp]
  407cc4:	ldrsw	x10, [x8, x11, lsl #2]
  407cc8:	add	x9, x8, x10
  407ccc:	br	x9
  407cd0:	ldur	w0, [x29, #-4]
  407cd4:	ldur	x1, [x29, #-16]
  407cd8:	bl	4081cc <safe_atollu@plt+0xa9c>
  407cdc:	stur	w0, [x29, #-20]
  407ce0:	b	407d44 <safe_atollu@plt+0x614>
  407ce4:	bl	408208 <safe_atollu@plt+0xad8>
  407ce8:	stur	w0, [x29, #-20]
  407cec:	b	407d44 <safe_atollu@plt+0x614>
  407cf0:	bl	408620 <safe_atollu@plt+0xef0>
  407cf4:	stur	w0, [x29, #-20]
  407cf8:	b	407d44 <safe_atollu@plt+0x614>
  407cfc:	bl	40871c <safe_atollu@plt+0xfec>
  407d00:	stur	w0, [x29, #-20]
  407d04:	b	407d44 <safe_atollu@plt+0x614>
  407d08:	bl	4088cc <safe_atollu@plt+0x119c>
  407d0c:	stur	w0, [x29, #-20]
  407d10:	b	407d44 <safe_atollu@plt+0x614>
  407d14:	bl	408a64 <safe_atollu@plt+0x1334>
  407d18:	stur	w0, [x29, #-20]
  407d1c:	b	407d44 <safe_atollu@plt+0x614>
  407d20:	mov	w8, wzr
  407d24:	mov	w0, w8
  407d28:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  407d2c:	add	x1, x1, #0xe87
  407d30:	ldr	x2, [sp, #16]
  407d34:	mov	w3, #0x250f                	// #9487
  407d38:	adrp	x4, 435000 <safe_atollu@plt+0x2d8d0>
  407d3c:	add	x4, x4, #0xe96
  407d40:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  407d44:	bl	408b24 <safe_atollu@plt+0x13f4>
  407d48:	ldur	w0, [x29, #-20]
  407d4c:	ldp	x29, x30, [sp, #80]
  407d50:	add	sp, sp, #0x60
  407d54:	ret
  407d58:	sub	sp, sp, #0x20
  407d5c:	stp	x29, x30, [sp, #16]
  407d60:	add	x29, sp, #0x10
  407d64:	adrp	x8, 44f000 <safe_atollu@plt+0x478d0>
  407d68:	ldr	x8, [x8, #1552]
  407d6c:	str	x8, [sp]
  407d70:	cbnz	x8, 407d78 <safe_atollu@plt+0x648>
  407d74:	b	407dcc <safe_atollu@plt+0x69c>
  407d78:	ldr	x0, [sp]
  407d7c:	mov	x1, #0x8                   	// #8
  407d80:	bl	4326e0 <safe_atollu@plt+0x2afb0>
  407d84:	str	x0, [sp, #8]
  407d88:	ldr	x8, [sp, #8]
  407d8c:	adrp	x9, 44f000 <safe_atollu@plt+0x478d0>
  407d90:	ldr	x9, [x9, #1560]
  407d94:	cmp	x8, x9
  407d98:	b.cs	407dcc <safe_atollu@plt+0x69c>  // b.hs, b.nlast
  407d9c:	ldr	x8, [sp, #8]
  407da0:	ldr	x8, [x8, #8]
  407da4:	ldr	x9, [sp, #8]
  407da8:	ldr	x0, [x9]
  407dac:	blr	x8
  407db0:	ldr	x8, [sp, #8]
  407db4:	add	x8, x8, #0x10
  407db8:	mov	x0, x8
  407dbc:	mov	x1, #0x8                   	// #8
  407dc0:	bl	4326e0 <safe_atollu@plt+0x2afb0>
  407dc4:	str	x0, [sp, #8]
  407dc8:	b	407d88 <safe_atollu@plt+0x658>
  407dcc:	ldp	x29, x30, [sp, #16]
  407dd0:	add	sp, sp, #0x20
  407dd4:	ret
  407dd8:	sub	sp, sp, #0x20
  407ddc:	stp	x29, x30, [sp, #16]
  407de0:	add	x29, sp, #0x10
  407de4:	str	x0, [sp, #8]
  407de8:	ldr	x8, [sp, #8]
  407dec:	ldr	x8, [x8]
  407df0:	cbz	x8, 407e00 <safe_atollu@plt+0x6d0>
  407df4:	ldr	x8, [sp, #8]
  407df8:	ldr	x0, [x8]
  407dfc:	bl	406510 <strv_free@plt>
  407e00:	ldp	x29, x30, [sp, #16]
  407e04:	add	sp, sp, #0x20
  407e08:	ret
  407e0c:	sub	sp, sp, #0x20
  407e10:	stp	x29, x30, [sp, #16]
  407e14:	add	x29, sp, #0x10
  407e18:	str	x0, [sp, #8]
  407e1c:	ldr	x8, [sp, #8]
  407e20:	ldr	x0, [x8]
  407e24:	bl	406520 <free@plt>
  407e28:	ldp	x29, x30, [sp, #16]
  407e2c:	add	sp, sp, #0x20
  407e30:	ret
  407e34:	sub	sp, sp, #0x20
  407e38:	stp	x29, x30, [sp, #16]
  407e3c:	add	x29, sp, #0x10
  407e40:	str	x0, [sp, #8]
  407e44:	ldr	x8, [sp, #8]
  407e48:	ldr	x8, [x8]
  407e4c:	cbz	x8, 407e5c <safe_atollu@plt+0x72c>
  407e50:	ldr	x8, [sp, #8]
  407e54:	ldr	x0, [x8]
  407e58:	bl	407e68 <safe_atollu@plt+0x738>
  407e5c:	ldp	x29, x30, [sp, #16]
  407e60:	add	sp, sp, #0x20
  407e64:	ret
  407e68:	sub	sp, sp, #0x20
  407e6c:	stp	x29, x30, [sp, #16]
  407e70:	add	x29, sp, #0x10
  407e74:	mov	x8, xzr
  407e78:	str	x0, [sp, #8]
  407e7c:	ldr	x0, [sp, #8]
  407e80:	mov	x1, x8
  407e84:	mov	x2, x8
  407e88:	bl	406530 <internal_hashmap_free@plt>
  407e8c:	ldp	x29, x30, [sp, #16]
  407e90:	add	sp, sp, #0x20
  407e94:	ret
  407e98:	sub	sp, sp, #0x50
  407e9c:	stp	x29, x30, [sp, #64]
  407ea0:	add	x29, sp, #0x40
  407ea4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407ea8:	add	x8, x8, #0x3b0
  407eac:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  407eb0:	add	x9, x9, #0x314
  407eb4:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  407eb8:	add	x10, x10, #0xe41
  407ebc:	add	x10, x10, #0x3
  407ec0:	stur	w0, [x29, #-8]
  407ec4:	stur	x1, [x29, #-16]
  407ec8:	str	x8, [sp, #24]
  407ecc:	str	x9, [sp, #16]
  407ed0:	str	x10, [sp, #8]
  407ed4:	ldur	w8, [x29, #-8]
  407ed8:	cmp	w8, #0x0
  407edc:	cset	w8, ge  // ge = tcont
  407ee0:	mov	w9, #0x1                   	// #1
  407ee4:	eor	w8, w8, #0x1
  407ee8:	eor	w8, w8, w9
  407eec:	eor	w8, w8, w9
  407ef0:	and	w8, w8, #0x1
  407ef4:	mov	w0, w8
  407ef8:	sxtw	x10, w0
  407efc:	cbz	x10, 407f24 <safe_atollu@plt+0x7f4>
  407f00:	mov	w8, wzr
  407f04:	mov	w0, w8
  407f08:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  407f0c:	add	x1, x1, #0xeac
  407f10:	ldr	x2, [sp, #8]
  407f14:	mov	w3, #0x2333                	// #9011
  407f18:	adrp	x4, 435000 <safe_atollu@plt+0x2d8d0>
  407f1c:	add	x4, x4, #0xeb6
  407f20:	bl	406540 <log_assert_failed_realm@plt>
  407f24:	ldur	x8, [x29, #-16]
  407f28:	cmp	x8, #0x0
  407f2c:	cset	w9, ne  // ne = any
  407f30:	mov	w10, #0x1                   	// #1
  407f34:	eor	w9, w9, #0x1
  407f38:	eor	w9, w9, w10
  407f3c:	eor	w9, w9, w10
  407f40:	and	w9, w9, #0x1
  407f44:	mov	w0, w9
  407f48:	sxtw	x8, w0
  407f4c:	cbz	x8, 407f74 <safe_atollu@plt+0x844>
  407f50:	mov	w8, wzr
  407f54:	mov	w0, w8
  407f58:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  407f5c:	add	x1, x1, #0xed3
  407f60:	ldr	x2, [sp, #8]
  407f64:	mov	w3, #0x2334                	// #9012
  407f68:	adrp	x4, 435000 <safe_atollu@plt+0x2d8d0>
  407f6c:	add	x4, x4, #0xeb6
  407f70:	bl	406540 <log_assert_failed_realm@plt>
  407f74:	ldr	x8, [sp, #24]
  407f78:	ldr	x9, [x8]
  407f7c:	cbz	x9, 4081a4 <safe_atollu@plt+0xa74>
  407f80:	ldr	x8, [sp, #24]
  407f84:	ldr	x0, [x8]
  407f88:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  407f8c:	add	x1, x1, #0xed8
  407f90:	bl	406550 <strstr@plt>
  407f94:	cbz	x0, 407fb8 <safe_atollu@plt+0x888>
  407f98:	mov	w8, #0x1                   	// #1
  407f9c:	ldr	x9, [sp, #16]
  407fa0:	str	w8, [x9]
  407fa4:	ldur	w0, [x29, #-8]
  407fa8:	ldur	x1, [x29, #-16]
  407fac:	bl	408ba4 <safe_atollu@plt+0x1474>
  407fb0:	stur	w0, [x29, #-4]
  407fb4:	b	4081bc <safe_atollu@plt+0xa8c>
  407fb8:	ldr	x8, [sp, #24]
  407fbc:	ldr	x0, [x8]
  407fc0:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  407fc4:	add	x1, x1, #0xedd
  407fc8:	bl	406550 <strstr@plt>
  407fcc:	cbz	x0, 407ff0 <safe_atollu@plt+0x8c0>
  407fd0:	mov	w8, #0x2                   	// #2
  407fd4:	ldr	x9, [sp, #16]
  407fd8:	str	w8, [x9]
  407fdc:	ldur	w0, [x29, #-8]
  407fe0:	ldur	x1, [x29, #-16]
  407fe4:	bl	408ba4 <safe_atollu@plt+0x1474>
  407fe8:	stur	w0, [x29, #-4]
  407fec:	b	4081bc <safe_atollu@plt+0xa8c>
  407ff0:	ldr	x8, [sp, #24]
  407ff4:	ldr	x0, [x8]
  407ff8:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  407ffc:	add	x1, x1, #0xee6
  408000:	bl	406550 <strstr@plt>
  408004:	cbz	x0, 408044 <safe_atollu@plt+0x914>
  408008:	bl	406560 <kexec_loaded@plt>
  40800c:	tbnz	w0, #0, 408014 <safe_atollu@plt+0x8e4>
  408010:	b	408024 <safe_atollu@plt+0x8f4>
  408014:	mov	w8, #0x4                   	// #4
  408018:	ldr	x9, [sp, #16]
  40801c:	str	w8, [x9]
  408020:	b	408030 <safe_atollu@plt+0x900>
  408024:	mov	w8, #0x3                   	// #3
  408028:	ldr	x9, [sp, #16]
  40802c:	str	w8, [x9]
  408030:	ldur	w0, [x29, #-8]
  408034:	ldur	x1, [x29, #-16]
  408038:	bl	408ba4 <safe_atollu@plt+0x1474>
  40803c:	stur	w0, [x29, #-4]
  408040:	b	4081bc <safe_atollu@plt+0xa8c>
  408044:	ldr	x8, [sp, #24]
  408048:	ldr	x0, [x8]
  40804c:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  408050:	add	x1, x1, #0xeed
  408054:	bl	406550 <strstr@plt>
  408058:	cbz	x0, 40807c <safe_atollu@plt+0x94c>
  40805c:	mov	w8, #0x2                   	// #2
  408060:	ldr	x9, [sp, #16]
  408064:	str	w8, [x9]
  408068:	ldur	w0, [x29, #-8]
  40806c:	ldur	x1, [x29, #-16]
  408070:	bl	409048 <safe_atollu@plt+0x1918>
  408074:	stur	w0, [x29, #-4]
  408078:	b	4081bc <safe_atollu@plt+0xa8c>
  40807c:	ldr	x8, [sp, #24]
  408080:	ldr	x0, [x8]
  408084:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  408088:	add	x1, x1, #0xef6
  40808c:	bl	406550 <strstr@plt>
  408090:	cbz	x0, 40816c <safe_atollu@plt+0xa3c>
  408094:	bl	406570 <sd_booted@plt>
  408098:	cmp	w0, #0x0
  40809c:	cset	w8, le
  4080a0:	tbnz	w8, #0, 4080c4 <safe_atollu@plt+0x994>
  4080a4:	mov	w8, #0xffffffff            	// #-1
  4080a8:	ldr	x9, [sp, #16]
  4080ac:	str	w8, [x9]
  4080b0:	ldur	w0, [x29, #-8]
  4080b4:	ldur	x1, [x29, #-16]
  4080b8:	bl	40954c <safe_atollu@plt+0x1e1c>
  4080bc:	stur	w0, [x29, #-4]
  4080c0:	b	4081bc <safe_atollu@plt+0xa8c>
  4080c4:	bl	406580 <rlimit_nofile_safe@plt>
  4080c8:	ldur	x1, [x29, #-16]
  4080cc:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  4080d0:	add	x8, x8, #0xefb
  4080d4:	mov	x0, x8
  4080d8:	bl	406590 <execv@plt>
  4080dc:	mov	w9, #0x3                   	// #3
  4080e0:	stur	w9, [x29, #-20]
  4080e4:	mov	w9, #0x5                   	// #5
  4080e8:	movk	w9, #0x4000, lsl #16
  4080ec:	stur	w9, [x29, #-24]
  4080f0:	stur	wzr, [x29, #-28]
  4080f4:	ldur	w9, [x29, #-28]
  4080f8:	mov	w0, w9
  4080fc:	bl	4064d0 <log_get_max_level_realm@plt>
  408100:	ldur	w9, [x29, #-20]
  408104:	and	w9, w9, #0x7
  408108:	cmp	w0, w9
  40810c:	b.lt	408144 <safe_atollu@plt+0xa14>  // b.tstop
  408110:	ldur	w8, [x29, #-28]
  408114:	ldur	w9, [x29, #-20]
  408118:	orr	w0, w9, w8, lsl #10
  40811c:	ldur	w1, [x29, #-24]
  408120:	ldr	x2, [sp, #8]
  408124:	mov	w3, #0x2365                	// #9061
  408128:	adrp	x4, 435000 <safe_atollu@plt+0x2d8d0>
  40812c:	add	x4, x4, #0xf11
  408130:	adrp	x5, 435000 <safe_atollu@plt+0x2d8d0>
  408134:	add	x5, x5, #0xf1c
  408138:	bl	4064e0 <log_internal_realm@plt>
  40813c:	str	w0, [sp, #4]
  408140:	b	408158 <safe_atollu@plt+0xa28>
  408144:	ldur	w0, [x29, #-24]
  408148:	bl	4064f0 <abs@plt>
  40814c:	mov	w8, wzr
  408150:	subs	w8, w8, w0, uxtb
  408154:	str	w8, [sp, #4]
  408158:	ldr	w8, [sp, #4]
  40815c:	str	w8, [sp, #32]
  408160:	ldr	w8, [sp, #32]
  408164:	stur	w8, [x29, #-4]
  408168:	b	4081bc <safe_atollu@plt+0xa8c>
  40816c:	ldr	x8, [sp, #24]
  408170:	ldr	x0, [x8]
  408174:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  408178:	add	x1, x1, #0xf5a
  40817c:	bl	406550 <strstr@plt>
  408180:	cbz	x0, 4081a4 <safe_atollu@plt+0xa74>
  408184:	mov	w8, #0x13                  	// #19
  408188:	ldr	x9, [sp, #16]
  40818c:	str	w8, [x9]
  408190:	ldur	w0, [x29, #-8]
  408194:	ldur	x1, [x29, #-16]
  408198:	bl	409a4c <safe_atollu@plt+0x231c>
  40819c:	stur	w0, [x29, #-4]
  4081a0:	b	4081bc <safe_atollu@plt+0xa8c>
  4081a4:	ldr	x8, [sp, #16]
  4081a8:	str	wzr, [x8]
  4081ac:	ldur	w0, [x29, #-8]
  4081b0:	ldur	x1, [x29, #-16]
  4081b4:	bl	409c68 <safe_atollu@plt+0x2538>
  4081b8:	stur	w0, [x29, #-4]
  4081bc:	ldur	w0, [x29, #-4]
  4081c0:	ldp	x29, x30, [sp, #64]
  4081c4:	add	sp, sp, #0x50
  4081c8:	ret
  4081cc:	sub	sp, sp, #0x20
  4081d0:	stp	x29, x30, [sp, #16]
  4081d4:	add	x29, sp, #0x10
  4081d8:	adrp	x2, 433000 <safe_atollu@plt+0x2b8d0>
  4081dc:	add	x2, x2, #0xc38
  4081e0:	mov	x8, xzr
  4081e4:	stur	w0, [x29, #-4]
  4081e8:	str	x1, [sp]
  4081ec:	ldur	w0, [x29, #-4]
  4081f0:	ldr	x1, [sp]
  4081f4:	mov	x3, x8
  4081f8:	bl	4065a0 <dispatch_verb@plt>
  4081fc:	ldp	x29, x30, [sp, #16]
  408200:	add	sp, sp, #0x20
  408204:	ret
  408208:	sub	sp, sp, #0x80
  40820c:	stp	x29, x30, [sp, #112]
  408210:	add	x29, sp, #0x70
  408214:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408218:	add	x8, x8, #0x314
  40821c:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408220:	add	x9, x9, #0x320
  408224:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  408228:	add	x10, x10, #0xe41
  40822c:	add	x10, x10, #0x3
  408230:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  408234:	add	x11, x11, #0xbc6
  408238:	ldr	w0, [x8]
  40823c:	str	x8, [sp, #40]
  408240:	str	x9, [sp, #32]
  408244:	str	x10, [sp, #24]
  408248:	str	x11, [sp, #16]
  40824c:	bl	42b43c <safe_atollu@plt+0x23d0c>
  408250:	stur	w0, [x29, #-8]
  408254:	ldur	w12, [x29, #-8]
  408258:	cmp	w12, #0x0
  40825c:	cset	w12, ge  // ge = tcont
  408260:	tbnz	w12, #0, 408270 <safe_atollu@plt+0xb40>
  408264:	ldur	w8, [x29, #-8]
  408268:	stur	w8, [x29, #-4]
  40826c:	b	408610 <safe_atollu@plt+0xee0>
  408270:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408274:	add	x8, x8, #0x328
  408278:	ldr	x8, [x8]
  40827c:	cmp	x8, #0x0
  408280:	cset	w9, ls  // ls = plast
  408284:	tbnz	w9, #0, 408298 <safe_atollu@plt+0xb68>
  408288:	bl	4320c0 <safe_atollu@plt+0x2a990>
  40828c:	cbnz	w0, 408298 <safe_atollu@plt+0xb68>
  408290:	stur	wzr, [x29, #-4]
  408294:	b	408610 <safe_atollu@plt+0xee0>
  408298:	bl	4065b0 <geteuid@plt>
  40829c:	cbz	w0, 4083b8 <safe_atollu@plt+0xc88>
  4082a0:	ldr	x8, [sp, #32]
  4082a4:	ldrb	w9, [x8]
  4082a8:	tbnz	w9, #0, 4082c4 <safe_atollu@plt+0xb94>
  4082ac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4082b0:	add	x8, x8, #0x31c
  4082b4:	ldr	w9, [x8]
  4082b8:	cmp	w9, #0x0
  4082bc:	cset	w9, le
  4082c0:	tbnz	w9, #0, 4082d4 <safe_atollu@plt+0xba4>
  4082c4:	bl	4065c0 <must_be_root@plt>
  4082c8:	mov	w8, #0xffffffff            	// #-1
  4082cc:	stur	w8, [x29, #-4]
  4082d0:	b	408610 <safe_atollu@plt+0xee0>
  4082d4:	mov	w8, #0x0                   	// #0
  4082d8:	sturb	w8, [x29, #-9]
  4082dc:	ldr	x9, [sp, #40]
  4082e0:	ldr	w8, [x9]
  4082e4:	subs	w8, w8, #0x1
  4082e8:	cmp	w8, #0x2
  4082ec:	cset	w8, ls  // ls = plast
  4082f0:	eor	w8, w8, #0x1
  4082f4:	tbnz	w8, #0, 408308 <safe_atollu@plt+0xbd8>
  4082f8:	b	4082fc <safe_atollu@plt+0xbcc>
  4082fc:	mov	w8, #0x1                   	// #1
  408300:	sturb	w8, [x29, #-9]
  408304:	b	408308 <safe_atollu@plt+0xbd8>
  408308:	ldurb	w8, [x29, #-9]
  40830c:	and	w8, w8, #0x1
  408310:	sturb	w8, [x29, #-10]
  408314:	ldurb	w8, [x29, #-10]
  408318:	tbnz	w8, #0, 408320 <safe_atollu@plt+0xbf0>
  40831c:	b	4083b8 <safe_atollu@plt+0xc88>
  408320:	ldr	x8, [sp, #40]
  408324:	ldr	w0, [x8]
  408328:	bl	42d040 <safe_atollu@plt+0x25910>
  40832c:	stur	w0, [x29, #-8]
  408330:	ldur	w9, [x29, #-8]
  408334:	cmp	w9, #0x0
  408338:	cset	w9, lt  // lt = tstop
  40833c:	tbnz	w9, #0, 40834c <safe_atollu@plt+0xc1c>
  408340:	ldur	w8, [x29, #-8]
  408344:	stur	w8, [x29, #-4]
  408348:	b	408610 <safe_atollu@plt+0xee0>
  40834c:	mov	w8, #0x0                   	// #0
  408350:	sturb	w8, [x29, #-11]
  408354:	ldur	w8, [x29, #-8]
  408358:	mov	w9, #0xffffff8d            	// #-115
  40835c:	cmp	w8, w9
  408360:	str	w8, [sp, #12]
  408364:	b.eq	408388 <safe_atollu@plt+0xc58>  // b.none
  408368:	b	40836c <safe_atollu@plt+0xc3c>
  40836c:	mov	w8, #0xffffffa1            	// #-95
  408370:	ldr	w9, [sp, #12]
  408374:	cmp	w9, w8
  408378:	cset	w8, eq  // eq = none
  40837c:	eor	w8, w8, #0x1
  408380:	tbnz	w8, #0, 408394 <safe_atollu@plt+0xc64>
  408384:	b	408388 <safe_atollu@plt+0xc58>
  408388:	mov	w8, #0x1                   	// #1
  40838c:	sturb	w8, [x29, #-11]
  408390:	b	408394 <safe_atollu@plt+0xc64>
  408394:	ldurb	w8, [x29, #-11]
  408398:	and	w8, w8, #0x1
  40839c:	sturb	w8, [x29, #-12]
  4083a0:	ldurb	w8, [x29, #-12]
  4083a4:	tbnz	w8, #0, 4083ac <safe_atollu@plt+0xc7c>
  4083a8:	b	4083b8 <safe_atollu@plt+0xc88>
  4083ac:	ldur	w8, [x29, #-8]
  4083b0:	stur	w8, [x29, #-4]
  4083b4:	b	408610 <safe_atollu@plt+0xee0>
  4083b8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4083bc:	add	x8, x8, #0x341
  4083c0:	mov	w9, #0x1                   	// #1
  4083c4:	strb	w9, [x8]
  4083c8:	ldr	x8, [sp, #32]
  4083cc:	ldrb	w9, [x8]
  4083d0:	tbnz	w9, #0, 4083f0 <safe_atollu@plt+0xcc0>
  4083d4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4083d8:	add	x8, x8, #0x31c
  4083dc:	ldr	w9, [x8]
  4083e0:	cbnz	w9, 4083f0 <safe_atollu@plt+0xcc0>
  4083e4:	bl	408620 <safe_atollu@plt+0xef0>
  4083e8:	stur	w0, [x29, #-4]
  4083ec:	b	408610 <safe_atollu@plt+0xee0>
  4083f0:	bl	4065b0 <geteuid@plt>
  4083f4:	cmp	w0, #0x0
  4083f8:	cset	w8, eq  // eq = none
  4083fc:	mov	w9, #0x1                   	// #1
  408400:	eor	w8, w8, #0x1
  408404:	eor	w8, w8, w9
  408408:	eor	w8, w8, w9
  40840c:	and	w8, w8, #0x1
  408410:	mov	w1, w8
  408414:	sxtw	x10, w1
  408418:	cbz	x10, 408440 <safe_atollu@plt+0xd10>
  40841c:	mov	w8, wzr
  408420:	mov	w0, w8
  408424:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  408428:	add	x1, x1, #0xba3
  40842c:	ldr	x2, [sp, #24]
  408430:	mov	w3, #0x247d                	// #9341
  408434:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  408438:	add	x4, x4, #0xbb2
  40843c:	bl	406540 <log_assert_failed_realm@plt>
  408440:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408444:	add	x8, x8, #0x321
  408448:	ldrb	w9, [x8]
  40844c:	tbnz	w9, #0, 408568 <safe_atollu@plt+0xe38>
  408450:	bl	406570 <sd_booted@plt>
  408454:	cmp	w0, #0x0
  408458:	cset	w8, le
  40845c:	tbnz	w8, #0, 4084d8 <safe_atollu@plt+0xda8>
  408460:	mov	w8, #0x7                   	// #7
  408464:	stur	w8, [x29, #-16]
  408468:	stur	wzr, [x29, #-20]
  40846c:	stur	wzr, [x29, #-24]
  408470:	ldur	w0, [x29, #-24]
  408474:	bl	4064d0 <log_get_max_level_realm@plt>
  408478:	ldur	w8, [x29, #-16]
  40847c:	and	w8, w8, #0x7
  408480:	cmp	w0, w8
  408484:	b.lt	4084b8 <safe_atollu@plt+0xd88>  // b.tstop
  408488:	ldur	w8, [x29, #-24]
  40848c:	ldur	w9, [x29, #-16]
  408490:	orr	w0, w9, w8, lsl #10
  408494:	ldur	w1, [x29, #-20]
  408498:	ldr	x2, [sp, #24]
  40849c:	mov	w3, #0x2481                	// #9345
  4084a0:	ldr	x4, [sp, #16]
  4084a4:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4084a8:	add	x5, x5, #0xbd0
  4084ac:	bl	4064e0 <log_internal_realm@plt>
  4084b0:	str	w0, [sp, #8]
  4084b4:	b	4084cc <safe_atollu@plt+0xd9c>
  4084b8:	ldur	w0, [x29, #-20]
  4084bc:	bl	4064f0 <abs@plt>
  4084c0:	mov	w8, wzr
  4084c4:	subs	w8, w8, w0, uxtb
  4084c8:	str	w8, [sp, #8]
  4084cc:	ldr	w8, [sp, #8]
  4084d0:	stur	w8, [x29, #-28]
  4084d4:	b	408568 <safe_atollu@plt+0xe38>
  4084d8:	bl	4065d0 <utmp_put_shutdown@plt>
  4084dc:	stur	w0, [x29, #-8]
  4084e0:	ldur	w8, [x29, #-8]
  4084e4:	cmp	w8, #0x0
  4084e8:	cset	w8, ge  // ge = tcont
  4084ec:	tbnz	w8, #0, 408568 <safe_atollu@plt+0xe38>
  4084f0:	mov	w8, #0x4                   	// #4
  4084f4:	stur	w8, [x29, #-32]
  4084f8:	ldur	w8, [x29, #-8]
  4084fc:	stur	w8, [x29, #-36]
  408500:	stur	wzr, [x29, #-40]
  408504:	ldur	w0, [x29, #-40]
  408508:	bl	4064d0 <log_get_max_level_realm@plt>
  40850c:	ldur	w8, [x29, #-32]
  408510:	and	w8, w8, #0x7
  408514:	cmp	w0, w8
  408518:	b.lt	40854c <safe_atollu@plt+0xe1c>  // b.tstop
  40851c:	ldur	w8, [x29, #-40]
  408520:	ldur	w9, [x29, #-32]
  408524:	orr	w0, w9, w8, lsl #10
  408528:	ldur	w1, [x29, #-36]
  40852c:	ldr	x2, [sp, #24]
  408530:	mov	w3, #0x2485                	// #9349
  408534:	ldr	x4, [sp, #16]
  408538:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  40853c:	add	x5, x5, #0xc14
  408540:	bl	4064e0 <log_internal_realm@plt>
  408544:	str	w0, [sp, #4]
  408548:	b	408560 <safe_atollu@plt+0xe30>
  40854c:	ldur	w0, [x29, #-36]
  408550:	bl	4064f0 <abs@plt>
  408554:	mov	w8, wzr
  408558:	subs	w8, w8, w0, uxtb
  40855c:	str	w8, [sp, #4]
  408560:	ldr	w8, [sp, #4]
  408564:	stur	w8, [x29, #-44]
  408568:	ldr	x8, [sp, #32]
  40856c:	ldrb	w9, [x8]
  408570:	tbnz	w9, #0, 408578 <safe_atollu@plt+0xe48>
  408574:	b	408580 <safe_atollu@plt+0xe50>
  408578:	stur	wzr, [x29, #-4]
  40857c:	b	408610 <safe_atollu@plt+0xee0>
  408580:	ldr	x8, [sp, #40]
  408584:	ldr	w0, [x8]
  408588:	bl	42cda0 <safe_atollu@plt+0x25670>
  40858c:	stur	w0, [x29, #-8]
  408590:	mov	w9, #0x3                   	// #3
  408594:	stur	w9, [x29, #-48]
  408598:	ldur	w9, [x29, #-8]
  40859c:	stur	w9, [x29, #-52]
  4085a0:	str	wzr, [sp, #56]
  4085a4:	ldr	w0, [sp, #56]
  4085a8:	bl	4064d0 <log_get_max_level_realm@plt>
  4085ac:	ldur	w9, [x29, #-48]
  4085b0:	and	w9, w9, #0x7
  4085b4:	cmp	w0, w9
  4085b8:	b.lt	4085ec <safe_atollu@plt+0xebc>  // b.tstop
  4085bc:	ldr	w8, [sp, #56]
  4085c0:	ldur	w9, [x29, #-48]
  4085c4:	orr	w0, w9, w8, lsl #10
  4085c8:	ldur	w1, [x29, #-52]
  4085cc:	ldr	x2, [sp, #24]
  4085d0:	mov	w3, #0x248d                	// #9357
  4085d4:	ldr	x4, [sp, #16]
  4085d8:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4085dc:	add	x5, x5, #0xc34
  4085e0:	bl	4064e0 <log_internal_realm@plt>
  4085e4:	str	w0, [sp]
  4085e8:	b	408600 <safe_atollu@plt+0xed0>
  4085ec:	ldur	w0, [x29, #-52]
  4085f0:	bl	4064f0 <abs@plt>
  4085f4:	mov	w8, wzr
  4085f8:	subs	w8, w8, w0, uxtb
  4085fc:	str	w8, [sp]
  408600:	ldr	w8, [sp]
  408604:	str	w8, [sp, #52]
  408608:	ldr	w8, [sp, #52]
  40860c:	stur	w8, [x29, #-4]
  408610:	ldur	w0, [x29, #-4]
  408614:	ldp	x29, x30, [sp, #112]
  408618:	add	sp, sp, #0x80
  40861c:	ret
  408620:	sub	sp, sp, #0x40
  408624:	stp	x29, x30, [sp, #48]
  408628:	add	x29, sp, #0x30
  40862c:	mov	w8, wzr
  408630:	mov	x9, xzr
  408634:	mov	x0, x9
  408638:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40863c:	add	x10, x10, #0xe41
  408640:	add	x2, x10, #0x3
  408644:	str	x0, [sp, #16]
  408648:	mov	w0, w8
  40864c:	ldr	x1, [sp, #16]
  408650:	str	x2, [sp, #8]
  408654:	mov	x2, x9
  408658:	bl	40ed98 <safe_atollu@plt+0x7668>
  40865c:	cbnz	w0, 408668 <safe_atollu@plt+0xf38>
  408660:	stur	wzr, [x29, #-4]
  408664:	b	40870c <safe_atollu@plt+0xfdc>
  408668:	bl	432620 <safe_atollu@plt+0x2aef0>
  40866c:	bl	432710 <safe_atollu@plt+0x2afe0>
  408670:	cmp	w0, #0x0
  408674:	cset	w8, le
  408678:	tbnz	w8, #0, 408684 <safe_atollu@plt+0xf54>
  40867c:	stur	wzr, [x29, #-4]
  408680:	b	40870c <safe_atollu@plt+0xfdc>
  408684:	mov	w8, #0x3                   	// #3
  408688:	stur	w8, [x29, #-8]
  40868c:	mov	w8, #0x5                   	// #5
  408690:	movk	w8, #0x4000, lsl #16
  408694:	stur	w8, [x29, #-12]
  408698:	stur	wzr, [x29, #-16]
  40869c:	ldur	w0, [x29, #-16]
  4086a0:	bl	4064d0 <log_get_max_level_realm@plt>
  4086a4:	ldur	w8, [x29, #-8]
  4086a8:	and	w8, w8, #0x7
  4086ac:	cmp	w0, w8
  4086b0:	b.lt	4086e8 <safe_atollu@plt+0xfb8>  // b.tstop
  4086b4:	ldur	w8, [x29, #-16]
  4086b8:	ldur	w9, [x29, #-8]
  4086bc:	orr	w0, w9, w8, lsl #10
  4086c0:	ldur	w1, [x29, #-12]
  4086c4:	ldr	x2, [sp, #8]
  4086c8:	mov	w3, #0x23ed                	// #9197
  4086cc:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4086d0:	add	x4, x4, #0xd28
  4086d4:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4086d8:	add	x5, x5, #0xd3c
  4086dc:	bl	4064e0 <log_internal_realm@plt>
  4086e0:	str	w0, [sp, #4]
  4086e4:	b	4086fc <safe_atollu@plt+0xfcc>
  4086e8:	ldur	w0, [x29, #-12]
  4086ec:	bl	4064f0 <abs@plt>
  4086f0:	mov	w8, wzr
  4086f4:	subs	w8, w8, w0, uxtb
  4086f8:	str	w8, [sp, #4]
  4086fc:	ldr	w8, [sp, #4]
  408700:	stur	w8, [x29, #-20]
  408704:	ldur	w8, [x29, #-20]
  408708:	stur	w8, [x29, #-4]
  40870c:	ldur	w0, [x29, #-4]
  408710:	ldp	x29, x30, [sp, #48]
  408714:	add	sp, sp, #0x40
  408718:	ret
  40871c:	sub	sp, sp, #0x40
  408720:	stp	x29, x30, [sp, #48]
  408724:	add	x29, sp, #0x30
  408728:	mov	w8, wzr
  40872c:	mov	x9, xzr
  408730:	mov	x0, x9
  408734:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  408738:	add	x10, x10, #0xe41
  40873c:	add	x10, x10, #0x3
  408740:	str	x0, [sp, #16]
  408744:	mov	w0, w8
  408748:	ldr	x1, [sp, #16]
  40874c:	mov	x2, x9
  408750:	str	x10, [sp, #8]
  408754:	bl	411748 <safe_atollu@plt+0xa018>
  408758:	cmp	w0, #0x0
  40875c:	cset	w8, lt  // lt = tstop
  408760:	tbnz	w8, #0, 40876c <safe_atollu@plt+0x103c>
  408764:	stur	wzr, [x29, #-4]
  408768:	b	4088bc <safe_atollu@plt+0x118c>
  40876c:	mov	w8, #0x0                   	// #0
  408770:	sturb	w8, [x29, #-5]
  408774:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408778:	add	x9, x9, #0x314
  40877c:	ldr	w8, [x9]
  408780:	subs	w8, w8, #0x11
  408784:	mov	w10, #0x1                   	// #1
  408788:	cmp	w8, #0x1
  40878c:	cset	w8, ls  // ls = plast
  408790:	eor	w8, w8, w10
  408794:	tbnz	w8, #0, 4087a8 <safe_atollu@plt+0x1078>
  408798:	b	40879c <safe_atollu@plt+0x106c>
  40879c:	mov	w8, #0x1                   	// #1
  4087a0:	sturb	w8, [x29, #-5]
  4087a4:	b	4087a8 <safe_atollu@plt+0x1078>
  4087a8:	ldurb	w8, [x29, #-5]
  4087ac:	mov	w9, #0x1                   	// #1
  4087b0:	and	w8, w8, w9
  4087b4:	sturb	w8, [x29, #-6]
  4087b8:	ldurb	w8, [x29, #-6]
  4087bc:	eor	w8, w8, #0x1
  4087c0:	eor	w8, w8, w9
  4087c4:	eor	w8, w8, w9
  4087c8:	and	w8, w8, #0x1
  4087cc:	mov	w0, w8
  4087d0:	sxtw	x10, w0
  4087d4:	cbz	x10, 4087fc <safe_atollu@plt+0x10cc>
  4087d8:	mov	w8, wzr
  4087dc:	mov	w0, w8
  4087e0:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4087e4:	add	x1, x1, #0xd78
  4087e8:	ldr	x2, [sp, #8]
  4087ec:	mov	w3, #0x23d9                	// #9177
  4087f0:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4087f4:	add	x4, x4, #0xda9
  4087f8:	bl	406540 <log_assert_failed_realm@plt>
  4087fc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408800:	add	x8, x8, #0x314
  408804:	ldr	w9, [x8]
  408808:	mov	w10, #0xf                   	// #15
  40880c:	mov	w11, #0x1                   	// #1
  408810:	cmp	w9, #0x11
  408814:	csel	w1, w11, w10, eq  // eq = none
  408818:	mov	w0, w11
  40881c:	bl	4065e0 <kill@plt>
  408820:	cmp	w0, #0x0
  408824:	cset	w9, ge  // ge = tcont
  408828:	tbnz	w9, #0, 4088b8 <safe_atollu@plt+0x1188>
  40882c:	mov	w8, #0x3                   	// #3
  408830:	stur	w8, [x29, #-12]
  408834:	bl	4065f0 <__errno_location@plt>
  408838:	ldr	w8, [x0]
  40883c:	stur	w8, [x29, #-16]
  408840:	stur	wzr, [x29, #-20]
  408844:	ldur	w0, [x29, #-20]
  408848:	bl	4064d0 <log_get_max_level_realm@plt>
  40884c:	ldur	w8, [x29, #-12]
  408850:	and	w8, w8, #0x7
  408854:	cmp	w0, w8
  408858:	b.lt	408890 <safe_atollu@plt+0x1160>  // b.tstop
  40885c:	ldur	w8, [x29, #-20]
  408860:	ldur	w9, [x29, #-12]
  408864:	orr	w0, w9, w8, lsl #10
  408868:	ldur	w1, [x29, #-16]
  40886c:	ldr	x2, [sp, #8]
  408870:	mov	w3, #0x23dc                	// #9180
  408874:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  408878:	add	x4, x4, #0xdc8
  40887c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  408880:	add	x5, x5, #0xddd
  408884:	bl	4064e0 <log_internal_realm@plt>
  408888:	str	w0, [sp, #4]
  40888c:	b	4088a4 <safe_atollu@plt+0x1174>
  408890:	ldur	w0, [x29, #-16]
  408894:	bl	4064f0 <abs@plt>
  408898:	mov	w8, wzr
  40889c:	subs	w8, w8, w0, uxtb
  4088a0:	str	w8, [sp, #4]
  4088a4:	ldr	w8, [sp, #4]
  4088a8:	str	w8, [sp, #24]
  4088ac:	ldr	w8, [sp, #24]
  4088b0:	stur	w8, [x29, #-4]
  4088b4:	b	4088bc <safe_atollu@plt+0x118c>
  4088b8:	stur	wzr, [x29, #-4]
  4088bc:	ldur	w0, [x29, #-4]
  4088c0:	ldp	x29, x30, [sp, #48]
  4088c4:	add	sp, sp, #0x40
  4088c8:	ret
  4088cc:	sub	sp, sp, #0x70
  4088d0:	stp	x29, x30, [sp, #96]
  4088d4:	add	x29, sp, #0x60
  4088d8:	mov	w8, wzr
  4088dc:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4088e0:	add	x9, x9, #0xe41
  4088e4:	add	x2, x9, #0x3
  4088e8:	sub	x1, x29, #0x28
  4088ec:	stur	xzr, [x29, #-32]
  4088f0:	stur	xzr, [x29, #-24]
  4088f4:	stur	xzr, [x29, #-16]
  4088f8:	mov	w0, w8
  4088fc:	str	x2, [sp, #24]
  408900:	bl	40c730 <safe_atollu@plt+0x5000>
  408904:	stur	w0, [x29, #-44]
  408908:	ldur	w8, [x29, #-44]
  40890c:	cmp	w8, #0x0
  408910:	cset	w8, ge  // ge = tcont
  408914:	tbnz	w8, #0, 40892c <safe_atollu@plt+0x11fc>
  408918:	ldur	w8, [x29, #-44]
  40891c:	stur	w8, [x29, #-4]
  408920:	mov	w8, #0x1                   	// #1
  408924:	str	w8, [sp, #48]
  408928:	b	408a4c <safe_atollu@plt+0x131c>
  40892c:	bl	42d44c <safe_atollu@plt+0x25d1c>
  408930:	ldur	x8, [x29, #-40]
  408934:	mov	x0, x8
  408938:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40893c:	add	x1, x1, #0x164
  408940:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  408944:	add	x2, x2, #0x17b
  408948:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40894c:	add	x3, x3, #0x193
  408950:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  408954:	add	x4, x4, #0xdef
  408958:	sub	x5, x29, #0x20
  40895c:	mov	x8, xzr
  408960:	mov	x6, x8
  408964:	mov	x7, x8
  408968:	bl	406600 <sd_bus_call_method@plt>
  40896c:	stur	w0, [x29, #-44]
  408970:	ldur	w9, [x29, #-44]
  408974:	cmp	w9, #0x0
  408978:	cset	w9, ge  // ge = tcont
  40897c:	tbnz	w9, #0, 408a40 <safe_atollu@plt+0x1310>
  408980:	mov	w8, #0x4                   	// #4
  408984:	str	w8, [sp, #44]
  408988:	ldur	w8, [x29, #-44]
  40898c:	str	w8, [sp, #40]
  408990:	str	wzr, [sp, #36]
  408994:	ldr	w0, [sp, #36]
  408998:	bl	4064d0 <log_get_max_level_realm@plt>
  40899c:	ldr	w8, [sp, #44]
  4089a0:	and	w8, w8, #0x7
  4089a4:	cmp	w0, w8
  4089a8:	b.lt	408a10 <safe_atollu@plt+0x12e0>  // b.tstop
  4089ac:	ldr	w8, [sp, #36]
  4089b0:	ldr	w9, [sp, #44]
  4089b4:	orr	w0, w9, w8, lsl #10
  4089b8:	ldr	w1, [sp, #40]
  4089bc:	ldur	w8, [x29, #-44]
  4089c0:	sub	x10, x29, #0x20
  4089c4:	str	w0, [sp, #20]
  4089c8:	mov	x0, x10
  4089cc:	str	w1, [sp, #16]
  4089d0:	mov	w1, w8
  4089d4:	bl	406610 <bus_error_message@plt>
  4089d8:	ldr	w8, [sp, #20]
  4089dc:	str	x0, [sp, #8]
  4089e0:	mov	w0, w8
  4089e4:	ldr	w1, [sp, #16]
  4089e8:	ldr	x2, [sp, #24]
  4089ec:	mov	w3, #0x24b5                	// #9397
  4089f0:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4089f4:	add	x4, x4, #0xe07
  4089f8:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4089fc:	add	x5, x5, #0xe1e
  408a00:	ldr	x6, [sp, #8]
  408a04:	bl	4064e0 <log_internal_realm@plt>
  408a08:	str	w0, [sp, #4]
  408a0c:	b	408a24 <safe_atollu@plt+0x12f4>
  408a10:	ldr	w0, [sp, #40]
  408a14:	bl	4064f0 <abs@plt>
  408a18:	mov	w8, wzr
  408a1c:	subs	w8, w8, w0, uxtb
  408a20:	str	w8, [sp, #4]
  408a24:	ldr	w8, [sp, #4]
  408a28:	str	w8, [sp, #32]
  408a2c:	ldr	w8, [sp, #32]
  408a30:	stur	w8, [x29, #-4]
  408a34:	mov	w8, #0x1                   	// #1
  408a38:	str	w8, [sp, #48]
  408a3c:	b	408a4c <safe_atollu@plt+0x131c>
  408a40:	stur	wzr, [x29, #-4]
  408a44:	mov	w8, #0x1                   	// #1
  408a48:	str	w8, [sp, #48]
  408a4c:	sub	x0, x29, #0x20
  408a50:	bl	406620 <sd_bus_error_free@plt>
  408a54:	ldur	w0, [x29, #-4]
  408a58:	ldp	x29, x30, [sp, #96]
  408a5c:	add	sp, sp, #0x70
  408a60:	ret
  408a64:	sub	sp, sp, #0x30
  408a68:	stp	x29, x30, [sp, #32]
  408a6c:	add	x29, sp, #0x20
  408a70:	sub	x0, x29, #0xc
  408a74:	add	x1, sp, #0x10
  408a78:	bl	406630 <utmp_get_runlevel@plt>
  408a7c:	stur	w0, [x29, #-8]
  408a80:	ldur	w8, [x29, #-8]
  408a84:	cmp	w8, #0x0
  408a88:	cset	w8, ge  // ge = tcont
  408a8c:	tbnz	w8, #0, 408aa8 <safe_atollu@plt+0x1378>
  408a90:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  408a94:	add	x0, x0, #0x497
  408a98:	bl	406640 <puts@plt>
  408a9c:	ldur	w8, [x29, #-8]
  408aa0:	stur	w8, [x29, #-4]
  408aa4:	b	408b14 <safe_atollu@plt+0x13e4>
  408aa8:	ldr	w8, [sp, #16]
  408aac:	cmp	w8, #0x0
  408ab0:	cset	w8, gt
  408ab4:	tbnz	w8, #0, 408ac4 <safe_atollu@plt+0x1394>
  408ab8:	mov	w8, #0x4e                  	// #78
  408abc:	str	w8, [sp, #12]
  408ac0:	b	408acc <safe_atollu@plt+0x139c>
  408ac4:	ldr	w8, [sp, #16]
  408ac8:	str	w8, [sp, #12]
  408acc:	ldr	w8, [sp, #12]
  408ad0:	ldur	w9, [x29, #-12]
  408ad4:	cmp	w9, #0x0
  408ad8:	cset	w9, gt
  408adc:	str	w8, [sp, #8]
  408ae0:	tbnz	w9, #0, 408af0 <safe_atollu@plt+0x13c0>
  408ae4:	mov	w8, #0x4e                  	// #78
  408ae8:	str	w8, [sp, #4]
  408aec:	b	408af8 <safe_atollu@plt+0x13c8>
  408af0:	ldur	w8, [x29, #-12]
  408af4:	str	w8, [sp, #4]
  408af8:	ldr	w8, [sp, #4]
  408afc:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  408b00:	add	x0, x0, #0xe5b
  408b04:	ldr	w1, [sp, #8]
  408b08:	mov	w2, w8
  408b0c:	bl	406650 <printf@plt>
  408b10:	stur	wzr, [x29, #-4]
  408b14:	ldur	w0, [x29, #-4]
  408b18:	ldp	x29, x30, [sp, #32]
  408b1c:	add	sp, sp, #0x30
  408b20:	ret
  408b24:	sub	sp, sp, #0x30
  408b28:	stp	x29, x30, [sp, #32]
  408b2c:	add	x29, sp, #0x20
  408b30:	stur	wzr, [x29, #-4]
  408b34:	ldur	w8, [x29, #-4]
  408b38:	cmp	w8, #0x2
  408b3c:	b.cs	408b98 <safe_atollu@plt+0x1468>  // b.hs, b.nlast
  408b40:	ldur	w8, [x29, #-4]
  408b44:	mov	w9, w8
  408b48:	mov	x10, #0x8                   	// #8
  408b4c:	mul	x9, x10, x9
  408b50:	adrp	x11, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408b54:	add	x11, x11, #0x390
  408b58:	add	x9, x11, x9
  408b5c:	ldr	x0, [x9]
  408b60:	str	x10, [sp, #16]
  408b64:	str	x11, [sp, #8]
  408b68:	bl	406660 <sd_bus_flush_close_unref@plt>
  408b6c:	ldur	w8, [x29, #-4]
  408b70:	mov	w9, w8
  408b74:	ldr	x10, [sp, #16]
  408b78:	mul	x9, x10, x9
  408b7c:	ldr	x11, [sp, #8]
  408b80:	add	x9, x11, x9
  408b84:	str	x0, [x9]
  408b88:	ldur	w8, [x29, #-4]
  408b8c:	add	w8, w8, #0x1
  408b90:	stur	w8, [x29, #-4]
  408b94:	b	408b34 <safe_atollu@plt+0x1404>
  408b98:	ldp	x29, x30, [sp, #32]
  408b9c:	add	sp, sp, #0x30
  408ba0:	ret
  408ba4:	sub	sp, sp, #0x80
  408ba8:	stp	x29, x30, [sp, #112]
  408bac:	add	x29, sp, #0x70
  408bb0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408bb4:	add	x8, x8, #0x314
  408bb8:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408bbc:	add	x9, x9, #0x3b8
  408bc0:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  408bc4:	add	x10, x10, #0xe41
  408bc8:	add	x10, x10, #0x3
  408bcc:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  408bd0:	add	x11, x11, #0xf90
  408bd4:	stur	w0, [x29, #-8]
  408bd8:	stur	x1, [x29, #-16]
  408bdc:	str	x8, [sp, #56]
  408be0:	str	x9, [sp, #48]
  408be4:	str	x10, [sp, #40]
  408be8:	str	x11, [sp, #32]
  408bec:	ldur	w8, [x29, #-8]
  408bf0:	cmp	w8, #0x0
  408bf4:	cset	w8, ge  // ge = tcont
  408bf8:	mov	w9, #0x1                   	// #1
  408bfc:	eor	w8, w8, #0x1
  408c00:	eor	w8, w8, w9
  408c04:	eor	w8, w8, w9
  408c08:	and	w8, w8, #0x1
  408c0c:	mov	w0, w8
  408c10:	sxtw	x10, w0
  408c14:	cbz	x10, 408c38 <safe_atollu@plt+0x1508>
  408c18:	mov	w8, wzr
  408c1c:	mov	w0, w8
  408c20:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  408c24:	add	x1, x1, #0xeac
  408c28:	ldr	x2, [sp, #40]
  408c2c:	mov	w3, #0x220f                	// #8719
  408c30:	ldr	x4, [sp, #32]
  408c34:	bl	406540 <log_assert_failed_realm@plt>
  408c38:	ldur	x8, [x29, #-16]
  408c3c:	cmp	x8, #0x0
  408c40:	cset	w9, ne  // ne = any
  408c44:	mov	w10, #0x1                   	// #1
  408c48:	eor	w9, w9, #0x1
  408c4c:	eor	w9, w9, w10
  408c50:	eor	w9, w9, w10
  408c54:	and	w9, w9, #0x1
  408c58:	mov	w0, w9
  408c5c:	sxtw	x8, w0
  408c60:	cbz	x8, 408c84 <safe_atollu@plt+0x1554>
  408c64:	mov	w8, wzr
  408c68:	mov	w0, w8
  408c6c:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  408c70:	add	x1, x1, #0xed3
  408c74:	ldr	x2, [sp, #40]
  408c78:	mov	w3, #0x2210                	// #8720
  408c7c:	ldr	x4, [sp, #32]
  408c80:	bl	406540 <log_assert_failed_realm@plt>
  408c84:	sub	x0, x29, #0x1c
  408c88:	mov	x8, xzr
  408c8c:	mov	x1, x8
  408c90:	bl	406630 <utmp_get_runlevel@plt>
  408c94:	cmp	w0, #0x0
  408c98:	cset	w9, lt  // lt = tstop
  408c9c:	tbnz	w9, #0, 408d08 <safe_atollu@plt+0x15d8>
  408ca0:	mov	w8, #0x0                   	// #0
  408ca4:	sturb	w8, [x29, #-29]
  408ca8:	ldur	w8, [x29, #-28]
  408cac:	cmp	w8, #0x30
  408cb0:	str	w8, [sp, #28]
  408cb4:	b.eq	408cd4 <safe_atollu@plt+0x15a4>  // b.none
  408cb8:	b	408cbc <safe_atollu@plt+0x158c>
  408cbc:	ldr	w8, [sp, #28]
  408cc0:	cmp	w8, #0x36
  408cc4:	cset	w9, eq  // eq = none
  408cc8:	eor	w9, w9, #0x1
  408ccc:	tbnz	w9, #0, 408ce0 <safe_atollu@plt+0x15b0>
  408cd0:	b	408cd4 <safe_atollu@plt+0x15a4>
  408cd4:	mov	w8, #0x1                   	// #1
  408cd8:	sturb	w8, [x29, #-29]
  408cdc:	b	408ce0 <safe_atollu@plt+0x15b0>
  408ce0:	ldurb	w8, [x29, #-29]
  408ce4:	and	w8, w8, #0x1
  408ce8:	sturb	w8, [x29, #-30]
  408cec:	ldurb	w8, [x29, #-30]
  408cf0:	tbnz	w8, #0, 408cf8 <safe_atollu@plt+0x15c8>
  408cf4:	b	408d08 <safe_atollu@plt+0x15d8>
  408cf8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408cfc:	add	x8, x8, #0x31c
  408d00:	mov	w9, #0x2                   	// #2
  408d04:	str	w9, [x8]
  408d08:	ldur	w0, [x29, #-8]
  408d0c:	ldur	x1, [x29, #-16]
  408d10:	adrp	x2, 435000 <safe_atollu@plt+0x2d8d0>
  408d14:	add	x2, x2, #0xfb2
  408d18:	adrp	x3, 433000 <safe_atollu@plt+0x2b8d0>
  408d1c:	add	x3, x3, #0x2b0
  408d20:	mov	x8, xzr
  408d24:	mov	x4, x8
  408d28:	bl	406670 <getopt_long@plt>
  408d2c:	stur	w0, [x29, #-20]
  408d30:	cmp	w0, #0x0
  408d34:	cset	w9, lt  // lt = tstop
  408d38:	tbnz	w9, #0, 408ed8 <safe_atollu@plt+0x17a8>
  408d3c:	ldur	w8, [x29, #-20]
  408d40:	cmp	w8, #0x3f
  408d44:	str	w8, [sp, #24]
  408d48:	b.eq	408ea8 <safe_atollu@plt+0x1778>  // b.none
  408d4c:	b	408d50 <safe_atollu@plt+0x1620>
  408d50:	ldr	w8, [sp, #24]
  408d54:	cmp	w8, #0x64
  408d58:	b.eq	408e68 <safe_atollu@plt+0x1738>  // b.none
  408d5c:	b	408d60 <safe_atollu@plt+0x1630>
  408d60:	ldr	w8, [sp, #24]
  408d64:	cmp	w8, #0x66
  408d68:	b.eq	408e40 <safe_atollu@plt+0x1710>  // b.none
  408d6c:	b	408d70 <safe_atollu@plt+0x1640>
  408d70:	ldr	w8, [sp, #24]
  408d74:	subs	w9, w8, #0x68
  408d78:	cmp	w9, #0x1
  408d7c:	b.ls	408ea4 <safe_atollu@plt+0x1774>  // b.plast
  408d80:	b	408d84 <safe_atollu@plt+0x1654>
  408d84:	ldr	w8, [sp, #24]
  408d88:	cmp	w8, #0x6e
  408d8c:	b.eq	408e7c <safe_atollu@plt+0x174c>  // b.none
  408d90:	b	408d94 <safe_atollu@plt+0x1664>
  408d94:	ldr	w8, [sp, #24]
  408d98:	cmp	w8, #0x70
  408d9c:	b.eq	408e10 <safe_atollu@plt+0x16e0>  // b.none
  408da0:	b	408da4 <safe_atollu@plt+0x1674>
  408da4:	ldr	w8, [sp, #24]
  408da8:	cmp	w8, #0x77
  408dac:	b.eq	408e54 <safe_atollu@plt+0x1724>  // b.none
  408db0:	b	408db4 <safe_atollu@plt+0x1684>
  408db4:	ldr	w8, [sp, #24]
  408db8:	cmp	w8, #0x100
  408dbc:	b.eq	408df4 <safe_atollu@plt+0x16c4>  // b.none
  408dc0:	b	408dc4 <safe_atollu@plt+0x1694>
  408dc4:	ldr	w8, [sp, #24]
  408dc8:	cmp	w8, #0x101
  408dcc:	b.eq	408e00 <safe_atollu@plt+0x16d0>  // b.none
  408dd0:	b	408dd4 <safe_atollu@plt+0x16a4>
  408dd4:	ldr	w8, [sp, #24]
  408dd8:	cmp	w8, #0x102
  408ddc:	b.eq	408e30 <safe_atollu@plt+0x1700>  // b.none
  408de0:	b	408de4 <safe_atollu@plt+0x16b4>
  408de4:	ldr	w8, [sp, #24]
  408de8:	cmp	w8, #0x103
  408dec:	b.eq	408e90 <safe_atollu@plt+0x1760>  // b.none
  408df0:	b	408eb4 <safe_atollu@plt+0x1784>
  408df4:	bl	40b544 <safe_atollu@plt+0x3e14>
  408df8:	stur	w0, [x29, #-4]
  408dfc:	b	409038 <safe_atollu@plt+0x1908>
  408e00:	mov	w8, #0x1                   	// #1
  408e04:	ldr	x9, [sp, #56]
  408e08:	str	w8, [x9]
  408e0c:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e10:	ldr	x8, [sp, #56]
  408e14:	ldr	w9, [x8]
  408e18:	cmp	w9, #0x3
  408e1c:	b.eq	408e2c <safe_atollu@plt+0x16fc>  // b.none
  408e20:	mov	w8, #0x2                   	// #2
  408e24:	ldr	x9, [sp, #56]
  408e28:	str	w8, [x9]
  408e2c:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e30:	mov	w8, #0x3                   	// #3
  408e34:	ldr	x9, [sp, #56]
  408e38:	str	w8, [x9]
  408e3c:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e40:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408e44:	add	x8, x8, #0x31c
  408e48:	mov	w9, #0x2                   	// #2
  408e4c:	str	w9, [x8]
  408e50:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e54:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408e58:	add	x8, x8, #0x320
  408e5c:	mov	w9, #0x1                   	// #1
  408e60:	strb	w9, [x8]
  408e64:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e68:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408e6c:	add	x8, x8, #0x321
  408e70:	mov	w9, #0x1                   	// #1
  408e74:	strb	w9, [x8]
  408e78:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e7c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408e80:	add	x8, x8, #0x322
  408e84:	mov	w9, #0x1                   	// #1
  408e88:	strb	w9, [x8]
  408e8c:	b	408ed4 <safe_atollu@plt+0x17a4>
  408e90:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  408e94:	add	x8, x8, #0x323
  408e98:	mov	w9, #0x1                   	// #1
  408e9c:	strb	w9, [x8]
  408ea0:	b	408ed4 <safe_atollu@plt+0x17a4>
  408ea4:	b	408ed4 <safe_atollu@plt+0x17a4>
  408ea8:	mov	w8, #0xffffffea            	// #-22
  408eac:	stur	w8, [x29, #-4]
  408eb0:	b	409038 <safe_atollu@plt+0x1908>
  408eb4:	mov	w8, wzr
  408eb8:	mov	w0, w8
  408ebc:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  408ec0:	add	x1, x1, #0xfba
  408ec4:	ldr	x2, [sp, #40]
  408ec8:	mov	w3, #0x2246                	// #8774
  408ecc:	ldr	x4, [sp, #32]
  408ed0:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  408ed4:	b	408d08 <safe_atollu@plt+0x15d8>
  408ed8:	ldr	x8, [sp, #56]
  408edc:	ldr	w9, [x8]
  408ee0:	cmp	w9, #0x3
  408ee4:	b.ne	408f90 <safe_atollu@plt+0x1860>  // b.any
  408ee8:	ldur	w8, [x29, #-8]
  408eec:	ldr	x9, [sp, #48]
  408ef0:	ldr	w10, [x9]
  408ef4:	cmp	w8, w10
  408ef8:	b.eq	408f14 <safe_atollu@plt+0x17e4>  // b.none
  408efc:	ldur	w8, [x29, #-8]
  408f00:	ldr	x9, [sp, #48]
  408f04:	ldr	w10, [x9]
  408f08:	add	w10, w10, #0x1
  408f0c:	cmp	w8, w10
  408f10:	b.ne	408f90 <safe_atollu@plt+0x1860>  // b.any
  408f14:	ldur	w8, [x29, #-8]
  408f18:	ldr	x9, [sp, #48]
  408f1c:	ldr	w10, [x9]
  408f20:	add	w10, w10, #0x1
  408f24:	cmp	w8, w10
  408f28:	b.ne	408f50 <safe_atollu@plt+0x1820>  // b.any
  408f2c:	ldur	x8, [x29, #-16]
  408f30:	ldr	x9, [sp, #48]
  408f34:	ldrsw	x10, [x9]
  408f38:	mov	x11, #0x8                   	// #8
  408f3c:	mul	x10, x11, x10
  408f40:	add	x8, x8, x10
  408f44:	ldr	x8, [x8]
  408f48:	str	x8, [sp, #16]
  408f4c:	b	408f58 <safe_atollu@plt+0x1828>
  408f50:	mov	x8, xzr
  408f54:	str	x8, [sp, #16]
  408f58:	ldr	x8, [sp, #16]
  408f5c:	mov	x0, x8
  408f60:	mov	w9, wzr
  408f64:	and	w1, w9, #0x1
  408f68:	bl	406680 <update_reboot_parameter_and_warn@plt>
  408f6c:	stur	w0, [x29, #-24]
  408f70:	ldur	w9, [x29, #-24]
  408f74:	cmp	w9, #0x0
  408f78:	cset	w9, ge  // ge = tcont
  408f7c:	tbnz	w9, #0, 408f8c <safe_atollu@plt+0x185c>
  408f80:	ldur	w8, [x29, #-24]
  408f84:	stur	w8, [x29, #-4]
  408f88:	b	409038 <safe_atollu@plt+0x1908>
  408f8c:	b	409030 <safe_atollu@plt+0x1900>
  408f90:	ldr	x8, [sp, #48]
  408f94:	ldr	w9, [x8]
  408f98:	ldur	w10, [x29, #-8]
  408f9c:	cmp	w9, w10
  408fa0:	b.ge	409030 <safe_atollu@plt+0x1900>  // b.tcont
  408fa4:	mov	w8, #0x3                   	// #3
  408fa8:	stur	w8, [x29, #-36]
  408fac:	mov	w8, #0x16                  	// #22
  408fb0:	movk	w8, #0x4000, lsl #16
  408fb4:	stur	w8, [x29, #-40]
  408fb8:	stur	wzr, [x29, #-44]
  408fbc:	ldur	w0, [x29, #-44]
  408fc0:	bl	4064d0 <log_get_max_level_realm@plt>
  408fc4:	ldur	w8, [x29, #-36]
  408fc8:	and	w8, w8, #0x7
  408fcc:	cmp	w0, w8
  408fd0:	b.lt	409008 <safe_atollu@plt+0x18d8>  // b.tstop
  408fd4:	ldur	w8, [x29, #-44]
  408fd8:	ldur	w9, [x29, #-36]
  408fdc:	orr	w0, w9, w8, lsl #10
  408fe0:	ldur	w1, [x29, #-40]
  408fe4:	ldr	x2, [sp, #40]
  408fe8:	mov	w3, #0x224f                	// #8783
  408fec:	adrp	x4, 435000 <safe_atollu@plt+0x2d8d0>
  408ff0:	add	x4, x4, #0xfcb
  408ff4:	adrp	x5, 435000 <safe_atollu@plt+0x2d8d0>
  408ff8:	add	x5, x5, #0xfdb
  408ffc:	bl	4064e0 <log_internal_realm@plt>
  409000:	str	w0, [sp, #12]
  409004:	b	40901c <safe_atollu@plt+0x18ec>
  409008:	ldur	w0, [x29, #-40]
  40900c:	bl	4064f0 <abs@plt>
  409010:	mov	w8, wzr
  409014:	subs	w8, w8, w0, uxtb
  409018:	str	w8, [sp, #12]
  40901c:	ldr	w8, [sp, #12]
  409020:	stur	w8, [x29, #-48]
  409024:	ldur	w8, [x29, #-48]
  409028:	stur	w8, [x29, #-4]
  40902c:	b	409038 <safe_atollu@plt+0x1908>
  409030:	mov	w8, #0x1                   	// #1
  409034:	stur	w8, [x29, #-4]
  409038:	ldur	w0, [x29, #-4]
  40903c:	ldp	x29, x30, [sp, #112]
  409040:	add	sp, sp, #0x80
  409044:	ret
  409048:	sub	sp, sp, #0x70
  40904c:	stp	x29, x30, [sp, #96]
  409050:	add	x29, sp, #0x60
  409054:	mov	x8, xzr
  409058:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40905c:	add	x9, x9, #0x3b8
  409060:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409064:	add	x10, x10, #0x314
  409068:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  40906c:	add	x11, x11, #0xe41
  409070:	add	x11, x11, #0x3
  409074:	adrp	x12, 436000 <safe_atollu@plt+0x2e8d0>
  409078:	add	x12, x12, #0x1f0
  40907c:	stur	w0, [x29, #-8]
  409080:	stur	x1, [x29, #-16]
  409084:	stur	x8, [x29, #-24]
  409088:	str	x9, [sp, #40]
  40908c:	str	x10, [sp, #32]
  409090:	str	x11, [sp, #24]
  409094:	str	x12, [sp, #16]
  409098:	ldur	w8, [x29, #-8]
  40909c:	cmp	w8, #0x0
  4090a0:	cset	w8, ge  // ge = tcont
  4090a4:	mov	w9, #0x1                   	// #1
  4090a8:	eor	w8, w8, #0x1
  4090ac:	eor	w8, w8, w9
  4090b0:	eor	w8, w8, w9
  4090b4:	and	w8, w8, #0x1
  4090b8:	mov	w0, w8
  4090bc:	sxtw	x10, w0
  4090c0:	cbz	x10, 4090e4 <safe_atollu@plt+0x19b4>
  4090c4:	mov	w8, wzr
  4090c8:	mov	w0, w8
  4090cc:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  4090d0:	add	x1, x1, #0xeac
  4090d4:	ldr	x2, [sp, #24]
  4090d8:	mov	w3, #0x2267                	// #8807
  4090dc:	ldr	x4, [sp, #16]
  4090e0:	bl	406540 <log_assert_failed_realm@plt>
  4090e4:	ldur	x8, [x29, #-16]
  4090e8:	cmp	x8, #0x0
  4090ec:	cset	w9, ne  // ne = any
  4090f0:	mov	w10, #0x1                   	// #1
  4090f4:	eor	w9, w9, #0x1
  4090f8:	eor	w9, w9, w10
  4090fc:	eor	w9, w9, w10
  409100:	and	w9, w9, #0x1
  409104:	mov	w0, w9
  409108:	sxtw	x8, w0
  40910c:	cbz	x8, 409130 <safe_atollu@plt+0x1a00>
  409110:	mov	w8, wzr
  409114:	mov	w0, w8
  409118:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40911c:	add	x1, x1, #0xed3
  409120:	ldr	x2, [sp, #24]
  409124:	mov	w3, #0x2268                	// #8808
  409128:	ldr	x4, [sp, #16]
  40912c:	bl	406540 <log_assert_failed_realm@plt>
  409130:	ldur	w0, [x29, #-8]
  409134:	ldur	x1, [x29, #-16]
  409138:	adrp	x2, 436000 <safe_atollu@plt+0x2e8d0>
  40913c:	add	x2, x2, #0x216
  409140:	adrp	x3, 433000 <safe_atollu@plt+0x2b8d0>
  409144:	add	x3, x3, #0x410
  409148:	mov	x8, xzr
  40914c:	mov	x4, x8
  409150:	bl	406670 <getopt_long@plt>
  409154:	stur	w0, [x29, #-28]
  409158:	cmp	w0, #0x0
  40915c:	cset	w9, lt  // lt = tstop
  409160:	tbnz	w9, #0, 40933c <safe_atollu@plt+0x1c0c>
  409164:	ldur	w8, [x29, #-28]
  409168:	cmp	w8, #0x3f
  40916c:	str	w8, [sp, #12]
  409170:	b.eq	40930c <safe_atollu@plt+0x1bdc>  // b.none
  409174:	b	409178 <safe_atollu@plt+0x1a48>
  409178:	ldr	w8, [sp, #12]
  40917c:	cmp	w8, #0x46
  409180:	b.eq	4092f8 <safe_atollu@plt+0x1bc8>  // b.none
  409184:	b	409188 <safe_atollu@plt+0x1a58>
  409188:	ldr	w8, [sp, #12]
  40918c:	cmp	w8, #0x48
  409190:	b.eq	409254 <safe_atollu@plt+0x1b24>  // b.none
  409194:	b	409198 <safe_atollu@plt+0x1a68>
  409198:	ldr	w8, [sp, #12]
  40919c:	cmp	w8, #0x4b
  4091a0:	b.eq	4092a0 <safe_atollu@plt+0x1b70>  // b.none
  4091a4:	b	4091a8 <safe_atollu@plt+0x1a78>
  4091a8:	ldr	w8, [sp, #12]
  4091ac:	cmp	w8, #0x50
  4091b0:	b.eq	409264 <safe_atollu@plt+0x1b34>  // b.none
  4091b4:	b	4091b8 <safe_atollu@plt+0x1a88>
  4091b8:	ldr	w8, [sp, #12]
  4091bc:	cmp	w8, #0x61
  4091c0:	b.eq	4092f8 <safe_atollu@plt+0x1bc8>  // b.none
  4091c4:	b	4091c8 <safe_atollu@plt+0x1a98>
  4091c8:	ldr	w8, [sp, #12]
  4091cc:	cmp	w8, #0x63
  4091d0:	b.eq	4092fc <safe_atollu@plt+0x1bcc>  // b.none
  4091d4:	b	4091d8 <safe_atollu@plt+0x1aa8>
  4091d8:	ldr	w8, [sp, #12]
  4091dc:	cmp	w8, #0x66
  4091e0:	b.eq	4092f8 <safe_atollu@plt+0x1bc8>  // b.none
  4091e4:	b	4091e8 <safe_atollu@plt+0x1ab8>
  4091e8:	ldr	w8, [sp, #12]
  4091ec:	cmp	w8, #0x68
  4091f0:	b.eq	4092b0 <safe_atollu@plt+0x1b80>  // b.none
  4091f4:	b	4091f8 <safe_atollu@plt+0x1ac8>
  4091f8:	ldr	w8, [sp, #12]
  4091fc:	cmp	w8, #0x6b
  409200:	b.eq	4092d0 <safe_atollu@plt+0x1ba0>  // b.none
  409204:	b	409208 <safe_atollu@plt+0x1ad8>
  409208:	ldr	w8, [sp, #12]
  40920c:	cmp	w8, #0x72
  409210:	b.eq	409274 <safe_atollu@plt+0x1b44>  // b.none
  409214:	b	409218 <safe_atollu@plt+0x1ae8>
  409218:	ldr	w8, [sp, #12]
  40921c:	cmp	w8, #0x74
  409220:	b.eq	4092f8 <safe_atollu@plt+0x1bc8>  // b.none
  409224:	b	409228 <safe_atollu@plt+0x1af8>
  409228:	ldr	w8, [sp, #12]
  40922c:	cmp	w8, #0x100
  409230:	b.eq	409248 <safe_atollu@plt+0x1b18>  // b.none
  409234:	b	409238 <safe_atollu@plt+0x1b08>
  409238:	ldr	w8, [sp, #12]
  40923c:	cmp	w8, #0x101
  409240:	b.eq	4092e4 <safe_atollu@plt+0x1bb4>  // b.none
  409244:	b	409318 <safe_atollu@plt+0x1be8>
  409248:	bl	40b730 <safe_atollu@plt+0x4000>
  40924c:	stur	w0, [x29, #-4]
  409250:	b	40953c <safe_atollu@plt+0x1e0c>
  409254:	mov	w8, #0x1                   	// #1
  409258:	ldr	x9, [sp, #32]
  40925c:	str	w8, [x9]
  409260:	b	409338 <safe_atollu@plt+0x1c08>
  409264:	mov	w8, #0x2                   	// #2
  409268:	ldr	x9, [sp, #32]
  40926c:	str	w8, [x9]
  409270:	b	409338 <safe_atollu@plt+0x1c08>
  409274:	bl	406560 <kexec_loaded@plt>
  409278:	tbnz	w0, #0, 409280 <safe_atollu@plt+0x1b50>
  40927c:	b	409290 <safe_atollu@plt+0x1b60>
  409280:	mov	w8, #0x4                   	// #4
  409284:	ldr	x9, [sp, #32]
  409288:	str	w8, [x9]
  40928c:	b	40929c <safe_atollu@plt+0x1b6c>
  409290:	mov	w8, #0x3                   	// #3
  409294:	ldr	x9, [sp, #32]
  409298:	str	w8, [x9]
  40929c:	b	409338 <safe_atollu@plt+0x1c08>
  4092a0:	mov	w8, #0x4                   	// #4
  4092a4:	ldr	x9, [sp, #32]
  4092a8:	str	w8, [x9]
  4092ac:	b	409338 <safe_atollu@plt+0x1c08>
  4092b0:	ldr	x8, [sp, #32]
  4092b4:	ldr	w9, [x8]
  4092b8:	cmp	w9, #0x1
  4092bc:	b.eq	4092cc <safe_atollu@plt+0x1b9c>  // b.none
  4092c0:	mov	w8, #0x2                   	// #2
  4092c4:	ldr	x9, [sp, #32]
  4092c8:	str	w8, [x9]
  4092cc:	b	409338 <safe_atollu@plt+0x1c08>
  4092d0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4092d4:	add	x8, x8, #0x320
  4092d8:	mov	w9, #0x1                   	// #1
  4092dc:	strb	w9, [x8]
  4092e0:	b	409338 <safe_atollu@plt+0x1c08>
  4092e4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4092e8:	add	x8, x8, #0x323
  4092ec:	mov	w9, #0x1                   	// #1
  4092f0:	strb	w9, [x8]
  4092f4:	b	409338 <safe_atollu@plt+0x1c08>
  4092f8:	b	409338 <safe_atollu@plt+0x1c08>
  4092fc:	mov	w8, #0x14                  	// #20
  409300:	ldr	x9, [sp, #32]
  409304:	str	w8, [x9]
  409308:	b	409338 <safe_atollu@plt+0x1c08>
  40930c:	mov	w8, #0xffffffea            	// #-22
  409310:	stur	w8, [x29, #-4]
  409314:	b	40953c <safe_atollu@plt+0x1e0c>
  409318:	mov	w8, wzr
  40931c:	mov	w0, w8
  409320:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409324:	add	x1, x1, #0xfba
  409328:	ldr	x2, [sp, #24]
  40932c:	mov	w3, #0x229f                	// #8863
  409330:	ldr	x4, [sp, #16]
  409334:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  409338:	b	409130 <safe_atollu@plt+0x1a00>
  40933c:	ldur	w8, [x29, #-8]
  409340:	ldr	x9, [sp, #40]
  409344:	ldr	w10, [x9]
  409348:	cmp	w8, w10
  40934c:	b.le	409440 <safe_atollu@plt+0x1d10>
  409350:	ldr	x8, [sp, #32]
  409354:	ldr	w9, [x8]
  409358:	cmp	w9, #0x14
  40935c:	b.eq	409440 <safe_atollu@plt+0x1d10>  // b.none
  409360:	ldur	x8, [x29, #-16]
  409364:	ldr	x9, [sp, #40]
  409368:	ldrsw	x10, [x9]
  40936c:	mov	x11, #0x8                   	// #8
  409370:	mul	x10, x11, x10
  409374:	add	x8, x8, x10
  409378:	ldr	x0, [x8]
  40937c:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409380:	add	x1, x1, #0x328
  409384:	bl	432a10 <safe_atollu@plt+0x2b2e0>
  409388:	stur	w0, [x29, #-32]
  40938c:	ldur	w12, [x29, #-32]
  409390:	cmp	w12, #0x0
  409394:	cset	w12, ge  // ge = tcont
  409398:	tbnz	w12, #0, 40943c <safe_atollu@plt+0x1d0c>
  40939c:	mov	w8, #0x3                   	// #3
  4093a0:	stur	w8, [x29, #-36]
  4093a4:	stur	wzr, [x29, #-40]
  4093a8:	stur	wzr, [x29, #-44]
  4093ac:	ldur	w0, [x29, #-44]
  4093b0:	bl	4064d0 <log_get_max_level_realm@plt>
  4093b4:	ldur	w8, [x29, #-36]
  4093b8:	and	w8, w8, #0x7
  4093bc:	cmp	w0, w8
  4093c0:	b.lt	409414 <safe_atollu@plt+0x1ce4>  // b.tstop
  4093c4:	ldur	w8, [x29, #-44]
  4093c8:	ldur	w9, [x29, #-36]
  4093cc:	orr	w0, w9, w8, lsl #10
  4093d0:	ldur	w1, [x29, #-40]
  4093d4:	ldur	x10, [x29, #-16]
  4093d8:	ldr	x11, [sp, #40]
  4093dc:	ldrsw	x12, [x11]
  4093e0:	mov	x13, #0x8                   	// #8
  4093e4:	mul	x12, x13, x12
  4093e8:	add	x10, x10, x12
  4093ec:	ldr	x6, [x10]
  4093f0:	ldr	x2, [sp, #24]
  4093f4:	mov	w3, #0x22a5                	// #8869
  4093f8:	adrp	x4, 436000 <safe_atollu@plt+0x2e8d0>
  4093fc:	add	x4, x4, #0x223
  409400:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  409404:	add	x5, x5, #0x237
  409408:	bl	4064e0 <log_internal_realm@plt>
  40940c:	str	w0, [sp, #8]
  409410:	b	409428 <safe_atollu@plt+0x1cf8>
  409414:	ldur	w0, [x29, #-40]
  409418:	bl	4064f0 <abs@plt>
  40941c:	mov	w8, wzr
  409420:	subs	w8, w8, w0, uxtb
  409424:	str	w8, [sp, #8]
  409428:	ldr	w8, [sp, #8]
  40942c:	str	w8, [sp, #48]
  409430:	ldur	w8, [x29, #-32]
  409434:	stur	w8, [x29, #-4]
  409438:	b	40953c <safe_atollu@plt+0x1e0c>
  40943c:	b	409464 <safe_atollu@plt+0x1d34>
  409440:	mov	w8, wzr
  409444:	mov	w0, w8
  409448:	bl	406690 <now@plt>
  40944c:	mov	x9, #0x8700                	// #34560
  409450:	movk	x9, #0x393, lsl #16
  409454:	add	x9, x0, x9
  409458:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40945c:	add	x10, x10, #0x328
  409460:	str	x9, [x10]
  409464:	ldur	w8, [x29, #-8]
  409468:	ldr	x9, [sp, #40]
  40946c:	ldr	w10, [x9]
  409470:	cmp	w8, w10
  409474:	b.le	4094a8 <safe_atollu@plt+0x1d78>
  409478:	ldr	x8, [sp, #32]
  40947c:	ldr	w9, [x8]
  409480:	cmp	w9, #0x14
  409484:	b.ne	4094a8 <safe_atollu@plt+0x1d78>  // b.any
  409488:	ldur	x8, [x29, #-16]
  40948c:	ldr	x9, [sp, #40]
  409490:	ldrsw	x10, [x9]
  409494:	mov	x11, #0x8                   	// #8
  409498:	mul	x10, x11, x10
  40949c:	add	x8, x8, x10
  4094a0:	stur	x8, [x29, #-24]
  4094a4:	b	4094e0 <safe_atollu@plt+0x1db0>
  4094a8:	ldur	w8, [x29, #-8]
  4094ac:	ldr	x9, [sp, #40]
  4094b0:	ldr	w10, [x9]
  4094b4:	add	w10, w10, #0x1
  4094b8:	cmp	w8, w10
  4094bc:	b.le	4094e0 <safe_atollu@plt+0x1db0>
  4094c0:	ldur	x8, [x29, #-16]
  4094c4:	ldr	x9, [sp, #40]
  4094c8:	ldrsw	x10, [x9]
  4094cc:	mov	x11, #0x8                   	// #8
  4094d0:	mul	x10, x11, x10
  4094d4:	add	x8, x8, x10
  4094d8:	add	x8, x8, #0x8
  4094dc:	stur	x8, [x29, #-24]
  4094e0:	ldur	x8, [x29, #-24]
  4094e4:	cbz	x8, 409528 <safe_atollu@plt+0x1df8>
  4094e8:	ldur	x0, [x29, #-24]
  4094ec:	bl	4066a0 <strv_copy@plt>
  4094f0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4094f4:	add	x8, x8, #0x2d0
  4094f8:	str	x0, [x8]
  4094fc:	ldr	x8, [x8]
  409500:	cbnz	x8, 409528 <safe_atollu@plt+0x1df8>
  409504:	mov	w8, wzr
  409508:	mov	w0, w8
  40950c:	ldr	x1, [sp, #24]
  409510:	mov	w2, #0x22b5                	// #8885
  409514:	adrp	x3, 436000 <safe_atollu@plt+0x2e8d0>
  409518:	add	x3, x3, #0x223
  40951c:	bl	4066b0 <log_oom_internal@plt>
  409520:	stur	w0, [x29, #-4]
  409524:	b	40953c <safe_atollu@plt+0x1e0c>
  409528:	ldur	w8, [x29, #-8]
  40952c:	ldr	x9, [sp, #40]
  409530:	str	w8, [x9]
  409534:	mov	w8, #0x1                   	// #1
  409538:	stur	w8, [x29, #-4]
  40953c:	ldur	w0, [x29, #-4]
  409540:	ldp	x29, x30, [sp, #96]
  409544:	add	sp, sp, #0x70
  409548:	ret
  40954c:	sub	sp, sp, #0xa0
  409550:	stp	x29, x30, [sp, #144]
  409554:	add	x29, sp, #0x90
  409558:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40955c:	add	x8, x8, #0x3b8
  409560:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  409564:	add	x9, x9, #0xe41
  409568:	add	x9, x9, #0x3
  40956c:	adrp	x10, 436000 <safe_atollu@plt+0x2e8d0>
  409570:	add	x10, x10, #0x470
  409574:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  409578:	add	x11, x11, #0x44b
  40957c:	stur	w0, [x29, #-8]
  409580:	stur	x1, [x29, #-16]
  409584:	str	x8, [sp, #48]
  409588:	str	x9, [sp, #40]
  40958c:	str	x10, [sp, #32]
  409590:	str	x11, [sp, #24]
  409594:	ldur	w8, [x29, #-8]
  409598:	cmp	w8, #0x0
  40959c:	cset	w8, ge  // ge = tcont
  4095a0:	mov	w9, #0x1                   	// #1
  4095a4:	eor	w8, w8, #0x1
  4095a8:	eor	w8, w8, w9
  4095ac:	eor	w8, w8, w9
  4095b0:	and	w8, w8, #0x1
  4095b4:	mov	w0, w8
  4095b8:	sxtw	x10, w0
  4095bc:	cbz	x10, 4095e0 <safe_atollu@plt+0x1eb0>
  4095c0:	mov	w8, wzr
  4095c4:	mov	w0, w8
  4095c8:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  4095cc:	add	x1, x1, #0xeac
  4095d0:	ldr	x2, [sp, #40]
  4095d4:	mov	w3, #0x22df                	// #8927
  4095d8:	ldr	x4, [sp, #24]
  4095dc:	bl	406540 <log_assert_failed_realm@plt>
  4095e0:	ldur	x8, [x29, #-16]
  4095e4:	cmp	x8, #0x0
  4095e8:	cset	w9, ne  // ne = any
  4095ec:	mov	w10, #0x1                   	// #1
  4095f0:	eor	w9, w9, #0x1
  4095f4:	eor	w9, w9, w10
  4095f8:	eor	w9, w9, w10
  4095fc:	and	w9, w9, #0x1
  409600:	mov	w0, w9
  409604:	sxtw	x8, w0
  409608:	cbz	x8, 40962c <safe_atollu@plt+0x1efc>
  40960c:	mov	w8, wzr
  409610:	mov	w0, w8
  409614:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409618:	add	x1, x1, #0xed3
  40961c:	ldr	x2, [sp, #40]
  409620:	mov	w3, #0x22e0                	// #8928
  409624:	ldr	x4, [sp, #24]
  409628:	bl	406540 <log_assert_failed_realm@plt>
  40962c:	ldur	w0, [x29, #-8]
  409630:	ldur	x1, [x29, #-16]
  409634:	adrp	x2, 435000 <safe_atollu@plt+0x2d8d0>
  409638:	add	x2, x2, #0xe40
  40963c:	adrp	x3, 433000 <safe_atollu@plt+0x2b8d0>
  409640:	add	x3, x3, #0x4f0
  409644:	mov	x8, xzr
  409648:	mov	x4, x8
  40964c:	bl	406670 <getopt_long@plt>
  409650:	stur	w0, [x29, #-24]
  409654:	cmp	w0, #0x0
  409658:	cset	w9, lt  // lt = tstop
  40965c:	tbnz	w9, #0, 4096e4 <safe_atollu@plt+0x1fb4>
  409660:	ldur	w8, [x29, #-24]
  409664:	cmp	w8, #0x3f
  409668:	str	w8, [sp, #20]
  40966c:	b.eq	4096b4 <safe_atollu@plt+0x1f84>  // b.none
  409670:	b	409674 <safe_atollu@plt+0x1f44>
  409674:	ldr	w8, [sp, #20]
  409678:	cmp	w8, #0x100
  40967c:	b.eq	409694 <safe_atollu@plt+0x1f64>  // b.none
  409680:	b	409684 <safe_atollu@plt+0x1f54>
  409684:	ldr	w8, [sp, #20]
  409688:	cmp	w8, #0x101
  40968c:	b.eq	4096a0 <safe_atollu@plt+0x1f70>  // b.none
  409690:	b	4096c0 <safe_atollu@plt+0x1f90>
  409694:	bl	40b810 <safe_atollu@plt+0x40e0>
  409698:	stur	w0, [x29, #-4]
  40969c:	b	409a3c <safe_atollu@plt+0x230c>
  4096a0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4096a4:	add	x8, x8, #0x323
  4096a8:	mov	w9, #0x1                   	// #1
  4096ac:	strb	w9, [x8]
  4096b0:	b	4096e0 <safe_atollu@plt+0x1fb0>
  4096b4:	mov	w8, #0xffffffea            	// #-22
  4096b8:	stur	w8, [x29, #-4]
  4096bc:	b	409a3c <safe_atollu@plt+0x230c>
  4096c0:	mov	w8, wzr
  4096c4:	mov	w0, w8
  4096c8:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  4096cc:	add	x1, x1, #0xfba
  4096d0:	ldr	x2, [sp, #40]
  4096d4:	mov	w3, #0x22f0                	// #8944
  4096d8:	ldr	x4, [sp, #24]
  4096dc:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  4096e0:	b	40962c <safe_atollu@plt+0x1efc>
  4096e4:	ldr	x8, [sp, #48]
  4096e8:	ldr	w9, [x8]
  4096ec:	ldur	w10, [x29, #-8]
  4096f0:	cmp	w9, w10
  4096f4:	b.lt	40978c <safe_atollu@plt+0x205c>  // b.tstop
  4096f8:	mov	w8, #0x3                   	// #3
  4096fc:	stur	w8, [x29, #-28]
  409700:	mov	w8, #0x16                  	// #22
  409704:	movk	w8, #0x4000, lsl #16
  409708:	stur	w8, [x29, #-32]
  40970c:	stur	wzr, [x29, #-36]
  409710:	ldur	w0, [x29, #-36]
  409714:	bl	4064d0 <log_get_max_level_realm@plt>
  409718:	ldur	w8, [x29, #-28]
  40971c:	and	w8, w8, #0x7
  409720:	cmp	w0, w8
  409724:	b.lt	409764 <safe_atollu@plt+0x2034>  // b.tstop
  409728:	ldur	w8, [x29, #-36]
  40972c:	ldur	w9, [x29, #-28]
  409730:	orr	w0, w9, w8, lsl #10
  409734:	ldur	w1, [x29, #-32]
  409738:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40973c:	add	x10, x10, #0x3b0
  409740:	ldr	x6, [x10]
  409744:	ldr	x2, [sp, #40]
  409748:	mov	w3, #0x22f6                	// #8950
  40974c:	ldr	x4, [sp, #32]
  409750:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  409754:	add	x5, x5, #0x483
  409758:	bl	4064e0 <log_internal_realm@plt>
  40975c:	str	w0, [sp, #16]
  409760:	b	409778 <safe_atollu@plt+0x2048>
  409764:	ldur	w0, [x29, #-32]
  409768:	bl	4064f0 <abs@plt>
  40976c:	mov	w8, wzr
  409770:	subs	w8, w8, w0, uxtb
  409774:	str	w8, [sp, #16]
  409778:	ldr	w8, [sp, #16]
  40977c:	stur	w8, [x29, #-40]
  409780:	ldur	w8, [x29, #-40]
  409784:	stur	w8, [x29, #-4]
  409788:	b	409a3c <safe_atollu@plt+0x230c>
  40978c:	ldr	x8, [sp, #48]
  409790:	ldr	w9, [x8]
  409794:	add	w9, w9, #0x1
  409798:	ldur	w10, [x29, #-8]
  40979c:	cmp	w9, w10
  4097a0:	b.ge	40982c <safe_atollu@plt+0x20fc>  // b.tcont
  4097a4:	mov	w8, #0x3                   	// #3
  4097a8:	stur	w8, [x29, #-44]
  4097ac:	mov	w8, #0x16                  	// #22
  4097b0:	movk	w8, #0x4000, lsl #16
  4097b4:	stur	w8, [x29, #-48]
  4097b8:	stur	wzr, [x29, #-52]
  4097bc:	ldur	w0, [x29, #-52]
  4097c0:	bl	4064d0 <log_get_max_level_realm@plt>
  4097c4:	ldur	w8, [x29, #-44]
  4097c8:	and	w8, w8, #0x7
  4097cc:	cmp	w0, w8
  4097d0:	b.lt	409804 <safe_atollu@plt+0x20d4>  // b.tstop
  4097d4:	ldur	w8, [x29, #-52]
  4097d8:	ldur	w9, [x29, #-44]
  4097dc:	orr	w0, w9, w8, lsl #10
  4097e0:	ldur	w1, [x29, #-48]
  4097e4:	ldr	x2, [sp, #40]
  4097e8:	mov	w3, #0x22fa                	// #8954
  4097ec:	ldr	x4, [sp, #32]
  4097f0:	adrp	x5, 435000 <safe_atollu@plt+0x2d8d0>
  4097f4:	add	x5, x5, #0xfdb
  4097f8:	bl	4064e0 <log_internal_realm@plt>
  4097fc:	str	w0, [sp, #12]
  409800:	b	409818 <safe_atollu@plt+0x20e8>
  409804:	ldur	w0, [x29, #-48]
  409808:	bl	4064f0 <abs@plt>
  40980c:	mov	w8, wzr
  409810:	subs	w8, w8, w0, uxtb
  409814:	str	w8, [sp, #12]
  409818:	ldr	w8, [sp, #12]
  40981c:	stur	w8, [x29, #-56]
  409820:	ldur	w8, [x29, #-56]
  409824:	stur	w8, [x29, #-4]
  409828:	b	409a3c <safe_atollu@plt+0x230c>
  40982c:	ldur	x8, [x29, #-16]
  409830:	ldr	x9, [sp, #48]
  409834:	ldrsw	x10, [x9]
  409838:	mov	x11, #0x8                   	// #8
  40983c:	mul	x10, x11, x10
  409840:	add	x8, x8, x10
  409844:	ldr	x0, [x8]
  409848:	bl	4066c0 <strlen@plt>
  40984c:	cmp	x0, #0x1
  409850:	b.eq	4098dc <safe_atollu@plt+0x21ac>  // b.none
  409854:	mov	w8, #0x3                   	// #3
  409858:	stur	w8, [x29, #-60]
  40985c:	mov	w8, #0x16                  	// #22
  409860:	movk	w8, #0x4000, lsl #16
  409864:	stur	w8, [x29, #-64]
  409868:	stur	wzr, [x29, #-68]
  40986c:	ldur	w0, [x29, #-68]
  409870:	bl	4064d0 <log_get_max_level_realm@plt>
  409874:	ldur	w8, [x29, #-60]
  409878:	and	w8, w8, #0x7
  40987c:	cmp	w0, w8
  409880:	b.lt	4098b4 <safe_atollu@plt+0x2184>  // b.tstop
  409884:	ldur	w8, [x29, #-68]
  409888:	ldur	w9, [x29, #-60]
  40988c:	orr	w0, w9, w8, lsl #10
  409890:	ldur	w1, [x29, #-64]
  409894:	ldr	x2, [sp, #40]
  409898:	mov	w3, #0x22fe                	// #8958
  40989c:	ldr	x4, [sp, #32]
  4098a0:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  4098a4:	add	x5, x5, #0x4a2
  4098a8:	bl	4064e0 <log_internal_realm@plt>
  4098ac:	str	w0, [sp, #8]
  4098b0:	b	4098c8 <safe_atollu@plt+0x2198>
  4098b4:	ldur	w0, [x29, #-64]
  4098b8:	bl	4064f0 <abs@plt>
  4098bc:	mov	w8, wzr
  4098c0:	subs	w8, w8, w0, uxtb
  4098c4:	str	w8, [sp, #8]
  4098c8:	ldr	w8, [sp, #8]
  4098cc:	str	w8, [sp, #72]
  4098d0:	ldr	w8, [sp, #72]
  4098d4:	stur	w8, [x29, #-4]
  4098d8:	b	409a3c <safe_atollu@plt+0x230c>
  4098dc:	stur	wzr, [x29, #-20]
  4098e0:	ldur	w8, [x29, #-20]
  4098e4:	mov	w9, w8
  4098e8:	cmp	x9, #0xd
  4098ec:	b.cs	409944 <safe_atollu@plt+0x2214>  // b.hs, b.nlast
  4098f0:	ldur	w8, [x29, #-20]
  4098f4:	mov	w9, w8
  4098f8:	mov	x10, #0x8                   	// #8
  4098fc:	mul	x9, x10, x9
  409900:	adrp	x11, 433000 <safe_atollu@plt+0x2b8d0>
  409904:	add	x11, x11, #0x550
  409908:	ldrb	w8, [x11, x9]
  40990c:	ldur	x9, [x29, #-16]
  409910:	ldr	x11, [sp, #48]
  409914:	ldrsw	x12, [x11]
  409918:	mul	x10, x10, x12
  40991c:	add	x9, x9, x10
  409920:	ldr	x9, [x9]
  409924:	ldrb	w13, [x9]
  409928:	cmp	w8, w13
  40992c:	b.ne	409934 <safe_atollu@plt+0x2204>  // b.any
  409930:	b	409944 <safe_atollu@plt+0x2214>
  409934:	ldur	w8, [x29, #-20]
  409938:	add	w8, w8, #0x1
  40993c:	stur	w8, [x29, #-20]
  409940:	b	4098e0 <safe_atollu@plt+0x21b0>
  409944:	ldur	w8, [x29, #-20]
  409948:	mov	w9, w8
  40994c:	cmp	x9, #0xd
  409950:	b.cc	4099f8 <safe_atollu@plt+0x22c8>  // b.lo, b.ul, b.last
  409954:	mov	w8, #0x3                   	// #3
  409958:	str	w8, [sp, #68]
  40995c:	mov	w8, #0x16                  	// #22
  409960:	movk	w8, #0x4000, lsl #16
  409964:	str	w8, [sp, #64]
  409968:	str	wzr, [sp, #60]
  40996c:	ldr	w0, [sp, #60]
  409970:	bl	4064d0 <log_get_max_level_realm@plt>
  409974:	ldr	w8, [sp, #68]
  409978:	and	w8, w8, #0x7
  40997c:	cmp	w0, w8
  409980:	b.lt	4099d0 <safe_atollu@plt+0x22a0>  // b.tstop
  409984:	ldr	w8, [sp, #60]
  409988:	ldr	w9, [sp, #68]
  40998c:	orr	w0, w9, w8, lsl #10
  409990:	ldr	w1, [sp, #64]
  409994:	ldur	x10, [x29, #-16]
  409998:	ldr	x11, [sp, #48]
  40999c:	ldrsw	x12, [x11]
  4099a0:	mov	x13, #0x8                   	// #8
  4099a4:	mul	x12, x13, x12
  4099a8:	add	x10, x10, x12
  4099ac:	ldr	x6, [x10]
  4099b0:	ldr	x2, [sp, #40]
  4099b4:	mov	w3, #0x2306                	// #8966
  4099b8:	ldr	x4, [sp, #32]
  4099bc:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  4099c0:	add	x5, x5, #0x4c6
  4099c4:	bl	4064e0 <log_internal_realm@plt>
  4099c8:	str	w0, [sp, #4]
  4099cc:	b	4099e4 <safe_atollu@plt+0x22b4>
  4099d0:	ldr	w0, [sp, #64]
  4099d4:	bl	4064f0 <abs@plt>
  4099d8:	mov	w8, wzr
  4099dc:	subs	w8, w8, w0, uxtb
  4099e0:	str	w8, [sp, #4]
  4099e4:	ldr	w8, [sp, #4]
  4099e8:	str	w8, [sp, #56]
  4099ec:	ldr	w8, [sp, #56]
  4099f0:	stur	w8, [x29, #-4]
  4099f4:	b	409a3c <safe_atollu@plt+0x230c>
  4099f8:	ldur	w8, [x29, #-20]
  4099fc:	mov	w9, w8
  409a00:	mov	x10, #0x8                   	// #8
  409a04:	mul	x9, x10, x9
  409a08:	adrp	x10, 433000 <safe_atollu@plt+0x2b8d0>
  409a0c:	add	x10, x10, #0x550
  409a10:	add	x9, x10, x9
  409a14:	ldr	w8, [x9, #4]
  409a18:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409a1c:	add	x9, x9, #0x314
  409a20:	str	w8, [x9]
  409a24:	ldr	x9, [sp, #48]
  409a28:	ldr	w8, [x9]
  409a2c:	mov	w11, #0x1                   	// #1
  409a30:	add	w8, w8, #0x1
  409a34:	str	w8, [x9]
  409a38:	stur	w11, [x29, #-4]
  409a3c:	ldur	w0, [x29, #-4]
  409a40:	ldp	x29, x30, [sp, #144]
  409a44:	add	sp, sp, #0xa0
  409a48:	ret
  409a4c:	sub	sp, sp, #0x50
  409a50:	stp	x29, x30, [sp, #64]
  409a54:	add	x29, sp, #0x40
  409a58:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  409a5c:	add	x8, x8, #0xe41
  409a60:	add	x8, x8, #0x3
  409a64:	adrp	x9, 436000 <safe_atollu@plt+0x2e8d0>
  409a68:	add	x9, x9, #0x6c1
  409a6c:	stur	w0, [x29, #-8]
  409a70:	stur	x1, [x29, #-16]
  409a74:	str	x8, [sp, #16]
  409a78:	str	x9, [sp, #8]
  409a7c:	ldur	w8, [x29, #-8]
  409a80:	cmp	w8, #0x0
  409a84:	cset	w8, ge  // ge = tcont
  409a88:	mov	w9, #0x1                   	// #1
  409a8c:	eor	w8, w8, #0x1
  409a90:	eor	w8, w8, w9
  409a94:	eor	w8, w8, w9
  409a98:	and	w8, w8, #0x1
  409a9c:	mov	w0, w8
  409aa0:	sxtw	x10, w0
  409aa4:	cbz	x10, 409ac8 <safe_atollu@plt+0x2398>
  409aa8:	mov	w8, wzr
  409aac:	mov	w0, w8
  409ab0:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409ab4:	add	x1, x1, #0xeac
  409ab8:	ldr	x2, [sp, #16]
  409abc:	mov	w3, #0x231b                	// #8987
  409ac0:	ldr	x4, [sp, #8]
  409ac4:	bl	406540 <log_assert_failed_realm@plt>
  409ac8:	ldur	x8, [x29, #-16]
  409acc:	cmp	x8, #0x0
  409ad0:	cset	w9, ne  // ne = any
  409ad4:	mov	w10, #0x1                   	// #1
  409ad8:	eor	w9, w9, #0x1
  409adc:	eor	w9, w9, w10
  409ae0:	eor	w9, w9, w10
  409ae4:	and	w9, w9, #0x1
  409ae8:	mov	w0, w9
  409aec:	sxtw	x8, w0
  409af0:	cbz	x8, 409b14 <safe_atollu@plt+0x23e4>
  409af4:	mov	w8, wzr
  409af8:	mov	w0, w8
  409afc:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409b00:	add	x1, x1, #0xed3
  409b04:	ldr	x2, [sp, #16]
  409b08:	mov	w3, #0x231c                	// #8988
  409b0c:	ldr	x4, [sp, #8]
  409b10:	bl	406540 <log_assert_failed_realm@plt>
  409b14:	ldur	w0, [x29, #-8]
  409b18:	ldur	x1, [x29, #-16]
  409b1c:	adrp	x2, 435000 <safe_atollu@plt+0x2d8d0>
  409b20:	add	x2, x2, #0xe40
  409b24:	adrp	x3, 433000 <safe_atollu@plt+0x2b8d0>
  409b28:	add	x3, x3, #0x5b8
  409b2c:	mov	x8, xzr
  409b30:	mov	x4, x8
  409b34:	bl	406670 <getopt_long@plt>
  409b38:	stur	w0, [x29, #-20]
  409b3c:	cmp	w0, #0x0
  409b40:	cset	w9, lt  // lt = tstop
  409b44:	tbnz	w9, #0, 409bac <safe_atollu@plt+0x247c>
  409b48:	ldur	w8, [x29, #-20]
  409b4c:	cmp	w8, #0x3f
  409b50:	str	w8, [sp, #4]
  409b54:	b.eq	409b80 <safe_atollu@plt+0x2450>  // b.none
  409b58:	b	409b5c <safe_atollu@plt+0x242c>
  409b5c:	ldr	w8, [sp, #4]
  409b60:	cmp	w8, #0x100
  409b64:	cset	w9, eq  // eq = none
  409b68:	eor	w9, w9, #0x1
  409b6c:	tbnz	w9, #0, 409b8c <safe_atollu@plt+0x245c>
  409b70:	b	409b74 <safe_atollu@plt+0x2444>
  409b74:	bl	40b8f0 <safe_atollu@plt+0x41c0>
  409b78:	stur	w0, [x29, #-4]
  409b7c:	b	409c58 <safe_atollu@plt+0x2528>
  409b80:	mov	w8, #0xffffffea            	// #-22
  409b84:	stur	w8, [x29, #-4]
  409b88:	b	409c58 <safe_atollu@plt+0x2528>
  409b8c:	mov	w8, wzr
  409b90:	mov	w0, w8
  409b94:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409b98:	add	x1, x1, #0xfba
  409b9c:	ldr	x2, [sp, #16]
  409ba0:	mov	w3, #0x2328                	// #9000
  409ba4:	ldr	x4, [sp, #8]
  409ba8:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  409bac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409bb0:	add	x8, x8, #0x3b8
  409bb4:	ldr	w9, [x8]
  409bb8:	ldur	w10, [x29, #-8]
  409bbc:	cmp	w9, w10
  409bc0:	b.ge	409c50 <safe_atollu@plt+0x2520>  // b.tcont
  409bc4:	mov	w8, #0x3                   	// #3
  409bc8:	stur	w8, [x29, #-24]
  409bcc:	mov	w8, #0x16                  	// #22
  409bd0:	movk	w8, #0x4000, lsl #16
  409bd4:	stur	w8, [x29, #-28]
  409bd8:	str	wzr, [sp, #32]
  409bdc:	ldr	w0, [sp, #32]
  409be0:	bl	4064d0 <log_get_max_level_realm@plt>
  409be4:	ldur	w8, [x29, #-24]
  409be8:	and	w8, w8, #0x7
  409bec:	cmp	w0, w8
  409bf0:	b.lt	409c28 <safe_atollu@plt+0x24f8>  // b.tstop
  409bf4:	ldr	w8, [sp, #32]
  409bf8:	ldur	w9, [x29, #-24]
  409bfc:	orr	w0, w9, w8, lsl #10
  409c00:	ldur	w1, [x29, #-28]
  409c04:	ldr	x2, [sp, #16]
  409c08:	mov	w3, #0x232d                	// #9005
  409c0c:	adrp	x4, 436000 <safe_atollu@plt+0x2e8d0>
  409c10:	add	x4, x4, #0x6e7
  409c14:	adrp	x5, 435000 <safe_atollu@plt+0x2d8d0>
  409c18:	add	x5, x5, #0xfdb
  409c1c:	bl	4064e0 <log_internal_realm@plt>
  409c20:	str	w0, [sp]
  409c24:	b	409c3c <safe_atollu@plt+0x250c>
  409c28:	ldur	w0, [x29, #-28]
  409c2c:	bl	4064f0 <abs@plt>
  409c30:	mov	w8, wzr
  409c34:	subs	w8, w8, w0, uxtb
  409c38:	str	w8, [sp]
  409c3c:	ldr	w8, [sp]
  409c40:	str	w8, [sp, #28]
  409c44:	ldr	w8, [sp, #28]
  409c48:	stur	w8, [x29, #-4]
  409c4c:	b	409c58 <safe_atollu@plt+0x2528>
  409c50:	mov	w8, #0x1                   	// #1
  409c54:	stur	w8, [x29, #-4]
  409c58:	ldur	w0, [x29, #-4]
  409c5c:	ldp	x29, x30, [sp, #64]
  409c60:	add	sp, sp, #0x50
  409c64:	ret
  409c68:	stp	x29, x30, [sp, #-32]!
  409c6c:	str	x28, [sp, #16]
  409c70:	mov	x29, sp
  409c74:	sub	sp, sp, #0x300
  409c78:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409c7c:	add	x8, x8, #0x358
  409c80:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409c84:	add	x9, x9, #0x33c
  409c88:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  409c8c:	add	x10, x10, #0xe41
  409c90:	add	x10, x10, #0x3
  409c94:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  409c98:	add	x11, x11, #0x976
  409c9c:	adrp	x12, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409ca0:	add	x12, x12, #0x3c0
  409ca4:	adrp	x13, 436000 <safe_atollu@plt+0x2e8d0>
  409ca8:	add	x13, x13, #0x9a7
  409cac:	adrp	x14, 435000 <safe_atollu@plt+0x2d8d0>
  409cb0:	add	x14, x14, #0xf63
  409cb4:	adrp	x15, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409cb8:	add	x15, x15, #0x3c8
  409cbc:	adrp	x16, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409cc0:	add	x16, x16, #0x2e8
  409cc4:	adrp	x17, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409cc8:	add	x17, x17, #0x0
  409ccc:	adrp	x18, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409cd0:	add	x18, x18, #0x334
  409cd4:	adrp	x2, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409cd8:	add	x2, x2, #0x2f0
  409cdc:	adrp	x3, 436000 <safe_atollu@plt+0x2e8d0>
  409ce0:	add	x3, x3, #0x935
  409ce4:	stur	w0, [x29, #-8]
  409ce8:	stur	x1, [x29, #-16]
  409cec:	str	x8, [sp, #232]
  409cf0:	str	x9, [sp, #224]
  409cf4:	str	x10, [sp, #216]
  409cf8:	str	x11, [sp, #208]
  409cfc:	str	x12, [sp, #200]
  409d00:	str	x13, [sp, #192]
  409d04:	str	x14, [sp, #184]
  409d08:	str	x15, [sp, #176]
  409d0c:	str	x16, [sp, #168]
  409d10:	str	x17, [sp, #160]
  409d14:	str	x18, [sp, #152]
  409d18:	str	x2, [sp, #144]
  409d1c:	str	x3, [sp, #136]
  409d20:	ldur	w8, [x29, #-8]
  409d24:	cmp	w8, #0x0
  409d28:	cset	w8, ge  // ge = tcont
  409d2c:	mov	w9, #0x1                   	// #1
  409d30:	eor	w8, w8, #0x1
  409d34:	eor	w8, w8, w9
  409d38:	eor	w8, w8, w9
  409d3c:	and	w8, w8, #0x1
  409d40:	mov	w0, w8
  409d44:	sxtw	x10, w0
  409d48:	cbz	x10, 409d6c <safe_atollu@plt+0x263c>
  409d4c:	mov	w8, wzr
  409d50:	mov	w0, w8
  409d54:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409d58:	add	x1, x1, #0xeac
  409d5c:	ldr	x2, [sp, #216]
  409d60:	mov	w3, #0x2063                	// #8291
  409d64:	ldr	x4, [sp, #136]
  409d68:	bl	406540 <log_assert_failed_realm@plt>
  409d6c:	ldur	x8, [x29, #-16]
  409d70:	cmp	x8, #0x0
  409d74:	cset	w9, ne  // ne = any
  409d78:	mov	w10, #0x1                   	// #1
  409d7c:	eor	w9, w9, #0x1
  409d80:	eor	w9, w9, w10
  409d84:	eor	w9, w9, w10
  409d88:	and	w9, w9, #0x1
  409d8c:	mov	w0, w9
  409d90:	sxtw	x8, w0
  409d94:	cbz	x8, 409db8 <safe_atollu@plt+0x2688>
  409d98:	mov	w8, wzr
  409d9c:	mov	w0, w8
  409da0:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  409da4:	add	x1, x1, #0xed3
  409da8:	ldr	x2, [sp, #216]
  409dac:	mov	w3, #0x2064                	// #8292
  409db0:	ldr	x4, [sp, #136]
  409db4:	bl	406540 <log_assert_failed_realm@plt>
  409db8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  409dbc:	add	x8, x8, #0x330
  409dc0:	mov	w9, #0x1                   	// #1
  409dc4:	strb	w9, [x8]
  409dc8:	ldur	w0, [x29, #-8]
  409dcc:	ldur	x1, [x29, #-16]
  409dd0:	adrp	x2, 436000 <safe_atollu@plt+0x2e8d0>
  409dd4:	add	x2, x2, #0x95c
  409dd8:	adrp	x3, 433000 <safe_atollu@plt+0x2b8d0>
  409ddc:	add	x3, x3, #0x5f8
  409de0:	mov	x8, xzr
  409de4:	mov	x4, x8
  409de8:	bl	406670 <getopt_long@plt>
  409dec:	stur	w0, [x29, #-20]
  409df0:	cmp	w0, #0x0
  409df4:	cset	w9, lt  // lt = tstop
  409df8:	tbnz	w9, #0, 40b3d8 <safe_atollu@plt+0x3ca8>
  409dfc:	ldur	w8, [x29, #-20]
  409e00:	subs	w8, w8, #0x2e
  409e04:	mov	w9, w8
  409e08:	ubfx	x9, x9, #0, #32
  409e0c:	cmp	x9, #0xf3
  409e10:	str	x9, [sp, #128]
  409e14:	b.hi	40b3b4 <safe_atollu@plt+0x3c84>  // b.pmore
  409e18:	adrp	x8, 432000 <safe_atollu@plt+0x2a8d0>
  409e1c:	add	x8, x8, #0xeb8
  409e20:	ldr	x11, [sp, #128]
  409e24:	ldrsw	x10, [x8, x11, lsl #2]
  409e28:	add	x9, x8, x10
  409e2c:	br	x9
  409e30:	bl	40b9d0 <safe_atollu@plt+0x42a0>
  409e34:	stur	w0, [x29, #-4]
  409e38:	b	40b530 <safe_atollu@plt+0x3e00>
  409e3c:	bl	4066d0 <version@plt>
  409e40:	stur	w0, [x29, #-4]
  409e44:	b	40b530 <safe_atollu@plt+0x3e00>
  409e48:	ldr	x8, [sp, #200]
  409e4c:	ldr	x0, [x8]
  409e50:	bl	40bb00 <safe_atollu@plt+0x43d0>
  409e54:	tbnz	w0, #0, 409e5c <safe_atollu@plt+0x272c>
  409e58:	b	409ee4 <safe_atollu@plt+0x27b4>
  409e5c:	mov	w8, #0x3                   	// #3
  409e60:	stur	w8, [x29, #-36]
  409e64:	mov	w8, #0x16                  	// #22
  409e68:	movk	w8, #0x4000, lsl #16
  409e6c:	stur	w8, [x29, #-40]
  409e70:	stur	wzr, [x29, #-44]
  409e74:	ldur	w0, [x29, #-44]
  409e78:	bl	4064d0 <log_get_max_level_realm@plt>
  409e7c:	ldur	w8, [x29, #-36]
  409e80:	and	w8, w8, #0x7
  409e84:	cmp	w0, w8
  409e88:	b.lt	409ebc <safe_atollu@plt+0x278c>  // b.tstop
  409e8c:	ldur	w8, [x29, #-44]
  409e90:	ldur	w9, [x29, #-36]
  409e94:	orr	w0, w9, w8, lsl #10
  409e98:	ldur	w1, [x29, #-40]
  409e9c:	ldr	x2, [sp, #216]
  409ea0:	mov	w3, #0x2078                	// #8312
  409ea4:	ldr	x4, [sp, #208]
  409ea8:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  409eac:	add	x5, x5, #0x98b
  409eb0:	bl	4064e0 <log_internal_realm@plt>
  409eb4:	str	w0, [sp, #124]
  409eb8:	b	409ed0 <safe_atollu@plt+0x27a0>
  409ebc:	ldur	w0, [x29, #-40]
  409ec0:	bl	4064f0 <abs@plt>
  409ec4:	mov	w8, wzr
  409ec8:	subs	w8, w8, w0, uxtb
  409ecc:	str	w8, [sp, #124]
  409ed0:	ldr	w8, [sp, #124]
  409ed4:	stur	w8, [x29, #-48]
  409ed8:	ldur	w8, [x29, #-48]
  409edc:	stur	w8, [x29, #-4]
  409ee0:	b	40b530 <safe_atollu@plt+0x3e00>
  409ee4:	ldr	x8, [sp, #200]
  409ee8:	ldr	x9, [x8]
  409eec:	stur	x9, [x29, #-32]
  409ef0:	sub	x1, x29, #0x38
  409ef4:	mov	x8, xzr
  409ef8:	stur	x8, [x29, #-56]
  409efc:	sub	x0, x29, #0x20
  409f00:	ldr	x2, [sp, #192]
  409f04:	mov	w9, wzr
  409f08:	mov	w3, w9
  409f0c:	bl	4066e0 <extract_first_word@plt>
  409f10:	stur	w0, [x29, #-24]
  409f14:	ldur	w9, [x29, #-24]
  409f18:	cmp	w9, #0x0
  409f1c:	cset	w9, ge  // ge = tcont
  409f20:	tbnz	w9, #0, 409fb8 <safe_atollu@plt+0x2888>
  409f24:	mov	w8, #0x3                   	// #3
  409f28:	stur	w8, [x29, #-60]
  409f2c:	ldur	w8, [x29, #-24]
  409f30:	stur	w8, [x29, #-64]
  409f34:	stur	wzr, [x29, #-68]
  409f38:	ldur	w0, [x29, #-68]
  409f3c:	bl	4064d0 <log_get_max_level_realm@plt>
  409f40:	ldur	w8, [x29, #-60]
  409f44:	and	w8, w8, #0x7
  409f48:	cmp	w0, w8
  409f4c:	b.lt	409f88 <safe_atollu@plt+0x2858>  // b.tstop
  409f50:	ldur	w8, [x29, #-68]
  409f54:	ldur	w9, [x29, #-60]
  409f58:	orr	w0, w9, w8, lsl #10
  409f5c:	ldur	w1, [x29, #-64]
  409f60:	ldr	x10, [sp, #200]
  409f64:	ldr	x6, [x10]
  409f68:	ldr	x2, [sp, #216]
  409f6c:	mov	w3, #0x207f                	// #8319
  409f70:	ldr	x4, [sp, #208]
  409f74:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  409f78:	add	x5, x5, #0x9a9
  409f7c:	bl	4064e0 <log_internal_realm@plt>
  409f80:	str	w0, [sp, #120]
  409f84:	b	409f9c <safe_atollu@plt+0x286c>
  409f88:	ldur	w0, [x29, #-64]
  409f8c:	bl	4064f0 <abs@plt>
  409f90:	mov	w8, wzr
  409f94:	subs	w8, w8, w0, uxtb
  409f98:	str	w8, [sp, #120]
  409f9c:	ldr	w8, [sp, #120]
  409fa0:	stur	w8, [x29, #-72]
  409fa4:	ldur	w8, [x29, #-72]
  409fa8:	stur	w8, [x29, #-4]
  409fac:	mov	w8, #0x1                   	// #1
  409fb0:	stur	w8, [x29, #-76]
  409fb4:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  409fb8:	ldur	w8, [x29, #-24]
  409fbc:	cbnz	w8, 409fcc <safe_atollu@plt+0x289c>
  409fc0:	mov	w8, #0x9                   	// #9
  409fc4:	stur	w8, [x29, #-76]
  409fc8:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  409fcc:	ldur	x0, [x29, #-56]
  409fd0:	ldr	x1, [sp, #184]
  409fd4:	bl	4066f0 <strcmp@plt>
  409fd8:	cbnz	w0, 409ff0 <safe_atollu@plt+0x28c0>
  409fdc:	bl	40bb40 <safe_atollu@plt+0x4410>
  409fe0:	stur	wzr, [x29, #-4]
  409fe4:	mov	w8, #0x1                   	// #1
  409fe8:	stur	w8, [x29, #-76]
  409fec:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  409ff0:	ldur	x0, [x29, #-56]
  409ff4:	bl	406700 <unit_type_from_string@plt>
  409ff8:	cmp	w0, #0x0
  409ffc:	cset	w8, lt  // lt = tstop
  40a000:	tbnz	w8, #0, 40a06c <safe_atollu@plt+0x293c>
  40a004:	ldur	x8, [x29, #-56]
  40a008:	stur	x8, [x29, #-88]
  40a00c:	mov	x8, xzr
  40a010:	stur	x8, [x29, #-56]
  40a014:	ldur	x8, [x29, #-88]
  40a018:	stur	x8, [x29, #-96]
  40a01c:	ldur	x1, [x29, #-96]
  40a020:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a024:	add	x0, x0, #0x2e0
  40a028:	bl	406710 <strv_consume@plt>
  40a02c:	cmp	w0, #0x0
  40a030:	cset	w9, ge  // ge = tcont
  40a034:	tbnz	w9, #0, 40a060 <safe_atollu@plt+0x2930>
  40a038:	mov	w8, wzr
  40a03c:	mov	w0, w8
  40a040:	ldr	x1, [sp, #216]
  40a044:	mov	w2, #0x208a                	// #8330
  40a048:	ldr	x3, [sp, #208]
  40a04c:	bl	4066b0 <log_oom_internal@plt>
  40a050:	stur	w0, [x29, #-4]
  40a054:	mov	w8, #0x1                   	// #1
  40a058:	stur	w8, [x29, #-76]
  40a05c:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  40a060:	mov	w8, #0xa                   	// #10
  40a064:	stur	w8, [x29, #-76]
  40a068:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  40a06c:	ldur	x0, [x29, #-56]
  40a070:	bl	406720 <unit_load_state_from_string@plt>
  40a074:	cmp	w0, #0x0
  40a078:	cset	w8, lt  // lt = tstop
  40a07c:	tbnz	w8, #0, 40a0e4 <safe_atollu@plt+0x29b4>
  40a080:	ldur	x8, [x29, #-56]
  40a084:	stur	x8, [x29, #-104]
  40a088:	mov	x8, xzr
  40a08c:	stur	x8, [x29, #-56]
  40a090:	ldur	x8, [x29, #-104]
  40a094:	stur	x8, [x29, #-112]
  40a098:	ldur	x1, [x29, #-112]
  40a09c:	ldr	x0, [sp, #168]
  40a0a0:	bl	406710 <strv_consume@plt>
  40a0a4:	cmp	w0, #0x0
  40a0a8:	cset	w9, ge  // ge = tcont
  40a0ac:	tbnz	w9, #0, 40a0d8 <safe_atollu@plt+0x29a8>
  40a0b0:	mov	w8, wzr
  40a0b4:	mov	w0, w8
  40a0b8:	ldr	x1, [sp, #216]
  40a0bc:	mov	w2, #0x2094                	// #8340
  40a0c0:	ldr	x3, [sp, #208]
  40a0c4:	bl	4066b0 <log_oom_internal@plt>
  40a0c8:	stur	w0, [x29, #-4]
  40a0cc:	mov	w8, #0x1                   	// #1
  40a0d0:	stur	w8, [x29, #-76]
  40a0d4:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  40a0d8:	mov	w8, #0xa                   	// #10
  40a0dc:	stur	w8, [x29, #-76]
  40a0e0:	b	40a1e8 <safe_atollu@plt+0x2ab8>
  40a0e4:	mov	w8, #0x3                   	// #3
  40a0e8:	stur	w8, [x29, #-116]
  40a0ec:	stur	wzr, [x29, #-120]
  40a0f0:	stur	wzr, [x29, #-124]
  40a0f4:	ldur	w0, [x29, #-124]
  40a0f8:	bl	4064d0 <log_get_max_level_realm@plt>
  40a0fc:	ldur	w8, [x29, #-116]
  40a100:	and	w8, w8, #0x7
  40a104:	cmp	w0, w8
  40a108:	b.lt	40a140 <safe_atollu@plt+0x2a10>  // b.tstop
  40a10c:	ldur	w8, [x29, #-124]
  40a110:	ldur	w9, [x29, #-116]
  40a114:	orr	w0, w9, w8, lsl #10
  40a118:	ldur	w1, [x29, #-120]
  40a11c:	ldur	x6, [x29, #-56]
  40a120:	ldr	x2, [sp, #216]
  40a124:	mov	w3, #0x2098                	// #8344
  40a128:	ldr	x4, [sp, #208]
  40a12c:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40a130:	add	x5, x5, #0x9c2
  40a134:	bl	4064e0 <log_internal_realm@plt>
  40a138:	str	w0, [sp, #116]
  40a13c:	b	40a154 <safe_atollu@plt+0x2a24>
  40a140:	ldur	w0, [x29, #-120]
  40a144:	bl	4064f0 <abs@plt>
  40a148:	mov	w8, wzr
  40a14c:	subs	w8, w8, w0, uxtb
  40a150:	str	w8, [sp, #116]
  40a154:	ldr	w8, [sp, #116]
  40a158:	stur	w8, [x29, #-128]
  40a15c:	mov	w8, #0x6                   	// #6
  40a160:	stur	w8, [x29, #-132]
  40a164:	mov	w8, #0x16                  	// #22
  40a168:	movk	w8, #0x4000, lsl #16
  40a16c:	stur	w8, [x29, #-136]
  40a170:	stur	wzr, [x29, #-140]
  40a174:	ldur	w0, [x29, #-140]
  40a178:	bl	4064d0 <log_get_max_level_realm@plt>
  40a17c:	ldur	w8, [x29, #-132]
  40a180:	and	w8, w8, #0x7
  40a184:	cmp	w0, w8
  40a188:	b.lt	40a1bc <safe_atollu@plt+0x2a8c>  // b.tstop
  40a18c:	ldur	w8, [x29, #-140]
  40a190:	ldur	w9, [x29, #-132]
  40a194:	orr	w0, w9, w8, lsl #10
  40a198:	ldur	w1, [x29, #-136]
  40a19c:	ldr	x2, [sp, #216]
  40a1a0:	mov	w3, #0x209a                	// #8346
  40a1a4:	ldr	x4, [sp, #208]
  40a1a8:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40a1ac:	add	x5, x5, #0x9e8
  40a1b0:	bl	4064e0 <log_internal_realm@plt>
  40a1b4:	str	w0, [sp, #112]
  40a1b8:	b	40a1d0 <safe_atollu@plt+0x2aa0>
  40a1bc:	ldur	w0, [x29, #-136]
  40a1c0:	bl	4064f0 <abs@plt>
  40a1c4:	mov	w8, wzr
  40a1c8:	subs	w8, w8, w0, uxtb
  40a1cc:	str	w8, [sp, #112]
  40a1d0:	ldr	w8, [sp, #112]
  40a1d4:	stur	w8, [x29, #-144]
  40a1d8:	ldur	w8, [x29, #-144]
  40a1dc:	stur	w8, [x29, #-4]
  40a1e0:	mov	w8, #0x1                   	// #1
  40a1e4:	stur	w8, [x29, #-76]
  40a1e8:	sub	x0, x29, #0x38
  40a1ec:	bl	407e0c <safe_atollu@plt+0x6dc>
  40a1f0:	ldur	w8, [x29, #-76]
  40a1f4:	cmp	w8, #0x1
  40a1f8:	str	w8, [sp, #108]
  40a1fc:	b.eq	40b530 <safe_atollu@plt+0x3e00>  // b.none
  40a200:	b	40a204 <safe_atollu@plt+0x2ad4>
  40a204:	ldr	w8, [sp, #108]
  40a208:	cmp	w8, #0x9
  40a20c:	b.eq	40a218 <safe_atollu@plt+0x2ae8>  // b.none
  40a210:	b	40a214 <safe_atollu@plt+0x2ae4>
  40a214:	b	409ef0 <safe_atollu@plt+0x27c0>
  40a218:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a21c:	ldr	x8, [sp, #200]
  40a220:	ldr	x0, [x8]
  40a224:	bl	40bb00 <safe_atollu@plt+0x43d0>
  40a228:	tbnz	w0, #0, 40a230 <safe_atollu@plt+0x2b00>
  40a22c:	b	40a27c <safe_atollu@plt+0x2b4c>
  40a230:	ldr	x8, [sp, #144]
  40a234:	ldr	x9, [x8]
  40a238:	cbnz	x9, 40a27c <safe_atollu@plt+0x2b4c>
  40a23c:	mov	x0, #0x1                   	// #1
  40a240:	mov	x1, #0x8                   	// #8
  40a244:	bl	406730 <calloc@plt>
  40a248:	ldr	x8, [sp, #144]
  40a24c:	str	x0, [x8]
  40a250:	ldr	x9, [x8]
  40a254:	cbnz	x9, 40a278 <safe_atollu@plt+0x2b48>
  40a258:	mov	w8, wzr
  40a25c:	mov	w0, w8
  40a260:	ldr	x1, [sp, #216]
  40a264:	mov	w2, #0x20a6                	// #8358
  40a268:	ldr	x3, [sp, #208]
  40a26c:	bl	4066b0 <log_oom_internal@plt>
  40a270:	stur	w0, [x29, #-4]
  40a274:	b	40b530 <safe_atollu@plt+0x3e00>
  40a278:	b	40a3f0 <safe_atollu@plt+0x2cc0>
  40a27c:	ldr	x8, [sp, #200]
  40a280:	ldr	x9, [x8]
  40a284:	stur	x9, [x29, #-152]
  40a288:	sub	x1, x29, #0xa0
  40a28c:	mov	x8, xzr
  40a290:	stur	x8, [x29, #-160]
  40a294:	sub	x0, x29, #0x98
  40a298:	ldr	x2, [sp, #192]
  40a29c:	mov	w9, wzr
  40a2a0:	mov	w3, w9
  40a2a4:	bl	4066e0 <extract_first_word@plt>
  40a2a8:	stur	w0, [x29, #-24]
  40a2ac:	ldur	w9, [x29, #-24]
  40a2b0:	cmp	w9, #0x0
  40a2b4:	cset	w9, ge  // ge = tcont
  40a2b8:	tbnz	w9, #0, 40a350 <safe_atollu@plt+0x2c20>
  40a2bc:	mov	w8, #0x3                   	// #3
  40a2c0:	stur	w8, [x29, #-164]
  40a2c4:	ldur	w8, [x29, #-24]
  40a2c8:	stur	w8, [x29, #-168]
  40a2cc:	stur	wzr, [x29, #-172]
  40a2d0:	ldur	w0, [x29, #-172]
  40a2d4:	bl	4064d0 <log_get_max_level_realm@plt>
  40a2d8:	ldur	w8, [x29, #-164]
  40a2dc:	and	w8, w8, #0x7
  40a2e0:	cmp	w0, w8
  40a2e4:	b.lt	40a320 <safe_atollu@plt+0x2bf0>  // b.tstop
  40a2e8:	ldur	w8, [x29, #-172]
  40a2ec:	ldur	w9, [x29, #-164]
  40a2f0:	orr	w0, w9, w8, lsl #10
  40a2f4:	ldur	w1, [x29, #-168]
  40a2f8:	ldr	x10, [sp, #200]
  40a2fc:	ldr	x6, [x10]
  40a300:	ldr	x2, [sp, #216]
  40a304:	mov	w3, #0x20af                	// #8367
  40a308:	ldr	x4, [sp, #208]
  40a30c:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40a310:	add	x5, x5, #0xa15
  40a314:	bl	4064e0 <log_internal_realm@plt>
  40a318:	str	w0, [sp, #104]
  40a31c:	b	40a334 <safe_atollu@plt+0x2c04>
  40a320:	ldur	w0, [x29, #-168]
  40a324:	bl	4064f0 <abs@plt>
  40a328:	mov	w8, wzr
  40a32c:	subs	w8, w8, w0, uxtb
  40a330:	str	w8, [sp, #104]
  40a334:	ldr	w8, [sp, #104]
  40a338:	stur	w8, [x29, #-176]
  40a33c:	ldur	w8, [x29, #-176]
  40a340:	stur	w8, [x29, #-4]
  40a344:	mov	w8, #0x1                   	// #1
  40a348:	stur	w8, [x29, #-76]
  40a34c:	b	40a3c0 <safe_atollu@plt+0x2c90>
  40a350:	ldur	w8, [x29, #-24]
  40a354:	cbnz	w8, 40a364 <safe_atollu@plt+0x2c34>
  40a358:	mov	w8, #0xb                   	// #11
  40a35c:	stur	w8, [x29, #-76]
  40a360:	b	40a3c0 <safe_atollu@plt+0x2c90>
  40a364:	ldur	x8, [x29, #-160]
  40a368:	stur	x8, [x29, #-184]
  40a36c:	mov	x8, xzr
  40a370:	stur	x8, [x29, #-160]
  40a374:	ldur	x8, [x29, #-184]
  40a378:	stur	x8, [x29, #-192]
  40a37c:	ldur	x1, [x29, #-192]
  40a380:	ldr	x0, [sp, #144]
  40a384:	bl	406710 <strv_consume@plt>
  40a388:	cmp	w0, #0x0
  40a38c:	cset	w9, ge  // ge = tcont
  40a390:	tbnz	w9, #0, 40a3bc <safe_atollu@plt+0x2c8c>
  40a394:	mov	w8, wzr
  40a398:	mov	w0, w8
  40a39c:	ldr	x1, [sp, #216]
  40a3a0:	mov	w2, #0x20b4                	// #8372
  40a3a4:	ldr	x3, [sp, #208]
  40a3a8:	bl	4066b0 <log_oom_internal@plt>
  40a3ac:	stur	w0, [x29, #-4]
  40a3b0:	mov	w8, #0x1                   	// #1
  40a3b4:	stur	w8, [x29, #-76]
  40a3b8:	b	40a3c0 <safe_atollu@plt+0x2c90>
  40a3bc:	stur	wzr, [x29, #-76]
  40a3c0:	sub	x0, x29, #0xa0
  40a3c4:	bl	407e0c <safe_atollu@plt+0x6dc>
  40a3c8:	ldur	w8, [x29, #-76]
  40a3cc:	str	w8, [sp, #100]
  40a3d0:	cbz	w8, 40a3ec <safe_atollu@plt+0x2cbc>
  40a3d4:	b	40a3d8 <safe_atollu@plt+0x2ca8>
  40a3d8:	ldr	w8, [sp, #100]
  40a3dc:	cmp	w8, #0x1
  40a3e0:	b.eq	40b530 <safe_atollu@plt+0x3e00>  // b.none
  40a3e4:	b	40a3e8 <safe_atollu@plt+0x2cb8>
  40a3e8:	b	40a3f0 <safe_atollu@plt+0x2cc0>
  40a3ec:	b	40a288 <safe_atollu@plt+0x2b58>
  40a3f0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a3f4:	add	x8, x8, #0x331
  40a3f8:	mov	w9, #0x1                   	// #1
  40a3fc:	strb	w9, [x8]
  40a400:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a404:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a408:	add	x8, x8, #0x331
  40a40c:	mov	w9, #0x1                   	// #1
  40a410:	strb	w9, [x8]
  40a414:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a418:	mov	w8, #0x1                   	// #1
  40a41c:	ldr	x9, [sp, #152]
  40a420:	str	w8, [x9]
  40a424:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a428:	mov	w8, #0x2                   	// #2
  40a42c:	ldr	x9, [sp, #152]
  40a430:	str	w8, [x9]
  40a434:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a438:	add	x10, x10, #0x338
  40a43c:	mov	w8, #0x1                   	// #1
  40a440:	strb	w8, [x10]
  40a444:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a448:	mov	w8, #0x3                   	// #3
  40a44c:	ldr	x9, [sp, #152]
  40a450:	str	w8, [x9]
  40a454:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a458:	add	x10, x10, #0x339
  40a45c:	mov	w8, #0x1                   	// #1
  40a460:	strb	w8, [x10]
  40a464:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a468:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a46c:	add	x8, x8, #0x33a
  40a470:	mov	w9, #0x1                   	// #1
  40a474:	strb	w9, [x8]
  40a478:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a47c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a480:	add	x8, x8, #0x33b
  40a484:	mov	w9, #0x1                   	// #1
  40a488:	strb	w9, [x8]
  40a48c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a490:	ldr	x8, [sp, #200]
  40a494:	ldr	x9, [x8]
  40a498:	ldr	x10, [sp, #160]
  40a49c:	str	x9, [x10]
  40a4a0:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a4a4:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40a4a8:	add	x8, x8, #0x7ee
  40a4ac:	ldr	x9, [sp, #160]
  40a4b0:	str	x8, [x9]
  40a4b4:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a4b8:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40a4bc:	add	x8, x8, #0xa32
  40a4c0:	ldr	x9, [sp, #160]
  40a4c4:	str	x8, [x9]
  40a4c8:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a4cc:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40a4d0:	add	x8, x8, #0x800
  40a4d4:	ldr	x9, [sp, #160]
  40a4d8:	str	x8, [x9]
  40a4dc:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a4e0:	mov	w8, #0x2                   	// #2
  40a4e4:	ldr	x9, [sp, #224]
  40a4e8:	str	w8, [x9]
  40a4ec:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a4f0:	ldr	x8, [sp, #224]
  40a4f4:	str	wzr, [x8]
  40a4f8:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a4fc:	mov	w8, #0x1                   	// #1
  40a500:	ldr	x9, [sp, #224]
  40a504:	str	w8, [x9]
  40a508:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a50c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a510:	add	x8, x8, #0x340
  40a514:	mov	w9, #0x1                   	// #1
  40a518:	strb	w9, [x8]
  40a51c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a520:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a524:	add	x8, x8, #0x341
  40a528:	mov	w9, #0x1                   	// #1
  40a52c:	strb	w9, [x8]
  40a530:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a534:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a538:	add	x8, x8, #0x342
  40a53c:	mov	w9, #0x1                   	// #1
  40a540:	strb	w9, [x8]
  40a544:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a548:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a54c:	add	x8, x8, #0x344
  40a550:	ldr	w9, [x8]
  40a554:	orr	w9, w9, #0x1
  40a558:	str	w9, [x8]
  40a55c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a560:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a564:	add	x8, x8, #0x323
  40a568:	mov	w9, #0x1                   	// #1
  40a56c:	strb	w9, [x8]
  40a570:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a574:	ldr	x8, [sp, #200]
  40a578:	ldr	x0, [x8]
  40a57c:	mov	w9, wzr
  40a580:	and	w1, w9, #0x1
  40a584:	adrp	x2, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a588:	add	x2, x2, #0x2d8
  40a58c:	bl	406740 <parse_path_argument_and_warn@plt>
  40a590:	stur	w0, [x29, #-24]
  40a594:	ldur	w9, [x29, #-24]
  40a598:	cmp	w9, #0x0
  40a59c:	cset	w9, ge  // ge = tcont
  40a5a0:	tbnz	w9, #0, 40a5b0 <safe_atollu@plt+0x2e80>
  40a5a4:	ldur	w8, [x29, #-24]
  40a5a8:	stur	w8, [x29, #-4]
  40a5ac:	b	40b530 <safe_atollu@plt+0x3e00>
  40a5b0:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a5b4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a5b8:	add	x8, x8, #0x348
  40a5bc:	mov	w9, #0x1                   	// #1
  40a5c0:	strb	w9, [x8]
  40a5c4:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a5c8:	ldr	x0, [sp, #168]
  40a5cc:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  40a5d0:	add	x1, x1, #0x7d9
  40a5d4:	bl	406750 <strv_extend@plt>
  40a5d8:	cmp	w0, #0x0
  40a5dc:	cset	w8, ge  // ge = tcont
  40a5e0:	tbnz	w8, #0, 40a604 <safe_atollu@plt+0x2ed4>
  40a5e4:	mov	w8, wzr
  40a5e8:	mov	w0, w8
  40a5ec:	ldr	x1, [sp, #216]
  40a5f0:	mov	w2, #0x2115                	// #8469
  40a5f4:	ldr	x3, [sp, #208]
  40a5f8:	bl	4066b0 <log_oom_internal@plt>
  40a5fc:	stur	w0, [x29, #-4]
  40a600:	b	40b530 <safe_atollu@plt+0x3e00>
  40a604:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a608:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a60c:	add	x8, x8, #0x320
  40a610:	mov	w9, #0x1                   	// #1
  40a614:	strb	w9, [x8]
  40a618:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a61c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a620:	add	x8, x8, #0x318
  40a624:	mov	w9, #0x1                   	// #1
  40a628:	strb	w9, [x8]
  40a62c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a630:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a634:	add	x8, x8, #0x31c
  40a638:	ldr	w9, [x8]
  40a63c:	add	w9, w9, #0x1
  40a640:	str	w9, [x8]
  40a644:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a648:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a64c:	add	x8, x8, #0x349
  40a650:	mov	w9, #0x1                   	// #1
  40a654:	strb	w9, [x8]
  40a658:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a65c:	ldr	x8, [sp, #200]
  40a660:	ldr	x9, [x8]
  40a664:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a668:	add	x10, x10, #0x350
  40a66c:	str	x9, [x10]
  40a670:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a674:	ldr	x8, [sp, #200]
  40a678:	ldr	x0, [x8]
  40a67c:	ldr	x1, [sp, #184]
  40a680:	bl	4066f0 <strcmp@plt>
  40a684:	cbnz	w0, 40a704 <safe_atollu@plt+0x2fd4>
  40a688:	ldr	x8, [sp, #176]
  40a68c:	ldr	x0, [x8]
  40a690:	bl	406760 <flockfile@plt>
  40a694:	stur	wzr, [x29, #-196]
  40a698:	ldur	w8, [x29, #-196]
  40a69c:	cmp	w8, #0x41
  40a6a0:	b.ge	40a6f0 <safe_atollu@plt+0x2fc0>  // b.tcont
  40a6a4:	ldur	w0, [x29, #-196]
  40a6a8:	bl	406770 <signal_to_string@plt>
  40a6ac:	stur	x0, [x29, #-208]
  40a6b0:	ldur	x8, [x29, #-208]
  40a6b4:	cbnz	x8, 40a6bc <safe_atollu@plt+0x2f8c>
  40a6b8:	b	40a6e0 <safe_atollu@plt+0x2fb0>
  40a6bc:	ldur	x0, [x29, #-208]
  40a6c0:	ldr	x8, [sp, #176]
  40a6c4:	ldr	x1, [x8]
  40a6c8:	bl	406780 <fputs_unlocked@plt>
  40a6cc:	ldr	x8, [sp, #176]
  40a6d0:	ldr	x1, [x8]
  40a6d4:	mov	w9, #0xa                   	// #10
  40a6d8:	mov	w0, w9
  40a6dc:	bl	406790 <fputc_unlocked@plt>
  40a6e0:	ldur	w8, [x29, #-196]
  40a6e4:	add	w8, w8, #0x1
  40a6e8:	stur	w8, [x29, #-196]
  40a6ec:	b	40a698 <safe_atollu@plt+0x2f68>
  40a6f0:	ldr	x8, [sp, #176]
  40a6f4:	ldr	x0, [x8]
  40a6f8:	bl	4067a0 <funlockfile@plt>
  40a6fc:	stur	wzr, [x29, #-4]
  40a700:	b	40b530 <safe_atollu@plt+0x3e00>
  40a704:	ldr	x8, [sp, #200]
  40a708:	ldr	x0, [x8]
  40a70c:	bl	4067b0 <signal_from_string@plt>
  40a710:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a714:	add	x8, x8, #0x8
  40a718:	str	w0, [x8]
  40a71c:	ldr	w9, [x8]
  40a720:	cmp	w9, #0x0
  40a724:	cset	w9, ge  // ge = tcont
  40a728:	tbnz	w9, #0, 40a7bc <safe_atollu@plt+0x308c>
  40a72c:	mov	w8, #0x3                   	// #3
  40a730:	stur	w8, [x29, #-212]
  40a734:	mov	w8, #0x16                  	// #22
  40a738:	movk	w8, #0x4000, lsl #16
  40a73c:	stur	w8, [x29, #-216]
  40a740:	stur	wzr, [x29, #-220]
  40a744:	ldur	w0, [x29, #-220]
  40a748:	bl	4064d0 <log_get_max_level_realm@plt>
  40a74c:	ldur	w8, [x29, #-212]
  40a750:	and	w8, w8, #0x7
  40a754:	cmp	w0, w8
  40a758:	b.lt	40a794 <safe_atollu@plt+0x3064>  // b.tstop
  40a75c:	ldur	w8, [x29, #-220]
  40a760:	ldur	w9, [x29, #-212]
  40a764:	orr	w0, w9, w8, lsl #10
  40a768:	ldur	w1, [x29, #-216]
  40a76c:	ldr	x10, [sp, #200]
  40a770:	ldr	x6, [x10]
  40a774:	ldr	x2, [sp, #216]
  40a778:	mov	w3, #0x2137                	// #8503
  40a77c:	ldr	x4, [sp, #208]
  40a780:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40a784:	add	x5, x5, #0xa47
  40a788:	bl	4064e0 <log_internal_realm@plt>
  40a78c:	str	w0, [sp, #96]
  40a790:	b	40a7a8 <safe_atollu@plt+0x3078>
  40a794:	ldur	w0, [x29, #-216]
  40a798:	bl	4064f0 <abs@plt>
  40a79c:	mov	w8, wzr
  40a7a0:	subs	w8, w8, w0, uxtb
  40a7a4:	str	w8, [sp, #96]
  40a7a8:	ldr	w8, [sp, #96]
  40a7ac:	stur	w8, [x29, #-224]
  40a7b0:	ldur	w8, [x29, #-224]
  40a7b4:	stur	w8, [x29, #-4]
  40a7b8:	b	40b530 <safe_atollu@plt+0x3e00>
  40a7bc:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a7c0:	mov	w8, #0x0                   	// #0
  40a7c4:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a7c8:	add	x9, x9, #0x330
  40a7cc:	strb	w8, [x9]
  40a7d0:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a7d4:	mov	w8, #0x1                   	// #1
  40a7d8:	ldr	x9, [sp, #232]
  40a7dc:	str	w8, [x9]
  40a7e0:	ldr	x10, [sp, #200]
  40a7e4:	ldr	x11, [x10]
  40a7e8:	adrp	x12, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a7ec:	add	x12, x12, #0x360
  40a7f0:	str	x11, [x12]
  40a7f4:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a7f8:	mov	w8, #0x2                   	// #2
  40a7fc:	ldr	x9, [sp, #232]
  40a800:	str	w8, [x9]
  40a804:	ldr	x10, [sp, #200]
  40a808:	ldr	x11, [x10]
  40a80c:	adrp	x12, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a810:	add	x12, x12, #0x360
  40a814:	str	x11, [x12]
  40a818:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a81c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a820:	add	x8, x8, #0x368
  40a824:	mov	w9, #0x1                   	// #1
  40a828:	strb	w9, [x8]
  40a82c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a830:	ldr	x8, [sp, #200]
  40a834:	ldr	x0, [x8]
  40a838:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a83c:	add	x1, x1, #0xc
  40a840:	bl	40bbf4 <safe_atollu@plt+0x44c4>
  40a844:	cmp	w0, #0x0
  40a848:	cset	w9, ge  // ge = tcont
  40a84c:	tbnz	w9, #0, 40a8e0 <safe_atollu@plt+0x31b0>
  40a850:	mov	w8, #0x3                   	// #3
  40a854:	stur	w8, [x29, #-228]
  40a858:	mov	w8, #0x16                  	// #22
  40a85c:	movk	w8, #0x4000, lsl #16
  40a860:	stur	w8, [x29, #-232]
  40a864:	stur	wzr, [x29, #-236]
  40a868:	ldur	w0, [x29, #-236]
  40a86c:	bl	4064d0 <log_get_max_level_realm@plt>
  40a870:	ldur	w8, [x29, #-228]
  40a874:	and	w8, w8, #0x7
  40a878:	cmp	w0, w8
  40a87c:	b.lt	40a8b8 <safe_atollu@plt+0x3188>  // b.tstop
  40a880:	ldur	w8, [x29, #-236]
  40a884:	ldur	w9, [x29, #-228]
  40a888:	orr	w0, w9, w8, lsl #10
  40a88c:	ldur	w1, [x29, #-232]
  40a890:	ldr	x10, [sp, #200]
  40a894:	ldr	x6, [x10]
  40a898:	ldr	x2, [sp, #216]
  40a89c:	mov	w3, #0x2150                	// #8528
  40a8a0:	ldr	x4, [sp, #208]
  40a8a4:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40a8a8:	add	x5, x5, #0xa69
  40a8ac:	bl	4064e0 <log_internal_realm@plt>
  40a8b0:	str	w0, [sp, #92]
  40a8b4:	b	40a8cc <safe_atollu@plt+0x319c>
  40a8b8:	ldur	w0, [x29, #-232]
  40a8bc:	bl	4064f0 <abs@plt>
  40a8c0:	mov	w8, wzr
  40a8c4:	subs	w8, w8, w0, uxtb
  40a8c8:	str	w8, [sp, #92]
  40a8cc:	ldr	w8, [sp, #92]
  40a8d0:	stur	w8, [x29, #-240]
  40a8d4:	ldur	w8, [x29, #-240]
  40a8d8:	stur	w8, [x29, #-4]
  40a8dc:	b	40b530 <safe_atollu@plt+0x3e00>
  40a8e0:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40a8e4:	ldr	x8, [sp, #200]
  40a8e8:	ldr	x0, [x8]
  40a8ec:	ldr	x1, [sp, #184]
  40a8f0:	bl	4066f0 <strcmp@plt>
  40a8f4:	cbnz	w0, 40a974 <safe_atollu@plt+0x3244>
  40a8f8:	ldr	x8, [sp, #176]
  40a8fc:	ldr	x0, [x8]
  40a900:	bl	406760 <flockfile@plt>
  40a904:	stur	wzr, [x29, #-244]
  40a908:	ldur	w8, [x29, #-244]
  40a90c:	cmp	w8, #0xf
  40a910:	b.ge	40a960 <safe_atollu@plt+0x3230>  // b.tcont
  40a914:	ldur	w0, [x29, #-244]
  40a918:	bl	4067c0 <output_mode_to_string@plt>
  40a91c:	stur	x0, [x29, #-256]
  40a920:	ldur	x8, [x29, #-256]
  40a924:	cbnz	x8, 40a92c <safe_atollu@plt+0x31fc>
  40a928:	b	40a950 <safe_atollu@plt+0x3220>
  40a92c:	ldur	x0, [x29, #-256]
  40a930:	ldr	x8, [sp, #176]
  40a934:	ldr	x1, [x8]
  40a938:	bl	406780 <fputs_unlocked@plt>
  40a93c:	ldr	x8, [sp, #176]
  40a940:	ldr	x1, [x8]
  40a944:	mov	w9, #0xa                   	// #10
  40a948:	mov	w0, w9
  40a94c:	bl	406790 <fputc_unlocked@plt>
  40a950:	ldur	w8, [x29, #-244]
  40a954:	add	w8, w8, #0x1
  40a958:	stur	w8, [x29, #-244]
  40a95c:	b	40a908 <safe_atollu@plt+0x31d8>
  40a960:	ldr	x8, [sp, #176]
  40a964:	ldr	x0, [x8]
  40a968:	bl	4067a0 <funlockfile@plt>
  40a96c:	stur	wzr, [x29, #-4]
  40a970:	b	40b530 <safe_atollu@plt+0x3e00>
  40a974:	ldr	x8, [sp, #200]
  40a978:	ldr	x0, [x8]
  40a97c:	bl	4067d0 <output_mode_from_string@plt>
  40a980:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40a984:	add	x8, x8, #0x36c
  40a988:	str	w0, [x8]
  40a98c:	ldr	w9, [x8]
  40a990:	cmp	w9, #0x0
  40a994:	cset	w9, ge  // ge = tcont
  40a998:	tbnz	w9, #0, 40aa2c <safe_atollu@plt+0x32fc>
  40a99c:	mov	w8, #0x3                   	// #3
  40a9a0:	str	w8, [sp, #508]
  40a9a4:	mov	w8, #0x16                  	// #22
  40a9a8:	movk	w8, #0x4000, lsl #16
  40a9ac:	str	w8, [sp, #504]
  40a9b0:	str	wzr, [sp, #500]
  40a9b4:	ldr	w0, [sp, #500]
  40a9b8:	bl	4064d0 <log_get_max_level_realm@plt>
  40a9bc:	ldr	w8, [sp, #508]
  40a9c0:	and	w8, w8, #0x7
  40a9c4:	cmp	w0, w8
  40a9c8:	b.lt	40aa04 <safe_atollu@plt+0x32d4>  // b.tstop
  40a9cc:	ldr	w8, [sp, #500]
  40a9d0:	ldr	w9, [sp, #508]
  40a9d4:	orr	w0, w9, w8, lsl #10
  40a9d8:	ldr	w1, [sp, #504]
  40a9dc:	ldr	x10, [sp, #200]
  40a9e0:	ldr	x6, [x10]
  40a9e4:	ldr	x2, [sp, #216]
  40a9e8:	mov	w3, #0x215d                	// #8541
  40a9ec:	ldr	x4, [sp, #208]
  40a9f0:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40a9f4:	add	x5, x5, #0xa84
  40a9f8:	bl	4064e0 <log_internal_realm@plt>
  40a9fc:	str	w0, [sp, #88]
  40aa00:	b	40aa18 <safe_atollu@plt+0x32e8>
  40aa04:	ldr	w0, [sp, #504]
  40aa08:	bl	4064f0 <abs@plt>
  40aa0c:	mov	w8, wzr
  40aa10:	subs	w8, w8, w0, uxtb
  40aa14:	str	w8, [sp, #88]
  40aa18:	ldr	w8, [sp, #88]
  40aa1c:	str	w8, [sp, #496]
  40aa20:	ldr	w8, [sp, #496]
  40aa24:	stur	w8, [x29, #-4]
  40aa28:	b	40b530 <safe_atollu@plt+0x3e00>
  40aa2c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40aa30:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40aa34:	add	x8, x8, #0x370
  40aa38:	mov	w9, #0x1                   	// #1
  40aa3c:	strb	w9, [x8]
  40aa40:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40aa44:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40aa48:	add	x8, x8, #0x371
  40aa4c:	mov	w9, #0x1                   	// #1
  40aa50:	strb	w9, [x8]
  40aa54:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40aa58:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40aa5c:	add	x8, x8, #0x372
  40aa60:	mov	w9, #0x1                   	// #1
  40aa64:	strb	w9, [x8]
  40aa68:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40aa6c:	ldr	x8, [sp, #200]
  40aa70:	ldr	x0, [x8]
  40aa74:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40aa78:	add	x1, x1, #0x10
  40aa7c:	bl	4067e0 <parse_sec@plt>
  40aa80:	stur	w0, [x29, #-24]
  40aa84:	ldur	w9, [x29, #-24]
  40aa88:	cmp	w9, #0x0
  40aa8c:	cset	w9, ge  // ge = tcont
  40aa90:	tbnz	w9, #0, 40ab20 <safe_atollu@plt+0x33f0>
  40aa94:	mov	w8, #0x3                   	// #3
  40aa98:	str	w8, [sp, #492]
  40aa9c:	ldur	w8, [x29, #-24]
  40aaa0:	str	w8, [sp, #488]
  40aaa4:	str	wzr, [sp, #484]
  40aaa8:	ldr	w0, [sp, #484]
  40aaac:	bl	4064d0 <log_get_max_level_realm@plt>
  40aab0:	ldr	w8, [sp, #492]
  40aab4:	and	w8, w8, #0x7
  40aab8:	cmp	w0, w8
  40aabc:	b.lt	40aaf8 <safe_atollu@plt+0x33c8>  // b.tstop
  40aac0:	ldr	w8, [sp, #484]
  40aac4:	ldr	w9, [sp, #492]
  40aac8:	orr	w0, w9, w8, lsl #10
  40aacc:	ldr	w1, [sp, #488]
  40aad0:	ldr	x10, [sp, #200]
  40aad4:	ldr	x6, [x10]
  40aad8:	ldr	x2, [sp, #216]
  40aadc:	mov	w3, #0x2170                	// #8560
  40aae0:	ldr	x4, [sp, #208]
  40aae4:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40aae8:	add	x5, x5, #0xa99
  40aaec:	bl	4064e0 <log_internal_realm@plt>
  40aaf0:	str	w0, [sp, #84]
  40aaf4:	b	40ab0c <safe_atollu@plt+0x33dc>
  40aaf8:	ldr	w0, [sp, #488]
  40aafc:	bl	4064f0 <abs@plt>
  40ab00:	mov	w8, wzr
  40ab04:	subs	w8, w8, w0, uxtb
  40ab08:	str	w8, [sp, #84]
  40ab0c:	ldr	w8, [sp, #84]
  40ab10:	str	w8, [sp, #480]
  40ab14:	ldr	w8, [sp, #480]
  40ab18:	stur	w8, [x29, #-4]
  40ab1c:	b	40b530 <safe_atollu@plt+0x3e00>
  40ab20:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40ab24:	ldr	x8, [sp, #200]
  40ab28:	ldr	x0, [x8]
  40ab2c:	ldr	x1, [sp, #184]
  40ab30:	bl	4066f0 <strcmp@plt>
  40ab34:	cbnz	w0, 40ab64 <safe_atollu@plt+0x3434>
  40ab38:	bl	40bc28 <safe_atollu@plt+0x44f8>
  40ab3c:	stur	w0, [x29, #-24]
  40ab40:	ldur	w8, [x29, #-24]
  40ab44:	cmp	w8, #0x0
  40ab48:	cset	w8, ge  // ge = tcont
  40ab4c:	tbnz	w8, #0, 40ab5c <safe_atollu@plt+0x342c>
  40ab50:	ldur	w8, [x29, #-24]
  40ab54:	stur	w8, [x29, #-4]
  40ab58:	b	40b530 <safe_atollu@plt+0x3e00>
  40ab5c:	stur	wzr, [x29, #-4]
  40ab60:	b	40b530 <safe_atollu@plt+0x3e00>
  40ab64:	ldr	x8, [sp, #200]
  40ab68:	ldr	x0, [x8]
  40ab6c:	bl	40beb8 <safe_atollu@plt+0x4788>
  40ab70:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40ab74:	add	x8, x8, #0x378
  40ab78:	str	x0, [x8]
  40ab7c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40ab80:	ldr	x8, [sp, #200]
  40ab84:	ldr	x0, [x8]
  40ab88:	bl	40bb00 <safe_atollu@plt+0x43d0>
  40ab8c:	tbnz	w0, #0, 40ab94 <safe_atollu@plt+0x3464>
  40ab90:	b	40ac1c <safe_atollu@plt+0x34ec>
  40ab94:	mov	w8, #0x3                   	// #3
  40ab98:	str	w8, [sp, #468]
  40ab9c:	mov	w8, #0x16                  	// #22
  40aba0:	movk	w8, #0x4000, lsl #16
  40aba4:	str	w8, [sp, #464]
  40aba8:	str	wzr, [sp, #460]
  40abac:	ldr	w0, [sp, #460]
  40abb0:	bl	4064d0 <log_get_max_level_realm@plt>
  40abb4:	ldr	w8, [sp, #468]
  40abb8:	and	w8, w8, #0x7
  40abbc:	cmp	w0, w8
  40abc0:	b.lt	40abf4 <safe_atollu@plt+0x34c4>  // b.tstop
  40abc4:	ldr	w8, [sp, #460]
  40abc8:	ldr	w9, [sp, #468]
  40abcc:	orr	w0, w9, w8, lsl #10
  40abd0:	ldr	w1, [sp, #464]
  40abd4:	ldr	x2, [sp, #216]
  40abd8:	mov	w3, #0x2186                	// #8582
  40abdc:	ldr	x4, [sp, #208]
  40abe0:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40abe4:	add	x5, x5, #0xacf
  40abe8:	bl	4064e0 <log_internal_realm@plt>
  40abec:	str	w0, [sp, #80]
  40abf0:	b	40ac08 <safe_atollu@plt+0x34d8>
  40abf4:	ldr	w0, [sp, #464]
  40abf8:	bl	4064f0 <abs@plt>
  40abfc:	mov	w8, wzr
  40ac00:	subs	w8, w8, w0, uxtb
  40ac04:	str	w8, [sp, #80]
  40ac08:	ldr	w8, [sp, #80]
  40ac0c:	str	w8, [sp, #456]
  40ac10:	ldr	w8, [sp, #456]
  40ac14:	stur	w8, [x29, #-4]
  40ac18:	b	40b530 <safe_atollu@plt+0x3e00>
  40ac1c:	ldr	x8, [sp, #200]
  40ac20:	ldr	x9, [x8]
  40ac24:	str	x9, [sp, #472]
  40ac28:	add	x1, sp, #0x1c0
  40ac2c:	mov	x8, xzr
  40ac30:	str	x8, [sp, #448]
  40ac34:	add	x0, sp, #0x1d8
  40ac38:	ldr	x2, [sp, #192]
  40ac3c:	mov	w9, wzr
  40ac40:	mov	w3, w9
  40ac44:	bl	4066e0 <extract_first_word@plt>
  40ac48:	stur	w0, [x29, #-24]
  40ac4c:	ldur	w9, [x29, #-24]
  40ac50:	cmp	w9, #0x0
  40ac54:	cset	w9, ge  // ge = tcont
  40ac58:	tbnz	w9, #0, 40acf0 <safe_atollu@plt+0x35c0>
  40ac5c:	mov	w8, #0x3                   	// #3
  40ac60:	str	w8, [sp, #444]
  40ac64:	ldur	w8, [x29, #-24]
  40ac68:	str	w8, [sp, #440]
  40ac6c:	str	wzr, [sp, #436]
  40ac70:	ldr	w0, [sp, #436]
  40ac74:	bl	4064d0 <log_get_max_level_realm@plt>
  40ac78:	ldr	w8, [sp, #444]
  40ac7c:	and	w8, w8, #0x7
  40ac80:	cmp	w0, w8
  40ac84:	b.lt	40acc0 <safe_atollu@plt+0x3590>  // b.tstop
  40ac88:	ldr	w8, [sp, #436]
  40ac8c:	ldr	w9, [sp, #444]
  40ac90:	orr	w0, w9, w8, lsl #10
  40ac94:	ldr	w1, [sp, #440]
  40ac98:	ldr	x10, [sp, #200]
  40ac9c:	ldr	x6, [x10]
  40aca0:	ldr	x2, [sp, #216]
  40aca4:	mov	w3, #0x218d                	// #8589
  40aca8:	ldr	x4, [sp, #208]
  40acac:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40acb0:	add	x5, x5, #0xaec
  40acb4:	bl	4064e0 <log_internal_realm@plt>
  40acb8:	str	w0, [sp, #76]
  40acbc:	b	40acd4 <safe_atollu@plt+0x35a4>
  40acc0:	ldr	w0, [sp, #440]
  40acc4:	bl	4064f0 <abs@plt>
  40acc8:	mov	w8, wzr
  40accc:	subs	w8, w8, w0, uxtb
  40acd0:	str	w8, [sp, #76]
  40acd4:	ldr	w8, [sp, #76]
  40acd8:	str	w8, [sp, #432]
  40acdc:	ldr	w8, [sp, #432]
  40ace0:	stur	w8, [x29, #-4]
  40ace4:	mov	w8, #0x1                   	// #1
  40ace8:	stur	w8, [x29, #-76]
  40acec:	b	40ad84 <safe_atollu@plt+0x3654>
  40acf0:	ldur	w8, [x29, #-24]
  40acf4:	cbnz	w8, 40ad04 <safe_atollu@plt+0x35d4>
  40acf8:	mov	w8, #0x17                  	// #23
  40acfc:	stur	w8, [x29, #-76]
  40ad00:	b	40ad84 <safe_atollu@plt+0x3654>
  40ad04:	ldr	x0, [sp, #448]
  40ad08:	ldr	x1, [sp, #184]
  40ad0c:	bl	4066f0 <strcmp@plt>
  40ad10:	cbnz	w0, 40ad28 <safe_atollu@plt+0x35f8>
  40ad14:	bl	40bf00 <safe_atollu@plt+0x47d0>
  40ad18:	stur	wzr, [x29, #-4]
  40ad1c:	mov	w8, #0x1                   	// #1
  40ad20:	stur	w8, [x29, #-76]
  40ad24:	b	40ad84 <safe_atollu@plt+0x3654>
  40ad28:	ldr	x8, [sp, #448]
  40ad2c:	str	x8, [sp, #424]
  40ad30:	mov	x8, xzr
  40ad34:	str	x8, [sp, #448]
  40ad38:	ldr	x8, [sp, #424]
  40ad3c:	str	x8, [sp, #416]
  40ad40:	ldr	x1, [sp, #416]
  40ad44:	ldr	x0, [sp, #168]
  40ad48:	bl	406710 <strv_consume@plt>
  40ad4c:	cmp	w0, #0x0
  40ad50:	cset	w9, ge  // ge = tcont
  40ad54:	tbnz	w9, #0, 40ad80 <safe_atollu@plt+0x3650>
  40ad58:	mov	w8, wzr
  40ad5c:	mov	w0, w8
  40ad60:	ldr	x1, [sp, #216]
  40ad64:	mov	w2, #0x2197                	// #8599
  40ad68:	ldr	x3, [sp, #208]
  40ad6c:	bl	4066b0 <log_oom_internal@plt>
  40ad70:	stur	w0, [x29, #-4]
  40ad74:	mov	w8, #0x1                   	// #1
  40ad78:	stur	w8, [x29, #-76]
  40ad7c:	b	40ad84 <safe_atollu@plt+0x3654>
  40ad80:	stur	wzr, [x29, #-76]
  40ad84:	add	x0, sp, #0x1c0
  40ad88:	bl	407e0c <safe_atollu@plt+0x6dc>
  40ad8c:	ldur	w8, [x29, #-76]
  40ad90:	str	w8, [sp, #72]
  40ad94:	cbz	w8, 40adb0 <safe_atollu@plt+0x3680>
  40ad98:	b	40ad9c <safe_atollu@plt+0x366c>
  40ad9c:	ldr	w8, [sp, #72]
  40ada0:	cmp	w8, #0x1
  40ada4:	b.eq	40b530 <safe_atollu@plt+0x3e00>  // b.none
  40ada8:	b	40adac <safe_atollu@plt+0x367c>
  40adac:	b	40adb4 <safe_atollu@plt+0x3684>
  40adb0:	b	40ac28 <safe_atollu@plt+0x34f8>
  40adb4:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40adb8:	bl	4065b0 <geteuid@plt>
  40adbc:	cbz	w0, 40ae48 <safe_atollu@plt+0x3718>
  40adc0:	mov	w8, #0x3                   	// #3
  40adc4:	str	w8, [sp, #412]
  40adc8:	mov	w8, #0x1                   	// #1
  40adcc:	movk	w8, #0x4000, lsl #16
  40add0:	str	w8, [sp, #408]
  40add4:	str	wzr, [sp, #404]
  40add8:	ldr	w0, [sp, #404]
  40addc:	bl	4064d0 <log_get_max_level_realm@plt>
  40ade0:	ldr	w8, [sp, #412]
  40ade4:	and	w8, w8, #0x7
  40ade8:	cmp	w0, w8
  40adec:	b.lt	40ae20 <safe_atollu@plt+0x36f0>  // b.tstop
  40adf0:	ldr	w8, [sp, #404]
  40adf4:	ldr	w9, [sp, #412]
  40adf8:	orr	w0, w9, w8, lsl #10
  40adfc:	ldr	w1, [sp, #408]
  40ae00:	ldr	x2, [sp, #216]
  40ae04:	mov	w3, #0x219f                	// #8607
  40ae08:	ldr	x4, [sp, #208]
  40ae0c:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40ae10:	add	x5, x5, #0xb06
  40ae14:	bl	4064e0 <log_internal_realm@plt>
  40ae18:	str	w0, [sp, #68]
  40ae1c:	b	40ae34 <safe_atollu@plt+0x3704>
  40ae20:	ldr	w0, [sp, #408]
  40ae24:	bl	4064f0 <abs@plt>
  40ae28:	mov	w8, wzr
  40ae2c:	subs	w8, w8, w0, uxtb
  40ae30:	str	w8, [sp, #68]
  40ae34:	ldr	w8, [sp, #68]
  40ae38:	str	w8, [sp, #400]
  40ae3c:	ldr	w8, [sp, #400]
  40ae40:	stur	w8, [x29, #-4]
  40ae44:	b	40b530 <safe_atollu@plt+0x3e00>
  40ae48:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40ae4c:	add	x8, x8, #0x380
  40ae50:	mov	w9, #0x1                   	// #1
  40ae54:	strb	w9, [x8]
  40ae58:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40ae5c:	ldr	x8, [sp, #200]
  40ae60:	ldr	x0, [x8]
  40ae64:	ldr	x1, [sp, #184]
  40ae68:	bl	4066f0 <strcmp@plt>
  40ae6c:	cbnz	w0, 40aeec <safe_atollu@plt+0x37bc>
  40ae70:	ldr	x8, [sp, #176]
  40ae74:	ldr	x0, [x8]
  40ae78:	bl	406760 <flockfile@plt>
  40ae7c:	str	wzr, [sp, #396]
  40ae80:	ldr	w8, [sp, #396]
  40ae84:	cmp	w8, #0x3
  40ae88:	b.ge	40aed8 <safe_atollu@plt+0x37a8>  // b.tcont
  40ae8c:	ldr	w0, [sp, #396]
  40ae90:	bl	4067f0 <unit_file_preset_mode_to_string@plt>
  40ae94:	str	x0, [sp, #384]
  40ae98:	ldr	x8, [sp, #384]
  40ae9c:	cbnz	x8, 40aea4 <safe_atollu@plt+0x3774>
  40aea0:	b	40aec8 <safe_atollu@plt+0x3798>
  40aea4:	ldr	x0, [sp, #384]
  40aea8:	ldr	x8, [sp, #176]
  40aeac:	ldr	x1, [x8]
  40aeb0:	bl	406780 <fputs_unlocked@plt>
  40aeb4:	ldr	x8, [sp, #176]
  40aeb8:	ldr	x1, [x8]
  40aebc:	mov	w9, #0xa                   	// #10
  40aec0:	mov	w0, w9
  40aec4:	bl	406790 <fputc_unlocked@plt>
  40aec8:	ldr	w8, [sp, #396]
  40aecc:	add	w8, w8, #0x1
  40aed0:	str	w8, [sp, #396]
  40aed4:	b	40ae80 <safe_atollu@plt+0x3750>
  40aed8:	ldr	x8, [sp, #176]
  40aedc:	ldr	x0, [x8]
  40aee0:	bl	4067a0 <funlockfile@plt>
  40aee4:	stur	wzr, [x29, #-4]
  40aee8:	b	40b530 <safe_atollu@plt+0x3e00>
  40aeec:	ldr	x8, [sp, #200]
  40aef0:	ldr	x0, [x8]
  40aef4:	bl	406800 <unit_file_preset_mode_from_string@plt>
  40aef8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40aefc:	add	x8, x8, #0x384
  40af00:	str	w0, [x8]
  40af04:	ldr	w9, [x8]
  40af08:	cmp	w9, #0x0
  40af0c:	cset	w9, ge  // ge = tcont
  40af10:	tbnz	w9, #0, 40afa4 <safe_atollu@plt+0x3874>
  40af14:	mov	w8, #0x3                   	// #3
  40af18:	str	w8, [sp, #380]
  40af1c:	mov	w8, #0x16                  	// #22
  40af20:	movk	w8, #0x4000, lsl #16
  40af24:	str	w8, [sp, #376]
  40af28:	str	wzr, [sp, #372]
  40af2c:	ldr	w0, [sp, #372]
  40af30:	bl	4064d0 <log_get_max_level_realm@plt>
  40af34:	ldr	w8, [sp, #380]
  40af38:	and	w8, w8, #0x7
  40af3c:	cmp	w0, w8
  40af40:	b.lt	40af7c <safe_atollu@plt+0x384c>  // b.tstop
  40af44:	ldr	w8, [sp, #372]
  40af48:	ldr	w9, [sp, #380]
  40af4c:	orr	w0, w9, w8, lsl #10
  40af50:	ldr	w1, [sp, #376]
  40af54:	ldr	x10, [sp, #200]
  40af58:	ldr	x6, [x10]
  40af5c:	ldr	x2, [sp, #216]
  40af60:	mov	w3, #0x21ad                	// #8621
  40af64:	ldr	x4, [sp, #208]
  40af68:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40af6c:	add	x5, x5, #0xb2c
  40af70:	bl	4064e0 <log_internal_realm@plt>
  40af74:	str	w0, [sp, #64]
  40af78:	b	40af90 <safe_atollu@plt+0x3860>
  40af7c:	ldr	w0, [sp, #376]
  40af80:	bl	4064f0 <abs@plt>
  40af84:	mov	w8, wzr
  40af88:	subs	w8, w8, w0, uxtb
  40af8c:	str	w8, [sp, #64]
  40af90:	ldr	w8, [sp, #64]
  40af94:	str	w8, [sp, #368]
  40af98:	ldr	w8, [sp, #368]
  40af9c:	stur	w8, [x29, #-4]
  40afa0:	b	40b530 <safe_atollu@plt+0x3e00>
  40afa4:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40afa8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40afac:	add	x8, x8, #0x388
  40afb0:	mov	w9, #0x1                   	// #1
  40afb4:	strb	w9, [x8]
  40afb8:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40afbc:	ldr	x8, [sp, #200]
  40afc0:	ldr	x1, [x8]
  40afc4:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40afc8:	add	x0, x0, #0x2d0
  40afcc:	bl	406750 <strv_extend@plt>
  40afd0:	cmp	w0, #0x0
  40afd4:	cset	w9, ge  // ge = tcont
  40afd8:	tbnz	w9, #0, 40affc <safe_atollu@plt+0x38cc>
  40afdc:	mov	w8, wzr
  40afe0:	mov	w0, w8
  40afe4:	ldr	x1, [sp, #216]
  40afe8:	mov	w2, #0x21b7                	// #8631
  40afec:	ldr	x3, [sp, #208]
  40aff0:	bl	4066b0 <log_oom_internal@plt>
  40aff4:	stur	w0, [x29, #-4]
  40aff8:	b	40b530 <safe_atollu@plt+0x3e00>
  40affc:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40b000:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b004:	add	x8, x8, #0x389
  40b008:	mov	w9, #0x1                   	// #1
  40b00c:	strb	w9, [x8]
  40b010:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40b014:	ldr	x8, [sp, #200]
  40b018:	ldr	x0, [x8]
  40b01c:	bl	40bb00 <safe_atollu@plt+0x43d0>
  40b020:	tbnz	w0, #0, 40b028 <safe_atollu@plt+0x38f8>
  40b024:	b	40b0b0 <safe_atollu@plt+0x3980>
  40b028:	mov	w8, #0x3                   	// #3
  40b02c:	str	w8, [sp, #356]
  40b030:	mov	w8, #0x16                  	// #22
  40b034:	movk	w8, #0x4000, lsl #16
  40b038:	str	w8, [sp, #352]
  40b03c:	str	wzr, [sp, #348]
  40b040:	ldr	w0, [sp, #348]
  40b044:	bl	4064d0 <log_get_max_level_realm@plt>
  40b048:	ldr	w8, [sp, #356]
  40b04c:	and	w8, w8, #0x7
  40b050:	cmp	w0, w8
  40b054:	b.lt	40b088 <safe_atollu@plt+0x3958>  // b.tstop
  40b058:	ldr	w8, [sp, #348]
  40b05c:	ldr	w9, [sp, #356]
  40b060:	orr	w0, w9, w8, lsl #10
  40b064:	ldr	w1, [sp, #352]
  40b068:	ldr	x2, [sp, #216]
  40b06c:	mov	w3, #0x21c2                	// #8642
  40b070:	ldr	x4, [sp, #208]
  40b074:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40b078:	add	x5, x5, #0xb4d
  40b07c:	bl	4064e0 <log_internal_realm@plt>
  40b080:	str	w0, [sp, #60]
  40b084:	b	40b09c <safe_atollu@plt+0x396c>
  40b088:	ldr	w0, [sp, #352]
  40b08c:	bl	4064f0 <abs@plt>
  40b090:	mov	w8, wzr
  40b094:	subs	w8, w8, w0, uxtb
  40b098:	str	w8, [sp, #60]
  40b09c:	ldr	w8, [sp, #60]
  40b0a0:	str	w8, [sp, #344]
  40b0a4:	ldr	w8, [sp, #344]
  40b0a8:	stur	w8, [x29, #-4]
  40b0ac:	b	40b530 <safe_atollu@plt+0x3e00>
  40b0b0:	ldr	x8, [sp, #200]
  40b0b4:	ldr	x9, [x8]
  40b0b8:	str	x9, [sp, #360]
  40b0bc:	add	x1, sp, #0x150
  40b0c0:	mov	x8, xzr
  40b0c4:	str	x8, [sp, #336]
  40b0c8:	add	x0, sp, #0x168
  40b0cc:	ldr	x2, [sp, #192]
  40b0d0:	mov	w9, wzr
  40b0d4:	mov	w3, w9
  40b0d8:	bl	4066e0 <extract_first_word@plt>
  40b0dc:	stur	w0, [x29, #-24]
  40b0e0:	ldur	w9, [x29, #-24]
  40b0e4:	cmp	w9, #0x0
  40b0e8:	cset	w9, ge  // ge = tcont
  40b0ec:	tbnz	w9, #0, 40b184 <safe_atollu@plt+0x3a54>
  40b0f0:	mov	w8, #0x3                   	// #3
  40b0f4:	str	w8, [sp, #332]
  40b0f8:	ldur	w8, [x29, #-24]
  40b0fc:	str	w8, [sp, #328]
  40b100:	str	wzr, [sp, #324]
  40b104:	ldr	w0, [sp, #324]
  40b108:	bl	4064d0 <log_get_max_level_realm@plt>
  40b10c:	ldr	w8, [sp, #332]
  40b110:	and	w8, w8, #0x7
  40b114:	cmp	w0, w8
  40b118:	b.lt	40b154 <safe_atollu@plt+0x3a24>  // b.tstop
  40b11c:	ldr	w8, [sp, #324]
  40b120:	ldr	w9, [sp, #332]
  40b124:	orr	w0, w9, w8, lsl #10
  40b128:	ldr	w1, [sp, #328]
  40b12c:	ldr	x10, [sp, #200]
  40b130:	ldr	x6, [x10]
  40b134:	ldr	x2, [sp, #216]
  40b138:	mov	w3, #0x21c9                	// #8649
  40b13c:	ldr	x4, [sp, #208]
  40b140:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40b144:	add	x5, x5, #0xb69
  40b148:	bl	4064e0 <log_internal_realm@plt>
  40b14c:	str	w0, [sp, #56]
  40b150:	b	40b168 <safe_atollu@plt+0x3a38>
  40b154:	ldr	w0, [sp, #328]
  40b158:	bl	4064f0 <abs@plt>
  40b15c:	mov	w8, wzr
  40b160:	subs	w8, w8, w0, uxtb
  40b164:	str	w8, [sp, #56]
  40b168:	ldr	w8, [sp, #56]
  40b16c:	str	w8, [sp, #320]
  40b170:	ldr	w8, [sp, #320]
  40b174:	stur	w8, [x29, #-4]
  40b178:	mov	w8, #0x1                   	// #1
  40b17c:	stur	w8, [x29, #-76]
  40b180:	b	40b22c <safe_atollu@plt+0x3afc>
  40b184:	ldur	w8, [x29, #-24]
  40b188:	cbnz	w8, 40b198 <safe_atollu@plt+0x3a68>
  40b18c:	mov	w8, #0x1e                  	// #30
  40b190:	stur	w8, [x29, #-76]
  40b194:	b	40b22c <safe_atollu@plt+0x3afc>
  40b198:	ldr	x0, [sp, #336]
  40b19c:	ldr	x1, [sp, #184]
  40b1a0:	bl	4066f0 <strcmp@plt>
  40b1a4:	cbnz	w0, 40b1c4 <safe_atollu@plt+0x3a94>
  40b1a8:	adrp	x0, 436000 <safe_atollu@plt+0x2e8d0>
  40b1ac:	add	x0, x0, #0xb8c
  40b1b0:	bl	406640 <puts@plt>
  40b1b4:	stur	wzr, [x29, #-4]
  40b1b8:	mov	w8, #0x1                   	// #1
  40b1bc:	stur	w8, [x29, #-76]
  40b1c0:	b	40b22c <safe_atollu@plt+0x3afc>
  40b1c4:	ldr	x8, [sp, #336]
  40b1c8:	str	x8, [sp, #312]
  40b1cc:	mov	x8, xzr
  40b1d0:	str	x8, [sp, #336]
  40b1d4:	ldr	x8, [sp, #312]
  40b1d8:	str	x8, [sp, #304]
  40b1dc:	ldr	x1, [sp, #304]
  40b1e0:	adrp	x0, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b1e4:	add	x0, x0, #0x2f8
  40b1e8:	bl	406710 <strv_consume@plt>
  40b1ec:	stur	w0, [x29, #-24]
  40b1f0:	ldur	w9, [x29, #-24]
  40b1f4:	cmp	w9, #0x0
  40b1f8:	cset	w9, ge  // ge = tcont
  40b1fc:	tbnz	w9, #0, 40b228 <safe_atollu@plt+0x3af8>
  40b200:	mov	w8, wzr
  40b204:	mov	w0, w8
  40b208:	ldr	x1, [sp, #216]
  40b20c:	mov	w2, #0x21d8                	// #8664
  40b210:	ldr	x3, [sp, #208]
  40b214:	bl	4066b0 <log_oom_internal@plt>
  40b218:	stur	w0, [x29, #-4]
  40b21c:	mov	w8, #0x1                   	// #1
  40b220:	stur	w8, [x29, #-76]
  40b224:	b	40b22c <safe_atollu@plt+0x3afc>
  40b228:	stur	wzr, [x29, #-76]
  40b22c:	add	x0, sp, #0x150
  40b230:	bl	407e0c <safe_atollu@plt+0x6dc>
  40b234:	ldur	w8, [x29, #-76]
  40b238:	str	w8, [sp, #52]
  40b23c:	cbz	w8, 40b258 <safe_atollu@plt+0x3b28>
  40b240:	b	40b244 <safe_atollu@plt+0x3b14>
  40b244:	ldr	w8, [sp, #52]
  40b248:	cmp	w8, #0x1
  40b24c:	b.eq	40b530 <safe_atollu@plt+0x3e00>  // b.none
  40b250:	b	40b254 <safe_atollu@plt+0x3b24>
  40b254:	b	40b25c <safe_atollu@plt+0x3b2c>
  40b258:	b	40b0bc <safe_atollu@plt+0x398c>
  40b25c:	b	40b3d4 <safe_atollu@plt+0x3ca4>
  40b260:	mov	w8, #0x3                   	// #3
  40b264:	str	w8, [sp, #300]
  40b268:	str	wzr, [sp, #296]
  40b26c:	str	wzr, [sp, #292]
  40b270:	ldr	w0, [sp, #292]
  40b274:	bl	4064d0 <log_get_max_level_realm@plt>
  40b278:	ldr	w8, [sp, #300]
  40b27c:	and	w8, w8, #0x7
  40b280:	cmp	w0, w8
  40b284:	b.lt	40b2c4 <safe_atollu@plt+0x3b94>  // b.tstop
  40b288:	ldr	w8, [sp, #292]
  40b28c:	ldr	w9, [sp, #300]
  40b290:	orr	w0, w9, w8, lsl #10
  40b294:	ldr	w1, [sp, #296]
  40b298:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b29c:	add	x10, x10, #0x3d0
  40b2a0:	ldr	x6, [x10]
  40b2a4:	ldr	x2, [sp, #216]
  40b2a8:	mov	w3, #0x21e0                	// #8672
  40b2ac:	ldr	x4, [sp, #208]
  40b2b0:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40b2b4:	add	x5, x5, #0xbb3
  40b2b8:	bl	4064e0 <log_internal_realm@plt>
  40b2bc:	str	w0, [sp, #48]
  40b2c0:	b	40b2d8 <safe_atollu@plt+0x3ba8>
  40b2c4:	ldr	w0, [sp, #296]
  40b2c8:	bl	4064f0 <abs@plt>
  40b2cc:	mov	w8, wzr
  40b2d0:	subs	w8, w8, w0, uxtb
  40b2d4:	str	w8, [sp, #48]
  40b2d8:	ldr	w8, [sp, #48]
  40b2dc:	str	w8, [sp, #288]
  40b2e0:	mov	w8, #0x5                   	// #5
  40b2e4:	str	w8, [sp, #284]
  40b2e8:	str	wzr, [sp, #280]
  40b2ec:	str	wzr, [sp, #276]
  40b2f0:	ldr	w0, [sp, #276]
  40b2f4:	bl	4064d0 <log_get_max_level_realm@plt>
  40b2f8:	ldr	w8, [sp, #284]
  40b2fc:	and	w8, w8, #0x7
  40b300:	cmp	w0, w8
  40b304:	b.lt	40b38c <safe_atollu@plt+0x3c5c>  // b.tstop
  40b308:	ldr	w8, [sp, #276]
  40b30c:	ldr	w9, [sp, #284]
  40b310:	orr	w0, w9, w8, lsl #10
  40b314:	ldr	w1, [sp, #280]
  40b318:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b31c:	add	x10, x10, #0x3d0
  40b320:	ldr	x6, [x10]
  40b324:	ldr	x10, [sp, #200]
  40b328:	ldr	x11, [x10]
  40b32c:	str	w0, [sp, #44]
  40b330:	str	w1, [sp, #40]
  40b334:	str	x6, [sp, #32]
  40b338:	str	x11, [sp, #24]
  40b33c:	cbz	x11, 40b34c <safe_atollu@plt+0x3c1c>
  40b340:	ldr	x8, [sp, #24]
  40b344:	str	x8, [sp, #16]
  40b348:	b	40b358 <safe_atollu@plt+0x3c28>
  40b34c:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b350:	add	x8, x8, #0xc2e
  40b354:	str	x8, [sp, #16]
  40b358:	ldr	x8, [sp, #16]
  40b35c:	ldr	w0, [sp, #44]
  40b360:	ldr	w1, [sp, #40]
  40b364:	ldr	x2, [sp, #216]
  40b368:	mov	w3, #0x21e3                	// #8675
  40b36c:	ldr	x4, [sp, #208]
  40b370:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40b374:	add	x5, x5, #0xbcd
  40b378:	ldr	x6, [sp, #32]
  40b37c:	mov	x7, x8
  40b380:	bl	4064e0 <log_internal_realm@plt>
  40b384:	str	w0, [sp, #12]
  40b388:	b	40b3a0 <safe_atollu@plt+0x3c70>
  40b38c:	ldr	w0, [sp, #280]
  40b390:	bl	4064f0 <abs@plt>
  40b394:	mov	w8, wzr
  40b398:	subs	w8, w8, w0, uxtb
  40b39c:	str	w8, [sp, #12]
  40b3a0:	ldr	w8, [sp, #12]
  40b3a4:	str	w8, [sp, #272]
  40b3a8:	mov	w8, #0xffffffea            	// #-22
  40b3ac:	stur	w8, [x29, #-4]
  40b3b0:	b	40b530 <safe_atollu@plt+0x3e00>
  40b3b4:	mov	w8, wzr
  40b3b8:	mov	w0, w8
  40b3bc:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40b3c0:	add	x1, x1, #0xfba
  40b3c4:	ldr	x2, [sp, #216]
  40b3c8:	mov	w3, #0x21ea                	// #8682
  40b3cc:	ldr	x4, [sp, #136]
  40b3d0:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  40b3d4:	b	409dc8 <safe_atollu@plt+0x2698>
  40b3d8:	ldr	x8, [sp, #232]
  40b3dc:	ldr	w9, [x8]
  40b3e0:	cbz	w9, 40b478 <safe_atollu@plt+0x3d48>
  40b3e4:	ldr	x8, [sp, #224]
  40b3e8:	ldr	w9, [x8]
  40b3ec:	cbz	w9, 40b478 <safe_atollu@plt+0x3d48>
  40b3f0:	mov	w8, #0x3                   	// #3
  40b3f4:	str	w8, [sp, #268]
  40b3f8:	mov	w8, #0x16                  	// #22
  40b3fc:	movk	w8, #0x4000, lsl #16
  40b400:	str	w8, [sp, #264]
  40b404:	str	wzr, [sp, #260]
  40b408:	ldr	w0, [sp, #260]
  40b40c:	bl	4064d0 <log_get_max_level_realm@plt>
  40b410:	ldr	w8, [sp, #268]
  40b414:	and	w8, w8, #0x7
  40b418:	cmp	w0, w8
  40b41c:	b.lt	40b450 <safe_atollu@plt+0x3d20>  // b.tstop
  40b420:	ldr	w8, [sp, #260]
  40b424:	ldr	w9, [sp, #268]
  40b428:	orr	w0, w9, w8, lsl #10
  40b42c:	ldr	w1, [sp, #264]
  40b430:	ldr	x2, [sp, #216]
  40b434:	mov	w3, #0x21ef                	// #8687
  40b438:	ldr	x4, [sp, #208]
  40b43c:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40b440:	add	x5, x5, #0xc34
  40b444:	bl	4064e0 <log_internal_realm@plt>
  40b448:	str	w0, [sp, #8]
  40b44c:	b	40b464 <safe_atollu@plt+0x3d34>
  40b450:	ldr	w0, [sp, #264]
  40b454:	bl	4064f0 <abs@plt>
  40b458:	mov	w8, wzr
  40b45c:	subs	w8, w8, w0, uxtb
  40b460:	str	w8, [sp, #8]
  40b464:	ldr	w8, [sp, #8]
  40b468:	str	w8, [sp, #256]
  40b46c:	ldr	w8, [sp, #256]
  40b470:	stur	w8, [x29, #-4]
  40b474:	b	40b530 <safe_atollu@plt+0x3e00>
  40b478:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b47c:	add	x8, x8, #0x340
  40b480:	ldrb	w9, [x8]
  40b484:	tbnz	w9, #0, 40b48c <safe_atollu@plt+0x3d5c>
  40b488:	b	40b528 <safe_atollu@plt+0x3df8>
  40b48c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b490:	add	x8, x8, #0x341
  40b494:	ldrb	w9, [x8]
  40b498:	tbnz	w9, #0, 40b4a0 <safe_atollu@plt+0x3d70>
  40b49c:	b	40b528 <safe_atollu@plt+0x3df8>
  40b4a0:	mov	w8, #0x3                   	// #3
  40b4a4:	str	w8, [sp, #252]
  40b4a8:	mov	w8, #0x16                  	// #22
  40b4ac:	movk	w8, #0x4000, lsl #16
  40b4b0:	str	w8, [sp, #248]
  40b4b4:	str	wzr, [sp, #244]
  40b4b8:	ldr	w0, [sp, #244]
  40b4bc:	bl	4064d0 <log_get_max_level_realm@plt>
  40b4c0:	ldr	w8, [sp, #252]
  40b4c4:	and	w8, w8, #0x7
  40b4c8:	cmp	w0, w8
  40b4cc:	b.lt	40b500 <safe_atollu@plt+0x3dd0>  // b.tstop
  40b4d0:	ldr	w8, [sp, #244]
  40b4d4:	ldr	w9, [sp, #252]
  40b4d8:	orr	w0, w9, w8, lsl #10
  40b4dc:	ldr	w1, [sp, #248]
  40b4e0:	ldr	x2, [sp, #216]
  40b4e4:	mov	w3, #0x21f3                	// #8691
  40b4e8:	ldr	x4, [sp, #208]
  40b4ec:	adrp	x5, 436000 <safe_atollu@plt+0x2e8d0>
  40b4f0:	add	x5, x5, #0xc5a
  40b4f4:	bl	4064e0 <log_internal_realm@plt>
  40b4f8:	str	w0, [sp, #4]
  40b4fc:	b	40b514 <safe_atollu@plt+0x3de4>
  40b500:	ldr	w0, [sp, #248]
  40b504:	bl	4064f0 <abs@plt>
  40b508:	mov	w8, wzr
  40b50c:	subs	w8, w8, w0, uxtb
  40b510:	str	w8, [sp, #4]
  40b514:	ldr	w8, [sp, #4]
  40b518:	str	w8, [sp, #240]
  40b51c:	ldr	w8, [sp, #240]
  40b520:	stur	w8, [x29, #-4]
  40b524:	b	40b530 <safe_atollu@plt+0x3e00>
  40b528:	mov	w8, #0x1                   	// #1
  40b52c:	stur	w8, [x29, #-4]
  40b530:	ldur	w0, [x29, #-4]
  40b534:	add	sp, sp, #0x300
  40b538:	ldr	x28, [sp, #16]
  40b53c:	ldp	x29, x30, [sp], #32
  40b540:	ret
  40b544:	sub	sp, sp, #0x70
  40b548:	stp	x29, x30, [sp, #96]
  40b54c:	add	x29, sp, #0x60
  40b550:	mov	x8, xzr
  40b554:	adrp	x0, 435000 <safe_atollu@plt+0x2d8d0>
  40b558:	add	x0, x0, #0xed8
  40b55c:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40b560:	add	x1, x1, #0xfef
  40b564:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b568:	add	x9, x9, #0x314
  40b56c:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40b570:	add	x10, x10, #0xe41
  40b574:	add	x10, x10, #0x3
  40b578:	sub	x2, x29, #0x10
  40b57c:	stur	x8, [x29, #-16]
  40b580:	stur	x9, [x29, #-32]
  40b584:	stur	x10, [x29, #-40]
  40b588:	bl	406810 <terminal_urlify_man@plt>
  40b58c:	stur	w0, [x29, #-20]
  40b590:	ldur	w11, [x29, #-20]
  40b594:	cmp	w11, #0x0
  40b598:	cset	w11, ge  // ge = tcont
  40b59c:	tbnz	w11, #0, 40b5cc <safe_atollu@plt+0x3e9c>
  40b5a0:	mov	w8, wzr
  40b5a4:	mov	w0, w8
  40b5a8:	ldur	x1, [x29, #-40]
  40b5ac:	mov	w2, #0x1f3d                	// #7997
  40b5b0:	adrp	x3, 435000 <safe_atollu@plt+0x2d8d0>
  40b5b4:	add	x3, x3, #0xff1
  40b5b8:	bl	4066b0 <log_oom_internal@plt>
  40b5bc:	stur	w0, [x29, #-4]
  40b5c0:	mov	w8, #0x1                   	// #1
  40b5c4:	stur	w8, [x29, #-24]
  40b5c8:	b	40b690 <safe_atollu@plt+0x3f60>
  40b5cc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b5d0:	add	x8, x8, #0x3b0
  40b5d4:	ldr	x1, [x8]
  40b5d8:	ldur	x8, [x29, #-32]
  40b5dc:	ldr	w9, [x8]
  40b5e0:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40b5e4:	add	x10, x10, #0xe40
  40b5e8:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  40b5ec:	add	x11, x11, #0x1be
  40b5f0:	cmp	w9, #0x3
  40b5f4:	csel	x2, x11, x10, eq  // eq = none
  40b5f8:	str	x1, [sp, #48]
  40b5fc:	str	x2, [sp, #40]
  40b600:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  40b604:	ldur	x8, [x29, #-32]
  40b608:	ldr	w9, [x8]
  40b60c:	cmp	w9, #0x3
  40b610:	str	x0, [sp, #32]
  40b614:	b.ne	40b628 <safe_atollu@plt+0x3ef8>  // b.any
  40b618:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b61c:	add	x8, x8, #0x1c5
  40b620:	str	x8, [sp, #24]
  40b624:	b	40b64c <safe_atollu@plt+0x3f1c>
  40b628:	ldur	x8, [x29, #-32]
  40b62c:	ldr	w9, [x8]
  40b630:	adrp	x10, 436000 <safe_atollu@plt+0x2e8d0>
  40b634:	add	x10, x10, #0x1d6
  40b638:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  40b63c:	add	x11, x11, #0x1cc
  40b640:	cmp	w9, #0x2
  40b644:	csel	x10, x11, x10, eq  // eq = none
  40b648:	str	x10, [sp, #24]
  40b64c:	ldr	x8, [sp, #24]
  40b650:	str	x8, [sp, #16]
  40b654:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40b658:	ldur	x6, [x29, #-16]
  40b65c:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  40b660:	add	x8, x8, #0xffb
  40b664:	str	x0, [sp, #8]
  40b668:	mov	x0, x8
  40b66c:	ldr	x1, [sp, #48]
  40b670:	ldr	x2, [sp, #40]
  40b674:	ldr	x3, [sp, #32]
  40b678:	ldr	x4, [sp, #16]
  40b67c:	ldr	x5, [sp, #8]
  40b680:	bl	406650 <printf@plt>
  40b684:	stur	wzr, [x29, #-4]
  40b688:	mov	w9, #0x1                   	// #1
  40b68c:	stur	w9, [x29, #-24]
  40b690:	sub	x0, x29, #0x10
  40b694:	bl	407e0c <safe_atollu@plt+0x6dc>
  40b698:	ldur	w0, [x29, #-4]
  40b69c:	ldp	x29, x30, [sp, #96]
  40b6a0:	add	sp, sp, #0x70
  40b6a4:	ret
  40b6a8:	sub	sp, sp, #0x20
  40b6ac:	stp	x29, x30, [sp, #16]
  40b6b0:	add	x29, sp, #0x10
  40b6b4:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b6b8:	add	x8, x8, #0x1db
  40b6bc:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  40b6c0:	add	x9, x9, #0xe40
  40b6c4:	str	x8, [sp, #8]
  40b6c8:	str	x9, [sp]
  40b6cc:	bl	406820 <colors_enabled@plt>
  40b6d0:	tst	w0, #0x1
  40b6d4:	ldr	x8, [sp, #8]
  40b6d8:	ldr	x9, [sp]
  40b6dc:	csel	x0, x8, x9, ne  // ne = any
  40b6e0:	ldp	x29, x30, [sp, #16]
  40b6e4:	add	sp, sp, #0x20
  40b6e8:	ret
  40b6ec:	sub	sp, sp, #0x20
  40b6f0:	stp	x29, x30, [sp, #16]
  40b6f4:	add	x29, sp, #0x10
  40b6f8:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b6fc:	add	x8, x8, #0x1e5
  40b700:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  40b704:	add	x9, x9, #0xe40
  40b708:	str	x8, [sp, #8]
  40b70c:	str	x9, [sp]
  40b710:	bl	406820 <colors_enabled@plt>
  40b714:	tst	w0, #0x1
  40b718:	ldr	x8, [sp, #8]
  40b71c:	ldr	x9, [sp]
  40b720:	csel	x0, x8, x9, ne  // ne = any
  40b724:	ldp	x29, x30, [sp, #16]
  40b728:	add	sp, sp, #0x20
  40b72c:	ret
  40b730:	sub	sp, sp, #0x50
  40b734:	stp	x29, x30, [sp, #64]
  40b738:	add	x29, sp, #0x40
  40b73c:	mov	x8, xzr
  40b740:	adrp	x0, 435000 <safe_atollu@plt+0x2d8d0>
  40b744:	add	x0, x0, #0xeed
  40b748:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40b74c:	add	x1, x1, #0xfef
  40b750:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  40b754:	add	x9, x9, #0xe41
  40b758:	add	x9, x9, #0x3
  40b75c:	sub	x2, x29, #0x10
  40b760:	stur	x8, [x29, #-16]
  40b764:	str	x9, [sp, #32]
  40b768:	bl	406810 <terminal_urlify_man@plt>
  40b76c:	stur	w0, [x29, #-20]
  40b770:	ldur	w10, [x29, #-20]
  40b774:	cmp	w10, #0x0
  40b778:	cset	w10, ge  // ge = tcont
  40b77c:	tbnz	w10, #0, 40b7ac <safe_atollu@plt+0x407c>
  40b780:	mov	w8, wzr
  40b784:	mov	w0, w8
  40b788:	ldr	x1, [sp, #32]
  40b78c:	mov	w2, #0x1f5e                	// #8030
  40b790:	adrp	x3, 436000 <safe_atollu@plt+0x2e8d0>
  40b794:	add	x3, x3, #0x25e
  40b798:	bl	4066b0 <log_oom_internal@plt>
  40b79c:	stur	w0, [x29, #-4]
  40b7a0:	mov	w8, #0x1                   	// #1
  40b7a4:	stur	w8, [x29, #-24]
  40b7a8:	b	40b7f8 <safe_atollu@plt+0x40c8>
  40b7ac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b7b0:	add	x8, x8, #0x3b0
  40b7b4:	ldr	x1, [x8]
  40b7b8:	str	x1, [sp, #24]
  40b7bc:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  40b7c0:	str	x0, [sp, #16]
  40b7c4:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40b7c8:	ldur	x4, [x29, #-16]
  40b7cc:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b7d0:	add	x8, x8, #0x26c
  40b7d4:	str	x0, [sp, #8]
  40b7d8:	mov	x0, x8
  40b7dc:	ldr	x1, [sp, #24]
  40b7e0:	ldr	x2, [sp, #16]
  40b7e4:	ldr	x3, [sp, #8]
  40b7e8:	bl	406650 <printf@plt>
  40b7ec:	stur	wzr, [x29, #-4]
  40b7f0:	mov	w9, #0x1                   	// #1
  40b7f4:	stur	w9, [x29, #-24]
  40b7f8:	sub	x0, x29, #0x10
  40b7fc:	bl	407e0c <safe_atollu@plt+0x6dc>
  40b800:	ldur	w0, [x29, #-4]
  40b804:	ldp	x29, x30, [sp, #64]
  40b808:	add	sp, sp, #0x50
  40b80c:	ret
  40b810:	sub	sp, sp, #0x50
  40b814:	stp	x29, x30, [sp, #64]
  40b818:	add	x29, sp, #0x40
  40b81c:	mov	x8, xzr
  40b820:	adrp	x0, 436000 <safe_atollu@plt+0x2e8d0>
  40b824:	add	x0, x0, #0x4dc
  40b828:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40b82c:	add	x1, x1, #0xfef
  40b830:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  40b834:	add	x9, x9, #0xe41
  40b838:	add	x9, x9, #0x3
  40b83c:	sub	x2, x29, #0x10
  40b840:	stur	x8, [x29, #-16]
  40b844:	str	x9, [sp, #32]
  40b848:	bl	406810 <terminal_urlify_man@plt>
  40b84c:	stur	w0, [x29, #-20]
  40b850:	ldur	w10, [x29, #-20]
  40b854:	cmp	w10, #0x0
  40b858:	cset	w10, ge  // ge = tcont
  40b85c:	tbnz	w10, #0, 40b88c <safe_atollu@plt+0x415c>
  40b860:	mov	w8, wzr
  40b864:	mov	w0, w8
  40b868:	ldr	x1, [sp, #32]
  40b86c:	mov	w2, #0x1f7a                	// #8058
  40b870:	adrp	x3, 436000 <safe_atollu@plt+0x2e8d0>
  40b874:	add	x3, x3, #0x4e4
  40b878:	bl	4066b0 <log_oom_internal@plt>
  40b87c:	stur	w0, [x29, #-4]
  40b880:	mov	w8, #0x1                   	// #1
  40b884:	stur	w8, [x29, #-24]
  40b888:	b	40b8d8 <safe_atollu@plt+0x41a8>
  40b88c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b890:	add	x8, x8, #0x3b0
  40b894:	ldr	x1, [x8]
  40b898:	str	x1, [sp, #24]
  40b89c:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  40b8a0:	str	x0, [sp, #16]
  40b8a4:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40b8a8:	ldur	x4, [x29, #-16]
  40b8ac:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b8b0:	add	x8, x8, #0x4f1
  40b8b4:	str	x0, [sp, #8]
  40b8b8:	mov	x0, x8
  40b8bc:	ldr	x1, [sp, #24]
  40b8c0:	ldr	x2, [sp, #16]
  40b8c4:	ldr	x3, [sp, #8]
  40b8c8:	bl	406650 <printf@plt>
  40b8cc:	stur	wzr, [x29, #-4]
  40b8d0:	mov	w9, #0x1                   	// #1
  40b8d4:	stur	w9, [x29, #-24]
  40b8d8:	sub	x0, x29, #0x10
  40b8dc:	bl	407e0c <safe_atollu@plt+0x6dc>
  40b8e0:	ldur	w0, [x29, #-4]
  40b8e4:	ldp	x29, x30, [sp, #64]
  40b8e8:	add	sp, sp, #0x50
  40b8ec:	ret
  40b8f0:	sub	sp, sp, #0x50
  40b8f4:	stp	x29, x30, [sp, #64]
  40b8f8:	add	x29, sp, #0x40
  40b8fc:	mov	x8, xzr
  40b900:	adrp	x0, 435000 <safe_atollu@plt+0x2d8d0>
  40b904:	add	x0, x0, #0xf5a
  40b908:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40b90c:	add	x1, x1, #0xfef
  40b910:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  40b914:	add	x9, x9, #0xe41
  40b918:	add	x9, x9, #0x3
  40b91c:	sub	x2, x29, #0x10
  40b920:	stur	x8, [x29, #-16]
  40b924:	str	x9, [sp, #32]
  40b928:	bl	406810 <terminal_urlify_man@plt>
  40b92c:	stur	w0, [x29, #-20]
  40b930:	ldur	w10, [x29, #-20]
  40b934:	cmp	w10, #0x0
  40b938:	cset	w10, ge  // ge = tcont
  40b93c:	tbnz	w10, #0, 40b96c <safe_atollu@plt+0x423c>
  40b940:	mov	w8, wzr
  40b944:	mov	w0, w8
  40b948:	ldr	x1, [sp, #32]
  40b94c:	mov	w2, #0x1f97                	// #8087
  40b950:	adrp	x3, 436000 <safe_atollu@plt+0x2e8d0>
  40b954:	add	x3, x3, #0x6fb
  40b958:	bl	4066b0 <log_oom_internal@plt>
  40b95c:	stur	w0, [x29, #-4]
  40b960:	mov	w8, #0x1                   	// #1
  40b964:	stur	w8, [x29, #-24]
  40b968:	b	40b9b8 <safe_atollu@plt+0x4288>
  40b96c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b970:	add	x8, x8, #0x3b0
  40b974:	ldr	x1, [x8]
  40b978:	str	x1, [sp, #24]
  40b97c:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  40b980:	str	x0, [sp, #16]
  40b984:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40b988:	ldur	x4, [x29, #-16]
  40b98c:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40b990:	add	x8, x8, #0x709
  40b994:	str	x0, [sp, #8]
  40b998:	mov	x0, x8
  40b99c:	ldr	x1, [sp, #24]
  40b9a0:	ldr	x2, [sp, #16]
  40b9a4:	ldr	x3, [sp, #8]
  40b9a8:	bl	406650 <printf@plt>
  40b9ac:	stur	wzr, [x29, #-4]
  40b9b0:	mov	w9, #0x1                   	// #1
  40b9b4:	stur	w9, [x29, #-24]
  40b9b8:	sub	x0, x29, #0x10
  40b9bc:	bl	407e0c <safe_atollu@plt+0x6dc>
  40b9c0:	ldur	w0, [x29, #-4]
  40b9c4:	ldp	x29, x30, [sp, #64]
  40b9c8:	add	sp, sp, #0x50
  40b9cc:	ret
  40b9d0:	sub	sp, sp, #0x80
  40b9d4:	stp	x29, x30, [sp, #112]
  40b9d8:	add	x29, sp, #0x70
  40b9dc:	mov	x8, xzr
  40b9e0:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40b9e4:	add	x9, x9, #0x344
  40b9e8:	adrp	x0, 436000 <safe_atollu@plt+0x2e8d0>
  40b9ec:	add	x0, x0, #0xc86
  40b9f0:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  40b9f4:	add	x1, x1, #0xc90
  40b9f8:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40b9fc:	add	x10, x10, #0xe41
  40ba00:	add	x10, x10, #0x3
  40ba04:	sub	x2, x29, #0x10
  40ba08:	stur	x8, [x29, #-16]
  40ba0c:	ldr	w11, [x9]
  40ba10:	stur	x0, [x29, #-32]
  40ba14:	mov	w0, w11
  40ba18:	stur	x1, [x29, #-40]
  40ba1c:	stur	x10, [x29, #-48]
  40ba20:	str	x2, [sp, #56]
  40ba24:	bl	406830 <pager_open@plt>
  40ba28:	ldur	x8, [x29, #-32]
  40ba2c:	mov	x0, x8
  40ba30:	ldur	x1, [x29, #-40]
  40ba34:	ldr	x2, [sp, #56]
  40ba38:	bl	406810 <terminal_urlify_man@plt>
  40ba3c:	stur	w0, [x29, #-20]
  40ba40:	ldur	w11, [x29, #-20]
  40ba44:	cmp	w11, #0x0
  40ba48:	cset	w11, ge  // ge = tcont
  40ba4c:	tbnz	w11, #0, 40ba7c <safe_atollu@plt+0x434c>
  40ba50:	mov	w8, wzr
  40ba54:	mov	w0, w8
  40ba58:	ldur	x1, [x29, #-48]
  40ba5c:	mov	w2, #0x1e9a                	// #7834
  40ba60:	adrp	x3, 436000 <safe_atollu@plt+0x2e8d0>
  40ba64:	add	x3, x3, #0xc92
  40ba68:	bl	4066b0 <log_oom_internal@plt>
  40ba6c:	stur	w0, [x29, #-4]
  40ba70:	mov	w8, #0x1                   	// #1
  40ba74:	stur	w8, [x29, #-24]
  40ba78:	b	40bae8 <safe_atollu@plt+0x43b8>
  40ba7c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40ba80:	add	x8, x8, #0x3b0
  40ba84:	ldr	x1, [x8]
  40ba88:	ldur	x2, [x29, #-16]
  40ba8c:	str	x1, [sp, #48]
  40ba90:	str	x2, [sp, #40]
  40ba94:	bl	40c6d4 <safe_atollu@plt+0x4fa4>
  40ba98:	str	x0, [sp, #32]
  40ba9c:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40baa0:	str	x0, [sp, #24]
  40baa4:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  40baa8:	str	x0, [sp, #16]
  40baac:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40bab0:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40bab4:	add	x8, x8, #0xca1
  40bab8:	str	x0, [sp, #8]
  40babc:	mov	x0, x8
  40bac0:	ldr	x1, [sp, #48]
  40bac4:	ldr	x2, [sp, #40]
  40bac8:	ldr	x3, [sp, #32]
  40bacc:	ldr	x4, [sp, #24]
  40bad0:	ldr	x5, [sp, #16]
  40bad4:	ldr	x6, [sp, #8]
  40bad8:	bl	406650 <printf@plt>
  40badc:	stur	wzr, [x29, #-4]
  40bae0:	mov	w9, #0x1                   	// #1
  40bae4:	stur	w9, [x29, #-24]
  40bae8:	sub	x0, x29, #0x10
  40baec:	bl	407e0c <safe_atollu@plt+0x6dc>
  40baf0:	ldur	w0, [x29, #-4]
  40baf4:	ldp	x29, x30, [sp, #112]
  40baf8:	add	sp, sp, #0x80
  40bafc:	ret
  40bb00:	sub	sp, sp, #0x10
  40bb04:	str	x0, [sp, #8]
  40bb08:	ldr	x8, [sp, #8]
  40bb0c:	mov	w9, #0x1                   	// #1
  40bb10:	str	w9, [sp, #4]
  40bb14:	cbz	x8, 40bb30 <safe_atollu@plt+0x4400>
  40bb18:	ldr	x8, [sp, #8]
  40bb1c:	ldrb	w9, [x8]
  40bb20:	cmp	w9, #0x0
  40bb24:	cset	w9, ne  // ne = any
  40bb28:	eor	w9, w9, #0x1
  40bb2c:	str	w9, [sp, #4]
  40bb30:	ldr	w8, [sp, #4]
  40bb34:	and	w0, w8, #0x1
  40bb38:	add	sp, sp, #0x10
  40bb3c:	ret
  40bb40:	sub	sp, sp, #0x30
  40bb44:	stp	x29, x30, [sp, #32]
  40bb48:	add	x29, sp, #0x20
  40bb4c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40bb50:	add	x8, x8, #0x342
  40bb54:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40bb58:	add	x9, x9, #0x3c8
  40bb5c:	ldrb	w10, [x8]
  40bb60:	str	x9, [sp, #8]
  40bb64:	tbnz	w10, #0, 40bb74 <safe_atollu@plt+0x4444>
  40bb68:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40bb6c:	add	x0, x0, #0x146
  40bb70:	bl	406640 <puts@plt>
  40bb74:	ldr	x8, [sp, #8]
  40bb78:	ldr	x0, [x8]
  40bb7c:	bl	406760 <flockfile@plt>
  40bb80:	stur	wzr, [x29, #-4]
  40bb84:	ldur	w8, [x29, #-4]
  40bb88:	cmp	w8, #0xb
  40bb8c:	b.ge	40bbdc <safe_atollu@plt+0x44ac>  // b.tcont
  40bb90:	ldur	w0, [x29, #-4]
  40bb94:	bl	406840 <unit_type_to_string@plt>
  40bb98:	str	x0, [sp, #16]
  40bb9c:	ldr	x8, [sp, #16]
  40bba0:	cbnz	x8, 40bba8 <safe_atollu@plt+0x4478>
  40bba4:	b	40bbcc <safe_atollu@plt+0x449c>
  40bba8:	ldr	x0, [sp, #16]
  40bbac:	ldr	x8, [sp, #8]
  40bbb0:	ldr	x1, [x8]
  40bbb4:	bl	406780 <fputs_unlocked@plt>
  40bbb8:	ldr	x8, [sp, #8]
  40bbbc:	ldr	x1, [x8]
  40bbc0:	mov	w9, #0xa                   	// #10
  40bbc4:	mov	w0, w9
  40bbc8:	bl	406790 <fputc_unlocked@plt>
  40bbcc:	ldur	w8, [x29, #-4]
  40bbd0:	add	w8, w8, #0x1
  40bbd4:	stur	w8, [x29, #-4]
  40bbd8:	b	40bb84 <safe_atollu@plt+0x4454>
  40bbdc:	ldr	x8, [sp, #8]
  40bbe0:	ldr	x0, [x8]
  40bbe4:	bl	4067a0 <funlockfile@plt>
  40bbe8:	ldp	x29, x30, [sp, #32]
  40bbec:	add	sp, sp, #0x30
  40bbf0:	ret
  40bbf4:	sub	sp, sp, #0x20
  40bbf8:	stp	x29, x30, [sp, #16]
  40bbfc:	add	x29, sp, #0x10
  40bc00:	mov	w8, wzr
  40bc04:	str	x0, [sp, #8]
  40bc08:	str	x1, [sp]
  40bc0c:	ldr	x0, [sp, #8]
  40bc10:	ldr	x2, [sp]
  40bc14:	mov	w1, w8
  40bc18:	bl	406850 <safe_atou_full@plt>
  40bc1c:	ldp	x29, x30, [sp, #16]
  40bc20:	add	sp, sp, #0x20
  40bc24:	ret
  40bc28:	sub	sp, sp, #0xa0
  40bc2c:	stp	x29, x30, [sp, #144]
  40bc30:	add	x29, sp, #0x90
  40bc34:	mov	x8, xzr
  40bc38:	mov	w9, wzr
  40bc3c:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40bc40:	add	x10, x10, #0xe41
  40bc44:	add	x10, x10, #0x3
  40bc48:	sub	x1, x29, #0x30
  40bc4c:	stur	xzr, [x29, #-32]
  40bc50:	stur	xzr, [x29, #-24]
  40bc54:	stur	xzr, [x29, #-16]
  40bc58:	stur	x8, [x29, #-40]
  40bc5c:	mov	w0, w9
  40bc60:	str	x10, [sp, #40]
  40bc64:	bl	40c730 <safe_atollu@plt+0x5000>
  40bc68:	stur	w0, [x29, #-60]
  40bc6c:	ldur	w9, [x29, #-60]
  40bc70:	cmp	w9, #0x0
  40bc74:	cset	w9, ge  // ge = tcont
  40bc78:	tbnz	w9, #0, 40bc90 <safe_atollu@plt+0x4560>
  40bc7c:	ldur	w8, [x29, #-60]
  40bc80:	stur	w8, [x29, #-4]
  40bc84:	mov	w8, #0x1                   	// #1
  40bc88:	stur	w8, [x29, #-64]
  40bc8c:	b	40be98 <safe_atollu@plt+0x4768>
  40bc90:	ldur	x0, [x29, #-48]
  40bc94:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40bc98:	add	x1, x1, #0x164
  40bc9c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40bca0:	add	x2, x2, #0x17b
  40bca4:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40bca8:	add	x3, x3, #0x193
  40bcac:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40bcb0:	add	x4, x4, #0x1b2
  40bcb4:	sub	x5, x29, #0x20
  40bcb8:	sub	x6, x29, #0x28
  40bcbc:	bl	406860 <sd_bus_get_property_strv@plt>
  40bcc0:	stur	w0, [x29, #-60]
  40bcc4:	ldur	w8, [x29, #-60]
  40bcc8:	cmp	w8, #0x0
  40bccc:	cset	w8, ge  // ge = tcont
  40bcd0:	tbnz	w8, #0, 40bd94 <safe_atollu@plt+0x4664>
  40bcd4:	mov	w8, #0x3                   	// #3
  40bcd8:	stur	w8, [x29, #-68]
  40bcdc:	ldur	w8, [x29, #-60]
  40bce0:	str	w8, [sp, #72]
  40bce4:	str	wzr, [sp, #68]
  40bce8:	ldr	w0, [sp, #68]
  40bcec:	bl	4064d0 <log_get_max_level_realm@plt>
  40bcf0:	ldur	w8, [x29, #-68]
  40bcf4:	and	w8, w8, #0x7
  40bcf8:	cmp	w0, w8
  40bcfc:	b.lt	40bd64 <safe_atollu@plt+0x4634>  // b.tstop
  40bd00:	ldr	w8, [sp, #68]
  40bd04:	ldur	w9, [x29, #-68]
  40bd08:	orr	w0, w9, w8, lsl #10
  40bd0c:	ldr	w1, [sp, #72]
  40bd10:	ldur	w8, [x29, #-60]
  40bd14:	sub	x10, x29, #0x20
  40bd18:	str	w0, [sp, #36]
  40bd1c:	mov	x0, x10
  40bd20:	str	w1, [sp, #32]
  40bd24:	mov	w1, w8
  40bd28:	bl	406610 <bus_error_message@plt>
  40bd2c:	ldr	w8, [sp, #36]
  40bd30:	str	x0, [sp, #24]
  40bd34:	mov	w0, w8
  40bd38:	ldr	w1, [sp, #32]
  40bd3c:	ldr	x2, [sp, #40]
  40bd40:	mov	w3, #0x1ffb                	// #8187
  40bd44:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40bd48:	add	x4, x4, #0x1c4
  40bd4c:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40bd50:	add	x5, x5, #0x1db
  40bd54:	ldr	x6, [sp, #24]
  40bd58:	bl	4064e0 <log_internal_realm@plt>
  40bd5c:	str	w0, [sp, #20]
  40bd60:	b	40bd78 <safe_atollu@plt+0x4648>
  40bd64:	ldr	w0, [sp, #72]
  40bd68:	bl	4064f0 <abs@plt>
  40bd6c:	mov	w8, wzr
  40bd70:	subs	w8, w8, w0, uxtb
  40bd74:	str	w8, [sp, #20]
  40bd78:	ldr	w8, [sp, #20]
  40bd7c:	str	w8, [sp, #64]
  40bd80:	ldr	w8, [sp, #64]
  40bd84:	stur	w8, [x29, #-4]
  40bd88:	mov	w8, #0x1                   	// #1
  40bd8c:	stur	w8, [x29, #-64]
  40bd90:	b	40be98 <safe_atollu@plt+0x4768>
  40bd94:	ldur	x0, [x29, #-40]
  40bd98:	bl	40c9fc <safe_atollu@plt+0x52cc>
  40bd9c:	tbnz	w0, #0, 40bda4 <safe_atollu@plt+0x4674>
  40bda0:	b	40be38 <safe_atollu@plt+0x4708>
  40bda4:	mov	w8, #0x3                   	// #3
  40bda8:	str	w8, [sp, #60]
  40bdac:	mov	w8, #0x3d                  	// #61
  40bdb0:	movk	w8, #0x4000, lsl #16
  40bdb4:	str	w8, [sp, #56]
  40bdb8:	str	wzr, [sp, #52]
  40bdbc:	ldr	w0, [sp, #52]
  40bdc0:	bl	4064d0 <log_get_max_level_realm@plt>
  40bdc4:	ldr	w8, [sp, #60]
  40bdc8:	and	w8, w8, #0x7
  40bdcc:	cmp	w0, w8
  40bdd0:	b.lt	40be08 <safe_atollu@plt+0x46d8>  // b.tstop
  40bdd4:	ldr	w8, [sp, #52]
  40bdd8:	ldr	w9, [sp, #60]
  40bddc:	orr	w0, w9, w8, lsl #10
  40bde0:	ldr	w1, [sp, #56]
  40bde4:	ldr	x2, [sp, #40]
  40bde8:	mov	w3, #0x1ffe                	// #8190
  40bdec:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40bdf0:	add	x4, x4, #0x1c4
  40bdf4:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40bdf8:	add	x5, x5, #0x207
  40bdfc:	bl	4064e0 <log_internal_realm@plt>
  40be00:	str	w0, [sp, #16]
  40be04:	b	40be1c <safe_atollu@plt+0x46ec>
  40be08:	ldr	w0, [sp, #56]
  40be0c:	bl	4064f0 <abs@plt>
  40be10:	mov	w8, wzr
  40be14:	subs	w8, w8, w0, uxtb
  40be18:	str	w8, [sp, #16]
  40be1c:	ldr	w8, [sp, #16]
  40be20:	str	w8, [sp, #48]
  40be24:	ldr	w8, [sp, #48]
  40be28:	stur	w8, [x29, #-4]
  40be2c:	mov	w8, #0x1                   	// #1
  40be30:	stur	w8, [x29, #-64]
  40be34:	b	40be98 <safe_atollu@plt+0x4768>
  40be38:	ldur	x8, [x29, #-40]
  40be3c:	stur	x8, [x29, #-56]
  40be40:	ldur	x8, [x29, #-56]
  40be44:	mov	w9, #0x0                   	// #0
  40be48:	str	w9, [sp, #12]
  40be4c:	cbz	x8, 40be64 <safe_atollu@plt+0x4734>
  40be50:	ldur	x8, [x29, #-56]
  40be54:	ldr	x8, [x8]
  40be58:	cmp	x8, #0x0
  40be5c:	cset	w9, ne  // ne = any
  40be60:	str	w9, [sp, #12]
  40be64:	ldr	w8, [sp, #12]
  40be68:	tbnz	w8, #0, 40be70 <safe_atollu@plt+0x4740>
  40be6c:	b	40be8c <safe_atollu@plt+0x475c>
  40be70:	ldur	x8, [x29, #-56]
  40be74:	ldr	x0, [x8]
  40be78:	bl	406640 <puts@plt>
  40be7c:	ldur	x8, [x29, #-56]
  40be80:	add	x8, x8, #0x8
  40be84:	stur	x8, [x29, #-56]
  40be88:	b	40be40 <safe_atollu@plt+0x4710>
  40be8c:	stur	wzr, [x29, #-4]
  40be90:	mov	w8, #0x1                   	// #1
  40be94:	stur	w8, [x29, #-64]
  40be98:	sub	x0, x29, #0x28
  40be9c:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40bea0:	sub	x0, x29, #0x20
  40bea4:	bl	406620 <sd_bus_error_free@plt>
  40bea8:	ldur	w0, [x29, #-4]
  40beac:	ldp	x29, x30, [sp, #144]
  40beb0:	add	sp, sp, #0xa0
  40beb4:	ret
  40beb8:	sub	sp, sp, #0x20
  40bebc:	stp	x29, x30, [sp, #16]
  40bec0:	add	x29, sp, #0x10
  40bec4:	str	x0, [sp, #8]
  40bec8:	ldr	x0, [sp, #8]
  40becc:	bl	40bb00 <safe_atollu@plt+0x43d0>
  40bed0:	tbnz	w0, #0, 40bed8 <safe_atollu@plt+0x47a8>
  40bed4:	b	40bee4 <safe_atollu@plt+0x47b4>
  40bed8:	mov	x8, xzr
  40bedc:	str	x8, [sp]
  40bee0:	b	40beec <safe_atollu@plt+0x47bc>
  40bee4:	ldr	x8, [sp, #8]
  40bee8:	str	x8, [sp]
  40beec:	ldr	x8, [sp]
  40bef0:	mov	x0, x8
  40bef4:	ldp	x29, x30, [sp, #16]
  40bef8:	add	sp, sp, #0x20
  40befc:	ret
  40bf00:	sub	sp, sp, #0x100
  40bf04:	stp	x29, x30, [sp, #240]
  40bf08:	add	x29, sp, #0xf0
  40bf0c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40bf10:	add	x8, x8, #0x342
  40bf14:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40bf18:	add	x9, x9, #0x3c8
  40bf1c:	ldrb	w10, [x8]
  40bf20:	str	x8, [sp, #8]
  40bf24:	str	x9, [sp]
  40bf28:	tbnz	w10, #0, 40bf38 <safe_atollu@plt+0x4808>
  40bf2c:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40bf30:	add	x0, x0, #0x2a7
  40bf34:	bl	406640 <puts@plt>
  40bf38:	ldr	x8, [sp]
  40bf3c:	ldr	x0, [x8]
  40bf40:	bl	406760 <flockfile@plt>
  40bf44:	stur	wzr, [x29, #-4]
  40bf48:	ldur	w8, [x29, #-4]
  40bf4c:	cmp	w8, #0x7
  40bf50:	b.ge	40bfa0 <safe_atollu@plt+0x4870>  // b.tcont
  40bf54:	ldur	w0, [x29, #-4]
  40bf58:	bl	406870 <unit_load_state_to_string@plt>
  40bf5c:	stur	x0, [x29, #-16]
  40bf60:	ldur	x8, [x29, #-16]
  40bf64:	cbnz	x8, 40bf6c <safe_atollu@plt+0x483c>
  40bf68:	b	40bf90 <safe_atollu@plt+0x4860>
  40bf6c:	ldur	x0, [x29, #-16]
  40bf70:	ldr	x8, [sp]
  40bf74:	ldr	x1, [x8]
  40bf78:	bl	406780 <fputs_unlocked@plt>
  40bf7c:	ldr	x8, [sp]
  40bf80:	ldr	x1, [x8]
  40bf84:	mov	w9, #0xa                   	// #10
  40bf88:	mov	w0, w9
  40bf8c:	bl	406790 <fputc_unlocked@plt>
  40bf90:	ldur	w8, [x29, #-4]
  40bf94:	add	w8, w8, #0x1
  40bf98:	stur	w8, [x29, #-4]
  40bf9c:	b	40bf48 <safe_atollu@plt+0x4818>
  40bfa0:	ldr	x8, [sp]
  40bfa4:	ldr	x0, [x8]
  40bfa8:	bl	4067a0 <funlockfile@plt>
  40bfac:	ldr	x8, [sp, #8]
  40bfb0:	ldrb	w9, [x8]
  40bfb4:	tbnz	w9, #0, 40bfc4 <safe_atollu@plt+0x4894>
  40bfb8:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40bfbc:	add	x0, x0, #0x2c3
  40bfc0:	bl	406640 <puts@plt>
  40bfc4:	ldr	x8, [sp]
  40bfc8:	ldr	x0, [x8]
  40bfcc:	bl	406760 <flockfile@plt>
  40bfd0:	stur	wzr, [x29, #-20]
  40bfd4:	ldur	w8, [x29, #-20]
  40bfd8:	cmp	w8, #0x7
  40bfdc:	b.ge	40c02c <safe_atollu@plt+0x48fc>  // b.tcont
  40bfe0:	ldur	w0, [x29, #-20]
  40bfe4:	bl	406880 <unit_active_state_to_string@plt>
  40bfe8:	stur	x0, [x29, #-32]
  40bfec:	ldur	x8, [x29, #-32]
  40bff0:	cbnz	x8, 40bff8 <safe_atollu@plt+0x48c8>
  40bff4:	b	40c01c <safe_atollu@plt+0x48ec>
  40bff8:	ldur	x0, [x29, #-32]
  40bffc:	ldr	x8, [sp]
  40c000:	ldr	x1, [x8]
  40c004:	bl	406780 <fputs_unlocked@plt>
  40c008:	ldr	x8, [sp]
  40c00c:	ldr	x1, [x8]
  40c010:	mov	w9, #0xa                   	// #10
  40c014:	mov	w0, w9
  40c018:	bl	406790 <fputc_unlocked@plt>
  40c01c:	ldur	w8, [x29, #-20]
  40c020:	add	w8, w8, #0x1
  40c024:	stur	w8, [x29, #-20]
  40c028:	b	40bfd4 <safe_atollu@plt+0x48a4>
  40c02c:	ldr	x8, [sp]
  40c030:	ldr	x0, [x8]
  40c034:	bl	4067a0 <funlockfile@plt>
  40c038:	ldr	x8, [sp, #8]
  40c03c:	ldrb	w9, [x8]
  40c040:	tbnz	w9, #0, 40c050 <safe_atollu@plt+0x4920>
  40c044:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c048:	add	x0, x0, #0x2e2
  40c04c:	bl	406640 <puts@plt>
  40c050:	ldr	x8, [sp]
  40c054:	ldr	x0, [x8]
  40c058:	bl	406760 <flockfile@plt>
  40c05c:	stur	wzr, [x29, #-36]
  40c060:	ldur	w8, [x29, #-36]
  40c064:	cmp	w8, #0xc
  40c068:	b.ge	40c0b8 <safe_atollu@plt+0x4988>  // b.tcont
  40c06c:	ldur	w0, [x29, #-36]
  40c070:	bl	406890 <unit_file_state_to_string@plt>
  40c074:	stur	x0, [x29, #-48]
  40c078:	ldur	x8, [x29, #-48]
  40c07c:	cbnz	x8, 40c084 <safe_atollu@plt+0x4954>
  40c080:	b	40c0a8 <safe_atollu@plt+0x4978>
  40c084:	ldur	x0, [x29, #-48]
  40c088:	ldr	x8, [sp]
  40c08c:	ldr	x1, [x8]
  40c090:	bl	406780 <fputs_unlocked@plt>
  40c094:	ldr	x8, [sp]
  40c098:	ldr	x1, [x8]
  40c09c:	mov	w9, #0xa                   	// #10
  40c0a0:	mov	w0, w9
  40c0a4:	bl	406790 <fputc_unlocked@plt>
  40c0a8:	ldur	w8, [x29, #-36]
  40c0ac:	add	w8, w8, #0x1
  40c0b0:	stur	w8, [x29, #-36]
  40c0b4:	b	40c060 <safe_atollu@plt+0x4930>
  40c0b8:	ldr	x8, [sp]
  40c0bc:	ldr	x0, [x8]
  40c0c0:	bl	4067a0 <funlockfile@plt>
  40c0c4:	ldr	x8, [sp, #8]
  40c0c8:	ldrb	w9, [x8]
  40c0cc:	tbnz	w9, #0, 40c0dc <safe_atollu@plt+0x49ac>
  40c0d0:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c0d4:	add	x0, x0, #0x2ff
  40c0d8:	bl	406640 <puts@plt>
  40c0dc:	ldr	x8, [sp]
  40c0e0:	ldr	x0, [x8]
  40c0e4:	bl	406760 <flockfile@plt>
  40c0e8:	stur	wzr, [x29, #-52]
  40c0ec:	ldur	w8, [x29, #-52]
  40c0f0:	cmp	w8, #0x4
  40c0f4:	b.ge	40c144 <safe_atollu@plt+0x4a14>  // b.tcont
  40c0f8:	ldur	w0, [x29, #-52]
  40c0fc:	bl	4068a0 <automount_state_to_string@plt>
  40c100:	stur	x0, [x29, #-64]
  40c104:	ldur	x8, [x29, #-64]
  40c108:	cbnz	x8, 40c110 <safe_atollu@plt+0x49e0>
  40c10c:	b	40c134 <safe_atollu@plt+0x4a04>
  40c110:	ldur	x0, [x29, #-64]
  40c114:	ldr	x8, [sp]
  40c118:	ldr	x1, [x8]
  40c11c:	bl	406780 <fputs_unlocked@plt>
  40c120:	ldr	x8, [sp]
  40c124:	ldr	x1, [x8]
  40c128:	mov	w9, #0xa                   	// #10
  40c12c:	mov	w0, w9
  40c130:	bl	406790 <fputc_unlocked@plt>
  40c134:	ldur	w8, [x29, #-52]
  40c138:	add	w8, w8, #0x1
  40c13c:	stur	w8, [x29, #-52]
  40c140:	b	40c0ec <safe_atollu@plt+0x49bc>
  40c144:	ldr	x8, [sp]
  40c148:	ldr	x0, [x8]
  40c14c:	bl	4067a0 <funlockfile@plt>
  40c150:	ldr	x8, [sp, #8]
  40c154:	ldrb	w9, [x8]
  40c158:	tbnz	w9, #0, 40c168 <safe_atollu@plt+0x4a38>
  40c15c:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c160:	add	x0, x0, #0x324
  40c164:	bl	406640 <puts@plt>
  40c168:	ldr	x8, [sp]
  40c16c:	ldr	x0, [x8]
  40c170:	bl	406760 <flockfile@plt>
  40c174:	stur	wzr, [x29, #-68]
  40c178:	ldur	w8, [x29, #-68]
  40c17c:	cmp	w8, #0x3
  40c180:	b.ge	40c1d0 <safe_atollu@plt+0x4aa0>  // b.tcont
  40c184:	ldur	w0, [x29, #-68]
  40c188:	bl	4068b0 <device_state_to_string@plt>
  40c18c:	stur	x0, [x29, #-80]
  40c190:	ldur	x8, [x29, #-80]
  40c194:	cbnz	x8, 40c19c <safe_atollu@plt+0x4a6c>
  40c198:	b	40c1c0 <safe_atollu@plt+0x4a90>
  40c19c:	ldur	x0, [x29, #-80]
  40c1a0:	ldr	x8, [sp]
  40c1a4:	ldr	x1, [x8]
  40c1a8:	bl	406780 <fputs_unlocked@plt>
  40c1ac:	ldr	x8, [sp]
  40c1b0:	ldr	x1, [x8]
  40c1b4:	mov	w9, #0xa                   	// #10
  40c1b8:	mov	w0, w9
  40c1bc:	bl	406790 <fputc_unlocked@plt>
  40c1c0:	ldur	w8, [x29, #-68]
  40c1c4:	add	w8, w8, #0x1
  40c1c8:	stur	w8, [x29, #-68]
  40c1cc:	b	40c178 <safe_atollu@plt+0x4a48>
  40c1d0:	ldr	x8, [sp]
  40c1d4:	ldr	x0, [x8]
  40c1d8:	bl	4067a0 <funlockfile@plt>
  40c1dc:	ldr	x8, [sp, #8]
  40c1e0:	ldrb	w9, [x8]
  40c1e4:	tbnz	w9, #0, 40c1f4 <safe_atollu@plt+0x4ac4>
  40c1e8:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c1ec:	add	x0, x0, #0x346
  40c1f0:	bl	406640 <puts@plt>
  40c1f4:	ldr	x8, [sp]
  40c1f8:	ldr	x0, [x8]
  40c1fc:	bl	406760 <flockfile@plt>
  40c200:	stur	wzr, [x29, #-84]
  40c204:	ldur	w8, [x29, #-84]
  40c208:	cmp	w8, #0xc
  40c20c:	b.ge	40c25c <safe_atollu@plt+0x4b2c>  // b.tcont
  40c210:	ldur	w0, [x29, #-84]
  40c214:	bl	4068c0 <mount_state_to_string@plt>
  40c218:	stur	x0, [x29, #-96]
  40c21c:	ldur	x8, [x29, #-96]
  40c220:	cbnz	x8, 40c228 <safe_atollu@plt+0x4af8>
  40c224:	b	40c24c <safe_atollu@plt+0x4b1c>
  40c228:	ldur	x0, [x29, #-96]
  40c22c:	ldr	x8, [sp]
  40c230:	ldr	x1, [x8]
  40c234:	bl	406780 <fputs_unlocked@plt>
  40c238:	ldr	x8, [sp]
  40c23c:	ldr	x1, [x8]
  40c240:	mov	w9, #0xa                   	// #10
  40c244:	mov	w0, w9
  40c248:	bl	406790 <fputc_unlocked@plt>
  40c24c:	ldur	w8, [x29, #-84]
  40c250:	add	w8, w8, #0x1
  40c254:	stur	w8, [x29, #-84]
  40c258:	b	40c204 <safe_atollu@plt+0x4ad4>
  40c25c:	ldr	x8, [sp]
  40c260:	ldr	x0, [x8]
  40c264:	bl	4067a0 <funlockfile@plt>
  40c268:	ldr	x8, [sp, #8]
  40c26c:	ldrb	w9, [x8]
  40c270:	tbnz	w9, #0, 40c280 <safe_atollu@plt+0x4b50>
  40c274:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c278:	add	x0, x0, #0x367
  40c27c:	bl	406640 <puts@plt>
  40c280:	ldr	x8, [sp]
  40c284:	ldr	x0, [x8]
  40c288:	bl	406760 <flockfile@plt>
  40c28c:	stur	wzr, [x29, #-100]
  40c290:	ldur	w8, [x29, #-100]
  40c294:	cmp	w8, #0x4
  40c298:	b.ge	40c2e8 <safe_atollu@plt+0x4bb8>  // b.tcont
  40c29c:	ldur	w0, [x29, #-100]
  40c2a0:	bl	4068d0 <path_state_to_string@plt>
  40c2a4:	stur	x0, [x29, #-112]
  40c2a8:	ldur	x8, [x29, #-112]
  40c2ac:	cbnz	x8, 40c2b4 <safe_atollu@plt+0x4b84>
  40c2b0:	b	40c2d8 <safe_atollu@plt+0x4ba8>
  40c2b4:	ldur	x0, [x29, #-112]
  40c2b8:	ldr	x8, [sp]
  40c2bc:	ldr	x1, [x8]
  40c2c0:	bl	406780 <fputs_unlocked@plt>
  40c2c4:	ldr	x8, [sp]
  40c2c8:	ldr	x1, [x8]
  40c2cc:	mov	w9, #0xa                   	// #10
  40c2d0:	mov	w0, w9
  40c2d4:	bl	406790 <fputc_unlocked@plt>
  40c2d8:	ldur	w8, [x29, #-100]
  40c2dc:	add	w8, w8, #0x1
  40c2e0:	stur	w8, [x29, #-100]
  40c2e4:	b	40c290 <safe_atollu@plt+0x4b60>
  40c2e8:	ldr	x8, [sp]
  40c2ec:	ldr	x0, [x8]
  40c2f0:	bl	4067a0 <funlockfile@plt>
  40c2f4:	ldr	x8, [sp, #8]
  40c2f8:	ldrb	w9, [x8]
  40c2fc:	tbnz	w9, #0, 40c30c <safe_atollu@plt+0x4bdc>
  40c300:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c304:	add	x0, x0, #0x387
  40c308:	bl	406640 <puts@plt>
  40c30c:	ldr	x8, [sp]
  40c310:	ldr	x0, [x8]
  40c314:	bl	406760 <flockfile@plt>
  40c318:	stur	wzr, [x29, #-116]
  40c31c:	ldur	w8, [x29, #-116]
  40c320:	cmp	w8, #0x6
  40c324:	b.ge	40c374 <safe_atollu@plt+0x4c44>  // b.tcont
  40c328:	ldur	w0, [x29, #-116]
  40c32c:	bl	4068e0 <scope_state_to_string@plt>
  40c330:	str	x0, [sp, #112]
  40c334:	ldr	x8, [sp, #112]
  40c338:	cbnz	x8, 40c340 <safe_atollu@plt+0x4c10>
  40c33c:	b	40c364 <safe_atollu@plt+0x4c34>
  40c340:	ldr	x0, [sp, #112]
  40c344:	ldr	x8, [sp]
  40c348:	ldr	x1, [x8]
  40c34c:	bl	406780 <fputs_unlocked@plt>
  40c350:	ldr	x8, [sp]
  40c354:	ldr	x1, [x8]
  40c358:	mov	w9, #0xa                   	// #10
  40c35c:	mov	w0, w9
  40c360:	bl	406790 <fputc_unlocked@plt>
  40c364:	ldur	w8, [x29, #-116]
  40c368:	add	w8, w8, #0x1
  40c36c:	stur	w8, [x29, #-116]
  40c370:	b	40c31c <safe_atollu@plt+0x4bec>
  40c374:	ldr	x8, [sp]
  40c378:	ldr	x0, [x8]
  40c37c:	bl	4067a0 <funlockfile@plt>
  40c380:	ldr	x8, [sp, #8]
  40c384:	ldrb	w9, [x8]
  40c388:	tbnz	w9, #0, 40c398 <safe_atollu@plt+0x4c68>
  40c38c:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c390:	add	x0, x0, #0x3a8
  40c394:	bl	406640 <puts@plt>
  40c398:	ldr	x8, [sp]
  40c39c:	ldr	x0, [x8]
  40c3a0:	bl	406760 <flockfile@plt>
  40c3a4:	str	wzr, [sp, #108]
  40c3a8:	ldr	w8, [sp, #108]
  40c3ac:	cmp	w8, #0x12
  40c3b0:	b.ge	40c400 <safe_atollu@plt+0x4cd0>  // b.tcont
  40c3b4:	ldr	w0, [sp, #108]
  40c3b8:	bl	4068f0 <service_state_to_string@plt>
  40c3bc:	str	x0, [sp, #96]
  40c3c0:	ldr	x8, [sp, #96]
  40c3c4:	cbnz	x8, 40c3cc <safe_atollu@plt+0x4c9c>
  40c3c8:	b	40c3f0 <safe_atollu@plt+0x4cc0>
  40c3cc:	ldr	x0, [sp, #96]
  40c3d0:	ldr	x8, [sp]
  40c3d4:	ldr	x1, [x8]
  40c3d8:	bl	406780 <fputs_unlocked@plt>
  40c3dc:	ldr	x8, [sp]
  40c3e0:	ldr	x1, [x8]
  40c3e4:	mov	w9, #0xa                   	// #10
  40c3e8:	mov	w0, w9
  40c3ec:	bl	406790 <fputc_unlocked@plt>
  40c3f0:	ldr	w8, [sp, #108]
  40c3f4:	add	w8, w8, #0x1
  40c3f8:	str	w8, [sp, #108]
  40c3fc:	b	40c3a8 <safe_atollu@plt+0x4c78>
  40c400:	ldr	x8, [sp]
  40c404:	ldr	x0, [x8]
  40c408:	bl	4067a0 <funlockfile@plt>
  40c40c:	ldr	x8, [sp, #8]
  40c410:	ldrb	w9, [x8]
  40c414:	tbnz	w9, #0, 40c424 <safe_atollu@plt+0x4cf4>
  40c418:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c41c:	add	x0, x0, #0x3cb
  40c420:	bl	406640 <puts@plt>
  40c424:	ldr	x8, [sp]
  40c428:	ldr	x0, [x8]
  40c42c:	bl	406760 <flockfile@plt>
  40c430:	str	wzr, [sp, #92]
  40c434:	ldr	w8, [sp, #92]
  40c438:	cmp	w8, #0x2
  40c43c:	b.ge	40c48c <safe_atollu@plt+0x4d5c>  // b.tcont
  40c440:	ldr	w0, [sp, #92]
  40c444:	bl	406900 <slice_state_to_string@plt>
  40c448:	str	x0, [sp, #80]
  40c44c:	ldr	x8, [sp, #80]
  40c450:	cbnz	x8, 40c458 <safe_atollu@plt+0x4d28>
  40c454:	b	40c47c <safe_atollu@plt+0x4d4c>
  40c458:	ldr	x0, [sp, #80]
  40c45c:	ldr	x8, [sp]
  40c460:	ldr	x1, [x8]
  40c464:	bl	406780 <fputs_unlocked@plt>
  40c468:	ldr	x8, [sp]
  40c46c:	ldr	x1, [x8]
  40c470:	mov	w9, #0xa                   	// #10
  40c474:	mov	w0, w9
  40c478:	bl	406790 <fputc_unlocked@plt>
  40c47c:	ldr	w8, [sp, #92]
  40c480:	add	w8, w8, #0x1
  40c484:	str	w8, [sp, #92]
  40c488:	b	40c434 <safe_atollu@plt+0x4d04>
  40c48c:	ldr	x8, [sp]
  40c490:	ldr	x0, [x8]
  40c494:	bl	4067a0 <funlockfile@plt>
  40c498:	ldr	x8, [sp, #8]
  40c49c:	ldrb	w9, [x8]
  40c4a0:	tbnz	w9, #0, 40c4b0 <safe_atollu@plt+0x4d80>
  40c4a4:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c4a8:	add	x0, x0, #0x3ec
  40c4ac:	bl	406640 <puts@plt>
  40c4b0:	ldr	x8, [sp]
  40c4b4:	ldr	x0, [x8]
  40c4b8:	bl	406760 <flockfile@plt>
  40c4bc:	str	wzr, [sp, #76]
  40c4c0:	ldr	w8, [sp, #76]
  40c4c4:	cmp	w8, #0xe
  40c4c8:	b.ge	40c518 <safe_atollu@plt+0x4de8>  // b.tcont
  40c4cc:	ldr	w0, [sp, #76]
  40c4d0:	bl	406910 <socket_state_to_string@plt>
  40c4d4:	str	x0, [sp, #64]
  40c4d8:	ldr	x8, [sp, #64]
  40c4dc:	cbnz	x8, 40c4e4 <safe_atollu@plt+0x4db4>
  40c4e0:	b	40c508 <safe_atollu@plt+0x4dd8>
  40c4e4:	ldr	x0, [sp, #64]
  40c4e8:	ldr	x8, [sp]
  40c4ec:	ldr	x1, [x8]
  40c4f0:	bl	406780 <fputs_unlocked@plt>
  40c4f4:	ldr	x8, [sp]
  40c4f8:	ldr	x1, [x8]
  40c4fc:	mov	w9, #0xa                   	// #10
  40c500:	mov	w0, w9
  40c504:	bl	406790 <fputc_unlocked@plt>
  40c508:	ldr	w8, [sp, #76]
  40c50c:	add	w8, w8, #0x1
  40c510:	str	w8, [sp, #76]
  40c514:	b	40c4c0 <safe_atollu@plt+0x4d90>
  40c518:	ldr	x8, [sp]
  40c51c:	ldr	x0, [x8]
  40c520:	bl	4067a0 <funlockfile@plt>
  40c524:	ldr	x8, [sp, #8]
  40c528:	ldrb	w9, [x8]
  40c52c:	tbnz	w9, #0, 40c53c <safe_atollu@plt+0x4e0c>
  40c530:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c534:	add	x0, x0, #0x40e
  40c538:	bl	406640 <puts@plt>
  40c53c:	ldr	x8, [sp]
  40c540:	ldr	x0, [x8]
  40c544:	bl	406760 <flockfile@plt>
  40c548:	str	wzr, [sp, #60]
  40c54c:	ldr	w8, [sp, #60]
  40c550:	cmp	w8, #0x9
  40c554:	b.ge	40c5a4 <safe_atollu@plt+0x4e74>  // b.tcont
  40c558:	ldr	w0, [sp, #60]
  40c55c:	bl	406920 <swap_state_to_string@plt>
  40c560:	str	x0, [sp, #48]
  40c564:	ldr	x8, [sp, #48]
  40c568:	cbnz	x8, 40c570 <safe_atollu@plt+0x4e40>
  40c56c:	b	40c594 <safe_atollu@plt+0x4e64>
  40c570:	ldr	x0, [sp, #48]
  40c574:	ldr	x8, [sp]
  40c578:	ldr	x1, [x8]
  40c57c:	bl	406780 <fputs_unlocked@plt>
  40c580:	ldr	x8, [sp]
  40c584:	ldr	x1, [x8]
  40c588:	mov	w9, #0xa                   	// #10
  40c58c:	mov	w0, w9
  40c590:	bl	406790 <fputc_unlocked@plt>
  40c594:	ldr	w8, [sp, #60]
  40c598:	add	w8, w8, #0x1
  40c59c:	str	w8, [sp, #60]
  40c5a0:	b	40c54c <safe_atollu@plt+0x4e1c>
  40c5a4:	ldr	x8, [sp]
  40c5a8:	ldr	x0, [x8]
  40c5ac:	bl	4067a0 <funlockfile@plt>
  40c5b0:	ldr	x8, [sp, #8]
  40c5b4:	ldrb	w9, [x8]
  40c5b8:	tbnz	w9, #0, 40c5c8 <safe_atollu@plt+0x4e98>
  40c5bc:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c5c0:	add	x0, x0, #0x42e
  40c5c4:	bl	406640 <puts@plt>
  40c5c8:	ldr	x8, [sp]
  40c5cc:	ldr	x0, [x8]
  40c5d0:	bl	406760 <flockfile@plt>
  40c5d4:	str	wzr, [sp, #44]
  40c5d8:	ldr	w8, [sp, #44]
  40c5dc:	cmp	w8, #0x2
  40c5e0:	b.ge	40c630 <safe_atollu@plt+0x4f00>  // b.tcont
  40c5e4:	ldr	w0, [sp, #44]
  40c5e8:	bl	406930 <target_state_to_string@plt>
  40c5ec:	str	x0, [sp, #32]
  40c5f0:	ldr	x8, [sp, #32]
  40c5f4:	cbnz	x8, 40c5fc <safe_atollu@plt+0x4ecc>
  40c5f8:	b	40c620 <safe_atollu@plt+0x4ef0>
  40c5fc:	ldr	x0, [sp, #32]
  40c600:	ldr	x8, [sp]
  40c604:	ldr	x1, [x8]
  40c608:	bl	406780 <fputs_unlocked@plt>
  40c60c:	ldr	x8, [sp]
  40c610:	ldr	x1, [x8]
  40c614:	mov	w9, #0xa                   	// #10
  40c618:	mov	w0, w9
  40c61c:	bl	406790 <fputc_unlocked@plt>
  40c620:	ldr	w8, [sp, #44]
  40c624:	add	w8, w8, #0x1
  40c628:	str	w8, [sp, #44]
  40c62c:	b	40c5d8 <safe_atollu@plt+0x4ea8>
  40c630:	ldr	x8, [sp]
  40c634:	ldr	x0, [x8]
  40c638:	bl	4067a0 <funlockfile@plt>
  40c63c:	ldr	x8, [sp, #8]
  40c640:	ldrb	w9, [x8]
  40c644:	tbnz	w9, #0, 40c654 <safe_atollu@plt+0x4f24>
  40c648:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c64c:	add	x0, x0, #0x450
  40c650:	bl	406640 <puts@plt>
  40c654:	ldr	x8, [sp]
  40c658:	ldr	x0, [x8]
  40c65c:	bl	406760 <flockfile@plt>
  40c660:	str	wzr, [sp, #28]
  40c664:	ldr	w8, [sp, #28]
  40c668:	cmp	w8, #0x5
  40c66c:	b.ge	40c6bc <safe_atollu@plt+0x4f8c>  // b.tcont
  40c670:	ldr	w0, [sp, #28]
  40c674:	bl	406940 <timer_state_to_string@plt>
  40c678:	str	x0, [sp, #16]
  40c67c:	ldr	x8, [sp, #16]
  40c680:	cbnz	x8, 40c688 <safe_atollu@plt+0x4f58>
  40c684:	b	40c6ac <safe_atollu@plt+0x4f7c>
  40c688:	ldr	x0, [sp, #16]
  40c68c:	ldr	x8, [sp]
  40c690:	ldr	x1, [x8]
  40c694:	bl	406780 <fputs_unlocked@plt>
  40c698:	ldr	x8, [sp]
  40c69c:	ldr	x1, [x8]
  40c6a0:	mov	w9, #0xa                   	// #10
  40c6a4:	mov	w0, w9
  40c6a8:	bl	406790 <fputc_unlocked@plt>
  40c6ac:	ldr	w8, [sp, #28]
  40c6b0:	add	w8, w8, #0x1
  40c6b4:	str	w8, [sp, #28]
  40c6b8:	b	40c664 <safe_atollu@plt+0x4f34>
  40c6bc:	ldr	x8, [sp]
  40c6c0:	ldr	x0, [x8]
  40c6c4:	bl	4067a0 <funlockfile@plt>
  40c6c8:	ldp	x29, x30, [sp, #240]
  40c6cc:	add	sp, sp, #0x100
  40c6d0:	ret
  40c6d4:	sub	sp, sp, #0x20
  40c6d8:	stp	x29, x30, [sp, #16]
  40c6dc:	add	x29, sp, #0x10
  40c6e0:	bl	406950 <underline_enabled@plt>
  40c6e4:	tbnz	w0, #0, 40c6ec <safe_atollu@plt+0x4fbc>
  40c6e8:	b	40c6fc <safe_atollu@plt+0x4fcc>
  40c6ec:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  40c6f0:	add	x8, x8, #0x13f
  40c6f4:	str	x8, [sp, #8]
  40c6f8:	b	40c71c <safe_atollu@plt+0x4fec>
  40c6fc:	bl	406820 <colors_enabled@plt>
  40c700:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  40c704:	add	x8, x8, #0xe40
  40c708:	adrp	x9, 436000 <safe_atollu@plt+0x2e8d0>
  40c70c:	add	x9, x9, #0x1e5
  40c710:	tst	w0, #0x1
  40c714:	csel	x8, x9, x8, ne  // ne = any
  40c718:	str	x8, [sp, #8]
  40c71c:	ldr	x8, [sp, #8]
  40c720:	mov	x0, x8
  40c724:	ldp	x29, x30, [sp, #16]
  40c728:	add	sp, sp, #0x20
  40c72c:	ret
  40c730:	sub	sp, sp, #0x60
  40c734:	stp	x29, x30, [sp, #80]
  40c738:	add	x29, sp, #0x50
  40c73c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40c740:	add	x8, x8, #0x358
  40c744:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40c748:	add	x9, x9, #0x390
  40c74c:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40c750:	add	x10, x10, #0xe41
  40c754:	add	x10, x10, #0x3
  40c758:	stur	w0, [x29, #-8]
  40c75c:	stur	x1, [x29, #-16]
  40c760:	str	x8, [sp, #32]
  40c764:	str	x9, [sp, #24]
  40c768:	str	x10, [sp, #16]
  40c76c:	ldur	w8, [x29, #-8]
  40c770:	cmp	w8, #0x2
  40c774:	cset	w8, cc  // cc = lo, ul, last
  40c778:	mov	w9, #0x1                   	// #1
  40c77c:	eor	w8, w8, #0x1
  40c780:	eor	w8, w8, w9
  40c784:	eor	w8, w8, w9
  40c788:	and	w8, w8, #0x1
  40c78c:	mov	w0, w8
  40c790:	sxtw	x10, w0
  40c794:	cbz	x10, 40c7bc <safe_atollu@plt+0x508c>
  40c798:	mov	w8, wzr
  40c79c:	mov	w0, w8
  40c7a0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40c7a4:	add	x1, x1, #0x22a
  40c7a8:	ldr	x2, [sp, #16]
  40c7ac:	mov	w3, #0xcb                  	// #203
  40c7b0:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40c7b4:	add	x4, x4, #0x241
  40c7b8:	bl	406540 <log_assert_failed_realm@plt>
  40c7bc:	ldur	x8, [x29, #-16]
  40c7c0:	cmp	x8, #0x0
  40c7c4:	cset	w9, ne  // ne = any
  40c7c8:	mov	w10, #0x1                   	// #1
  40c7cc:	eor	w9, w9, #0x1
  40c7d0:	eor	w9, w9, w10
  40c7d4:	eor	w9, w9, w10
  40c7d8:	and	w9, w9, #0x1
  40c7dc:	mov	w0, w9
  40c7e0:	sxtw	x8, w0
  40c7e4:	cbz	x8, 40c80c <safe_atollu@plt+0x50dc>
  40c7e8:	mov	w8, wzr
  40c7ec:	mov	w0, w8
  40c7f0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40c7f4:	add	x1, x1, #0x266
  40c7f8:	ldr	x2, [sp, #16]
  40c7fc:	mov	w3, #0xcc                  	// #204
  40c800:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40c804:	add	x4, x4, #0x241
  40c808:	bl	406540 <log_assert_failed_realm@plt>
  40c80c:	ldr	x8, [sp, #32]
  40c810:	ldr	w9, [x8]
  40c814:	cbz	w9, 40c81c <safe_atollu@plt+0x50ec>
  40c818:	stur	wzr, [x29, #-8]
  40c81c:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  40c820:	add	x0, x0, #0x26a
  40c824:	bl	406960 <getenv_bool@plt>
  40c828:	cmp	w0, #0x0
  40c82c:	cset	w8, le
  40c830:	tbnz	w8, #0, 40c838 <safe_atollu@plt+0x5108>
  40c834:	stur	wzr, [x29, #-8]
  40c838:	ldur	w8, [x29, #-8]
  40c83c:	mov	w9, w8
  40c840:	mov	x10, #0x8                   	// #8
  40c844:	mul	x9, x10, x9
  40c848:	ldr	x10, [sp, #24]
  40c84c:	add	x9, x10, x9
  40c850:	ldr	x9, [x9]
  40c854:	cbnz	x9, 40c9c4 <safe_atollu@plt+0x5294>
  40c858:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40c85c:	add	x8, x8, #0x33c
  40c860:	ldr	w9, [x8]
  40c864:	cmp	w9, #0x0
  40c868:	cset	w9, ne  // ne = any
  40c86c:	and	w9, w9, #0x1
  40c870:	sturb	w9, [x29, #-21]
  40c874:	ldur	w9, [x29, #-8]
  40c878:	cmp	w9, #0x1
  40c87c:	b.ne	40c8c0 <safe_atollu@plt+0x5190>  // b.any
  40c880:	ldr	x8, [sp, #32]
  40c884:	ldr	w0, [x8]
  40c888:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40c88c:	add	x9, x9, #0x360
  40c890:	ldr	x1, [x9]
  40c894:	ldurb	w10, [x29, #-21]
  40c898:	ldur	w11, [x29, #-8]
  40c89c:	mov	w9, w11
  40c8a0:	mov	x12, #0x8                   	// #8
  40c8a4:	mul	x9, x12, x9
  40c8a8:	ldr	x12, [sp, #24]
  40c8ac:	add	x3, x12, x9
  40c8b0:	and	w2, w10, #0x1
  40c8b4:	bl	406970 <bus_connect_transport_systemd@plt>
  40c8b8:	stur	w0, [x29, #-20]
  40c8bc:	b	40c8fc <safe_atollu@plt+0x51cc>
  40c8c0:	ldr	x8, [sp, #32]
  40c8c4:	ldr	w0, [x8]
  40c8c8:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40c8cc:	add	x9, x9, #0x360
  40c8d0:	ldr	x1, [x9]
  40c8d4:	ldurb	w10, [x29, #-21]
  40c8d8:	ldur	w11, [x29, #-8]
  40c8dc:	mov	w9, w11
  40c8e0:	mov	x12, #0x8                   	// #8
  40c8e4:	mul	x9, x12, x9
  40c8e8:	ldr	x12, [sp, #24]
  40c8ec:	add	x3, x12, x9
  40c8f0:	and	w2, w10, #0x1
  40c8f4:	bl	406980 <bus_connect_transport@plt>
  40c8f8:	stur	w0, [x29, #-20]
  40c8fc:	ldur	w8, [x29, #-20]
  40c900:	cmp	w8, #0x0
  40c904:	cset	w8, ge  // ge = tcont
  40c908:	tbnz	w8, #0, 40c994 <safe_atollu@plt+0x5264>
  40c90c:	mov	w8, #0x3                   	// #3
  40c910:	stur	w8, [x29, #-28]
  40c914:	ldur	w8, [x29, #-20]
  40c918:	stur	w8, [x29, #-32]
  40c91c:	stur	wzr, [x29, #-36]
  40c920:	ldur	w0, [x29, #-36]
  40c924:	bl	4064d0 <log_get_max_level_realm@plt>
  40c928:	ldur	w8, [x29, #-28]
  40c92c:	and	w8, w8, #0x7
  40c930:	cmp	w0, w8
  40c934:	b.lt	40c96c <safe_atollu@plt+0x523c>  // b.tstop
  40c938:	ldur	w8, [x29, #-36]
  40c93c:	ldur	w9, [x29, #-28]
  40c940:	orr	w0, w9, w8, lsl #10
  40c944:	ldur	w1, [x29, #-32]
  40c948:	ldr	x2, [sp, #16]
  40c94c:	mov	w3, #0xdf                  	// #223
  40c950:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40c954:	add	x4, x4, #0x27e
  40c958:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40c95c:	add	x5, x5, #0x28a
  40c960:	bl	4064e0 <log_internal_realm@plt>
  40c964:	str	w0, [sp, #12]
  40c968:	b	40c980 <safe_atollu@plt+0x5250>
  40c96c:	ldur	w0, [x29, #-32]
  40c970:	bl	4064f0 <abs@plt>
  40c974:	mov	w8, wzr
  40c978:	subs	w8, w8, w0, uxtb
  40c97c:	str	w8, [sp, #12]
  40c980:	ldr	w8, [sp, #12]
  40c984:	str	w8, [sp, #40]
  40c988:	ldr	w8, [sp, #40]
  40c98c:	stur	w8, [x29, #-4]
  40c990:	b	40c9ec <safe_atollu@plt+0x52bc>
  40c994:	ldur	w8, [x29, #-8]
  40c998:	mov	w9, w8
  40c99c:	mov	x10, #0x8                   	// #8
  40c9a0:	mul	x9, x10, x9
  40c9a4:	ldr	x10, [sp, #24]
  40c9a8:	add	x9, x10, x9
  40c9ac:	ldr	x0, [x9]
  40c9b0:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40c9b4:	add	x9, x9, #0x330
  40c9b8:	ldrb	w8, [x9]
  40c9bc:	and	w1, w8, #0x1
  40c9c0:	bl	406990 <sd_bus_set_allow_interactive_authorization@plt>
  40c9c4:	ldur	w8, [x29, #-8]
  40c9c8:	mov	w9, w8
  40c9cc:	mov	x10, #0x8                   	// #8
  40c9d0:	mul	x9, x10, x9
  40c9d4:	ldr	x10, [sp, #24]
  40c9d8:	add	x9, x10, x9
  40c9dc:	ldr	x9, [x9]
  40c9e0:	ldur	x11, [x29, #-16]
  40c9e4:	str	x9, [x11]
  40c9e8:	stur	wzr, [x29, #-4]
  40c9ec:	ldur	w0, [x29, #-4]
  40c9f0:	ldp	x29, x30, [sp, #80]
  40c9f4:	add	sp, sp, #0x60
  40c9f8:	ret
  40c9fc:	sub	sp, sp, #0x10
  40ca00:	str	x0, [sp, #8]
  40ca04:	ldr	x8, [sp, #8]
  40ca08:	mov	w9, #0x1                   	// #1
  40ca0c:	str	w9, [sp, #4]
  40ca10:	cbz	x8, 40ca2c <safe_atollu@plt+0x52fc>
  40ca14:	ldr	x8, [sp, #8]
  40ca18:	ldr	x8, [x8]
  40ca1c:	cmp	x8, #0x0
  40ca20:	cset	w9, ne  // ne = any
  40ca24:	eor	w9, w9, #0x1
  40ca28:	str	w9, [sp, #4]
  40ca2c:	ldr	w8, [sp, #4]
  40ca30:	and	w0, w8, #0x1
  40ca34:	add	sp, sp, #0x10
  40ca38:	ret
  40ca3c:	sub	sp, sp, #0x70
  40ca40:	stp	x29, x30, [sp, #96]
  40ca44:	add	x29, sp, #0x60
  40ca48:	mov	x8, xzr
  40ca4c:	mov	w9, #0x1                   	// #1
  40ca50:	add	x10, sp, #0x28
  40ca54:	stur	w0, [x29, #-8]
  40ca58:	stur	x1, [x29, #-16]
  40ca5c:	stur	x2, [x29, #-24]
  40ca60:	stur	x8, [x29, #-32]
  40ca64:	stur	x8, [x29, #-40]
  40ca68:	str	x8, [sp, #48]
  40ca6c:	mov	w0, w9
  40ca70:	mov	x1, x10
  40ca74:	bl	40c730 <safe_atollu@plt+0x5000>
  40ca78:	str	w0, [sp, #36]
  40ca7c:	ldr	w9, [sp, #36]
  40ca80:	cmp	w9, #0x0
  40ca84:	cset	w9, ge  // ge = tcont
  40ca88:	tbnz	w9, #0, 40caa0 <safe_atollu@plt+0x5370>
  40ca8c:	ldr	w8, [sp, #36]
  40ca90:	stur	w8, [x29, #-4]
  40ca94:	mov	w8, #0x1                   	// #1
  40ca98:	str	w8, [sp, #32]
  40ca9c:	b	40cb48 <safe_atollu@plt+0x5418>
  40caa0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40caa4:	add	x8, x8, #0x344
  40caa8:	ldr	w0, [x8]
  40caac:	bl	406830 <pager_open@plt>
  40cab0:	ldr	x8, [sp, #40]
  40cab4:	ldur	x9, [x29, #-16]
  40cab8:	mov	x0, x9
  40cabc:	mov	x1, #0x1                   	// #1
  40cac0:	str	x8, [sp, #16]
  40cac4:	bl	4069a0 <strv_skip@plt>
  40cac8:	ldr	x8, [sp, #16]
  40cacc:	str	x0, [sp, #8]
  40cad0:	mov	x0, x8
  40cad4:	ldr	x1, [sp, #8]
  40cad8:	sub	x2, x29, #0x20
  40cadc:	sub	x3, x29, #0x28
  40cae0:	add	x4, sp, #0x30
  40cae4:	bl	418938 <safe_atollu@plt+0x11208>
  40cae8:	str	w0, [sp, #36]
  40caec:	ldr	w10, [sp, #36]
  40caf0:	cmp	w10, #0x0
  40caf4:	cset	w10, ge  // ge = tcont
  40caf8:	tbnz	w10, #0, 40cb10 <safe_atollu@plt+0x53e0>
  40cafc:	ldr	w8, [sp, #36]
  40cb00:	stur	w8, [x29, #-4]
  40cb04:	mov	w8, #0x1                   	// #1
  40cb08:	str	w8, [sp, #32]
  40cb0c:	b	40cb48 <safe_atollu@plt+0x5418>
  40cb10:	adrp	x8, 418000 <safe_atollu@plt+0x108d0>
  40cb14:	add	x8, x8, #0xef0
  40cb18:	str	x8, [sp, #24]
  40cb1c:	ldur	x0, [x29, #-32]
  40cb20:	ldrsw	x1, [sp, #36]
  40cb24:	ldr	x3, [sp, #24]
  40cb28:	mov	x2, #0x58                  	// #88
  40cb2c:	bl	41901c <safe_atollu@plt+0x118ec>
  40cb30:	ldur	x0, [x29, #-32]
  40cb34:	ldr	w1, [sp, #36]
  40cb38:	bl	4190c8 <safe_atollu@plt+0x11998>
  40cb3c:	stur	w0, [x29, #-4]
  40cb40:	mov	w9, #0x1                   	// #1
  40cb44:	str	w9, [sp, #32]
  40cb48:	add	x0, sp, #0x30
  40cb4c:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40cb50:	sub	x0, x29, #0x28
  40cb54:	bl	4188ec <safe_atollu@plt+0x111bc>
  40cb58:	sub	x0, x29, #0x20
  40cb5c:	bl	407e0c <safe_atollu@plt+0x6dc>
  40cb60:	ldur	w0, [x29, #-4]
  40cb64:	ldp	x29, x30, [sp, #96]
  40cb68:	add	sp, sp, #0x70
  40cb6c:	ret
  40cb70:	stp	x29, x30, [sp, #-32]!
  40cb74:	str	x28, [sp, #16]
  40cb78:	mov	x29, sp
  40cb7c:	sub	sp, sp, #0x280
  40cb80:	mov	x8, xzr
  40cb84:	mov	w9, #0x0                   	// #0
  40cb88:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40cb8c:	add	x10, x10, #0x2e8
  40cb90:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  40cb94:	add	x11, x11, #0xe41
  40cb98:	add	x11, x11, #0x3
  40cb9c:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  40cba0:	add	x12, x12, #0xdd4
  40cba4:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  40cba8:	add	x13, x13, #0x9eb
  40cbac:	adrp	x14, 439000 <safe_atollu@plt+0x318d0>
  40cbb0:	add	x14, x14, #0x8fe
  40cbb4:	stur	w0, [x29, #-8]
  40cbb8:	stur	x1, [x29, #-16]
  40cbbc:	stur	x2, [x29, #-24]
  40cbc0:	stur	x8, [x29, #-32]
  40cbc4:	stur	x8, [x29, #-40]
  40cbc8:	stur	xzr, [x29, #-56]
  40cbcc:	stur	wzr, [x29, #-60]
  40cbd0:	sturb	w9, [x29, #-85]
  40cbd4:	str	x10, [sp, #256]
  40cbd8:	str	x11, [sp, #248]
  40cbdc:	str	x12, [sp, #240]
  40cbe0:	str	x13, [sp, #232]
  40cbe4:	str	x14, [sp, #224]
  40cbe8:	bl	41ad04 <safe_atollu@plt+0x135d4>
  40cbec:	tbnz	w0, #0, 40cbf4 <safe_atollu@plt+0x54c4>
  40cbf0:	b	40ceb0 <safe_atollu@plt+0x5780>
  40cbf4:	adrp	x0, 44f000 <safe_atollu@plt+0x478d0>
  40cbf8:	add	x0, x0, #0xfe0
  40cbfc:	bl	4069b0 <internal_hashmap_new@plt>
  40cc00:	stur	x0, [x29, #-96]
  40cc04:	ldur	x8, [x29, #-96]
  40cc08:	cbnz	x8, 40cc34 <safe_atollu@plt+0x5504>
  40cc0c:	mov	w8, wzr
  40cc10:	mov	w0, w8
  40cc14:	ldr	x1, [sp, #248]
  40cc18:	mov	w2, #0x5f2                 	// #1522
  40cc1c:	ldr	x3, [sp, #240]
  40cc20:	bl	4066b0 <log_oom_internal@plt>
  40cc24:	stur	w0, [x29, #-4]
  40cc28:	mov	w8, #0x1                   	// #1
  40cc2c:	stur	w8, [x29, #-136]
  40cc30:	b	40d804 <safe_atollu@plt+0x60d4>
  40cc34:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40cc38:	add	x8, x8, #0x33c
  40cc3c:	ldr	w0, [x8]
  40cc40:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40cc44:	add	x8, x8, #0x2d8
  40cc48:	ldr	x1, [x8]
  40cc4c:	ldur	x2, [x29, #-96]
  40cc50:	ldr	x8, [sp, #256]
  40cc54:	ldr	x3, [x8]
  40cc58:	ldur	x9, [x29, #-16]
  40cc5c:	str	w0, [sp, #220]
  40cc60:	mov	x0, x9
  40cc64:	mov	x9, #0x1                   	// #1
  40cc68:	str	x1, [sp, #208]
  40cc6c:	mov	x1, x9
  40cc70:	str	x2, [sp, #200]
  40cc74:	str	x3, [sp, #192]
  40cc78:	bl	4069a0 <strv_skip@plt>
  40cc7c:	ldr	w10, [sp, #220]
  40cc80:	str	x0, [sp, #184]
  40cc84:	mov	w0, w10
  40cc88:	ldr	x1, [sp, #208]
  40cc8c:	ldr	x2, [sp, #200]
  40cc90:	ldr	x3, [sp, #192]
  40cc94:	ldr	x4, [sp, #184]
  40cc98:	bl	4069c0 <unit_file_get_list@plt>
  40cc9c:	stur	w0, [x29, #-84]
  40cca0:	ldur	w10, [x29, #-84]
  40cca4:	cmp	w10, #0x0
  40cca8:	cset	w10, ge  // ge = tcont
  40ccac:	tbnz	w10, #0, 40cd48 <safe_atollu@plt+0x5618>
  40ccb0:	ldur	x0, [x29, #-96]
  40ccb4:	bl	4069d0 <unit_file_list_free@plt>
  40ccb8:	mov	w8, #0x3                   	// #3
  40ccbc:	stur	w8, [x29, #-140]
  40ccc0:	ldur	w8, [x29, #-84]
  40ccc4:	stur	w8, [x29, #-144]
  40ccc8:	stur	wzr, [x29, #-148]
  40cccc:	ldur	w8, [x29, #-148]
  40ccd0:	mov	w0, w8
  40ccd4:	bl	4064d0 <log_get_max_level_realm@plt>
  40ccd8:	ldur	w8, [x29, #-140]
  40ccdc:	and	w8, w8, #0x7
  40cce0:	cmp	w0, w8
  40cce4:	b.lt	40cd18 <safe_atollu@plt+0x55e8>  // b.tstop
  40cce8:	ldur	w8, [x29, #-148]
  40ccec:	ldur	w9, [x29, #-140]
  40ccf0:	orr	w0, w9, w8, lsl #10
  40ccf4:	ldur	w1, [x29, #-144]
  40ccf8:	ldr	x2, [sp, #248]
  40ccfc:	mov	w3, #0x5f7                 	// #1527
  40cd00:	ldr	x4, [sp, #240]
  40cd04:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40cd08:	add	x5, x5, #0xde4
  40cd0c:	bl	4064e0 <log_internal_realm@plt>
  40cd10:	str	w0, [sp, #180]
  40cd14:	b	40cd2c <safe_atollu@plt+0x55fc>
  40cd18:	ldur	w0, [x29, #-144]
  40cd1c:	bl	4064f0 <abs@plt>
  40cd20:	mov	w8, wzr
  40cd24:	subs	w8, w8, w0, uxtb
  40cd28:	str	w8, [sp, #180]
  40cd2c:	ldr	w8, [sp, #180]
  40cd30:	stur	w8, [x29, #-152]
  40cd34:	ldur	w8, [x29, #-152]
  40cd38:	stur	w8, [x29, #-4]
  40cd3c:	mov	w8, #0x1                   	// #1
  40cd40:	stur	w8, [x29, #-136]
  40cd44:	b	40d804 <safe_atollu@plt+0x60d4>
  40cd48:	ldur	x0, [x29, #-96]
  40cd4c:	bl	41addc <safe_atollu@plt+0x136ac>
  40cd50:	stur	w0, [x29, #-132]
  40cd54:	ldur	w8, [x29, #-132]
  40cd58:	str	w8, [sp, #176]
  40cd5c:	cbz	w8, 40cd6c <safe_atollu@plt+0x563c>
  40cd60:	ldr	w8, [sp, #176]
  40cd64:	str	w8, [sp, #172]
  40cd68:	b	40cd74 <safe_atollu@plt+0x5644>
  40cd6c:	mov	w8, #0x1                   	// #1
  40cd70:	str	w8, [sp, #172]
  40cd74:	ldr	w8, [sp, #172]
  40cd78:	mov	w9, w8
  40cd7c:	ubfx	x1, x9, #0, #32
  40cd80:	mov	x0, #0x10                  	// #16
  40cd84:	bl	41ae00 <safe_atollu@plt+0x136d0>
  40cd88:	stur	x0, [x29, #-40]
  40cd8c:	ldur	x9, [x29, #-40]
  40cd90:	cbnz	x9, 40cdc4 <safe_atollu@plt+0x5694>
  40cd94:	ldur	x0, [x29, #-96]
  40cd98:	bl	4069d0 <unit_file_list_free@plt>
  40cd9c:	mov	w8, wzr
  40cda0:	mov	w0, w8
  40cda4:	ldr	x1, [sp, #248]
  40cda8:	mov	w2, #0x5ff                 	// #1535
  40cdac:	ldr	x3, [sp, #240]
  40cdb0:	bl	4066b0 <log_oom_internal@plt>
  40cdb4:	stur	w0, [x29, #-4]
  40cdb8:	mov	w8, #0x1                   	// #1
  40cdbc:	stur	w8, [x29, #-136]
  40cdc0:	b	40d804 <safe_atollu@plt+0x60d4>
  40cdc4:	sub	x8, x29, #0xa8
  40cdc8:	mov	w9, #0xfffffffe            	// #-2
  40cdcc:	stur	w9, [x29, #-168]
  40cdd0:	mov	x10, xzr
  40cdd4:	str	x10, [x8, #8]
  40cdd8:	ldur	q0, [x29, #-168]
  40cddc:	stur	q0, [x29, #-128]
  40cde0:	ldur	x0, [x29, #-96]
  40cde4:	sub	x1, x29, #0x80
  40cde8:	sub	x2, x29, #0x68
  40cdec:	mov	x8, xzr
  40cdf0:	mov	x3, x8
  40cdf4:	bl	41ae7c <safe_atollu@plt+0x1374c>
  40cdf8:	tbnz	w0, #0, 40ce00 <safe_atollu@plt+0x56d0>
  40cdfc:	b	40ce4c <safe_atollu@plt+0x571c>
  40ce00:	ldur	x0, [x29, #-104]
  40ce04:	mov	x8, xzr
  40ce08:	mov	x1, x8
  40ce0c:	mov	x2, x8
  40ce10:	bl	41aebc <safe_atollu@plt+0x1378c>
  40ce14:	tbnz	w0, #0, 40ce1c <safe_atollu@plt+0x56ec>
  40ce18:	b	40cde0 <safe_atollu@plt+0x56b0>
  40ce1c:	ldur	x8, [x29, #-40]
  40ce20:	ldur	w9, [x29, #-60]
  40ce24:	mov	w10, w9
  40ce28:	mov	w9, w10
  40ce2c:	add	w9, w9, #0x1
  40ce30:	stur	w9, [x29, #-60]
  40ce34:	ldur	x11, [x29, #-104]
  40ce38:	ldr	q0, [x11]
  40ce3c:	str	q0, [x8, x10, lsl #4]
  40ce40:	ldur	x0, [x29, #-104]
  40ce44:	bl	406520 <free@plt>
  40ce48:	b	40cde0 <safe_atollu@plt+0x56b0>
  40ce4c:	ldur	w8, [x29, #-60]
  40ce50:	ldur	w9, [x29, #-132]
  40ce54:	cmp	w8, w9
  40ce58:	cset	w8, ls  // ls = plast
  40ce5c:	mov	w9, #0x1                   	// #1
  40ce60:	eor	w8, w8, #0x1
  40ce64:	eor	w8, w8, w9
  40ce68:	eor	w8, w8, w9
  40ce6c:	and	w8, w8, #0x1
  40ce70:	mov	w0, w8
  40ce74:	sxtw	x10, w0
  40ce78:	cbz	x10, 40cea0 <safe_atollu@plt+0x5770>
  40ce7c:	mov	w8, wzr
  40ce80:	mov	w0, w8
  40ce84:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40ce88:	add	x1, x1, #0xe05
  40ce8c:	ldr	x2, [sp, #248]
  40ce90:	mov	w3, #0x60a                 	// #1546
  40ce94:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40ce98:	add	x4, x4, #0xe12
  40ce9c:	bl	406540 <log_assert_failed_realm@plt>
  40cea0:	ldur	x0, [x29, #-96]
  40cea4:	bl	407e68 <safe_atollu@plt+0x738>
  40cea8:	stur	wzr, [x29, #-84]
  40ceac:	b	40d760 <safe_atollu@plt+0x6030>
  40ceb0:	mov	x8, xzr
  40ceb4:	stur	x8, [x29, #-176]
  40ceb8:	stur	xzr, [x29, #-200]
  40cebc:	stur	xzr, [x29, #-192]
  40cec0:	stur	xzr, [x29, #-184]
  40cec4:	mov	w0, #0x1                   	// #1
  40cec8:	sub	x1, x29, #0xd0
  40cecc:	bl	40c730 <safe_atollu@plt+0x5000>
  40ced0:	stur	w0, [x29, #-84]
  40ced4:	ldur	w9, [x29, #-84]
  40ced8:	cmp	w9, #0x0
  40cedc:	cset	w9, ge  // ge = tcont
  40cee0:	tbnz	w9, #0, 40cef8 <safe_atollu@plt+0x57c8>
  40cee4:	ldur	w8, [x29, #-84]
  40cee8:	stur	w8, [x29, #-4]
  40ceec:	mov	w8, #0x1                   	// #1
  40cef0:	stur	w8, [x29, #-136]
  40cef4:	b	40d738 <safe_atollu@plt+0x6008>
  40cef8:	ldur	x0, [x29, #-208]
  40cefc:	sub	x1, x29, #0xb0
  40cf00:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40cf04:	add	x2, x2, #0x888
  40cf08:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40cf0c:	add	x3, x3, #0x8a1
  40cf10:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40cf14:	add	x4, x4, #0x8bb
  40cf18:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40cf1c:	add	x5, x5, #0xe3c
  40cf20:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  40cf24:	stur	w0, [x29, #-84]
  40cf28:	ldur	w8, [x29, #-84]
  40cf2c:	cmp	w8, #0x0
  40cf30:	cset	w8, ge  // ge = tcont
  40cf34:	tbnz	w8, #0, 40cfc0 <safe_atollu@plt+0x5890>
  40cf38:	mov	w8, #0x3                   	// #3
  40cf3c:	stur	w8, [x29, #-212]
  40cf40:	ldur	w8, [x29, #-84]
  40cf44:	stur	w8, [x29, #-216]
  40cf48:	stur	wzr, [x29, #-220]
  40cf4c:	ldur	w0, [x29, #-220]
  40cf50:	bl	4064d0 <log_get_max_level_realm@plt>
  40cf54:	ldur	w8, [x29, #-212]
  40cf58:	and	w8, w8, #0x7
  40cf5c:	cmp	w0, w8
  40cf60:	b.lt	40cf90 <safe_atollu@plt+0x5860>  // b.tstop
  40cf64:	ldur	w8, [x29, #-220]
  40cf68:	ldur	w9, [x29, #-212]
  40cf6c:	orr	w0, w9, w8, lsl #10
  40cf70:	ldur	w1, [x29, #-216]
  40cf74:	ldr	x2, [sp, #248]
  40cf78:	mov	w3, #0x61f                 	// #1567
  40cf7c:	ldr	x4, [sp, #240]
  40cf80:	ldr	x5, [sp, #224]
  40cf84:	bl	4064e0 <log_internal_realm@plt>
  40cf88:	str	w0, [sp, #168]
  40cf8c:	b	40cfa4 <safe_atollu@plt+0x5874>
  40cf90:	ldur	w0, [x29, #-216]
  40cf94:	bl	4064f0 <abs@plt>
  40cf98:	mov	w8, wzr
  40cf9c:	subs	w8, w8, w0, uxtb
  40cfa0:	str	w8, [sp, #168]
  40cfa4:	ldr	w8, [sp, #168]
  40cfa8:	stur	w8, [x29, #-224]
  40cfac:	ldur	w8, [x29, #-224]
  40cfb0:	stur	w8, [x29, #-4]
  40cfb4:	mov	w8, #0x1                   	// #1
  40cfb8:	stur	w8, [x29, #-136]
  40cfbc:	b	40d738 <safe_atollu@plt+0x6008>
  40cfc0:	ldur	x0, [x29, #-176]
  40cfc4:	ldr	x8, [sp, #256]
  40cfc8:	ldr	x1, [x8]
  40cfcc:	bl	4069f0 <sd_bus_message_append_strv@plt>
  40cfd0:	stur	w0, [x29, #-84]
  40cfd4:	ldur	w9, [x29, #-84]
  40cfd8:	cmp	w9, #0x0
  40cfdc:	cset	w9, ge  // ge = tcont
  40cfe0:	tbnz	w9, #0, 40d06c <safe_atollu@plt+0x593c>
  40cfe4:	mov	w8, #0x3                   	// #3
  40cfe8:	stur	w8, [x29, #-228]
  40cfec:	ldur	w8, [x29, #-84]
  40cff0:	stur	w8, [x29, #-232]
  40cff4:	stur	wzr, [x29, #-236]
  40cff8:	ldur	w0, [x29, #-236]
  40cffc:	bl	4064d0 <log_get_max_level_realm@plt>
  40d000:	ldur	w8, [x29, #-228]
  40d004:	and	w8, w8, #0x7
  40d008:	cmp	w0, w8
  40d00c:	b.lt	40d03c <safe_atollu@plt+0x590c>  // b.tstop
  40d010:	ldur	w8, [x29, #-236]
  40d014:	ldur	w9, [x29, #-228]
  40d018:	orr	w0, w9, w8, lsl #10
  40d01c:	ldur	w1, [x29, #-232]
  40d020:	ldr	x2, [sp, #248]
  40d024:	mov	w3, #0x623                 	// #1571
  40d028:	ldr	x4, [sp, #240]
  40d02c:	ldr	x5, [sp, #224]
  40d030:	bl	4064e0 <log_internal_realm@plt>
  40d034:	str	w0, [sp, #164]
  40d038:	b	40d050 <safe_atollu@plt+0x5920>
  40d03c:	ldur	w0, [x29, #-232]
  40d040:	bl	4064f0 <abs@plt>
  40d044:	mov	w8, wzr
  40d048:	subs	w8, w8, w0, uxtb
  40d04c:	str	w8, [sp, #164]
  40d050:	ldr	w8, [sp, #164]
  40d054:	stur	w8, [x29, #-240]
  40d058:	ldur	w8, [x29, #-240]
  40d05c:	stur	w8, [x29, #-4]
  40d060:	mov	w8, #0x1                   	// #1
  40d064:	stur	w8, [x29, #-136]
  40d068:	b	40d738 <safe_atollu@plt+0x6008>
  40d06c:	ldur	x0, [x29, #-176]
  40d070:	ldur	x8, [x29, #-16]
  40d074:	str	x0, [sp, #152]
  40d078:	mov	x0, x8
  40d07c:	mov	x1, #0x1                   	// #1
  40d080:	bl	4069a0 <strv_skip@plt>
  40d084:	ldr	x8, [sp, #152]
  40d088:	str	x0, [sp, #144]
  40d08c:	mov	x0, x8
  40d090:	ldr	x1, [sp, #144]
  40d094:	bl	4069f0 <sd_bus_message_append_strv@plt>
  40d098:	stur	w0, [x29, #-84]
  40d09c:	ldur	w9, [x29, #-84]
  40d0a0:	cmp	w9, #0x0
  40d0a4:	cset	w9, ge  // ge = tcont
  40d0a8:	tbnz	w9, #0, 40d134 <safe_atollu@plt+0x5a04>
  40d0ac:	mov	w8, #0x3                   	// #3
  40d0b0:	stur	w8, [x29, #-244]
  40d0b4:	ldur	w8, [x29, #-84]
  40d0b8:	stur	w8, [x29, #-248]
  40d0bc:	stur	wzr, [x29, #-252]
  40d0c0:	ldur	w0, [x29, #-252]
  40d0c4:	bl	4064d0 <log_get_max_level_realm@plt>
  40d0c8:	ldur	w8, [x29, #-244]
  40d0cc:	and	w8, w8, #0x7
  40d0d0:	cmp	w0, w8
  40d0d4:	b.lt	40d104 <safe_atollu@plt+0x59d4>  // b.tstop
  40d0d8:	ldur	w8, [x29, #-252]
  40d0dc:	ldur	w9, [x29, #-244]
  40d0e0:	orr	w0, w9, w8, lsl #10
  40d0e4:	ldur	w1, [x29, #-248]
  40d0e8:	ldr	x2, [sp, #248]
  40d0ec:	mov	w3, #0x627                 	// #1575
  40d0f0:	ldr	x4, [sp, #240]
  40d0f4:	ldr	x5, [sp, #224]
  40d0f8:	bl	4064e0 <log_internal_realm@plt>
  40d0fc:	str	w0, [sp, #140]
  40d100:	b	40d118 <safe_atollu@plt+0x59e8>
  40d104:	ldur	w0, [x29, #-248]
  40d108:	bl	4064f0 <abs@plt>
  40d10c:	mov	w8, wzr
  40d110:	subs	w8, w8, w0, uxtb
  40d114:	str	w8, [sp, #140]
  40d118:	ldr	w8, [sp, #140]
  40d11c:	stur	w8, [x29, #-256]
  40d120:	ldur	w8, [x29, #-256]
  40d124:	stur	w8, [x29, #-4]
  40d128:	mov	w8, #0x1                   	// #1
  40d12c:	stur	w8, [x29, #-136]
  40d130:	b	40d738 <safe_atollu@plt+0x6008>
  40d134:	ldur	x0, [x29, #-208]
  40d138:	ldur	x1, [x29, #-176]
  40d13c:	mov	x8, xzr
  40d140:	mov	x2, x8
  40d144:	sub	x3, x29, #0xc8
  40d148:	sub	x4, x29, #0x20
  40d14c:	bl	406a00 <sd_bus_call@plt>
  40d150:	stur	w0, [x29, #-84]
  40d154:	ldur	w9, [x29, #-84]
  40d158:	cmp	w9, #0x0
  40d15c:	cset	w9, ge  // ge = tcont
  40d160:	tbnz	w9, #0, 40d32c <safe_atollu@plt+0x5bfc>
  40d164:	sub	x0, x29, #0xc8
  40d168:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40d16c:	add	x1, x1, #0x91f
  40d170:	bl	406a10 <sd_bus_error_has_name@plt>
  40d174:	cbz	w0, 40d32c <safe_atollu@plt+0x5bfc>
  40d178:	mov	w8, #0x1                   	// #1
  40d17c:	sturb	w8, [x29, #-85]
  40d180:	mov	w8, #0x7                   	// #7
  40d184:	str	w8, [sp, #380]
  40d188:	ldur	w8, [x29, #-84]
  40d18c:	str	w8, [sp, #376]
  40d190:	str	wzr, [sp, #372]
  40d194:	ldr	w0, [sp, #372]
  40d198:	bl	4064d0 <log_get_max_level_realm@plt>
  40d19c:	ldr	w8, [sp, #380]
  40d1a0:	and	w8, w8, #0x7
  40d1a4:	cmp	w0, w8
  40d1a8:	b.lt	40d20c <safe_atollu@plt+0x5adc>  // b.tstop
  40d1ac:	ldr	w8, [sp, #372]
  40d1b0:	ldr	w9, [sp, #380]
  40d1b4:	orr	w0, w9, w8, lsl #10
  40d1b8:	ldr	w1, [sp, #376]
  40d1bc:	ldur	w8, [x29, #-84]
  40d1c0:	sub	x10, x29, #0xc8
  40d1c4:	str	w0, [sp, #136]
  40d1c8:	mov	x0, x10
  40d1cc:	str	w1, [sp, #132]
  40d1d0:	mov	w1, w8
  40d1d4:	bl	406610 <bus_error_message@plt>
  40d1d8:	ldr	w8, [sp, #136]
  40d1dc:	str	x0, [sp, #120]
  40d1e0:	mov	w0, w8
  40d1e4:	ldr	w1, [sp, #132]
  40d1e8:	ldr	x2, [sp, #248]
  40d1ec:	mov	w3, #0x62d                 	// #1581
  40d1f0:	ldr	x4, [sp, #240]
  40d1f4:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40d1f8:	add	x5, x5, #0xe54
  40d1fc:	ldr	x6, [sp, #120]
  40d200:	bl	4064e0 <log_internal_realm@plt>
  40d204:	str	w0, [sp, #116]
  40d208:	b	40d220 <safe_atollu@plt+0x5af0>
  40d20c:	ldr	w0, [sp, #376]
  40d210:	bl	4064f0 <abs@plt>
  40d214:	mov	w8, wzr
  40d218:	subs	w8, w8, w0, uxtb
  40d21c:	str	w8, [sp, #116]
  40d220:	ldr	w8, [sp, #116]
  40d224:	str	w8, [sp, #368]
  40d228:	sub	x1, x29, #0xb0
  40d22c:	ldur	x0, [x29, #-176]
  40d230:	str	x1, [sp, #104]
  40d234:	bl	406a20 <sd_bus_message_unref@plt>
  40d238:	stur	x0, [x29, #-176]
  40d23c:	sub	x0, x29, #0xc8
  40d240:	bl	406620 <sd_bus_error_free@plt>
  40d244:	ldur	x0, [x29, #-208]
  40d248:	ldr	x1, [sp, #104]
  40d24c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40d250:	add	x2, x2, #0x888
  40d254:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40d258:	add	x3, x3, #0x8a1
  40d25c:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40d260:	add	x4, x4, #0x8bb
  40d264:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40d268:	add	x5, x5, #0xe99
  40d26c:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  40d270:	stur	w0, [x29, #-84]
  40d274:	ldur	w8, [x29, #-84]
  40d278:	cmp	w8, #0x0
  40d27c:	cset	w8, ge  // ge = tcont
  40d280:	tbnz	w8, #0, 40d30c <safe_atollu@plt+0x5bdc>
  40d284:	mov	w8, #0x3                   	// #3
  40d288:	str	w8, [sp, #364]
  40d28c:	ldur	w8, [x29, #-84]
  40d290:	str	w8, [sp, #360]
  40d294:	str	wzr, [sp, #356]
  40d298:	ldr	w0, [sp, #356]
  40d29c:	bl	4064d0 <log_get_max_level_realm@plt>
  40d2a0:	ldr	w8, [sp, #364]
  40d2a4:	and	w8, w8, #0x7
  40d2a8:	cmp	w0, w8
  40d2ac:	b.lt	40d2dc <safe_atollu@plt+0x5bac>  // b.tstop
  40d2b0:	ldr	w8, [sp, #356]
  40d2b4:	ldr	w9, [sp, #364]
  40d2b8:	orr	w0, w9, w8, lsl #10
  40d2bc:	ldr	w1, [sp, #360]
  40d2c0:	ldr	x2, [sp, #248]
  40d2c4:	mov	w3, #0x639                 	// #1593
  40d2c8:	ldr	x4, [sp, #240]
  40d2cc:	ldr	x5, [sp, #224]
  40d2d0:	bl	4064e0 <log_internal_realm@plt>
  40d2d4:	str	w0, [sp, #100]
  40d2d8:	b	40d2f0 <safe_atollu@plt+0x5bc0>
  40d2dc:	ldr	w0, [sp, #360]
  40d2e0:	bl	4064f0 <abs@plt>
  40d2e4:	mov	w8, wzr
  40d2e8:	subs	w8, w8, w0, uxtb
  40d2ec:	str	w8, [sp, #100]
  40d2f0:	ldr	w8, [sp, #100]
  40d2f4:	str	w8, [sp, #352]
  40d2f8:	ldr	w8, [sp, #352]
  40d2fc:	stur	w8, [x29, #-4]
  40d300:	mov	w8, #0x1                   	// #1
  40d304:	stur	w8, [x29, #-136]
  40d308:	b	40d738 <safe_atollu@plt+0x6008>
  40d30c:	ldur	x0, [x29, #-208]
  40d310:	ldur	x1, [x29, #-176]
  40d314:	mov	x8, xzr
  40d318:	mov	x2, x8
  40d31c:	sub	x3, x29, #0xc8
  40d320:	sub	x4, x29, #0x20
  40d324:	bl	406a00 <sd_bus_call@plt>
  40d328:	stur	w0, [x29, #-84]
  40d32c:	ldur	w8, [x29, #-84]
  40d330:	cmp	w8, #0x0
  40d334:	cset	w8, ge  // ge = tcont
  40d338:	tbnz	w8, #0, 40d3f8 <safe_atollu@plt+0x5cc8>
  40d33c:	mov	w8, #0x3                   	// #3
  40d340:	str	w8, [sp, #348]
  40d344:	ldur	w8, [x29, #-84]
  40d348:	str	w8, [sp, #344]
  40d34c:	str	wzr, [sp, #340]
  40d350:	ldr	w0, [sp, #340]
  40d354:	bl	4064d0 <log_get_max_level_realm@plt>
  40d358:	ldr	w8, [sp, #348]
  40d35c:	and	w8, w8, #0x7
  40d360:	cmp	w0, w8
  40d364:	b.lt	40d3c8 <safe_atollu@plt+0x5c98>  // b.tstop
  40d368:	ldr	w8, [sp, #340]
  40d36c:	ldr	w9, [sp, #348]
  40d370:	orr	w0, w9, w8, lsl #10
  40d374:	ldr	w1, [sp, #344]
  40d378:	ldur	w8, [x29, #-84]
  40d37c:	sub	x10, x29, #0xc8
  40d380:	str	w0, [sp, #96]
  40d384:	mov	x0, x10
  40d388:	str	w1, [sp, #92]
  40d38c:	mov	w1, w8
  40d390:	bl	406610 <bus_error_message@plt>
  40d394:	ldr	w8, [sp, #96]
  40d398:	str	x0, [sp, #80]
  40d39c:	mov	w0, w8
  40d3a0:	ldr	w1, [sp, #92]
  40d3a4:	ldr	x2, [sp, #248]
  40d3a8:	mov	w3, #0x63e                 	// #1598
  40d3ac:	ldr	x4, [sp, #240]
  40d3b0:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  40d3b4:	add	x5, x5, #0xea7
  40d3b8:	ldr	x6, [sp, #80]
  40d3bc:	bl	4064e0 <log_internal_realm@plt>
  40d3c0:	str	w0, [sp, #76]
  40d3c4:	b	40d3dc <safe_atollu@plt+0x5cac>
  40d3c8:	ldr	w0, [sp, #344]
  40d3cc:	bl	4064f0 <abs@plt>
  40d3d0:	mov	w8, wzr
  40d3d4:	subs	w8, w8, w0, uxtb
  40d3d8:	str	w8, [sp, #76]
  40d3dc:	ldr	w8, [sp, #76]
  40d3e0:	str	w8, [sp, #336]
  40d3e4:	ldr	w8, [sp, #336]
  40d3e8:	stur	w8, [x29, #-4]
  40d3ec:	mov	w8, #0x1                   	// #1
  40d3f0:	stur	w8, [x29, #-136]
  40d3f4:	b	40d738 <safe_atollu@plt+0x6008>
  40d3f8:	ldur	x0, [x29, #-32]
  40d3fc:	mov	w1, #0x61                  	// #97
  40d400:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40d404:	add	x2, x2, #0xec5
  40d408:	bl	406a30 <sd_bus_message_enter_container@plt>
  40d40c:	stur	w0, [x29, #-84]
  40d410:	ldur	w8, [x29, #-84]
  40d414:	cmp	w8, #0x0
  40d418:	cset	w8, ge  // ge = tcont
  40d41c:	tbnz	w8, #0, 40d4a8 <safe_atollu@plt+0x5d78>
  40d420:	mov	w8, #0x3                   	// #3
  40d424:	str	w8, [sp, #332]
  40d428:	ldur	w8, [x29, #-84]
  40d42c:	str	w8, [sp, #328]
  40d430:	str	wzr, [sp, #324]
  40d434:	ldr	w0, [sp, #324]
  40d438:	bl	4064d0 <log_get_max_level_realm@plt>
  40d43c:	ldr	w8, [sp, #332]
  40d440:	and	w8, w8, #0x7
  40d444:	cmp	w0, w8
  40d448:	b.lt	40d478 <safe_atollu@plt+0x5d48>  // b.tstop
  40d44c:	ldr	w8, [sp, #324]
  40d450:	ldr	w9, [sp, #332]
  40d454:	orr	w0, w9, w8, lsl #10
  40d458:	ldr	w1, [sp, #328]
  40d45c:	ldr	x2, [sp, #248]
  40d460:	mov	w3, #0x642                 	// #1602
  40d464:	ldr	x4, [sp, #240]
  40d468:	ldr	x5, [sp, #232]
  40d46c:	bl	4064e0 <log_internal_realm@plt>
  40d470:	str	w0, [sp, #72]
  40d474:	b	40d48c <safe_atollu@plt+0x5d5c>
  40d478:	ldr	w0, [sp, #328]
  40d47c:	bl	4064f0 <abs@plt>
  40d480:	mov	w8, wzr
  40d484:	subs	w8, w8, w0, uxtb
  40d488:	str	w8, [sp, #72]
  40d48c:	ldr	w8, [sp, #72]
  40d490:	str	w8, [sp, #320]
  40d494:	ldr	w8, [sp, #320]
  40d498:	stur	w8, [x29, #-4]
  40d49c:	mov	w8, #0x1                   	// #1
  40d4a0:	stur	w8, [x29, #-136]
  40d4a4:	b	40d738 <safe_atollu@plt+0x6008>
  40d4a8:	ldur	x0, [x29, #-32]
  40d4ac:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40d4b0:	add	x1, x1, #0xec5
  40d4b4:	sub	x2, x29, #0x50
  40d4b8:	sub	x3, x29, #0x48
  40d4bc:	bl	406a40 <sd_bus_message_read@plt>
  40d4c0:	stur	w0, [x29, #-84]
  40d4c4:	cmp	w0, #0x0
  40d4c8:	cset	w8, le
  40d4cc:	tbnz	w8, #0, 40d5f8 <safe_atollu@plt+0x5ec8>
  40d4d0:	ldur	w8, [x29, #-60]
  40d4d4:	add	w8, w8, #0x1
  40d4d8:	mov	w9, w8
  40d4dc:	ubfx	x2, x9, #0, #32
  40d4e0:	sub	x0, x29, #0x28
  40d4e4:	sub	x1, x29, #0x38
  40d4e8:	mov	x3, #0x10                  	// #16
  40d4ec:	bl	406a50 <greedy_realloc@plt>
  40d4f0:	cbnz	x0, 40d51c <safe_atollu@plt+0x5dec>
  40d4f4:	mov	w8, wzr
  40d4f8:	mov	w0, w8
  40d4fc:	ldr	x1, [sp, #248]
  40d500:	mov	w2, #0x647                 	// #1607
  40d504:	ldr	x3, [sp, #240]
  40d508:	bl	4066b0 <log_oom_internal@plt>
  40d50c:	stur	w0, [x29, #-4]
  40d510:	mov	w8, #0x1                   	// #1
  40d514:	stur	w8, [x29, #-136]
  40d518:	b	40d738 <safe_atollu@plt+0x6008>
  40d51c:	ldur	x8, [x29, #-40]
  40d520:	ldur	w9, [x29, #-60]
  40d524:	mov	w10, w9
  40d528:	mov	x11, #0x10                  	// #16
  40d52c:	ldur	x12, [x29, #-80]
  40d530:	str	x12, [sp, #304]
  40d534:	ldur	x0, [x29, #-72]
  40d538:	str	x8, [sp, #64]
  40d53c:	str	x10, [sp, #56]
  40d540:	str	x11, [sp, #48]
  40d544:	bl	406a60 <unit_file_state_from_string@plt>
  40d548:	str	w0, [sp, #312]
  40d54c:	ldr	q0, [sp, #304]
  40d550:	ldr	x8, [sp, #64]
  40d554:	ldr	x10, [sp, #56]
  40d558:	str	q0, [x8, x10, lsl #4]
  40d55c:	ldur	x11, [x29, #-40]
  40d560:	ldur	w9, [x29, #-60]
  40d564:	mov	w12, w9
  40d568:	ldr	x13, [sp, #48]
  40d56c:	mul	x12, x13, x12
  40d570:	add	x0, x11, x12
  40d574:	ldurb	w9, [x29, #-85]
  40d578:	str	x0, [sp, #40]
  40d57c:	tbnz	w9, #0, 40d584 <safe_atollu@plt+0x5e54>
  40d580:	b	40d594 <safe_atollu@plt+0x5e64>
  40d584:	ldr	x8, [sp, #256]
  40d588:	ldr	x9, [x8]
  40d58c:	str	x9, [sp, #32]
  40d590:	b	40d59c <safe_atollu@plt+0x5e6c>
  40d594:	mov	x8, xzr
  40d598:	str	x8, [sp, #32]
  40d59c:	ldr	x8, [sp, #32]
  40d5a0:	ldurb	w9, [x29, #-85]
  40d5a4:	str	x8, [sp, #24]
  40d5a8:	tbnz	w9, #0, 40d5b0 <safe_atollu@plt+0x5e80>
  40d5ac:	b	40d5c4 <safe_atollu@plt+0x5e94>
  40d5b0:	ldur	x0, [x29, #-16]
  40d5b4:	mov	x1, #0x1                   	// #1
  40d5b8:	bl	4069a0 <strv_skip@plt>
  40d5bc:	str	x0, [sp, #16]
  40d5c0:	b	40d5cc <safe_atollu@plt+0x5e9c>
  40d5c4:	mov	x8, xzr
  40d5c8:	str	x8, [sp, #16]
  40d5cc:	ldr	x8, [sp, #16]
  40d5d0:	ldr	x0, [sp, #40]
  40d5d4:	ldr	x1, [sp, #24]
  40d5d8:	mov	x2, x8
  40d5dc:	bl	41aebc <safe_atollu@plt+0x1378c>
  40d5e0:	tbnz	w0, #0, 40d5e8 <safe_atollu@plt+0x5eb8>
  40d5e4:	b	40d5f4 <safe_atollu@plt+0x5ec4>
  40d5e8:	ldur	w8, [x29, #-60]
  40d5ec:	add	w8, w8, #0x1
  40d5f0:	stur	w8, [x29, #-60]
  40d5f4:	b	40d4a8 <safe_atollu@plt+0x5d78>
  40d5f8:	ldur	w8, [x29, #-84]
  40d5fc:	cmp	w8, #0x0
  40d600:	cset	w8, ge  // ge = tcont
  40d604:	tbnz	w8, #0, 40d690 <safe_atollu@plt+0x5f60>
  40d608:	mov	w8, #0x3                   	// #3
  40d60c:	str	w8, [sp, #300]
  40d610:	ldur	w8, [x29, #-84]
  40d614:	str	w8, [sp, #296]
  40d618:	str	wzr, [sp, #292]
  40d61c:	ldr	w0, [sp, #292]
  40d620:	bl	4064d0 <log_get_max_level_realm@plt>
  40d624:	ldr	w8, [sp, #300]
  40d628:	and	w8, w8, #0x7
  40d62c:	cmp	w0, w8
  40d630:	b.lt	40d660 <safe_atollu@plt+0x5f30>  // b.tstop
  40d634:	ldr	w8, [sp, #292]
  40d638:	ldr	w9, [sp, #300]
  40d63c:	orr	w0, w9, w8, lsl #10
  40d640:	ldr	w1, [sp, #296]
  40d644:	ldr	x2, [sp, #248]
  40d648:	mov	w3, #0x655                 	// #1621
  40d64c:	ldr	x4, [sp, #240]
  40d650:	ldr	x5, [sp, #232]
  40d654:	bl	4064e0 <log_internal_realm@plt>
  40d658:	str	w0, [sp, #12]
  40d65c:	b	40d674 <safe_atollu@plt+0x5f44>
  40d660:	ldr	w0, [sp, #296]
  40d664:	bl	4064f0 <abs@plt>
  40d668:	mov	w8, wzr
  40d66c:	subs	w8, w8, w0, uxtb
  40d670:	str	w8, [sp, #12]
  40d674:	ldr	w8, [sp, #12]
  40d678:	str	w8, [sp, #288]
  40d67c:	ldr	w8, [sp, #288]
  40d680:	stur	w8, [x29, #-4]
  40d684:	mov	w8, #0x1                   	// #1
  40d688:	stur	w8, [x29, #-136]
  40d68c:	b	40d738 <safe_atollu@plt+0x6008>
  40d690:	ldur	x0, [x29, #-32]
  40d694:	bl	406a70 <sd_bus_message_exit_container@plt>
  40d698:	stur	w0, [x29, #-84]
  40d69c:	ldur	w8, [x29, #-84]
  40d6a0:	cmp	w8, #0x0
  40d6a4:	cset	w8, ge  // ge = tcont
  40d6a8:	tbnz	w8, #0, 40d734 <safe_atollu@plt+0x6004>
  40d6ac:	mov	w8, #0x3                   	// #3
  40d6b0:	str	w8, [sp, #284]
  40d6b4:	ldur	w8, [x29, #-84]
  40d6b8:	str	w8, [sp, #280]
  40d6bc:	str	wzr, [sp, #276]
  40d6c0:	ldr	w0, [sp, #276]
  40d6c4:	bl	4064d0 <log_get_max_level_realm@plt>
  40d6c8:	ldr	w8, [sp, #284]
  40d6cc:	and	w8, w8, #0x7
  40d6d0:	cmp	w0, w8
  40d6d4:	b.lt	40d704 <safe_atollu@plt+0x5fd4>  // b.tstop
  40d6d8:	ldr	w8, [sp, #276]
  40d6dc:	ldr	w9, [sp, #284]
  40d6e0:	orr	w0, w9, w8, lsl #10
  40d6e4:	ldr	w1, [sp, #280]
  40d6e8:	ldr	x2, [sp, #248]
  40d6ec:	mov	w3, #0x659                 	// #1625
  40d6f0:	ldr	x4, [sp, #240]
  40d6f4:	ldr	x5, [sp, #232]
  40d6f8:	bl	4064e0 <log_internal_realm@plt>
  40d6fc:	str	w0, [sp, #8]
  40d700:	b	40d718 <safe_atollu@plt+0x5fe8>
  40d704:	ldr	w0, [sp, #280]
  40d708:	bl	4064f0 <abs@plt>
  40d70c:	mov	w8, wzr
  40d710:	subs	w8, w8, w0, uxtb
  40d714:	str	w8, [sp, #8]
  40d718:	ldr	w8, [sp, #8]
  40d71c:	str	w8, [sp, #272]
  40d720:	ldr	w8, [sp, #272]
  40d724:	stur	w8, [x29, #-4]
  40d728:	mov	w8, #0x1                   	// #1
  40d72c:	stur	w8, [x29, #-136]
  40d730:	b	40d738 <safe_atollu@plt+0x6008>
  40d734:	stur	wzr, [x29, #-136]
  40d738:	sub	x0, x29, #0xc8
  40d73c:	bl	406620 <sd_bus_error_free@plt>
  40d740:	sub	x0, x29, #0xb0
  40d744:	bl	41a8c8 <safe_atollu@plt+0x13198>
  40d748:	ldur	w8, [x29, #-136]
  40d74c:	cmp	w8, #0x0
  40d750:	cset	w8, eq  // eq = none
  40d754:	eor	w8, w8, #0x1
  40d758:	tbnz	w8, #0, 40d804 <safe_atollu@plt+0x60d4>
  40d75c:	b	40d760 <safe_atollu@plt+0x6030>
  40d760:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40d764:	add	x8, x8, #0x344
  40d768:	ldr	w0, [x8]
  40d76c:	bl	406830 <pager_open@plt>
  40d770:	adrp	x8, 41b000 <safe_atollu@plt+0x138d0>
  40d774:	add	x8, x8, #0x50
  40d778:	str	x8, [sp, #264]
  40d77c:	ldur	x8, [x29, #-40]
  40d780:	ldur	w9, [x29, #-60]
  40d784:	mov	w1, w9
  40d788:	ldr	x3, [sp, #264]
  40d78c:	mov	x0, x8
  40d790:	mov	x2, #0x10                  	// #16
  40d794:	bl	41901c <safe_atollu@plt+0x118ec>
  40d798:	ldur	x0, [x29, #-40]
  40d79c:	ldur	w1, [x29, #-60]
  40d7a0:	bl	41b110 <safe_atollu@plt+0x139e0>
  40d7a4:	bl	41ad04 <safe_atollu@plt+0x135d4>
  40d7a8:	tbnz	w0, #0, 40d7b0 <safe_atollu@plt+0x6080>
  40d7ac:	b	40d7f8 <safe_atollu@plt+0x60c8>
  40d7b0:	ldur	x8, [x29, #-40]
  40d7b4:	stur	x8, [x29, #-48]
  40d7b8:	ldur	x8, [x29, #-48]
  40d7bc:	ldur	x9, [x29, #-40]
  40d7c0:	ldur	w10, [x29, #-60]
  40d7c4:	mov	w11, w10
  40d7c8:	mov	x12, #0x10                  	// #16
  40d7cc:	mul	x11, x12, x11
  40d7d0:	add	x9, x9, x11
  40d7d4:	cmp	x8, x9
  40d7d8:	b.cs	40d7f8 <safe_atollu@plt+0x60c8>  // b.hs, b.nlast
  40d7dc:	ldur	x8, [x29, #-48]
  40d7e0:	ldr	x0, [x8]
  40d7e4:	bl	406520 <free@plt>
  40d7e8:	ldur	x8, [x29, #-48]
  40d7ec:	add	x8, x8, #0x10
  40d7f0:	stur	x8, [x29, #-48]
  40d7f4:	b	40d7b8 <safe_atollu@plt+0x6088>
  40d7f8:	stur	wzr, [x29, #-4]
  40d7fc:	mov	w8, #0x1                   	// #1
  40d800:	stur	w8, [x29, #-136]
  40d804:	sub	x0, x29, #0x28
  40d808:	bl	407e0c <safe_atollu@plt+0x6dc>
  40d80c:	sub	x0, x29, #0x20
  40d810:	bl	41a8c8 <safe_atollu@plt+0x13198>
  40d814:	ldur	w0, [x29, #-4]
  40d818:	add	sp, sp, #0x280
  40d81c:	ldr	x28, [sp, #16]
  40d820:	ldp	x29, x30, [sp], #32
  40d824:	ret
  40d828:	sub	sp, sp, #0x100
  40d82c:	stp	x29, x30, [sp, #240]
  40d830:	add	x29, sp, #0xf0
  40d834:	mov	x8, xzr
  40d838:	mov	w9, #0x1                   	// #1
  40d83c:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40d840:	add	x10, x10, #0xe41
  40d844:	add	x10, x10, #0x3
  40d848:	sub	x11, x29, #0x70
  40d84c:	stur	w0, [x29, #-8]
  40d850:	stur	x1, [x29, #-16]
  40d854:	stur	x2, [x29, #-24]
  40d858:	stur	x8, [x29, #-32]
  40d85c:	stur	x8, [x29, #-40]
  40d860:	stur	x8, [x29, #-48]
  40d864:	stur	x8, [x29, #-56]
  40d868:	stur	x8, [x29, #-64]
  40d86c:	stur	wzr, [x29, #-84]
  40d870:	stur	xzr, [x29, #-96]
  40d874:	stur	wzr, [x29, #-100]
  40d878:	mov	w0, w9
  40d87c:	mov	x1, x11
  40d880:	str	x10, [sp, #32]
  40d884:	bl	40c730 <safe_atollu@plt+0x5000>
  40d888:	stur	w0, [x29, #-100]
  40d88c:	ldur	w9, [x29, #-100]
  40d890:	cmp	w9, #0x0
  40d894:	cset	w9, ge  // ge = tcont
  40d898:	tbnz	w9, #0, 40d8b0 <safe_atollu@plt+0x6180>
  40d89c:	ldur	w8, [x29, #-100]
  40d8a0:	stur	w8, [x29, #-4]
  40d8a4:	mov	w8, #0x1                   	// #1
  40d8a8:	stur	w8, [x29, #-116]
  40d8ac:	b	40dd08 <safe_atollu@plt+0x65d8>
  40d8b0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40d8b4:	add	x8, x8, #0x344
  40d8b8:	ldr	w0, [x8]
  40d8bc:	bl	406830 <pager_open@plt>
  40d8c0:	ldur	x8, [x29, #-112]
  40d8c4:	ldur	x9, [x29, #-16]
  40d8c8:	mov	x0, x9
  40d8cc:	mov	x1, #0x1                   	// #1
  40d8d0:	str	x8, [sp, #24]
  40d8d4:	bl	4069a0 <strv_skip@plt>
  40d8d8:	ldr	x8, [sp, #24]
  40d8dc:	str	x0, [sp, #16]
  40d8e0:	mov	x0, x8
  40d8e4:	ldr	x1, [sp, #16]
  40d8e8:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40d8ec:	add	x2, x2, #0xf8a
  40d8f0:	sub	x3, x29, #0x30
  40d8f4:	mov	x9, xzr
  40d8f8:	mov	x4, x9
  40d8fc:	bl	41b800 <safe_atollu@plt+0x140d0>
  40d900:	stur	w0, [x29, #-100]
  40d904:	ldur	w10, [x29, #-100]
  40d908:	cmp	w10, #0x0
  40d90c:	cset	w10, ge  // ge = tcont
  40d910:	tbnz	w10, #0, 40d928 <safe_atollu@plt+0x61f8>
  40d914:	ldur	w8, [x29, #-100]
  40d918:	stur	w8, [x29, #-4]
  40d91c:	mov	w8, #0x1                   	// #1
  40d920:	stur	w8, [x29, #-116]
  40d924:	b	40dd08 <safe_atollu@plt+0x65d8>
  40d928:	ldur	w8, [x29, #-8]
  40d92c:	cmp	w8, #0x1
  40d930:	b.eq	40d93c <safe_atollu@plt+0x620c>  // b.none
  40d934:	ldur	x8, [x29, #-48]
  40d938:	cbz	x8, 40dc14 <safe_atollu@plt+0x64e4>
  40d93c:	ldur	x0, [x29, #-112]
  40d940:	ldur	x1, [x29, #-48]
  40d944:	sub	x2, x29, #0x38
  40d948:	sub	x3, x29, #0x20
  40d94c:	sub	x4, x29, #0x28
  40d950:	bl	418938 <safe_atollu@plt+0x11208>
  40d954:	stur	w0, [x29, #-104]
  40d958:	ldur	w8, [x29, #-104]
  40d95c:	cmp	w8, #0x0
  40d960:	cset	w8, ge  // ge = tcont
  40d964:	tbnz	w8, #0, 40d97c <safe_atollu@plt+0x624c>
  40d968:	ldur	w8, [x29, #-104]
  40d96c:	stur	w8, [x29, #-4]
  40d970:	mov	w8, #0x1                   	// #1
  40d974:	stur	w8, [x29, #-116]
  40d978:	b	40dd08 <safe_atollu@plt+0x65d8>
  40d97c:	ldur	x8, [x29, #-56]
  40d980:	stur	x8, [x29, #-72]
  40d984:	ldur	x8, [x29, #-72]
  40d988:	ldur	x9, [x29, #-56]
  40d98c:	ldursw	x10, [x29, #-104]
  40d990:	mov	x11, #0x58                  	// #88
  40d994:	mul	x10, x11, x10
  40d998:	add	x9, x9, x10
  40d99c:	cmp	x8, x9
  40d9a0:	b.cs	40dbf0 <safe_atollu@plt+0x64c0>  // b.hs, b.nlast
  40d9a4:	mov	x8, xzr
  40d9a8:	str	x8, [sp, #112]
  40d9ac:	str	x8, [sp, #104]
  40d9b0:	ldur	x8, [x29, #-72]
  40d9b4:	ldr	x0, [x8, #8]
  40d9b8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40d9bc:	add	x1, x1, #0xf8a
  40d9c0:	bl	406a80 <endswith@plt>
  40d9c4:	cbnz	x0, 40d9d4 <safe_atollu@plt+0x62a4>
  40d9c8:	mov	w8, #0x4                   	// #4
  40d9cc:	stur	w8, [x29, #-116]
  40d9d0:	b	40dba0 <safe_atollu@plt+0x6470>
  40d9d4:	ldur	x0, [x29, #-112]
  40d9d8:	ldur	x8, [x29, #-72]
  40d9dc:	ldr	x1, [x8, #56]
  40d9e0:	add	x2, sp, #0x68
  40d9e4:	bl	41bce8 <safe_atollu@plt+0x145b8>
  40d9e8:	stur	w0, [x29, #-100]
  40d9ec:	ldur	w9, [x29, #-100]
  40d9f0:	cmp	w9, #0x0
  40d9f4:	cset	w9, ge  // ge = tcont
  40d9f8:	tbnz	w9, #0, 40da08 <safe_atollu@plt+0x62d8>
  40d9fc:	mov	w8, #0x5                   	// #5
  40da00:	stur	w8, [x29, #-116]
  40da04:	b	40dba0 <safe_atollu@plt+0x6470>
  40da08:	ldur	x0, [x29, #-112]
  40da0c:	ldur	x8, [x29, #-72]
  40da10:	ldr	x1, [x8, #56]
  40da14:	add	x2, sp, #0x70
  40da18:	bl	41bf30 <safe_atollu@plt+0x14800>
  40da1c:	str	w0, [sp, #96]
  40da20:	ldr	w9, [sp, #96]
  40da24:	cmp	w9, #0x0
  40da28:	cset	w9, ge  // ge = tcont
  40da2c:	tbnz	w9, #0, 40da44 <safe_atollu@plt+0x6314>
  40da30:	ldr	w8, [sp, #96]
  40da34:	stur	w8, [x29, #-100]
  40da38:	mov	w8, #0x5                   	// #5
  40da3c:	stur	w8, [x29, #-116]
  40da40:	b	40dba0 <safe_atollu@plt+0x6470>
  40da44:	ldur	w8, [x29, #-84]
  40da48:	ldr	w9, [sp, #96]
  40da4c:	add	w8, w8, w9
  40da50:	mov	w10, w8
  40da54:	ubfx	x2, x10, #0, #32
  40da58:	sub	x0, x29, #0x40
  40da5c:	sub	x1, x29, #0x60
  40da60:	mov	x3, #0x30                  	// #48
  40da64:	bl	406a50 <greedy_realloc@plt>
  40da68:	cbnz	x0, 40da98 <safe_atollu@plt+0x6368>
  40da6c:	mov	w8, wzr
  40da70:	mov	w0, w8
  40da74:	ldr	x1, [sp, #32]
  40da78:	mov	w2, #0x41e                 	// #1054
  40da7c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40da80:	add	x3, x3, #0xf92
  40da84:	bl	4066b0 <log_oom_internal@plt>
  40da88:	stur	w0, [x29, #-100]
  40da8c:	mov	w8, #0x5                   	// #5
  40da90:	stur	w8, [x29, #-116]
  40da94:	b	40dba0 <safe_atollu@plt+0x6470>
  40da98:	str	wzr, [sp, #100]
  40da9c:	ldr	w8, [sp, #100]
  40daa0:	ldr	w9, [sp, #96]
  40daa4:	cmp	w8, w9
  40daa8:	b.ge	40db78 <safe_atollu@plt+0x6448>  // b.tcont
  40daac:	ldur	x8, [x29, #-64]
  40dab0:	ldur	w9, [x29, #-84]
  40dab4:	ldr	w10, [sp, #100]
  40dab8:	add	w9, w9, w10
  40dabc:	mov	w11, w9
  40dac0:	ubfx	x11, x11, #0, #32
  40dac4:	mov	x12, #0x30                  	// #48
  40dac8:	mul	x11, x12, x11
  40dacc:	add	x0, x8, x11
  40dad0:	ldur	x8, [x29, #-72]
  40dad4:	ldr	x8, [x8]
  40dad8:	add	x11, sp, #0x30
  40dadc:	str	x8, [sp, #48]
  40dae0:	mov	x8, #0x8                   	// #8
  40dae4:	ldur	x12, [x29, #-72]
  40dae8:	ldr	x12, [x12, #8]
  40daec:	str	x12, [x11, #8]
  40daf0:	ldr	x12, [sp, #112]
  40daf4:	ldr	w9, [sp, #100]
  40daf8:	mov	w10, #0x2                   	// #2
  40dafc:	mul	w9, w9, w10
  40db00:	mov	w1, w9
  40db04:	sxtw	x13, w1
  40db08:	mul	x13, x8, x13
  40db0c:	add	x12, x12, x13
  40db10:	ldr	x12, [x12]
  40db14:	str	x12, [x11, #16]
  40db18:	ldr	x12, [sp, #112]
  40db1c:	ldr	w9, [sp, #100]
  40db20:	mul	w9, w9, w10
  40db24:	add	w9, w9, #0x1
  40db28:	mov	w1, w9
  40db2c:	sxtw	x13, w1
  40db30:	mul	x8, x8, x13
  40db34:	add	x8, x12, x8
  40db38:	ldr	x8, [x8]
  40db3c:	str	x8, [x11, #24]
  40db40:	ldr	x8, [sp, #104]
  40db44:	str	x8, [x11, #32]
  40db48:	ldr	w9, [sp, #100]
  40db4c:	cmp	w9, #0x0
  40db50:	cset	w9, eq  // eq = none
  40db54:	and	w9, w9, #0x1
  40db58:	strb	w9, [x11, #40]
  40db5c:	mov	x1, x11
  40db60:	mov	x2, #0x30                  	// #48
  40db64:	bl	406a90 <memcpy@plt>
  40db68:	ldr	w8, [sp, #100]
  40db6c:	add	w8, w8, #0x1
  40db70:	str	w8, [sp, #100]
  40db74:	b	40da9c <safe_atollu@plt+0x636c>
  40db78:	ldr	w8, [sp, #96]
  40db7c:	ldur	w9, [x29, #-84]
  40db80:	add	w8, w9, w8
  40db84:	stur	w8, [x29, #-84]
  40db88:	ldr	x0, [sp, #112]
  40db8c:	bl	406520 <free@plt>
  40db90:	mov	x10, xzr
  40db94:	str	x10, [sp, #104]
  40db98:	str	x10, [sp, #112]
  40db9c:	stur	wzr, [x29, #-116]
  40dba0:	add	x0, sp, #0x68
  40dba4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40dba8:	add	x0, sp, #0x70
  40dbac:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40dbb0:	ldur	w8, [x29, #-116]
  40dbb4:	str	w8, [sp, #12]
  40dbb8:	cbz	w8, 40dbe0 <safe_atollu@plt+0x64b0>
  40dbbc:	b	40dbc0 <safe_atollu@plt+0x6490>
  40dbc0:	ldr	w8, [sp, #12]
  40dbc4:	cmp	w8, #0x4
  40dbc8:	b.eq	40dbe0 <safe_atollu@plt+0x64b0>  // b.none
  40dbcc:	b	40dbd0 <safe_atollu@plt+0x64a0>
  40dbd0:	ldr	w8, [sp, #12]
  40dbd4:	cmp	w8, #0x5
  40dbd8:	b.eq	40dc20 <safe_atollu@plt+0x64f0>  // b.none
  40dbdc:	b	40dd08 <safe_atollu@plt+0x65d8>
  40dbe0:	ldur	x8, [x29, #-72]
  40dbe4:	add	x8, x8, #0x58
  40dbe8:	stur	x8, [x29, #-72]
  40dbec:	b	40d984 <safe_atollu@plt+0x6254>
  40dbf0:	adrp	x8, 41c000 <safe_atollu@plt+0x148d0>
  40dbf4:	add	x8, x8, #0x378
  40dbf8:	str	x8, [sp, #40]
  40dbfc:	ldur	x0, [x29, #-64]
  40dc00:	ldur	w9, [x29, #-84]
  40dc04:	mov	w1, w9
  40dc08:	ldr	x3, [sp, #40]
  40dc0c:	mov	x2, #0x30                  	// #48
  40dc10:	bl	41901c <safe_atollu@plt+0x118ec>
  40dc14:	ldur	x0, [x29, #-64]
  40dc18:	ldur	w1, [x29, #-84]
  40dc1c:	bl	41c518 <safe_atollu@plt+0x14de8>
  40dc20:	ldur	w8, [x29, #-84]
  40dc24:	mov	w9, #0x1                   	// #1
  40dc28:	str	w9, [sp, #8]
  40dc2c:	cbz	w8, 40dc40 <safe_atollu@plt+0x6510>
  40dc30:	ldur	x8, [x29, #-64]
  40dc34:	cmp	x8, #0x0
  40dc38:	cset	w9, ne  // ne = any
  40dc3c:	str	w9, [sp, #8]
  40dc40:	ldr	w8, [sp, #8]
  40dc44:	mov	w9, #0x1                   	// #1
  40dc48:	eor	w8, w8, #0x1
  40dc4c:	eor	w8, w8, w9
  40dc50:	eor	w8, w8, w9
  40dc54:	and	w8, w8, #0x1
  40dc58:	mov	w0, w8
  40dc5c:	sxtw	x10, w0
  40dc60:	cbz	x10, 40dc88 <safe_atollu@plt+0x6558>
  40dc64:	mov	w8, wzr
  40dc68:	mov	w0, w8
  40dc6c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40dc70:	add	x1, x1, #0xf9f
  40dc74:	ldr	x2, [sp, #32]
  40dc78:	mov	w3, #0x438                 	// #1080
  40dc7c:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40dc80:	add	x4, x4, #0xfb7
  40dc84:	bl	406540 <log_assert_failed_realm@plt>
  40dc88:	ldur	x8, [x29, #-64]
  40dc8c:	stur	x8, [x29, #-80]
  40dc90:	ldur	x8, [x29, #-80]
  40dc94:	ldur	x9, [x29, #-64]
  40dc98:	ldur	w10, [x29, #-84]
  40dc9c:	mov	w11, w10
  40dca0:	mov	x12, #0x30                  	// #48
  40dca4:	mul	x11, x12, x11
  40dca8:	add	x9, x9, x11
  40dcac:	cmp	x8, x9
  40dcb0:	b.cs	40dcf8 <safe_atollu@plt+0x65c8>  // b.hs, b.nlast
  40dcb4:	ldur	x8, [x29, #-80]
  40dcb8:	ldr	x0, [x8, #16]
  40dcbc:	bl	406520 <free@plt>
  40dcc0:	ldur	x8, [x29, #-80]
  40dcc4:	ldr	x0, [x8, #24]
  40dcc8:	bl	406520 <free@plt>
  40dccc:	ldur	x8, [x29, #-80]
  40dcd0:	ldrb	w9, [x8, #40]
  40dcd4:	tbnz	w9, #0, 40dcdc <safe_atollu@plt+0x65ac>
  40dcd8:	b	40dce8 <safe_atollu@plt+0x65b8>
  40dcdc:	ldur	x8, [x29, #-80]
  40dce0:	ldr	x0, [x8, #32]
  40dce4:	bl	406510 <strv_free@plt>
  40dce8:	ldur	x8, [x29, #-80]
  40dcec:	add	x8, x8, #0x30
  40dcf0:	stur	x8, [x29, #-80]
  40dcf4:	b	40dc90 <safe_atollu@plt+0x6560>
  40dcf8:	ldur	w8, [x29, #-100]
  40dcfc:	stur	w8, [x29, #-4]
  40dd00:	mov	w8, #0x1                   	// #1
  40dd04:	stur	w8, [x29, #-116]
  40dd08:	sub	x0, x29, #0x40
  40dd0c:	bl	407e0c <safe_atollu@plt+0x6dc>
  40dd10:	sub	x0, x29, #0x38
  40dd14:	bl	407e0c <safe_atollu@plt+0x6dc>
  40dd18:	sub	x0, x29, #0x30
  40dd1c:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40dd20:	sub	x0, x29, #0x28
  40dd24:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40dd28:	sub	x0, x29, #0x20
  40dd2c:	bl	4188ec <safe_atollu@plt+0x111bc>
  40dd30:	ldur	w0, [x29, #-4]
  40dd34:	ldp	x29, x30, [sp, #240]
  40dd38:	add	sp, sp, #0x100
  40dd3c:	ret
  40dd40:	sub	sp, sp, #0x130
  40dd44:	stp	x29, x30, [sp, #272]
  40dd48:	str	x28, [sp, #288]
  40dd4c:	add	x29, sp, #0x110
  40dd50:	mov	x8, xzr
  40dd54:	mov	w9, #0x1                   	// #1
  40dd58:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40dd5c:	add	x10, x10, #0xe41
  40dd60:	add	x10, x10, #0x3
  40dd64:	sub	x11, x29, #0x78
  40dd68:	stur	w0, [x29, #-8]
  40dd6c:	stur	x1, [x29, #-16]
  40dd70:	stur	x2, [x29, #-24]
  40dd74:	stur	x8, [x29, #-32]
  40dd78:	stur	x8, [x29, #-40]
  40dd7c:	stur	x8, [x29, #-48]
  40dd80:	stur	x8, [x29, #-56]
  40dd84:	stur	x8, [x29, #-64]
  40dd88:	stur	xzr, [x29, #-88]
  40dd8c:	stur	wzr, [x29, #-96]
  40dd90:	stur	wzr, [x29, #-124]
  40dd94:	mov	w0, w9
  40dd98:	mov	x1, x11
  40dd9c:	str	x10, [sp, #32]
  40dda0:	bl	40c730 <safe_atollu@plt+0x5000>
  40dda4:	stur	w0, [x29, #-124]
  40dda8:	ldur	w9, [x29, #-124]
  40ddac:	cmp	w9, #0x0
  40ddb0:	cset	w9, ge  // ge = tcont
  40ddb4:	tbnz	w9, #0, 40ddcc <safe_atollu@plt+0x669c>
  40ddb8:	ldur	w8, [x29, #-124]
  40ddbc:	stur	w8, [x29, #-4]
  40ddc0:	mov	w8, #0x1                   	// #1
  40ddc4:	stur	w8, [x29, #-128]
  40ddc8:	b	40e124 <safe_atollu@plt+0x69f4>
  40ddcc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40ddd0:	add	x8, x8, #0x344
  40ddd4:	ldr	w0, [x8]
  40ddd8:	bl	406830 <pager_open@plt>
  40dddc:	ldur	x8, [x29, #-120]
  40dde0:	ldur	x9, [x29, #-16]
  40dde4:	mov	x0, x9
  40dde8:	mov	x1, #0x1                   	// #1
  40ddec:	str	x8, [sp, #24]
  40ddf0:	bl	4069a0 <strv_skip@plt>
  40ddf4:	ldr	x8, [sp, #24]
  40ddf8:	str	x0, [sp, #16]
  40ddfc:	mov	x0, x8
  40de00:	ldr	x1, [sp, #16]
  40de04:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  40de08:	add	x2, x2, #0x25a
  40de0c:	sub	x3, x29, #0x30
  40de10:	mov	x9, xzr
  40de14:	mov	x4, x9
  40de18:	bl	41b800 <safe_atollu@plt+0x140d0>
  40de1c:	stur	w0, [x29, #-124]
  40de20:	ldur	w10, [x29, #-124]
  40de24:	cmp	w10, #0x0
  40de28:	cset	w10, ge  // ge = tcont
  40de2c:	tbnz	w10, #0, 40de44 <safe_atollu@plt+0x6714>
  40de30:	ldur	w8, [x29, #-124]
  40de34:	stur	w8, [x29, #-4]
  40de38:	mov	w8, #0x1                   	// #1
  40de3c:	stur	w8, [x29, #-128]
  40de40:	b	40e124 <safe_atollu@plt+0x69f4>
  40de44:	ldur	w8, [x29, #-8]
  40de48:	cmp	w8, #0x1
  40de4c:	b.eq	40de58 <safe_atollu@plt+0x6728>  // b.none
  40de50:	ldur	x8, [x29, #-48]
  40de54:	cbz	x8, 40e0c4 <safe_atollu@plt+0x6994>
  40de58:	ldur	x0, [x29, #-120]
  40de5c:	ldur	x1, [x29, #-48]
  40de60:	sub	x2, x29, #0x40
  40de64:	sub	x3, x29, #0x20
  40de68:	sub	x4, x29, #0x28
  40de6c:	bl	418938 <safe_atollu@plt+0x11208>
  40de70:	stur	w0, [x29, #-92]
  40de74:	ldur	w8, [x29, #-92]
  40de78:	cmp	w8, #0x0
  40de7c:	cset	w8, ge  // ge = tcont
  40de80:	tbnz	w8, #0, 40de98 <safe_atollu@plt+0x6768>
  40de84:	ldur	w8, [x29, #-92]
  40de88:	stur	w8, [x29, #-4]
  40de8c:	mov	w8, #0x1                   	// #1
  40de90:	stur	w8, [x29, #-128]
  40de94:	b	40e124 <safe_atollu@plt+0x69f4>
  40de98:	sub	x0, x29, #0x70
  40de9c:	bl	406aa0 <dual_timestamp_get@plt>
  40dea0:	ldur	x8, [x29, #-64]
  40dea4:	stur	x8, [x29, #-80]
  40dea8:	ldur	x8, [x29, #-80]
  40deac:	ldur	x9, [x29, #-64]
  40deb0:	ldursw	x10, [x29, #-92]
  40deb4:	mov	x11, #0x58                  	// #88
  40deb8:	mul	x10, x11, x10
  40debc:	add	x9, x9, x10
  40dec0:	cmp	x8, x9
  40dec4:	b.cs	40e0a4 <safe_atollu@plt+0x6974>  // b.hs, b.nlast
  40dec8:	mov	x8, xzr
  40decc:	str	x8, [sp, #136]
  40ded0:	str	xzr, [sp, #120]
  40ded4:	str	xzr, [sp, #128]
  40ded8:	str	xzr, [sp, #104]
  40dedc:	ldur	x8, [x29, #-80]
  40dee0:	ldr	x0, [x8, #8]
  40dee4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  40dee8:	add	x1, x1, #0x25a
  40deec:	bl	406a80 <endswith@plt>
  40def0:	cbnz	x0, 40df00 <safe_atollu@plt+0x67d0>
  40def4:	mov	w8, #0x4                   	// #4
  40def8:	stur	w8, [x29, #-128]
  40defc:	b	40e05c <safe_atollu@plt+0x692c>
  40df00:	ldur	x0, [x29, #-120]
  40df04:	ldur	x8, [x29, #-80]
  40df08:	ldr	x1, [x8, #56]
  40df0c:	add	x2, sp, #0x88
  40df10:	bl	41bce8 <safe_atollu@plt+0x145b8>
  40df14:	stur	w0, [x29, #-124]
  40df18:	ldur	w9, [x29, #-124]
  40df1c:	cmp	w9, #0x0
  40df20:	cset	w9, ge  // ge = tcont
  40df24:	tbnz	w9, #0, 40df34 <safe_atollu@plt+0x6804>
  40df28:	mov	w8, #0x5                   	// #5
  40df2c:	stur	w8, [x29, #-128]
  40df30:	b	40e05c <safe_atollu@plt+0x692c>
  40df34:	ldur	x0, [x29, #-120]
  40df38:	ldur	x8, [x29, #-80]
  40df3c:	ldr	x1, [x8, #56]
  40df40:	add	x2, sp, #0x78
  40df44:	bl	41cb64 <safe_atollu@plt+0x15434>
  40df48:	stur	w0, [x29, #-124]
  40df4c:	ldur	w9, [x29, #-124]
  40df50:	cmp	w9, #0x0
  40df54:	cset	w9, ge  // ge = tcont
  40df58:	tbnz	w9, #0, 40df68 <safe_atollu@plt+0x6838>
  40df5c:	mov	w8, #0x5                   	// #5
  40df60:	stur	w8, [x29, #-128]
  40df64:	b	40e05c <safe_atollu@plt+0x692c>
  40df68:	ldur	x0, [x29, #-120]
  40df6c:	ldur	x8, [x29, #-80]
  40df70:	ldr	x1, [x8, #56]
  40df74:	add	x2, sp, #0x68
  40df78:	bl	41cec4 <safe_atollu@plt+0x15794>
  40df7c:	ldur	w9, [x29, #-96]
  40df80:	add	w9, w9, #0x1
  40df84:	mov	w1, w9
  40df88:	sxtw	x2, w1
  40df8c:	sub	x8, x29, #0x38
  40df90:	mov	x0, x8
  40df94:	sub	x1, x29, #0x58
  40df98:	mov	x3, #0x28                  	// #40
  40df9c:	bl	406a50 <greedy_realloc@plt>
  40dfa0:	cbnz	x0, 40dfd0 <safe_atollu@plt+0x68a0>
  40dfa4:	mov	w8, wzr
  40dfa8:	mov	w0, w8
  40dfac:	ldr	x1, [sp, #32]
  40dfb0:	mov	w2, #0x559                 	// #1369
  40dfb4:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  40dfb8:	add	x3, x3, #0x261
  40dfbc:	bl	4066b0 <log_oom_internal@plt>
  40dfc0:	stur	w0, [x29, #-124]
  40dfc4:	mov	w8, #0x5                   	// #5
  40dfc8:	stur	w8, [x29, #-128]
  40dfcc:	b	40e05c <safe_atollu@plt+0x692c>
  40dfd0:	sub	x0, x29, #0x70
  40dfd4:	add	x1, sp, #0x78
  40dfd8:	bl	41d110 <safe_atollu@plt+0x159e0>
  40dfdc:	str	x0, [sp, #112]
  40dfe0:	ldur	x8, [x29, #-56]
  40dfe4:	ldursw	x9, [x29, #-96]
  40dfe8:	mov	w10, w9
  40dfec:	add	w10, w10, #0x1
  40dff0:	stur	w10, [x29, #-96]
  40dff4:	mov	x11, #0x28                  	// #40
  40dff8:	mul	x9, x11, x9
  40dffc:	add	x0, x8, x9
  40e000:	ldur	x8, [x29, #-80]
  40e004:	ldr	x8, [x8]
  40e008:	add	x9, sp, #0x40
  40e00c:	str	x8, [sp, #64]
  40e010:	ldur	x8, [x29, #-80]
  40e014:	ldr	x8, [x8, #8]
  40e018:	str	x8, [x9, #8]
  40e01c:	ldr	x8, [sp, #112]
  40e020:	str	x8, [sp, #80]
  40e024:	ldr	x8, [sp, #104]
  40e028:	str	x8, [sp, #88]
  40e02c:	ldr	x8, [sp, #136]
  40e030:	str	x8, [sp, #56]
  40e034:	mov	x8, xzr
  40e038:	str	x8, [sp, #136]
  40e03c:	ldr	x8, [sp, #56]
  40e040:	str	x8, [sp, #48]
  40e044:	ldr	x8, [sp, #48]
  40e048:	str	x8, [x9, #32]
  40e04c:	mov	x1, x9
  40e050:	mov	x2, #0x28                  	// #40
  40e054:	bl	406a90 <memcpy@plt>
  40e058:	stur	wzr, [x29, #-128]
  40e05c:	add	x0, sp, #0x88
  40e060:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40e064:	ldur	w8, [x29, #-128]
  40e068:	str	w8, [sp, #12]
  40e06c:	cbz	w8, 40e094 <safe_atollu@plt+0x6964>
  40e070:	b	40e074 <safe_atollu@plt+0x6944>
  40e074:	ldr	w8, [sp, #12]
  40e078:	cmp	w8, #0x4
  40e07c:	b.eq	40e094 <safe_atollu@plt+0x6964>  // b.none
  40e080:	b	40e084 <safe_atollu@plt+0x6954>
  40e084:	ldr	w8, [sp, #12]
  40e088:	cmp	w8, #0x5
  40e08c:	b.eq	40e0d0 <safe_atollu@plt+0x69a0>  // b.none
  40e090:	b	40e124 <safe_atollu@plt+0x69f4>
  40e094:	ldur	x8, [x29, #-80]
  40e098:	add	x8, x8, #0x58
  40e09c:	stur	x8, [x29, #-80]
  40e0a0:	b	40dea8 <safe_atollu@plt+0x6778>
  40e0a4:	adrp	x8, 41d000 <safe_atollu@plt+0x158d0>
  40e0a8:	add	x8, x8, #0x2d4
  40e0ac:	str	x8, [sp, #40]
  40e0b0:	ldur	x0, [x29, #-56]
  40e0b4:	ldursw	x1, [x29, #-96]
  40e0b8:	ldr	x3, [sp, #40]
  40e0bc:	mov	x2, #0x28                  	// #40
  40e0c0:	bl	41901c <safe_atollu@plt+0x118ec>
  40e0c4:	ldur	x0, [x29, #-56]
  40e0c8:	ldur	w1, [x29, #-96]
  40e0cc:	bl	41d4c0 <safe_atollu@plt+0x15d90>
  40e0d0:	ldur	x8, [x29, #-56]
  40e0d4:	stur	x8, [x29, #-72]
  40e0d8:	ldur	x8, [x29, #-72]
  40e0dc:	ldur	x9, [x29, #-56]
  40e0e0:	ldursw	x10, [x29, #-96]
  40e0e4:	mov	x11, #0x28                  	// #40
  40e0e8:	mul	x10, x11, x10
  40e0ec:	add	x9, x9, x10
  40e0f0:	cmp	x8, x9
  40e0f4:	b.cs	40e114 <safe_atollu@plt+0x69e4>  // b.hs, b.nlast
  40e0f8:	ldur	x8, [x29, #-72]
  40e0fc:	ldr	x0, [x8, #32]
  40e100:	bl	406510 <strv_free@plt>
  40e104:	ldur	x8, [x29, #-72]
  40e108:	add	x8, x8, #0x28
  40e10c:	stur	x8, [x29, #-72]
  40e110:	b	40e0d8 <safe_atollu@plt+0x69a8>
  40e114:	ldur	w8, [x29, #-124]
  40e118:	stur	w8, [x29, #-4]
  40e11c:	mov	w8, #0x1                   	// #1
  40e120:	stur	w8, [x29, #-128]
  40e124:	sub	x0, x29, #0x40
  40e128:	bl	407e0c <safe_atollu@plt+0x6dc>
  40e12c:	sub	x0, x29, #0x38
  40e130:	bl	407e0c <safe_atollu@plt+0x6dc>
  40e134:	sub	x0, x29, #0x30
  40e138:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40e13c:	sub	x0, x29, #0x28
  40e140:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40e144:	sub	x0, x29, #0x20
  40e148:	bl	4188ec <safe_atollu@plt+0x111bc>
  40e14c:	ldur	w0, [x29, #-4]
  40e150:	ldr	x28, [sp, #288]
  40e154:	ldp	x29, x30, [sp, #272]
  40e158:	add	sp, sp, #0x130
  40e15c:	ret
  40e160:	sub	sp, sp, #0x150
  40e164:	stp	x29, x30, [sp, #304]
  40e168:	str	x28, [sp, #320]
  40e16c:	add	x29, sp, #0x130
  40e170:	mov	w8, #0x0                   	// #0
  40e174:	mov	x9, xzr
  40e178:	mov	w10, #0x1                   	// #1
  40e17c:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  40e180:	add	x11, x11, #0xe41
  40e184:	add	x11, x11, #0x3
  40e188:	adrp	x12, 43a000 <safe_atollu@plt+0x328d0>
  40e18c:	add	x12, x12, #0x541
  40e190:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  40e194:	add	x13, x13, #0x9eb
  40e198:	sub	x14, x29, #0x78
  40e19c:	stur	w0, [x29, #-8]
  40e1a0:	stur	x1, [x29, #-16]
  40e1a4:	stur	x2, [x29, #-24]
  40e1a8:	stur	xzr, [x29, #-48]
  40e1ac:	stur	xzr, [x29, #-40]
  40e1b0:	stur	xzr, [x29, #-32]
  40e1b4:	stur	x9, [x29, #-56]
  40e1b8:	stur	x9, [x29, #-64]
  40e1bc:	sturb	w8, [x29, #-89]
  40e1c0:	stur	xzr, [x29, #-104]
  40e1c4:	stur	wzr, [x29, #-108]
  40e1c8:	mov	w0, w10
  40e1cc:	mov	x1, x14
  40e1d0:	str	x11, [sp, #64]
  40e1d4:	str	x12, [sp, #56]
  40e1d8:	str	x13, [sp, #48]
  40e1dc:	bl	40c730 <safe_atollu@plt+0x5000>
  40e1e0:	stur	w0, [x29, #-128]
  40e1e4:	ldur	w8, [x29, #-128]
  40e1e8:	cmp	w8, #0x0
  40e1ec:	cset	w8, ge  // ge = tcont
  40e1f0:	tbnz	w8, #0, 40e208 <safe_atollu@plt+0x6ad8>
  40e1f4:	ldur	w8, [x29, #-128]
  40e1f8:	stur	w8, [x29, #-4]
  40e1fc:	mov	w8, #0x1                   	// #1
  40e200:	stur	w8, [x29, #-132]
  40e204:	b	40e64c <safe_atollu@plt+0x6f1c>
  40e208:	ldur	x0, [x29, #-120]
  40e20c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40e210:	add	x1, x1, #0x888
  40e214:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40e218:	add	x2, x2, #0x8a1
  40e21c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40e220:	add	x3, x3, #0x8bb
  40e224:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  40e228:	add	x4, x4, #0x538
  40e22c:	sub	x5, x29, #0x30
  40e230:	sub	x6, x29, #0x38
  40e234:	mov	x8, xzr
  40e238:	mov	x7, x8
  40e23c:	bl	406600 <sd_bus_call_method@plt>
  40e240:	stur	w0, [x29, #-128]
  40e244:	ldur	w9, [x29, #-128]
  40e248:	cmp	w9, #0x0
  40e24c:	cset	w9, ge  // ge = tcont
  40e250:	tbnz	w9, #0, 40e310 <safe_atollu@plt+0x6be0>
  40e254:	mov	w8, #0x3                   	// #3
  40e258:	stur	w8, [x29, #-136]
  40e25c:	ldur	w8, [x29, #-128]
  40e260:	stur	w8, [x29, #-140]
  40e264:	stur	wzr, [x29, #-144]
  40e268:	ldur	w0, [x29, #-144]
  40e26c:	bl	4064d0 <log_get_max_level_realm@plt>
  40e270:	ldur	w8, [x29, #-136]
  40e274:	and	w8, w8, #0x7
  40e278:	cmp	w0, w8
  40e27c:	b.lt	40e2e0 <safe_atollu@plt+0x6bb0>  // b.tstop
  40e280:	ldur	w8, [x29, #-144]
  40e284:	ldur	w9, [x29, #-136]
  40e288:	orr	w0, w9, w8, lsl #10
  40e28c:	ldur	w1, [x29, #-140]
  40e290:	ldur	w8, [x29, #-128]
  40e294:	sub	x10, x29, #0x30
  40e298:	str	w0, [sp, #44]
  40e29c:	mov	x0, x10
  40e2a0:	str	w1, [sp, #40]
  40e2a4:	mov	w1, w8
  40e2a8:	bl	406610 <bus_error_message@plt>
  40e2ac:	ldr	w8, [sp, #44]
  40e2b0:	str	x0, [sp, #32]
  40e2b4:	mov	w0, w8
  40e2b8:	ldr	w1, [sp, #40]
  40e2bc:	ldr	x2, [sp, #64]
  40e2c0:	mov	w3, #0x945                 	// #2373
  40e2c4:	ldr	x4, [sp, #56]
  40e2c8:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40e2cc:	add	x5, x5, #0x54b
  40e2d0:	ldr	x6, [sp, #32]
  40e2d4:	bl	4064e0 <log_internal_realm@plt>
  40e2d8:	str	w0, [sp, #28]
  40e2dc:	b	40e2f4 <safe_atollu@plt+0x6bc4>
  40e2e0:	ldur	w0, [x29, #-140]
  40e2e4:	bl	4064f0 <abs@plt>
  40e2e8:	mov	w8, wzr
  40e2ec:	subs	w8, w8, w0, uxtb
  40e2f0:	str	w8, [sp, #28]
  40e2f4:	ldr	w8, [sp, #28]
  40e2f8:	stur	w8, [x29, #-148]
  40e2fc:	ldur	w8, [x29, #-148]
  40e300:	stur	w8, [x29, #-4]
  40e304:	mov	w8, #0x1                   	// #1
  40e308:	stur	w8, [x29, #-132]
  40e30c:	b	40e64c <safe_atollu@plt+0x6f1c>
  40e310:	ldur	x0, [x29, #-56]
  40e314:	mov	w1, #0x61                  	// #97
  40e318:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  40e31c:	add	x2, x2, #0x563
  40e320:	bl	406a30 <sd_bus_message_enter_container@plt>
  40e324:	stur	w0, [x29, #-128]
  40e328:	ldur	w8, [x29, #-128]
  40e32c:	cmp	w8, #0x0
  40e330:	cset	w8, ge  // ge = tcont
  40e334:	tbnz	w8, #0, 40e3c0 <safe_atollu@plt+0x6c90>
  40e338:	mov	w8, #0x3                   	// #3
  40e33c:	str	w8, [sp, #152]
  40e340:	ldur	w8, [x29, #-128]
  40e344:	str	w8, [sp, #148]
  40e348:	str	wzr, [sp, #144]
  40e34c:	ldr	w0, [sp, #144]
  40e350:	bl	4064d0 <log_get_max_level_realm@plt>
  40e354:	ldr	w8, [sp, #152]
  40e358:	and	w8, w8, #0x7
  40e35c:	cmp	w0, w8
  40e360:	b.lt	40e390 <safe_atollu@plt+0x6c60>  // b.tstop
  40e364:	ldr	w8, [sp, #144]
  40e368:	ldr	w9, [sp, #152]
  40e36c:	orr	w0, w9, w8, lsl #10
  40e370:	ldr	w1, [sp, #148]
  40e374:	ldr	x2, [sp, #64]
  40e378:	mov	w3, #0x949                 	// #2377
  40e37c:	ldr	x4, [sp, #56]
  40e380:	ldr	x5, [sp, #48]
  40e384:	bl	4064e0 <log_internal_realm@plt>
  40e388:	str	w0, [sp, #24]
  40e38c:	b	40e3a4 <safe_atollu@plt+0x6c74>
  40e390:	ldr	w0, [sp, #148]
  40e394:	bl	4064f0 <abs@plt>
  40e398:	mov	w8, wzr
  40e39c:	subs	w8, w8, w0, uxtb
  40e3a0:	str	w8, [sp, #24]
  40e3a4:	ldr	w8, [sp, #24]
  40e3a8:	str	w8, [sp, #140]
  40e3ac:	ldr	w8, [sp, #140]
  40e3b0:	stur	w8, [x29, #-4]
  40e3b4:	mov	w8, #0x1                   	// #1
  40e3b8:	stur	w8, [x29, #-132]
  40e3bc:	b	40e64c <safe_atollu@plt+0x6f1c>
  40e3c0:	ldur	x0, [x29, #-56]
  40e3c4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  40e3c8:	add	x1, x1, #0x563
  40e3cc:	sub	x2, x29, #0x7c
  40e3d0:	sub	x3, x29, #0x48
  40e3d4:	sub	x4, x29, #0x50
  40e3d8:	sub	x5, x29, #0x58
  40e3dc:	mov	x8, xzr
  40e3e0:	mov	x6, x8
  40e3e4:	mov	x7, x8
  40e3e8:	bl	406a40 <sd_bus_message_read@plt>
  40e3ec:	stur	w0, [x29, #-128]
  40e3f0:	cmp	w0, #0x0
  40e3f4:	cset	w9, le
  40e3f8:	tbnz	w9, #0, 40e4d8 <safe_atollu@plt+0x6da8>
  40e3fc:	ldur	w8, [x29, #-124]
  40e400:	add	x9, sp, #0x68
  40e404:	str	w8, [sp, #104]
  40e408:	ldur	x10, [x29, #-72]
  40e40c:	str	x10, [x9, #8]
  40e410:	ldur	x10, [x29, #-80]
  40e414:	str	x10, [x9, #16]
  40e418:	ldur	x10, [x29, #-88]
  40e41c:	str	x10, [x9, #24]
  40e420:	ldur	x0, [x29, #-16]
  40e424:	mov	x1, #0x1                   	// #1
  40e428:	str	x9, [sp, #16]
  40e42c:	bl	4069a0 <strv_skip@plt>
  40e430:	ldr	x9, [sp, #16]
  40e434:	str	x0, [sp, #8]
  40e438:	mov	x0, x9
  40e43c:	ldr	x1, [sp, #8]
  40e440:	bl	41decc <safe_atollu@plt+0x1679c>
  40e444:	tbnz	w0, #0, 40e454 <safe_atollu@plt+0x6d24>
  40e448:	mov	w8, #0x1                   	// #1
  40e44c:	sturb	w8, [x29, #-89]
  40e450:	b	40e3c0 <safe_atollu@plt+0x6c90>
  40e454:	ldur	w8, [x29, #-108]
  40e458:	add	w8, w8, #0x1
  40e45c:	mov	w9, w8
  40e460:	ubfx	x2, x9, #0, #32
  40e464:	sub	x0, x29, #0x40
  40e468:	sub	x1, x29, #0x68
  40e46c:	mov	x3, #0x20                  	// #32
  40e470:	bl	406a50 <greedy_realloc@plt>
  40e474:	cbnz	x0, 40e4a0 <safe_atollu@plt+0x6d70>
  40e478:	mov	w8, wzr
  40e47c:	mov	w0, w8
  40e480:	ldr	x1, [sp, #64]
  40e484:	mov	w2, #0x954                 	// #2388
  40e488:	ldr	x3, [sp, #56]
  40e48c:	bl	4066b0 <log_oom_internal@plt>
  40e490:	stur	w0, [x29, #-4]
  40e494:	mov	w8, #0x1                   	// #1
  40e498:	stur	w8, [x29, #-132]
  40e49c:	b	40e64c <safe_atollu@plt+0x6f1c>
  40e4a0:	ldur	x8, [x29, #-64]
  40e4a4:	ldur	w9, [x29, #-108]
  40e4a8:	mov	w10, w9
  40e4ac:	mov	w9, w10
  40e4b0:	add	w9, w9, #0x1
  40e4b4:	stur	w9, [x29, #-108]
  40e4b8:	mov	x11, #0x20                  	// #32
  40e4bc:	mul	x10, x11, x10
  40e4c0:	add	x8, x8, x10
  40e4c4:	ldur	q0, [sp, #104]
  40e4c8:	str	q0, [x8]
  40e4cc:	ldur	q0, [sp, #120]
  40e4d0:	str	q0, [x8, #16]
  40e4d4:	b	40e3c0 <safe_atollu@plt+0x6c90>
  40e4d8:	ldur	w8, [x29, #-128]
  40e4dc:	cmp	w8, #0x0
  40e4e0:	cset	w8, ge  // ge = tcont
  40e4e4:	tbnz	w8, #0, 40e570 <safe_atollu@plt+0x6e40>
  40e4e8:	mov	w8, #0x3                   	// #3
  40e4ec:	str	w8, [sp, #100]
  40e4f0:	ldur	w8, [x29, #-128]
  40e4f4:	str	w8, [sp, #96]
  40e4f8:	str	wzr, [sp, #92]
  40e4fc:	ldr	w0, [sp, #92]
  40e500:	bl	4064d0 <log_get_max_level_realm@plt>
  40e504:	ldr	w8, [sp, #100]
  40e508:	and	w8, w8, #0x7
  40e50c:	cmp	w0, w8
  40e510:	b.lt	40e540 <safe_atollu@plt+0x6e10>  // b.tstop
  40e514:	ldr	w8, [sp, #92]
  40e518:	ldr	w9, [sp, #100]
  40e51c:	orr	w0, w9, w8, lsl #10
  40e520:	ldr	w1, [sp, #96]
  40e524:	ldr	x2, [sp, #64]
  40e528:	mov	w3, #0x959                 	// #2393
  40e52c:	ldr	x4, [sp, #56]
  40e530:	ldr	x5, [sp, #48]
  40e534:	bl	4064e0 <log_internal_realm@plt>
  40e538:	str	w0, [sp, #4]
  40e53c:	b	40e554 <safe_atollu@plt+0x6e24>
  40e540:	ldr	w0, [sp, #96]
  40e544:	bl	4064f0 <abs@plt>
  40e548:	mov	w8, wzr
  40e54c:	subs	w8, w8, w0, uxtb
  40e550:	str	w8, [sp, #4]
  40e554:	ldr	w8, [sp, #4]
  40e558:	str	w8, [sp, #88]
  40e55c:	ldr	w8, [sp, #88]
  40e560:	stur	w8, [x29, #-4]
  40e564:	mov	w8, #0x1                   	// #1
  40e568:	stur	w8, [x29, #-132]
  40e56c:	b	40e64c <safe_atollu@plt+0x6f1c>
  40e570:	ldur	x0, [x29, #-56]
  40e574:	bl	406a70 <sd_bus_message_exit_container@plt>
  40e578:	stur	w0, [x29, #-128]
  40e57c:	ldur	w8, [x29, #-128]
  40e580:	cmp	w8, #0x0
  40e584:	cset	w8, ge  // ge = tcont
  40e588:	tbnz	w8, #0, 40e614 <safe_atollu@plt+0x6ee4>
  40e58c:	mov	w8, #0x3                   	// #3
  40e590:	str	w8, [sp, #84]
  40e594:	ldur	w8, [x29, #-128]
  40e598:	str	w8, [sp, #80]
  40e59c:	str	wzr, [sp, #76]
  40e5a0:	ldr	w0, [sp, #76]
  40e5a4:	bl	4064d0 <log_get_max_level_realm@plt>
  40e5a8:	ldr	w8, [sp, #84]
  40e5ac:	and	w8, w8, #0x7
  40e5b0:	cmp	w0, w8
  40e5b4:	b.lt	40e5e4 <safe_atollu@plt+0x6eb4>  // b.tstop
  40e5b8:	ldr	w8, [sp, #76]
  40e5bc:	ldr	w9, [sp, #84]
  40e5c0:	orr	w0, w9, w8, lsl #10
  40e5c4:	ldr	w1, [sp, #80]
  40e5c8:	ldr	x2, [sp, #64]
  40e5cc:	mov	w3, #0x95d                 	// #2397
  40e5d0:	ldr	x4, [sp, #56]
  40e5d4:	ldr	x5, [sp, #48]
  40e5d8:	bl	4064e0 <log_internal_realm@plt>
  40e5dc:	str	w0, [sp]
  40e5e0:	b	40e5f8 <safe_atollu@plt+0x6ec8>
  40e5e4:	ldr	w0, [sp, #80]
  40e5e8:	bl	4064f0 <abs@plt>
  40e5ec:	mov	w8, wzr
  40e5f0:	subs	w8, w8, w0, uxtb
  40e5f4:	str	w8, [sp]
  40e5f8:	ldr	w8, [sp]
  40e5fc:	str	w8, [sp, #72]
  40e600:	ldr	w8, [sp, #72]
  40e604:	stur	w8, [x29, #-4]
  40e608:	mov	w8, #0x1                   	// #1
  40e60c:	stur	w8, [x29, #-132]
  40e610:	b	40e64c <safe_atollu@plt+0x6f1c>
  40e614:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40e618:	add	x8, x8, #0x344
  40e61c:	ldr	w0, [x8]
  40e620:	bl	406830 <pager_open@plt>
  40e624:	ldur	x8, [x29, #-120]
  40e628:	ldur	x1, [x29, #-64]
  40e62c:	ldur	w2, [x29, #-108]
  40e630:	ldurb	w9, [x29, #-89]
  40e634:	mov	x0, x8
  40e638:	and	w3, w9, #0x1
  40e63c:	bl	41df04 <safe_atollu@plt+0x167d4>
  40e640:	stur	wzr, [x29, #-4]
  40e644:	mov	w9, #0x1                   	// #1
  40e648:	stur	w9, [x29, #-132]
  40e64c:	sub	x0, x29, #0x40
  40e650:	bl	407e0c <safe_atollu@plt+0x6dc>
  40e654:	sub	x0, x29, #0x38
  40e658:	bl	41a8c8 <safe_atollu@plt+0x13198>
  40e65c:	sub	x0, x29, #0x30
  40e660:	bl	406620 <sd_bus_error_free@plt>
  40e664:	ldur	w0, [x29, #-4]
  40e668:	ldr	x28, [sp, #320]
  40e66c:	ldp	x29, x30, [sp, #304]
  40e670:	add	sp, sp, #0x150
  40e674:	ret
  40e678:	sub	sp, sp, #0x60
  40e67c:	stp	x29, x30, [sp, #80]
  40e680:	add	x29, sp, #0x50
  40e684:	mov	x8, xzr
  40e688:	mov	w9, #0x1                   	// #1
  40e68c:	add	x10, sp, #0x28
  40e690:	stur	w0, [x29, #-8]
  40e694:	stur	x1, [x29, #-16]
  40e698:	stur	x2, [x29, #-24]
  40e69c:	stur	x8, [x29, #-32]
  40e6a0:	mov	w0, w9
  40e6a4:	mov	x1, x10
  40e6a8:	bl	40c730 <safe_atollu@plt+0x5000>
  40e6ac:	str	w0, [sp, #36]
  40e6b0:	ldr	w9, [sp, #36]
  40e6b4:	cmp	w9, #0x0
  40e6b8:	cset	w9, ge  // ge = tcont
  40e6bc:	tbnz	w9, #0, 40e6cc <safe_atollu@plt+0x6f9c>
  40e6c0:	ldr	w8, [sp, #36]
  40e6c4:	stur	w8, [x29, #-4]
  40e6c8:	b	40e76c <safe_atollu@plt+0x703c>
  40e6cc:	ldr	x0, [sp, #40]
  40e6d0:	ldur	x8, [x29, #-16]
  40e6d4:	str	x0, [sp, #16]
  40e6d8:	mov	x0, x8
  40e6dc:	mov	x1, #0x1                   	// #1
  40e6e0:	bl	4069a0 <strv_skip@plt>
  40e6e4:	ldr	x8, [sp, #16]
  40e6e8:	str	x0, [sp, #8]
  40e6ec:	mov	x0, x8
  40e6f0:	sub	x1, x29, #0x20
  40e6f4:	ldr	x2, [sp, #8]
  40e6f8:	bl	41e9bc <safe_atollu@plt+0x1728c>
  40e6fc:	str	w0, [sp, #36]
  40e700:	ldr	w9, [sp, #36]
  40e704:	cmp	w9, #0x0
  40e708:	cset	w9, ge  // ge = tcont
  40e70c:	tbnz	w9, #0, 40e71c <safe_atollu@plt+0x6fec>
  40e710:	ldr	w8, [sp, #36]
  40e714:	stur	w8, [x29, #-4]
  40e718:	b	40e76c <safe_atollu@plt+0x703c>
  40e71c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40e720:	add	x8, x8, #0x344
  40e724:	ldr	w0, [x8]
  40e728:	bl	406830 <pager_open@plt>
  40e72c:	adrp	x8, 41e000 <safe_atollu@plt+0x168d0>
  40e730:	add	x8, x8, #0xdd8
  40e734:	str	x8, [sp, #24]
  40e738:	ldur	x8, [x29, #-32]
  40e73c:	ldrsw	x1, [sp, #36]
  40e740:	ldr	x3, [sp, #24]
  40e744:	mov	x0, x8
  40e748:	mov	x2, #0x30                  	// #48
  40e74c:	bl	41901c <safe_atollu@plt+0x118ec>
  40e750:	ldur	x0, [x29, #-32]
  40e754:	ldr	w1, [sp, #36]
  40e758:	bl	41eea4 <safe_atollu@plt+0x17774>
  40e75c:	ldur	x0, [x29, #-32]
  40e760:	ldr	w1, [sp, #36]
  40e764:	bl	41f5e4 <safe_atollu@plt+0x17eb4>
  40e768:	stur	wzr, [x29, #-4]
  40e76c:	ldur	w0, [x29, #-4]
  40e770:	ldp	x29, x30, [sp, #80]
  40e774:	add	sp, sp, #0x60
  40e778:	ret
  40e77c:	sub	sp, sp, #0xb0
  40e780:	stp	x29, x30, [sp, #160]
  40e784:	add	x29, sp, #0xa0
  40e788:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40e78c:	add	x8, x8, #0x320
  40e790:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  40e794:	add	x9, x9, #0xe41
  40e798:	add	x9, x9, #0x3
  40e79c:	stur	w0, [x29, #-8]
  40e7a0:	stur	x1, [x29, #-16]
  40e7a4:	stur	x2, [x29, #-24]
  40e7a8:	stur	xzr, [x29, #-48]
  40e7ac:	stur	xzr, [x29, #-40]
  40e7b0:	stur	xzr, [x29, #-32]
  40e7b4:	ldrb	w10, [x8]
  40e7b8:	str	x9, [sp, #64]
  40e7bc:	tbnz	w10, #0, 40e7c4 <safe_atollu@plt+0x7094>
  40e7c0:	b	40e7d4 <safe_atollu@plt+0x70a4>
  40e7c4:	stur	wzr, [x29, #-4]
  40e7c8:	mov	w8, #0x1                   	// #1
  40e7cc:	stur	w8, [x29, #-72]
  40e7d0:	b	40ea90 <safe_atollu@plt+0x7360>
  40e7d4:	mov	w0, #0x1                   	// #1
  40e7d8:	sub	x1, x29, #0x40
  40e7dc:	bl	40c730 <safe_atollu@plt+0x5000>
  40e7e0:	stur	w0, [x29, #-68]
  40e7e4:	ldur	w8, [x29, #-68]
  40e7e8:	cmp	w8, #0x0
  40e7ec:	cset	w8, ge  // ge = tcont
  40e7f0:	tbnz	w8, #0, 40e808 <safe_atollu@plt+0x70d8>
  40e7f4:	ldur	w8, [x29, #-68]
  40e7f8:	stur	w8, [x29, #-4]
  40e7fc:	mov	w8, #0x1                   	// #1
  40e800:	stur	w8, [x29, #-72]
  40e804:	b	40ea90 <safe_atollu@plt+0x7360>
  40e808:	bl	41f948 <safe_atollu@plt+0x18218>
  40e80c:	ldur	x8, [x29, #-16]
  40e810:	ldr	x0, [x8]
  40e814:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40e818:	add	x1, x1, #0x4bd
  40e81c:	bl	4066f0 <strcmp@plt>
  40e820:	cbz	w0, 40e83c <safe_atollu@plt+0x710c>
  40e824:	ldur	x8, [x29, #-16]
  40e828:	ldr	x0, [x8]
  40e82c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40e830:	add	x1, x1, #0x4c8
  40e834:	bl	4066f0 <strcmp@plt>
  40e838:	cbnz	w0, 40e84c <safe_atollu@plt+0x711c>
  40e83c:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  40e840:	add	x8, x8, #0x932
  40e844:	str	x8, [sp, #56]
  40e848:	b	40e93c <safe_atollu@plt+0x720c>
  40e84c:	ldur	x8, [x29, #-16]
  40e850:	ldr	x0, [x8]
  40e854:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40e858:	add	x1, x1, #0x67a
  40e85c:	bl	4066f0 <strcmp@plt>
  40e860:	cbnz	w0, 40e874 <safe_atollu@plt+0x7144>
  40e864:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  40e868:	add	x8, x8, #0x93c
  40e86c:	str	x8, [sp, #48]
  40e870:	b	40e934 <safe_atollu@plt+0x7204>
  40e874:	ldur	x8, [x29, #-16]
  40e878:	ldr	x0, [x8]
  40e87c:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40e880:	add	x1, x1, #0xed8
  40e884:	bl	4066f0 <strcmp@plt>
  40e888:	cbnz	w0, 40e89c <safe_atollu@plt+0x716c>
  40e88c:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40e890:	add	x8, x8, #0x1d6
  40e894:	str	x8, [sp, #40]
  40e898:	b	40e92c <safe_atollu@plt+0x71fc>
  40e89c:	ldur	x8, [x29, #-16]
  40e8a0:	ldr	x0, [x8]
  40e8a4:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  40e8a8:	add	x1, x1, #0xee6
  40e8ac:	bl	4066f0 <strcmp@plt>
  40e8b0:	cbnz	w0, 40e8c4 <safe_atollu@plt+0x7194>
  40e8b4:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40e8b8:	add	x8, x8, #0x1c5
  40e8bc:	str	x8, [sp, #32]
  40e8c0:	b	40e924 <safe_atollu@plt+0x71f4>
  40e8c4:	ldur	x8, [x29, #-16]
  40e8c8:	ldr	x0, [x8]
  40e8cc:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  40e8d0:	add	x1, x1, #0x1ea
  40e8d4:	bl	4066f0 <strcmp@plt>
  40e8d8:	cbnz	w0, 40e8ec <safe_atollu@plt+0x71bc>
  40e8dc:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  40e8e0:	add	x8, x8, #0x948
  40e8e4:	str	x8, [sp, #24]
  40e8e8:	b	40e91c <safe_atollu@plt+0x71ec>
  40e8ec:	ldur	x8, [x29, #-16]
  40e8f0:	ldr	x0, [x8]
  40e8f4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40e8f8:	add	x1, x1, #0x675
  40e8fc:	bl	4066f0 <strcmp@plt>
  40e900:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  40e904:	add	x8, x8, #0x953
  40e908:	adrp	x9, 43a000 <safe_atollu@plt+0x328d0>
  40e90c:	add	x9, x9, #0x94e
  40e910:	cmp	w0, #0x0
  40e914:	csel	x8, x9, x8, eq  // eq = none
  40e918:	str	x8, [sp, #24]
  40e91c:	ldr	x8, [sp, #24]
  40e920:	str	x8, [sp, #32]
  40e924:	ldr	x8, [sp, #32]
  40e928:	str	x8, [sp, #40]
  40e92c:	ldr	x8, [sp, #40]
  40e930:	str	x8, [sp, #48]
  40e934:	ldr	x8, [sp, #48]
  40e938:	str	x8, [sp, #56]
  40e93c:	ldr	x8, [sp, #56]
  40e940:	stur	x8, [x29, #-56]
  40e944:	ldur	x0, [x29, #-64]
  40e948:	ldur	x4, [x29, #-56]
  40e94c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40e950:	add	x1, x1, #0x888
  40e954:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40e958:	add	x2, x2, #0x8a1
  40e95c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40e960:	add	x3, x3, #0x8bb
  40e964:	sub	x5, x29, #0x30
  40e968:	mov	x8, xzr
  40e96c:	mov	x6, x8
  40e970:	mov	x7, x8
  40e974:	bl	406600 <sd_bus_call_method@plt>
  40e978:	stur	w0, [x29, #-68]
  40e97c:	ldur	w9, [x29, #-68]
  40e980:	cmp	w9, #0x0
  40e984:	cset	w9, ge  // ge = tcont
  40e988:	tbnz	w9, #0, 40ea5c <safe_atollu@plt+0x732c>
  40e98c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40e990:	add	x8, x8, #0x314
  40e994:	ldr	w9, [x8]
  40e998:	cbnz	w9, 40ea5c <safe_atollu@plt+0x732c>
  40e99c:	mov	w8, #0x3                   	// #3
  40e9a0:	stur	w8, [x29, #-76]
  40e9a4:	ldur	w8, [x29, #-68]
  40e9a8:	str	w8, [sp, #80]
  40e9ac:	str	wzr, [sp, #76]
  40e9b0:	ldr	w0, [sp, #76]
  40e9b4:	bl	4064d0 <log_get_max_level_realm@plt>
  40e9b8:	ldur	w8, [x29, #-76]
  40e9bc:	and	w8, w8, #0x7
  40e9c0:	cmp	w0, w8
  40e9c4:	b.lt	40ea2c <safe_atollu@plt+0x72fc>  // b.tstop
  40e9c8:	ldr	w8, [sp, #76]
  40e9cc:	ldur	w9, [x29, #-76]
  40e9d0:	orr	w0, w9, w8, lsl #10
  40e9d4:	ldr	w1, [sp, #80]
  40e9d8:	ldur	w8, [x29, #-68]
  40e9dc:	sub	x10, x29, #0x30
  40e9e0:	str	w0, [sp, #20]
  40e9e4:	mov	x0, x10
  40e9e8:	str	w1, [sp, #16]
  40e9ec:	mov	w1, w8
  40e9f0:	bl	406610 <bus_error_message@plt>
  40e9f4:	ldr	w8, [sp, #20]
  40e9f8:	str	x0, [sp, #8]
  40e9fc:	mov	w0, w8
  40ea00:	ldr	w1, [sp, #16]
  40ea04:	ldr	x2, [sp, #64]
  40ea08:	mov	w3, #0x1810                	// #6160
  40ea0c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  40ea10:	add	x4, x4, #0x95c
  40ea14:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40ea18:	add	x5, x5, #0x96b
  40ea1c:	ldr	x6, [sp, #8]
  40ea20:	bl	4064e0 <log_internal_realm@plt>
  40ea24:	str	w0, [sp, #4]
  40ea28:	b	40ea40 <safe_atollu@plt+0x7310>
  40ea2c:	ldr	w0, [sp, #80]
  40ea30:	bl	4064f0 <abs@plt>
  40ea34:	mov	w8, wzr
  40ea38:	subs	w8, w8, w0, uxtb
  40ea3c:	str	w8, [sp, #4]
  40ea40:	ldr	w8, [sp, #4]
  40ea44:	str	w8, [sp, #72]
  40ea48:	ldr	w8, [sp, #72]
  40ea4c:	stur	w8, [x29, #-4]
  40ea50:	mov	w8, #0x1                   	// #1
  40ea54:	stur	w8, [x29, #-72]
  40ea58:	b	40ea90 <safe_atollu@plt+0x7360>
  40ea5c:	ldur	w8, [x29, #-68]
  40ea60:	cmp	w8, #0x0
  40ea64:	cset	w8, ge  // ge = tcont
  40ea68:	tbnz	w8, #0, 40ea78 <safe_atollu@plt+0x7348>
  40ea6c:	ldur	w8, [x29, #-68]
  40ea70:	str	w8, [sp]
  40ea74:	b	40ea80 <safe_atollu@plt+0x7350>
  40ea78:	mov	w8, wzr
  40ea7c:	str	w8, [sp]
  40ea80:	ldr	w8, [sp]
  40ea84:	stur	w8, [x29, #-4]
  40ea88:	mov	w8, #0x1                   	// #1
  40ea8c:	stur	w8, [x29, #-72]
  40ea90:	sub	x0, x29, #0x30
  40ea94:	bl	406620 <sd_bus_error_free@plt>
  40ea98:	ldur	w0, [x29, #-4]
  40ea9c:	ldp	x29, x30, [sp, #160]
  40eaa0:	add	sp, sp, #0xb0
  40eaa4:	ret
  40eaa8:	sub	sp, sp, #0xc0
  40eaac:	stp	x29, x30, [sp, #176]
  40eab0:	add	x29, sp, #0xb0
  40eab4:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  40eab8:	add	x8, x8, #0xe41
  40eabc:	add	x8, x8, #0x3
  40eac0:	stur	w0, [x29, #-8]
  40eac4:	stur	x1, [x29, #-16]
  40eac8:	stur	x2, [x29, #-24]
  40eacc:	stur	wzr, [x29, #-44]
  40ead0:	ldur	w9, [x29, #-8]
  40ead4:	cmp	w9, #0x1
  40ead8:	str	x8, [sp, #48]
  40eadc:	b.gt	40eaf8 <safe_atollu@plt+0x73c8>
  40eae0:	ldur	w0, [x29, #-8]
  40eae4:	ldur	x1, [x29, #-16]
  40eae8:	ldur	x2, [x29, #-24]
  40eaec:	bl	40e77c <safe_atollu@plt+0x704c>
  40eaf0:	stur	w0, [x29, #-4]
  40eaf4:	b	40ed88 <safe_atollu@plt+0x7658>
  40eaf8:	mov	w0, #0x1                   	// #1
  40eafc:	sub	x1, x29, #0x20
  40eb00:	bl	40c730 <safe_atollu@plt+0x5000>
  40eb04:	stur	w0, [x29, #-44]
  40eb08:	ldur	w8, [x29, #-44]
  40eb0c:	cmp	w8, #0x0
  40eb10:	cset	w8, ge  // ge = tcont
  40eb14:	tbnz	w8, #0, 40eb24 <safe_atollu@plt+0x73f4>
  40eb18:	ldur	w8, [x29, #-44]
  40eb1c:	stur	w8, [x29, #-4]
  40eb20:	b	40ed88 <safe_atollu@plt+0x7658>
  40eb24:	bl	41f948 <safe_atollu@plt+0x18218>
  40eb28:	ldur	x0, [x29, #-16]
  40eb2c:	mov	x1, #0x1                   	// #1
  40eb30:	bl	4069a0 <strv_skip@plt>
  40eb34:	stur	x0, [x29, #-40]
  40eb38:	ldur	x8, [x29, #-40]
  40eb3c:	mov	w9, #0x0                   	// #0
  40eb40:	str	w9, [sp, #44]
  40eb44:	cbz	x8, 40eb5c <safe_atollu@plt+0x742c>
  40eb48:	ldur	x8, [x29, #-40]
  40eb4c:	ldr	x8, [x8]
  40eb50:	cmp	x8, #0x0
  40eb54:	cset	w9, ne  // ne = any
  40eb58:	str	w9, [sp, #44]
  40eb5c:	ldr	w8, [sp, #44]
  40eb60:	tbnz	w8, #0, 40eb68 <safe_atollu@plt+0x7438>
  40eb64:	b	40ed80 <safe_atollu@plt+0x7650>
  40eb68:	stur	xzr, [x29, #-72]
  40eb6c:	stur	xzr, [x29, #-64]
  40eb70:	stur	xzr, [x29, #-56]
  40eb74:	ldur	x8, [x29, #-40]
  40eb78:	ldr	x0, [x8]
  40eb7c:	sub	x1, x29, #0x4c
  40eb80:	bl	41f98c <safe_atollu@plt+0x1825c>
  40eb84:	stur	w0, [x29, #-80]
  40eb88:	ldur	w9, [x29, #-80]
  40eb8c:	cmp	w9, #0x0
  40eb90:	cset	w9, ge  // ge = tcont
  40eb94:	tbnz	w9, #0, 40ec30 <safe_atollu@plt+0x7500>
  40eb98:	mov	w8, #0x3                   	// #3
  40eb9c:	stur	w8, [x29, #-84]
  40eba0:	ldur	w8, [x29, #-80]
  40eba4:	str	w8, [sp, #88]
  40eba8:	str	wzr, [sp, #84]
  40ebac:	ldr	w0, [sp, #84]
  40ebb0:	bl	4064d0 <log_get_max_level_realm@plt>
  40ebb4:	ldur	w8, [x29, #-84]
  40ebb8:	and	w8, w8, #0x7
  40ebbc:	cmp	w0, w8
  40ebc0:	b.lt	40ec00 <safe_atollu@plt+0x74d0>  // b.tstop
  40ebc4:	ldr	w8, [sp, #84]
  40ebc8:	ldur	w9, [x29, #-84]
  40ebcc:	orr	w0, w9, w8, lsl #10
  40ebd0:	ldr	w1, [sp, #88]
  40ebd4:	ldur	x10, [x29, #-40]
  40ebd8:	ldr	x6, [x10]
  40ebdc:	ldr	x2, [sp, #48]
  40ebe0:	mov	w3, #0x97a                 	// #2426
  40ebe4:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  40ebe8:	add	x4, x4, #0x98b
  40ebec:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40ebf0:	add	x5, x5, #0x996
  40ebf4:	bl	4064e0 <log_internal_realm@plt>
  40ebf8:	str	w0, [sp, #40]
  40ebfc:	b	40ec14 <safe_atollu@plt+0x74e4>
  40ec00:	ldr	w0, [sp, #88]
  40ec04:	bl	4064f0 <abs@plt>
  40ec08:	mov	w8, wzr
  40ec0c:	subs	w8, w8, w0, uxtb
  40ec10:	str	w8, [sp, #40]
  40ec14:	ldr	w8, [sp, #40]
  40ec18:	str	w8, [sp, #80]
  40ec1c:	ldr	w8, [sp, #80]
  40ec20:	stur	w8, [x29, #-4]
  40ec24:	mov	w8, #0x1                   	// #1
  40ec28:	str	w8, [sp, #76]
  40ec2c:	b	40ed58 <safe_atollu@plt+0x7628>
  40ec30:	ldur	x0, [x29, #-32]
  40ec34:	ldur	w8, [x29, #-76]
  40ec38:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40ec3c:	add	x1, x1, #0x888
  40ec40:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40ec44:	add	x2, x2, #0x8a1
  40ec48:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40ec4c:	add	x3, x3, #0x8bb
  40ec50:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  40ec54:	add	x4, x4, #0x9b6
  40ec58:	sub	x5, x29, #0x48
  40ec5c:	mov	x9, xzr
  40ec60:	mov	x6, x9
  40ec64:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  40ec68:	add	x7, x7, #0xa0b
  40ec6c:	mov	x9, sp
  40ec70:	str	w8, [x9]
  40ec74:	bl	406600 <sd_bus_call_method@plt>
  40ec78:	stur	w0, [x29, #-80]
  40ec7c:	ldur	w8, [x29, #-80]
  40ec80:	cmp	w8, #0x0
  40ec84:	cset	w8, ge  // ge = tcont
  40ec88:	tbnz	w8, #0, 40ed54 <safe_atollu@plt+0x7624>
  40ec8c:	mov	w8, #0x3                   	// #3
  40ec90:	str	w8, [sp, #72]
  40ec94:	ldur	w8, [x29, #-80]
  40ec98:	str	w8, [sp, #68]
  40ec9c:	str	wzr, [sp, #64]
  40eca0:	ldr	w0, [sp, #64]
  40eca4:	bl	4064d0 <log_get_max_level_realm@plt>
  40eca8:	ldr	w8, [sp, #72]
  40ecac:	and	w8, w8, #0x7
  40ecb0:	cmp	w0, w8
  40ecb4:	b.lt	40ed28 <safe_atollu@plt+0x75f8>  // b.tstop
  40ecb8:	ldr	w8, [sp, #64]
  40ecbc:	ldr	w9, [sp, #72]
  40ecc0:	orr	w0, w9, w8, lsl #10
  40ecc4:	ldr	w1, [sp, #68]
  40ecc8:	ldur	w6, [x29, #-76]
  40eccc:	ldur	w8, [x29, #-80]
  40ecd0:	sub	x10, x29, #0x48
  40ecd4:	str	w0, [sp, #36]
  40ecd8:	mov	x0, x10
  40ecdc:	str	w1, [sp, #32]
  40ece0:	mov	w1, w8
  40ece4:	str	w6, [sp, #28]
  40ece8:	bl	406610 <bus_error_message@plt>
  40ecec:	ldr	w8, [sp, #36]
  40ecf0:	str	x0, [sp, #16]
  40ecf4:	mov	w0, w8
  40ecf8:	ldr	w1, [sp, #32]
  40ecfc:	ldr	x2, [sp, #48]
  40ed00:	mov	w3, #0x986                 	// #2438
  40ed04:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  40ed08:	add	x4, x4, #0x98b
  40ed0c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40ed10:	add	x5, x5, #0x9c0
  40ed14:	ldr	w6, [sp, #28]
  40ed18:	ldr	x7, [sp, #16]
  40ed1c:	bl	4064e0 <log_internal_realm@plt>
  40ed20:	str	w0, [sp, #12]
  40ed24:	b	40ed3c <safe_atollu@plt+0x760c>
  40ed28:	ldr	w0, [sp, #68]
  40ed2c:	bl	4064f0 <abs@plt>
  40ed30:	mov	w8, wzr
  40ed34:	subs	w8, w8, w0, uxtb
  40ed38:	str	w8, [sp, #12]
  40ed3c:	ldr	w8, [sp, #12]
  40ed40:	str	w8, [sp, #60]
  40ed44:	ldur	w8, [x29, #-44]
  40ed48:	cbnz	w8, 40ed54 <safe_atollu@plt+0x7624>
  40ed4c:	ldur	w8, [x29, #-80]
  40ed50:	stur	w8, [x29, #-44]
  40ed54:	str	wzr, [sp, #76]
  40ed58:	sub	x0, x29, #0x48
  40ed5c:	bl	406620 <sd_bus_error_free@plt>
  40ed60:	ldr	w8, [sp, #76]
  40ed64:	cbz	w8, 40ed70 <safe_atollu@plt+0x7640>
  40ed68:	b	40ed6c <safe_atollu@plt+0x763c>
  40ed6c:	b	40ed88 <safe_atollu@plt+0x7658>
  40ed70:	ldur	x8, [x29, #-40]
  40ed74:	add	x8, x8, #0x8
  40ed78:	stur	x8, [x29, #-40]
  40ed7c:	b	40eb38 <safe_atollu@plt+0x7408>
  40ed80:	ldur	w8, [x29, #-44]
  40ed84:	stur	w8, [x29, #-4]
  40ed88:	ldur	w0, [x29, #-4]
  40ed8c:	ldp	x29, x30, [sp, #176]
  40ed90:	add	sp, sp, #0xc0
  40ed94:	ret
  40ed98:	stp	x29, x30, [sp, #-32]!
  40ed9c:	str	x28, [sp, #16]
  40eda0:	mov	x29, sp
  40eda4:	sub	sp, sp, #0x220
  40eda8:	mov	x8, xzr
  40edac:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40edb0:	add	x9, x9, #0x340
  40edb4:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  40edb8:	add	x10, x10, #0xe41
  40edbc:	add	x10, x10, #0x3
  40edc0:	adrp	x11, 43a000 <safe_atollu@plt+0x328d0>
  40edc4:	add	x11, x11, #0x9dc
  40edc8:	adrp	x12, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40edcc:	add	x12, x12, #0x314
  40edd0:	adrp	x13, 434000 <safe_atollu@plt+0x2c8d0>
  40edd4:	add	x13, x13, #0x640
  40edd8:	adrp	x14, 43a000 <safe_atollu@plt+0x328d0>
  40eddc:	add	x14, x14, #0xa27
  40ede0:	adrp	x15, 439000 <safe_atollu@plt+0x318d0>
  40ede4:	add	x15, x15, #0x4cf
  40ede8:	adrp	x16, 43a000 <safe_atollu@plt+0x328d0>
  40edec:	add	x16, x16, #0xa65
  40edf0:	adrp	x17, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40edf4:	add	x17, x17, #0x318
  40edf8:	stur	w0, [x29, #-8]
  40edfc:	stur	x1, [x29, #-16]
  40ee00:	stur	x2, [x29, #-24]
  40ee04:	stur	x8, [x29, #-32]
  40ee08:	stur	x8, [x29, #-40]
  40ee0c:	stur	x8, [x29, #-80]
  40ee10:	stur	x8, [x29, #-88]
  40ee14:	stur	x8, [x29, #-96]
  40ee18:	stur	wzr, [x29, #-104]
  40ee1c:	ldrb	w18, [x9]
  40ee20:	str	x9, [sp, #192]
  40ee24:	str	x10, [sp, #184]
  40ee28:	str	x11, [sp, #176]
  40ee2c:	str	x12, [sp, #168]
  40ee30:	str	x13, [sp, #160]
  40ee34:	str	x14, [sp, #152]
  40ee38:	str	x15, [sp, #144]
  40ee3c:	str	x16, [sp, #136]
  40ee40:	str	x17, [sp, #128]
  40ee44:	tbnz	w18, #0, 40ee4c <safe_atollu@plt+0x771c>
  40ee48:	b	40ef08 <safe_atollu@plt+0x77d8>
  40ee4c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40ee50:	add	x8, x8, #0x68
  40ee54:	ldr	q0, [x8]
  40ee58:	sub	x0, x29, #0x90
  40ee5c:	stur	q0, [x29, #-144]
  40ee60:	ldr	x8, [x8, #16]
  40ee64:	stur	x8, [x29, #-128]
  40ee68:	ldur	x8, [x29, #-16]
  40ee6c:	ldr	x1, [x8]
  40ee70:	bl	406ab0 <strv_find@plt>
  40ee74:	cbnz	x0, 40ef08 <safe_atollu@plt+0x77d8>
  40ee78:	mov	w8, #0x3                   	// #3
  40ee7c:	stur	w8, [x29, #-148]
  40ee80:	mov	w8, #0x16                  	// #22
  40ee84:	movk	w8, #0x4000, lsl #16
  40ee88:	stur	w8, [x29, #-152]
  40ee8c:	stur	wzr, [x29, #-156]
  40ee90:	ldur	w0, [x29, #-156]
  40ee94:	bl	4064d0 <log_get_max_level_realm@plt>
  40ee98:	ldur	w8, [x29, #-148]
  40ee9c:	and	w8, w8, #0x7
  40eea0:	cmp	w0, w8
  40eea4:	b.lt	40eed8 <safe_atollu@plt+0x77a8>  // b.tstop
  40eea8:	ldur	w8, [x29, #-156]
  40eeac:	ldur	w9, [x29, #-148]
  40eeb0:	orr	w0, w9, w8, lsl #10
  40eeb4:	ldur	w1, [x29, #-152]
  40eeb8:	ldr	x2, [sp, #184]
  40eebc:	mov	w3, #0xbf4                 	// #3060
  40eec0:	ldr	x4, [sp, #176]
  40eec4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40eec8:	add	x5, x5, #0x9e7
  40eecc:	bl	4064e0 <log_internal_realm@plt>
  40eed0:	str	w0, [sp, #124]
  40eed4:	b	40eeec <safe_atollu@plt+0x77bc>
  40eed8:	ldur	w0, [x29, #-152]
  40eedc:	bl	4064f0 <abs@plt>
  40eee0:	mov	w8, wzr
  40eee4:	subs	w8, w8, w0, uxtb
  40eee8:	str	w8, [sp, #124]
  40eeec:	ldr	w8, [sp, #124]
  40eef0:	stur	w8, [x29, #-160]
  40eef4:	ldur	w8, [x29, #-160]
  40eef8:	stur	w8, [x29, #-4]
  40eefc:	mov	w8, #0x1                   	// #1
  40ef00:	stur	w8, [x29, #-164]
  40ef04:	b	40f98c <safe_atollu@plt+0x825c>
  40ef08:	ldr	x8, [sp, #192]
  40ef0c:	ldrb	w9, [x8]
  40ef10:	mov	w10, #0x1                   	// #1
  40ef14:	mov	w11, wzr
  40ef18:	tst	w9, #0x1
  40ef1c:	csel	w0, w11, w10, ne  // ne = any
  40ef20:	sub	x1, x29, #0x70
  40ef24:	bl	40c730 <safe_atollu@plt+0x5000>
  40ef28:	stur	w0, [x29, #-100]
  40ef2c:	ldur	w9, [x29, #-100]
  40ef30:	cmp	w9, #0x0
  40ef34:	cset	w9, ge  // ge = tcont
  40ef38:	tbnz	w9, #0, 40ef50 <safe_atollu@plt+0x7820>
  40ef3c:	ldur	w8, [x29, #-100]
  40ef40:	stur	w8, [x29, #-4]
  40ef44:	mov	w8, #0x1                   	// #1
  40ef48:	stur	w8, [x29, #-164]
  40ef4c:	b	40f98c <safe_atollu@plt+0x825c>
  40ef50:	bl	41fa20 <safe_atollu@plt+0x182f0>
  40ef54:	bl	41f948 <safe_atollu@plt+0x18218>
  40ef58:	ldr	x8, [sp, #168]
  40ef5c:	ldr	w9, [x8]
  40ef60:	cbnz	w9, 40f048 <safe_atollu@plt+0x7918>
  40ef64:	ldur	x8, [x29, #-16]
  40ef68:	ldr	x0, [x8]
  40ef6c:	bl	41fa7c <safe_atollu@plt+0x1834c>
  40ef70:	stur	w0, [x29, #-168]
  40ef74:	ldur	w9, [x29, #-168]
  40ef78:	mov	w10, #0xffffffff            	// #-1
  40ef7c:	cmp	w9, w10
  40ef80:	b.eq	40efc8 <safe_atollu@plt+0x7898>  // b.none
  40ef84:	ldr	x8, [sp, #152]
  40ef88:	stur	x8, [x29, #-48]
  40ef8c:	ldr	x9, [sp, #144]
  40ef90:	stur	x9, [x29, #-56]
  40ef94:	ldursw	x10, [x29, #-168]
  40ef98:	mov	x11, #0x18                  	// #24
  40ef9c:	mul	x10, x11, x10
  40efa0:	ldr	x12, [sp, #160]
  40efa4:	add	x10, x12, x10
  40efa8:	ldr	x10, [x10, #16]
  40efac:	stur	x10, [x29, #-64]
  40efb0:	ldursw	x10, [x29, #-168]
  40efb4:	mul	x10, x11, x10
  40efb8:	add	x10, x12, x10
  40efbc:	ldr	x10, [x10]
  40efc0:	stur	x10, [x29, #-72]
  40efc4:	b	40f044 <safe_atollu@plt+0x7914>
  40efc8:	ldur	x8, [x29, #-16]
  40efcc:	ldr	x0, [x8]
  40efd0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40efd4:	add	x1, x1, #0x560
  40efd8:	bl	4066f0 <strcmp@plt>
  40efdc:	cbnz	w0, 40f00c <safe_atollu@plt+0x78dc>
  40efe0:	ldr	x8, [sp, #152]
  40efe4:	stur	x8, [x29, #-48]
  40efe8:	ldr	x9, [sp, #144]
  40efec:	stur	x9, [x29, #-56]
  40eff0:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  40eff4:	add	x10, x10, #0x560
  40eff8:	stur	x10, [x29, #-64]
  40effc:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  40f000:	add	x10, x10, #0xa31
  40f004:	stur	x10, [x29, #-80]
  40f008:	b	40f03c <safe_atollu@plt+0x790c>
  40f00c:	ldur	x8, [x29, #-16]
  40f010:	ldr	x0, [x8]
  40f014:	bl	41fafc <safe_atollu@plt+0x183cc>
  40f018:	stur	x0, [x29, #-48]
  40f01c:	ldur	x8, [x29, #-16]
  40f020:	ldr	x0, [x8]
  40f024:	bl	41fb98 <safe_atollu@plt+0x18468>
  40f028:	stur	x0, [x29, #-56]
  40f02c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40f030:	add	x8, x8, #0x0
  40f034:	ldr	x8, [x8]
  40f038:	stur	x8, [x29, #-64]
  40f03c:	mov	x8, xzr
  40f040:	stur	x8, [x29, #-72]
  40f044:	b	40f1c8 <safe_atollu@plt+0x7a98>
  40f048:	ldr	x8, [sp, #168]
  40f04c:	ldr	w9, [x8]
  40f050:	cmp	w9, #0x0
  40f054:	cset	w9, lt  // lt = tstop
  40f058:	mov	w10, #0x0                   	// #0
  40f05c:	str	w10, [sp, #120]
  40f060:	tbnz	w9, #0, 40f078 <safe_atollu@plt+0x7948>
  40f064:	ldr	x8, [sp, #168]
  40f068:	ldr	w9, [x8]
  40f06c:	cmp	w9, #0x15
  40f070:	cset	w9, lt  // lt = tstop
  40f074:	str	w9, [sp, #120]
  40f078:	ldr	w8, [sp, #120]
  40f07c:	mov	w9, #0x1                   	// #1
  40f080:	eor	w8, w8, #0x1
  40f084:	eor	w8, w8, w9
  40f088:	eor	w8, w8, w9
  40f08c:	and	w8, w8, #0x1
  40f090:	mov	w0, w8
  40f094:	sxtw	x10, w0
  40f098:	cbz	x10, 40f0bc <safe_atollu@plt+0x798c>
  40f09c:	mov	w8, wzr
  40f0a0:	mov	w0, w8
  40f0a4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  40f0a8:	add	x1, x1, #0xa39
  40f0ac:	ldr	x2, [sp, #184]
  40f0b0:	mov	w3, #0xc1b                 	// #3099
  40f0b4:	ldr	x4, [sp, #136]
  40f0b8:	bl	406540 <log_assert_failed_realm@plt>
  40f0bc:	ldr	x8, [sp, #168]
  40f0c0:	ldrsw	x9, [x8]
  40f0c4:	mov	x10, #0x18                  	// #24
  40f0c8:	mul	x9, x10, x9
  40f0cc:	ldr	x10, [sp, #160]
  40f0d0:	add	x9, x10, x9
  40f0d4:	ldr	x9, [x9]
  40f0d8:	cmp	x9, #0x0
  40f0dc:	cset	w11, ne  // ne = any
  40f0e0:	mov	w12, #0x1                   	// #1
  40f0e4:	eor	w11, w11, #0x1
  40f0e8:	eor	w11, w11, w12
  40f0ec:	eor	w11, w11, w12
  40f0f0:	and	w11, w11, #0x1
  40f0f4:	mov	w0, w11
  40f0f8:	sxtw	x9, w0
  40f0fc:	cbz	x9, 40f120 <safe_atollu@plt+0x79f0>
  40f100:	mov	w8, wzr
  40f104:	mov	w0, w8
  40f108:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  40f10c:	add	x1, x1, #0xa8a
  40f110:	ldr	x2, [sp, #184]
  40f114:	mov	w3, #0xc1c                 	// #3100
  40f118:	ldr	x4, [sp, #136]
  40f11c:	bl	406540 <log_assert_failed_realm@plt>
  40f120:	ldr	x8, [sp, #168]
  40f124:	ldrsw	x9, [x8]
  40f128:	mov	x10, #0x18                  	// #24
  40f12c:	mul	x9, x10, x9
  40f130:	ldr	x10, [sp, #160]
  40f134:	add	x9, x10, x9
  40f138:	ldr	x9, [x9, #16]
  40f13c:	cmp	x9, #0x0
  40f140:	cset	w11, ne  // ne = any
  40f144:	mov	w12, #0x1                   	// #1
  40f148:	eor	w11, w11, #0x1
  40f14c:	eor	w11, w11, w12
  40f150:	eor	w11, w11, w12
  40f154:	and	w11, w11, #0x1
  40f158:	mov	w0, w11
  40f15c:	sxtw	x9, w0
  40f160:	cbz	x9, 40f184 <safe_atollu@plt+0x7a54>
  40f164:	mov	w8, wzr
  40f168:	mov	w0, w8
  40f16c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  40f170:	add	x1, x1, #0xaaa
  40f174:	ldr	x2, [sp, #184]
  40f178:	mov	w3, #0xc1d                 	// #3101
  40f17c:	ldr	x4, [sp, #136]
  40f180:	bl	406540 <log_assert_failed_realm@plt>
  40f184:	ldr	x8, [sp, #152]
  40f188:	stur	x8, [x29, #-48]
  40f18c:	ldr	x9, [sp, #144]
  40f190:	stur	x9, [x29, #-56]
  40f194:	ldr	x10, [sp, #168]
  40f198:	ldrsw	x11, [x10]
  40f19c:	mov	x12, #0x18                  	// #24
  40f1a0:	mul	x11, x12, x11
  40f1a4:	ldr	x13, [sp, #160]
  40f1a8:	add	x11, x13, x11
  40f1ac:	ldr	x11, [x11, #16]
  40f1b0:	stur	x11, [x29, #-64]
  40f1b4:	ldrsw	x11, [x10]
  40f1b8:	mul	x11, x12, x11
  40f1bc:	add	x11, x13, x11
  40f1c0:	ldr	x11, [x11]
  40f1c4:	stur	x11, [x29, #-72]
  40f1c8:	ldur	x8, [x29, #-72]
  40f1cc:	cbz	x8, 40f218 <safe_atollu@plt+0x7ae8>
  40f1d0:	ldur	x0, [x29, #-72]
  40f1d4:	mov	x8, xzr
  40f1d8:	mov	x1, x8
  40f1dc:	bl	406ac0 <strv_new_internal@plt>
  40f1e0:	stur	x0, [x29, #-96]
  40f1e4:	ldur	x8, [x29, #-96]
  40f1e8:	cbnz	x8, 40f214 <safe_atollu@plt+0x7ae4>
  40f1ec:	mov	w8, wzr
  40f1f0:	mov	w0, w8
  40f1f4:	ldr	x1, [sp, #184]
  40f1f8:	mov	w2, #0xc28                 	// #3112
  40f1fc:	ldr	x3, [sp, #176]
  40f200:	bl	4066b0 <log_oom_internal@plt>
  40f204:	stur	w0, [x29, #-4]
  40f208:	mov	w8, #0x1                   	// #1
  40f20c:	stur	w8, [x29, #-164]
  40f210:	b	40f98c <safe_atollu@plt+0x825c>
  40f214:	b	40f43c <safe_atollu@plt+0x7d0c>
  40f218:	ldur	x0, [x29, #-112]
  40f21c:	ldur	x8, [x29, #-16]
  40f220:	str	x0, [sp, #112]
  40f224:	mov	x0, x8
  40f228:	mov	x1, #0x1                   	// #1
  40f22c:	bl	4069a0 <strv_skip@plt>
  40f230:	ldur	x2, [x29, #-80]
  40f234:	ldr	x8, [sp, #112]
  40f238:	str	x0, [sp, #104]
  40f23c:	mov	x0, x8
  40f240:	ldr	x1, [sp, #104]
  40f244:	sub	x3, x29, #0x60
  40f248:	sub	x4, x29, #0xa9
  40f24c:	bl	41b800 <safe_atollu@plt+0x140d0>
  40f250:	stur	w0, [x29, #-100]
  40f254:	ldur	w9, [x29, #-100]
  40f258:	cmp	w9, #0x0
  40f25c:	cset	w9, ge  // ge = tcont
  40f260:	tbnz	w9, #0, 40f2f0 <safe_atollu@plt+0x7bc0>
  40f264:	mov	w8, #0x3                   	// #3
  40f268:	stur	w8, [x29, #-176]
  40f26c:	ldur	w8, [x29, #-100]
  40f270:	stur	w8, [x29, #-180]
  40f274:	stur	wzr, [x29, #-184]
  40f278:	ldur	w0, [x29, #-184]
  40f27c:	bl	4064d0 <log_get_max_level_realm@plt>
  40f280:	ldur	w8, [x29, #-176]
  40f284:	and	w8, w8, #0x7
  40f288:	cmp	w0, w8
  40f28c:	b.lt	40f2c0 <safe_atollu@plt+0x7b90>  // b.tstop
  40f290:	ldur	w8, [x29, #-184]
  40f294:	ldur	w9, [x29, #-176]
  40f298:	orr	w0, w9, w8, lsl #10
  40f29c:	ldur	w1, [x29, #-180]
  40f2a0:	ldr	x2, [sp, #184]
  40f2a4:	mov	w3, #0xc2e                 	// #3118
  40f2a8:	ldr	x4, [sp, #176]
  40f2ac:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f2b0:	add	x5, x5, #0xac8
  40f2b4:	bl	4064e0 <log_internal_realm@plt>
  40f2b8:	str	w0, [sp, #100]
  40f2bc:	b	40f2d4 <safe_atollu@plt+0x7ba4>
  40f2c0:	ldur	w0, [x29, #-180]
  40f2c4:	bl	4064f0 <abs@plt>
  40f2c8:	mov	w8, wzr
  40f2cc:	subs	w8, w8, w0, uxtb
  40f2d0:	str	w8, [sp, #100]
  40f2d4:	ldr	w8, [sp, #100]
  40f2d8:	stur	w8, [x29, #-188]
  40f2dc:	ldur	w8, [x29, #-188]
  40f2e0:	stur	w8, [x29, #-4]
  40f2e4:	mov	w8, #0x1                   	// #1
  40f2e8:	stur	w8, [x29, #-164]
  40f2ec:	b	40f98c <safe_atollu@plt+0x825c>
  40f2f0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40f2f4:	add	x8, x8, #0x331
  40f2f8:	ldrb	w9, [x8]
  40f2fc:	tbnz	w9, #0, 40f43c <safe_atollu@plt+0x7d0c>
  40f300:	ldurb	w8, [x29, #-169]
  40f304:	tbnz	w8, #0, 40f30c <safe_atollu@plt+0x7bdc>
  40f308:	b	40f43c <safe_atollu@plt+0x7d0c>
  40f30c:	ldur	x0, [x29, #-56]
  40f310:	ldr	x1, [sp, #144]
  40f314:	bl	4066f0 <strcmp@plt>
  40f318:	cbnz	w0, 40f43c <safe_atollu@plt+0x7d0c>
  40f31c:	ldr	x8, [sp, #128]
  40f320:	ldrb	w9, [x8]
  40f324:	tbnz	w9, #0, 40f43c <safe_atollu@plt+0x7d0c>
  40f328:	mov	w8, #0x4                   	// #4
  40f32c:	stur	w8, [x29, #-192]
  40f330:	stur	wzr, [x29, #-196]
  40f334:	stur	wzr, [x29, #-200]
  40f338:	ldur	w0, [x29, #-200]
  40f33c:	bl	4064d0 <log_get_max_level_realm@plt>
  40f340:	ldur	w8, [x29, #-192]
  40f344:	and	w8, w8, #0x7
  40f348:	cmp	w0, w8
  40f34c:	b.lt	40f3ac <safe_atollu@plt+0x7c7c>  // b.tstop
  40f350:	ldur	w8, [x29, #-200]
  40f354:	ldur	w9, [x29, #-192]
  40f358:	orr	w0, w9, w8, lsl #10
  40f35c:	ldur	w1, [x29, #-196]
  40f360:	str	w0, [sp, #96]
  40f364:	str	w1, [sp, #92]
  40f368:	bl	41ac6c <safe_atollu@plt+0x1353c>
  40f36c:	str	x0, [sp, #80]
  40f370:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  40f374:	ldr	w8, [sp, #96]
  40f378:	str	x0, [sp, #72]
  40f37c:	mov	w0, w8
  40f380:	ldr	w1, [sp, #92]
  40f384:	ldr	x2, [sp, #184]
  40f388:	mov	w3, #0xc33                 	// #3123
  40f38c:	ldr	x4, [sp, #176]
  40f390:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f394:	add	x5, x5, #0xae3
  40f398:	ldr	x6, [sp, #80]
  40f39c:	ldr	x7, [sp, #72]
  40f3a0:	bl	4064e0 <log_internal_realm@plt>
  40f3a4:	str	w0, [sp, #68]
  40f3a8:	b	40f3c0 <safe_atollu@plt+0x7c90>
  40f3ac:	ldur	w0, [x29, #-196]
  40f3b0:	bl	4064f0 <abs@plt>
  40f3b4:	mov	w8, wzr
  40f3b8:	subs	w8, w8, w0, uxtb
  40f3bc:	str	w8, [sp, #68]
  40f3c0:	ldr	w8, [sp, #68]
  40f3c4:	stur	w8, [x29, #-204]
  40f3c8:	mov	w8, #0x5                   	// #5
  40f3cc:	stur	w8, [x29, #-208]
  40f3d0:	stur	wzr, [x29, #-212]
  40f3d4:	stur	wzr, [x29, #-216]
  40f3d8:	ldur	w0, [x29, #-216]
  40f3dc:	bl	4064d0 <log_get_max_level_realm@plt>
  40f3e0:	ldur	w8, [x29, #-208]
  40f3e4:	and	w8, w8, #0x7
  40f3e8:	cmp	w0, w8
  40f3ec:	b.lt	40f420 <safe_atollu@plt+0x7cf0>  // b.tstop
  40f3f0:	ldur	w8, [x29, #-216]
  40f3f4:	ldur	w9, [x29, #-208]
  40f3f8:	orr	w0, w9, w8, lsl #10
  40f3fc:	ldur	w1, [x29, #-212]
  40f400:	ldr	x2, [sp, #184]
  40f404:	mov	w3, #0xc36                 	// #3126
  40f408:	ldr	x4, [sp, #176]
  40f40c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f410:	add	x5, x5, #0xb1c
  40f414:	bl	4064e0 <log_internal_realm@plt>
  40f418:	str	w0, [sp, #64]
  40f41c:	b	40f434 <safe_atollu@plt+0x7d04>
  40f420:	ldur	w0, [x29, #-212]
  40f424:	bl	4064f0 <abs@plt>
  40f428:	mov	w8, wzr
  40f42c:	subs	w8, w8, w0, uxtb
  40f430:	str	w8, [sp, #64]
  40f434:	ldr	w8, [sp, #64]
  40f438:	stur	w8, [x29, #-220]
  40f43c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40f440:	add	x8, x8, #0x341
  40f444:	ldrb	w9, [x8]
  40f448:	tbnz	w9, #0, 40f4f8 <safe_atollu@plt+0x7dc8>
  40f44c:	ldur	x0, [x29, #-112]
  40f450:	sub	x1, x29, #0x28
  40f454:	bl	406ad0 <bus_wait_for_jobs_new@plt>
  40f458:	stur	w0, [x29, #-100]
  40f45c:	ldur	w8, [x29, #-100]
  40f460:	cmp	w8, #0x0
  40f464:	cset	w8, ge  // ge = tcont
  40f468:	tbnz	w8, #0, 40f4f8 <safe_atollu@plt+0x7dc8>
  40f46c:	mov	w8, #0x3                   	// #3
  40f470:	stur	w8, [x29, #-224]
  40f474:	ldur	w8, [x29, #-100]
  40f478:	stur	w8, [x29, #-228]
  40f47c:	stur	wzr, [x29, #-232]
  40f480:	ldur	w0, [x29, #-232]
  40f484:	bl	4064d0 <log_get_max_level_realm@plt>
  40f488:	ldur	w8, [x29, #-224]
  40f48c:	and	w8, w8, #0x7
  40f490:	cmp	w0, w8
  40f494:	b.lt	40f4c8 <safe_atollu@plt+0x7d98>  // b.tstop
  40f498:	ldur	w8, [x29, #-232]
  40f49c:	ldur	w9, [x29, #-224]
  40f4a0:	orr	w0, w9, w8, lsl #10
  40f4a4:	ldur	w1, [x29, #-228]
  40f4a8:	ldr	x2, [sp, #184]
  40f4ac:	mov	w3, #0xc3d                 	// #3133
  40f4b0:	ldr	x4, [sp, #176]
  40f4b4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f4b8:	add	x5, x5, #0xbe1
  40f4bc:	bl	4064e0 <log_internal_realm@plt>
  40f4c0:	str	w0, [sp, #60]
  40f4c4:	b	40f4dc <safe_atollu@plt+0x7dac>
  40f4c8:	ldur	w0, [x29, #-228]
  40f4cc:	bl	4064f0 <abs@plt>
  40f4d0:	mov	w8, wzr
  40f4d4:	subs	w8, w8, w0, uxtb
  40f4d8:	str	w8, [sp, #60]
  40f4dc:	ldr	w8, [sp, #60]
  40f4e0:	stur	w8, [x29, #-236]
  40f4e4:	ldur	w8, [x29, #-236]
  40f4e8:	stur	w8, [x29, #-4]
  40f4ec:	mov	w8, #0x1                   	// #1
  40f4f0:	stur	w8, [x29, #-164]
  40f4f4:	b	40f98c <safe_atollu@plt+0x825c>
  40f4f8:	ldr	x8, [sp, #192]
  40f4fc:	ldrb	w9, [x8]
  40f500:	tbnz	w9, #0, 40f508 <safe_atollu@plt+0x7dd8>
  40f504:	b	40f694 <safe_atollu@plt+0x7f64>
  40f508:	ldur	x0, [x29, #-112]
  40f50c:	mov	x8, xzr
  40f510:	mov	x1, x8
  40f514:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40f518:	add	x2, x2, #0x888
  40f51c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40f520:	add	x3, x3, #0x8a1
  40f524:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  40f528:	add	x4, x4, #0x8bb
  40f52c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f530:	add	x5, x5, #0xbfa
  40f534:	mov	x6, x8
  40f538:	mov	x7, x8
  40f53c:	mov	x9, sp
  40f540:	str	x8, [x9]
  40f544:	bl	406ae0 <sd_bus_call_method_async@plt>
  40f548:	stur	w0, [x29, #-100]
  40f54c:	ldur	w10, [x29, #-100]
  40f550:	cmp	w10, #0x0
  40f554:	cset	w10, ge  // ge = tcont
  40f558:	tbnz	w10, #0, 40f5e8 <safe_atollu@plt+0x7eb8>
  40f55c:	mov	w8, #0x3                   	// #3
  40f560:	stur	w8, [x29, #-240]
  40f564:	ldur	w8, [x29, #-100]
  40f568:	stur	w8, [x29, #-244]
  40f56c:	stur	wzr, [x29, #-248]
  40f570:	ldur	w0, [x29, #-248]
  40f574:	bl	4064d0 <log_get_max_level_realm@plt>
  40f578:	ldur	w8, [x29, #-240]
  40f57c:	and	w8, w8, #0x7
  40f580:	cmp	w0, w8
  40f584:	b.lt	40f5b8 <safe_atollu@plt+0x7e88>  // b.tstop
  40f588:	ldur	w8, [x29, #-248]
  40f58c:	ldur	w9, [x29, #-240]
  40f590:	orr	w0, w9, w8, lsl #10
  40f594:	ldur	w1, [x29, #-244]
  40f598:	ldr	x2, [sp, #184]
  40f59c:	mov	w3, #0xc4b                 	// #3147
  40f5a0:	ldr	x4, [sp, #176]
  40f5a4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f5a8:	add	x5, x5, #0xc04
  40f5ac:	bl	4064e0 <log_internal_realm@plt>
  40f5b0:	str	w0, [sp, #56]
  40f5b4:	b	40f5cc <safe_atollu@plt+0x7e9c>
  40f5b8:	ldur	w0, [x29, #-244]
  40f5bc:	bl	4064f0 <abs@plt>
  40f5c0:	mov	w8, wzr
  40f5c4:	subs	w8, w8, w0, uxtb
  40f5c8:	str	w8, [sp, #56]
  40f5cc:	ldr	w8, [sp, #56]
  40f5d0:	stur	w8, [x29, #-252]
  40f5d4:	ldur	w8, [x29, #-252]
  40f5d8:	stur	w8, [x29, #-4]
  40f5dc:	mov	w8, #0x1                   	// #1
  40f5e0:	stur	w8, [x29, #-164]
  40f5e4:	b	40f98c <safe_atollu@plt+0x825c>
  40f5e8:	ldur	x0, [x29, #-112]
  40f5ec:	sub	x1, x29, #0x20
  40f5f0:	bl	406af0 <bus_wait_for_units_new@plt>
  40f5f4:	stur	w0, [x29, #-100]
  40f5f8:	ldur	w8, [x29, #-100]
  40f5fc:	cmp	w8, #0x0
  40f600:	cset	w8, ge  // ge = tcont
  40f604:	tbnz	w8, #0, 40f694 <safe_atollu@plt+0x7f64>
  40f608:	mov	w8, #0x3                   	// #3
  40f60c:	stur	w8, [x29, #-256]
  40f610:	ldur	w8, [x29, #-100]
  40f614:	str	w8, [sp, #284]
  40f618:	str	wzr, [sp, #280]
  40f61c:	ldr	w0, [sp, #280]
  40f620:	bl	4064d0 <log_get_max_level_realm@plt>
  40f624:	ldur	w8, [x29, #-256]
  40f628:	and	w8, w8, #0x7
  40f62c:	cmp	w0, w8
  40f630:	b.lt	40f664 <safe_atollu@plt+0x7f34>  // b.tstop
  40f634:	ldr	w8, [sp, #280]
  40f638:	ldur	w9, [x29, #-256]
  40f63c:	orr	w0, w9, w8, lsl #10
  40f640:	ldr	w1, [sp, #284]
  40f644:	ldr	x2, [sp, #184]
  40f648:	mov	w3, #0xc4f                 	// #3151
  40f64c:	ldr	x4, [sp, #176]
  40f650:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f654:	add	x5, x5, #0xc26
  40f658:	bl	4064e0 <log_internal_realm@plt>
  40f65c:	str	w0, [sp, #52]
  40f660:	b	40f678 <safe_atollu@plt+0x7f48>
  40f664:	ldr	w0, [sp, #284]
  40f668:	bl	4064f0 <abs@plt>
  40f66c:	mov	w8, wzr
  40f670:	subs	w8, w8, w0, uxtb
  40f674:	str	w8, [sp, #52]
  40f678:	ldr	w8, [sp, #52]
  40f67c:	str	w8, [sp, #276]
  40f680:	ldr	w8, [sp, #276]
  40f684:	stur	w8, [x29, #-4]
  40f688:	mov	w8, #0x1                   	// #1
  40f68c:	stur	w8, [x29, #-164]
  40f690:	b	40f98c <safe_atollu@plt+0x825c>
  40f694:	ldur	x8, [x29, #-96]
  40f698:	stur	x8, [x29, #-120]
  40f69c:	ldur	x8, [x29, #-120]
  40f6a0:	mov	w9, #0x0                   	// #0
  40f6a4:	str	w9, [sp, #48]
  40f6a8:	cbz	x8, 40f6c0 <safe_atollu@plt+0x7f90>
  40f6ac:	ldur	x8, [x29, #-120]
  40f6b0:	ldr	x8, [x8]
  40f6b4:	cmp	x8, #0x0
  40f6b8:	cset	w9, ne  // ne = any
  40f6bc:	str	w9, [sp, #48]
  40f6c0:	ldr	w8, [sp, #48]
  40f6c4:	tbnz	w8, #0, 40f6cc <safe_atollu@plt+0x7f9c>
  40f6c8:	b	40f7d0 <safe_atollu@plt+0x80a0>
  40f6cc:	add	x5, sp, #0xf8
  40f6d0:	str	xzr, [sp, #248]
  40f6d4:	str	xzr, [sp, #256]
  40f6d8:	str	xzr, [sp, #264]
  40f6dc:	ldur	x0, [x29, #-112]
  40f6e0:	ldur	x1, [x29, #-48]
  40f6e4:	ldur	x2, [x29, #-56]
  40f6e8:	ldur	x8, [x29, #-120]
  40f6ec:	ldr	x3, [x8]
  40f6f0:	ldur	x4, [x29, #-64]
  40f6f4:	ldur	x6, [x29, #-40]
  40f6f8:	ldur	x7, [x29, #-32]
  40f6fc:	bl	41fc34 <safe_atollu@plt+0x18504>
  40f700:	stur	w0, [x29, #-100]
  40f704:	ldur	w9, [x29, #-104]
  40f708:	cbnz	w9, 40f72c <safe_atollu@plt+0x7ffc>
  40f70c:	ldur	w8, [x29, #-100]
  40f710:	cmp	w8, #0x0
  40f714:	cset	w8, ge  // ge = tcont
  40f718:	tbnz	w8, #0, 40f72c <safe_atollu@plt+0x7ffc>
  40f71c:	ldur	w0, [x29, #-100]
  40f720:	add	x1, sp, #0xf8
  40f724:	bl	420a08 <safe_atollu@plt+0x192d8>
  40f728:	stur	w0, [x29, #-104]
  40f72c:	ldur	w8, [x29, #-100]
  40f730:	cmp	w8, #0x0
  40f734:	cset	w8, lt  // lt = tstop
  40f738:	tbnz	w8, #0, 40f79c <safe_atollu@plt+0x806c>
  40f73c:	ldur	x0, [x29, #-48]
  40f740:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  40f744:	add	x1, x1, #0xc50
  40f748:	bl	4066f0 <strcmp@plt>
  40f74c:	cbnz	w0, 40f79c <safe_atollu@plt+0x806c>
  40f750:	ldur	x8, [x29, #-120]
  40f754:	ldr	x1, [x8]
  40f758:	sub	x0, x29, #0x58
  40f75c:	bl	406b00 <strv_push@plt>
  40f760:	stur	w0, [x29, #-100]
  40f764:	ldur	w9, [x29, #-100]
  40f768:	cmp	w9, #0x0
  40f76c:	cset	w9, ge  // ge = tcont
  40f770:	tbnz	w9, #0, 40f79c <safe_atollu@plt+0x806c>
  40f774:	mov	w8, wzr
  40f778:	mov	w0, w8
  40f77c:	ldr	x1, [sp, #184]
  40f780:	mov	w2, #0xc5c                 	// #3164
  40f784:	ldr	x3, [sp, #176]
  40f788:	bl	4066b0 <log_oom_internal@plt>
  40f78c:	stur	w0, [x29, #-4]
  40f790:	mov	w8, #0x1                   	// #1
  40f794:	stur	w8, [x29, #-164]
  40f798:	b	40f7a0 <safe_atollu@plt+0x8070>
  40f79c:	stur	wzr, [x29, #-164]
  40f7a0:	add	x0, sp, #0xf8
  40f7a4:	bl	406620 <sd_bus_error_free@plt>
  40f7a8:	ldur	w8, [x29, #-164]
  40f7ac:	cmp	w8, #0x0
  40f7b0:	cset	w8, eq  // eq = none
  40f7b4:	eor	w8, w8, #0x1
  40f7b8:	tbnz	w8, #0, 40f98c <safe_atollu@plt+0x825c>
  40f7bc:	b	40f7c0 <safe_atollu@plt+0x8090>
  40f7c0:	ldur	x8, [x29, #-120]
  40f7c4:	add	x8, x8, #0x8
  40f7c8:	stur	x8, [x29, #-120]
  40f7cc:	b	40f69c <safe_atollu@plt+0x7f6c>
  40f7d0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40f7d4:	add	x8, x8, #0x341
  40f7d8:	ldrb	w9, [x8]
  40f7dc:	tbnz	w9, #0, 40f8a8 <safe_atollu@plt+0x8178>
  40f7e0:	ldur	x0, [x29, #-40]
  40f7e4:	ldr	x8, [sp, #128]
  40f7e8:	ldrb	w9, [x8]
  40f7ec:	add	x10, sp, #0xd8
  40f7f0:	str	x0, [sp, #40]
  40f7f4:	mov	x0, x10
  40f7f8:	str	w9, [sp, #36]
  40f7fc:	bl	420b90 <safe_atollu@plt+0x19460>
  40f800:	ldr	x8, [sp, #40]
  40f804:	str	x0, [sp, #24]
  40f808:	mov	x0, x8
  40f80c:	ldr	w9, [sp, #36]
  40f810:	and	w1, w9, #0x1
  40f814:	ldr	x2, [sp, #24]
  40f818:	bl	406b10 <bus_wait_for_jobs@plt>
  40f81c:	stur	w0, [x29, #-100]
  40f820:	ldur	w9, [x29, #-100]
  40f824:	cmp	w9, #0x0
  40f828:	cset	w9, ge  // ge = tcont
  40f82c:	tbnz	w9, #0, 40f844 <safe_atollu@plt+0x8114>
  40f830:	ldur	w8, [x29, #-100]
  40f834:	stur	w8, [x29, #-4]
  40f838:	mov	w8, #0x1                   	// #1
  40f83c:	stur	w8, [x29, #-164]
  40f840:	b	40f98c <safe_atollu@plt+0x825c>
  40f844:	ldr	x8, [sp, #128]
  40f848:	ldrb	w9, [x8]
  40f84c:	tbnz	w9, #0, 40f8a8 <safe_atollu@plt+0x8178>
  40f850:	ldur	x8, [x29, #-88]
  40f854:	stur	x8, [x29, #-120]
  40f858:	ldur	x8, [x29, #-120]
  40f85c:	mov	w9, #0x0                   	// #0
  40f860:	str	w9, [sp, #20]
  40f864:	cbz	x8, 40f87c <safe_atollu@plt+0x814c>
  40f868:	ldur	x8, [x29, #-120]
  40f86c:	ldr	x8, [x8]
  40f870:	cmp	x8, #0x0
  40f874:	cset	w9, ne  // ne = any
  40f878:	str	w9, [sp, #20]
  40f87c:	ldr	w8, [sp, #20]
  40f880:	tbnz	w8, #0, 40f888 <safe_atollu@plt+0x8158>
  40f884:	b	40f8a8 <safe_atollu@plt+0x8178>
  40f888:	ldur	x0, [x29, #-112]
  40f88c:	ldur	x8, [x29, #-120]
  40f890:	ldr	x1, [x8]
  40f894:	bl	420d90 <safe_atollu@plt+0x19660>
  40f898:	ldur	x8, [x29, #-120]
  40f89c:	add	x8, x8, #0x8
  40f8a0:	stur	x8, [x29, #-120]
  40f8a4:	b	40f858 <safe_atollu@plt+0x8128>
  40f8a8:	ldr	x8, [sp, #192]
  40f8ac:	ldrb	w9, [x8]
  40f8b0:	tbnz	w9, #0, 40f8b8 <safe_atollu@plt+0x8188>
  40f8b4:	b	40f97c <safe_atollu@plt+0x824c>
  40f8b8:	ldur	x0, [x29, #-32]
  40f8bc:	bl	406b20 <bus_wait_for_units_run@plt>
  40f8c0:	stur	w0, [x29, #-100]
  40f8c4:	ldur	w8, [x29, #-100]
  40f8c8:	cmp	w8, #0x0
  40f8cc:	cset	w8, ge  // ge = tcont
  40f8d0:	tbnz	w8, #0, 40f960 <safe_atollu@plt+0x8230>
  40f8d4:	mov	w8, #0x3                   	// #3
  40f8d8:	str	w8, [sp, #212]
  40f8dc:	ldur	w8, [x29, #-100]
  40f8e0:	str	w8, [sp, #208]
  40f8e4:	str	wzr, [sp, #204]
  40f8e8:	ldr	w0, [sp, #204]
  40f8ec:	bl	4064d0 <log_get_max_level_realm@plt>
  40f8f0:	ldr	w8, [sp, #212]
  40f8f4:	and	w8, w8, #0x7
  40f8f8:	cmp	w0, w8
  40f8fc:	b.lt	40f930 <safe_atollu@plt+0x8200>  // b.tstop
  40f900:	ldr	w8, [sp, #204]
  40f904:	ldr	w9, [sp, #212]
  40f908:	orr	w0, w9, w8, lsl #10
  40f90c:	ldr	w1, [sp, #208]
  40f910:	ldr	x2, [sp, #184]
  40f914:	mov	w3, #0xc71                 	// #3185
  40f918:	ldr	x4, [sp, #176]
  40f91c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40f920:	add	x5, x5, #0xc59
  40f924:	bl	4064e0 <log_internal_realm@plt>
  40f928:	str	w0, [sp, #16]
  40f92c:	b	40f944 <safe_atollu@plt+0x8214>
  40f930:	ldr	w0, [sp, #208]
  40f934:	bl	4064f0 <abs@plt>
  40f938:	mov	w8, wzr
  40f93c:	subs	w8, w8, w0, uxtb
  40f940:	str	w8, [sp, #16]
  40f944:	ldr	w8, [sp, #16]
  40f948:	str	w8, [sp, #200]
  40f94c:	ldr	w8, [sp, #200]
  40f950:	stur	w8, [x29, #-4]
  40f954:	mov	w8, #0x1                   	// #1
  40f958:	stur	w8, [x29, #-164]
  40f95c:	b	40f98c <safe_atollu@plt+0x825c>
  40f960:	ldur	w8, [x29, #-100]
  40f964:	cmp	w8, #0x1
  40f968:	b.ne	40f97c <safe_atollu@plt+0x824c>  // b.any
  40f96c:	ldur	w8, [x29, #-104]
  40f970:	cbnz	w8, 40f97c <safe_atollu@plt+0x824c>
  40f974:	mov	w8, #0x1                   	// #1
  40f978:	stur	w8, [x29, #-104]
  40f97c:	ldur	w8, [x29, #-104]
  40f980:	stur	w8, [x29, #-4]
  40f984:	mov	w8, #0x1                   	// #1
  40f988:	stur	w8, [x29, #-164]
  40f98c:	sub	x0, x29, #0x60
  40f990:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40f994:	sub	x0, x29, #0x58
  40f998:	bl	407e0c <safe_atollu@plt+0x6dc>
  40f99c:	sub	x0, x29, #0x28
  40f9a0:	bl	41f9ec <safe_atollu@plt+0x182bc>
  40f9a4:	sub	x0, x29, #0x20
  40f9a8:	bl	41f9b8 <safe_atollu@plt+0x18288>
  40f9ac:	ldur	w0, [x29, #-4]
  40f9b0:	add	sp, sp, #0x220
  40f9b4:	ldr	x28, [sp, #16]
  40f9b8:	ldp	x29, x30, [sp], #32
  40f9bc:	ret
  40f9c0:	stp	x29, x30, [sp, #-32]!
  40f9c4:	str	x28, [sp, #16]
  40f9c8:	mov	x29, sp
  40f9cc:	sub	sp, sp, #0x130
  40f9d0:	mov	x8, xzr
  40f9d4:	mov	w9, #0x1                   	// #1
  40f9d8:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40f9dc:	add	x10, x10, #0x350
  40f9e0:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  40f9e4:	add	x11, x11, #0xe41
  40f9e8:	add	x11, x11, #0x3
  40f9ec:	sub	x12, x29, #0x38
  40f9f0:	stur	w0, [x29, #-8]
  40f9f4:	stur	x1, [x29, #-16]
  40f9f8:	stur	x2, [x29, #-24]
  40f9fc:	stur	x8, [x29, #-32]
  40fa00:	stur	x8, [x29, #-40]
  40fa04:	mov	w0, w9
  40fa08:	mov	x1, x12
  40fa0c:	stur	x10, [x29, #-208]
  40fa10:	stur	x11, [x29, #-216]
  40fa14:	bl	40c730 <safe_atollu@plt+0x5000>
  40fa18:	stur	w0, [x29, #-60]
  40fa1c:	ldur	w9, [x29, #-60]
  40fa20:	cmp	w9, #0x0
  40fa24:	cset	w9, ge  // ge = tcont
  40fa28:	tbnz	w9, #0, 40fa40 <safe_atollu@plt+0x8310>
  40fa2c:	ldur	w8, [x29, #-60]
  40fa30:	stur	w8, [x29, #-4]
  40fa34:	mov	w8, #0x1                   	// #1
  40fa38:	stur	w8, [x29, #-68]
  40fa3c:	b	40ffb0 <safe_atollu@plt+0x8880>
  40fa40:	bl	41f948 <safe_atollu@plt+0x18218>
  40fa44:	ldur	x8, [x29, #-208]
  40fa48:	ldr	x9, [x8]
  40fa4c:	cbnz	x9, 40fa60 <safe_atollu@plt+0x8330>
  40fa50:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  40fa54:	add	x8, x8, #0x7b5
  40fa58:	ldur	x9, [x29, #-208]
  40fa5c:	str	x8, [x9]
  40fa60:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40fa64:	add	x8, x8, #0x0
  40fa68:	ldr	x0, [x8]
  40fa6c:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  40fa70:	add	x1, x1, #0x7ee
  40fa74:	bl	4066f0 <strcmp@plt>
  40fa78:	cbnz	w0, 40fca0 <safe_atollu@plt+0x8570>
  40fa7c:	ldur	x8, [x29, #-208]
  40fa80:	ldr	x9, [x8]
  40fa84:	sub	x10, x29, #0x58
  40fa88:	stur	x9, [x29, #-88]
  40fa8c:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  40fa90:	add	x9, x9, #0x42e
  40fa94:	str	x9, [x10, #8]
  40fa98:	stur	xzr, [x29, #-112]
  40fa9c:	stur	xzr, [x29, #-120]
  40faa0:	ldur	x8, [x29, #-120]
  40faa4:	mov	w9, #0x0                   	// #0
  40faa8:	cmp	x8, #0x2
  40faac:	stur	w9, [x29, #-220]
  40fab0:	b.cs	40fad8 <safe_atollu@plt+0x83a8>  // b.hs, b.nlast
  40fab4:	ldur	x8, [x29, #-120]
  40fab8:	mov	x9, #0x8                   	// #8
  40fabc:	mul	x8, x9, x8
  40fac0:	sub	x9, x29, #0x58
  40fac4:	add	x8, x9, x8
  40fac8:	ldr	x8, [x8]
  40facc:	cmp	x8, #0x0
  40fad0:	cset	w10, ne  // ne = any
  40fad4:	stur	w10, [x29, #-220]
  40fad8:	ldur	w8, [x29, #-220]
  40fadc:	tbnz	w8, #0, 40fae4 <safe_atollu@plt+0x83b4>
  40fae0:	b	40fb1c <safe_atollu@plt+0x83ec>
  40fae4:	ldur	x8, [x29, #-120]
  40fae8:	mov	x9, #0x8                   	// #8
  40faec:	mul	x8, x9, x8
  40faf0:	sub	x9, x29, #0x58
  40faf4:	add	x8, x9, x8
  40faf8:	ldr	x0, [x8]
  40fafc:	bl	4066c0 <strlen@plt>
  40fb00:	ldur	x8, [x29, #-112]
  40fb04:	add	x8, x8, x0
  40fb08:	stur	x8, [x29, #-112]
  40fb0c:	ldur	x8, [x29, #-120]
  40fb10:	add	x8, x8, #0x1
  40fb14:	stur	x8, [x29, #-120]
  40fb18:	b	40faa0 <safe_atollu@plt+0x8370>
  40fb1c:	ldur	x8, [x29, #-112]
  40fb20:	add	x8, x8, #0x1
  40fb24:	stur	x8, [x29, #-128]
  40fb28:	ldur	x1, [x29, #-128]
  40fb2c:	mov	x0, #0x1                   	// #1
  40fb30:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  40fb34:	mov	w8, #0x1                   	// #1
  40fb38:	eor	w9, w0, #0x1
  40fb3c:	eor	w9, w9, w8
  40fb40:	eor	w9, w9, w8
  40fb44:	eor	w8, w9, w8
  40fb48:	and	w8, w8, #0x1
  40fb4c:	mov	w1, w8
  40fb50:	sxtw	x10, w1
  40fb54:	cbz	x10, 40fb7c <safe_atollu@plt+0x844c>
  40fb58:	mov	w8, wzr
  40fb5c:	mov	w0, w8
  40fb60:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  40fb64:	add	x1, x1, #0x434
  40fb68:	ldur	x2, [x29, #-216]
  40fb6c:	mov	w3, #0xed0                 	// #3792
  40fb70:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  40fb74:	add	x4, x4, #0x45f
  40fb78:	bl	406540 <log_assert_failed_realm@plt>
  40fb7c:	ldur	x8, [x29, #-128]
  40fb80:	mov	x9, #0x1                   	// #1
  40fb84:	mul	x8, x9, x8
  40fb88:	cmp	x8, #0x400, lsl #12
  40fb8c:	cset	w10, ls  // ls = plast
  40fb90:	mov	w11, #0x1                   	// #1
  40fb94:	eor	w10, w10, #0x1
  40fb98:	eor	w10, w10, w11
  40fb9c:	eor	w10, w10, w11
  40fba0:	and	w10, w10, #0x1
  40fba4:	mov	w0, w10
  40fba8:	sxtw	x8, w0
  40fbac:	cbz	x8, 40fbd4 <safe_atollu@plt+0x84a4>
  40fbb0:	mov	w8, wzr
  40fbb4:	mov	w0, w8
  40fbb8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  40fbbc:	add	x1, x1, #0x483
  40fbc0:	ldur	x2, [x29, #-216]
  40fbc4:	mov	w3, #0xed0                 	// #3792
  40fbc8:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  40fbcc:	add	x4, x4, #0x45f
  40fbd0:	bl	406540 <log_assert_failed_realm@plt>
  40fbd4:	ldur	x8, [x29, #-128]
  40fbd8:	mov	x9, #0x1                   	// #1
  40fbdc:	mul	x8, x9, x8
  40fbe0:	mul	x8, x8, x9
  40fbe4:	add	x8, x8, #0xf
  40fbe8:	and	x8, x8, #0xfffffffffffffff0
  40fbec:	mov	x9, sp
  40fbf0:	subs	x8, x9, x8
  40fbf4:	mov	sp, x8
  40fbf8:	stur	x8, [x29, #-136]
  40fbfc:	ldur	x8, [x29, #-136]
  40fc00:	stur	x8, [x29, #-96]
  40fc04:	stur	x8, [x29, #-104]
  40fc08:	stur	xzr, [x29, #-120]
  40fc0c:	ldur	x8, [x29, #-120]
  40fc10:	mov	w9, #0x0                   	// #0
  40fc14:	cmp	x8, #0x2
  40fc18:	stur	w9, [x29, #-224]
  40fc1c:	b.cs	40fc44 <safe_atollu@plt+0x8514>  // b.hs, b.nlast
  40fc20:	ldur	x8, [x29, #-120]
  40fc24:	mov	x9, #0x8                   	// #8
  40fc28:	mul	x8, x9, x8
  40fc2c:	sub	x9, x29, #0x58
  40fc30:	add	x8, x9, x8
  40fc34:	ldr	x8, [x8]
  40fc38:	cmp	x8, #0x0
  40fc3c:	cset	w10, ne  // ne = any
  40fc40:	stur	w10, [x29, #-224]
  40fc44:	ldur	w8, [x29, #-224]
  40fc48:	tbnz	w8, #0, 40fc50 <safe_atollu@plt+0x8520>
  40fc4c:	b	40fc84 <safe_atollu@plt+0x8554>
  40fc50:	ldur	x0, [x29, #-104]
  40fc54:	ldur	x8, [x29, #-120]
  40fc58:	mov	x9, #0x8                   	// #8
  40fc5c:	mul	x8, x9, x8
  40fc60:	sub	x9, x29, #0x58
  40fc64:	add	x8, x9, x8
  40fc68:	ldr	x1, [x8]
  40fc6c:	bl	406b30 <stpcpy@plt>
  40fc70:	stur	x0, [x29, #-104]
  40fc74:	ldur	x8, [x29, #-120]
  40fc78:	add	x8, x8, #0x1
  40fc7c:	stur	x8, [x29, #-120]
  40fc80:	b	40fc0c <safe_atollu@plt+0x84dc>
  40fc84:	ldur	x8, [x29, #-104]
  40fc88:	mov	w9, #0x0                   	// #0
  40fc8c:	strb	w9, [x8]
  40fc90:	ldur	x8, [x29, #-96]
  40fc94:	stur	x8, [x29, #-144]
  40fc98:	ldur	x8, [x29, #-144]
  40fc9c:	stur	x8, [x29, #-40]
  40fca0:	ldur	x0, [x29, #-56]
  40fca4:	ldur	x8, [x29, #-16]
  40fca8:	stur	x0, [x29, #-232]
  40fcac:	mov	x0, x8
  40fcb0:	mov	x1, #0x1                   	// #1
  40fcb4:	bl	4069a0 <strv_skip@plt>
  40fcb8:	ldur	x8, [x29, #-232]
  40fcbc:	stur	x0, [x29, #-240]
  40fcc0:	mov	x0, x8
  40fcc4:	ldur	x1, [x29, #-240]
  40fcc8:	mov	x9, xzr
  40fccc:	mov	x2, x9
  40fcd0:	sub	x3, x29, #0x20
  40fcd4:	mov	x4, x9
  40fcd8:	bl	41b800 <safe_atollu@plt+0x140d0>
  40fcdc:	stur	w0, [x29, #-60]
  40fce0:	ldur	w10, [x29, #-60]
  40fce4:	cmp	w10, #0x0
  40fce8:	cset	w10, ge  // ge = tcont
  40fcec:	tbnz	w10, #0, 40fd80 <safe_atollu@plt+0x8650>
  40fcf0:	mov	w8, #0x3                   	// #3
  40fcf4:	stur	w8, [x29, #-148]
  40fcf8:	ldur	w8, [x29, #-60]
  40fcfc:	stur	w8, [x29, #-152]
  40fd00:	stur	wzr, [x29, #-156]
  40fd04:	ldur	w0, [x29, #-156]
  40fd08:	bl	4064d0 <log_get_max_level_realm@plt>
  40fd0c:	ldur	w8, [x29, #-148]
  40fd10:	and	w8, w8, #0x7
  40fd14:	cmp	w0, w8
  40fd18:	b.lt	40fd50 <safe_atollu@plt+0x8620>  // b.tstop
  40fd1c:	ldur	w8, [x29, #-156]
  40fd20:	ldur	w9, [x29, #-148]
  40fd24:	orr	w0, w9, w8, lsl #10
  40fd28:	ldur	w1, [x29, #-152]
  40fd2c:	ldur	x2, [x29, #-216]
  40fd30:	mov	w3, #0xed4                 	// #3796
  40fd34:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  40fd38:	add	x4, x4, #0x4a2
  40fd3c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  40fd40:	add	x5, x5, #0xac8
  40fd44:	bl	4064e0 <log_internal_realm@plt>
  40fd48:	stur	w0, [x29, #-244]
  40fd4c:	b	40fd64 <safe_atollu@plt+0x8634>
  40fd50:	ldur	w0, [x29, #-152]
  40fd54:	bl	4064f0 <abs@plt>
  40fd58:	mov	w8, wzr
  40fd5c:	subs	w8, w8, w0, uxtb
  40fd60:	stur	w8, [x29, #-244]
  40fd64:	ldur	w8, [x29, #-244]
  40fd68:	stur	w8, [x29, #-160]
  40fd6c:	ldur	w8, [x29, #-160]
  40fd70:	stur	w8, [x29, #-4]
  40fd74:	mov	w8, #0x1                   	// #1
  40fd78:	stur	w8, [x29, #-68]
  40fd7c:	b	40ffb0 <safe_atollu@plt+0x8880>
  40fd80:	ldur	x8, [x29, #-32]
  40fd84:	stur	x8, [x29, #-48]
  40fd88:	ldur	x8, [x29, #-48]
  40fd8c:	mov	w9, #0x0                   	// #0
  40fd90:	stur	w9, [x29, #-248]
  40fd94:	cbz	x8, 40fdac <safe_atollu@plt+0x867c>
  40fd98:	ldur	x8, [x29, #-48]
  40fd9c:	ldr	x8, [x8]
  40fda0:	cmp	x8, #0x0
  40fda4:	cset	w9, ne  // ne = any
  40fda8:	stur	w9, [x29, #-248]
  40fdac:	ldur	w8, [x29, #-248]
  40fdb0:	tbnz	w8, #0, 40fdb8 <safe_atollu@plt+0x8688>
  40fdb4:	b	40ffa0 <safe_atollu@plt+0x8870>
  40fdb8:	stur	xzr, [x29, #-184]
  40fdbc:	stur	xzr, [x29, #-176]
  40fdc0:	stur	xzr, [x29, #-168]
  40fdc4:	ldur	x0, [x29, #-56]
  40fdc8:	ldur	x8, [x29, #-48]
  40fdcc:	ldr	x8, [x8]
  40fdd0:	ldur	x9, [x29, #-40]
  40fdd4:	stur	x0, [x29, #-256]
  40fdd8:	sub	x10, x29, #0x8
  40fddc:	stur	x8, [x10, #-256]
  40fde0:	cbz	x9, 40fdf4 <safe_atollu@plt+0x86c4>
  40fde4:	ldur	x8, [x29, #-40]
  40fde8:	sub	x9, x29, #0x10
  40fdec:	stur	x8, [x9, #-256]
  40fdf0:	b	40fe04 <safe_atollu@plt+0x86d4>
  40fdf4:	ldur	x8, [x29, #-208]
  40fdf8:	ldr	x9, [x8]
  40fdfc:	sub	x8, x29, #0x10
  40fe00:	stur	x9, [x8, #-256]
  40fe04:	sub	x8, x29, #0x10
  40fe08:	ldur	x8, [x8, #-256]
  40fe0c:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40fe10:	add	x9, x9, #0x8
  40fe14:	ldr	w10, [x9]
  40fe18:	sub	sp, sp, #0x20
  40fe1c:	ldur	x0, [x29, #-256]
  40fe20:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  40fe24:	add	x1, x1, #0x888
  40fe28:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  40fe2c:	add	x2, x2, #0x8a1
  40fe30:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  40fe34:	add	x3, x3, #0x8bb
  40fe38:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  40fe3c:	add	x4, x4, #0x4ac
  40fe40:	sub	x5, x29, #0xb8
  40fe44:	mov	x9, xzr
  40fe48:	mov	x6, x9
  40fe4c:	adrp	x7, 43b000 <safe_atollu@plt+0x338d0>
  40fe50:	add	x7, x7, #0x4b5
  40fe54:	mov	x9, sp
  40fe58:	sub	x11, x29, #0x8
  40fe5c:	ldur	x11, [x11, #-256]
  40fe60:	str	x11, [x9]
  40fe64:	mov	x9, sp
  40fe68:	str	x8, [x9, #8]
  40fe6c:	mov	x8, sp
  40fe70:	str	w10, [x8, #16]
  40fe74:	bl	406600 <sd_bus_call_method@plt>
  40fe78:	add	sp, sp, #0x20
  40fe7c:	stur	w0, [x29, #-64]
  40fe80:	ldur	w10, [x29, #-64]
  40fe84:	cmp	w10, #0x0
  40fe88:	cset	w10, ge  // ge = tcont
  40fe8c:	tbnz	w10, #0, 40ff88 <safe_atollu@plt+0x8858>
  40fe90:	mov	w8, #0x3                   	// #3
  40fe94:	stur	w8, [x29, #-188]
  40fe98:	ldur	w8, [x29, #-64]
  40fe9c:	stur	w8, [x29, #-192]
  40fea0:	stur	wzr, [x29, #-196]
  40fea4:	ldur	w0, [x29, #-196]
  40fea8:	bl	4064d0 <log_get_max_level_realm@plt>
  40feac:	ldur	w8, [x29, #-188]
  40feb0:	and	w8, w8, #0x7
  40feb4:	cmp	w0, w8
  40feb8:	b.lt	40ff54 <safe_atollu@plt+0x8824>  // b.tstop
  40febc:	ldur	w8, [x29, #-196]
  40fec0:	ldur	w9, [x29, #-188]
  40fec4:	orr	w0, w9, w8, lsl #10
  40fec8:	ldur	w1, [x29, #-192]
  40fecc:	ldur	x10, [x29, #-48]
  40fed0:	ldr	x6, [x10]
  40fed4:	ldur	w8, [x29, #-64]
  40fed8:	sub	x10, x29, #0xb8
  40fedc:	sub	x9, x29, #0x14
  40fee0:	stur	w0, [x9, #-256]
  40fee4:	mov	x0, x10
  40fee8:	sub	x9, x29, #0x18
  40feec:	stur	w1, [x9, #-256]
  40fef0:	mov	w1, w8
  40fef4:	sub	x8, x29, #0x20
  40fef8:	stur	x6, [x8, #-256]
  40fefc:	bl	406610 <bus_error_message@plt>
  40ff00:	sub	x8, x29, #0x14
  40ff04:	ldur	w8, [x8, #-256]
  40ff08:	sub	x9, x29, #0x28
  40ff0c:	stur	x0, [x9, #-256]
  40ff10:	mov	w0, w8
  40ff14:	sub	x8, x29, #0x18
  40ff18:	ldur	w1, [x8, #-256]
  40ff1c:	ldur	x2, [x29, #-216]
  40ff20:	mov	w3, #0xee3                 	// #3811
  40ff24:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  40ff28:	add	x4, x4, #0x4a2
  40ff2c:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  40ff30:	add	x5, x5, #0x4b9
  40ff34:	sub	x8, x29, #0x20
  40ff38:	ldur	x6, [x8, #-256]
  40ff3c:	sub	x8, x29, #0x28
  40ff40:	ldur	x7, [x8, #-256]
  40ff44:	bl	4064e0 <log_internal_realm@plt>
  40ff48:	sub	x8, x29, #0x2c
  40ff4c:	stur	w0, [x8, #-256]
  40ff50:	b	40ff6c <safe_atollu@plt+0x883c>
  40ff54:	ldur	w0, [x29, #-192]
  40ff58:	bl	4064f0 <abs@plt>
  40ff5c:	mov	w8, wzr
  40ff60:	subs	w8, w8, w0, uxtb
  40ff64:	sub	x9, x29, #0x2c
  40ff68:	stur	w8, [x9, #-256]
  40ff6c:	sub	x8, x29, #0x2c
  40ff70:	ldur	w8, [x8, #-256]
  40ff74:	stur	w8, [x29, #-200]
  40ff78:	ldur	w8, [x29, #-60]
  40ff7c:	cbnz	w8, 40ff88 <safe_atollu@plt+0x8858>
  40ff80:	ldur	w8, [x29, #-64]
  40ff84:	stur	w8, [x29, #-60]
  40ff88:	sub	x0, x29, #0xb8
  40ff8c:	bl	406620 <sd_bus_error_free@plt>
  40ff90:	ldur	x8, [x29, #-48]
  40ff94:	add	x8, x8, #0x8
  40ff98:	stur	x8, [x29, #-48]
  40ff9c:	b	40fd88 <safe_atollu@plt+0x8658>
  40ffa0:	ldur	w8, [x29, #-60]
  40ffa4:	stur	w8, [x29, #-4]
  40ffa8:	mov	w8, #0x1                   	// #1
  40ffac:	stur	w8, [x29, #-68]
  40ffb0:	sub	x0, x29, #0x20
  40ffb4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  40ffb8:	ldur	w0, [x29, #-4]
  40ffbc:	mov	sp, x29
  40ffc0:	ldr	x28, [sp, #16]
  40ffc4:	ldp	x29, x30, [sp], #32
  40ffc8:	ret
  40ffcc:	sub	sp, sp, #0x1b0
  40ffd0:	stp	x29, x30, [sp, #400]
  40ffd4:	str	x28, [sp, #416]
  40ffd8:	add	x29, sp, #0x190
  40ffdc:	mov	x8, xzr
  40ffe0:	mov	w9, wzr
  40ffe4:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  40ffe8:	add	x10, x10, #0x2f8
  40ffec:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  40fff0:	add	x11, x11, #0xe41
  40fff4:	add	x11, x11, #0x3
  40fff8:	adrp	x12, 43b000 <safe_atollu@plt+0x338d0>
  40fffc:	add	x12, x12, #0x4da
  410000:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  410004:	add	x13, x13, #0x8fe
  410008:	sub	x14, x29, #0x40
  41000c:	stur	w0, [x29, #-8]
  410010:	stur	x1, [x29, #-16]
  410014:	stur	x2, [x29, #-24]
  410018:	stur	x8, [x29, #-32]
  41001c:	stur	x8, [x29, #-40]
  410020:	stur	wzr, [x29, #-48]
  410024:	mov	w0, w9
  410028:	mov	x1, x14
  41002c:	str	x10, [sp, #144]
  410030:	str	x11, [sp, #136]
  410034:	str	x12, [sp, #128]
  410038:	str	x13, [sp, #120]
  41003c:	bl	40c730 <safe_atollu@plt+0x5000>
  410040:	stur	w0, [x29, #-44]
  410044:	ldur	w9, [x29, #-44]
  410048:	cmp	w9, #0x0
  41004c:	cset	w9, ge  // ge = tcont
  410050:	tbnz	w9, #0, 410068 <safe_atollu@plt+0x8938>
  410054:	ldur	w8, [x29, #-44]
  410058:	stur	w8, [x29, #-4]
  41005c:	mov	w8, #0x1                   	// #1
  410060:	stur	w8, [x29, #-68]
  410064:	b	4108f8 <safe_atollu@plt+0x91c8>
  410068:	bl	41f948 <safe_atollu@plt+0x18218>
  41006c:	ldr	x8, [sp, #144]
  410070:	ldr	x9, [x8]
  410074:	cbnz	x9, 4100cc <safe_atollu@plt+0x899c>
  410078:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  41007c:	add	x0, x0, #0x4d4
  410080:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  410084:	add	x1, x1, #0x8aa
  410088:	mov	x8, xzr
  41008c:	mov	x2, x8
  410090:	bl	406ac0 <strv_new_internal@plt>
  410094:	ldr	x8, [sp, #144]
  410098:	str	x0, [x8]
  41009c:	ldr	x9, [x8]
  4100a0:	cbnz	x9, 4100cc <safe_atollu@plt+0x899c>
  4100a4:	mov	w8, wzr
  4100a8:	mov	w0, w8
  4100ac:	ldr	x1, [sp, #136]
  4100b0:	mov	w2, #0xefc                 	// #3836
  4100b4:	ldr	x3, [sp, #128]
  4100b8:	bl	4066b0 <log_oom_internal@plt>
  4100bc:	stur	w0, [x29, #-4]
  4100c0:	mov	w8, #0x1                   	// #1
  4100c4:	stur	w8, [x29, #-68]
  4100c8:	b	4108f8 <safe_atollu@plt+0x91c8>
  4100cc:	ldur	x0, [x29, #-64]
  4100d0:	ldur	x8, [x29, #-16]
  4100d4:	str	x0, [sp, #112]
  4100d8:	mov	x0, x8
  4100dc:	mov	x1, #0x1                   	// #1
  4100e0:	bl	4069a0 <strv_skip@plt>
  4100e4:	ldr	x8, [sp, #112]
  4100e8:	str	x0, [sp, #104]
  4100ec:	mov	x0, x8
  4100f0:	ldr	x1, [sp, #104]
  4100f4:	mov	x9, xzr
  4100f8:	mov	x2, x9
  4100fc:	sub	x3, x29, #0x28
  410100:	mov	x4, x9
  410104:	bl	41b800 <safe_atollu@plt+0x140d0>
  410108:	stur	w0, [x29, #-44]
  41010c:	ldur	w10, [x29, #-44]
  410110:	cmp	w10, #0x0
  410114:	cset	w10, ge  // ge = tcont
  410118:	tbnz	w10, #0, 4101a8 <safe_atollu@plt+0x8a78>
  41011c:	mov	w8, #0x3                   	// #3
  410120:	stur	w8, [x29, #-72]
  410124:	ldur	w8, [x29, #-44]
  410128:	stur	w8, [x29, #-76]
  41012c:	stur	wzr, [x29, #-80]
  410130:	ldur	w0, [x29, #-80]
  410134:	bl	4064d0 <log_get_max_level_realm@plt>
  410138:	ldur	w8, [x29, #-72]
  41013c:	and	w8, w8, #0x7
  410140:	cmp	w0, w8
  410144:	b.lt	410178 <safe_atollu@plt+0x8a48>  // b.tstop
  410148:	ldur	w8, [x29, #-80]
  41014c:	ldur	w9, [x29, #-72]
  410150:	orr	w0, w9, w8, lsl #10
  410154:	ldur	w1, [x29, #-76]
  410158:	ldr	x2, [sp, #136]
  41015c:	mov	w3, #0xf01                 	// #3841
  410160:	ldr	x4, [sp, #128]
  410164:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  410168:	add	x5, x5, #0xac8
  41016c:	bl	4064e0 <log_internal_realm@plt>
  410170:	str	w0, [sp, #100]
  410174:	b	41018c <safe_atollu@plt+0x8a5c>
  410178:	ldur	w0, [x29, #-76]
  41017c:	bl	4064f0 <abs@plt>
  410180:	mov	w8, wzr
  410184:	subs	w8, w8, w0, uxtb
  410188:	str	w8, [sp, #100]
  41018c:	ldr	w8, [sp, #100]
  410190:	stur	w8, [x29, #-84]
  410194:	ldur	w8, [x29, #-84]
  410198:	stur	w8, [x29, #-4]
  41019c:	mov	w8, #0x1                   	// #1
  4101a0:	stur	w8, [x29, #-68]
  4101a4:	b	4108f8 <safe_atollu@plt+0x91c8>
  4101a8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4101ac:	add	x8, x8, #0x341
  4101b0:	ldrb	w9, [x8]
  4101b4:	tbnz	w9, #0, 410264 <safe_atollu@plt+0x8b34>
  4101b8:	ldur	x0, [x29, #-64]
  4101bc:	sub	x1, x29, #0x20
  4101c0:	bl	406af0 <bus_wait_for_units_new@plt>
  4101c4:	stur	w0, [x29, #-44]
  4101c8:	ldur	w8, [x29, #-44]
  4101cc:	cmp	w8, #0x0
  4101d0:	cset	w8, ge  // ge = tcont
  4101d4:	tbnz	w8, #0, 410264 <safe_atollu@plt+0x8b34>
  4101d8:	mov	w8, #0x3                   	// #3
  4101dc:	stur	w8, [x29, #-88]
  4101e0:	ldur	w8, [x29, #-44]
  4101e4:	stur	w8, [x29, #-92]
  4101e8:	stur	wzr, [x29, #-96]
  4101ec:	ldur	w0, [x29, #-96]
  4101f0:	bl	4064d0 <log_get_max_level_realm@plt>
  4101f4:	ldur	w8, [x29, #-88]
  4101f8:	and	w8, w8, #0x7
  4101fc:	cmp	w0, w8
  410200:	b.lt	410234 <safe_atollu@plt+0x8b04>  // b.tstop
  410204:	ldur	w8, [x29, #-96]
  410208:	ldur	w9, [x29, #-88]
  41020c:	orr	w0, w9, w8, lsl #10
  410210:	ldur	w1, [x29, #-92]
  410214:	ldr	x2, [sp, #136]
  410218:	mov	w3, #0xf06                 	// #3846
  41021c:	ldr	x4, [sp, #128]
  410220:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  410224:	add	x5, x5, #0x4e5
  410228:	bl	4064e0 <log_internal_realm@plt>
  41022c:	str	w0, [sp, #96]
  410230:	b	410248 <safe_atollu@plt+0x8b18>
  410234:	ldur	w0, [x29, #-92]
  410238:	bl	4064f0 <abs@plt>
  41023c:	mov	w8, wzr
  410240:	subs	w8, w8, w0, uxtb
  410244:	str	w8, [sp, #96]
  410248:	ldr	w8, [sp, #96]
  41024c:	stur	w8, [x29, #-100]
  410250:	ldur	w8, [x29, #-100]
  410254:	stur	w8, [x29, #-4]
  410258:	mov	w8, #0x1                   	// #1
  41025c:	stur	w8, [x29, #-68]
  410260:	b	4108f8 <safe_atollu@plt+0x91c8>
  410264:	ldur	x8, [x29, #-40]
  410268:	stur	x8, [x29, #-56]
  41026c:	ldur	x8, [x29, #-56]
  410270:	mov	w9, #0x0                   	// #0
  410274:	str	w9, [sp, #92]
  410278:	cbz	x8, 410290 <safe_atollu@plt+0x8b60>
  41027c:	ldur	x8, [x29, #-56]
  410280:	ldr	x8, [x8]
  410284:	cmp	x8, #0x0
  410288:	cset	w9, ne  // ne = any
  41028c:	str	w9, [sp, #92]
  410290:	ldr	w8, [sp, #92]
  410294:	tbnz	w8, #0, 41029c <safe_atollu@plt+0x8b6c>
  410298:	b	41082c <safe_atollu@plt+0x90fc>
  41029c:	stur	xzr, [x29, #-128]
  4102a0:	stur	xzr, [x29, #-120]
  4102a4:	stur	xzr, [x29, #-112]
  4102a8:	mov	x8, xzr
  4102ac:	stur	x8, [x29, #-136]
  4102b0:	ldur	x8, [x29, #-32]
  4102b4:	cbz	x8, 4103ec <safe_atollu@plt+0x8cbc>
  4102b8:	ldur	x0, [x29, #-64]
  4102bc:	ldur	x8, [x29, #-56]
  4102c0:	ldr	x8, [x8]
  4102c4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4102c8:	add	x1, x1, #0x888
  4102cc:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  4102d0:	add	x2, x2, #0x8a1
  4102d4:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4102d8:	add	x3, x3, #0x8bb
  4102dc:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  4102e0:	add	x4, x4, #0x508
  4102e4:	sub	x5, x29, #0x80
  4102e8:	mov	x9, xzr
  4102ec:	mov	x6, x9
  4102f0:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  4102f4:	add	x7, x7, #0xa48
  4102f8:	mov	x9, sp
  4102fc:	str	x8, [x9]
  410300:	bl	406600 <sd_bus_call_method@plt>
  410304:	stur	w0, [x29, #-44]
  410308:	ldur	w10, [x29, #-44]
  41030c:	cmp	w10, #0x0
  410310:	cset	w10, ge  // ge = tcont
  410314:	tbnz	w10, #0, 4103ec <safe_atollu@plt+0x8cbc>
  410318:	mov	w8, #0x3                   	// #3
  41031c:	stur	w8, [x29, #-140]
  410320:	ldur	w8, [x29, #-44]
  410324:	stur	w8, [x29, #-144]
  410328:	stur	wzr, [x29, #-148]
  41032c:	ldur	w0, [x29, #-148]
  410330:	bl	4064d0 <log_get_max_level_realm@plt>
  410334:	ldur	w8, [x29, #-140]
  410338:	and	w8, w8, #0x7
  41033c:	cmp	w0, w8
  410340:	b.lt	4103b4 <safe_atollu@plt+0x8c84>  // b.tstop
  410344:	ldur	w8, [x29, #-148]
  410348:	ldur	w9, [x29, #-140]
  41034c:	orr	w0, w9, w8, lsl #10
  410350:	ldur	w1, [x29, #-144]
  410354:	ldur	x10, [x29, #-56]
  410358:	ldr	x6, [x10]
  41035c:	ldur	w8, [x29, #-44]
  410360:	sub	x10, x29, #0x80
  410364:	str	w0, [sp, #88]
  410368:	mov	x0, x10
  41036c:	str	w1, [sp, #84]
  410370:	mov	w1, w8
  410374:	str	x6, [sp, #72]
  410378:	bl	406610 <bus_error_message@plt>
  41037c:	ldr	w8, [sp, #88]
  410380:	str	x0, [sp, #64]
  410384:	mov	w0, w8
  410388:	ldr	w1, [sp, #84]
  41038c:	ldr	x2, [sp, #136]
  410390:	mov	w3, #0xf19                 	// #3865
  410394:	ldr	x4, [sp, #128]
  410398:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  41039c:	add	x5, x5, #0x510
  4103a0:	ldr	x6, [sp, #72]
  4103a4:	ldr	x7, [sp, #64]
  4103a8:	bl	4064e0 <log_internal_realm@plt>
  4103ac:	str	w0, [sp, #60]
  4103b0:	b	4103c8 <safe_atollu@plt+0x8c98>
  4103b4:	ldur	w0, [x29, #-144]
  4103b8:	bl	4064f0 <abs@plt>
  4103bc:	mov	w8, wzr
  4103c0:	subs	w8, w8, w0, uxtb
  4103c4:	str	w8, [sp, #60]
  4103c8:	ldr	w8, [sp, #60]
  4103cc:	stur	w8, [x29, #-152]
  4103d0:	ldur	w8, [x29, #-48]
  4103d4:	cbnz	w8, 4103e0 <safe_atollu@plt+0x8cb0>
  4103d8:	ldur	w8, [x29, #-44]
  4103dc:	stur	w8, [x29, #-48]
  4103e0:	mov	w8, #0x4                   	// #4
  4103e4:	stur	w8, [x29, #-68]
  4103e8:	b	4107ec <safe_atollu@plt+0x90bc>
  4103ec:	ldur	x0, [x29, #-64]
  4103f0:	sub	x1, x29, #0x88
  4103f4:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  4103f8:	add	x2, x2, #0x888
  4103fc:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  410400:	add	x3, x3, #0x8a1
  410404:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  410408:	add	x4, x4, #0x8bb
  41040c:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  410410:	add	x5, x5, #0x537
  410414:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  410418:	stur	w0, [x29, #-44]
  41041c:	ldur	w8, [x29, #-44]
  410420:	cmp	w8, #0x0
  410424:	cset	w8, ge  // ge = tcont
  410428:	tbnz	w8, #0, 4104b4 <safe_atollu@plt+0x8d84>
  41042c:	mov	w8, #0x3                   	// #3
  410430:	stur	w8, [x29, #-156]
  410434:	ldur	w8, [x29, #-44]
  410438:	stur	w8, [x29, #-160]
  41043c:	stur	wzr, [x29, #-164]
  410440:	ldur	w0, [x29, #-164]
  410444:	bl	4064d0 <log_get_max_level_realm@plt>
  410448:	ldur	w8, [x29, #-156]
  41044c:	and	w8, w8, #0x7
  410450:	cmp	w0, w8
  410454:	b.lt	410484 <safe_atollu@plt+0x8d54>  // b.tstop
  410458:	ldur	w8, [x29, #-164]
  41045c:	ldur	w9, [x29, #-156]
  410460:	orr	w0, w9, w8, lsl #10
  410464:	ldur	w1, [x29, #-160]
  410468:	ldr	x2, [sp, #136]
  41046c:	mov	w3, #0xf28                 	// #3880
  410470:	ldr	x4, [sp, #128]
  410474:	ldr	x5, [sp, #120]
  410478:	bl	4064e0 <log_internal_realm@plt>
  41047c:	str	w0, [sp, #56]
  410480:	b	410498 <safe_atollu@plt+0x8d68>
  410484:	ldur	w0, [x29, #-160]
  410488:	bl	4064f0 <abs@plt>
  41048c:	mov	w8, wzr
  410490:	subs	w8, w8, w0, uxtb
  410494:	str	w8, [sp, #56]
  410498:	ldr	w8, [sp, #56]
  41049c:	stur	w8, [x29, #-168]
  4104a0:	ldur	w8, [x29, #-168]
  4104a4:	stur	w8, [x29, #-4]
  4104a8:	mov	w8, #0x1                   	// #1
  4104ac:	stur	w8, [x29, #-68]
  4104b0:	b	4107ec <safe_atollu@plt+0x90bc>
  4104b4:	ldur	x0, [x29, #-136]
  4104b8:	ldur	x8, [x29, #-56]
  4104bc:	ldr	x2, [x8]
  4104c0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4104c4:	add	x1, x1, #0xa48
  4104c8:	bl	406b40 <sd_bus_message_append@plt>
  4104cc:	stur	w0, [x29, #-44]
  4104d0:	ldur	w9, [x29, #-44]
  4104d4:	cmp	w9, #0x0
  4104d8:	cset	w9, ge  // ge = tcont
  4104dc:	tbnz	w9, #0, 410568 <safe_atollu@plt+0x8e38>
  4104e0:	mov	w8, #0x3                   	// #3
  4104e4:	stur	w8, [x29, #-172]
  4104e8:	ldur	w8, [x29, #-44]
  4104ec:	stur	w8, [x29, #-176]
  4104f0:	stur	wzr, [x29, #-180]
  4104f4:	ldur	w0, [x29, #-180]
  4104f8:	bl	4064d0 <log_get_max_level_realm@plt>
  4104fc:	ldur	w8, [x29, #-172]
  410500:	and	w8, w8, #0x7
  410504:	cmp	w0, w8
  410508:	b.lt	410538 <safe_atollu@plt+0x8e08>  // b.tstop
  41050c:	ldur	w8, [x29, #-180]
  410510:	ldur	w9, [x29, #-172]
  410514:	orr	w0, w9, w8, lsl #10
  410518:	ldur	w1, [x29, #-176]
  41051c:	ldr	x2, [sp, #136]
  410520:	mov	w3, #0xf2c                 	// #3884
  410524:	ldr	x4, [sp, #128]
  410528:	ldr	x5, [sp, #120]
  41052c:	bl	4064e0 <log_internal_realm@plt>
  410530:	str	w0, [sp, #52]
  410534:	b	41054c <safe_atollu@plt+0x8e1c>
  410538:	ldur	w0, [x29, #-176]
  41053c:	bl	4064f0 <abs@plt>
  410540:	mov	w8, wzr
  410544:	subs	w8, w8, w0, uxtb
  410548:	str	w8, [sp, #52]
  41054c:	ldr	w8, [sp, #52]
  410550:	stur	w8, [x29, #-184]
  410554:	ldur	w8, [x29, #-184]
  410558:	stur	w8, [x29, #-4]
  41055c:	mov	w8, #0x1                   	// #1
  410560:	stur	w8, [x29, #-68]
  410564:	b	4107ec <safe_atollu@plt+0x90bc>
  410568:	ldur	x0, [x29, #-136]
  41056c:	ldr	x8, [sp, #144]
  410570:	ldr	x1, [x8]
  410574:	bl	4069f0 <sd_bus_message_append_strv@plt>
  410578:	stur	w0, [x29, #-44]
  41057c:	ldur	w9, [x29, #-44]
  410580:	cmp	w9, #0x0
  410584:	cset	w9, ge  // ge = tcont
  410588:	tbnz	w9, #0, 410614 <safe_atollu@plt+0x8ee4>
  41058c:	mov	w8, #0x3                   	// #3
  410590:	stur	w8, [x29, #-188]
  410594:	ldur	w8, [x29, #-44]
  410598:	stur	w8, [x29, #-192]
  41059c:	stur	wzr, [x29, #-196]
  4105a0:	ldur	w0, [x29, #-196]
  4105a4:	bl	4064d0 <log_get_max_level_realm@plt>
  4105a8:	ldur	w8, [x29, #-188]
  4105ac:	and	w8, w8, #0x7
  4105b0:	cmp	w0, w8
  4105b4:	b.lt	4105e4 <safe_atollu@plt+0x8eb4>  // b.tstop
  4105b8:	ldur	w8, [x29, #-196]
  4105bc:	ldur	w9, [x29, #-188]
  4105c0:	orr	w0, w9, w8, lsl #10
  4105c4:	ldur	w1, [x29, #-192]
  4105c8:	ldr	x2, [sp, #136]
  4105cc:	mov	w3, #0xf30                 	// #3888
  4105d0:	ldr	x4, [sp, #128]
  4105d4:	ldr	x5, [sp, #120]
  4105d8:	bl	4064e0 <log_internal_realm@plt>
  4105dc:	str	w0, [sp, #48]
  4105e0:	b	4105f8 <safe_atollu@plt+0x8ec8>
  4105e4:	ldur	w0, [x29, #-192]
  4105e8:	bl	4064f0 <abs@plt>
  4105ec:	mov	w8, wzr
  4105f0:	subs	w8, w8, w0, uxtb
  4105f4:	str	w8, [sp, #48]
  4105f8:	ldr	w8, [sp, #48]
  4105fc:	str	w8, [sp, #200]
  410600:	ldr	w8, [sp, #200]
  410604:	stur	w8, [x29, #-4]
  410608:	mov	w8, #0x1                   	// #1
  41060c:	stur	w8, [x29, #-68]
  410610:	b	4107ec <safe_atollu@plt+0x90bc>
  410614:	ldur	x0, [x29, #-64]
  410618:	ldur	x1, [x29, #-136]
  41061c:	mov	x8, xzr
  410620:	mov	x2, x8
  410624:	sub	x3, x29, #0x80
  410628:	mov	x4, x8
  41062c:	bl	406a00 <sd_bus_call@plt>
  410630:	stur	w0, [x29, #-44]
  410634:	ldur	w9, [x29, #-44]
  410638:	cmp	w9, #0x0
  41063c:	cset	w9, ge  // ge = tcont
  410640:	tbnz	w9, #0, 410718 <safe_atollu@plt+0x8fe8>
  410644:	mov	w8, #0x3                   	// #3
  410648:	str	w8, [sp, #196]
  41064c:	ldur	w8, [x29, #-44]
  410650:	str	w8, [sp, #192]
  410654:	str	wzr, [sp, #188]
  410658:	ldr	w0, [sp, #188]
  41065c:	bl	4064d0 <log_get_max_level_realm@plt>
  410660:	ldr	w8, [sp, #196]
  410664:	and	w8, w8, #0x7
  410668:	cmp	w0, w8
  41066c:	b.lt	4106e0 <safe_atollu@plt+0x8fb0>  // b.tstop
  410670:	ldr	w8, [sp, #188]
  410674:	ldr	w9, [sp, #196]
  410678:	orr	w0, w9, w8, lsl #10
  41067c:	ldr	w1, [sp, #192]
  410680:	ldur	x10, [x29, #-56]
  410684:	ldr	x6, [x10]
  410688:	ldur	w8, [x29, #-44]
  41068c:	sub	x10, x29, #0x80
  410690:	str	w0, [sp, #44]
  410694:	mov	x0, x10
  410698:	str	w1, [sp, #40]
  41069c:	mov	w1, w8
  4106a0:	str	x6, [sp, #32]
  4106a4:	bl	406610 <bus_error_message@plt>
  4106a8:	ldr	w8, [sp, #44]
  4106ac:	str	x0, [sp, #24]
  4106b0:	mov	w0, w8
  4106b4:	ldr	w1, [sp, #40]
  4106b8:	ldr	x2, [sp, #136]
  4106bc:	mov	w3, #0xf34                 	// #3892
  4106c0:	ldr	x4, [sp, #128]
  4106c4:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4106c8:	add	x5, x5, #0x541
  4106cc:	ldr	x6, [sp, #32]
  4106d0:	ldr	x7, [sp, #24]
  4106d4:	bl	4064e0 <log_internal_realm@plt>
  4106d8:	str	w0, [sp, #20]
  4106dc:	b	4106f4 <safe_atollu@plt+0x8fc4>
  4106e0:	ldr	w0, [sp, #192]
  4106e4:	bl	4064f0 <abs@plt>
  4106e8:	mov	w8, wzr
  4106ec:	subs	w8, w8, w0, uxtb
  4106f0:	str	w8, [sp, #20]
  4106f4:	ldr	w8, [sp, #20]
  4106f8:	str	w8, [sp, #184]
  4106fc:	ldur	w8, [x29, #-48]
  410700:	cbnz	w8, 410718 <safe_atollu@plt+0x8fe8>
  410704:	ldur	w8, [x29, #-44]
  410708:	stur	w8, [x29, #-48]
  41070c:	mov	w8, #0x4                   	// #4
  410710:	stur	w8, [x29, #-68]
  410714:	b	4107ec <safe_atollu@plt+0x90bc>
  410718:	ldur	x8, [x29, #-32]
  41071c:	cbz	x8, 4107e8 <safe_atollu@plt+0x90b8>
  410720:	ldur	x0, [x29, #-32]
  410724:	ldur	x8, [x29, #-56]
  410728:	ldr	x1, [x8]
  41072c:	mov	w2, #0x9                   	// #9
  410730:	mov	x8, xzr
  410734:	mov	x3, x8
  410738:	mov	x4, x8
  41073c:	bl	406b50 <bus_wait_for_units_add_unit@plt>
  410740:	stur	w0, [x29, #-44]
  410744:	ldur	w9, [x29, #-44]
  410748:	cmp	w9, #0x0
  41074c:	cset	w9, ge  // ge = tcont
  410750:	tbnz	w9, #0, 4107e8 <safe_atollu@plt+0x90b8>
  410754:	mov	w8, #0x3                   	// #3
  410758:	str	w8, [sp, #180]
  41075c:	ldur	w8, [x29, #-44]
  410760:	str	w8, [sp, #176]
  410764:	str	wzr, [sp, #172]
  410768:	ldr	w0, [sp, #172]
  41076c:	bl	4064d0 <log_get_max_level_realm@plt>
  410770:	ldr	w8, [sp, #180]
  410774:	and	w8, w8, #0x7
  410778:	cmp	w0, w8
  41077c:	b.lt	4107b8 <safe_atollu@plt+0x9088>  // b.tstop
  410780:	ldr	w8, [sp, #172]
  410784:	ldr	w9, [sp, #180]
  410788:	orr	w0, w9, w8, lsl #10
  41078c:	ldr	w1, [sp, #176]
  410790:	ldur	x10, [x29, #-56]
  410794:	ldr	x6, [x10]
  410798:	ldr	x2, [sp, #136]
  41079c:	mov	w3, #0xf3e                 	// #3902
  4107a0:	ldr	x4, [sp, #128]
  4107a4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  4107a8:	add	x5, x5, #0xf8f
  4107ac:	bl	4064e0 <log_internal_realm@plt>
  4107b0:	str	w0, [sp, #16]
  4107b4:	b	4107cc <safe_atollu@plt+0x909c>
  4107b8:	ldr	w0, [sp, #176]
  4107bc:	bl	4064f0 <abs@plt>
  4107c0:	mov	w8, wzr
  4107c4:	subs	w8, w8, w0, uxtb
  4107c8:	str	w8, [sp, #16]
  4107cc:	ldr	w8, [sp, #16]
  4107d0:	str	w8, [sp, #168]
  4107d4:	ldr	w8, [sp, #168]
  4107d8:	stur	w8, [x29, #-4]
  4107dc:	mov	w8, #0x1                   	// #1
  4107e0:	stur	w8, [x29, #-68]
  4107e4:	b	4107ec <safe_atollu@plt+0x90bc>
  4107e8:	stur	wzr, [x29, #-68]
  4107ec:	sub	x0, x29, #0x88
  4107f0:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4107f4:	sub	x0, x29, #0x80
  4107f8:	bl	406620 <sd_bus_error_free@plt>
  4107fc:	ldur	w8, [x29, #-68]
  410800:	str	w8, [sp, #12]
  410804:	cbz	w8, 41081c <safe_atollu@plt+0x90ec>
  410808:	b	41080c <safe_atollu@plt+0x90dc>
  41080c:	ldr	w8, [sp, #12]
  410810:	cmp	w8, #0x4
  410814:	b.eq	41081c <safe_atollu@plt+0x90ec>  // b.none
  410818:	b	4108f8 <safe_atollu@plt+0x91c8>
  41081c:	ldur	x8, [x29, #-56]
  410820:	add	x8, x8, #0x8
  410824:	stur	x8, [x29, #-56]
  410828:	b	41026c <safe_atollu@plt+0x8b3c>
  41082c:	ldur	x0, [x29, #-32]
  410830:	bl	406b20 <bus_wait_for_units_run@plt>
  410834:	stur	w0, [x29, #-44]
  410838:	ldur	w8, [x29, #-44]
  41083c:	cmp	w8, #0x0
  410840:	cset	w8, ge  // ge = tcont
  410844:	tbnz	w8, #0, 4108d4 <safe_atollu@plt+0x91a4>
  410848:	mov	w8, #0x3                   	// #3
  41084c:	str	w8, [sp, #164]
  410850:	ldur	w8, [x29, #-44]
  410854:	str	w8, [sp, #160]
  410858:	str	wzr, [sp, #156]
  41085c:	ldr	w0, [sp, #156]
  410860:	bl	4064d0 <log_get_max_level_realm@plt>
  410864:	ldr	w8, [sp, #164]
  410868:	and	w8, w8, #0x7
  41086c:	cmp	w0, w8
  410870:	b.lt	4108a4 <safe_atollu@plt+0x9174>  // b.tstop
  410874:	ldr	w8, [sp, #156]
  410878:	ldr	w9, [sp, #164]
  41087c:	orr	w0, w9, w8, lsl #10
  410880:	ldr	w1, [sp, #160]
  410884:	ldr	x2, [sp, #136]
  410888:	mov	w3, #0xf44                 	// #3908
  41088c:	ldr	x4, [sp, #128]
  410890:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  410894:	add	x5, x5, #0xc59
  410898:	bl	4064e0 <log_internal_realm@plt>
  41089c:	str	w0, [sp, #8]
  4108a0:	b	4108b8 <safe_atollu@plt+0x9188>
  4108a4:	ldr	w0, [sp, #160]
  4108a8:	bl	4064f0 <abs@plt>
  4108ac:	mov	w8, wzr
  4108b0:	subs	w8, w8, w0, uxtb
  4108b4:	str	w8, [sp, #8]
  4108b8:	ldr	w8, [sp, #8]
  4108bc:	str	w8, [sp, #152]
  4108c0:	ldr	w8, [sp, #152]
  4108c4:	stur	w8, [x29, #-4]
  4108c8:	mov	w8, #0x1                   	// #1
  4108cc:	stur	w8, [x29, #-68]
  4108d0:	b	4108f8 <safe_atollu@plt+0x91c8>
  4108d4:	ldur	w8, [x29, #-44]
  4108d8:	cmp	w8, #0x1
  4108dc:	b.ne	4108e8 <safe_atollu@plt+0x91b8>  // b.any
  4108e0:	mov	w8, #0x1                   	// #1
  4108e4:	stur	w8, [x29, #-48]
  4108e8:	ldur	w8, [x29, #-48]
  4108ec:	stur	w8, [x29, #-4]
  4108f0:	mov	w8, #0x1                   	// #1
  4108f4:	stur	w8, [x29, #-68]
  4108f8:	sub	x0, x29, #0x28
  4108fc:	bl	407dd8 <safe_atollu@plt+0x6a8>
  410900:	sub	x0, x29, #0x20
  410904:	bl	41f9b8 <safe_atollu@plt+0x18288>
  410908:	ldur	w0, [x29, #-4]
  41090c:	ldr	x28, [sp, #416]
  410910:	ldp	x29, x30, [sp, #400]
  410914:	add	sp, sp, #0x1b0
  410918:	ret
  41091c:	sub	sp, sp, #0x50
  410920:	stp	x29, x30, [sp, #64]
  410924:	add	x29, sp, #0x40
  410928:	mov	x8, #0x1                   	// #1
  41092c:	mov	w9, #0x3                   	// #3
  410930:	adrp	x10, 434000 <safe_atollu@plt+0x2c8d0>
  410934:	add	x10, x10, #0x980
  410938:	mov	w11, #0x2                   	// #2
  41093c:	stur	w0, [x29, #-4]
  410940:	stur	x1, [x29, #-16]
  410944:	stur	x2, [x29, #-24]
  410948:	ldur	x0, [x29, #-16]
  41094c:	mov	x1, x8
  410950:	stur	w9, [x29, #-28]
  410954:	str	x10, [sp, #24]
  410958:	str	w11, [sp, #20]
  41095c:	bl	4069a0 <strv_skip@plt>
  410960:	ldur	w9, [x29, #-28]
  410964:	str	x0, [sp, #8]
  410968:	mov	w0, w9
  41096c:	ldr	x1, [sp, #24]
  410970:	ldr	w2, [sp, #20]
  410974:	ldr	x3, [sp, #8]
  410978:	bl	421874 <safe_atollu@plt+0x1a144>
  41097c:	ldp	x29, x30, [sp, #64]
  410980:	add	sp, sp, #0x50
  410984:	ret
  410988:	sub	sp, sp, #0x40
  41098c:	stp	x29, x30, [sp, #48]
  410990:	add	x29, sp, #0x30
  410994:	mov	x8, #0x1                   	// #1
  410998:	mov	w9, #0x1                   	// #1
  41099c:	adrp	x10, 434000 <safe_atollu@plt+0x2c8d0>
  4109a0:	add	x10, x10, #0x988
  4109a4:	stur	w0, [x29, #-4]
  4109a8:	stur	x1, [x29, #-16]
  4109ac:	str	x2, [sp, #24]
  4109b0:	ldur	x0, [x29, #-16]
  4109b4:	mov	x1, x8
  4109b8:	str	w9, [sp, #20]
  4109bc:	str	x10, [sp, #8]
  4109c0:	bl	4069a0 <strv_skip@plt>
  4109c4:	ldr	w9, [sp, #20]
  4109c8:	str	x0, [sp]
  4109cc:	mov	w0, w9
  4109d0:	ldr	x1, [sp, #8]
  4109d4:	mov	w2, w9
  4109d8:	ldr	x3, [sp]
  4109dc:	bl	421874 <safe_atollu@plt+0x1a144>
  4109e0:	ldp	x29, x30, [sp, #48]
  4109e4:	add	sp, sp, #0x40
  4109e8:	ret
  4109ec:	sub	sp, sp, #0xd0
  4109f0:	stp	x29, x30, [sp, #192]
  4109f4:	add	x29, sp, #0xc0
  4109f8:	mov	w8, #0x0                   	// #0
  4109fc:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  410a00:	add	x9, x9, #0xe41
  410a04:	add	x9, x9, #0x3
  410a08:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  410a0c:	add	x10, x10, #0x58d
  410a10:	stur	w0, [x29, #-8]
  410a14:	stur	x1, [x29, #-16]
  410a18:	stur	x2, [x29, #-24]
  410a1c:	sturb	w8, [x29, #-25]
  410a20:	sturb	w8, [x29, #-26]
  410a24:	stur	wzr, [x29, #-40]
  410a28:	str	x9, [sp, #32]
  410a2c:	str	x10, [sp, #24]
  410a30:	ldur	x8, [x29, #-16]
  410a34:	cmp	x8, #0x0
  410a38:	cset	w9, ne  // ne = any
  410a3c:	mov	w10, #0x1                   	// #1
  410a40:	eor	w9, w9, #0x1
  410a44:	eor	w9, w9, w10
  410a48:	eor	w9, w9, w10
  410a4c:	and	w9, w9, #0x1
  410a50:	mov	w0, w9
  410a54:	sxtw	x8, w0
  410a58:	cbz	x8, 410a80 <safe_atollu@plt+0x9350>
  410a5c:	mov	w8, wzr
  410a60:	mov	w0, w8
  410a64:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  410a68:	add	x1, x1, #0xed3
  410a6c:	ldr	x2, [sp, #32]
  410a70:	mov	w3, #0x16c9                	// #5833
  410a74:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  410a78:	add	x4, x4, #0x570
  410a7c:	bl	406540 <log_assert_failed_realm@plt>
  410a80:	ldur	x8, [x29, #-16]
  410a84:	ldr	x0, [x8]
  410a88:	bl	421ad8 <safe_atollu@plt+0x1a3a8>
  410a8c:	stur	w0, [x29, #-32]
  410a90:	ldur	w9, [x29, #-32]
  410a94:	cmp	w9, #0x0
  410a98:	cset	w9, ge  // ge = tcont
  410a9c:	tbnz	w9, #0, 410b28 <safe_atollu@plt+0x93f8>
  410aa0:	mov	w8, #0x3                   	// #3
  410aa4:	stur	w8, [x29, #-52]
  410aa8:	mov	w8, #0x16                  	// #22
  410aac:	movk	w8, #0x4000, lsl #16
  410ab0:	stur	w8, [x29, #-56]
  410ab4:	stur	wzr, [x29, #-60]
  410ab8:	ldur	w0, [x29, #-60]
  410abc:	bl	4064d0 <log_get_max_level_realm@plt>
  410ac0:	ldur	w8, [x29, #-52]
  410ac4:	and	w8, w8, #0x7
  410ac8:	cmp	w0, w8
  410acc:	b.lt	410b00 <safe_atollu@plt+0x93d0>  // b.tstop
  410ad0:	ldur	w8, [x29, #-60]
  410ad4:	ldur	w9, [x29, #-52]
  410ad8:	orr	w0, w9, w8, lsl #10
  410adc:	ldur	w1, [x29, #-56]
  410ae0:	ldr	x2, [sp, #32]
  410ae4:	mov	w3, #0x16ce                	// #5838
  410ae8:	ldr	x4, [sp, #24]
  410aec:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  410af0:	add	x5, x5, #0x58f
  410af4:	bl	4064e0 <log_internal_realm@plt>
  410af8:	str	w0, [sp, #20]
  410afc:	b	410b14 <safe_atollu@plt+0x93e4>
  410b00:	ldur	w0, [x29, #-56]
  410b04:	bl	4064f0 <abs@plt>
  410b08:	mov	w8, wzr
  410b0c:	subs	w8, w8, w0, uxtb
  410b10:	str	w8, [sp, #20]
  410b14:	ldr	w8, [sp, #20]
  410b18:	stur	w8, [x29, #-64]
  410b1c:	ldur	w8, [x29, #-64]
  410b20:	stur	w8, [x29, #-4]
  410b24:	b	411124 <safe_atollu@plt+0x99f4>
  410b28:	ldur	w8, [x29, #-32]
  410b2c:	cmp	w8, #0x2
  410b30:	b.ne	410bc8 <safe_atollu@plt+0x9498>  // b.any
  410b34:	ldur	w8, [x29, #-8]
  410b38:	cmp	w8, #0x1
  410b3c:	b.gt	410bc8 <safe_atollu@plt+0x9498>
  410b40:	mov	w8, #0x3                   	// #3
  410b44:	stur	w8, [x29, #-68]
  410b48:	mov	w8, #0x16                  	// #22
  410b4c:	movk	w8, #0x4000, lsl #16
  410b50:	stur	w8, [x29, #-72]
  410b54:	stur	wzr, [x29, #-76]
  410b58:	ldur	w0, [x29, #-76]
  410b5c:	bl	4064d0 <log_get_max_level_realm@plt>
  410b60:	ldur	w8, [x29, #-68]
  410b64:	and	w8, w8, #0x7
  410b68:	cmp	w0, w8
  410b6c:	b.lt	410ba0 <safe_atollu@plt+0x9470>  // b.tstop
  410b70:	ldur	w8, [x29, #-76]
  410b74:	ldur	w9, [x29, #-68]
  410b78:	orr	w0, w9, w8, lsl #10
  410b7c:	ldur	w1, [x29, #-72]
  410b80:	ldr	x2, [sp, #32]
  410b84:	mov	w3, #0x16d2                	// #5842
  410b88:	ldr	x4, [sp, #24]
  410b8c:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  410b90:	add	x5, x5, #0x5a1
  410b94:	bl	4064e0 <log_internal_realm@plt>
  410b98:	str	w0, [sp, #16]
  410b9c:	b	410bb4 <safe_atollu@plt+0x9484>
  410ba0:	ldur	w0, [x29, #-72]
  410ba4:	bl	4064f0 <abs@plt>
  410ba8:	mov	w8, wzr
  410bac:	subs	w8, w8, w0, uxtb
  410bb0:	str	w8, [sp, #16]
  410bb4:	ldr	w8, [sp, #16]
  410bb8:	stur	w8, [x29, #-80]
  410bbc:	ldur	w8, [x29, #-80]
  410bc0:	stur	w8, [x29, #-4]
  410bc4:	b	411124 <safe_atollu@plt+0x99f4>
  410bc8:	mov	w0, #0x1                   	// #1
  410bcc:	sub	x1, x29, #0x30
  410bd0:	bl	40c730 <safe_atollu@plt+0x5000>
  410bd4:	stur	w0, [x29, #-36]
  410bd8:	ldur	w8, [x29, #-36]
  410bdc:	cmp	w8, #0x0
  410be0:	cset	w8, ge  // ge = tcont
  410be4:	tbnz	w8, #0, 410bf4 <safe_atollu@plt+0x94c4>
  410be8:	ldur	w8, [x29, #-36]
  410bec:	stur	w8, [x29, #-4]
  410bf0:	b	411124 <safe_atollu@plt+0x99f4>
  410bf4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  410bf8:	add	x8, x8, #0x344
  410bfc:	ldr	w0, [x8]
  410c00:	bl	406830 <pager_open@plt>
  410c04:	ldur	w9, [x29, #-32]
  410c08:	cbnz	w9, 410c44 <safe_atollu@plt+0x9514>
  410c0c:	ldur	w8, [x29, #-8]
  410c10:	cmp	w8, #0x1
  410c14:	b.gt	410c44 <safe_atollu@plt+0x9514>
  410c18:	ldur	x0, [x29, #-48]
  410c1c:	ldur	w3, [x29, #-32]
  410c20:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  410c24:	add	x1, x1, #0x8a1
  410c28:	mov	x8, xzr
  410c2c:	mov	x2, x8
  410c30:	sub	x4, x29, #0x19
  410c34:	sub	x5, x29, #0x1a
  410c38:	bl	421b0c <safe_atollu@plt+0x1a3dc>
  410c3c:	stur	w0, [x29, #-4]
  410c40:	b	411124 <safe_atollu@plt+0x99f4>
  410c44:	ldur	w8, [x29, #-32]
  410c48:	cmp	w8, #0x1
  410c4c:	b.ne	410c98 <safe_atollu@plt+0x9568>  // b.any
  410c50:	ldur	w8, [x29, #-8]
  410c54:	cmp	w8, #0x1
  410c58:	b.gt	410c98 <safe_atollu@plt+0x9568>
  410c5c:	ldur	x0, [x29, #-48]
  410c60:	bl	422260 <safe_atollu@plt+0x1ab30>
  410c64:	mov	w8, #0x1                   	// #1
  410c68:	sturb	w8, [x29, #-25]
  410c6c:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  410c70:	add	x9, x9, #0x331
  410c74:	ldrb	w8, [x9]
  410c78:	tbnz	w8, #0, 410c80 <safe_atollu@plt+0x9550>
  410c7c:	b	410c94 <safe_atollu@plt+0x9564>
  410c80:	ldur	x0, [x29, #-48]
  410c84:	sub	x1, x29, #0x19
  410c88:	sub	x2, x29, #0x1a
  410c8c:	bl	4226c8 <safe_atollu@plt+0x1af98>
  410c90:	stur	w0, [x29, #-40]
  410c94:	b	4110f4 <safe_atollu@plt+0x99c4>
  410c98:	mov	x8, xzr
  410c9c:	stur	x8, [x29, #-88]
  410ca0:	ldur	x0, [x29, #-16]
  410ca4:	mov	x1, #0x1                   	// #1
  410ca8:	bl	4069a0 <strv_skip@plt>
  410cac:	str	x0, [sp, #96]
  410cb0:	ldr	x8, [sp, #96]
  410cb4:	mov	w9, #0x0                   	// #0
  410cb8:	str	w9, [sp, #12]
  410cbc:	cbz	x8, 410cd4 <safe_atollu@plt+0x95a4>
  410cc0:	ldr	x8, [sp, #96]
  410cc4:	ldr	x8, [x8]
  410cc8:	cmp	x8, #0x0
  410ccc:	cset	w9, ne  // ne = any
  410cd0:	str	w9, [sp, #12]
  410cd4:	ldr	w8, [sp, #12]
  410cd8:	tbnz	w8, #0, 410ce0 <safe_atollu@plt+0x95b0>
  410cdc:	b	410ed4 <safe_atollu@plt+0x97a4>
  410ce0:	mov	x8, xzr
  410ce4:	str	x8, [sp, #88]
  410ce8:	str	x8, [sp, #80]
  410cec:	ldr	x8, [sp, #96]
  410cf0:	ldr	x0, [x8]
  410cf4:	add	x1, sp, #0x4c
  410cf8:	bl	41f98c <safe_atollu@plt+0x1825c>
  410cfc:	cmp	w0, #0x0
  410d00:	cset	w9, ge  // ge = tcont
  410d04:	tbnz	w9, #0, 410d58 <safe_atollu@plt+0x9628>
  410d08:	ldr	x8, [sp, #96]
  410d0c:	ldr	x1, [x8]
  410d10:	sub	x0, x29, #0x58
  410d14:	bl	406b00 <strv_push@plt>
  410d18:	cmp	w0, #0x0
  410d1c:	cset	w9, ge  // ge = tcont
  410d20:	tbnz	w9, #0, 410d4c <safe_atollu@plt+0x961c>
  410d24:	mov	w8, wzr
  410d28:	mov	w0, w8
  410d2c:	ldr	x1, [sp, #32]
  410d30:	mov	w2, #0x16ef                	// #5871
  410d34:	ldr	x3, [sp, #24]
  410d38:	bl	4066b0 <log_oom_internal@plt>
  410d3c:	stur	w0, [x29, #-4]
  410d40:	mov	w8, #0x1                   	// #1
  410d44:	str	w8, [sp, #72]
  410d48:	b	410e94 <safe_atollu@plt+0x9764>
  410d4c:	mov	w8, #0x6                   	// #6
  410d50:	str	w8, [sp, #72]
  410d54:	b	410e94 <safe_atollu@plt+0x9764>
  410d58:	ldur	w8, [x29, #-32]
  410d5c:	cbnz	w8, 410dac <safe_atollu@plt+0x967c>
  410d60:	ldr	w2, [sp, #76]
  410d64:	add	x0, sp, #0x58
  410d68:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  410d6c:	add	x1, x1, #0x5e3
  410d70:	bl	406b60 <asprintf@plt>
  410d74:	cmp	w0, #0x0
  410d78:	cset	w8, ge  // ge = tcont
  410d7c:	tbnz	w8, #0, 410da8 <safe_atollu@plt+0x9678>
  410d80:	mov	w8, wzr
  410d84:	mov	w0, w8
  410d88:	ldr	x1, [sp, #32]
  410d8c:	mov	w2, #0x16f5                	// #5877
  410d90:	ldr	x3, [sp, #24]
  410d94:	bl	4066b0 <log_oom_internal@plt>
  410d98:	stur	w0, [x29, #-4]
  410d9c:	mov	w8, #0x1                   	// #1
  410da0:	str	w8, [sp, #72]
  410da4:	b	410e94 <safe_atollu@plt+0x9764>
  410da8:	b	410e2c <safe_atollu@plt+0x96fc>
  410dac:	ldur	x0, [x29, #-48]
  410db0:	ldr	w1, [sp, #76]
  410db4:	add	x2, sp, #0x58
  410db8:	bl	4228d8 <safe_atollu@plt+0x1b1a8>
  410dbc:	stur	w0, [x29, #-36]
  410dc0:	ldur	w8, [x29, #-36]
  410dc4:	cmp	w8, #0x0
  410dc8:	cset	w8, ge  // ge = tcont
  410dcc:	tbnz	w8, #0, 410de4 <safe_atollu@plt+0x96b4>
  410dd0:	ldur	w8, [x29, #-36]
  410dd4:	stur	w8, [x29, #-40]
  410dd8:	mov	w8, #0x6                   	// #6
  410ddc:	str	w8, [sp, #72]
  410de0:	b	410e94 <safe_atollu@plt+0x9764>
  410de4:	ldr	x0, [sp, #88]
  410de8:	add	x1, sp, #0x50
  410dec:	bl	406b70 <unit_name_from_dbus_path@plt>
  410df0:	stur	w0, [x29, #-36]
  410df4:	ldur	w8, [x29, #-36]
  410df8:	cmp	w8, #0x0
  410dfc:	cset	w8, ge  // ge = tcont
  410e00:	tbnz	w8, #0, 410e2c <safe_atollu@plt+0x96fc>
  410e04:	mov	w8, wzr
  410e08:	mov	w0, w8
  410e0c:	ldr	x1, [sp, #32]
  410e10:	mov	w2, #0x1701                	// #5889
  410e14:	ldr	x3, [sp, #24]
  410e18:	bl	4066b0 <log_oom_internal@plt>
  410e1c:	stur	w0, [x29, #-4]
  410e20:	mov	w8, #0x1                   	// #1
  410e24:	str	w8, [sp, #72]
  410e28:	b	410e94 <safe_atollu@plt+0x9764>
  410e2c:	ldur	x0, [x29, #-48]
  410e30:	ldr	x1, [sp, #88]
  410e34:	ldr	x2, [sp, #80]
  410e38:	ldur	w3, [x29, #-32]
  410e3c:	sub	x4, x29, #0x19
  410e40:	sub	x5, x29, #0x1a
  410e44:	bl	421b0c <safe_atollu@plt+0x1a3dc>
  410e48:	stur	w0, [x29, #-36]
  410e4c:	ldur	w8, [x29, #-36]
  410e50:	cmp	w8, #0x0
  410e54:	cset	w8, ge  // ge = tcont
  410e58:	tbnz	w8, #0, 410e70 <safe_atollu@plt+0x9740>
  410e5c:	ldur	w8, [x29, #-36]
  410e60:	stur	w8, [x29, #-4]
  410e64:	mov	w8, #0x1                   	// #1
  410e68:	str	w8, [sp, #72]
  410e6c:	b	410e94 <safe_atollu@plt+0x9764>
  410e70:	ldur	w8, [x29, #-36]
  410e74:	cmp	w8, #0x0
  410e78:	cset	w8, le
  410e7c:	tbnz	w8, #0, 410e90 <safe_atollu@plt+0x9760>
  410e80:	ldur	w8, [x29, #-40]
  410e84:	cbnz	w8, 410e90 <safe_atollu@plt+0x9760>
  410e88:	ldur	w8, [x29, #-36]
  410e8c:	stur	w8, [x29, #-40]
  410e90:	str	wzr, [sp, #72]
  410e94:	add	x0, sp, #0x50
  410e98:	bl	407e0c <safe_atollu@plt+0x6dc>
  410e9c:	add	x0, sp, #0x58
  410ea0:	bl	407e0c <safe_atollu@plt+0x6dc>
  410ea4:	ldr	w8, [sp, #72]
  410ea8:	str	w8, [sp, #8]
  410eac:	cbz	w8, 410ec4 <safe_atollu@plt+0x9794>
  410eb0:	b	410eb4 <safe_atollu@plt+0x9784>
  410eb4:	ldr	w8, [sp, #8]
  410eb8:	cmp	w8, #0x6
  410ebc:	b.eq	410ec4 <safe_atollu@plt+0x9794>  // b.none
  410ec0:	b	4110dc <safe_atollu@plt+0x99ac>
  410ec4:	ldr	x8, [sp, #96]
  410ec8:	add	x8, x8, #0x8
  410ecc:	str	x8, [sp, #96]
  410ed0:	b	410cb0 <safe_atollu@plt+0x9580>
  410ed4:	ldur	x0, [x29, #-88]
  410ed8:	bl	40c9fc <safe_atollu@plt+0x52cc>
  410edc:	tbnz	w0, #0, 4110d8 <safe_atollu@plt+0x99a8>
  410ee0:	add	x3, sp, #0x40
  410ee4:	mov	x8, xzr
  410ee8:	str	x8, [sp, #64]
  410eec:	ldur	x0, [x29, #-48]
  410ef0:	ldur	x1, [x29, #-88]
  410ef4:	mov	x2, x8
  410ef8:	mov	x4, x8
  410efc:	bl	41b800 <safe_atollu@plt+0x140d0>
  410f00:	stur	w0, [x29, #-36]
  410f04:	ldur	w9, [x29, #-36]
  410f08:	cmp	w9, #0x0
  410f0c:	cset	w9, ge  // ge = tcont
  410f10:	tbnz	w9, #0, 410fa0 <safe_atollu@plt+0x9870>
  410f14:	mov	w8, #0x3                   	// #3
  410f18:	str	w8, [sp, #60]
  410f1c:	ldur	w8, [x29, #-36]
  410f20:	str	w8, [sp, #56]
  410f24:	str	wzr, [sp, #52]
  410f28:	ldr	w0, [sp, #52]
  410f2c:	bl	4064d0 <log_get_max_level_realm@plt>
  410f30:	ldr	w8, [sp, #60]
  410f34:	and	w8, w8, #0x7
  410f38:	cmp	w0, w8
  410f3c:	b.lt	410f70 <safe_atollu@plt+0x9840>  // b.tstop
  410f40:	ldr	w8, [sp, #52]
  410f44:	ldr	w9, [sp, #60]
  410f48:	orr	w0, w9, w8, lsl #10
  410f4c:	ldr	w1, [sp, #56]
  410f50:	ldr	x2, [sp, #32]
  410f54:	mov	w3, #0x1710                	// #5904
  410f58:	ldr	x4, [sp, #24]
  410f5c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  410f60:	add	x5, x5, #0xac8
  410f64:	bl	4064e0 <log_internal_realm@plt>
  410f68:	str	w0, [sp, #4]
  410f6c:	b	410f84 <safe_atollu@plt+0x9854>
  410f70:	ldr	w0, [sp, #56]
  410f74:	bl	4064f0 <abs@plt>
  410f78:	mov	w8, wzr
  410f7c:	subs	w8, w8, w0, uxtb
  410f80:	str	w8, [sp, #4]
  410f84:	ldr	w8, [sp, #4]
  410f88:	str	w8, [sp, #48]
  410f8c:	ldr	w8, [sp, #48]
  410f90:	stur	w8, [x29, #-4]
  410f94:	mov	w8, #0x1                   	// #1
  410f98:	str	w8, [sp, #72]
  410f9c:	b	4110b8 <safe_atollu@plt+0x9988>
  410fa0:	ldr	x8, [sp, #64]
  410fa4:	str	x8, [sp, #96]
  410fa8:	ldr	x8, [sp, #96]
  410fac:	mov	w9, #0x0                   	// #0
  410fb0:	str	w9, [sp]
  410fb4:	cbz	x8, 410fcc <safe_atollu@plt+0x989c>
  410fb8:	ldr	x8, [sp, #96]
  410fbc:	ldr	x8, [x8]
  410fc0:	cmp	x8, #0x0
  410fc4:	cset	w9, ne  // ne = any
  410fc8:	str	w9, [sp]
  410fcc:	ldr	w8, [sp]
  410fd0:	tbnz	w8, #0, 410fd8 <safe_atollu@plt+0x98a8>
  410fd4:	b	4110b4 <safe_atollu@plt+0x9984>
  410fd8:	ldr	x8, [sp, #96]
  410fdc:	ldr	x0, [x8]
  410fe0:	bl	406b80 <unit_dbus_path_from_name@plt>
  410fe4:	str	x0, [sp, #40]
  410fe8:	ldr	x8, [sp, #40]
  410fec:	cbnz	x8, 411018 <safe_atollu@plt+0x98e8>
  410ff0:	mov	w8, wzr
  410ff4:	mov	w0, w8
  410ff8:	ldr	x1, [sp, #32]
  410ffc:	mov	w2, #0x1717                	// #5911
  411000:	ldr	x3, [sp, #24]
  411004:	bl	4066b0 <log_oom_internal@plt>
  411008:	stur	w0, [x29, #-4]
  41100c:	mov	w8, #0x1                   	// #1
  411010:	str	w8, [sp, #72]
  411014:	b	411084 <safe_atollu@plt+0x9954>
  411018:	ldur	x0, [x29, #-48]
  41101c:	ldr	x1, [sp, #40]
  411020:	ldr	x8, [sp, #96]
  411024:	ldr	x2, [x8]
  411028:	ldur	w3, [x29, #-32]
  41102c:	sub	x4, x29, #0x19
  411030:	sub	x5, x29, #0x1a
  411034:	bl	421b0c <safe_atollu@plt+0x1a3dc>
  411038:	stur	w0, [x29, #-36]
  41103c:	ldur	w9, [x29, #-36]
  411040:	cmp	w9, #0x0
  411044:	cset	w9, ge  // ge = tcont
  411048:	tbnz	w9, #0, 411060 <safe_atollu@plt+0x9930>
  41104c:	ldur	w8, [x29, #-36]
  411050:	stur	w8, [x29, #-4]
  411054:	mov	w8, #0x1                   	// #1
  411058:	str	w8, [sp, #72]
  41105c:	b	411084 <safe_atollu@plt+0x9954>
  411060:	ldur	w8, [x29, #-36]
  411064:	cmp	w8, #0x0
  411068:	cset	w8, le
  41106c:	tbnz	w8, #0, 411080 <safe_atollu@plt+0x9950>
  411070:	ldur	w8, [x29, #-40]
  411074:	cbnz	w8, 411080 <safe_atollu@plt+0x9950>
  411078:	ldur	w8, [x29, #-36]
  41107c:	stur	w8, [x29, #-40]
  411080:	str	wzr, [sp, #72]
  411084:	add	x0, sp, #0x28
  411088:	bl	407e0c <safe_atollu@plt+0x6dc>
  41108c:	ldr	w8, [sp, #72]
  411090:	cmp	w8, #0x0
  411094:	cset	w8, eq  // eq = none
  411098:	eor	w8, w8, #0x1
  41109c:	tbnz	w8, #0, 4110b8 <safe_atollu@plt+0x9988>
  4110a0:	b	4110a4 <safe_atollu@plt+0x9974>
  4110a4:	ldr	x8, [sp, #96]
  4110a8:	add	x8, x8, #0x8
  4110ac:	str	x8, [sp, #96]
  4110b0:	b	410fa8 <safe_atollu@plt+0x9878>
  4110b4:	str	wzr, [sp, #72]
  4110b8:	add	x0, sp, #0x40
  4110bc:	bl	407dd8 <safe_atollu@plt+0x6a8>
  4110c0:	ldr	w8, [sp, #72]
  4110c4:	cmp	w8, #0x0
  4110c8:	cset	w8, eq  // eq = none
  4110cc:	eor	w8, w8, #0x1
  4110d0:	tbnz	w8, #0, 4110dc <safe_atollu@plt+0x99ac>
  4110d4:	b	4110d8 <safe_atollu@plt+0x99a8>
  4110d8:	str	wzr, [sp, #72]
  4110dc:	sub	x0, x29, #0x58
  4110e0:	bl	407e0c <safe_atollu@plt+0x6dc>
  4110e4:	ldr	w8, [sp, #72]
  4110e8:	cbz	w8, 4110f4 <safe_atollu@plt+0x99c4>
  4110ec:	b	4110f0 <safe_atollu@plt+0x99c0>
  4110f0:	b	411124 <safe_atollu@plt+0x99f4>
  4110f4:	ldurb	w8, [x29, #-26]
  4110f8:	tbnz	w8, #0, 411100 <safe_atollu@plt+0x99d0>
  4110fc:	b	41111c <safe_atollu@plt+0x99ec>
  411100:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  411104:	add	x8, x8, #0x318
  411108:	ldrb	w9, [x8]
  41110c:	tbnz	w9, #0, 41111c <safe_atollu@plt+0x99ec>
  411110:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  411114:	add	x0, x0, #0x604
  411118:	bl	406650 <printf@plt>
  41111c:	ldur	w8, [x29, #-40]
  411120:	stur	w8, [x29, #-4]
  411124:	ldur	w0, [x29, #-4]
  411128:	ldp	x29, x30, [sp, #192]
  41112c:	add	sp, sp, #0xd0
  411130:	ret
  411134:	sub	sp, sp, #0x1d0
  411138:	stp	x29, x30, [sp, #432]
  41113c:	str	x28, [sp, #448]
  411140:	add	x29, sp, #0x1b0
  411144:	mov	x8, #0x68                  	// #104
  411148:	mov	x9, xzr
  41114c:	mov	w10, #0x1                   	// #1
  411150:	adrp	x11, 450000 <string_hash_ops@@SD_SHARED+0x20>
  411154:	add	x11, x11, #0x2e8
  411158:	mov	w12, wzr
  41115c:	adrp	x13, 435000 <safe_atollu@plt+0x2d8d0>
  411160:	add	x13, x13, #0xe41
  411164:	add	x13, x13, #0x3
  411168:	adrp	x14, 439000 <safe_atollu@plt+0x318d0>
  41116c:	add	x14, x14, #0x592
  411170:	sub	x15, x29, #0x80
  411174:	stur	w0, [x29, #-8]
  411178:	stur	x1, [x29, #-16]
  41117c:	stur	x2, [x29, #-24]
  411180:	mov	x0, x15
  411184:	mov	w1, w12
  411188:	mov	x2, x8
  41118c:	str	x9, [sp, #192]
  411190:	str	w10, [sp, #188]
  411194:	str	x11, [sp, #176]
  411198:	str	x13, [sp, #168]
  41119c:	str	x14, [sp, #160]
  4111a0:	bl	406b90 <memset@plt>
  4111a4:	ldr	x8, [sp, #192]
  4111a8:	stur	x8, [x29, #-136]
  4111ac:	ldr	w10, [sp, #188]
  4111b0:	sturb	w10, [x29, #-153]
  4111b4:	ldr	x9, [sp, #176]
  4111b8:	ldr	x0, [x9]
  4111bc:	bl	40c9fc <safe_atollu@plt+0x52cc>
  4111c0:	tbnz	w0, #0, 4111c8 <safe_atollu@plt+0x9a98>
  4111c4:	b	4111d8 <safe_atollu@plt+0x9aa8>
  4111c8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4111cc:	add	x8, x8, #0x331
  4111d0:	mov	w9, #0x1                   	// #1
  4111d4:	strb	w9, [x8]
  4111d8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4111dc:	add	x8, x8, #0x358
  4111e0:	ldr	w9, [x8]
  4111e4:	cbz	w9, 411278 <safe_atollu@plt+0x9b48>
  4111e8:	mov	w8, #0x3                   	// #3
  4111ec:	stur	w8, [x29, #-164]
  4111f0:	mov	w8, #0x16                  	// #22
  4111f4:	movk	w8, #0x4000, lsl #16
  4111f8:	stur	w8, [x29, #-168]
  4111fc:	stur	wzr, [x29, #-172]
  411200:	ldur	w0, [x29, #-172]
  411204:	bl	4064d0 <log_get_max_level_realm@plt>
  411208:	ldur	w8, [x29, #-164]
  41120c:	and	w8, w8, #0x7
  411210:	cmp	w0, w8
  411214:	b.lt	411248 <safe_atollu@plt+0x9b18>  // b.tstop
  411218:	ldur	w8, [x29, #-172]
  41121c:	ldur	w9, [x29, #-164]
  411220:	orr	w0, w9, w8, lsl #10
  411224:	ldur	w1, [x29, #-168]
  411228:	ldr	x2, [sp, #168]
  41122c:	mov	w3, #0x1736                	// #5942
  411230:	ldr	x4, [sp, #160]
  411234:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  411238:	add	x5, x5, #0x8d5
  41123c:	bl	4064e0 <log_internal_realm@plt>
  411240:	str	w0, [sp, #156]
  411244:	b	41125c <safe_atollu@plt+0x9b2c>
  411248:	ldur	w0, [x29, #-168]
  41124c:	bl	4064f0 <abs@plt>
  411250:	mov	w8, wzr
  411254:	subs	w8, w8, w0, uxtb
  411258:	str	w8, [sp, #156]
  41125c:	ldr	w8, [sp, #156]
  411260:	stur	w8, [x29, #-176]
  411264:	ldur	w8, [x29, #-176]
  411268:	stur	w8, [x29, #-4]
  41126c:	mov	w8, #0x1                   	// #1
  411270:	stur	w8, [x29, #-180]
  411274:	b	411724 <safe_atollu@plt+0x9ff4>
  411278:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41127c:	add	x8, x8, #0x33c
  411280:	ldr	w1, [x8]
  411284:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  411288:	add	x8, x8, #0x2d8
  41128c:	ldr	x3, [x8]
  411290:	sub	x0, x29, #0x80
  411294:	mov	w9, wzr
  411298:	mov	w2, w9
  41129c:	bl	406ba0 <lookup_paths_init@plt>
  4112a0:	stur	w0, [x29, #-160]
  4112a4:	ldur	w9, [x29, #-160]
  4112a8:	cmp	w9, #0x0
  4112ac:	cset	w9, ge  // ge = tcont
  4112b0:	tbnz	w9, #0, 411340 <safe_atollu@plt+0x9c10>
  4112b4:	mov	w8, #0x3                   	// #3
  4112b8:	stur	w8, [x29, #-184]
  4112bc:	ldur	w8, [x29, #-160]
  4112c0:	stur	w8, [x29, #-188]
  4112c4:	stur	wzr, [x29, #-192]
  4112c8:	ldur	w0, [x29, #-192]
  4112cc:	bl	4064d0 <log_get_max_level_realm@plt>
  4112d0:	ldur	w8, [x29, #-184]
  4112d4:	and	w8, w8, #0x7
  4112d8:	cmp	w0, w8
  4112dc:	b.lt	411310 <safe_atollu@plt+0x9be0>  // b.tstop
  4112e0:	ldur	w8, [x29, #-192]
  4112e4:	ldur	w9, [x29, #-184]
  4112e8:	orr	w0, w9, w8, lsl #10
  4112ec:	ldur	w1, [x29, #-188]
  4112f0:	ldr	x2, [sp, #168]
  4112f4:	mov	w3, #0x173a                	// #5946
  4112f8:	ldr	x4, [sp, #160]
  4112fc:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  411300:	add	x5, x5, #0x8f0
  411304:	bl	4064e0 <log_internal_realm@plt>
  411308:	str	w0, [sp, #152]
  41130c:	b	411324 <safe_atollu@plt+0x9bf4>
  411310:	ldur	w0, [x29, #-188]
  411314:	bl	4064f0 <abs@plt>
  411318:	mov	w8, wzr
  41131c:	subs	w8, w8, w0, uxtb
  411320:	str	w8, [sp, #152]
  411324:	ldr	w8, [sp, #152]
  411328:	stur	w8, [x29, #-196]
  41132c:	ldur	w8, [x29, #-196]
  411330:	stur	w8, [x29, #-4]
  411334:	mov	w8, #0x1                   	// #1
  411338:	stur	w8, [x29, #-180]
  41133c:	b	411724 <safe_atollu@plt+0x9ff4>
  411340:	mov	w0, #0x1                   	// #1
  411344:	sub	x1, x29, #0x98
  411348:	bl	40c730 <safe_atollu@plt+0x5000>
  41134c:	stur	w0, [x29, #-160]
  411350:	ldur	w8, [x29, #-160]
  411354:	cmp	w8, #0x0
  411358:	cset	w8, ge  // ge = tcont
  41135c:	tbnz	w8, #0, 411374 <safe_atollu@plt+0x9c44>
  411360:	ldur	w8, [x29, #-160]
  411364:	stur	w8, [x29, #-4]
  411368:	mov	w8, #0x1                   	// #1
  41136c:	stur	w8, [x29, #-180]
  411370:	b	411724 <safe_atollu@plt+0x9ff4>
  411374:	ldur	x0, [x29, #-152]
  411378:	ldur	x8, [x29, #-16]
  41137c:	str	x0, [sp, #144]
  411380:	mov	x0, x8
  411384:	mov	x1, #0x1                   	// #1
  411388:	bl	4069a0 <strv_skip@plt>
  41138c:	ldr	x8, [sp, #144]
  411390:	str	x0, [sp, #136]
  411394:	mov	x0, x8
  411398:	ldr	x1, [sp, #136]
  41139c:	mov	x9, xzr
  4113a0:	mov	x2, x9
  4113a4:	sub	x3, x29, #0x88
  4113a8:	mov	x4, x9
  4113ac:	bl	41b800 <safe_atollu@plt+0x140d0>
  4113b0:	stur	w0, [x29, #-160]
  4113b4:	ldur	w10, [x29, #-160]
  4113b8:	cmp	w10, #0x0
  4113bc:	cset	w10, ge  // ge = tcont
  4113c0:	tbnz	w10, #0, 411450 <safe_atollu@plt+0x9d20>
  4113c4:	mov	w8, #0x3                   	// #3
  4113c8:	stur	w8, [x29, #-200]
  4113cc:	ldur	w8, [x29, #-160]
  4113d0:	stur	w8, [x29, #-204]
  4113d4:	stur	wzr, [x29, #-208]
  4113d8:	ldur	w0, [x29, #-208]
  4113dc:	bl	4064d0 <log_get_max_level_realm@plt>
  4113e0:	ldur	w8, [x29, #-200]
  4113e4:	and	w8, w8, #0x7
  4113e8:	cmp	w0, w8
  4113ec:	b.lt	411420 <safe_atollu@plt+0x9cf0>  // b.tstop
  4113f0:	ldur	w8, [x29, #-208]
  4113f4:	ldur	w9, [x29, #-200]
  4113f8:	orr	w0, w9, w8, lsl #10
  4113fc:	ldur	w1, [x29, #-204]
  411400:	ldr	x2, [sp, #168]
  411404:	mov	w3, #0x1742                	// #5954
  411408:	ldr	x4, [sp, #160]
  41140c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  411410:	add	x5, x5, #0xac8
  411414:	bl	4064e0 <log_internal_realm@plt>
  411418:	str	w0, [sp, #132]
  41141c:	b	411434 <safe_atollu@plt+0x9d04>
  411420:	ldur	w0, [x29, #-204]
  411424:	bl	4064f0 <abs@plt>
  411428:	mov	w8, wzr
  41142c:	subs	w8, w8, w0, uxtb
  411430:	str	w8, [sp, #132]
  411434:	ldr	w8, [sp, #132]
  411438:	stur	w8, [x29, #-212]
  41143c:	ldur	w8, [x29, #-212]
  411440:	stur	w8, [x29, #-4]
  411444:	mov	w8, #0x1                   	// #1
  411448:	stur	w8, [x29, #-180]
  41144c:	b	411724 <safe_atollu@plt+0x9ff4>
  411450:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  411454:	add	x8, x8, #0x344
  411458:	ldr	w0, [x8]
  41145c:	bl	406830 <pager_open@plt>
  411460:	ldur	x8, [x29, #-136]
  411464:	stur	x8, [x29, #-144]
  411468:	ldur	x8, [x29, #-144]
  41146c:	mov	w9, #0x0                   	// #0
  411470:	str	w9, [sp, #128]
  411474:	cbz	x8, 41148c <safe_atollu@plt+0x9d5c>
  411478:	ldur	x8, [x29, #-144]
  41147c:	ldr	x8, [x8]
  411480:	cmp	x8, #0x0
  411484:	cset	w9, ne  // ne = any
  411488:	str	w9, [sp, #128]
  41148c:	ldr	w8, [sp, #128]
  411490:	tbnz	w8, #0, 411498 <safe_atollu@plt+0x9d68>
  411494:	b	411718 <safe_atollu@plt+0x9fe8>
  411498:	add	x4, sp, #0xd0
  41149c:	mov	x8, xzr
  4114a0:	str	x8, [sp, #208]
  4114a4:	add	x5, sp, #0xc8
  4114a8:	str	x8, [sp, #200]
  4114ac:	ldur	x0, [x29, #-152]
  4114b0:	ldur	x8, [x29, #-144]
  4114b4:	ldr	x1, [x8]
  4114b8:	sub	x2, x29, #0x80
  4114bc:	mov	w9, wzr
  4114c0:	and	w3, w9, #0x1
  4114c4:	bl	42a9c4 <safe_atollu@plt+0x23294>
  4114c8:	stur	w0, [x29, #-160]
  4114cc:	ldur	w9, [x29, #-160]
  4114d0:	mov	w10, #0xffffff7c            	// #-132
  4114d4:	cmp	w9, w10
  4114d8:	b.ne	411520 <safe_atollu@plt+0x9df0>  // b.any
  4114dc:	bl	42b22c <safe_atollu@plt+0x23afc>
  4114e0:	ldur	x8, [x29, #-144]
  4114e4:	ldr	x2, [x8]
  4114e8:	str	x0, [sp, #120]
  4114ec:	str	x2, [sp, #112]
  4114f0:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  4114f4:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  4114f8:	add	x8, x8, #0x913
  4114fc:	str	x0, [sp, #104]
  411500:	mov	x0, x8
  411504:	ldr	x1, [sp, #120]
  411508:	ldr	x2, [sp, #112]
  41150c:	ldr	x3, [sp, #104]
  411510:	bl	406650 <printf@plt>
  411514:	mov	w9, #0x4                   	// #4
  411518:	stur	w9, [x29, #-180]
  41151c:	b	4116d8 <safe_atollu@plt+0x9fa8>
  411520:	ldur	w8, [x29, #-160]
  411524:	mov	w9, #0xffffff7f            	// #-129
  411528:	cmp	w8, w9
  41152c:	b.ne	411574 <safe_atollu@plt+0x9e44>  // b.any
  411530:	bl	42b22c <safe_atollu@plt+0x23afc>
  411534:	ldur	x8, [x29, #-144]
  411538:	ldr	x2, [x8]
  41153c:	str	x0, [sp, #96]
  411540:	str	x2, [sp, #88]
  411544:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  411548:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  41154c:	add	x8, x8, #0x92d
  411550:	str	x0, [sp, #80]
  411554:	mov	x0, x8
  411558:	ldr	x1, [sp, #96]
  41155c:	ldr	x2, [sp, #88]
  411560:	ldr	x3, [sp, #80]
  411564:	bl	406650 <printf@plt>
  411568:	mov	w9, #0x4                   	// #4
  41156c:	stur	w9, [x29, #-180]
  411570:	b	4116d8 <safe_atollu@plt+0x9fa8>
  411574:	ldur	w8, [x29, #-160]
  411578:	cmp	w8, #0x0
  41157c:	cset	w8, ge  // ge = tcont
  411580:	tbnz	w8, #0, 411598 <safe_atollu@plt+0x9e68>
  411584:	ldur	w8, [x29, #-160]
  411588:	stur	w8, [x29, #-4]
  41158c:	mov	w8, #0x1                   	// #1
  411590:	stur	w8, [x29, #-180]
  411594:	b	4116d8 <safe_atollu@plt+0x9fa8>
  411598:	ldur	w8, [x29, #-160]
  41159c:	cbnz	w8, 4115b4 <safe_atollu@plt+0x9e84>
  4115a0:	mov	w8, #0xfffffffe            	// #-2
  4115a4:	stur	w8, [x29, #-4]
  4115a8:	mov	w8, #0x1                   	// #1
  4115ac:	stur	w8, [x29, #-180]
  4115b0:	b	4116d8 <safe_atollu@plt+0x9fa8>
  4115b4:	ldurb	w8, [x29, #-153]
  4115b8:	tbnz	w8, #0, 4115c0 <safe_atollu@plt+0x9e90>
  4115bc:	b	4115cc <safe_atollu@plt+0x9e9c>
  4115c0:	mov	w8, #0x0                   	// #0
  4115c4:	sturb	w8, [x29, #-153]
  4115c8:	b	4115d8 <safe_atollu@plt+0x9ea8>
  4115cc:	adrp	x0, 435000 <safe_atollu@plt+0x2d8d0>
  4115d0:	add	x0, x0, #0xe40
  4115d4:	bl	406640 <puts@plt>
  4115d8:	ldur	x0, [x29, #-152]
  4115dc:	ldur	x8, [x29, #-144]
  4115e0:	ldr	x1, [x8]
  4115e4:	bl	421274 <safe_atollu@plt+0x19b44>
  4115e8:	cmp	w0, #0x0
  4115ec:	cset	w9, le
  4115f0:	tbnz	w9, #0, 411698 <safe_atollu@plt+0x9f68>
  4115f4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4115f8:	add	x8, x8, #0x3d8
  4115fc:	ldr	x0, [x8]
  411600:	str	x0, [sp, #72]
  411604:	bl	41ac6c <safe_atollu@plt+0x1353c>
  411608:	ldur	x8, [x29, #-144]
  41160c:	ldr	x3, [x8]
  411610:	str	x0, [sp, #64]
  411614:	str	x3, [sp, #56]
  411618:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41161c:	str	x0, [sp, #48]
  411620:	bl	41ac6c <safe_atollu@plt+0x1353c>
  411624:	str	x0, [sp, #40]
  411628:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41162c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  411630:	add	x8, x8, #0x33c
  411634:	ldr	w9, [x8]
  411638:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  41163c:	add	x8, x8, #0x6c
  411640:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  411644:	add	x10, x10, #0xe40
  411648:	cmp	w9, #0x0
  41164c:	csel	x7, x10, x8, eq  // eq = none
  411650:	str	x0, [sp, #32]
  411654:	str	x7, [sp, #24]
  411658:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41165c:	ldr	x8, [sp, #72]
  411660:	str	x0, [sp, #16]
  411664:	mov	x0, x8
  411668:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  41166c:	add	x1, x1, #0x951
  411670:	ldr	x2, [sp, #64]
  411674:	ldr	x3, [sp, #56]
  411678:	ldr	x4, [sp, #48]
  41167c:	ldr	x5, [sp, #40]
  411680:	ldr	x6, [sp, #32]
  411684:	ldr	x7, [sp, #24]
  411688:	mov	x10, sp
  41168c:	ldr	x11, [sp, #16]
  411690:	str	x11, [x10]
  411694:	bl	406bb0 <fprintf@plt>
  411698:	ldr	x0, [sp, #208]
  41169c:	ldr	x1, [sp, #200]
  4116a0:	mov	w8, wzr
  4116a4:	mov	w2, w8
  4116a8:	bl	406bc0 <cat_files@plt>
  4116ac:	stur	w0, [x29, #-160]
  4116b0:	ldur	w8, [x29, #-160]
  4116b4:	cmp	w8, #0x0
  4116b8:	cset	w8, ge  // ge = tcont
  4116bc:	tbnz	w8, #0, 4116d4 <safe_atollu@plt+0x9fa4>
  4116c0:	ldur	w8, [x29, #-160]
  4116c4:	stur	w8, [x29, #-4]
  4116c8:	mov	w8, #0x1                   	// #1
  4116cc:	stur	w8, [x29, #-180]
  4116d0:	b	4116d8 <safe_atollu@plt+0x9fa8>
  4116d4:	stur	wzr, [x29, #-180]
  4116d8:	add	x0, sp, #0xc8
  4116dc:	bl	407dd8 <safe_atollu@plt+0x6a8>
  4116e0:	add	x0, sp, #0xd0
  4116e4:	bl	407e0c <safe_atollu@plt+0x6dc>
  4116e8:	ldur	w8, [x29, #-180]
  4116ec:	str	w8, [sp, #12]
  4116f0:	cbz	w8, 411708 <safe_atollu@plt+0x9fd8>
  4116f4:	b	4116f8 <safe_atollu@plt+0x9fc8>
  4116f8:	ldr	w8, [sp, #12]
  4116fc:	cmp	w8, #0x4
  411700:	b.eq	411708 <safe_atollu@plt+0x9fd8>  // b.none
  411704:	b	411724 <safe_atollu@plt+0x9ff4>
  411708:	ldur	x8, [x29, #-144]
  41170c:	add	x8, x8, #0x8
  411710:	stur	x8, [x29, #-144]
  411714:	b	411468 <safe_atollu@plt+0x9d38>
  411718:	stur	wzr, [x29, #-4]
  41171c:	mov	w8, #0x1                   	// #1
  411720:	stur	w8, [x29, #-180]
  411724:	sub	x0, x29, #0x88
  411728:	bl	407dd8 <safe_atollu@plt+0x6a8>
  41172c:	sub	x0, x29, #0x80
  411730:	bl	406bd0 <lookup_paths_free@plt>
  411734:	ldur	w0, [x29, #-4]
  411738:	ldr	x28, [sp, #448]
  41173c:	ldp	x29, x30, [sp, #432]
  411740:	add	sp, sp, #0x1d0
  411744:	ret
  411748:	sub	sp, sp, #0xc0
  41174c:	stp	x29, x30, [sp, #176]
  411750:	add	x29, sp, #0xb0
  411754:	mov	x8, xzr
  411758:	mov	w9, #0x1                   	// #1
  41175c:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  411760:	add	x10, x10, #0xbac
  411764:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  411768:	add	x11, x11, #0xe41
  41176c:	add	x11, x11, #0x3
  411770:	sub	x12, x29, #0x48
  411774:	stur	w0, [x29, #-8]
  411778:	stur	x1, [x29, #-16]
  41177c:	stur	x2, [x29, #-24]
  411780:	stur	xzr, [x29, #-48]
  411784:	stur	xzr, [x29, #-40]
  411788:	stur	xzr, [x29, #-32]
  41178c:	stur	x8, [x29, #-56]
  411790:	mov	w0, w9
  411794:	mov	x1, x12
  411798:	str	x10, [sp, #48]
  41179c:	str	x11, [sp, #40]
  4117a0:	bl	40c730 <safe_atollu@plt+0x5000>
  4117a4:	stur	w0, [x29, #-76]
  4117a8:	ldur	w9, [x29, #-76]
  4117ac:	cmp	w9, #0x0
  4117b0:	cset	w9, ge  // ge = tcont
  4117b4:	tbnz	w9, #0, 4117cc <safe_atollu@plt+0xa09c>
  4117b8:	ldur	w8, [x29, #-76]
  4117bc:	stur	w8, [x29, #-4]
  4117c0:	mov	w8, #0x1                   	// #1
  4117c4:	stur	w8, [x29, #-80]
  4117c8:	b	411af0 <safe_atollu@plt+0xa3c0>
  4117cc:	bl	41f948 <safe_atollu@plt+0x18218>
  4117d0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4117d4:	add	x8, x8, #0x314
  4117d8:	ldr	w9, [x8]
  4117dc:	str	w9, [sp, #36]
  4117e0:	cbz	w9, 411824 <safe_atollu@plt+0xa0f4>
  4117e4:	b	4117e8 <safe_atollu@plt+0xa0b8>
  4117e8:	ldr	w8, [sp, #36]
  4117ec:	cmp	w8, #0x11
  4117f0:	b.eq	411808 <safe_atollu@plt+0xa0d8>  // b.none
  4117f4:	b	4117f8 <safe_atollu@plt+0xa0c8>
  4117f8:	ldr	w8, [sp, #36]
  4117fc:	cmp	w8, #0x12
  411800:	b.eq	411818 <safe_atollu@plt+0xa0e8>  // b.none
  411804:	b	411854 <safe_atollu@plt+0xa124>
  411808:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  41180c:	add	x8, x8, #0xba5
  411810:	stur	x8, [x29, #-64]
  411814:	b	411878 <safe_atollu@plt+0xa148>
  411818:	ldr	x8, [sp, #48]
  41181c:	stur	x8, [x29, #-64]
  411820:	b	411878 <safe_atollu@plt+0xa148>
  411824:	ldur	x8, [x29, #-16]
  411828:	ldr	x0, [x8]
  41182c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  411830:	add	x1, x1, #0x5ab
  411834:	bl	4066f0 <strcmp@plt>
  411838:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  41183c:	add	x8, x8, #0xba5
  411840:	cmp	w0, #0x0
  411844:	ldr	x9, [sp, #48]
  411848:	csel	x8, x9, x8, eq  // eq = none
  41184c:	stur	x8, [x29, #-64]
  411850:	b	411878 <safe_atollu@plt+0xa148>
  411854:	mov	w8, wzr
  411858:	mov	w0, w8
  41185c:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  411860:	add	x1, x1, #0xbb6
  411864:	ldr	x2, [sp, #40]
  411868:	mov	w3, #0x17cd                	// #6093
  41186c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411870:	add	x4, x4, #0xbc8
  411874:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  411878:	ldur	x0, [x29, #-72]
  41187c:	ldur	x5, [x29, #-64]
  411880:	sub	x1, x29, #0x38
  411884:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  411888:	add	x2, x2, #0x888
  41188c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  411890:	add	x3, x3, #0x8a1
  411894:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  411898:	add	x4, x4, #0x8bb
  41189c:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  4118a0:	stur	w0, [x29, #-76]
  4118a4:	ldur	w8, [x29, #-76]
  4118a8:	cmp	w8, #0x0
  4118ac:	cset	w8, ge  // ge = tcont
  4118b0:	tbnz	w8, #0, 411944 <safe_atollu@plt+0xa214>
  4118b4:	mov	w8, #0x3                   	// #3
  4118b8:	stur	w8, [x29, #-84]
  4118bc:	ldur	w8, [x29, #-76]
  4118c0:	str	w8, [sp, #88]
  4118c4:	str	wzr, [sp, #84]
  4118c8:	ldr	w0, [sp, #84]
  4118cc:	bl	4064d0 <log_get_max_level_realm@plt>
  4118d0:	ldur	w8, [x29, #-84]
  4118d4:	and	w8, w8, #0x7
  4118d8:	cmp	w0, w8
  4118dc:	b.lt	411914 <safe_atollu@plt+0xa1e4>  // b.tstop
  4118e0:	ldr	w8, [sp, #84]
  4118e4:	ldur	w9, [x29, #-84]
  4118e8:	orr	w0, w9, w8, lsl #10
  4118ec:	ldr	w1, [sp, #88]
  4118f0:	ldr	x2, [sp, #40]
  4118f4:	mov	w3, #0x17d8                	// #6104
  4118f8:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4118fc:	add	x4, x4, #0xbf0
  411900:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  411904:	add	x5, x5, #0x8fe
  411908:	bl	4064e0 <log_internal_realm@plt>
  41190c:	str	w0, [sp, #32]
  411910:	b	411928 <safe_atollu@plt+0xa1f8>
  411914:	ldr	w0, [sp, #88]
  411918:	bl	4064f0 <abs@plt>
  41191c:	mov	w8, wzr
  411920:	subs	w8, w8, w0, uxtb
  411924:	str	w8, [sp, #32]
  411928:	ldr	w8, [sp, #32]
  41192c:	str	w8, [sp, #80]
  411930:	ldr	w8, [sp, #80]
  411934:	stur	w8, [x29, #-4]
  411938:	mov	w8, #0x1                   	// #1
  41193c:	stur	w8, [x29, #-80]
  411940:	b	411af0 <safe_atollu@plt+0xa3c0>
  411944:	ldur	x0, [x29, #-72]
  411948:	ldur	x1, [x29, #-56]
  41194c:	mov	x2, #0x9500                	// #38144
  411950:	movk	x2, #0xaba, lsl #16
  411954:	sub	x3, x29, #0x30
  411958:	mov	x8, xzr
  41195c:	mov	x4, x8
  411960:	bl	406a00 <sd_bus_call@plt>
  411964:	stur	w0, [x29, #-76]
  411968:	mov	w9, #0x0                   	// #0
  41196c:	strb	w9, [sp, #79]
  411970:	ldur	w9, [x29, #-76]
  411974:	mov	w10, #0xffffff92            	// #-110
  411978:	cmp	w9, w10
  41197c:	str	w9, [sp, #28]
  411980:	b.eq	4119a4 <safe_atollu@plt+0xa274>  // b.none
  411984:	b	411988 <safe_atollu@plt+0xa258>
  411988:	mov	w8, #0xffffff98            	// #-104
  41198c:	ldr	w9, [sp, #28]
  411990:	cmp	w9, w8
  411994:	cset	w8, eq  // eq = none
  411998:	eor	w8, w8, #0x1
  41199c:	tbnz	w8, #0, 4119b0 <safe_atollu@plt+0xa280>
  4119a0:	b	4119a4 <safe_atollu@plt+0xa274>
  4119a4:	mov	w8, #0x1                   	// #1
  4119a8:	strb	w8, [sp, #79]
  4119ac:	b	4119b0 <safe_atollu@plt+0xa280>
  4119b0:	ldrb	w8, [sp, #79]
  4119b4:	and	w8, w8, #0x1
  4119b8:	strb	w8, [sp, #78]
  4119bc:	ldrb	w8, [sp, #78]
  4119c0:	tbnz	w8, #0, 4119c8 <safe_atollu@plt+0xa298>
  4119c4:	b	4119dc <safe_atollu@plt+0xa2ac>
  4119c8:	ldur	x0, [x29, #-64]
  4119cc:	ldr	x1, [sp, #48]
  4119d0:	bl	4066f0 <strcmp@plt>
  4119d4:	cbnz	w0, 4119dc <safe_atollu@plt+0xa2ac>
  4119d8:	stur	wzr, [x29, #-76]
  4119dc:	ldur	w8, [x29, #-76]
  4119e0:	cmp	w8, #0x0
  4119e4:	cset	w8, ge  // ge = tcont
  4119e8:	tbnz	w8, #0, 411abc <safe_atollu@plt+0xa38c>
  4119ec:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4119f0:	add	x8, x8, #0x314
  4119f4:	ldr	w9, [x8]
  4119f8:	cbnz	w9, 411abc <safe_atollu@plt+0xa38c>
  4119fc:	mov	w8, #0x3                   	// #3
  411a00:	str	w8, [sp, #72]
  411a04:	ldur	w8, [x29, #-76]
  411a08:	str	w8, [sp, #68]
  411a0c:	str	wzr, [sp, #64]
  411a10:	ldr	w0, [sp, #64]
  411a14:	bl	4064d0 <log_get_max_level_realm@plt>
  411a18:	ldr	w8, [sp, #72]
  411a1c:	and	w8, w8, #0x7
  411a20:	cmp	w0, w8
  411a24:	b.lt	411a8c <safe_atollu@plt+0xa35c>  // b.tstop
  411a28:	ldr	w8, [sp, #64]
  411a2c:	ldr	w9, [sp, #72]
  411a30:	orr	w0, w9, w8, lsl #10
  411a34:	ldr	w1, [sp, #68]
  411a38:	ldur	w8, [x29, #-76]
  411a3c:	sub	x10, x29, #0x30
  411a40:	str	w0, [sp, #24]
  411a44:	mov	x0, x10
  411a48:	str	w1, [sp, #20]
  411a4c:	mov	w1, w8
  411a50:	bl	406610 <bus_error_message@plt>
  411a54:	ldr	w8, [sp, #24]
  411a58:	str	x0, [sp, #8]
  411a5c:	mov	w0, w8
  411a60:	ldr	w1, [sp, #20]
  411a64:	ldr	x2, [sp, #40]
  411a68:	mov	w3, #0x17e5                	// #6117
  411a6c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411a70:	add	x4, x4, #0xbf0
  411a74:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  411a78:	add	x5, x5, #0xbfe
  411a7c:	ldr	x6, [sp, #8]
  411a80:	bl	4064e0 <log_internal_realm@plt>
  411a84:	str	w0, [sp, #4]
  411a88:	b	411aa0 <safe_atollu@plt+0xa370>
  411a8c:	ldr	w0, [sp, #68]
  411a90:	bl	4064f0 <abs@plt>
  411a94:	mov	w8, wzr
  411a98:	subs	w8, w8, w0, uxtb
  411a9c:	str	w8, [sp, #4]
  411aa0:	ldr	w8, [sp, #4]
  411aa4:	str	w8, [sp, #60]
  411aa8:	ldr	w8, [sp, #60]
  411aac:	stur	w8, [x29, #-4]
  411ab0:	mov	w8, #0x1                   	// #1
  411ab4:	stur	w8, [x29, #-80]
  411ab8:	b	411af0 <safe_atollu@plt+0xa3c0>
  411abc:	ldur	w8, [x29, #-76]
  411ac0:	cmp	w8, #0x0
  411ac4:	cset	w8, ge  // ge = tcont
  411ac8:	tbnz	w8, #0, 411ad8 <safe_atollu@plt+0xa3a8>
  411acc:	ldur	w8, [x29, #-76]
  411ad0:	str	w8, [sp]
  411ad4:	b	411ae0 <safe_atollu@plt+0xa3b0>
  411ad8:	mov	w8, wzr
  411adc:	str	w8, [sp]
  411ae0:	ldr	w8, [sp]
  411ae4:	stur	w8, [x29, #-4]
  411ae8:	mov	w8, #0x1                   	// #1
  411aec:	stur	w8, [x29, #-80]
  411af0:	sub	x0, x29, #0x38
  411af4:	bl	41a8c8 <safe_atollu@plt+0x13198>
  411af8:	sub	x0, x29, #0x30
  411afc:	bl	406620 <sd_bus_error_free@plt>
  411b00:	ldur	w0, [x29, #-4]
  411b04:	ldp	x29, x30, [sp, #176]
  411b08:	add	sp, sp, #0xc0
  411b0c:	ret
  411b10:	sub	sp, sp, #0xb0
  411b14:	stp	x29, x30, [sp, #160]
  411b18:	add	x29, sp, #0xa0
  411b1c:	mov	w8, #0x1                   	// #1
  411b20:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  411b24:	add	x9, x9, #0xe41
  411b28:	add	x9, x9, #0x3
  411b2c:	sub	x10, x29, #0x20
  411b30:	stur	w0, [x29, #-8]
  411b34:	stur	x1, [x29, #-16]
  411b38:	stur	x2, [x29, #-24]
  411b3c:	stur	xzr, [x29, #-56]
  411b40:	stur	xzr, [x29, #-48]
  411b44:	stur	xzr, [x29, #-40]
  411b48:	mov	w0, w8
  411b4c:	mov	x1, x10
  411b50:	str	x9, [sp, #48]
  411b54:	bl	40c730 <safe_atollu@plt+0x5000>
  411b58:	stur	w0, [x29, #-60]
  411b5c:	ldur	w8, [x29, #-60]
  411b60:	cmp	w8, #0x0
  411b64:	cset	w8, ge  // ge = tcont
  411b68:	tbnz	w8, #0, 411b80 <safe_atollu@plt+0xa450>
  411b6c:	ldur	w8, [x29, #-60]
  411b70:	stur	w8, [x29, #-4]
  411b74:	mov	w8, #0x1                   	// #1
  411b78:	stur	w8, [x29, #-64]
  411b7c:	b	411e34 <safe_atollu@plt+0xa704>
  411b80:	ldur	w8, [x29, #-8]
  411b84:	cmp	w8, #0x1
  411b88:	b.ne	411cc8 <safe_atollu@plt+0xa598>  // b.any
  411b8c:	sub	x6, x29, #0x48
  411b90:	mov	x8, xzr
  411b94:	stur	x8, [x29, #-72]
  411b98:	ldur	x0, [x29, #-32]
  411b9c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  411ba0:	add	x1, x1, #0x888
  411ba4:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  411ba8:	add	x2, x2, #0x8a1
  411bac:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  411bb0:	add	x3, x3, #0x8bb
  411bb4:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411bb8:	add	x4, x4, #0xc1a
  411bbc:	sub	x5, x29, #0x38
  411bc0:	bl	406be0 <sd_bus_get_property_string@plt>
  411bc4:	stur	w0, [x29, #-60]
  411bc8:	ldur	w9, [x29, #-60]
  411bcc:	cmp	w9, #0x0
  411bd0:	cset	w9, ge  // ge = tcont
  411bd4:	tbnz	w9, #0, 411c98 <safe_atollu@plt+0xa568>
  411bd8:	mov	w8, #0x3                   	// #3
  411bdc:	stur	w8, [x29, #-76]
  411be0:	ldur	w8, [x29, #-60]
  411be4:	str	w8, [sp, #80]
  411be8:	str	wzr, [sp, #76]
  411bec:	ldr	w0, [sp, #76]
  411bf0:	bl	4064d0 <log_get_max_level_realm@plt>
  411bf4:	ldur	w8, [x29, #-76]
  411bf8:	and	w8, w8, #0x7
  411bfc:	cmp	w0, w8
  411c00:	b.lt	411c68 <safe_atollu@plt+0xa538>  // b.tstop
  411c04:	ldr	w8, [sp, #76]
  411c08:	ldur	w9, [x29, #-76]
  411c0c:	orr	w0, w9, w8, lsl #10
  411c10:	ldr	w1, [sp, #80]
  411c14:	ldur	w8, [x29, #-60]
  411c18:	sub	x10, x29, #0x38
  411c1c:	str	w0, [sp, #44]
  411c20:	mov	x0, x10
  411c24:	str	w1, [sp, #40]
  411c28:	mov	w1, w8
  411c2c:	bl	406610 <bus_error_message@plt>
  411c30:	ldr	w8, [sp, #44]
  411c34:	str	x0, [sp, #32]
  411c38:	mov	w0, w8
  411c3c:	ldr	w1, [sp, #40]
  411c40:	ldr	x2, [sp, #48]
  411c44:	mov	w3, #0x18df                	// #6367
  411c48:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411c4c:	add	x4, x4, #0xc23
  411c50:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  411c54:	add	x5, x5, #0xc2d
  411c58:	ldr	x6, [sp, #32]
  411c5c:	bl	4064e0 <log_internal_realm@plt>
  411c60:	str	w0, [sp, #28]
  411c64:	b	411c7c <safe_atollu@plt+0xa54c>
  411c68:	ldr	w0, [sp, #80]
  411c6c:	bl	4064f0 <abs@plt>
  411c70:	mov	w8, wzr
  411c74:	subs	w8, w8, w0, uxtb
  411c78:	str	w8, [sp, #28]
  411c7c:	ldr	w8, [sp, #28]
  411c80:	str	w8, [sp, #72]
  411c84:	ldr	w8, [sp, #72]
  411c88:	stur	w8, [x29, #-4]
  411c8c:	mov	w8, #0x1                   	// #1
  411c90:	stur	w8, [x29, #-64]
  411c94:	b	411ca4 <safe_atollu@plt+0xa574>
  411c98:	ldur	x0, [x29, #-72]
  411c9c:	bl	406640 <puts@plt>
  411ca0:	stur	wzr, [x29, #-64]
  411ca4:	sub	x0, x29, #0x48
  411ca8:	bl	407e0c <safe_atollu@plt+0x6dc>
  411cac:	ldur	w8, [x29, #-64]
  411cb0:	cmp	w8, #0x0
  411cb4:	cset	w8, eq  // eq = none
  411cb8:	eor	w8, w8, #0x1
  411cbc:	tbnz	w8, #0, 411e34 <safe_atollu@plt+0xa704>
  411cc0:	b	411cc4 <safe_atollu@plt+0xa594>
  411cc4:	b	411e28 <safe_atollu@plt+0xa6f8>
  411cc8:	ldur	w8, [x29, #-8]
  411ccc:	cmp	w8, #0x2
  411cd0:	cset	w8, eq  // eq = none
  411cd4:	mov	w9, #0x1                   	// #1
  411cd8:	eor	w8, w8, #0x1
  411cdc:	eor	w8, w8, w9
  411ce0:	eor	w8, w8, w9
  411ce4:	and	w8, w8, #0x1
  411ce8:	mov	w0, w8
  411cec:	sxtw	x10, w0
  411cf0:	cbz	x10, 411d18 <safe_atollu@plt+0xa5e8>
  411cf4:	mov	w8, wzr
  411cf8:	mov	w0, w8
  411cfc:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  411d00:	add	x1, x1, #0xc49
  411d04:	ldr	x2, [sp, #48]
  411d08:	mov	w3, #0x18e4                	// #6372
  411d0c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411d10:	add	x4, x4, #0xc53
  411d14:	bl	406540 <log_assert_failed_realm@plt>
  411d18:	ldur	x0, [x29, #-32]
  411d1c:	ldur	x8, [x29, #-16]
  411d20:	ldr	x7, [x8, #8]
  411d24:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  411d28:	add	x1, x1, #0x888
  411d2c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  411d30:	add	x2, x2, #0x8a1
  411d34:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  411d38:	add	x3, x3, #0x8bb
  411d3c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411d40:	add	x4, x4, #0xc1a
  411d44:	sub	x5, x29, #0x38
  411d48:	adrp	x6, 439000 <safe_atollu@plt+0x318d0>
  411d4c:	add	x6, x6, #0xa48
  411d50:	bl	406bf0 <sd_bus_set_property@plt>
  411d54:	stur	w0, [x29, #-60]
  411d58:	ldur	w9, [x29, #-60]
  411d5c:	cmp	w9, #0x0
  411d60:	cset	w9, ge  // ge = tcont
  411d64:	tbnz	w9, #0, 411e28 <safe_atollu@plt+0xa6f8>
  411d68:	mov	w8, #0x3                   	// #3
  411d6c:	str	w8, [sp, #68]
  411d70:	ldur	w8, [x29, #-60]
  411d74:	str	w8, [sp, #64]
  411d78:	str	wzr, [sp, #60]
  411d7c:	ldr	w0, [sp, #60]
  411d80:	bl	4064d0 <log_get_max_level_realm@plt>
  411d84:	ldr	w8, [sp, #68]
  411d88:	and	w8, w8, #0x7
  411d8c:	cmp	w0, w8
  411d90:	b.lt	411df8 <safe_atollu@plt+0xa6c8>  // b.tstop
  411d94:	ldr	w8, [sp, #60]
  411d98:	ldr	w9, [sp, #68]
  411d9c:	orr	w0, w9, w8, lsl #10
  411da0:	ldr	w1, [sp, #64]
  411da4:	ldur	w8, [x29, #-60]
  411da8:	sub	x10, x29, #0x38
  411dac:	str	w0, [sp, #24]
  411db0:	mov	x0, x10
  411db4:	str	w1, [sp, #20]
  411db8:	mov	w1, w8
  411dbc:	bl	406610 <bus_error_message@plt>
  411dc0:	ldr	w8, [sp, #24]
  411dc4:	str	x0, [sp, #8]
  411dc8:	mov	w0, w8
  411dcc:	ldr	w1, [sp, #20]
  411dd0:	ldr	x2, [sp, #48]
  411dd4:	mov	w3, #0x18f0                	// #6384
  411dd8:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411ddc:	add	x4, x4, #0xc23
  411de0:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  411de4:	add	x5, x5, #0xc77
  411de8:	ldr	x6, [sp, #8]
  411dec:	bl	4064e0 <log_internal_realm@plt>
  411df0:	str	w0, [sp, #4]
  411df4:	b	411e0c <safe_atollu@plt+0xa6dc>
  411df8:	ldr	w0, [sp, #64]
  411dfc:	bl	4064f0 <abs@plt>
  411e00:	mov	w8, wzr
  411e04:	subs	w8, w8, w0, uxtb
  411e08:	str	w8, [sp, #4]
  411e0c:	ldr	w8, [sp, #4]
  411e10:	str	w8, [sp, #56]
  411e14:	ldr	w8, [sp, #56]
  411e18:	stur	w8, [x29, #-4]
  411e1c:	mov	w8, #0x1                   	// #1
  411e20:	stur	w8, [x29, #-64]
  411e24:	b	411e34 <safe_atollu@plt+0xa704>
  411e28:	stur	wzr, [x29, #-4]
  411e2c:	mov	w8, #0x1                   	// #1
  411e30:	stur	w8, [x29, #-64]
  411e34:	sub	x0, x29, #0x38
  411e38:	bl	406620 <sd_bus_error_free@plt>
  411e3c:	ldur	w0, [x29, #-4]
  411e40:	ldp	x29, x30, [sp, #160]
  411e44:	add	sp, sp, #0xb0
  411e48:	ret
  411e4c:	sub	sp, sp, #0xb0
  411e50:	stp	x29, x30, [sp, #160]
  411e54:	add	x29, sp, #0xa0
  411e58:	mov	w8, #0x1                   	// #1
  411e5c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  411e60:	add	x9, x9, #0xe41
  411e64:	add	x9, x9, #0x3
  411e68:	sub	x10, x29, #0x20
  411e6c:	stur	w0, [x29, #-8]
  411e70:	stur	x1, [x29, #-16]
  411e74:	stur	x2, [x29, #-24]
  411e78:	stur	xzr, [x29, #-56]
  411e7c:	stur	xzr, [x29, #-48]
  411e80:	stur	xzr, [x29, #-40]
  411e84:	mov	w0, w8
  411e88:	mov	x1, x10
  411e8c:	str	x9, [sp, #48]
  411e90:	bl	40c730 <safe_atollu@plt+0x5000>
  411e94:	stur	w0, [x29, #-60]
  411e98:	ldur	w8, [x29, #-60]
  411e9c:	cmp	w8, #0x0
  411ea0:	cset	w8, ge  // ge = tcont
  411ea4:	tbnz	w8, #0, 411ebc <safe_atollu@plt+0xa78c>
  411ea8:	ldur	w8, [x29, #-60]
  411eac:	stur	w8, [x29, #-4]
  411eb0:	mov	w8, #0x1                   	// #1
  411eb4:	stur	w8, [x29, #-64]
  411eb8:	b	412170 <safe_atollu@plt+0xaa40>
  411ebc:	ldur	w8, [x29, #-8]
  411ec0:	cmp	w8, #0x1
  411ec4:	b.ne	412004 <safe_atollu@plt+0xa8d4>  // b.any
  411ec8:	sub	x6, x29, #0x48
  411ecc:	mov	x8, xzr
  411ed0:	stur	x8, [x29, #-72]
  411ed4:	ldur	x0, [x29, #-32]
  411ed8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  411edc:	add	x1, x1, #0x888
  411ee0:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  411ee4:	add	x2, x2, #0x8a1
  411ee8:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  411eec:	add	x3, x3, #0x8bb
  411ef0:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411ef4:	add	x4, x4, #0xc93
  411ef8:	sub	x5, x29, #0x38
  411efc:	bl	406be0 <sd_bus_get_property_string@plt>
  411f00:	stur	w0, [x29, #-60]
  411f04:	ldur	w9, [x29, #-60]
  411f08:	cmp	w9, #0x0
  411f0c:	cset	w9, ge  // ge = tcont
  411f10:	tbnz	w9, #0, 411fd4 <safe_atollu@plt+0xa8a4>
  411f14:	mov	w8, #0x3                   	// #3
  411f18:	stur	w8, [x29, #-76]
  411f1c:	ldur	w8, [x29, #-60]
  411f20:	str	w8, [sp, #80]
  411f24:	str	wzr, [sp, #76]
  411f28:	ldr	w0, [sp, #76]
  411f2c:	bl	4064d0 <log_get_max_level_realm@plt>
  411f30:	ldur	w8, [x29, #-76]
  411f34:	and	w8, w8, #0x7
  411f38:	cmp	w0, w8
  411f3c:	b.lt	411fa4 <safe_atollu@plt+0xa874>  // b.tstop
  411f40:	ldr	w8, [sp, #76]
  411f44:	ldur	w9, [x29, #-76]
  411f48:	orr	w0, w9, w8, lsl #10
  411f4c:	ldr	w1, [sp, #80]
  411f50:	ldur	w8, [x29, #-60]
  411f54:	sub	x10, x29, #0x38
  411f58:	str	w0, [sp, #44]
  411f5c:	mov	x0, x10
  411f60:	str	w1, [sp, #40]
  411f64:	mov	w1, w8
  411f68:	bl	406610 <bus_error_message@plt>
  411f6c:	ldr	w8, [sp, #44]
  411f70:	str	x0, [sp, #32]
  411f74:	mov	w0, w8
  411f78:	ldr	w1, [sp, #40]
  411f7c:	ldr	x2, [sp, #48]
  411f80:	mov	w3, #0x190b                	// #6411
  411f84:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  411f88:	add	x4, x4, #0xc9d
  411f8c:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  411f90:	add	x5, x5, #0xca8
  411f94:	ldr	x6, [sp, #32]
  411f98:	bl	4064e0 <log_internal_realm@plt>
  411f9c:	str	w0, [sp, #28]
  411fa0:	b	411fb8 <safe_atollu@plt+0xa888>
  411fa4:	ldr	w0, [sp, #80]
  411fa8:	bl	4064f0 <abs@plt>
  411fac:	mov	w8, wzr
  411fb0:	subs	w8, w8, w0, uxtb
  411fb4:	str	w8, [sp, #28]
  411fb8:	ldr	w8, [sp, #28]
  411fbc:	str	w8, [sp, #72]
  411fc0:	ldr	w8, [sp, #72]
  411fc4:	stur	w8, [x29, #-4]
  411fc8:	mov	w8, #0x1                   	// #1
  411fcc:	stur	w8, [x29, #-64]
  411fd0:	b	411fe0 <safe_atollu@plt+0xa8b0>
  411fd4:	ldur	x0, [x29, #-72]
  411fd8:	bl	406640 <puts@plt>
  411fdc:	stur	wzr, [x29, #-64]
  411fe0:	sub	x0, x29, #0x48
  411fe4:	bl	407e0c <safe_atollu@plt+0x6dc>
  411fe8:	ldur	w8, [x29, #-64]
  411fec:	cmp	w8, #0x0
  411ff0:	cset	w8, eq  // eq = none
  411ff4:	eor	w8, w8, #0x1
  411ff8:	tbnz	w8, #0, 412170 <safe_atollu@plt+0xaa40>
  411ffc:	b	412000 <safe_atollu@plt+0xa8d0>
  412000:	b	412164 <safe_atollu@plt+0xaa34>
  412004:	ldur	w8, [x29, #-8]
  412008:	cmp	w8, #0x2
  41200c:	cset	w8, eq  // eq = none
  412010:	mov	w9, #0x1                   	// #1
  412014:	eor	w8, w8, #0x1
  412018:	eor	w8, w8, w9
  41201c:	eor	w8, w8, w9
  412020:	and	w8, w8, #0x1
  412024:	mov	w0, w8
  412028:	sxtw	x10, w0
  41202c:	cbz	x10, 412054 <safe_atollu@plt+0xa924>
  412030:	mov	w8, wzr
  412034:	mov	w0, w8
  412038:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  41203c:	add	x1, x1, #0xc49
  412040:	ldr	x2, [sp, #48]
  412044:	mov	w3, #0x1910                	// #6416
  412048:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  41204c:	add	x4, x4, #0xcc5
  412050:	bl	406540 <log_assert_failed_realm@plt>
  412054:	ldur	x0, [x29, #-32]
  412058:	ldur	x8, [x29, #-16]
  41205c:	ldr	x7, [x8, #8]
  412060:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  412064:	add	x1, x1, #0x888
  412068:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41206c:	add	x2, x2, #0x8a1
  412070:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  412074:	add	x3, x3, #0x8bb
  412078:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  41207c:	add	x4, x4, #0xc93
  412080:	sub	x5, x29, #0x38
  412084:	adrp	x6, 439000 <safe_atollu@plt+0x318d0>
  412088:	add	x6, x6, #0xa48
  41208c:	bl	406bf0 <sd_bus_set_property@plt>
  412090:	stur	w0, [x29, #-60]
  412094:	ldur	w9, [x29, #-60]
  412098:	cmp	w9, #0x0
  41209c:	cset	w9, ge  // ge = tcont
  4120a0:	tbnz	w9, #0, 412164 <safe_atollu@plt+0xaa34>
  4120a4:	mov	w8, #0x3                   	// #3
  4120a8:	str	w8, [sp, #68]
  4120ac:	ldur	w8, [x29, #-60]
  4120b0:	str	w8, [sp, #64]
  4120b4:	str	wzr, [sp, #60]
  4120b8:	ldr	w0, [sp, #60]
  4120bc:	bl	4064d0 <log_get_max_level_realm@plt>
  4120c0:	ldr	w8, [sp, #68]
  4120c4:	and	w8, w8, #0x7
  4120c8:	cmp	w0, w8
  4120cc:	b.lt	412134 <safe_atollu@plt+0xaa04>  // b.tstop
  4120d0:	ldr	w8, [sp, #60]
  4120d4:	ldr	w9, [sp, #68]
  4120d8:	orr	w0, w9, w8, lsl #10
  4120dc:	ldr	w1, [sp, #64]
  4120e0:	ldur	w8, [x29, #-60]
  4120e4:	sub	x10, x29, #0x38
  4120e8:	str	w0, [sp, #24]
  4120ec:	mov	x0, x10
  4120f0:	str	w1, [sp, #20]
  4120f4:	mov	w1, w8
  4120f8:	bl	406610 <bus_error_message@plt>
  4120fc:	ldr	w8, [sp, #24]
  412100:	str	x0, [sp, #8]
  412104:	mov	w0, w8
  412108:	ldr	w1, [sp, #20]
  41210c:	ldr	x2, [sp, #48]
  412110:	mov	w3, #0x191c                	// #6428
  412114:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  412118:	add	x4, x4, #0xc9d
  41211c:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412120:	add	x5, x5, #0xcea
  412124:	ldr	x6, [sp, #8]
  412128:	bl	4064e0 <log_internal_realm@plt>
  41212c:	str	w0, [sp, #4]
  412130:	b	412148 <safe_atollu@plt+0xaa18>
  412134:	ldr	w0, [sp, #64]
  412138:	bl	4064f0 <abs@plt>
  41213c:	mov	w8, wzr
  412140:	subs	w8, w8, w0, uxtb
  412144:	str	w8, [sp, #4]
  412148:	ldr	w8, [sp, #4]
  41214c:	str	w8, [sp, #56]
  412150:	ldr	w8, [sp, #56]
  412154:	stur	w8, [x29, #-4]
  412158:	mov	w8, #0x1                   	// #1
  41215c:	stur	w8, [x29, #-64]
  412160:	b	412170 <safe_atollu@plt+0xaa40>
  412164:	stur	wzr, [x29, #-4]
  412168:	mov	w8, #0x1                   	// #1
  41216c:	stur	w8, [x29, #-64]
  412170:	sub	x0, x29, #0x38
  412174:	bl	406620 <sd_bus_error_free@plt>
  412178:	ldur	w0, [x29, #-4]
  41217c:	ldp	x29, x30, [sp, #160]
  412180:	add	sp, sp, #0xb0
  412184:	ret
  412188:	sub	sp, sp, #0xe0
  41218c:	stp	x29, x30, [sp, #208]
  412190:	add	x29, sp, #0xd0
  412194:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  412198:	add	x8, x8, #0xe41
  41219c:	add	x8, x8, #0x3
  4121a0:	adrp	x9, 43c000 <safe_atollu@plt+0x348d0>
  4121a4:	add	x9, x9, #0xd44
  4121a8:	stur	w0, [x29, #-8]
  4121ac:	stur	x1, [x29, #-16]
  4121b0:	stur	x2, [x29, #-24]
  4121b4:	stur	xzr, [x29, #-56]
  4121b8:	stur	xzr, [x29, #-48]
  4121bc:	stur	xzr, [x29, #-40]
  4121c0:	str	x8, [sp, #80]
  4121c4:	str	x9, [sp, #72]
  4121c8:	ldur	x8, [x29, #-16]
  4121cc:	cmp	x8, #0x0
  4121d0:	cset	w9, ne  // ne = any
  4121d4:	mov	w10, #0x1                   	// #1
  4121d8:	eor	w9, w9, #0x1
  4121dc:	eor	w9, w9, w10
  4121e0:	eor	w9, w9, w10
  4121e4:	and	w9, w9, #0x1
  4121e8:	mov	w0, w9
  4121ec:	sxtw	x8, w0
  4121f0:	cbz	x8, 412218 <safe_atollu@plt+0xaae8>
  4121f4:	mov	w8, wzr
  4121f8:	mov	w0, w8
  4121fc:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  412200:	add	x1, x1, #0xed3
  412204:	ldr	x2, [sp, #80]
  412208:	mov	w3, #0x1927                	// #6439
  41220c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  412210:	add	x4, x4, #0xd07
  412214:	bl	406540 <log_assert_failed_realm@plt>
  412218:	mov	w0, #0x1                   	// #1
  41221c:	sub	x1, x29, #0x20
  412220:	bl	40c730 <safe_atollu@plt+0x5000>
  412224:	stur	w0, [x29, #-64]
  412228:	ldur	w8, [x29, #-64]
  41222c:	cmp	w8, #0x0
  412230:	cset	w8, ge  // ge = tcont
  412234:	tbnz	w8, #0, 41224c <safe_atollu@plt+0xab1c>
  412238:	ldur	w8, [x29, #-64]
  41223c:	stur	w8, [x29, #-4]
  412240:	mov	w8, #0x1                   	// #1
  412244:	stur	w8, [x29, #-68]
  412248:	b	4125a8 <safe_atollu@plt+0xae78>
  41224c:	ldur	w8, [x29, #-8]
  412250:	cmp	w8, #0x1
  412254:	b.ne	412398 <safe_atollu@plt+0xac68>  // b.any
  412258:	ldur	x0, [x29, #-32]
  41225c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  412260:	add	x1, x1, #0x888
  412264:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  412268:	add	x2, x2, #0x8a1
  41226c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  412270:	add	x3, x3, #0x8bb
  412274:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  412278:	add	x4, x4, #0xd33
  41227c:	sub	x5, x29, #0x38
  412280:	mov	w6, #0x62                  	// #98
  412284:	sub	x7, x29, #0x3c
  412288:	bl	406c00 <sd_bus_get_property_trivial@plt>
  41228c:	stur	w0, [x29, #-64]
  412290:	ldur	w8, [x29, #-64]
  412294:	cmp	w8, #0x0
  412298:	cset	w8, ge  // ge = tcont
  41229c:	tbnz	w8, #0, 41235c <safe_atollu@plt+0xac2c>
  4122a0:	mov	w8, #0x3                   	// #3
  4122a4:	stur	w8, [x29, #-72]
  4122a8:	ldur	w8, [x29, #-64]
  4122ac:	stur	w8, [x29, #-76]
  4122b0:	stur	wzr, [x29, #-80]
  4122b4:	ldur	w0, [x29, #-80]
  4122b8:	bl	4064d0 <log_get_max_level_realm@plt>
  4122bc:	ldur	w8, [x29, #-72]
  4122c0:	and	w8, w8, #0x7
  4122c4:	cmp	w0, w8
  4122c8:	b.lt	41232c <safe_atollu@plt+0xabfc>  // b.tstop
  4122cc:	ldur	w8, [x29, #-80]
  4122d0:	ldur	w9, [x29, #-72]
  4122d4:	orr	w0, w9, w8, lsl #10
  4122d8:	ldur	w1, [x29, #-76]
  4122dc:	ldur	w8, [x29, #-64]
  4122e0:	sub	x10, x29, #0x38
  4122e4:	str	w0, [sp, #68]
  4122e8:	mov	x0, x10
  4122ec:	str	w1, [sp, #64]
  4122f0:	mov	w1, w8
  4122f4:	bl	406610 <bus_error_message@plt>
  4122f8:	ldr	w8, [sp, #68]
  4122fc:	str	x0, [sp, #56]
  412300:	mov	w0, w8
  412304:	ldr	w1, [sp, #64]
  412308:	ldr	x2, [sp, #80]
  41230c:	mov	w3, #0x1939                	// #6457
  412310:	ldr	x4, [sp, #72]
  412314:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412318:	add	x5, x5, #0xd56
  41231c:	ldr	x6, [sp, #56]
  412320:	bl	4064e0 <log_internal_realm@plt>
  412324:	str	w0, [sp, #52]
  412328:	b	412340 <safe_atollu@plt+0xac10>
  41232c:	ldur	w0, [x29, #-76]
  412330:	bl	4064f0 <abs@plt>
  412334:	mov	w8, wzr
  412338:	subs	w8, w8, w0, uxtb
  41233c:	str	w8, [sp, #52]
  412340:	ldr	w8, [sp, #52]
  412344:	stur	w8, [x29, #-84]
  412348:	ldur	w8, [x29, #-84]
  41234c:	stur	w8, [x29, #-4]
  412350:	mov	w8, #0x1                   	// #1
  412354:	stur	w8, [x29, #-68]
  412358:	b	4125a8 <safe_atollu@plt+0xae78>
  41235c:	ldur	w8, [x29, #-60]
  412360:	cmp	w8, #0x0
  412364:	cset	w8, ne  // ne = any
  412368:	mov	w9, #0x1                   	// #1
  41236c:	eor	w8, w8, #0x1
  412370:	eor	w8, w8, w9
  412374:	and	w0, w8, #0x1
  412378:	bl	42a7e0 <safe_atollu@plt+0x230b0>
  41237c:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  412380:	add	x10, x10, #0xd7f
  412384:	str	x0, [sp, #40]
  412388:	mov	x0, x10
  41238c:	ldr	x1, [sp, #40]
  412390:	bl	406650 <printf@plt>
  412394:	b	41259c <safe_atollu@plt+0xae6c>
  412398:	ldur	w8, [x29, #-8]
  41239c:	cmp	w8, #0x2
  4123a0:	cset	w8, eq  // eq = none
  4123a4:	mov	w9, #0x1                   	// #1
  4123a8:	eor	w8, w8, #0x1
  4123ac:	eor	w8, w8, w9
  4123b0:	eor	w8, w8, w9
  4123b4:	and	w8, w8, #0x1
  4123b8:	mov	w0, w8
  4123bc:	sxtw	x10, w0
  4123c0:	cbz	x10, 4123e8 <safe_atollu@plt+0xacb8>
  4123c4:	mov	w8, wzr
  4123c8:	mov	w0, w8
  4123cc:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4123d0:	add	x1, x1, #0xc49
  4123d4:	ldr	x2, [sp, #80]
  4123d8:	mov	w3, #0x193f                	// #6463
  4123dc:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4123e0:	add	x4, x4, #0xd07
  4123e4:	bl	406540 <log_assert_failed_realm@plt>
  4123e8:	ldur	x8, [x29, #-16]
  4123ec:	ldr	x0, [x8, #8]
  4123f0:	bl	406c10 <parse_boolean@plt>
  4123f4:	stur	w0, [x29, #-60]
  4123f8:	ldur	w9, [x29, #-60]
  4123fc:	cmp	w9, #0x0
  412400:	cset	w9, ge  // ge = tcont
  412404:	tbnz	w9, #0, 412494 <safe_atollu@plt+0xad64>
  412408:	mov	w8, #0x3                   	// #3
  41240c:	stur	w8, [x29, #-88]
  412410:	ldur	w8, [x29, #-60]
  412414:	stur	w8, [x29, #-92]
  412418:	stur	wzr, [x29, #-96]
  41241c:	ldur	w0, [x29, #-96]
  412420:	bl	4064d0 <log_get_max_level_realm@plt>
  412424:	ldur	w8, [x29, #-88]
  412428:	and	w8, w8, #0x7
  41242c:	cmp	w0, w8
  412430:	b.lt	412464 <safe_atollu@plt+0xad34>  // b.tstop
  412434:	ldur	w8, [x29, #-96]
  412438:	ldur	w9, [x29, #-88]
  41243c:	orr	w0, w9, w8, lsl #10
  412440:	ldur	w1, [x29, #-92]
  412444:	ldr	x2, [sp, #80]
  412448:	mov	w3, #0x1943                	// #6467
  41244c:	ldr	x4, [sp, #72]
  412450:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412454:	add	x5, x5, #0xd83
  412458:	bl	4064e0 <log_internal_realm@plt>
  41245c:	str	w0, [sp, #36]
  412460:	b	412478 <safe_atollu@plt+0xad48>
  412464:	ldur	w0, [x29, #-92]
  412468:	bl	4064f0 <abs@plt>
  41246c:	mov	w8, wzr
  412470:	subs	w8, w8, w0, uxtb
  412474:	str	w8, [sp, #36]
  412478:	ldr	w8, [sp, #36]
  41247c:	stur	w8, [x29, #-100]
  412480:	ldur	w8, [x29, #-100]
  412484:	stur	w8, [x29, #-4]
  412488:	mov	w8, #0x1                   	// #1
  41248c:	stur	w8, [x29, #-68]
  412490:	b	4125a8 <safe_atollu@plt+0xae78>
  412494:	ldur	x0, [x29, #-32]
  412498:	ldur	w7, [x29, #-60]
  41249c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4124a0:	add	x1, x1, #0x888
  4124a4:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  4124a8:	add	x2, x2, #0x8a1
  4124ac:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4124b0:	add	x3, x3, #0x8bb
  4124b4:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4124b8:	add	x4, x4, #0xd33
  4124bc:	sub	x5, x29, #0x38
  4124c0:	adrp	x6, 43a000 <safe_atollu@plt+0x328d0>
  4124c4:	add	x6, x6, #0x1ab
  4124c8:	bl	406bf0 <sd_bus_set_property@plt>
  4124cc:	stur	w0, [x29, #-64]
  4124d0:	ldur	w8, [x29, #-64]
  4124d4:	cmp	w8, #0x0
  4124d8:	cset	w8, ge  // ge = tcont
  4124dc:	tbnz	w8, #0, 41259c <safe_atollu@plt+0xae6c>
  4124e0:	mov	w8, #0x3                   	// #3
  4124e4:	str	w8, [sp, #104]
  4124e8:	ldur	w8, [x29, #-64]
  4124ec:	str	w8, [sp, #100]
  4124f0:	str	wzr, [sp, #96]
  4124f4:	ldr	w0, [sp, #96]
  4124f8:	bl	4064d0 <log_get_max_level_realm@plt>
  4124fc:	ldr	w8, [sp, #104]
  412500:	and	w8, w8, #0x7
  412504:	cmp	w0, w8
  412508:	b.lt	41256c <safe_atollu@plt+0xae3c>  // b.tstop
  41250c:	ldr	w8, [sp, #96]
  412510:	ldr	w9, [sp, #104]
  412514:	orr	w0, w9, w8, lsl #10
  412518:	ldr	w1, [sp, #100]
  41251c:	ldur	w8, [x29, #-64]
  412520:	sub	x10, x29, #0x38
  412524:	str	w0, [sp, #32]
  412528:	mov	x0, x10
  41252c:	str	w1, [sp, #28]
  412530:	mov	w1, w8
  412534:	bl	406610 <bus_error_message@plt>
  412538:	ldr	w8, [sp, #32]
  41253c:	str	x0, [sp, #16]
  412540:	mov	w0, w8
  412544:	ldr	w1, [sp, #28]
  412548:	ldr	x2, [sp, #80]
  41254c:	mov	w3, #0x194f                	// #6479
  412550:	ldr	x4, [sp, #72]
  412554:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412558:	add	x5, x5, #0xdb2
  41255c:	ldr	x6, [sp, #16]
  412560:	bl	4064e0 <log_internal_realm@plt>
  412564:	str	w0, [sp, #12]
  412568:	b	412580 <safe_atollu@plt+0xae50>
  41256c:	ldr	w0, [sp, #100]
  412570:	bl	4064f0 <abs@plt>
  412574:	mov	w8, wzr
  412578:	subs	w8, w8, w0, uxtb
  41257c:	str	w8, [sp, #12]
  412580:	ldr	w8, [sp, #12]
  412584:	str	w8, [sp, #92]
  412588:	ldr	w8, [sp, #92]
  41258c:	stur	w8, [x29, #-4]
  412590:	mov	w8, #0x1                   	// #1
  412594:	stur	w8, [x29, #-68]
  412598:	b	4125a8 <safe_atollu@plt+0xae78>
  41259c:	stur	wzr, [x29, #-4]
  4125a0:	mov	w8, #0x1                   	// #1
  4125a4:	stur	w8, [x29, #-68]
  4125a8:	sub	x0, x29, #0x38
  4125ac:	bl	406620 <sd_bus_error_free@plt>
  4125b0:	ldur	w0, [x29, #-4]
  4125b4:	ldp	x29, x30, [sp, #208]
  4125b8:	add	sp, sp, #0xe0
  4125bc:	ret
  4125c0:	sub	sp, sp, #0xe0
  4125c4:	stp	x29, x30, [sp, #208]
  4125c8:	add	x29, sp, #0xd0
  4125cc:	mov	x8, xzr
  4125d0:	mov	w9, #0x1                   	// #1
  4125d4:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  4125d8:	add	x10, x10, #0xe41
  4125dc:	add	x10, x10, #0x3
  4125e0:	adrp	x11, 43c000 <safe_atollu@plt+0x348d0>
  4125e4:	add	x11, x11, #0xde7
  4125e8:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  4125ec:	add	x12, x12, #0x9eb
  4125f0:	sub	x13, x29, #0x48
  4125f4:	stur	w0, [x29, #-8]
  4125f8:	stur	x1, [x29, #-16]
  4125fc:	stur	x2, [x29, #-24]
  412600:	stur	xzr, [x29, #-48]
  412604:	stur	xzr, [x29, #-40]
  412608:	stur	xzr, [x29, #-32]
  41260c:	stur	x8, [x29, #-56]
  412610:	mov	w0, w9
  412614:	mov	x1, x13
  412618:	str	x10, [sp, #56]
  41261c:	str	x11, [sp, #48]
  412620:	str	x12, [sp, #40]
  412624:	bl	40c730 <safe_atollu@plt+0x5000>
  412628:	stur	w0, [x29, #-76]
  41262c:	ldur	w9, [x29, #-76]
  412630:	cmp	w9, #0x0
  412634:	cset	w9, ge  // ge = tcont
  412638:	tbnz	w9, #0, 412650 <safe_atollu@plt+0xaf20>
  41263c:	ldur	w8, [x29, #-76]
  412640:	stur	w8, [x29, #-4]
  412644:	mov	w8, #0x1                   	// #1
  412648:	stur	w8, [x29, #-80]
  41264c:	b	4129b8 <safe_atollu@plt+0xb288>
  412650:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  412654:	add	x8, x8, #0x344
  412658:	ldr	w0, [x8]
  41265c:	bl	406830 <pager_open@plt>
  412660:	ldur	x8, [x29, #-72]
  412664:	mov	x0, x8
  412668:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41266c:	add	x1, x1, #0x888
  412670:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  412674:	add	x2, x2, #0x8a1
  412678:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  41267c:	add	x3, x3, #0x8bb
  412680:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  412684:	add	x4, x4, #0xddb
  412688:	sub	x5, x29, #0x30
  41268c:	sub	x6, x29, #0x38
  412690:	adrp	x7, 43b000 <safe_atollu@plt+0x338d0>
  412694:	add	x7, x7, #0x657
  412698:	bl	406c20 <sd_bus_get_property@plt>
  41269c:	stur	w0, [x29, #-76]
  4126a0:	ldur	w9, [x29, #-76]
  4126a4:	cmp	w9, #0x0
  4126a8:	cset	w9, ge  // ge = tcont
  4126ac:	tbnz	w9, #0, 41276c <safe_atollu@plt+0xb03c>
  4126b0:	mov	w8, #0x3                   	// #3
  4126b4:	stur	w8, [x29, #-84]
  4126b8:	ldur	w8, [x29, #-76]
  4126bc:	stur	w8, [x29, #-88]
  4126c0:	stur	wzr, [x29, #-92]
  4126c4:	ldur	w0, [x29, #-92]
  4126c8:	bl	4064d0 <log_get_max_level_realm@plt>
  4126cc:	ldur	w8, [x29, #-84]
  4126d0:	and	w8, w8, #0x7
  4126d4:	cmp	w0, w8
  4126d8:	b.lt	41273c <safe_atollu@plt+0xb00c>  // b.tstop
  4126dc:	ldur	w8, [x29, #-92]
  4126e0:	ldur	w9, [x29, #-84]
  4126e4:	orr	w0, w9, w8, lsl #10
  4126e8:	ldur	w1, [x29, #-88]
  4126ec:	ldur	w8, [x29, #-76]
  4126f0:	sub	x10, x29, #0x30
  4126f4:	str	w0, [sp, #36]
  4126f8:	mov	x0, x10
  4126fc:	str	w1, [sp, #32]
  412700:	mov	w1, w8
  412704:	bl	406610 <bus_error_message@plt>
  412708:	ldr	w8, [sp, #36]
  41270c:	str	x0, [sp, #24]
  412710:	mov	w0, w8
  412714:	ldr	w1, [sp, #32]
  412718:	ldr	x2, [sp, #56]
  41271c:	mov	w3, #0x1869                	// #6249
  412720:	ldr	x4, [sp, #48]
  412724:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412728:	add	x5, x5, #0xdf8
  41272c:	ldr	x6, [sp, #24]
  412730:	bl	4064e0 <log_internal_realm@plt>
  412734:	str	w0, [sp, #20]
  412738:	b	412750 <safe_atollu@plt+0xb020>
  41273c:	ldur	w0, [x29, #-88]
  412740:	bl	4064f0 <abs@plt>
  412744:	mov	w8, wzr
  412748:	subs	w8, w8, w0, uxtb
  41274c:	str	w8, [sp, #20]
  412750:	ldr	w8, [sp, #20]
  412754:	stur	w8, [x29, #-96]
  412758:	ldur	w8, [x29, #-96]
  41275c:	stur	w8, [x29, #-4]
  412760:	mov	w8, #0x1                   	// #1
  412764:	stur	w8, [x29, #-80]
  412768:	b	4129b8 <safe_atollu@plt+0xb288>
  41276c:	ldur	x0, [x29, #-56]
  412770:	mov	w1, #0x61                  	// #97
  412774:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  412778:	add	x2, x2, #0xa48
  41277c:	bl	406a30 <sd_bus_message_enter_container@plt>
  412780:	stur	w0, [x29, #-76]
  412784:	ldur	w8, [x29, #-76]
  412788:	cmp	w8, #0x0
  41278c:	cset	w8, ge  // ge = tcont
  412790:	tbnz	w8, #0, 41281c <safe_atollu@plt+0xb0ec>
  412794:	mov	w8, #0x3                   	// #3
  412798:	stur	w8, [x29, #-100]
  41279c:	ldur	w8, [x29, #-76]
  4127a0:	str	w8, [sp, #104]
  4127a4:	str	wzr, [sp, #100]
  4127a8:	ldr	w0, [sp, #100]
  4127ac:	bl	4064d0 <log_get_max_level_realm@plt>
  4127b0:	ldur	w8, [x29, #-100]
  4127b4:	and	w8, w8, #0x7
  4127b8:	cmp	w0, w8
  4127bc:	b.lt	4127ec <safe_atollu@plt+0xb0bc>  // b.tstop
  4127c0:	ldr	w8, [sp, #100]
  4127c4:	ldur	w9, [x29, #-100]
  4127c8:	orr	w0, w9, w8, lsl #10
  4127cc:	ldr	w1, [sp, #104]
  4127d0:	ldr	x2, [sp, #56]
  4127d4:	mov	w3, #0x186d                	// #6253
  4127d8:	ldr	x4, [sp, #48]
  4127dc:	ldr	x5, [sp, #40]
  4127e0:	bl	4064e0 <log_internal_realm@plt>
  4127e4:	str	w0, [sp, #16]
  4127e8:	b	412800 <safe_atollu@plt+0xb0d0>
  4127ec:	ldr	w0, [sp, #104]
  4127f0:	bl	4064f0 <abs@plt>
  4127f4:	mov	w8, wzr
  4127f8:	subs	w8, w8, w0, uxtb
  4127fc:	str	w8, [sp, #16]
  412800:	ldr	w8, [sp, #16]
  412804:	str	w8, [sp, #96]
  412808:	ldr	w8, [sp, #96]
  41280c:	stur	w8, [x29, #-4]
  412810:	mov	w8, #0x1                   	// #1
  412814:	stur	w8, [x29, #-80]
  412818:	b	4129b8 <safe_atollu@plt+0xb288>
  41281c:	ldur	x0, [x29, #-56]
  412820:	mov	w1, #0x73                  	// #115
  412824:	sub	x2, x29, #0x40
  412828:	bl	406c30 <sd_bus_message_read_basic@plt>
  41282c:	stur	w0, [x29, #-76]
  412830:	cmp	w0, #0x0
  412834:	cset	w8, le
  412838:	tbnz	w8, #0, 412870 <safe_atollu@plt+0xb140>
  41283c:	ldur	x0, [x29, #-64]
  412840:	bl	42b2d8 <safe_atollu@plt+0x23ba8>
  412844:	stur	w0, [x29, #-76]
  412848:	ldur	w8, [x29, #-76]
  41284c:	cmp	w8, #0x0
  412850:	cset	w8, ge  // ge = tcont
  412854:	tbnz	w8, #0, 41286c <safe_atollu@plt+0xb13c>
  412858:	ldur	w8, [x29, #-76]
  41285c:	stur	w8, [x29, #-4]
  412860:	mov	w8, #0x1                   	// #1
  412864:	stur	w8, [x29, #-80]
  412868:	b	4129b8 <safe_atollu@plt+0xb288>
  41286c:	b	41281c <safe_atollu@plt+0xb0ec>
  412870:	ldur	w8, [x29, #-76]
  412874:	cmp	w8, #0x0
  412878:	cset	w8, ge  // ge = tcont
  41287c:	tbnz	w8, #0, 412908 <safe_atollu@plt+0xb1d8>
  412880:	mov	w8, #0x3                   	// #3
  412884:	str	w8, [sp, #92]
  412888:	ldur	w8, [x29, #-76]
  41288c:	str	w8, [sp, #88]
  412890:	str	wzr, [sp, #84]
  412894:	ldr	w0, [sp, #84]
  412898:	bl	4064d0 <log_get_max_level_realm@plt>
  41289c:	ldr	w8, [sp, #92]
  4128a0:	and	w8, w8, #0x7
  4128a4:	cmp	w0, w8
  4128a8:	b.lt	4128d8 <safe_atollu@plt+0xb1a8>  // b.tstop
  4128ac:	ldr	w8, [sp, #84]
  4128b0:	ldr	w9, [sp, #92]
  4128b4:	orr	w0, w9, w8, lsl #10
  4128b8:	ldr	w1, [sp, #88]
  4128bc:	ldr	x2, [sp, #56]
  4128c0:	mov	w3, #0x1875                	// #6261
  4128c4:	ldr	x4, [sp, #48]
  4128c8:	ldr	x5, [sp, #40]
  4128cc:	bl	4064e0 <log_internal_realm@plt>
  4128d0:	str	w0, [sp, #12]
  4128d4:	b	4128ec <safe_atollu@plt+0xb1bc>
  4128d8:	ldr	w0, [sp, #88]
  4128dc:	bl	4064f0 <abs@plt>
  4128e0:	mov	w8, wzr
  4128e4:	subs	w8, w8, w0, uxtb
  4128e8:	str	w8, [sp, #12]
  4128ec:	ldr	w8, [sp, #12]
  4128f0:	str	w8, [sp, #80]
  4128f4:	ldr	w8, [sp, #80]
  4128f8:	stur	w8, [x29, #-4]
  4128fc:	mov	w8, #0x1                   	// #1
  412900:	stur	w8, [x29, #-80]
  412904:	b	4129b8 <safe_atollu@plt+0xb288>
  412908:	ldur	x0, [x29, #-56]
  41290c:	bl	406a70 <sd_bus_message_exit_container@plt>
  412910:	stur	w0, [x29, #-76]
  412914:	ldur	w8, [x29, #-76]
  412918:	cmp	w8, #0x0
  41291c:	cset	w8, ge  // ge = tcont
  412920:	tbnz	w8, #0, 4129ac <safe_atollu@plt+0xb27c>
  412924:	mov	w8, #0x3                   	// #3
  412928:	str	w8, [sp, #76]
  41292c:	ldur	w8, [x29, #-76]
  412930:	str	w8, [sp, #72]
  412934:	str	wzr, [sp, #68]
  412938:	ldr	w0, [sp, #68]
  41293c:	bl	4064d0 <log_get_max_level_realm@plt>
  412940:	ldr	w8, [sp, #76]
  412944:	and	w8, w8, #0x7
  412948:	cmp	w0, w8
  41294c:	b.lt	41297c <safe_atollu@plt+0xb24c>  // b.tstop
  412950:	ldr	w8, [sp, #68]
  412954:	ldr	w9, [sp, #76]
  412958:	orr	w0, w9, w8, lsl #10
  41295c:	ldr	w1, [sp, #72]
  412960:	ldr	x2, [sp, #56]
  412964:	mov	w3, #0x1879                	// #6265
  412968:	ldr	x4, [sp, #48]
  41296c:	ldr	x5, [sp, #40]
  412970:	bl	4064e0 <log_internal_realm@plt>
  412974:	str	w0, [sp, #8]
  412978:	b	412990 <safe_atollu@plt+0xb260>
  41297c:	ldr	w0, [sp, #72]
  412980:	bl	4064f0 <abs@plt>
  412984:	mov	w8, wzr
  412988:	subs	w8, w8, w0, uxtb
  41298c:	str	w8, [sp, #8]
  412990:	ldr	w8, [sp, #8]
  412994:	str	w8, [sp, #64]
  412998:	ldr	w8, [sp, #64]
  41299c:	stur	w8, [x29, #-4]
  4129a0:	mov	w8, #0x1                   	// #1
  4129a4:	stur	w8, [x29, #-80]
  4129a8:	b	4129b8 <safe_atollu@plt+0xb288>
  4129ac:	stur	wzr, [x29, #-4]
  4129b0:	mov	w8, #0x1                   	// #1
  4129b4:	stur	w8, [x29, #-80]
  4129b8:	sub	x0, x29, #0x38
  4129bc:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4129c0:	sub	x0, x29, #0x30
  4129c4:	bl	406620 <sd_bus_error_free@plt>
  4129c8:	ldur	w0, [x29, #-4]
  4129cc:	ldp	x29, x30, [sp, #208]
  4129d0:	add	sp, sp, #0xe0
  4129d4:	ret
  4129d8:	sub	sp, sp, #0xe0
  4129dc:	stp	x29, x30, [sp, #208]
  4129e0:	add	x29, sp, #0xd0
  4129e4:	mov	x8, xzr
  4129e8:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4129ec:	add	x9, x9, #0xe41
  4129f0:	add	x9, x9, #0x3
  4129f4:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  4129f8:	add	x10, x10, #0xe9b
  4129fc:	stur	w0, [x29, #-8]
  412a00:	stur	x1, [x29, #-16]
  412a04:	stur	x2, [x29, #-24]
  412a08:	stur	xzr, [x29, #-48]
  412a0c:	stur	xzr, [x29, #-40]
  412a10:	stur	xzr, [x29, #-32]
  412a14:	stur	x8, [x29, #-56]
  412a18:	str	x9, [sp, #72]
  412a1c:	str	x10, [sp, #64]
  412a20:	ldur	w8, [x29, #-8]
  412a24:	cmp	w8, #0x1
  412a28:	cset	w8, gt
  412a2c:	mov	w9, #0x1                   	// #1
  412a30:	eor	w8, w8, #0x1
  412a34:	eor	w8, w8, w9
  412a38:	eor	w8, w8, w9
  412a3c:	and	w8, w8, #0x1
  412a40:	mov	w0, w8
  412a44:	sxtw	x10, w0
  412a48:	cbz	x10, 412a70 <safe_atollu@plt+0xb340>
  412a4c:	mov	w8, wzr
  412a50:	mov	w0, w8
  412a54:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  412a58:	add	x1, x1, #0xe48
  412a5c:	ldr	x2, [sp, #72]
  412a60:	mov	w3, #0x195c                	// #6492
  412a64:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  412a68:	add	x4, x4, #0xe51
  412a6c:	bl	406540 <log_assert_failed_realm@plt>
  412a70:	ldur	x8, [x29, #-16]
  412a74:	cmp	x8, #0x0
  412a78:	cset	w9, ne  // ne = any
  412a7c:	mov	w10, #0x1                   	// #1
  412a80:	eor	w9, w9, #0x1
  412a84:	eor	w9, w9, w10
  412a88:	eor	w9, w9, w10
  412a8c:	and	w9, w9, #0x1
  412a90:	mov	w0, w9
  412a94:	sxtw	x8, w0
  412a98:	cbz	x8, 412ac0 <safe_atollu@plt+0xb390>
  412a9c:	mov	w8, wzr
  412aa0:	mov	w0, w8
  412aa4:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  412aa8:	add	x1, x1, #0xed3
  412aac:	ldr	x2, [sp, #72]
  412ab0:	mov	w3, #0x195d                	// #6493
  412ab4:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  412ab8:	add	x4, x4, #0xe51
  412abc:	bl	406540 <log_assert_failed_realm@plt>
  412ac0:	mov	w0, #0x1                   	// #1
  412ac4:	sub	x1, x29, #0x48
  412ac8:	bl	40c730 <safe_atollu@plt+0x5000>
  412acc:	stur	w0, [x29, #-76]
  412ad0:	ldur	w8, [x29, #-76]
  412ad4:	cmp	w8, #0x0
  412ad8:	cset	w8, ge  // ge = tcont
  412adc:	tbnz	w8, #0, 412af4 <safe_atollu@plt+0xb3c4>
  412ae0:	ldur	w8, [x29, #-76]
  412ae4:	stur	w8, [x29, #-4]
  412ae8:	mov	w8, #0x1                   	// #1
  412aec:	stur	w8, [x29, #-80]
  412af0:	b	412db4 <safe_atollu@plt+0xb684>
  412af4:	bl	41f948 <safe_atollu@plt+0x18218>
  412af8:	ldur	x8, [x29, #-16]
  412afc:	ldr	x0, [x8]
  412b00:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  412b04:	add	x1, x1, #0x5f1
  412b08:	bl	4066f0 <strcmp@plt>
  412b0c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  412b10:	add	x8, x8, #0xe8a
  412b14:	adrp	x9, 43c000 <safe_atollu@plt+0x348d0>
  412b18:	add	x9, x9, #0xe7b
  412b1c:	cmp	w0, #0x0
  412b20:	csel	x8, x9, x8, eq  // eq = none
  412b24:	stur	x8, [x29, #-64]
  412b28:	ldur	x0, [x29, #-72]
  412b2c:	ldur	x5, [x29, #-64]
  412b30:	sub	x1, x29, #0x38
  412b34:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  412b38:	add	x2, x2, #0x888
  412b3c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  412b40:	add	x3, x3, #0x8a1
  412b44:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  412b48:	add	x4, x4, #0x8bb
  412b4c:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  412b50:	stur	w0, [x29, #-76]
  412b54:	ldur	w10, [x29, #-76]
  412b58:	cmp	w10, #0x0
  412b5c:	cset	w10, ge  // ge = tcont
  412b60:	tbnz	w10, #0, 412bf0 <safe_atollu@plt+0xb4c0>
  412b64:	mov	w8, #0x3                   	// #3
  412b68:	stur	w8, [x29, #-84]
  412b6c:	ldur	w8, [x29, #-76]
  412b70:	stur	w8, [x29, #-88]
  412b74:	stur	wzr, [x29, #-92]
  412b78:	ldur	w0, [x29, #-92]
  412b7c:	bl	4064d0 <log_get_max_level_realm@plt>
  412b80:	ldur	w8, [x29, #-84]
  412b84:	and	w8, w8, #0x7
  412b88:	cmp	w0, w8
  412b8c:	b.lt	412bc0 <safe_atollu@plt+0xb490>  // b.tstop
  412b90:	ldur	w8, [x29, #-92]
  412b94:	ldur	w9, [x29, #-84]
  412b98:	orr	w0, w9, w8, lsl #10
  412b9c:	ldur	w1, [x29, #-88]
  412ba0:	ldr	x2, [sp, #72]
  412ba4:	mov	w3, #0x1971                	// #6513
  412ba8:	ldr	x4, [sp, #64]
  412bac:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  412bb0:	add	x5, x5, #0x8fe
  412bb4:	bl	4064e0 <log_internal_realm@plt>
  412bb8:	str	w0, [sp, #60]
  412bbc:	b	412bd4 <safe_atollu@plt+0xb4a4>
  412bc0:	ldur	w0, [x29, #-88]
  412bc4:	bl	4064f0 <abs@plt>
  412bc8:	mov	w8, wzr
  412bcc:	subs	w8, w8, w0, uxtb
  412bd0:	str	w8, [sp, #60]
  412bd4:	ldr	w8, [sp, #60]
  412bd8:	stur	w8, [x29, #-96]
  412bdc:	ldur	w8, [x29, #-96]
  412be0:	stur	w8, [x29, #-4]
  412be4:	mov	w8, #0x1                   	// #1
  412be8:	stur	w8, [x29, #-80]
  412bec:	b	412db4 <safe_atollu@plt+0xb684>
  412bf0:	ldur	x0, [x29, #-56]
  412bf4:	ldur	x8, [x29, #-16]
  412bf8:	str	x0, [sp, #48]
  412bfc:	mov	x0, x8
  412c00:	mov	x1, #0x1                   	// #1
  412c04:	bl	4069a0 <strv_skip@plt>
  412c08:	ldr	x8, [sp, #48]
  412c0c:	str	x0, [sp, #40]
  412c10:	mov	x0, x8
  412c14:	ldr	x1, [sp, #40]
  412c18:	bl	4069f0 <sd_bus_message_append_strv@plt>
  412c1c:	stur	w0, [x29, #-76]
  412c20:	ldur	w9, [x29, #-76]
  412c24:	cmp	w9, #0x0
  412c28:	cset	w9, ge  // ge = tcont
  412c2c:	tbnz	w9, #0, 412cbc <safe_atollu@plt+0xb58c>
  412c30:	mov	w8, #0x3                   	// #3
  412c34:	stur	w8, [x29, #-100]
  412c38:	ldur	w8, [x29, #-76]
  412c3c:	str	w8, [sp, #104]
  412c40:	str	wzr, [sp, #100]
  412c44:	ldr	w0, [sp, #100]
  412c48:	bl	4064d0 <log_get_max_level_realm@plt>
  412c4c:	ldur	w8, [x29, #-100]
  412c50:	and	w8, w8, #0x7
  412c54:	cmp	w0, w8
  412c58:	b.lt	412c8c <safe_atollu@plt+0xb55c>  // b.tstop
  412c5c:	ldr	w8, [sp, #100]
  412c60:	ldur	w9, [x29, #-100]
  412c64:	orr	w0, w9, w8, lsl #10
  412c68:	ldr	w1, [sp, #104]
  412c6c:	ldr	x2, [sp, #72]
  412c70:	mov	w3, #0x1975                	// #6517
  412c74:	ldr	x4, [sp, #64]
  412c78:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  412c7c:	add	x5, x5, #0x8fe
  412c80:	bl	4064e0 <log_internal_realm@plt>
  412c84:	str	w0, [sp, #36]
  412c88:	b	412ca0 <safe_atollu@plt+0xb570>
  412c8c:	ldr	w0, [sp, #104]
  412c90:	bl	4064f0 <abs@plt>
  412c94:	mov	w8, wzr
  412c98:	subs	w8, w8, w0, uxtb
  412c9c:	str	w8, [sp, #36]
  412ca0:	ldr	w8, [sp, #36]
  412ca4:	str	w8, [sp, #96]
  412ca8:	ldr	w8, [sp, #96]
  412cac:	stur	w8, [x29, #-4]
  412cb0:	mov	w8, #0x1                   	// #1
  412cb4:	stur	w8, [x29, #-80]
  412cb8:	b	412db4 <safe_atollu@plt+0xb684>
  412cbc:	ldur	x0, [x29, #-72]
  412cc0:	ldur	x1, [x29, #-56]
  412cc4:	mov	x8, xzr
  412cc8:	mov	x2, x8
  412ccc:	sub	x3, x29, #0x30
  412cd0:	mov	x4, x8
  412cd4:	bl	406a00 <sd_bus_call@plt>
  412cd8:	stur	w0, [x29, #-76]
  412cdc:	ldur	w9, [x29, #-76]
  412ce0:	cmp	w9, #0x0
  412ce4:	cset	w9, ge  // ge = tcont
  412ce8:	tbnz	w9, #0, 412da8 <safe_atollu@plt+0xb678>
  412cec:	mov	w8, #0x3                   	// #3
  412cf0:	str	w8, [sp, #92]
  412cf4:	ldur	w8, [x29, #-76]
  412cf8:	str	w8, [sp, #88]
  412cfc:	str	wzr, [sp, #84]
  412d00:	ldr	w0, [sp, #84]
  412d04:	bl	4064d0 <log_get_max_level_realm@plt>
  412d08:	ldr	w8, [sp, #92]
  412d0c:	and	w8, w8, #0x7
  412d10:	cmp	w0, w8
  412d14:	b.lt	412d78 <safe_atollu@plt+0xb648>  // b.tstop
  412d18:	ldr	w8, [sp, #84]
  412d1c:	ldr	w9, [sp, #92]
  412d20:	orr	w0, w9, w8, lsl #10
  412d24:	ldr	w1, [sp, #88]
  412d28:	ldur	w8, [x29, #-76]
  412d2c:	sub	x10, x29, #0x30
  412d30:	str	w0, [sp, #32]
  412d34:	mov	x0, x10
  412d38:	str	w1, [sp, #28]
  412d3c:	mov	w1, w8
  412d40:	bl	406610 <bus_error_message@plt>
  412d44:	ldr	w8, [sp, #32]
  412d48:	str	x0, [sp, #16]
  412d4c:	mov	w0, w8
  412d50:	ldr	w1, [sp, #28]
  412d54:	ldr	x2, [sp, #72]
  412d58:	mov	w3, #0x1979                	// #6521
  412d5c:	ldr	x4, [sp, #64]
  412d60:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412d64:	add	x5, x5, #0xeab
  412d68:	ldr	x6, [sp, #16]
  412d6c:	bl	4064e0 <log_internal_realm@plt>
  412d70:	str	w0, [sp, #12]
  412d74:	b	412d8c <safe_atollu@plt+0xb65c>
  412d78:	ldr	w0, [sp, #88]
  412d7c:	bl	4064f0 <abs@plt>
  412d80:	mov	w8, wzr
  412d84:	subs	w8, w8, w0, uxtb
  412d88:	str	w8, [sp, #12]
  412d8c:	ldr	w8, [sp, #12]
  412d90:	str	w8, [sp, #80]
  412d94:	ldr	w8, [sp, #80]
  412d98:	stur	w8, [x29, #-4]
  412d9c:	mov	w8, #0x1                   	// #1
  412da0:	stur	w8, [x29, #-80]
  412da4:	b	412db4 <safe_atollu@plt+0xb684>
  412da8:	stur	wzr, [x29, #-4]
  412dac:	mov	w8, #0x1                   	// #1
  412db0:	stur	w8, [x29, #-80]
  412db4:	sub	x0, x29, #0x38
  412db8:	bl	41a8c8 <safe_atollu@plt+0x13198>
  412dbc:	sub	x0, x29, #0x30
  412dc0:	bl	406620 <sd_bus_error_free@plt>
  412dc4:	ldur	w0, [x29, #-4]
  412dc8:	ldp	x29, x30, [sp, #208]
  412dcc:	add	sp, sp, #0xe0
  412dd0:	ret
  412dd4:	sub	sp, sp, #0x130
  412dd8:	stp	x29, x30, [sp, #272]
  412ddc:	str	x28, [sp, #288]
  412de0:	add	x29, sp, #0x110
  412de4:	mov	x8, xzr
  412de8:	mov	w9, #0x1                   	// #1
  412dec:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  412df0:	add	x10, x10, #0xe41
  412df4:	add	x10, x10, #0x3
  412df8:	adrp	x11, 43c000 <safe_atollu@plt+0x348d0>
  412dfc:	add	x11, x11, #0xec9
  412e00:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  412e04:	add	x12, x12, #0x8fe
  412e08:	sub	x13, x29, #0x40
  412e0c:	stur	w0, [x29, #-8]
  412e10:	stur	x1, [x29, #-16]
  412e14:	stur	x2, [x29, #-24]
  412e18:	stur	xzr, [x29, #-48]
  412e1c:	stur	xzr, [x29, #-40]
  412e20:	stur	xzr, [x29, #-32]
  412e24:	stur	x8, [x29, #-56]
  412e28:	mov	w0, w9
  412e2c:	mov	x1, x13
  412e30:	str	x10, [sp, #72]
  412e34:	str	x11, [sp, #64]
  412e38:	str	x12, [sp, #56]
  412e3c:	bl	40c730 <safe_atollu@plt+0x5000>
  412e40:	stur	w0, [x29, #-68]
  412e44:	ldur	w9, [x29, #-68]
  412e48:	cmp	w9, #0x0
  412e4c:	cset	w9, ge  // ge = tcont
  412e50:	tbnz	w9, #0, 412e68 <safe_atollu@plt+0xb738>
  412e54:	ldur	w8, [x29, #-68]
  412e58:	stur	w8, [x29, #-4]
  412e5c:	mov	w8, #0x1                   	// #1
  412e60:	stur	w8, [x29, #-72]
  412e64:	b	4133d8 <safe_atollu@plt+0xbca8>
  412e68:	bl	41f948 <safe_atollu@plt+0x18218>
  412e6c:	ldur	x0, [x29, #-64]
  412e70:	sub	x1, x29, #0x38
  412e74:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  412e78:	add	x2, x2, #0x888
  412e7c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  412e80:	add	x3, x3, #0x8a1
  412e84:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  412e88:	add	x4, x4, #0x8bb
  412e8c:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  412e90:	add	x5, x5, #0xe7b
  412e94:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  412e98:	stur	w0, [x29, #-68]
  412e9c:	ldur	w8, [x29, #-68]
  412ea0:	cmp	w8, #0x0
  412ea4:	cset	w8, ge  // ge = tcont
  412ea8:	tbnz	w8, #0, 412f34 <safe_atollu@plt+0xb804>
  412eac:	mov	w8, #0x3                   	// #3
  412eb0:	stur	w8, [x29, #-76]
  412eb4:	ldur	w8, [x29, #-68]
  412eb8:	stur	w8, [x29, #-80]
  412ebc:	stur	wzr, [x29, #-84]
  412ec0:	ldur	w0, [x29, #-84]
  412ec4:	bl	4064d0 <log_get_max_level_realm@plt>
  412ec8:	ldur	w8, [x29, #-76]
  412ecc:	and	w8, w8, #0x7
  412ed0:	cmp	w0, w8
  412ed4:	b.lt	412f04 <safe_atollu@plt+0xb7d4>  // b.tstop
  412ed8:	ldur	w8, [x29, #-84]
  412edc:	ldur	w9, [x29, #-76]
  412ee0:	orr	w0, w9, w8, lsl #10
  412ee4:	ldur	w1, [x29, #-80]
  412ee8:	ldr	x2, [sp, #72]
  412eec:	mov	w3, #0x1992                	// #6546
  412ef0:	ldr	x4, [sp, #64]
  412ef4:	ldr	x5, [sp, #56]
  412ef8:	bl	4064e0 <log_internal_realm@plt>
  412efc:	str	w0, [sp, #52]
  412f00:	b	412f18 <safe_atollu@plt+0xb7e8>
  412f04:	ldur	w0, [x29, #-80]
  412f08:	bl	4064f0 <abs@plt>
  412f0c:	mov	w8, wzr
  412f10:	subs	w8, w8, w0, uxtb
  412f14:	str	w8, [sp, #52]
  412f18:	ldr	w8, [sp, #52]
  412f1c:	stur	w8, [x29, #-88]
  412f20:	ldur	w8, [x29, #-88]
  412f24:	stur	w8, [x29, #-4]
  412f28:	mov	w8, #0x1                   	// #1
  412f2c:	stur	w8, [x29, #-72]
  412f30:	b	4133d8 <safe_atollu@plt+0xbca8>
  412f34:	ldur	w8, [x29, #-8]
  412f38:	cmp	w8, #0x2
  412f3c:	b.ge	412f5c <safe_atollu@plt+0xb82c>  // b.tcont
  412f40:	ldur	x0, [x29, #-56]
  412f44:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  412f48:	add	x8, x8, #0x3e0
  412f4c:	ldr	x1, [x8]
  412f50:	bl	4069f0 <sd_bus_message_append_strv@plt>
  412f54:	stur	w0, [x29, #-68]
  412f58:	b	413248 <safe_atollu@plt+0xbb18>
  412f5c:	ldur	x0, [x29, #-56]
  412f60:	mov	w1, #0x61                  	// #97
  412f64:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  412f68:	add	x2, x2, #0xa48
  412f6c:	bl	406c40 <sd_bus_message_open_container@plt>
  412f70:	stur	w0, [x29, #-68]
  412f74:	ldur	w8, [x29, #-68]
  412f78:	cmp	w8, #0x0
  412f7c:	cset	w8, ge  // ge = tcont
  412f80:	tbnz	w8, #0, 41300c <safe_atollu@plt+0xb8dc>
  412f84:	mov	w8, #0x3                   	// #3
  412f88:	stur	w8, [x29, #-108]
  412f8c:	ldur	w8, [x29, #-68]
  412f90:	stur	w8, [x29, #-112]
  412f94:	stur	wzr, [x29, #-116]
  412f98:	ldur	w0, [x29, #-116]
  412f9c:	bl	4064d0 <log_get_max_level_realm@plt>
  412fa0:	ldur	w8, [x29, #-108]
  412fa4:	and	w8, w8, #0x7
  412fa8:	cmp	w0, w8
  412fac:	b.lt	412fdc <safe_atollu@plt+0xb8ac>  // b.tstop
  412fb0:	ldur	w8, [x29, #-116]
  412fb4:	ldur	w9, [x29, #-108]
  412fb8:	orr	w0, w9, w8, lsl #10
  412fbc:	ldur	w1, [x29, #-112]
  412fc0:	ldr	x2, [sp, #72]
  412fc4:	mov	w3, #0x199b                	// #6555
  412fc8:	ldr	x4, [sp, #64]
  412fcc:	ldr	x5, [sp, #56]
  412fd0:	bl	4064e0 <log_internal_realm@plt>
  412fd4:	str	w0, [sp, #48]
  412fd8:	b	412ff0 <safe_atollu@plt+0xb8c0>
  412fdc:	ldur	w0, [x29, #-112]
  412fe0:	bl	4064f0 <abs@plt>
  412fe4:	mov	w8, wzr
  412fe8:	subs	w8, w8, w0, uxtb
  412fec:	str	w8, [sp, #48]
  412ff0:	ldr	w8, [sp, #48]
  412ff4:	stur	w8, [x29, #-120]
  412ff8:	ldur	w8, [x29, #-120]
  412ffc:	stur	w8, [x29, #-4]
  413000:	mov	w8, #0x1                   	// #1
  413004:	stur	w8, [x29, #-72]
  413008:	b	4133d8 <safe_atollu@plt+0xbca8>
  41300c:	ldur	x0, [x29, #-16]
  413010:	mov	x1, #0x1                   	// #1
  413014:	bl	4069a0 <strv_skip@plt>
  413018:	stur	x0, [x29, #-96]
  41301c:	ldur	x8, [x29, #-96]
  413020:	mov	w9, #0x0                   	// #0
  413024:	str	w9, [sp, #44]
  413028:	cbz	x8, 413040 <safe_atollu@plt+0xb910>
  41302c:	ldur	x8, [x29, #-96]
  413030:	ldr	x8, [x8]
  413034:	cmp	x8, #0x0
  413038:	cset	w9, ne  // ne = any
  41303c:	str	w9, [sp, #44]
  413040:	ldr	w8, [sp, #44]
  413044:	tbnz	w8, #0, 41304c <safe_atollu@plt+0xb91c>
  413048:	b	41323c <safe_atollu@plt+0xbb0c>
  41304c:	ldur	x8, [x29, #-96]
  413050:	ldr	x0, [x8]
  413054:	bl	406c50 <env_name_is_valid@plt>
  413058:	tbnz	w0, #0, 4130f4 <safe_atollu@plt+0xb9c4>
  41305c:	mov	w8, #0x3                   	// #3
  413060:	stur	w8, [x29, #-124]
  413064:	mov	w8, #0x16                  	// #22
  413068:	movk	w8, #0x4000, lsl #16
  41306c:	stur	w8, [x29, #-128]
  413070:	stur	wzr, [x29, #-132]
  413074:	ldur	w0, [x29, #-132]
  413078:	bl	4064d0 <log_get_max_level_realm@plt>
  41307c:	ldur	w8, [x29, #-124]
  413080:	and	w8, w8, #0x7
  413084:	cmp	w0, w8
  413088:	b.lt	4130c4 <safe_atollu@plt+0xb994>  // b.tstop
  41308c:	ldur	w8, [x29, #-132]
  413090:	ldur	w9, [x29, #-124]
  413094:	orr	w0, w9, w8, lsl #10
  413098:	ldur	w1, [x29, #-128]
  41309c:	ldur	x10, [x29, #-96]
  4130a0:	ldr	x6, [x10]
  4130a4:	ldr	x2, [sp, #72]
  4130a8:	mov	w3, #0x19a0                	// #6560
  4130ac:	ldr	x4, [sp, #64]
  4130b0:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  4130b4:	add	x5, x5, #0xedc
  4130b8:	bl	4064e0 <log_internal_realm@plt>
  4130bc:	str	w0, [sp, #40]
  4130c0:	b	4130d8 <safe_atollu@plt+0xb9a8>
  4130c4:	ldur	w0, [x29, #-128]
  4130c8:	bl	4064f0 <abs@plt>
  4130cc:	mov	w8, wzr
  4130d0:	subs	w8, w8, w0, uxtb
  4130d4:	str	w8, [sp, #40]
  4130d8:	ldr	w8, [sp, #40]
  4130dc:	str	w8, [sp, #136]
  4130e0:	ldr	w8, [sp, #136]
  4130e4:	stur	w8, [x29, #-4]
  4130e8:	mov	w8, #0x1                   	// #1
  4130ec:	stur	w8, [x29, #-72]
  4130f0:	b	4133d8 <safe_atollu@plt+0xbca8>
  4130f4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4130f8:	add	x8, x8, #0x3e0
  4130fc:	ldr	x8, [x8]
  413100:	stur	x8, [x29, #-104]
  413104:	ldur	x8, [x29, #-104]
  413108:	mov	w9, #0x0                   	// #0
  41310c:	str	w9, [sp, #36]
  413110:	cbz	x8, 413128 <safe_atollu@plt+0xb9f8>
  413114:	ldur	x8, [x29, #-104]
  413118:	ldr	x8, [x8]
  41311c:	cmp	x8, #0x0
  413120:	cset	w9, ne  // ne = any
  413124:	str	w9, [sp, #36]
  413128:	ldr	w8, [sp, #36]
  41312c:	tbnz	w8, #0, 413134 <safe_atollu@plt+0xba04>
  413130:	b	41322c <safe_atollu@plt+0xbafc>
  413134:	ldur	x8, [x29, #-104]
  413138:	ldr	x0, [x8]
  41313c:	ldur	x8, [x29, #-96]
  413140:	ldr	x1, [x8]
  413144:	bl	42a630 <safe_atollu@plt+0x22f00>
  413148:	str	x0, [sp, #128]
  41314c:	ldr	x8, [sp, #128]
  413150:	cbz	x8, 41321c <safe_atollu@plt+0xbaec>
  413154:	ldr	x8, [sp, #128]
  413158:	ldrb	w9, [x8]
  41315c:	cmp	w9, #0x3d
  413160:	b.ne	41321c <safe_atollu@plt+0xbaec>  // b.any
  413164:	ldur	x0, [x29, #-56]
  413168:	ldur	x8, [x29, #-104]
  41316c:	ldr	x2, [x8]
  413170:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  413174:	add	x1, x1, #0xa48
  413178:	bl	406b40 <sd_bus_message_append@plt>
  41317c:	stur	w0, [x29, #-68]
  413180:	ldur	w9, [x29, #-68]
  413184:	cmp	w9, #0x0
  413188:	cset	w9, ge  // ge = tcont
  41318c:	tbnz	w9, #0, 413218 <safe_atollu@plt+0xbae8>
  413190:	mov	w8, #0x3                   	// #3
  413194:	str	w8, [sp, #124]
  413198:	ldur	w8, [x29, #-68]
  41319c:	str	w8, [sp, #120]
  4131a0:	str	wzr, [sp, #116]
  4131a4:	ldr	w0, [sp, #116]
  4131a8:	bl	4064d0 <log_get_max_level_realm@plt>
  4131ac:	ldr	w8, [sp, #124]
  4131b0:	and	w8, w8, #0x7
  4131b4:	cmp	w0, w8
  4131b8:	b.lt	4131e8 <safe_atollu@plt+0xbab8>  // b.tstop
  4131bc:	ldr	w8, [sp, #116]
  4131c0:	ldr	w9, [sp, #124]
  4131c4:	orr	w0, w9, w8, lsl #10
  4131c8:	ldr	w1, [sp, #120]
  4131cc:	ldr	x2, [sp, #72]
  4131d0:	mov	w3, #0x19aa                	// #6570
  4131d4:	ldr	x4, [sp, #64]
  4131d8:	ldr	x5, [sp, #56]
  4131dc:	bl	4064e0 <log_internal_realm@plt>
  4131e0:	str	w0, [sp, #32]
  4131e4:	b	4131fc <safe_atollu@plt+0xbacc>
  4131e8:	ldr	w0, [sp, #120]
  4131ec:	bl	4064f0 <abs@plt>
  4131f0:	mov	w8, wzr
  4131f4:	subs	w8, w8, w0, uxtb
  4131f8:	str	w8, [sp, #32]
  4131fc:	ldr	w8, [sp, #32]
  413200:	str	w8, [sp, #112]
  413204:	ldr	w8, [sp, #112]
  413208:	stur	w8, [x29, #-4]
  41320c:	mov	w8, #0x1                   	// #1
  413210:	stur	w8, [x29, #-72]
  413214:	b	4133d8 <safe_atollu@plt+0xbca8>
  413218:	b	41322c <safe_atollu@plt+0xbafc>
  41321c:	ldur	x8, [x29, #-104]
  413220:	add	x8, x8, #0x8
  413224:	stur	x8, [x29, #-104]
  413228:	b	413104 <safe_atollu@plt+0xb9d4>
  41322c:	ldur	x8, [x29, #-96]
  413230:	add	x8, x8, #0x8
  413234:	stur	x8, [x29, #-96]
  413238:	b	41301c <safe_atollu@plt+0xb8ec>
  41323c:	ldur	x0, [x29, #-56]
  413240:	bl	406c60 <sd_bus_message_close_container@plt>
  413244:	stur	w0, [x29, #-68]
  413248:	ldur	w8, [x29, #-68]
  41324c:	cmp	w8, #0x0
  413250:	cset	w8, ge  // ge = tcont
  413254:	tbnz	w8, #0, 4132e0 <safe_atollu@plt+0xbbb0>
  413258:	mov	w8, #0x3                   	// #3
  41325c:	str	w8, [sp, #108]
  413260:	ldur	w8, [x29, #-68]
  413264:	str	w8, [sp, #104]
  413268:	str	wzr, [sp, #100]
  41326c:	ldr	w0, [sp, #100]
  413270:	bl	4064d0 <log_get_max_level_realm@plt>
  413274:	ldr	w8, [sp, #108]
  413278:	and	w8, w8, #0x7
  41327c:	cmp	w0, w8
  413280:	b.lt	4132b0 <safe_atollu@plt+0xbb80>  // b.tstop
  413284:	ldr	w8, [sp, #100]
  413288:	ldr	w9, [sp, #108]
  41328c:	orr	w0, w9, w8, lsl #10
  413290:	ldr	w1, [sp, #104]
  413294:	ldr	x2, [sp, #72]
  413298:	mov	w3, #0x19b4                	// #6580
  41329c:	ldr	x4, [sp, #64]
  4132a0:	ldr	x5, [sp, #56]
  4132a4:	bl	4064e0 <log_internal_realm@plt>
  4132a8:	str	w0, [sp, #28]
  4132ac:	b	4132c4 <safe_atollu@plt+0xbb94>
  4132b0:	ldr	w0, [sp, #104]
  4132b4:	bl	4064f0 <abs@plt>
  4132b8:	mov	w8, wzr
  4132bc:	subs	w8, w8, w0, uxtb
  4132c0:	str	w8, [sp, #28]
  4132c4:	ldr	w8, [sp, #28]
  4132c8:	str	w8, [sp, #96]
  4132cc:	ldr	w8, [sp, #96]
  4132d0:	stur	w8, [x29, #-4]
  4132d4:	mov	w8, #0x1                   	// #1
  4132d8:	stur	w8, [x29, #-72]
  4132dc:	b	4133d8 <safe_atollu@plt+0xbca8>
  4132e0:	ldur	x0, [x29, #-64]
  4132e4:	ldur	x1, [x29, #-56]
  4132e8:	mov	x8, xzr
  4132ec:	mov	x2, x8
  4132f0:	sub	x3, x29, #0x30
  4132f4:	mov	x4, x8
  4132f8:	bl	406a00 <sd_bus_call@plt>
  4132fc:	stur	w0, [x29, #-68]
  413300:	ldur	w9, [x29, #-68]
  413304:	cmp	w9, #0x0
  413308:	cset	w9, ge  // ge = tcont
  41330c:	tbnz	w9, #0, 4133cc <safe_atollu@plt+0xbc9c>
  413310:	mov	w8, #0x3                   	// #3
  413314:	str	w8, [sp, #92]
  413318:	ldur	w8, [x29, #-68]
  41331c:	str	w8, [sp, #88]
  413320:	str	wzr, [sp, #84]
  413324:	ldr	w0, [sp, #84]
  413328:	bl	4064d0 <log_get_max_level_realm@plt>
  41332c:	ldr	w8, [sp, #92]
  413330:	and	w8, w8, #0x7
  413334:	cmp	w0, w8
  413338:	b.lt	41339c <safe_atollu@plt+0xbc6c>  // b.tstop
  41333c:	ldr	w8, [sp, #84]
  413340:	ldr	w9, [sp, #92]
  413344:	orr	w0, w9, w8, lsl #10
  413348:	ldr	w1, [sp, #88]
  41334c:	ldur	w8, [x29, #-68]
  413350:	sub	x10, x29, #0x30
  413354:	str	w0, [sp, #24]
  413358:	mov	x0, x10
  41335c:	str	w1, [sp, #20]
  413360:	mov	w1, w8
  413364:	bl	406610 <bus_error_message@plt>
  413368:	ldr	w8, [sp, #24]
  41336c:	str	x0, [sp, #8]
  413370:	mov	w0, w8
  413374:	ldr	w1, [sp, #20]
  413378:	ldr	x2, [sp, #72]
  41337c:	mov	w3, #0x19b8                	// #6584
  413380:	ldr	x4, [sp, #64]
  413384:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  413388:	add	x5, x5, #0xf06
  41338c:	ldr	x6, [sp, #8]
  413390:	bl	4064e0 <log_internal_realm@plt>
  413394:	str	w0, [sp, #4]
  413398:	b	4133b0 <safe_atollu@plt+0xbc80>
  41339c:	ldr	w0, [sp, #88]
  4133a0:	bl	4064f0 <abs@plt>
  4133a4:	mov	w8, wzr
  4133a8:	subs	w8, w8, w0, uxtb
  4133ac:	str	w8, [sp, #4]
  4133b0:	ldr	w8, [sp, #4]
  4133b4:	str	w8, [sp, #80]
  4133b8:	ldr	w8, [sp, #80]
  4133bc:	stur	w8, [x29, #-4]
  4133c0:	mov	w8, #0x1                   	// #1
  4133c4:	stur	w8, [x29, #-72]
  4133c8:	b	4133d8 <safe_atollu@plt+0xbca8>
  4133cc:	stur	wzr, [x29, #-4]
  4133d0:	mov	w8, #0x1                   	// #1
  4133d4:	stur	w8, [x29, #-72]
  4133d8:	sub	x0, x29, #0x38
  4133dc:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4133e0:	sub	x0, x29, #0x30
  4133e4:	bl	406620 <sd_bus_error_free@plt>
  4133e8:	ldur	w0, [x29, #-4]
  4133ec:	ldr	x28, [sp, #288]
  4133f0:	ldp	x29, x30, [sp, #272]
  4133f4:	add	sp, sp, #0x130
  4133f8:	ret
  4133fc:	sub	sp, sp, #0x50
  413400:	stp	x29, x30, [sp, #64]
  413404:	add	x29, sp, #0x40
  413408:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41340c:	add	x8, x8, #0x33c
  413410:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  413414:	add	x9, x9, #0xe41
  413418:	add	x9, x9, #0x3
  41341c:	stur	w0, [x29, #-8]
  413420:	stur	x1, [x29, #-16]
  413424:	stur	x2, [x29, #-24]
  413428:	ldr	w10, [x8]
  41342c:	str	x9, [sp, #16]
  413430:	cbz	w10, 4134e4 <safe_atollu@plt+0xbdb4>
  413434:	mov	w8, #0x3                   	// #3
  413438:	stur	w8, [x29, #-28]
  41343c:	mov	w8, #0x16                  	// #22
  413440:	movk	w8, #0x4000, lsl #16
  413444:	str	w8, [sp, #32]
  413448:	str	wzr, [sp, #28]
  41344c:	ldr	w0, [sp, #28]
  413450:	bl	4064d0 <log_get_max_level_realm@plt>
  413454:	ldur	w8, [x29, #-28]
  413458:	and	w8, w8, #0x7
  41345c:	cmp	w0, w8
  413460:	b.lt	4134bc <safe_atollu@plt+0xbd8c>  // b.tstop
  413464:	ldr	w8, [sp, #28]
  413468:	ldur	w9, [x29, #-28]
  41346c:	orr	w0, w9, w8, lsl #10
  413470:	ldr	w1, [sp, #32]
  413474:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413478:	add	x10, x10, #0x33c
  41347c:	ldr	w8, [x10]
  413480:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  413484:	add	x10, x10, #0x2a2
  413488:	adrp	x11, 43c000 <safe_atollu@plt+0x348d0>
  41348c:	add	x11, x11, #0xf54
  413490:	cmp	w8, #0x1
  413494:	csel	x6, x11, x10, eq  // eq = none
  413498:	ldr	x2, [sp, #16]
  41349c:	mov	w3, #0xe86                 	// #3718
  4134a0:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4134a4:	add	x4, x4, #0xf27
  4134a8:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  4134ac:	add	x5, x5, #0xf3c
  4134b0:	bl	4064e0 <log_internal_realm@plt>
  4134b4:	str	w0, [sp, #12]
  4134b8:	b	4134d0 <safe_atollu@plt+0xbda0>
  4134bc:	ldr	w0, [sp, #32]
  4134c0:	bl	4064f0 <abs@plt>
  4134c4:	mov	w8, wzr
  4134c8:	subs	w8, w8, w0, uxtb
  4134cc:	str	w8, [sp, #12]
  4134d0:	ldr	w8, [sp, #12]
  4134d4:	str	w8, [sp, #24]
  4134d8:	ldr	w8, [sp, #24]
  4134dc:	stur	w8, [x29, #-4]
  4134e0:	b	4134f8 <safe_atollu@plt+0xbdc8>
  4134e4:	ldur	w0, [x29, #-8]
  4134e8:	ldur	x1, [x29, #-16]
  4134ec:	ldur	x2, [x29, #-24]
  4134f0:	bl	413508 <safe_atollu@plt+0xbdd8>
  4134f4:	stur	w0, [x29, #-4]
  4134f8:	ldur	w0, [x29, #-4]
  4134fc:	ldp	x29, x30, [sp, #64]
  413500:	add	sp, sp, #0x50
  413504:	ret
  413508:	sub	sp, sp, #0xb0
  41350c:	stp	x29, x30, [sp, #160]
  413510:	add	x29, sp, #0xa0
  413514:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413518:	add	x8, x8, #0x31c
  41351c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  413520:	add	x9, x9, #0xe41
  413524:	add	x9, x9, #0x3
  413528:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  41352c:	add	x10, x10, #0xf85
  413530:	stur	w0, [x29, #-8]
  413534:	stur	x1, [x29, #-16]
  413538:	stur	x2, [x29, #-24]
  41353c:	str	x8, [sp, #48]
  413540:	str	x9, [sp, #40]
  413544:	str	x10, [sp, #32]
  413548:	ldur	x8, [x29, #-16]
  41354c:	cmp	x8, #0x0
  413550:	cset	w9, ne  // ne = any
  413554:	mov	w10, #0x1                   	// #1
  413558:	eor	w9, w9, #0x1
  41355c:	eor	w9, w9, w10
  413560:	eor	w9, w9, w10
  413564:	and	w9, w9, #0x1
  413568:	mov	w0, w9
  41356c:	sxtw	x8, w0
  413570:	cbz	x8, 413598 <safe_atollu@plt+0xbe68>
  413574:	mov	w8, wzr
  413578:	mov	w0, w8
  41357c:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  413580:	add	x1, x1, #0xed3
  413584:	ldr	x2, [sp, #40]
  413588:	mov	w3, #0xe19                 	// #3609
  41358c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  413590:	add	x4, x4, #0xf5d
  413594:	bl	406540 <log_assert_failed_realm@plt>
  413598:	ldur	x8, [x29, #-16]
  41359c:	ldr	x0, [x8]
  4135a0:	bl	41fa7c <safe_atollu@plt+0x1834c>
  4135a4:	stur	w0, [x29, #-28]
  4135a8:	ldur	w0, [x29, #-28]
  4135ac:	bl	42b43c <safe_atollu@plt+0x23d0c>
  4135b0:	stur	w0, [x29, #-32]
  4135b4:	ldur	w9, [x29, #-32]
  4135b8:	cmp	w9, #0x0
  4135bc:	cset	w9, ge  // ge = tcont
  4135c0:	tbnz	w9, #0, 4135d0 <safe_atollu@plt+0xbea0>
  4135c4:	ldur	w8, [x29, #-32]
  4135c8:	stur	w8, [x29, #-4]
  4135cc:	b	413bd8 <safe_atollu@plt+0xc4a8>
  4135d0:	ldr	x8, [sp, #48]
  4135d4:	ldr	w9, [x8]
  4135d8:	cmp	w9, #0x2
  4135dc:	b.lt	413604 <safe_atollu@plt+0xbed4>  // b.tstop
  4135e0:	bl	4065c0 <must_be_root@plt>
  4135e4:	stur	w0, [x29, #-32]
  4135e8:	ldur	w8, [x29, #-32]
  4135ec:	cmp	w8, #0x0
  4135f0:	cset	w8, ge  // ge = tcont
  4135f4:	tbnz	w8, #0, 413604 <safe_atollu@plt+0xbed4>
  4135f8:	ldur	w8, [x29, #-32]
  4135fc:	stur	w8, [x29, #-4]
  413600:	b	413bd8 <safe_atollu@plt+0xc4a8>
  413604:	bl	42be70 <safe_atollu@plt+0x24740>
  413608:	stur	w0, [x29, #-32]
  41360c:	ldur	w8, [x29, #-32]
  413610:	cmp	w8, #0x0
  413614:	cset	w8, ge  // ge = tcont
  413618:	tbnz	w8, #0, 413628 <safe_atollu@plt+0xbef8>
  41361c:	ldur	w8, [x29, #-32]
  413620:	stur	w8, [x29, #-4]
  413624:	b	413bd8 <safe_atollu@plt+0xc4a8>
  413628:	bl	42c028 <safe_atollu@plt+0x248f8>
  41362c:	stur	w0, [x29, #-32]
  413630:	ldur	w8, [x29, #-32]
  413634:	cmp	w8, #0x0
  413638:	cset	w8, ge  // ge = tcont
  41363c:	tbnz	w8, #0, 41364c <safe_atollu@plt+0xbf1c>
  413640:	ldur	w8, [x29, #-32]
  413644:	stur	w8, [x29, #-4]
  413648:	b	413bd8 <safe_atollu@plt+0xc4a8>
  41364c:	bl	42c1f0 <safe_atollu@plt+0x24ac0>
  413650:	stur	w0, [x29, #-32]
  413654:	ldur	w8, [x29, #-32]
  413658:	cmp	w8, #0x0
  41365c:	cset	w8, ge  // ge = tcont
  413660:	tbnz	w8, #0, 413670 <safe_atollu@plt+0xbf40>
  413664:	ldur	w8, [x29, #-32]
  413668:	stur	w8, [x29, #-4]
  41366c:	b	413bd8 <safe_atollu@plt+0xc4a8>
  413670:	ldur	w8, [x29, #-28]
  413674:	cmp	w8, #0x3
  413678:	b.ne	4136c0 <safe_atollu@plt+0xbf90>  // b.any
  41367c:	ldur	w8, [x29, #-8]
  413680:	cmp	w8, #0x1
  413684:	b.le	4136c0 <safe_atollu@plt+0xbf90>
  413688:	ldur	x8, [x29, #-16]
  41368c:	ldr	x0, [x8, #8]
  413690:	mov	w9, wzr
  413694:	and	w1, w9, #0x1
  413698:	bl	406680 <update_reboot_parameter_and_warn@plt>
  41369c:	stur	w0, [x29, #-32]
  4136a0:	ldur	w9, [x29, #-32]
  4136a4:	cmp	w9, #0x0
  4136a8:	cset	w9, ge  // ge = tcont
  4136ac:	tbnz	w9, #0, 4136bc <safe_atollu@plt+0xbf8c>
  4136b0:	ldur	w8, [x29, #-32]
  4136b4:	stur	w8, [x29, #-4]
  4136b8:	b	413bd8 <safe_atollu@plt+0xc4a8>
  4136bc:	b	413874 <safe_atollu@plt+0xc144>
  4136c0:	ldur	w8, [x29, #-28]
  4136c4:	cmp	w8, #0x4
  4136c8:	b.ne	41378c <safe_atollu@plt+0xc05c>  // b.any
  4136cc:	bl	42c3c0 <safe_atollu@plt+0x24c90>
  4136d0:	stur	w0, [x29, #-32]
  4136d4:	ldur	w8, [x29, #-32]
  4136d8:	cmp	w8, #0x0
  4136dc:	cset	w8, ge  // ge = tcont
  4136e0:	tbnz	w8, #0, 41376c <safe_atollu@plt+0xc03c>
  4136e4:	ldr	x8, [sp, #48]
  4136e8:	ldr	w9, [x8]
  4136ec:	cmp	w9, #0x1
  4136f0:	b.lt	41376c <safe_atollu@plt+0xc03c>  // b.tstop
  4136f4:	mov	w8, #0x5                   	// #5
  4136f8:	stur	w8, [x29, #-40]
  4136fc:	stur	wzr, [x29, #-44]
  413700:	stur	wzr, [x29, #-48]
  413704:	ldur	w0, [x29, #-48]
  413708:	bl	4064d0 <log_get_max_level_realm@plt>
  41370c:	ldur	w8, [x29, #-40]
  413710:	and	w8, w8, #0x7
  413714:	cmp	w0, w8
  413718:	b.lt	41374c <safe_atollu@plt+0xc01c>  // b.tstop
  41371c:	ldur	w8, [x29, #-48]
  413720:	ldur	w9, [x29, #-40]
  413724:	orr	w0, w9, w8, lsl #10
  413728:	ldur	w1, [x29, #-44]
  41372c:	ldr	x2, [sp, #40]
  413730:	mov	w3, #0xe3b                 	// #3643
  413734:	ldr	x4, [sp, #32]
  413738:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  41373c:	add	x5, x5, #0xf93
  413740:	bl	4064e0 <log_internal_realm@plt>
  413744:	str	w0, [sp, #28]
  413748:	b	413760 <safe_atollu@plt+0xc030>
  41374c:	ldur	w0, [x29, #-44]
  413750:	bl	4064f0 <abs@plt>
  413754:	mov	w8, wzr
  413758:	subs	w8, w8, w0, uxtb
  41375c:	str	w8, [sp, #28]
  413760:	ldr	w8, [sp, #28]
  413764:	stur	w8, [x29, #-52]
  413768:	b	413788 <safe_atollu@plt+0xc058>
  41376c:	ldur	w8, [x29, #-32]
  413770:	cmp	w8, #0x0
  413774:	cset	w8, ge  // ge = tcont
  413778:	tbnz	w8, #0, 413788 <safe_atollu@plt+0xc058>
  41377c:	ldur	w8, [x29, #-32]
  413780:	stur	w8, [x29, #-4]
  413784:	b	413bd8 <safe_atollu@plt+0xc4a8>
  413788:	b	413874 <safe_atollu@plt+0xc144>
  41378c:	ldur	w8, [x29, #-28]
  413790:	cmp	w8, #0x5
  413794:	b.ne	413874 <safe_atollu@plt+0xc144>  // b.any
  413798:	ldur	w8, [x29, #-8]
  41379c:	cmp	w8, #0x1
  4137a0:	b.le	413874 <safe_atollu@plt+0xc144>
  4137a4:	ldur	x8, [x29, #-16]
  4137a8:	ldr	x0, [x8, #8]
  4137ac:	sub	x1, x29, #0x35
  4137b0:	bl	406c70 <safe_atou8@plt>
  4137b4:	stur	w0, [x29, #-32]
  4137b8:	ldur	w9, [x29, #-32]
  4137bc:	cmp	w9, #0x0
  4137c0:	cset	w9, ge  // ge = tcont
  4137c4:	tbnz	w9, #0, 41384c <safe_atollu@plt+0xc11c>
  4137c8:	mov	w8, #0x3                   	// #3
  4137cc:	stur	w8, [x29, #-60]
  4137d0:	ldur	w8, [x29, #-32]
  4137d4:	stur	w8, [x29, #-64]
  4137d8:	stur	wzr, [x29, #-68]
  4137dc:	ldur	w0, [x29, #-68]
  4137e0:	bl	4064d0 <log_get_max_level_realm@plt>
  4137e4:	ldur	w8, [x29, #-60]
  4137e8:	and	w8, w8, #0x7
  4137ec:	cmp	w0, w8
  4137f0:	b.lt	413824 <safe_atollu@plt+0xc0f4>  // b.tstop
  4137f4:	ldur	w8, [x29, #-68]
  4137f8:	ldur	w9, [x29, #-60]
  4137fc:	orr	w0, w9, w8, lsl #10
  413800:	ldur	w1, [x29, #-64]
  413804:	ldr	x2, [sp, #40]
  413808:	mov	w3, #0xe48                 	// #3656
  41380c:	ldr	x4, [sp, #32]
  413810:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  413814:	add	x5, x5, #0xfc4
  413818:	bl	4064e0 <log_internal_realm@plt>
  41381c:	str	w0, [sp, #24]
  413820:	b	413838 <safe_atollu@plt+0xc108>
  413824:	ldur	w0, [x29, #-64]
  413828:	bl	4064f0 <abs@plt>
  41382c:	mov	w8, wzr
  413830:	subs	w8, w8, w0, uxtb
  413834:	str	w8, [sp, #24]
  413838:	ldr	w8, [sp, #24]
  41383c:	stur	w8, [x29, #-72]
  413840:	ldur	w8, [x29, #-72]
  413844:	stur	w8, [x29, #-4]
  413848:	b	413bd8 <safe_atollu@plt+0xc4a8>
  41384c:	ldurb	w0, [x29, #-53]
  413850:	bl	42cbfc <safe_atollu@plt+0x254cc>
  413854:	stur	w0, [x29, #-32]
  413858:	ldur	w8, [x29, #-32]
  41385c:	cmp	w8, #0x0
  413860:	cset	w8, ge  // ge = tcont
  413864:	tbnz	w8, #0, 413874 <safe_atollu@plt+0xc144>
  413868:	ldur	w8, [x29, #-32]
  41386c:	stur	w8, [x29, #-4]
  413870:	b	413bd8 <safe_atollu@plt+0xc4a8>
  413874:	mov	w8, #0x0                   	// #0
  413878:	sturb	w8, [x29, #-73]
  41387c:	ldur	w8, [x29, #-28]
  413880:	subs	w8, w8, #0x1
  413884:	cmp	w8, #0x2
  413888:	cset	w8, ls  // ls = plast
  41388c:	eor	w8, w8, #0x1
  413890:	tbnz	w8, #0, 4138a4 <safe_atollu@plt+0xc174>
  413894:	b	413898 <safe_atollu@plt+0xc168>
  413898:	mov	w8, #0x1                   	// #1
  41389c:	sturb	w8, [x29, #-73]
  4138a0:	b	4138a4 <safe_atollu@plt+0xc174>
  4138a4:	ldurb	w8, [x29, #-73]
  4138a8:	mov	w9, #0x1                   	// #1
  4138ac:	and	w8, w8, w9
  4138b0:	sturb	w8, [x29, #-74]
  4138b4:	ldurb	w8, [x29, #-74]
  4138b8:	and	w8, w8, #0x1
  4138bc:	sturb	w8, [x29, #-33]
  4138c0:	ldurb	w8, [x29, #-33]
  4138c4:	tbnz	w8, #0, 4138cc <safe_atollu@plt+0xc19c>
  4138c8:	b	4138ec <safe_atollu@plt+0xc1bc>
  4138cc:	ldr	x8, [sp, #48]
  4138d0:	ldr	w9, [x8]
  4138d4:	cmp	w9, #0x2
  4138d8:	b.lt	4138ec <safe_atollu@plt+0xc1bc>  // b.tstop
  4138dc:	ldur	w0, [x29, #-28]
  4138e0:	bl	42cda0 <safe_atollu@plt+0x25670>
  4138e4:	stur	w0, [x29, #-4]
  4138e8:	b	413bd8 <safe_atollu@plt+0xc4a8>
  4138ec:	ldr	x8, [sp, #48]
  4138f0:	ldr	w9, [x8]
  4138f4:	cmp	w9, #0x1
  4138f8:	b.lt	413968 <safe_atollu@plt+0xc238>  // b.tstop
  4138fc:	ldurb	w8, [x29, #-33]
  413900:	tbnz	w8, #0, 413950 <safe_atollu@plt+0xc220>
  413904:	mov	w8, #0x0                   	// #0
  413908:	sturb	w8, [x29, #-75]
  41390c:	ldur	w8, [x29, #-28]
  413910:	subs	w8, w8, #0x4
  413914:	mov	w9, #0x1                   	// #1
  413918:	cmp	w8, #0x1
  41391c:	cset	w8, ls  // ls = plast
  413920:	eor	w8, w8, w9
  413924:	tbnz	w8, #0, 413938 <safe_atollu@plt+0xc208>
  413928:	b	41392c <safe_atollu@plt+0xc1fc>
  41392c:	mov	w8, #0x1                   	// #1
  413930:	sturb	w8, [x29, #-75]
  413934:	b	413938 <safe_atollu@plt+0xc208>
  413938:	ldurb	w8, [x29, #-75]
  41393c:	and	w8, w8, #0x1
  413940:	sturb	w8, [x29, #-76]
  413944:	ldurb	w8, [x29, #-76]
  413948:	tbnz	w8, #0, 413950 <safe_atollu@plt+0xc220>
  41394c:	b	413968 <safe_atollu@plt+0xc238>
  413950:	ldur	w0, [x29, #-8]
  413954:	ldur	x1, [x29, #-16]
  413958:	ldur	x2, [x29, #-24]
  41395c:	bl	40e77c <safe_atollu@plt+0x704c>
  413960:	stur	w0, [x29, #-32]
  413964:	b	413ae0 <safe_atollu@plt+0xc3b0>
  413968:	mov	w8, #0x0                   	// #0
  41396c:	sturb	w8, [x29, #-77]
  413970:	ldur	w8, [x29, #-28]
  413974:	subs	w9, w8, #0x1
  413978:	cmp	w9, #0x2
  41397c:	str	w8, [sp, #20]
  413980:	b.ls	4139a4 <safe_atollu@plt+0xc274>  // b.plast
  413984:	b	413988 <safe_atollu@plt+0xc258>
  413988:	ldr	w8, [sp, #20]
  41398c:	subs	w9, w8, #0x6
  413990:	cmp	w9, #0x3
  413994:	cset	w9, ls  // ls = plast
  413998:	eor	w9, w9, #0x1
  41399c:	tbnz	w9, #0, 4139b0 <safe_atollu@plt+0xc280>
  4139a0:	b	4139a4 <safe_atollu@plt+0xc274>
  4139a4:	mov	w8, #0x1                   	// #1
  4139a8:	sturb	w8, [x29, #-77]
  4139ac:	b	4139b0 <safe_atollu@plt+0xc280>
  4139b0:	ldurb	w8, [x29, #-77]
  4139b4:	and	w8, w8, #0x1
  4139b8:	sturb	w8, [x29, #-78]
  4139bc:	ldurb	w8, [x29, #-78]
  4139c0:	tbnz	w8, #0, 4139c8 <safe_atollu@plt+0xc298>
  4139c4:	b	413a70 <safe_atollu@plt+0xc340>
  4139c8:	ldur	w0, [x29, #-28]
  4139cc:	bl	42d040 <safe_atollu@plt+0x25910>
  4139d0:	stur	w0, [x29, #-32]
  4139d4:	ldur	w8, [x29, #-32]
  4139d8:	cmp	w8, #0x0
  4139dc:	cset	w8, lt  // lt = tstop
  4139e0:	tbnz	w8, #0, 4139f0 <safe_atollu@plt+0xc2c0>
  4139e4:	ldur	w8, [x29, #-32]
  4139e8:	stur	w8, [x29, #-4]
  4139ec:	b	413bd8 <safe_atollu@plt+0xc4a8>
  4139f0:	mov	w8, #0x0                   	// #0
  4139f4:	sturb	w8, [x29, #-79]
  4139f8:	ldur	w8, [x29, #-32]
  4139fc:	mov	w9, #0xffffff8d            	// #-115
  413a00:	cmp	w8, w9
  413a04:	str	w8, [sp, #16]
  413a08:	b.eq	413a2c <safe_atollu@plt+0xc2fc>  // b.none
  413a0c:	b	413a10 <safe_atollu@plt+0xc2e0>
  413a10:	mov	w8, #0xffffffa1            	// #-95
  413a14:	ldr	w9, [sp, #16]
  413a18:	cmp	w9, w8
  413a1c:	cset	w8, eq  // eq = none
  413a20:	eor	w8, w8, #0x1
  413a24:	tbnz	w8, #0, 413a38 <safe_atollu@plt+0xc308>
  413a28:	b	413a2c <safe_atollu@plt+0xc2fc>
  413a2c:	mov	w8, #0x1                   	// #1
  413a30:	sturb	w8, [x29, #-79]
  413a34:	b	413a38 <safe_atollu@plt+0xc308>
  413a38:	ldurb	w8, [x29, #-79]
  413a3c:	and	w8, w8, #0x1
  413a40:	strb	w8, [sp, #80]
  413a44:	ldrb	w8, [sp, #80]
  413a48:	tbnz	w8, #0, 413a50 <safe_atollu@plt+0xc320>
  413a4c:	b	413a5c <safe_atollu@plt+0xc32c>
  413a50:	ldur	w8, [x29, #-32]
  413a54:	stur	w8, [x29, #-4]
  413a58:	b	413bd8 <safe_atollu@plt+0xc4a8>
  413a5c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413a60:	add	x8, x8, #0x341
  413a64:	mov	w9, #0x1                   	// #1
  413a68:	strb	w9, [x8]
  413a6c:	b	413acc <safe_atollu@plt+0xc39c>
  413a70:	mov	w8, #0x0                   	// #0
  413a74:	strb	w8, [sp, #79]
  413a78:	ldur	w8, [x29, #-28]
  413a7c:	subs	w8, w8, #0x4
  413a80:	mov	w9, #0x1                   	// #1
  413a84:	cmp	w8, #0x1
  413a88:	cset	w8, ls  // ls = plast
  413a8c:	eor	w8, w8, w9
  413a90:	tbnz	w8, #0, 413aa4 <safe_atollu@plt+0xc374>
  413a94:	b	413a98 <safe_atollu@plt+0xc368>
  413a98:	mov	w8, #0x1                   	// #1
  413a9c:	strb	w8, [sp, #79]
  413aa0:	b	413aa4 <safe_atollu@plt+0xc374>
  413aa4:	ldrb	w8, [sp, #79]
  413aa8:	and	w8, w8, #0x1
  413aac:	strb	w8, [sp, #78]
  413ab0:	ldrb	w8, [sp, #78]
  413ab4:	tbnz	w8, #0, 413abc <safe_atollu@plt+0xc38c>
  413ab8:	b	413acc <safe_atollu@plt+0xc39c>
  413abc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413ac0:	add	x8, x8, #0x341
  413ac4:	mov	w9, #0x1                   	// #1
  413ac8:	strb	w9, [x8]
  413acc:	ldur	w0, [x29, #-8]
  413ad0:	ldur	x1, [x29, #-16]
  413ad4:	ldur	x2, [x29, #-24]
  413ad8:	bl	40ed98 <safe_atollu@plt+0x7668>
  413adc:	stur	w0, [x29, #-32]
  413ae0:	ldurb	w8, [x29, #-33]
  413ae4:	tbnz	w8, #0, 413aec <safe_atollu@plt+0xc3bc>
  413ae8:	b	413bd0 <safe_atollu@plt+0xc4a0>
  413aec:	ldr	x8, [sp, #48]
  413af0:	ldr	w9, [x8]
  413af4:	cmp	w9, #0x2
  413af8:	b.ge	413bd0 <safe_atollu@plt+0xc4a0>  // b.tcont
  413afc:	mov	w8, #0x0                   	// #0
  413b00:	strb	w8, [sp, #77]
  413b04:	ldur	w8, [x29, #-32]
  413b08:	mov	w9, #0xffffff92            	// #-110
  413b0c:	cmp	w8, w9
  413b10:	str	w8, [sp, #12]
  413b14:	b.eq	413b38 <safe_atollu@plt+0xc408>  // b.none
  413b18:	b	413b1c <safe_atollu@plt+0xc3ec>
  413b1c:	mov	w8, #0xfffffffe            	// #-2
  413b20:	ldr	w9, [sp, #12]
  413b24:	cmp	w9, w8
  413b28:	cset	w8, eq  // eq = none
  413b2c:	eor	w8, w8, #0x1
  413b30:	tbnz	w8, #0, 413b44 <safe_atollu@plt+0xc414>
  413b34:	b	413b38 <safe_atollu@plt+0xc408>
  413b38:	mov	w8, #0x1                   	// #1
  413b3c:	strb	w8, [sp, #77]
  413b40:	b	413b44 <safe_atollu@plt+0xc414>
  413b44:	ldrb	w8, [sp, #77]
  413b48:	and	w8, w8, #0x1
  413b4c:	strb	w8, [sp, #76]
  413b50:	ldrb	w8, [sp, #76]
  413b54:	tbnz	w8, #0, 413b5c <safe_atollu@plt+0xc42c>
  413b58:	b	413bd0 <safe_atollu@plt+0xc4a0>
  413b5c:	mov	w8, #0x5                   	// #5
  413b60:	str	w8, [sp, #72]
  413b64:	str	wzr, [sp, #68]
  413b68:	str	wzr, [sp, #64]
  413b6c:	ldr	w0, [sp, #64]
  413b70:	bl	4064d0 <log_get_max_level_realm@plt>
  413b74:	ldr	w8, [sp, #72]
  413b78:	and	w8, w8, #0x7
  413b7c:	cmp	w0, w8
  413b80:	b.lt	413bb4 <safe_atollu@plt+0xc484>  // b.tstop
  413b84:	ldr	w8, [sp, #64]
  413b88:	ldr	w9, [sp, #72]
  413b8c:	orr	w0, w9, w8, lsl #10
  413b90:	ldr	w1, [sp, #68]
  413b94:	ldr	x2, [sp, #40]
  413b98:	mov	w3, #0xe7b                 	// #3707
  413b9c:	ldr	x4, [sp, #32]
  413ba0:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  413ba4:	add	x5, x5, #0xfd7
  413ba8:	bl	4064e0 <log_internal_realm@plt>
  413bac:	str	w0, [sp, #8]
  413bb0:	b	413bc8 <safe_atollu@plt+0xc498>
  413bb4:	ldr	w0, [sp, #68]
  413bb8:	bl	4064f0 <abs@plt>
  413bbc:	mov	w8, wzr
  413bc0:	subs	w8, w8, w0, uxtb
  413bc4:	str	w8, [sp, #8]
  413bc8:	ldr	w8, [sp, #8]
  413bcc:	str	w8, [sp, #60]
  413bd0:	ldur	w8, [x29, #-32]
  413bd4:	stur	w8, [x29, #-4]
  413bd8:	ldur	w0, [x29, #-4]
  413bdc:	ldp	x29, x30, [sp, #160]
  413be0:	add	sp, sp, #0xb0
  413be4:	ret
  413be8:	sub	sp, sp, #0xd0
  413bec:	stp	x29, x30, [sp, #192]
  413bf0:	add	x29, sp, #0xc0
  413bf4:	mov	x8, xzr
  413bf8:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  413bfc:	add	x9, x9, #0xe41
  413c00:	add	x9, x9, #0x3
  413c04:	stur	w0, [x29, #-8]
  413c08:	stur	x1, [x29, #-16]
  413c0c:	stur	x2, [x29, #-24]
  413c10:	stur	x8, [x29, #-32]
  413c14:	ldur	w10, [x29, #-8]
  413c18:	cmp	w10, #0x1
  413c1c:	str	x9, [sp, #64]
  413c20:	b.gt	413c44 <safe_atollu@plt+0xc514>
  413c24:	ldur	w0, [x29, #-8]
  413c28:	ldur	x1, [x29, #-16]
  413c2c:	ldur	x2, [x29, #-24]
  413c30:	bl	40e77c <safe_atollu@plt+0x704c>
  413c34:	stur	w0, [x29, #-4]
  413c38:	mov	w8, #0x1                   	// #1
  413c3c:	stur	w8, [x29, #-60]
  413c40:	b	413ef4 <safe_atollu@plt+0xc7c4>
  413c44:	mov	w0, #0x1                   	// #1
  413c48:	sub	x1, x29, #0x28
  413c4c:	bl	40c730 <safe_atollu@plt+0x5000>
  413c50:	stur	w0, [x29, #-52]
  413c54:	ldur	w8, [x29, #-52]
  413c58:	cmp	w8, #0x0
  413c5c:	cset	w8, ge  // ge = tcont
  413c60:	tbnz	w8, #0, 413c78 <safe_atollu@plt+0xc548>
  413c64:	ldur	w8, [x29, #-52]
  413c68:	stur	w8, [x29, #-4]
  413c6c:	mov	w8, #0x1                   	// #1
  413c70:	stur	w8, [x29, #-60]
  413c74:	b	413ef4 <safe_atollu@plt+0xc7c4>
  413c78:	bl	41f948 <safe_atollu@plt+0x18218>
  413c7c:	ldur	x0, [x29, #-40]
  413c80:	ldur	x8, [x29, #-16]
  413c84:	str	x0, [sp, #56]
  413c88:	mov	x0, x8
  413c8c:	mov	x1, #0x1                   	// #1
  413c90:	bl	4069a0 <strv_skip@plt>
  413c94:	ldr	x8, [sp, #56]
  413c98:	str	x0, [sp, #48]
  413c9c:	mov	x0, x8
  413ca0:	ldr	x1, [sp, #48]
  413ca4:	mov	x9, xzr
  413ca8:	mov	x2, x9
  413cac:	sub	x3, x29, #0x20
  413cb0:	mov	x4, x9
  413cb4:	bl	41b800 <safe_atollu@plt+0x140d0>
  413cb8:	stur	w0, [x29, #-52]
  413cbc:	ldur	w10, [x29, #-52]
  413cc0:	cmp	w10, #0x0
  413cc4:	cset	w10, ge  // ge = tcont
  413cc8:	tbnz	w10, #0, 413d5c <safe_atollu@plt+0xc62c>
  413ccc:	mov	w8, #0x3                   	// #3
  413cd0:	stur	w8, [x29, #-64]
  413cd4:	ldur	w8, [x29, #-52]
  413cd8:	stur	w8, [x29, #-68]
  413cdc:	stur	wzr, [x29, #-72]
  413ce0:	ldur	w0, [x29, #-72]
  413ce4:	bl	4064d0 <log_get_max_level_realm@plt>
  413ce8:	ldur	w8, [x29, #-64]
  413cec:	and	w8, w8, #0x7
  413cf0:	cmp	w0, w8
  413cf4:	b.lt	413d2c <safe_atollu@plt+0xc5fc>  // b.tstop
  413cf8:	ldur	w8, [x29, #-72]
  413cfc:	ldur	w9, [x29, #-64]
  413d00:	orr	w0, w9, w8, lsl #10
  413d04:	ldur	w1, [x29, #-68]
  413d08:	ldr	x2, [sp, #64]
  413d0c:	mov	w3, #0x1829                	// #6185
  413d10:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  413d14:	add	x4, x4, #0x6d7
  413d18:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  413d1c:	add	x5, x5, #0xac8
  413d20:	bl	4064e0 <log_internal_realm@plt>
  413d24:	str	w0, [sp, #44]
  413d28:	b	413d40 <safe_atollu@plt+0xc610>
  413d2c:	ldur	w0, [x29, #-68]
  413d30:	bl	4064f0 <abs@plt>
  413d34:	mov	w8, wzr
  413d38:	subs	w8, w8, w0, uxtb
  413d3c:	str	w8, [sp, #44]
  413d40:	ldr	w8, [sp, #44]
  413d44:	stur	w8, [x29, #-76]
  413d48:	ldur	w8, [x29, #-76]
  413d4c:	stur	w8, [x29, #-4]
  413d50:	mov	w8, #0x1                   	// #1
  413d54:	stur	w8, [x29, #-60]
  413d58:	b	413ef4 <safe_atollu@plt+0xc7c4>
  413d5c:	ldur	x8, [x29, #-32]
  413d60:	stur	x8, [x29, #-48]
  413d64:	ldur	x8, [x29, #-48]
  413d68:	mov	w9, #0x0                   	// #0
  413d6c:	str	w9, [sp, #40]
  413d70:	cbz	x8, 413d88 <safe_atollu@plt+0xc658>
  413d74:	ldur	x8, [x29, #-48]
  413d78:	ldr	x8, [x8]
  413d7c:	cmp	x8, #0x0
  413d80:	cset	w9, ne  // ne = any
  413d84:	str	w9, [sp, #40]
  413d88:	ldr	w8, [sp, #40]
  413d8c:	tbnz	w8, #0, 413d94 <safe_atollu@plt+0xc664>
  413d90:	b	413ee4 <safe_atollu@plt+0xc7b4>
  413d94:	add	x5, sp, #0x58
  413d98:	str	xzr, [sp, #88]
  413d9c:	str	xzr, [sp, #96]
  413da0:	str	xzr, [sp, #104]
  413da4:	ldur	x0, [x29, #-40]
  413da8:	ldur	x8, [x29, #-48]
  413dac:	ldr	x8, [x8]
  413db0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  413db4:	add	x1, x1, #0x888
  413db8:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  413dbc:	add	x2, x2, #0x8a1
  413dc0:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  413dc4:	add	x3, x3, #0x8bb
  413dc8:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  413dcc:	add	x4, x4, #0x6e4
  413dd0:	mov	x9, xzr
  413dd4:	mov	x6, x9
  413dd8:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  413ddc:	add	x7, x7, #0xa48
  413de0:	mov	x9, sp
  413de4:	str	x8, [x9]
  413de8:	bl	406600 <sd_bus_call_method@plt>
  413dec:	stur	w0, [x29, #-56]
  413df0:	ldur	w10, [x29, #-56]
  413df4:	cmp	w10, #0x0
  413df8:	cset	w10, ge  // ge = tcont
  413dfc:	tbnz	w10, #0, 413ecc <safe_atollu@plt+0xc79c>
  413e00:	mov	w8, #0x3                   	// #3
  413e04:	str	w8, [sp, #84]
  413e08:	ldur	w8, [x29, #-56]
  413e0c:	str	w8, [sp, #80]
  413e10:	str	wzr, [sp, #76]
  413e14:	ldr	w0, [sp, #76]
  413e18:	bl	4064d0 <log_get_max_level_realm@plt>
  413e1c:	ldr	w8, [sp, #84]
  413e20:	and	w8, w8, #0x7
  413e24:	cmp	w0, w8
  413e28:	b.lt	413ea0 <safe_atollu@plt+0xc770>  // b.tstop
  413e2c:	ldr	w8, [sp, #76]
  413e30:	ldr	w9, [sp, #84]
  413e34:	orr	w0, w9, w8, lsl #10
  413e38:	ldr	w1, [sp, #80]
  413e3c:	ldur	x10, [x29, #-48]
  413e40:	ldr	x6, [x10]
  413e44:	ldur	w8, [x29, #-56]
  413e48:	add	x10, sp, #0x58
  413e4c:	str	w0, [sp, #36]
  413e50:	mov	x0, x10
  413e54:	str	w1, [sp, #32]
  413e58:	mov	w1, w8
  413e5c:	str	x6, [sp, #24]
  413e60:	bl	406610 <bus_error_message@plt>
  413e64:	ldr	w8, [sp, #36]
  413e68:	str	x0, [sp, #16]
  413e6c:	mov	w0, w8
  413e70:	ldr	w1, [sp, #32]
  413e74:	ldr	x2, [sp, #64]
  413e78:	mov	w3, #0x1838                	// #6200
  413e7c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  413e80:	add	x4, x4, #0x6d7
  413e84:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  413e88:	add	x5, x5, #0x6f4
  413e8c:	ldr	x6, [sp, #24]
  413e90:	ldr	x7, [sp, #16]
  413e94:	bl	4064e0 <log_internal_realm@plt>
  413e98:	str	w0, [sp, #12]
  413e9c:	b	413eb4 <safe_atollu@plt+0xc784>
  413ea0:	ldr	w0, [sp, #80]
  413ea4:	bl	4064f0 <abs@plt>
  413ea8:	mov	w8, wzr
  413eac:	subs	w8, w8, w0, uxtb
  413eb0:	str	w8, [sp, #12]
  413eb4:	ldr	w8, [sp, #12]
  413eb8:	str	w8, [sp, #72]
  413ebc:	ldur	w8, [x29, #-52]
  413ec0:	cbnz	w8, 413ecc <safe_atollu@plt+0xc79c>
  413ec4:	ldur	w8, [x29, #-56]
  413ec8:	stur	w8, [x29, #-52]
  413ecc:	add	x0, sp, #0x58
  413ed0:	bl	406620 <sd_bus_error_free@plt>
  413ed4:	ldur	x8, [x29, #-48]
  413ed8:	add	x8, x8, #0x8
  413edc:	stur	x8, [x29, #-48]
  413ee0:	b	413d64 <safe_atollu@plt+0xc634>
  413ee4:	ldur	w8, [x29, #-52]
  413ee8:	stur	w8, [x29, #-4]
  413eec:	mov	w8, #0x1                   	// #1
  413ef0:	stur	w8, [x29, #-60]
  413ef4:	sub	x0, x29, #0x20
  413ef8:	bl	407dd8 <safe_atollu@plt+0x6a8>
  413efc:	ldur	w0, [x29, #-4]
  413f00:	ldp	x29, x30, [sp, #192]
  413f04:	add	sp, sp, #0xd0
  413f08:	ret
  413f0c:	stp	x29, x30, [sp, #-32]!
  413f10:	stp	x28, x19, [sp, #16]
  413f14:	mov	x29, sp
  413f18:	sub	sp, sp, #0x2e0
  413f1c:	mov	x19, sp
  413f20:	mov	x8, xzr
  413f24:	mov	w9, #0xffffffff            	// #-1
  413f28:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413f2c:	add	x10, x10, #0x318
  413f30:	mov	w11, #0x1                   	// #1
  413f34:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  413f38:	add	x12, x12, #0x68e
  413f3c:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  413f40:	add	x13, x13, #0x6c8
  413f44:	adrp	x14, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413f48:	add	x14, x14, #0x33c
  413f4c:	adrp	x15, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413f50:	add	x15, x15, #0x2d8
  413f54:	adrp	x16, 435000 <safe_atollu@plt+0x2d8d0>
  413f58:	add	x16, x16, #0xe41
  413f5c:	add	x16, x16, #0x3
  413f60:	adrp	x17, 43d000 <safe_atollu@plt+0x358d0>
  413f64:	add	x17, x17, #0x75d
  413f68:	adrp	x18, 439000 <safe_atollu@plt+0x318d0>
  413f6c:	add	x18, x18, #0x687
  413f70:	adrp	x3, 450000 <string_hash_ops@@SD_SHARED+0x20>
  413f74:	add	x3, x3, #0x384
  413f78:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  413f7c:	add	x4, x4, #0x1ab
  413f80:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  413f84:	add	x5, x5, #0x8fe
  413f88:	stur	w0, [x29, #-8]
  413f8c:	stur	x1, [x29, #-16]
  413f90:	stur	x2, [x29, #-24]
  413f94:	stur	x8, [x29, #-32]
  413f98:	ldur	x1, [x29, #-16]
  413f9c:	ldr	x1, [x1]
  413fa0:	stur	x1, [x29, #-40]
  413fa4:	stur	x8, [x29, #-48]
  413fa8:	stur	xzr, [x29, #-56]
  413fac:	stur	w9, [x29, #-60]
  413fb0:	ldrb	w9, [x10]
  413fb4:	and	w9, w9, w11
  413fb8:	sturb	w9, [x29, #-61]
  413fbc:	ldur	x8, [x29, #-16]
  413fc0:	ldr	x8, [x8, #8]
  413fc4:	str	x10, [x19, #224]
  413fc8:	str	x12, [x19, #216]
  413fcc:	str	x13, [x19, #208]
  413fd0:	str	x14, [x19, #200]
  413fd4:	str	x15, [x19, #192]
  413fd8:	str	x16, [x19, #184]
  413fdc:	str	x17, [x19, #176]
  413fe0:	str	x18, [x19, #168]
  413fe4:	str	x3, [x19, #160]
  413fe8:	str	x4, [x19, #152]
  413fec:	str	x5, [x19, #144]
  413ff0:	cbnz	x8, 414004 <safe_atollu@plt+0xc8d4>
  413ff4:	stur	wzr, [x29, #-4]
  413ff8:	mov	w8, #0x1                   	// #1
  413ffc:	stur	w8, [x29, #-72]
  414000:	b	414ffc <safe_atollu@plt+0xd8cc>
  414004:	ldur	x0, [x29, #-16]
  414008:	mov	x1, #0x1                   	// #1
  41400c:	bl	4069a0 <strv_skip@plt>
  414010:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  414014:	add	x8, x8, #0x720
  414018:	str	x0, [x19, #136]
  41401c:	mov	x0, x8
  414020:	ldr	x1, [x19, #136]
  414024:	sub	x2, x29, #0x20
  414028:	bl	42d72c <safe_atollu@plt+0x25ffc>
  41402c:	stur	w0, [x29, #-68]
  414030:	ldur	w9, [x29, #-68]
  414034:	cmp	w9, #0x0
  414038:	cset	w9, ge  // ge = tcont
  41403c:	tbnz	w9, #0, 414054 <safe_atollu@plt+0xc924>
  414040:	ldur	w8, [x29, #-68]
  414044:	stur	w8, [x29, #-4]
  414048:	mov	w8, #0x1                   	// #1
  41404c:	stur	w8, [x29, #-72]
  414050:	b	414ffc <safe_atollu@plt+0xd8cc>
  414054:	ldur	x0, [x29, #-40]
  414058:	ldur	x1, [x29, #-32]
  41405c:	bl	42d974 <safe_atollu@plt+0x26244>
  414060:	stur	w0, [x29, #-68]
  414064:	ldur	w8, [x29, #-68]
  414068:	cmp	w8, #0x0
  41406c:	cset	w8, ge  // ge = tcont
  414070:	tbnz	w8, #0, 414088 <safe_atollu@plt+0xc958>
  414074:	ldur	w8, [x29, #-68]
  414078:	stur	w8, [x29, #-4]
  41407c:	mov	w8, #0x1                   	// #1
  414080:	stur	w8, [x29, #-72]
  414084:	b	414ffc <safe_atollu@plt+0xd8cc>
  414088:	ldur	x0, [x29, #-32]
  41408c:	bl	40c9fc <safe_atollu@plt+0x52cc>
  414090:	tbnz	w0, #0, 414098 <safe_atollu@plt+0xc968>
  414094:	b	4140e4 <safe_atollu@plt+0xc9b4>
  414098:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41409c:	add	x8, x8, #0x349
  4140a0:	ldrb	w9, [x8]
  4140a4:	tbnz	w9, #0, 4140b4 <safe_atollu@plt+0xc984>
  4140a8:	bl	41ad04 <safe_atollu@plt+0x135d4>
  4140ac:	tbnz	w0, #0, 4140b4 <safe_atollu@plt+0xc984>
  4140b0:	b	4140c4 <safe_atollu@plt+0xc994>
  4140b4:	stur	wzr, [x29, #-4]
  4140b8:	mov	w8, #0x1                   	// #1
  4140bc:	stur	w8, [x29, #-72]
  4140c0:	b	414ffc <safe_atollu@plt+0xd8cc>
  4140c4:	ldur	w0, [x29, #-8]
  4140c8:	ldur	x1, [x29, #-16]
  4140cc:	ldur	x2, [x29, #-24]
  4140d0:	bl	411748 <safe_atollu@plt+0xa018>
  4140d4:	stur	w0, [x29, #-4]
  4140d8:	mov	w8, #0x1                   	// #1
  4140dc:	stur	w8, [x29, #-72]
  4140e0:	b	414ffc <safe_atollu@plt+0xd8cc>
  4140e4:	ldur	x0, [x29, #-40]
  4140e8:	ldr	x1, [x19, #216]
  4140ec:	bl	4066f0 <strcmp@plt>
  4140f0:	cbnz	w0, 41412c <safe_atollu@plt+0xc9fc>
  4140f4:	ldur	x0, [x29, #-32]
  4140f8:	mov	w8, #0x1                   	// #1
  4140fc:	and	w1, w8, #0x1
  414100:	bl	42e3b4 <safe_atollu@plt+0x26c84>
  414104:	stur	w0, [x29, #-68]
  414108:	ldur	w8, [x29, #-68]
  41410c:	cmp	w8, #0x0
  414110:	cset	w8, ge  // ge = tcont
  414114:	tbnz	w8, #0, 41412c <safe_atollu@plt+0xc9fc>
  414118:	ldur	w8, [x29, #-68]
  41411c:	stur	w8, [x29, #-4]
  414120:	mov	w8, #0x1                   	// #1
  414124:	stur	w8, [x29, #-72]
  414128:	b	414ffc <safe_atollu@plt+0xd8cc>
  41412c:	ldur	x0, [x29, #-40]
  414130:	ldr	x1, [x19, #208]
  414134:	bl	4066f0 <strcmp@plt>
  414138:	cbnz	w0, 41416c <safe_atollu@plt+0xca3c>
  41413c:	ldur	x0, [x29, #-32]
  414140:	bl	42e5b4 <safe_atollu@plt+0x26e84>
  414144:	stur	w0, [x29, #-68]
  414148:	ldur	w8, [x29, #-68]
  41414c:	cmp	w8, #0x0
  414150:	cset	w8, ge  // ge = tcont
  414154:	tbnz	w8, #0, 41416c <safe_atollu@plt+0xca3c>
  414158:	ldur	w8, [x29, #-68]
  41415c:	stur	w8, [x29, #-4]
  414160:	mov	w8, #0x1                   	// #1
  414164:	stur	w8, [x29, #-72]
  414168:	b	414ffc <safe_atollu@plt+0xd8cc>
  41416c:	bl	41ad04 <safe_atollu@plt+0x135d4>
  414170:	tbnz	w0, #0, 414178 <safe_atollu@plt+0xca48>
  414174:	b	4143e8 <safe_atollu@plt+0xccb8>
  414178:	bl	42e7e4 <safe_atollu@plt+0x270b4>
  41417c:	stur	w0, [x29, #-76]
  414180:	ldur	x0, [x29, #-40]
  414184:	ldr	x1, [x19, #168]
  414188:	bl	4066f0 <strcmp@plt>
  41418c:	cbnz	w0, 4141c4 <safe_atollu@plt+0xca94>
  414190:	ldr	x8, [x19, #200]
  414194:	ldr	w0, [x8]
  414198:	ldur	w1, [x29, #-76]
  41419c:	ldr	x9, [x19, #192]
  4141a0:	ldr	x2, [x9]
  4141a4:	ldur	x3, [x29, #-32]
  4141a8:	sub	x4, x29, #0x30
  4141ac:	sub	x5, x29, #0x38
  4141b0:	bl	406c80 <unit_file_enable@plt>
  4141b4:	stur	w0, [x29, #-68]
  4141b8:	ldur	w10, [x29, #-68]
  4141bc:	stur	w10, [x29, #-60]
  4141c0:	b	4143ac <safe_atollu@plt+0xcc7c>
  4141c4:	ldur	x0, [x29, #-40]
  4141c8:	ldr	x1, [x19, #216]
  4141cc:	bl	4066f0 <strcmp@plt>
  4141d0:	cbnz	w0, 414200 <safe_atollu@plt+0xcad0>
  4141d4:	ldr	x8, [x19, #200]
  4141d8:	ldr	w0, [x8]
  4141dc:	ldur	w1, [x29, #-76]
  4141e0:	ldr	x9, [x19, #192]
  4141e4:	ldr	x2, [x9]
  4141e8:	ldur	x3, [x29, #-32]
  4141ec:	sub	x4, x29, #0x30
  4141f0:	sub	x5, x29, #0x38
  4141f4:	bl	406c90 <unit_file_disable@plt>
  4141f8:	stur	w0, [x29, #-68]
  4141fc:	b	4143ac <safe_atollu@plt+0xcc7c>
  414200:	ldur	x0, [x29, #-40]
  414204:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  414208:	add	x1, x1, #0x6a1
  41420c:	bl	4066f0 <strcmp@plt>
  414210:	cbnz	w0, 414248 <safe_atollu@plt+0xcb18>
  414214:	ldr	x8, [x19, #200]
  414218:	ldr	w0, [x8]
  41421c:	ldur	w1, [x29, #-76]
  414220:	ldr	x9, [x19, #192]
  414224:	ldr	x2, [x9]
  414228:	ldur	x3, [x29, #-32]
  41422c:	sub	x4, x29, #0x30
  414230:	sub	x5, x29, #0x38
  414234:	bl	406ca0 <unit_file_reenable@plt>
  414238:	stur	w0, [x29, #-68]
  41423c:	ldur	w10, [x29, #-68]
  414240:	stur	w10, [x29, #-60]
  414244:	b	4143ac <safe_atollu@plt+0xcc7c>
  414248:	ldur	x0, [x29, #-40]
  41424c:	ldr	x1, [x19, #208]
  414250:	bl	4066f0 <strcmp@plt>
  414254:	cbnz	w0, 414284 <safe_atollu@plt+0xcb54>
  414258:	ldr	x8, [x19, #200]
  41425c:	ldr	w0, [x8]
  414260:	ldur	w1, [x29, #-76]
  414264:	ldr	x9, [x19, #192]
  414268:	ldr	x2, [x9]
  41426c:	ldur	x3, [x29, #-32]
  414270:	sub	x4, x29, #0x30
  414274:	sub	x5, x29, #0x38
  414278:	bl	406cb0 <unit_file_link@plt>
  41427c:	stur	w0, [x29, #-68]
  414280:	b	4143ac <safe_atollu@plt+0xcc7c>
  414284:	ldur	x0, [x29, #-40]
  414288:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41428c:	add	x1, x1, #0x6aa
  414290:	bl	4066f0 <strcmp@plt>
  414294:	cbnz	w0, 4142cc <safe_atollu@plt+0xcb9c>
  414298:	ldr	x8, [x19, #200]
  41429c:	ldr	w0, [x8]
  4142a0:	ldur	w1, [x29, #-76]
  4142a4:	ldr	x9, [x19, #192]
  4142a8:	ldr	x2, [x9]
  4142ac:	ldur	x3, [x29, #-32]
  4142b0:	ldr	x10, [x19, #160]
  4142b4:	ldr	w4, [x10]
  4142b8:	sub	x5, x29, #0x30
  4142bc:	sub	x6, x29, #0x38
  4142c0:	bl	406cc0 <unit_file_preset@plt>
  4142c4:	stur	w0, [x29, #-68]
  4142c8:	b	4143ac <safe_atollu@plt+0xcc7c>
  4142cc:	ldur	x0, [x29, #-40]
  4142d0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4142d4:	add	x1, x1, #0x6bc
  4142d8:	bl	4066f0 <strcmp@plt>
  4142dc:	cbnz	w0, 41430c <safe_atollu@plt+0xcbdc>
  4142e0:	ldr	x8, [x19, #200]
  4142e4:	ldr	w0, [x8]
  4142e8:	ldur	w1, [x29, #-76]
  4142ec:	ldr	x9, [x19, #192]
  4142f0:	ldr	x2, [x9]
  4142f4:	ldur	x3, [x29, #-32]
  4142f8:	sub	x4, x29, #0x30
  4142fc:	sub	x5, x29, #0x38
  414300:	bl	406cd0 <unit_file_mask@plt>
  414304:	stur	w0, [x29, #-68]
  414308:	b	4143ac <safe_atollu@plt+0xcc7c>
  41430c:	ldur	x0, [x29, #-40]
  414310:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  414314:	add	x1, x1, #0x6c1
  414318:	bl	4066f0 <strcmp@plt>
  41431c:	cbnz	w0, 41434c <safe_atollu@plt+0xcc1c>
  414320:	ldr	x8, [x19, #200]
  414324:	ldr	w0, [x8]
  414328:	ldur	w1, [x29, #-76]
  41432c:	ldr	x9, [x19, #192]
  414330:	ldr	x2, [x9]
  414334:	ldur	x3, [x29, #-32]
  414338:	sub	x4, x29, #0x30
  41433c:	sub	x5, x29, #0x38
  414340:	bl	406ce0 <unit_file_unmask@plt>
  414344:	stur	w0, [x29, #-68]
  414348:	b	4143ac <safe_atollu@plt+0xcc7c>
  41434c:	ldur	x0, [x29, #-40]
  414350:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  414354:	add	x1, x1, #0x6cd
  414358:	bl	4066f0 <strcmp@plt>
  41435c:	cbnz	w0, 414388 <safe_atollu@plt+0xcc58>
  414360:	ldr	x8, [x19, #200]
  414364:	ldr	w0, [x8]
  414368:	ldr	x9, [x19, #192]
  41436c:	ldr	x1, [x9]
  414370:	ldur	x2, [x29, #-32]
  414374:	sub	x3, x29, #0x30
  414378:	sub	x4, x29, #0x38
  41437c:	bl	406cf0 <unit_file_revert@plt>
  414380:	stur	w0, [x29, #-68]
  414384:	b	4143ac <safe_atollu@plt+0xcc7c>
  414388:	mov	w8, wzr
  41438c:	mov	w0, w8
  414390:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  414394:	add	x1, x1, #0x72a
  414398:	ldr	x2, [x19, #184]
  41439c:	mov	w3, #0x1b02                	// #6914
  4143a0:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  4143a4:	add	x4, x4, #0x737
  4143a8:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  4143ac:	ldur	w0, [x29, #-68]
  4143b0:	ldur	x1, [x29, #-40]
  4143b4:	ldur	x2, [x29, #-48]
  4143b8:	ldur	x3, [x29, #-56]
  4143bc:	ldr	x8, [x19, #224]
  4143c0:	ldrb	w9, [x8]
  4143c4:	and	w4, w9, #0x1
  4143c8:	bl	406d00 <unit_file_dump_changes@plt>
  4143cc:	ldur	w9, [x29, #-68]
  4143d0:	cmp	w9, #0x0
  4143d4:	cset	w9, ge  // ge = tcont
  4143d8:	tbnz	w9, #0, 4143e0 <safe_atollu@plt+0xccb0>
  4143dc:	b	414fe0 <safe_atollu@plt+0xd8b0>
  4143e0:	stur	wzr, [x29, #-68]
  4143e4:	b	414dbc <safe_atollu@plt+0xd68c>
  4143e8:	mov	x8, xzr
  4143ec:	stur	x8, [x29, #-88]
  4143f0:	stur	x8, [x29, #-96]
  4143f4:	stur	xzr, [x29, #-120]
  4143f8:	stur	xzr, [x29, #-112]
  4143fc:	stur	xzr, [x29, #-104]
  414400:	mov	w9, #0x0                   	// #0
  414404:	sturb	w9, [x29, #-121]
  414408:	mov	w10, #0x1                   	// #1
  41440c:	sturb	w10, [x29, #-122]
  414410:	sturb	w10, [x29, #-123]
  414414:	sturb	w9, [x29, #-124]
  414418:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41441c:	add	x8, x8, #0x228
  414420:	ldr	q0, [x8]
  414424:	sub	x0, x29, #0xb0
  414428:	stur	q0, [x29, #-176]
  41442c:	ldr	x8, [x8, #16]
  414430:	stur	x8, [x29, #-160]
  414434:	ldur	x1, [x29, #-40]
  414438:	bl	406ab0 <strv_find@plt>
  41443c:	cbz	x0, 4145cc <safe_atollu@plt+0xce9c>
  414440:	add	x8, x19, #0x1c0
  414444:	mov	x0, x8
  414448:	mov	w9, wzr
  41444c:	mov	w1, w9
  414450:	mov	x2, #0x68                  	// #104
  414454:	str	x8, [x19, #128]
  414458:	bl	406b90 <memset@plt>
  41445c:	ldr	x8, [x19, #200]
  414460:	ldr	w1, [x8]
  414464:	ldr	x10, [x19, #192]
  414468:	ldr	x3, [x10]
  41446c:	ldr	x0, [x19, #128]
  414470:	mov	w9, wzr
  414474:	mov	w2, w9
  414478:	bl	406ba0 <lookup_paths_init@plt>
  41447c:	stur	w0, [x29, #-68]
  414480:	ldur	w9, [x29, #-68]
  414484:	cmp	w9, #0x0
  414488:	cset	w9, ge  // ge = tcont
  41448c:	tbnz	w9, #0, 4144a4 <safe_atollu@plt+0xcd74>
  414490:	ldur	w8, [x29, #-68]
  414494:	stur	w8, [x29, #-4]
  414498:	mov	w8, #0x1                   	// #1
  41449c:	stur	w8, [x29, #-72]
  4144a0:	b	4145ac <safe_atollu@plt+0xce7c>
  4144a4:	ldur	x8, [x29, #-32]
  4144a8:	stur	x8, [x29, #-184]
  4144ac:	ldur	x8, [x29, #-184]
  4144b0:	mov	w9, #0x0                   	// #0
  4144b4:	str	w9, [x19, #124]
  4144b8:	cbz	x8, 4144d0 <safe_atollu@plt+0xcda0>
  4144bc:	ldur	x8, [x29, #-184]
  4144c0:	ldr	x8, [x8]
  4144c4:	cmp	x8, #0x0
  4144c8:	cset	w9, ne  // ne = any
  4144cc:	str	w9, [x19, #124]
  4144d0:	ldr	w8, [x19, #124]
  4144d4:	tbnz	w8, #0, 4144dc <safe_atollu@plt+0xcdac>
  4144d8:	b	4145a8 <safe_atollu@plt+0xce78>
  4144dc:	ldur	x8, [x29, #-184]
  4144e0:	ldr	x1, [x8]
  4144e4:	add	x0, x19, #0x1c0
  4144e8:	bl	42e820 <safe_atollu@plt+0x270f0>
  4144ec:	stur	w0, [x29, #-68]
  4144f0:	ldur	w9, [x29, #-68]
  4144f4:	cmp	w9, #0x0
  4144f8:	cset	w9, ge  // ge = tcont
  4144fc:	tbnz	w9, #0, 414514 <safe_atollu@plt+0xcde4>
  414500:	ldur	w8, [x29, #-68]
  414504:	stur	w8, [x29, #-4]
  414508:	mov	w8, #0x1                   	// #1
  41450c:	stur	w8, [x29, #-72]
  414510:	b	4145ac <safe_atollu@plt+0xce7c>
  414514:	ldur	w8, [x29, #-68]
  414518:	cbnz	w8, 414598 <safe_atollu@plt+0xce68>
  41451c:	mov	w8, #0x5                   	// #5
  414520:	str	w8, [x19, #444]
  414524:	str	wzr, [x19, #440]
  414528:	str	wzr, [x19, #436]
  41452c:	ldr	w0, [x19, #436]
  414530:	bl	4064d0 <log_get_max_level_realm@plt>
  414534:	ldr	w8, [x19, #444]
  414538:	and	w8, w8, #0x7
  41453c:	cmp	w0, w8
  414540:	b.lt	41457c <safe_atollu@plt+0xce4c>  // b.tstop
  414544:	ldr	w8, [x19, #436]
  414548:	ldr	w9, [x19, #444]
  41454c:	orr	w0, w9, w8, lsl #10
  414550:	ldr	w1, [x19, #440]
  414554:	ldur	x10, [x29, #-184]
  414558:	ldr	x6, [x10]
  41455c:	ldr	x2, [x19, #184]
  414560:	mov	w3, #0x1b1d                	// #6941
  414564:	ldr	x4, [x19, #176]
  414568:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  41456c:	add	x5, x5, #0x769
  414570:	bl	4064e0 <log_internal_realm@plt>
  414574:	str	w0, [x19, #120]
  414578:	b	414590 <safe_atollu@plt+0xce60>
  41457c:	ldr	w0, [x19, #440]
  414580:	bl	4064f0 <abs@plt>
  414584:	mov	w8, wzr
  414588:	subs	w8, w8, w0, uxtb
  41458c:	str	w8, [x19, #120]
  414590:	ldr	w8, [x19, #120]
  414594:	str	w8, [x19, #432]
  414598:	ldur	x8, [x29, #-184]
  41459c:	add	x8, x8, #0x8
  4145a0:	stur	x8, [x29, #-184]
  4145a4:	b	4144ac <safe_atollu@plt+0xcd7c>
  4145a8:	stur	wzr, [x29, #-72]
  4145ac:	add	x0, x19, #0x1c0
  4145b0:	bl	406bd0 <lookup_paths_free@plt>
  4145b4:	ldur	w8, [x29, #-72]
  4145b8:	cmp	w8, #0x0
  4145bc:	cset	w8, eq  // eq = none
  4145c0:	eor	w8, w8, #0x1
  4145c4:	tbnz	w8, #0, 414d84 <safe_atollu@plt+0xd654>
  4145c8:	b	4145cc <safe_atollu@plt+0xce9c>
  4145cc:	mov	w0, #0x1                   	// #1
  4145d0:	sub	x1, x29, #0x90
  4145d4:	bl	40c730 <safe_atollu@plt+0x5000>
  4145d8:	stur	w0, [x29, #-68]
  4145dc:	ldur	w8, [x29, #-68]
  4145e0:	cmp	w8, #0x0
  4145e4:	cset	w8, ge  // ge = tcont
  4145e8:	tbnz	w8, #0, 414600 <safe_atollu@plt+0xced0>
  4145ec:	ldur	w8, [x29, #-68]
  4145f0:	stur	w8, [x29, #-4]
  4145f4:	mov	w8, #0x1                   	// #1
  4145f8:	stur	w8, [x29, #-72]
  4145fc:	b	414d84 <safe_atollu@plt+0xd654>
  414600:	bl	41f948 <safe_atollu@plt+0x18218>
  414604:	ldur	x0, [x29, #-40]
  414608:	ldr	x1, [x19, #168]
  41460c:	bl	4066f0 <strcmp@plt>
  414610:	cbnz	w0, 41462c <safe_atollu@plt+0xcefc>
  414614:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  414618:	add	x8, x8, #0x794
  41461c:	stur	x8, [x29, #-136]
  414620:	mov	w9, #0x1                   	// #1
  414624:	sturb	w9, [x29, #-121]
  414628:	b	414798 <safe_atollu@plt+0xd068>
  41462c:	ldur	x0, [x29, #-40]
  414630:	ldr	x1, [x19, #216]
  414634:	bl	4066f0 <strcmp@plt>
  414638:	cbnz	w0, 414654 <safe_atollu@plt+0xcf24>
  41463c:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  414640:	add	x8, x8, #0x7a4
  414644:	stur	x8, [x29, #-136]
  414648:	mov	w9, #0x0                   	// #0
  41464c:	sturb	w9, [x29, #-123]
  414650:	b	414798 <safe_atollu@plt+0xd068>
  414654:	ldur	x0, [x29, #-40]
  414658:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41465c:	add	x1, x1, #0x6a1
  414660:	bl	4066f0 <strcmp@plt>
  414664:	cbnz	w0, 414680 <safe_atollu@plt+0xcf50>
  414668:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  41466c:	add	x8, x8, #0x7b5
  414670:	stur	x8, [x29, #-136]
  414674:	mov	w9, #0x1                   	// #1
  414678:	sturb	w9, [x29, #-121]
  41467c:	b	414798 <safe_atollu@plt+0xd068>
  414680:	ldur	x0, [x29, #-40]
  414684:	ldr	x1, [x19, #208]
  414688:	bl	4066f0 <strcmp@plt>
  41468c:	cbnz	w0, 4146a0 <safe_atollu@plt+0xcf70>
  414690:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  414694:	add	x8, x8, #0x7c7
  414698:	stur	x8, [x29, #-136]
  41469c:	b	414798 <safe_atollu@plt+0xd068>
  4146a0:	ldur	x0, [x29, #-40]
  4146a4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4146a8:	add	x1, x1, #0x6aa
  4146ac:	bl	4066f0 <strcmp@plt>
  4146b0:	cbnz	w0, 4146f4 <safe_atollu@plt+0xcfc4>
  4146b4:	ldr	x8, [x19, #160]
  4146b8:	ldr	w9, [x8]
  4146bc:	cbz	w9, 4146d8 <safe_atollu@plt+0xcfa8>
  4146c0:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  4146c4:	add	x8, x8, #0x7d5
  4146c8:	stur	x8, [x29, #-136]
  4146cc:	mov	w9, #0x1                   	// #1
  4146d0:	sturb	w9, [x29, #-124]
  4146d4:	b	4146e4 <safe_atollu@plt+0xcfb4>
  4146d8:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  4146dc:	add	x8, x8, #0x7ed
  4146e0:	stur	x8, [x29, #-136]
  4146e4:	mov	w8, #0x1                   	// #1
  4146e8:	sturb	w8, [x29, #-121]
  4146ec:	sturb	w8, [x29, #-61]
  4146f0:	b	414798 <safe_atollu@plt+0xd068>
  4146f4:	ldur	x0, [x29, #-40]
  4146f8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4146fc:	add	x1, x1, #0x6bc
  414700:	bl	4066f0 <strcmp@plt>
  414704:	cbnz	w0, 414718 <safe_atollu@plt+0xcfe8>
  414708:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  41470c:	add	x8, x8, #0x7fd
  414710:	stur	x8, [x29, #-136]
  414714:	b	414798 <safe_atollu@plt+0xd068>
  414718:	ldur	x0, [x29, #-40]
  41471c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  414720:	add	x1, x1, #0x6c1
  414724:	bl	4066f0 <strcmp@plt>
  414728:	cbnz	w0, 414744 <safe_atollu@plt+0xd014>
  41472c:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  414730:	add	x8, x8, #0x80b
  414734:	stur	x8, [x29, #-136]
  414738:	mov	w9, #0x0                   	// #0
  41473c:	sturb	w9, [x29, #-123]
  414740:	b	414798 <safe_atollu@plt+0xd068>
  414744:	ldur	x0, [x29, #-40]
  414748:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41474c:	add	x1, x1, #0x6cd
  414750:	bl	4066f0 <strcmp@plt>
  414754:	cbnz	w0, 414774 <safe_atollu@plt+0xd044>
  414758:	adrp	x8, 43d000 <safe_atollu@plt+0x358d0>
  41475c:	add	x8, x8, #0x81b
  414760:	stur	x8, [x29, #-136]
  414764:	mov	w9, #0x0                   	// #0
  414768:	sturb	w9, [x29, #-123]
  41476c:	sturb	w9, [x29, #-122]
  414770:	b	414798 <safe_atollu@plt+0xd068>
  414774:	mov	w8, wzr
  414778:	mov	w0, w8
  41477c:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  414780:	add	x1, x1, #0x72a
  414784:	ldr	x2, [x19, #184]
  414788:	mov	w3, #0x1b45                	// #6981
  41478c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  414790:	add	x4, x4, #0x737
  414794:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  414798:	ldur	x0, [x29, #-144]
  41479c:	ldur	x5, [x29, #-136]
  4147a0:	sub	x1, x29, #0x60
  4147a4:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  4147a8:	add	x2, x2, #0x888
  4147ac:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4147b0:	add	x3, x3, #0x8a1
  4147b4:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  4147b8:	add	x4, x4, #0x8bb
  4147bc:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  4147c0:	stur	w0, [x29, #-68]
  4147c4:	ldur	w8, [x29, #-68]
  4147c8:	cmp	w8, #0x0
  4147cc:	cset	w8, ge  // ge = tcont
  4147d0:	tbnz	w8, #0, 41485c <safe_atollu@plt+0xd12c>
  4147d4:	mov	w8, #0x3                   	// #3
  4147d8:	str	w8, [x19, #428]
  4147dc:	ldur	w8, [x29, #-68]
  4147e0:	str	w8, [x19, #424]
  4147e4:	str	wzr, [x19, #420]
  4147e8:	ldr	w0, [x19, #420]
  4147ec:	bl	4064d0 <log_get_max_level_realm@plt>
  4147f0:	ldr	w8, [x19, #428]
  4147f4:	and	w8, w8, #0x7
  4147f8:	cmp	w0, w8
  4147fc:	b.lt	41482c <safe_atollu@plt+0xd0fc>  // b.tstop
  414800:	ldr	w8, [x19, #420]
  414804:	ldr	w9, [x19, #428]
  414808:	orr	w0, w9, w8, lsl #10
  41480c:	ldr	w1, [x19, #424]
  414810:	ldr	x2, [x19, #184]
  414814:	mov	w3, #0x1b4f                	// #6991
  414818:	ldr	x4, [x19, #176]
  41481c:	ldr	x5, [x19, #144]
  414820:	bl	4064e0 <log_internal_realm@plt>
  414824:	str	w0, [x19, #116]
  414828:	b	414840 <safe_atollu@plt+0xd110>
  41482c:	ldr	w0, [x19, #424]
  414830:	bl	4064f0 <abs@plt>
  414834:	mov	w8, wzr
  414838:	subs	w8, w8, w0, uxtb
  41483c:	str	w8, [x19, #116]
  414840:	ldr	w8, [x19, #116]
  414844:	str	w8, [x19, #416]
  414848:	ldr	w8, [x19, #416]
  41484c:	stur	w8, [x29, #-4]
  414850:	mov	w8, #0x1                   	// #1
  414854:	stur	w8, [x29, #-72]
  414858:	b	414d84 <safe_atollu@plt+0xd654>
  41485c:	ldur	x0, [x29, #-96]
  414860:	ldur	x1, [x29, #-32]
  414864:	bl	4069f0 <sd_bus_message_append_strv@plt>
  414868:	stur	w0, [x29, #-68]
  41486c:	ldur	w8, [x29, #-68]
  414870:	cmp	w8, #0x0
  414874:	cset	w8, ge  // ge = tcont
  414878:	tbnz	w8, #0, 414904 <safe_atollu@plt+0xd1d4>
  41487c:	mov	w8, #0x3                   	// #3
  414880:	str	w8, [x19, #412]
  414884:	ldur	w8, [x29, #-68]
  414888:	str	w8, [x19, #408]
  41488c:	str	wzr, [x19, #404]
  414890:	ldr	w0, [x19, #404]
  414894:	bl	4064d0 <log_get_max_level_realm@plt>
  414898:	ldr	w8, [x19, #412]
  41489c:	and	w8, w8, #0x7
  4148a0:	cmp	w0, w8
  4148a4:	b.lt	4148d4 <safe_atollu@plt+0xd1a4>  // b.tstop
  4148a8:	ldr	w8, [x19, #404]
  4148ac:	ldr	w9, [x19, #412]
  4148b0:	orr	w0, w9, w8, lsl #10
  4148b4:	ldr	w1, [x19, #408]
  4148b8:	ldr	x2, [x19, #184]
  4148bc:	mov	w3, #0x1b53                	// #6995
  4148c0:	ldr	x4, [x19, #176]
  4148c4:	ldr	x5, [x19, #144]
  4148c8:	bl	4064e0 <log_internal_realm@plt>
  4148cc:	str	w0, [x19, #112]
  4148d0:	b	4148e8 <safe_atollu@plt+0xd1b8>
  4148d4:	ldr	w0, [x19, #408]
  4148d8:	bl	4064f0 <abs@plt>
  4148dc:	mov	w8, wzr
  4148e0:	subs	w8, w8, w0, uxtb
  4148e4:	str	w8, [x19, #112]
  4148e8:	ldr	w8, [x19, #112]
  4148ec:	str	w8, [x19, #400]
  4148f0:	ldr	w8, [x19, #400]
  4148f4:	stur	w8, [x29, #-4]
  4148f8:	mov	w8, #0x1                   	// #1
  4148fc:	stur	w8, [x29, #-72]
  414900:	b	414d84 <safe_atollu@plt+0xd654>
  414904:	ldurb	w8, [x29, #-124]
  414908:	tbnz	w8, #0, 414910 <safe_atollu@plt+0xd1e0>
  41490c:	b	4149e0 <safe_atollu@plt+0xd2b0>
  414910:	ldur	x0, [x29, #-96]
  414914:	ldr	x8, [x19, #160]
  414918:	ldr	w9, [x8]
  41491c:	str	x0, [x19, #104]
  414920:	mov	w0, w9
  414924:	bl	4067f0 <unit_file_preset_mode_to_string@plt>
  414928:	ldr	x8, [x19, #104]
  41492c:	str	x0, [x19, #96]
  414930:	mov	x0, x8
  414934:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  414938:	add	x1, x1, #0xa48
  41493c:	ldr	x2, [x19, #96]
  414940:	bl	406b40 <sd_bus_message_append@plt>
  414944:	stur	w0, [x29, #-68]
  414948:	ldur	w9, [x29, #-68]
  41494c:	cmp	w9, #0x0
  414950:	cset	w9, ge  // ge = tcont
  414954:	tbnz	w9, #0, 4149e0 <safe_atollu@plt+0xd2b0>
  414958:	mov	w8, #0x3                   	// #3
  41495c:	str	w8, [x19, #396]
  414960:	ldur	w8, [x29, #-68]
  414964:	str	w8, [x19, #392]
  414968:	str	wzr, [x19, #388]
  41496c:	ldr	w0, [x19, #388]
  414970:	bl	4064d0 <log_get_max_level_realm@plt>
  414974:	ldr	w8, [x19, #396]
  414978:	and	w8, w8, #0x7
  41497c:	cmp	w0, w8
  414980:	b.lt	4149b0 <safe_atollu@plt+0xd280>  // b.tstop
  414984:	ldr	w8, [x19, #388]
  414988:	ldr	w9, [x19, #396]
  41498c:	orr	w0, w9, w8, lsl #10
  414990:	ldr	w1, [x19, #392]
  414994:	ldr	x2, [x19, #184]
  414998:	mov	w3, #0x1b58                	// #7000
  41499c:	ldr	x4, [x19, #176]
  4149a0:	ldr	x5, [x19, #144]
  4149a4:	bl	4064e0 <log_internal_realm@plt>
  4149a8:	str	w0, [x19, #92]
  4149ac:	b	4149c4 <safe_atollu@plt+0xd294>
  4149b0:	ldr	w0, [x19, #392]
  4149b4:	bl	4064f0 <abs@plt>
  4149b8:	mov	w8, wzr
  4149bc:	subs	w8, w8, w0, uxtb
  4149c0:	str	w8, [x19, #92]
  4149c4:	ldr	w8, [x19, #92]
  4149c8:	str	w8, [x19, #384]
  4149cc:	ldr	w8, [x19, #384]
  4149d0:	stur	w8, [x29, #-4]
  4149d4:	mov	w8, #0x1                   	// #1
  4149d8:	stur	w8, [x29, #-72]
  4149dc:	b	414d84 <safe_atollu@plt+0xd654>
  4149e0:	ldurb	w8, [x29, #-122]
  4149e4:	tbnz	w8, #0, 4149ec <safe_atollu@plt+0xd2bc>
  4149e8:	b	414aa4 <safe_atollu@plt+0xd374>
  4149ec:	ldur	x0, [x29, #-96]
  4149f0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4149f4:	add	x8, x8, #0x368
  4149f8:	ldrb	w9, [x8]
  4149fc:	and	w2, w9, #0x1
  414a00:	ldr	x1, [x19, #152]
  414a04:	bl	406b40 <sd_bus_message_append@plt>
  414a08:	stur	w0, [x29, #-68]
  414a0c:	ldur	w9, [x29, #-68]
  414a10:	cmp	w9, #0x0
  414a14:	cset	w9, ge  // ge = tcont
  414a18:	tbnz	w9, #0, 414aa4 <safe_atollu@plt+0xd374>
  414a1c:	mov	w8, #0x3                   	// #3
  414a20:	str	w8, [x19, #380]
  414a24:	ldur	w8, [x29, #-68]
  414a28:	str	w8, [x19, #376]
  414a2c:	str	wzr, [x19, #372]
  414a30:	ldr	w0, [x19, #372]
  414a34:	bl	4064d0 <log_get_max_level_realm@plt>
  414a38:	ldr	w8, [x19, #380]
  414a3c:	and	w8, w8, #0x7
  414a40:	cmp	w0, w8
  414a44:	b.lt	414a74 <safe_atollu@plt+0xd344>  // b.tstop
  414a48:	ldr	w8, [x19, #372]
  414a4c:	ldr	w9, [x19, #380]
  414a50:	orr	w0, w9, w8, lsl #10
  414a54:	ldr	w1, [x19, #376]
  414a58:	ldr	x2, [x19, #184]
  414a5c:	mov	w3, #0x1b5e                	// #7006
  414a60:	ldr	x4, [x19, #176]
  414a64:	ldr	x5, [x19, #144]
  414a68:	bl	4064e0 <log_internal_realm@plt>
  414a6c:	str	w0, [x19, #88]
  414a70:	b	414a88 <safe_atollu@plt+0xd358>
  414a74:	ldr	w0, [x19, #376]
  414a78:	bl	4064f0 <abs@plt>
  414a7c:	mov	w8, wzr
  414a80:	subs	w8, w8, w0, uxtb
  414a84:	str	w8, [x19, #88]
  414a88:	ldr	w8, [x19, #88]
  414a8c:	str	w8, [x19, #368]
  414a90:	ldr	w8, [x19, #368]
  414a94:	stur	w8, [x29, #-4]
  414a98:	mov	w8, #0x1                   	// #1
  414a9c:	stur	w8, [x29, #-72]
  414aa0:	b	414d84 <safe_atollu@plt+0xd654>
  414aa4:	ldurb	w8, [x29, #-123]
  414aa8:	tbnz	w8, #0, 414ab0 <safe_atollu@plt+0xd380>
  414aac:	b	414b64 <safe_atollu@plt+0xd434>
  414ab0:	ldur	x0, [x29, #-96]
  414ab4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  414ab8:	add	x8, x8, #0x31c
  414abc:	ldr	w2, [x8]
  414ac0:	ldr	x1, [x19, #152]
  414ac4:	bl	406b40 <sd_bus_message_append@plt>
  414ac8:	stur	w0, [x29, #-68]
  414acc:	ldur	w9, [x29, #-68]
  414ad0:	cmp	w9, #0x0
  414ad4:	cset	w9, ge  // ge = tcont
  414ad8:	tbnz	w9, #0, 414b64 <safe_atollu@plt+0xd434>
  414adc:	mov	w8, #0x3                   	// #3
  414ae0:	str	w8, [x19, #364]
  414ae4:	ldur	w8, [x29, #-68]
  414ae8:	str	w8, [x19, #360]
  414aec:	str	wzr, [x19, #356]
  414af0:	ldr	w0, [x19, #356]
  414af4:	bl	4064d0 <log_get_max_level_realm@plt>
  414af8:	ldr	w8, [x19, #364]
  414afc:	and	w8, w8, #0x7
  414b00:	cmp	w0, w8
  414b04:	b.lt	414b34 <safe_atollu@plt+0xd404>  // b.tstop
  414b08:	ldr	w8, [x19, #356]
  414b0c:	ldr	w9, [x19, #364]
  414b10:	orr	w0, w9, w8, lsl #10
  414b14:	ldr	w1, [x19, #360]
  414b18:	ldr	x2, [x19, #184]
  414b1c:	mov	w3, #0x1b64                	// #7012
  414b20:	ldr	x4, [x19, #176]
  414b24:	ldr	x5, [x19, #144]
  414b28:	bl	4064e0 <log_internal_realm@plt>
  414b2c:	str	w0, [x19, #84]
  414b30:	b	414b48 <safe_atollu@plt+0xd418>
  414b34:	ldr	w0, [x19, #360]
  414b38:	bl	4064f0 <abs@plt>
  414b3c:	mov	w8, wzr
  414b40:	subs	w8, w8, w0, uxtb
  414b44:	str	w8, [x19, #84]
  414b48:	ldr	w8, [x19, #84]
  414b4c:	str	w8, [x19, #352]
  414b50:	ldr	w8, [x19, #352]
  414b54:	stur	w8, [x29, #-4]
  414b58:	mov	w8, #0x1                   	// #1
  414b5c:	stur	w8, [x29, #-72]
  414b60:	b	414d84 <safe_atollu@plt+0xd654>
  414b64:	ldur	x0, [x29, #-144]
  414b68:	ldur	x1, [x29, #-96]
  414b6c:	mov	x8, xzr
  414b70:	mov	x2, x8
  414b74:	sub	x3, x29, #0x78
  414b78:	sub	x4, x29, #0x58
  414b7c:	bl	406a00 <sd_bus_call@plt>
  414b80:	stur	w0, [x29, #-68]
  414b84:	ldur	w9, [x29, #-68]
  414b88:	cmp	w9, #0x0
  414b8c:	cset	w9, ge  // ge = tcont
  414b90:	tbnz	w9, #0, 414c5c <safe_atollu@plt+0xd52c>
  414b94:	mov	w8, #0x3                   	// #3
  414b98:	str	w8, [x19, #348]
  414b9c:	ldur	w8, [x29, #-68]
  414ba0:	str	w8, [x19, #344]
  414ba4:	str	wzr, [x19, #340]
  414ba8:	ldr	w0, [x19, #340]
  414bac:	bl	4064d0 <log_get_max_level_realm@plt>
  414bb0:	ldr	w8, [x19, #348]
  414bb4:	and	w8, w8, #0x7
  414bb8:	cmp	w0, w8
  414bbc:	b.lt	414c2c <safe_atollu@plt+0xd4fc>  // b.tstop
  414bc0:	ldr	w8, [x19, #340]
  414bc4:	ldr	w9, [x19, #348]
  414bc8:	orr	w0, w9, w8, lsl #10
  414bcc:	ldr	w1, [x19, #344]
  414bd0:	ldur	x6, [x29, #-40]
  414bd4:	ldur	w8, [x29, #-68]
  414bd8:	sub	x10, x29, #0x78
  414bdc:	str	w0, [x19, #80]
  414be0:	mov	x0, x10
  414be4:	str	w1, [x19, #76]
  414be8:	mov	w1, w8
  414bec:	str	x6, [x19, #64]
  414bf0:	bl	406610 <bus_error_message@plt>
  414bf4:	ldr	w8, [x19, #80]
  414bf8:	str	x0, [x19, #56]
  414bfc:	mov	w0, w8
  414c00:	ldr	w1, [x19, #76]
  414c04:	ldr	x2, [x19, #184]
  414c08:	mov	w3, #0x1b69                	// #7017
  414c0c:	ldr	x4, [x19, #176]
  414c10:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  414c14:	add	x5, x5, #0x82b
  414c18:	ldr	x6, [x19, #64]
  414c1c:	ldr	x7, [x19, #56]
  414c20:	bl	4064e0 <log_internal_realm@plt>
  414c24:	str	w0, [x19, #52]
  414c28:	b	414c40 <safe_atollu@plt+0xd510>
  414c2c:	ldr	w0, [x19, #344]
  414c30:	bl	4064f0 <abs@plt>
  414c34:	mov	w8, wzr
  414c38:	subs	w8, w8, w0, uxtb
  414c3c:	str	w8, [x19, #52]
  414c40:	ldr	w8, [x19, #52]
  414c44:	str	w8, [x19, #336]
  414c48:	ldr	w8, [x19, #336]
  414c4c:	stur	w8, [x29, #-4]
  414c50:	mov	w8, #0x1                   	// #1
  414c54:	stur	w8, [x29, #-72]
  414c58:	b	414d84 <safe_atollu@plt+0xd654>
  414c5c:	ldurb	w8, [x29, #-121]
  414c60:	tbnz	w8, #0, 414c68 <safe_atollu@plt+0xd538>
  414c64:	b	414d18 <safe_atollu@plt+0xd5e8>
  414c68:	ldur	x0, [x29, #-88]
  414c6c:	ldr	x1, [x19, #152]
  414c70:	sub	x2, x29, #0x3c
  414c74:	bl	406a40 <sd_bus_message_read@plt>
  414c78:	stur	w0, [x29, #-68]
  414c7c:	ldur	w8, [x29, #-68]
  414c80:	cmp	w8, #0x0
  414c84:	cset	w8, ge  // ge = tcont
  414c88:	tbnz	w8, #0, 414d18 <safe_atollu@plt+0xd5e8>
  414c8c:	mov	w8, #0x3                   	// #3
  414c90:	str	w8, [x19, #332]
  414c94:	ldur	w8, [x29, #-68]
  414c98:	str	w8, [x19, #328]
  414c9c:	str	wzr, [x19, #324]
  414ca0:	ldr	w0, [x19, #324]
  414ca4:	bl	4064d0 <log_get_max_level_realm@plt>
  414ca8:	ldr	w8, [x19, #332]
  414cac:	and	w8, w8, #0x7
  414cb0:	cmp	w0, w8
  414cb4:	b.lt	414ce8 <safe_atollu@plt+0xd5b8>  // b.tstop
  414cb8:	ldr	w8, [x19, #324]
  414cbc:	ldr	w9, [x19, #332]
  414cc0:	orr	w0, w9, w8, lsl #10
  414cc4:	ldr	w1, [x19, #328]
  414cc8:	ldr	x2, [x19, #184]
  414ccc:	mov	w3, #0x1b6e                	// #7022
  414cd0:	ldr	x4, [x19, #176]
  414cd4:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  414cd8:	add	x5, x5, #0x9eb
  414cdc:	bl	4064e0 <log_internal_realm@plt>
  414ce0:	str	w0, [x19, #48]
  414ce4:	b	414cfc <safe_atollu@plt+0xd5cc>
  414ce8:	ldr	w0, [x19, #328]
  414cec:	bl	4064f0 <abs@plt>
  414cf0:	mov	w8, wzr
  414cf4:	subs	w8, w8, w0, uxtb
  414cf8:	str	w8, [x19, #48]
  414cfc:	ldr	w8, [x19, #48]
  414d00:	str	w8, [x19, #320]
  414d04:	ldr	w8, [x19, #320]
  414d08:	stur	w8, [x29, #-4]
  414d0c:	mov	w8, #0x1                   	// #1
  414d10:	stur	w8, [x29, #-72]
  414d14:	b	414d84 <safe_atollu@plt+0xd654>
  414d18:	ldur	x0, [x29, #-88]
  414d1c:	ldr	x8, [x19, #224]
  414d20:	ldrb	w9, [x8]
  414d24:	and	w1, w9, #0x1
  414d28:	sub	x2, x29, #0x30
  414d2c:	sub	x3, x29, #0x38
  414d30:	bl	406d10 <bus_deserialize_and_dump_unit_file_changes@plt>
  414d34:	stur	w0, [x29, #-68]
  414d38:	ldur	w9, [x29, #-68]
  414d3c:	cmp	w9, #0x0
  414d40:	cset	w9, ge  // ge = tcont
  414d44:	tbnz	w9, #0, 414d54 <safe_atollu@plt+0xd624>
  414d48:	mov	w8, #0x2                   	// #2
  414d4c:	stur	w8, [x29, #-72]
  414d50:	b	414d84 <safe_atollu@plt+0xd654>
  414d54:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  414d58:	add	x8, x8, #0x349
  414d5c:	ldrb	w9, [x8]
  414d60:	tbnz	w9, #0, 414d7c <safe_atollu@plt+0xd64c>
  414d64:	ldur	w0, [x29, #-8]
  414d68:	ldur	x1, [x29, #-16]
  414d6c:	ldur	x2, [x29, #-24]
  414d70:	bl	411748 <safe_atollu@plt+0xa018>
  414d74:	stur	w0, [x29, #-68]
  414d78:	b	414d80 <safe_atollu@plt+0xd650>
  414d7c:	stur	wzr, [x29, #-68]
  414d80:	stur	wzr, [x29, #-72]
  414d84:	sub	x0, x29, #0x78
  414d88:	bl	406620 <sd_bus_error_free@plt>
  414d8c:	sub	x0, x29, #0x60
  414d90:	bl	41a8c8 <safe_atollu@plt+0x13198>
  414d94:	sub	x0, x29, #0x58
  414d98:	bl	41a8c8 <safe_atollu@plt+0x13198>
  414d9c:	ldur	w8, [x29, #-72]
  414da0:	str	w8, [x19, #44]
  414da4:	cbz	w8, 414dbc <safe_atollu@plt+0xd68c>
  414da8:	b	414dac <safe_atollu@plt+0xd67c>
  414dac:	ldr	w8, [x19, #44]
  414db0:	cmp	w8, #0x2
  414db4:	b.eq	414fe0 <safe_atollu@plt+0xd8b0>  // b.none
  414db8:	b	414ffc <safe_atollu@plt+0xd8cc>
  414dbc:	ldur	w8, [x29, #-60]
  414dc0:	cbnz	w8, 414e68 <safe_atollu@plt+0xd738>
  414dc4:	ldurb	w8, [x29, #-61]
  414dc8:	tbnz	w8, #0, 414e68 <safe_atollu@plt+0xd738>
  414dcc:	mov	w8, #0x5                   	// #5
  414dd0:	str	w8, [x19, #316]
  414dd4:	str	wzr, [x19, #312]
  414dd8:	str	wzr, [x19, #308]
  414ddc:	ldr	w0, [x19, #308]
  414de0:	bl	4064d0 <log_get_max_level_realm@plt>
  414de4:	ldr	w8, [x19, #316]
  414de8:	and	w8, w8, #0x7
  414dec:	cmp	w0, w8
  414df0:	b.lt	414e4c <safe_atollu@plt+0xd71c>  // b.tstop
  414df4:	ldr	w8, [x19, #308]
  414df8:	ldr	w9, [x19, #316]
  414dfc:	orr	w0, w9, w8, lsl #10
  414e00:	ldr	w1, [x19, #312]
  414e04:	mov	w8, #0x6                   	// #6
  414e08:	str	w0, [x19, #40]
  414e0c:	mov	w0, w8
  414e10:	str	w1, [x19, #36]
  414e14:	bl	406d20 <special_glyph@plt>
  414e18:	ldr	w8, [x19, #40]
  414e1c:	str	x0, [x19, #24]
  414e20:	mov	w0, w8
  414e24:	ldr	w1, [x19, #36]
  414e28:	ldr	x2, [x19, #184]
  414e2c:	mov	w3, #0x1b8a                	// #7050
  414e30:	ldr	x4, [x19, #176]
  414e34:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  414e38:	add	x5, x5, #0x841
  414e3c:	ldr	x6, [x19, #24]
  414e40:	bl	4064e0 <log_internal_realm@plt>
  414e44:	str	w0, [x19, #20]
  414e48:	b	414e60 <safe_atollu@plt+0xd730>
  414e4c:	ldr	w0, [x19, #312]
  414e50:	bl	4064f0 <abs@plt>
  414e54:	mov	w8, wzr
  414e58:	subs	w8, w8, w0, uxtb
  414e5c:	str	w8, [x19, #20]
  414e60:	ldr	w8, [x19, #20]
  414e64:	str	w8, [x19, #304]
  414e68:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  414e6c:	add	x8, x8, #0x388
  414e70:	ldrb	w9, [x8]
  414e74:	tbnz	w9, #0, 414e7c <safe_atollu@plt+0xd74c>
  414e78:	b	414fe0 <safe_atollu@plt+0xd8b0>
  414e7c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  414e80:	add	x8, x8, #0x240
  414e84:	ldr	q0, [x8]
  414e88:	add	x0, x19, #0x110
  414e8c:	str	q0, [x19, #272]
  414e90:	ldr	q0, [x8, #16]
  414e94:	str	q0, [x19, #288]
  414e98:	ldur	x8, [x29, #-16]
  414e9c:	ldr	x1, [x8]
  414ea0:	bl	406ab0 <strv_find@plt>
  414ea4:	cbz	x0, 414fe0 <safe_atollu@plt+0xd8b0>
  414ea8:	mov	w0, #0x1                   	// #1
  414eac:	add	x1, x19, #0x108
  414eb0:	bl	40c730 <safe_atollu@plt+0x5000>
  414eb4:	stur	w0, [x29, #-68]
  414eb8:	ldur	w8, [x29, #-68]
  414ebc:	cmp	w8, #0x0
  414ec0:	cset	w8, ge  // ge = tcont
  414ec4:	tbnz	w8, #0, 414ecc <safe_atollu@plt+0xd79c>
  414ec8:	b	414fe0 <safe_atollu@plt+0xd8b0>
  414ecc:	ldur	x0, [x29, #-32]
  414ed0:	bl	406d30 <strv_length@plt>
  414ed4:	str	x0, [x19, #256]
  414ed8:	ldr	x8, [x19, #256]
  414edc:	add	x8, x8, #0x2
  414ee0:	mov	x9, sp
  414ee4:	str	x9, [x19, #240]
  414ee8:	mov	x9, #0x8                   	// #8
  414eec:	mul	x9, x8, x9
  414ef0:	add	x9, x9, #0xf
  414ef4:	and	x9, x9, #0xfffffffffffffff0
  414ef8:	mov	x10, sp
  414efc:	subs	x9, x10, x9
  414f00:	mov	sp, x9
  414f04:	str	x8, [x19, #232]
  414f08:	ldur	x8, [x29, #-16]
  414f0c:	ldr	x0, [x8]
  414f10:	ldr	x1, [x19, #168]
  414f14:	str	x9, [x19, #8]
  414f18:	bl	4066f0 <strcmp@plt>
  414f1c:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  414f20:	add	x8, x8, #0x4d5
  414f24:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  414f28:	add	x9, x9, #0x4cf
  414f2c:	cmp	w0, #0x0
  414f30:	csel	x8, x9, x8, eq  // eq = none
  414f34:	ldr	x9, [x19, #8]
  414f38:	str	x8, [x9]
  414f3c:	str	xzr, [x19, #248]
  414f40:	ldr	x8, [x19, #248]
  414f44:	ldr	x9, [x19, #256]
  414f48:	cmp	x8, x9
  414f4c:	b.cs	414f9c <safe_atollu@plt+0xd86c>  // b.hs, b.nlast
  414f50:	ldur	x8, [x29, #-32]
  414f54:	ldr	x9, [x19, #248]
  414f58:	mov	x10, #0x8                   	// #8
  414f5c:	mul	x9, x10, x9
  414f60:	add	x8, x8, x9
  414f64:	ldr	x0, [x8]
  414f68:	str	x10, [x19]
  414f6c:	bl	406d40 <basename@plt>
  414f70:	ldr	x8, [x19, #248]
  414f74:	add	x8, x8, #0x1
  414f78:	ldr	x9, [x19]
  414f7c:	mul	x8, x9, x8
  414f80:	ldr	x10, [x19, #8]
  414f84:	add	x8, x10, x8
  414f88:	str	x0, [x8]
  414f8c:	ldr	x8, [x19, #248]
  414f90:	add	x8, x8, #0x1
  414f94:	str	x8, [x19, #248]
  414f98:	b	414f40 <safe_atollu@plt+0xd810>
  414f9c:	ldr	x8, [x19, #248]
  414fa0:	add	x8, x8, #0x1
  414fa4:	mov	x9, #0x8                   	// #8
  414fa8:	mul	x8, x9, x8
  414fac:	ldr	x9, [x19, #8]
  414fb0:	add	x8, x9, x8
  414fb4:	mov	x10, xzr
  414fb8:	str	x10, [x8]
  414fbc:	ldr	x8, [x19, #256]
  414fc0:	add	x8, x8, #0x1
  414fc4:	ldur	x2, [x29, #-24]
  414fc8:	mov	w0, w8
  414fcc:	mov	x1, x9
  414fd0:	bl	40ed98 <safe_atollu@plt+0x7668>
  414fd4:	stur	w0, [x29, #-68]
  414fd8:	ldr	x9, [x19, #240]
  414fdc:	mov	sp, x9
  414fe0:	ldur	x0, [x29, #-48]
  414fe4:	ldur	x1, [x29, #-56]
  414fe8:	bl	406d50 <unit_file_changes_free@plt>
  414fec:	ldur	w8, [x29, #-68]
  414ff0:	stur	w8, [x29, #-4]
  414ff4:	mov	w8, #0x1                   	// #1
  414ff8:	stur	w8, [x29, #-72]
  414ffc:	sub	x0, x29, #0x20
  415000:	bl	407dd8 <safe_atollu@plt+0x6a8>
  415004:	ldur	w0, [x29, #-4]
  415008:	mov	sp, x29
  41500c:	ldp	x28, x19, [sp, #16]
  415010:	ldp	x29, x30, [sp], #32
  415014:	ret
  415018:	sub	sp, sp, #0x160
  41501c:	stp	x29, x30, [sp, #320]
  415020:	str	x28, [sp, #336]
  415024:	add	x29, sp, #0x140
  415028:	mov	x8, xzr
  41502c:	mov	x9, #0x1                   	// #1
  415030:	adrp	x10, 43d000 <safe_atollu@plt+0x358d0>
  415034:	add	x10, x10, #0xe8a
  415038:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  41503c:	add	x11, x11, #0xe41
  415040:	add	x11, x11, #0x3
  415044:	adrp	x12, 43d000 <safe_atollu@plt+0x358d0>
  415048:	add	x12, x12, #0xe93
  41504c:	sub	x13, x29, #0x20
  415050:	stur	w0, [x29, #-8]
  415054:	stur	x1, [x29, #-16]
  415058:	stur	x2, [x29, #-24]
  41505c:	stur	x8, [x29, #-32]
  415060:	ldur	x0, [x29, #-16]
  415064:	mov	x1, x9
  415068:	str	x10, [sp, #104]
  41506c:	str	x11, [sp, #96]
  415070:	str	x12, [sp, #88]
  415074:	str	x13, [sp, #80]
  415078:	bl	4069a0 <strv_skip@plt>
  41507c:	ldr	x8, [sp, #104]
  415080:	str	x0, [sp, #72]
  415084:	mov	x0, x8
  415088:	ldr	x1, [sp, #72]
  41508c:	ldr	x2, [sp, #80]
  415090:	bl	42d72c <safe_atollu@plt+0x25ffc>
  415094:	stur	w0, [x29, #-52]
  415098:	ldur	w14, [x29, #-52]
  41509c:	cmp	w14, #0x0
  4150a0:	cset	w14, ge  // ge = tcont
  4150a4:	tbnz	w14, #0, 4150bc <safe_atollu@plt+0xd98c>
  4150a8:	ldur	w8, [x29, #-52]
  4150ac:	stur	w8, [x29, #-4]
  4150b0:	mov	w8, #0x1                   	// #1
  4150b4:	stur	w8, [x29, #-56]
  4150b8:	b	41567c <safe_atollu@plt+0xdf4c>
  4150bc:	ldur	x8, [x29, #-16]
  4150c0:	ldr	x0, [x8]
  4150c4:	ldur	x1, [x29, #-32]
  4150c8:	bl	42d974 <safe_atollu@plt+0x26244>
  4150cc:	stur	w0, [x29, #-52]
  4150d0:	ldur	w9, [x29, #-52]
  4150d4:	cmp	w9, #0x0
  4150d8:	cset	w9, ge  // ge = tcont
  4150dc:	tbnz	w9, #0, 4150f4 <safe_atollu@plt+0xd9c4>
  4150e0:	ldur	w8, [x29, #-52]
  4150e4:	stur	w8, [x29, #-4]
  4150e8:	mov	w8, #0x1                   	// #1
  4150ec:	stur	w8, [x29, #-56]
  4150f0:	b	41567c <safe_atollu@plt+0xdf4c>
  4150f4:	ldur	w8, [x29, #-52]
  4150f8:	cmp	w8, #0x0
  4150fc:	cset	w8, gt
  415100:	and	w8, w8, #0x1
  415104:	sturb	w8, [x29, #-33]
  415108:	bl	41ad04 <safe_atollu@plt+0x135d4>
  41510c:	tbnz	w0, #0, 415114 <safe_atollu@plt+0xd9e4>
  415110:	b	415314 <safe_atollu@plt+0xdbe4>
  415114:	ldur	x8, [x29, #-32]
  415118:	stur	x8, [x29, #-48]
  41511c:	ldur	x8, [x29, #-48]
  415120:	mov	w9, #0x0                   	// #0
  415124:	str	w9, [sp, #68]
  415128:	cbz	x8, 415140 <safe_atollu@plt+0xda10>
  41512c:	ldur	x8, [x29, #-48]
  415130:	ldr	x8, [x8]
  415134:	cmp	x8, #0x0
  415138:	cset	w9, ne  // ne = any
  41513c:	str	w9, [sp, #68]
  415140:	ldr	w8, [sp, #68]
  415144:	tbnz	w8, #0, 41514c <safe_atollu@plt+0xda1c>
  415148:	b	41530c <safe_atollu@plt+0xdbdc>
  41514c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  415150:	add	x8, x8, #0x33c
  415154:	ldr	w0, [x8]
  415158:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41515c:	add	x8, x8, #0x2d8
  415160:	ldr	x1, [x8]
  415164:	ldur	x8, [x29, #-48]
  415168:	ldr	x2, [x8]
  41516c:	sub	x3, x29, #0x3c
  415170:	bl	406d60 <unit_file_get_state@plt>
  415174:	stur	w0, [x29, #-52]
  415178:	ldur	w9, [x29, #-52]
  41517c:	cmp	w9, #0x0
  415180:	cset	w9, ge  // ge = tcont
  415184:	tbnz	w9, #0, 41521c <safe_atollu@plt+0xdaec>
  415188:	mov	w8, #0x3                   	// #3
  41518c:	stur	w8, [x29, #-64]
  415190:	ldur	w8, [x29, #-52]
  415194:	stur	w8, [x29, #-68]
  415198:	stur	wzr, [x29, #-72]
  41519c:	ldur	w0, [x29, #-72]
  4151a0:	bl	4064d0 <log_get_max_level_realm@plt>
  4151a4:	ldur	w8, [x29, #-64]
  4151a8:	and	w8, w8, #0x7
  4151ac:	cmp	w0, w8
  4151b0:	b.lt	4151ec <safe_atollu@plt+0xdabc>  // b.tstop
  4151b4:	ldur	w8, [x29, #-72]
  4151b8:	ldur	w9, [x29, #-64]
  4151bc:	orr	w0, w9, w8, lsl #10
  4151c0:	ldur	w1, [x29, #-68]
  4151c4:	ldur	x10, [x29, #-48]
  4151c8:	ldr	x6, [x10]
  4151cc:	ldr	x2, [sp, #96]
  4151d0:	mov	w3, #0x1c83                	// #7299
  4151d4:	ldr	x4, [sp, #88]
  4151d8:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  4151dc:	add	x5, x5, #0xea3
  4151e0:	bl	4064e0 <log_internal_realm@plt>
  4151e4:	str	w0, [sp, #64]
  4151e8:	b	415200 <safe_atollu@plt+0xdad0>
  4151ec:	ldur	w0, [x29, #-68]
  4151f0:	bl	4064f0 <abs@plt>
  4151f4:	mov	w8, wzr
  4151f8:	subs	w8, w8, w0, uxtb
  4151fc:	str	w8, [sp, #64]
  415200:	ldr	w8, [sp, #64]
  415204:	stur	w8, [x29, #-76]
  415208:	ldur	w8, [x29, #-76]
  41520c:	stur	w8, [x29, #-4]
  415210:	mov	w8, #0x1                   	// #1
  415214:	stur	w8, [x29, #-56]
  415218:	b	41567c <safe_atollu@plt+0xdf4c>
  41521c:	mov	w8, #0x0                   	// #0
  415220:	sturb	w8, [x29, #-77]
  415224:	ldur	w8, [x29, #-60]
  415228:	subs	w9, w8, #0x0
  41522c:	cmp	w9, #0x1
  415230:	str	w8, [sp, #60]
  415234:	b.ls	41526c <safe_atollu@plt+0xdb3c>  // b.plast
  415238:	b	41523c <safe_atollu@plt+0xdb0c>
  41523c:	ldr	w8, [sp, #60]
  415240:	cmp	w8, #0x6
  415244:	b.eq	41526c <safe_atollu@plt+0xdb3c>  // b.none
  415248:	b	41524c <safe_atollu@plt+0xdb1c>
  41524c:	ldr	w8, [sp, #60]
  415250:	subs	w9, w8, #0x8
  415254:	mov	w10, #0x1                   	// #1
  415258:	cmp	w9, #0x1
  41525c:	cset	w9, ls  // ls = plast
  415260:	eor	w9, w9, w10
  415264:	tbnz	w9, #0, 415278 <safe_atollu@plt+0xdb48>
  415268:	b	41526c <safe_atollu@plt+0xdb3c>
  41526c:	mov	w8, #0x1                   	// #1
  415270:	sturb	w8, [x29, #-77]
  415274:	b	415278 <safe_atollu@plt+0xdb48>
  415278:	ldurb	w8, [x29, #-77]
  41527c:	and	w8, w8, #0x1
  415280:	sturb	w8, [x29, #-78]
  415284:	ldurb	w8, [x29, #-78]
  415288:	tbnz	w8, #0, 415290 <safe_atollu@plt+0xdb60>
  41528c:	b	415298 <safe_atollu@plt+0xdb68>
  415290:	mov	w8, #0x1                   	// #1
  415294:	sturb	w8, [x29, #-33]
  415298:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41529c:	add	x8, x8, #0x318
  4152a0:	ldrb	w9, [x8]
  4152a4:	tbnz	w9, #0, 4152fc <safe_atollu@plt+0xdbcc>
  4152a8:	ldur	w0, [x29, #-60]
  4152ac:	bl	406890 <unit_file_state_to_string@plt>
  4152b0:	bl	406640 <puts@plt>
  4152b4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4152b8:	add	x8, x8, #0x348
  4152bc:	ldrb	w9, [x8]
  4152c0:	tbnz	w9, #0, 4152c8 <safe_atollu@plt+0xdb98>
  4152c4:	b	4152fc <safe_atollu@plt+0xdbcc>
  4152c8:	ldur	x8, [x29, #-48]
  4152cc:	ldr	x0, [x8]
  4152d0:	bl	42f054 <safe_atollu@plt+0x27924>
  4152d4:	stur	w0, [x29, #-52]
  4152d8:	ldur	w9, [x29, #-52]
  4152dc:	cmp	w9, #0x0
  4152e0:	cset	w9, ge  // ge = tcont
  4152e4:	tbnz	w9, #0, 4152fc <safe_atollu@plt+0xdbcc>
  4152e8:	ldur	w8, [x29, #-52]
  4152ec:	stur	w8, [x29, #-4]
  4152f0:	mov	w8, #0x1                   	// #1
  4152f4:	stur	w8, [x29, #-56]
  4152f8:	b	41567c <safe_atollu@plt+0xdf4c>
  4152fc:	ldur	x8, [x29, #-48]
  415300:	add	x8, x8, #0x8
  415304:	stur	x8, [x29, #-48]
  415308:	b	41511c <safe_atollu@plt+0xd9ec>
  41530c:	stur	wzr, [x29, #-52]
  415310:	b	415660 <safe_atollu@plt+0xdf30>
  415314:	stur	xzr, [x29, #-104]
  415318:	stur	xzr, [x29, #-96]
  41531c:	stur	xzr, [x29, #-88]
  415320:	mov	w0, #0x1                   	// #1
  415324:	sub	x1, x29, #0x70
  415328:	bl	40c730 <safe_atollu@plt+0x5000>
  41532c:	stur	w0, [x29, #-52]
  415330:	ldur	w8, [x29, #-52]
  415334:	cmp	w8, #0x0
  415338:	cset	w8, ge  // ge = tcont
  41533c:	tbnz	w8, #0, 415354 <safe_atollu@plt+0xdc24>
  415340:	ldur	w8, [x29, #-52]
  415344:	stur	w8, [x29, #-4]
  415348:	mov	w8, #0x1                   	// #1
  41534c:	stur	w8, [x29, #-56]
  415350:	b	415640 <safe_atollu@plt+0xdf10>
  415354:	ldur	x8, [x29, #-32]
  415358:	stur	x8, [x29, #-48]
  41535c:	ldur	x8, [x29, #-48]
  415360:	mov	w9, #0x0                   	// #0
  415364:	str	w9, [sp, #56]
  415368:	cbz	x8, 415380 <safe_atollu@plt+0xdc50>
  41536c:	ldur	x8, [x29, #-48]
  415370:	ldr	x8, [x8]
  415374:	cmp	x8, #0x0
  415378:	cset	w9, ne  // ne = any
  41537c:	str	w9, [sp, #56]
  415380:	ldr	w8, [sp, #56]
  415384:	tbnz	w8, #0, 41538c <safe_atollu@plt+0xdc5c>
  415388:	b	41563c <safe_atollu@plt+0xdf0c>
  41538c:	sub	x6, x29, #0x78
  415390:	mov	x8, xzr
  415394:	stur	x8, [x29, #-120]
  415398:	ldur	x0, [x29, #-112]
  41539c:	ldur	x8, [x29, #-48]
  4153a0:	ldr	x8, [x8]
  4153a4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4153a8:	add	x1, x1, #0x888
  4153ac:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  4153b0:	add	x2, x2, #0x8a1
  4153b4:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4153b8:	add	x3, x3, #0x8bb
  4153bc:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  4153c0:	add	x4, x4, #0xecc
  4153c4:	sub	x5, x29, #0x68
  4153c8:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  4153cc:	add	x7, x7, #0xa48
  4153d0:	mov	x9, sp
  4153d4:	str	x8, [x9]
  4153d8:	bl	406600 <sd_bus_call_method@plt>
  4153dc:	stur	w0, [x29, #-52]
  4153e0:	ldur	w10, [x29, #-52]
  4153e4:	cmp	w10, #0x0
  4153e8:	cset	w10, ge  // ge = tcont
  4153ec:	tbnz	w10, #0, 4154bc <safe_atollu@plt+0xdd8c>
  4153f0:	mov	w8, #0x3                   	// #3
  4153f4:	stur	w8, [x29, #-132]
  4153f8:	ldur	w8, [x29, #-52]
  4153fc:	stur	w8, [x29, #-136]
  415400:	stur	wzr, [x29, #-140]
  415404:	ldur	w0, [x29, #-140]
  415408:	bl	4064d0 <log_get_max_level_realm@plt>
  41540c:	ldur	w8, [x29, #-132]
  415410:	and	w8, w8, #0x7
  415414:	cmp	w0, w8
  415418:	b.lt	41548c <safe_atollu@plt+0xdd5c>  // b.tstop
  41541c:	ldur	w8, [x29, #-140]
  415420:	ldur	w9, [x29, #-132]
  415424:	orr	w0, w9, w8, lsl #10
  415428:	ldur	w1, [x29, #-136]
  41542c:	ldur	x10, [x29, #-48]
  415430:	ldr	x6, [x10]
  415434:	ldur	w8, [x29, #-52]
  415438:	sub	x10, x29, #0x68
  41543c:	str	w0, [sp, #52]
  415440:	mov	x0, x10
  415444:	str	w1, [sp, #48]
  415448:	mov	w1, w8
  41544c:	str	x6, [sp, #40]
  415450:	bl	406610 <bus_error_message@plt>
  415454:	ldr	w8, [sp, #52]
  415458:	str	x0, [sp, #32]
  41545c:	mov	w0, w8
  415460:	ldr	w1, [sp, #48]
  415464:	ldr	x2, [sp, #96]
  415468:	mov	w3, #0x1cae                	// #7342
  41546c:	ldr	x4, [sp, #88]
  415470:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  415474:	add	x5, x5, #0xedd
  415478:	ldr	x6, [sp, #40]
  41547c:	ldr	x7, [sp, #32]
  415480:	bl	4064e0 <log_internal_realm@plt>
  415484:	str	w0, [sp, #28]
  415488:	b	4154a0 <safe_atollu@plt+0xdd70>
  41548c:	ldur	w0, [x29, #-136]
  415490:	bl	4064f0 <abs@plt>
  415494:	mov	w8, wzr
  415498:	subs	w8, w8, w0, uxtb
  41549c:	str	w8, [sp, #28]
  4154a0:	ldr	w8, [sp, #28]
  4154a4:	stur	w8, [x29, #-144]
  4154a8:	ldur	w8, [x29, #-144]
  4154ac:	stur	w8, [x29, #-4]
  4154b0:	mov	w8, #0x1                   	// #1
  4154b4:	stur	w8, [x29, #-56]
  4154b8:	b	41560c <safe_atollu@plt+0xdedc>
  4154bc:	ldur	x0, [x29, #-120]
  4154c0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4154c4:	add	x1, x1, #0xa48
  4154c8:	sub	x2, x29, #0x80
  4154cc:	bl	406a40 <sd_bus_message_read@plt>
  4154d0:	stur	w0, [x29, #-52]
  4154d4:	ldur	w8, [x29, #-52]
  4154d8:	cmp	w8, #0x0
  4154dc:	cset	w8, ge  // ge = tcont
  4154e0:	tbnz	w8, #0, 415570 <safe_atollu@plt+0xde40>
  4154e4:	mov	w8, #0x3                   	// #3
  4154e8:	stur	w8, [x29, #-148]
  4154ec:	ldur	w8, [x29, #-52]
  4154f0:	stur	w8, [x29, #-152]
  4154f4:	stur	wzr, [x29, #-156]
  4154f8:	ldur	w0, [x29, #-156]
  4154fc:	bl	4064d0 <log_get_max_level_realm@plt>
  415500:	ldur	w8, [x29, #-148]
  415504:	and	w8, w8, #0x7
  415508:	cmp	w0, w8
  41550c:	b.lt	415540 <safe_atollu@plt+0xde10>  // b.tstop
  415510:	ldur	w8, [x29, #-156]
  415514:	ldur	w9, [x29, #-148]
  415518:	orr	w0, w9, w8, lsl #10
  41551c:	ldur	w1, [x29, #-152]
  415520:	ldr	x2, [sp, #96]
  415524:	mov	w3, #0x1cb2                	// #7346
  415528:	ldr	x4, [sp, #88]
  41552c:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  415530:	add	x5, x5, #0x9eb
  415534:	bl	4064e0 <log_internal_realm@plt>
  415538:	str	w0, [sp, #24]
  41553c:	b	415554 <safe_atollu@plt+0xde24>
  415540:	ldur	w0, [x29, #-152]
  415544:	bl	4064f0 <abs@plt>
  415548:	mov	w8, wzr
  41554c:	subs	w8, w8, w0, uxtb
  415550:	str	w8, [sp, #24]
  415554:	ldr	w8, [sp, #24]
  415558:	str	w8, [sp, #160]
  41555c:	ldr	w8, [sp, #160]
  415560:	stur	w8, [x29, #-4]
  415564:	mov	w8, #0x1                   	// #1
  415568:	stur	w8, [x29, #-56]
  41556c:	b	41560c <safe_atollu@plt+0xdedc>
  415570:	add	x8, sp, #0x70
  415574:	mov	x0, x8
  415578:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41557c:	add	x1, x1, #0x280
  415580:	mov	x2, #0x30                  	// #48
  415584:	str	x8, [sp, #16]
  415588:	bl	406a90 <memcpy@plt>
  41558c:	ldur	x1, [x29, #-128]
  415590:	ldr	x0, [sp, #16]
  415594:	bl	406ab0 <strv_find@plt>
  415598:	cbz	x0, 4155a4 <safe_atollu@plt+0xde74>
  41559c:	mov	w8, #0x1                   	// #1
  4155a0:	sturb	w8, [x29, #-33]
  4155a4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4155a8:	add	x8, x8, #0x318
  4155ac:	ldrb	w9, [x8]
  4155b0:	tbnz	w9, #0, 415608 <safe_atollu@plt+0xded8>
  4155b4:	ldur	x0, [x29, #-128]
  4155b8:	bl	406640 <puts@plt>
  4155bc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4155c0:	add	x8, x8, #0x348
  4155c4:	ldrb	w9, [x8]
  4155c8:	tbnz	w9, #0, 4155d0 <safe_atollu@plt+0xdea0>
  4155cc:	b	415608 <safe_atollu@plt+0xded8>
  4155d0:	ldur	x0, [x29, #-112]
  4155d4:	ldur	x8, [x29, #-48]
  4155d8:	ldr	x1, [x8]
  4155dc:	bl	42f1f0 <safe_atollu@plt+0x27ac0>
  4155e0:	stur	w0, [x29, #-52]
  4155e4:	ldur	w9, [x29, #-52]
  4155e8:	cmp	w9, #0x0
  4155ec:	cset	w9, ge  // ge = tcont
  4155f0:	tbnz	w9, #0, 415608 <safe_atollu@plt+0xded8>
  4155f4:	ldur	w8, [x29, #-52]
  4155f8:	stur	w8, [x29, #-4]
  4155fc:	mov	w8, #0x1                   	// #1
  415600:	stur	w8, [x29, #-56]
  415604:	b	41560c <safe_atollu@plt+0xdedc>
  415608:	stur	wzr, [x29, #-56]
  41560c:	sub	x0, x29, #0x78
  415610:	bl	41a8c8 <safe_atollu@plt+0x13198>
  415614:	ldur	w8, [x29, #-56]
  415618:	cmp	w8, #0x0
  41561c:	cset	w8, eq  // eq = none
  415620:	eor	w8, w8, #0x1
  415624:	tbnz	w8, #0, 415640 <safe_atollu@plt+0xdf10>
  415628:	b	41562c <safe_atollu@plt+0xdefc>
  41562c:	ldur	x8, [x29, #-48]
  415630:	add	x8, x8, #0x8
  415634:	stur	x8, [x29, #-48]
  415638:	b	41535c <safe_atollu@plt+0xdc2c>
  41563c:	stur	wzr, [x29, #-56]
  415640:	sub	x0, x29, #0x68
  415644:	bl	406620 <sd_bus_error_free@plt>
  415648:	ldur	w8, [x29, #-56]
  41564c:	cmp	w8, #0x0
  415650:	cset	w8, eq  // eq = none
  415654:	eor	w8, w8, #0x1
  415658:	tbnz	w8, #0, 41567c <safe_atollu@plt+0xdf4c>
  41565c:	b	415660 <safe_atollu@plt+0xdf30>
  415660:	ldurb	w8, [x29, #-33]
  415664:	mov	w9, #0x1                   	// #1
  415668:	mov	w10, wzr
  41566c:	tst	w8, #0x1
  415670:	csel	w8, w10, w9, ne  // ne = any
  415674:	stur	w8, [x29, #-4]
  415678:	stur	w9, [x29, #-56]
  41567c:	sub	x0, x29, #0x20
  415680:	bl	407dd8 <safe_atollu@plt+0x6a8>
  415684:	ldur	w0, [x29, #-4]
  415688:	ldr	x28, [sp, #336]
  41568c:	ldp	x29, x30, [sp, #320]
  415690:	add	sp, sp, #0x160
  415694:	ret
  415698:	sub	sp, sp, #0xd0
  41569c:	stp	x29, x30, [sp, #192]
  4156a0:	add	x29, sp, #0xc0
  4156a4:	mov	x8, xzr
  4156a8:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4156ac:	add	x9, x9, #0xe41
  4156b0:	add	x9, x9, #0x3
  4156b4:	stur	w0, [x29, #-8]
  4156b8:	stur	x1, [x29, #-16]
  4156bc:	stur	x2, [x29, #-24]
  4156c0:	stur	x8, [x29, #-32]
  4156c4:	stur	xzr, [x29, #-40]
  4156c8:	str	x9, [sp, #72]
  4156cc:	bl	41ad04 <safe_atollu@plt+0x135d4>
  4156d0:	tbnz	w0, #0, 4156d8 <safe_atollu@plt+0xdfa8>
  4156d4:	b	415764 <safe_atollu@plt+0xe034>
  4156d8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4156dc:	add	x8, x8, #0x33c
  4156e0:	ldr	w0, [x8]
  4156e4:	str	w0, [sp, #68]
  4156e8:	bl	42e7e4 <safe_atollu@plt+0x270b4>
  4156ec:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4156f0:	add	x8, x8, #0x2d8
  4156f4:	ldr	x2, [x8]
  4156f8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4156fc:	add	x8, x8, #0x384
  415700:	ldr	w3, [x8]
  415704:	ldr	w9, [sp, #68]
  415708:	str	w0, [sp, #64]
  41570c:	mov	w0, w9
  415710:	ldr	w1, [sp, #64]
  415714:	sub	x4, x29, #0x20
  415718:	sub	x5, x29, #0x28
  41571c:	bl	406d70 <unit_file_preset_all@plt>
  415720:	stur	w0, [x29, #-44]
  415724:	ldur	w0, [x29, #-44]
  415728:	ldur	x2, [x29, #-32]
  41572c:	ldur	x3, [x29, #-40]
  415730:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  415734:	add	x8, x8, #0x318
  415738:	ldrb	w9, [x8]
  41573c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  415740:	add	x1, x1, #0x6aa
  415744:	and	w4, w9, #0x1
  415748:	bl	406d00 <unit_file_dump_changes@plt>
  41574c:	ldur	w9, [x29, #-44]
  415750:	cmp	w9, #0x0
  415754:	cset	w9, le
  415758:	tbnz	w9, #0, 415760 <safe_atollu@plt+0xe030>
  41575c:	stur	wzr, [x29, #-44]
  415760:	b	4159c8 <safe_atollu@plt+0xe298>
  415764:	stur	xzr, [x29, #-72]
  415768:	stur	xzr, [x29, #-64]
  41576c:	stur	xzr, [x29, #-56]
  415770:	mov	x8, xzr
  415774:	stur	x8, [x29, #-80]
  415778:	mov	w0, #0x1                   	// #1
  41577c:	sub	x1, x29, #0x58
  415780:	bl	40c730 <safe_atollu@plt+0x5000>
  415784:	stur	w0, [x29, #-44]
  415788:	ldur	w9, [x29, #-44]
  41578c:	cmp	w9, #0x0
  415790:	cset	w9, ge  // ge = tcont
  415794:	tbnz	w9, #0, 4157ac <safe_atollu@plt+0xe07c>
  415798:	ldur	w8, [x29, #-44]
  41579c:	stur	w8, [x29, #-4]
  4157a0:	mov	w8, #0x1                   	// #1
  4157a4:	stur	w8, [x29, #-92]
  4157a8:	b	415994 <safe_atollu@plt+0xe264>
  4157ac:	bl	41f948 <safe_atollu@plt+0x18218>
  4157b0:	ldur	x0, [x29, #-88]
  4157b4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4157b8:	add	x8, x8, #0x384
  4157bc:	ldr	w9, [x8]
  4157c0:	str	x0, [sp, #56]
  4157c4:	mov	w0, w9
  4157c8:	bl	4067f0 <unit_file_preset_mode_to_string@plt>
  4157cc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4157d0:	add	x8, x8, #0x368
  4157d4:	ldrb	w9, [x8]
  4157d8:	and	w9, w9, #0x1
  4157dc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4157e0:	add	x8, x8, #0x31c
  4157e4:	ldr	w10, [x8]
  4157e8:	ldr	x8, [sp, #56]
  4157ec:	str	x0, [sp, #48]
  4157f0:	mov	x0, x8
  4157f4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4157f8:	add	x1, x1, #0x888
  4157fc:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  415800:	add	x2, x2, #0x8a1
  415804:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  415808:	add	x3, x3, #0x8bb
  41580c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  415810:	add	x4, x4, #0xfca
  415814:	sub	x5, x29, #0x48
  415818:	sub	x6, x29, #0x50
  41581c:	adrp	x7, 43d000 <safe_atollu@plt+0x358d0>
  415820:	add	x7, x7, #0xfdd
  415824:	mov	x11, sp
  415828:	ldr	x12, [sp, #48]
  41582c:	str	x12, [x11]
  415830:	mov	x11, sp
  415834:	str	w9, [x11, #8]
  415838:	mov	x11, sp
  41583c:	str	w10, [x11, #16]
  415840:	bl	406600 <sd_bus_call_method@plt>
  415844:	stur	w0, [x29, #-44]
  415848:	ldur	w9, [x29, #-44]
  41584c:	cmp	w9, #0x0
  415850:	cset	w9, ge  // ge = tcont
  415854:	tbnz	w9, #0, 415918 <safe_atollu@plt+0xe1e8>
  415858:	mov	w8, #0x3                   	// #3
  41585c:	str	w8, [sp, #96]
  415860:	ldur	w8, [x29, #-44]
  415864:	str	w8, [sp, #92]
  415868:	str	wzr, [sp, #88]
  41586c:	ldr	w0, [sp, #88]
  415870:	bl	4064d0 <log_get_max_level_realm@plt>
  415874:	ldr	w8, [sp, #96]
  415878:	and	w8, w8, #0x7
  41587c:	cmp	w0, w8
  415880:	b.lt	4158e8 <safe_atollu@plt+0xe1b8>  // b.tstop
  415884:	ldr	w8, [sp, #88]
  415888:	ldr	w9, [sp, #96]
  41588c:	orr	w0, w9, w8, lsl #10
  415890:	ldr	w1, [sp, #92]
  415894:	ldur	w8, [x29, #-44]
  415898:	sub	x10, x29, #0x48
  41589c:	str	w0, [sp, #44]
  4158a0:	mov	x0, x10
  4158a4:	str	w1, [sp, #40]
  4158a8:	mov	w1, w8
  4158ac:	bl	406610 <bus_error_message@plt>
  4158b0:	ldr	w8, [sp, #44]
  4158b4:	str	x0, [sp, #32]
  4158b8:	mov	w0, w8
  4158bc:	ldr	w1, [sp, #40]
  4158c0:	ldr	x2, [sp, #72]
  4158c4:	mov	w3, #0x1c20                	// #7200
  4158c8:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  4158cc:	add	x4, x4, #0xfe1
  4158d0:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  4158d4:	add	x5, x5, #0xfec
  4158d8:	ldr	x6, [sp, #32]
  4158dc:	bl	4064e0 <log_internal_realm@plt>
  4158e0:	str	w0, [sp, #28]
  4158e4:	b	4158fc <safe_atollu@plt+0xe1cc>
  4158e8:	ldr	w0, [sp, #92]
  4158ec:	bl	4064f0 <abs@plt>
  4158f0:	mov	w8, wzr
  4158f4:	subs	w8, w8, w0, uxtb
  4158f8:	str	w8, [sp, #28]
  4158fc:	ldr	w8, [sp, #28]
  415900:	str	w8, [sp, #84]
  415904:	ldr	w8, [sp, #84]
  415908:	stur	w8, [x29, #-4]
  41590c:	mov	w8, #0x1                   	// #1
  415910:	stur	w8, [x29, #-92]
  415914:	b	415994 <safe_atollu@plt+0xe264>
  415918:	ldur	x0, [x29, #-80]
  41591c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  415920:	add	x8, x8, #0x318
  415924:	ldrb	w9, [x8]
  415928:	and	w1, w9, #0x1
  41592c:	sub	x2, x29, #0x20
  415930:	sub	x3, x29, #0x28
  415934:	bl	406d10 <bus_deserialize_and_dump_unit_file_changes@plt>
  415938:	stur	w0, [x29, #-44]
  41593c:	ldur	w9, [x29, #-44]
  415940:	cmp	w9, #0x0
  415944:	cset	w9, ge  // ge = tcont
  415948:	tbnz	w9, #0, 415958 <safe_atollu@plt+0xe228>
  41594c:	mov	w8, #0x2                   	// #2
  415950:	stur	w8, [x29, #-92]
  415954:	b	415994 <safe_atollu@plt+0xe264>
  415958:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41595c:	add	x8, x8, #0x349
  415960:	ldrb	w9, [x8]
  415964:	tbnz	w9, #0, 41596c <safe_atollu@plt+0xe23c>
  415968:	b	41597c <safe_atollu@plt+0xe24c>
  41596c:	stur	wzr, [x29, #-44]
  415970:	mov	w8, #0x2                   	// #2
  415974:	stur	w8, [x29, #-92]
  415978:	b	415994 <safe_atollu@plt+0xe264>
  41597c:	ldur	w0, [x29, #-8]
  415980:	ldur	x1, [x29, #-16]
  415984:	ldur	x2, [x29, #-24]
  415988:	bl	411748 <safe_atollu@plt+0xa018>
  41598c:	stur	w0, [x29, #-44]
  415990:	stur	wzr, [x29, #-92]
  415994:	sub	x0, x29, #0x50
  415998:	bl	41a8c8 <safe_atollu@plt+0x13198>
  41599c:	sub	x0, x29, #0x48
  4159a0:	bl	406620 <sd_bus_error_free@plt>
  4159a4:	ldur	w8, [x29, #-92]
  4159a8:	str	w8, [sp, #24]
  4159ac:	cbz	w8, 4159c8 <safe_atollu@plt+0xe298>
  4159b0:	b	4159b4 <safe_atollu@plt+0xe284>
  4159b4:	ldr	w8, [sp, #24]
  4159b8:	cmp	w8, #0x1
  4159bc:	b.eq	4159dc <safe_atollu@plt+0xe2ac>  // b.none
  4159c0:	b	4159c4 <safe_atollu@plt+0xe294>
  4159c4:	b	4159c8 <safe_atollu@plt+0xe298>
  4159c8:	ldur	x0, [x29, #-32]
  4159cc:	ldur	x1, [x29, #-40]
  4159d0:	bl	406d50 <unit_file_changes_free@plt>
  4159d4:	ldur	w8, [x29, #-44]
  4159d8:	stur	w8, [x29, #-4]
  4159dc:	ldur	w0, [x29, #-4]
  4159e0:	ldp	x29, x30, [sp, #192]
  4159e4:	add	sp, sp, #0xd0
  4159e8:	ret
  4159ec:	stp	x29, x30, [sp, #-32]!
  4159f0:	stp	x28, x19, [sp, #16]
  4159f4:	mov	x29, sp
  4159f8:	sub	sp, sp, #0x1e0
  4159fc:	mov	x19, sp
  415a00:	mov	x8, xzr
  415a04:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  415a08:	add	x9, x9, #0x358
  415a0c:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  415a10:	add	x10, x10, #0xe41
  415a14:	add	x10, x10, #0x3
  415a18:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  415a1c:	add	x11, x11, #0xb
  415a20:	adrp	x12, 43e000 <safe_atollu@plt+0x368d0>
  415a24:	add	x12, x12, #0x87
  415a28:	adrp	x13, 450000 <string_hash_ops@@SD_SHARED+0x20>
  415a2c:	add	x13, x13, #0x3a8
  415a30:	stur	w0, [x29, #-8]
  415a34:	stur	x1, [x29, #-16]
  415a38:	stur	x2, [x29, #-24]
  415a3c:	stur	xzr, [x29, #-48]
  415a40:	stur	xzr, [x29, #-40]
  415a44:	stur	xzr, [x29, #-32]
  415a48:	stur	x8, [x29, #-56]
  415a4c:	ldr	w14, [x9]
  415a50:	str	x10, [x19, #128]
  415a54:	str	x11, [x19, #120]
  415a58:	str	x12, [x19, #112]
  415a5c:	str	x13, [x19, #104]
  415a60:	cbz	w14, 415af4 <safe_atollu@plt+0xe3c4>
  415a64:	mov	w8, #0x3                   	// #3
  415a68:	stur	w8, [x29, #-88]
  415a6c:	mov	w8, #0x16                  	// #22
  415a70:	movk	w8, #0x4000, lsl #16
  415a74:	stur	w8, [x29, #-92]
  415a78:	stur	wzr, [x29, #-96]
  415a7c:	ldur	w0, [x29, #-96]
  415a80:	bl	4064d0 <log_get_max_level_realm@plt>
  415a84:	ldur	w8, [x29, #-88]
  415a88:	and	w8, w8, #0x7
  415a8c:	cmp	w0, w8
  415a90:	b.lt	415ac4 <safe_atollu@plt+0xe394>  // b.tstop
  415a94:	ldur	w8, [x29, #-96]
  415a98:	ldur	w9, [x29, #-88]
  415a9c:	orr	w0, w9, w8, lsl #10
  415aa0:	ldur	w1, [x29, #-92]
  415aa4:	ldr	x2, [x19, #128]
  415aa8:	mov	w3, #0x1886                	// #6278
  415aac:	ldr	x4, [x19, #120]
  415ab0:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  415ab4:	add	x5, x5, #0x17
  415ab8:	bl	4064e0 <log_internal_realm@plt>
  415abc:	str	w0, [x19, #100]
  415ac0:	b	415ad8 <safe_atollu@plt+0xe3a8>
  415ac4:	ldur	w0, [x29, #-92]
  415ac8:	bl	4064f0 <abs@plt>
  415acc:	mov	w8, wzr
  415ad0:	subs	w8, w8, w0, uxtb
  415ad4:	str	w8, [x19, #100]
  415ad8:	ldr	w8, [x19, #100]
  415adc:	stur	w8, [x29, #-100]
  415ae0:	ldur	w8, [x29, #-100]
  415ae4:	stur	w8, [x29, #-4]
  415ae8:	mov	w8, #0x1                   	// #1
  415aec:	stur	w8, [x29, #-104]
  415af0:	b	416468 <safe_atollu@plt+0xed38>
  415af4:	ldur	w8, [x29, #-8]
  415af8:	cmp	w8, #0x2
  415afc:	b.lt	415b0c <safe_atollu@plt+0xe3dc>  // b.tstop
  415b00:	ldur	w8, [x29, #-8]
  415b04:	cmp	w8, #0x3
  415b08:	b.le	415b9c <safe_atollu@plt+0xe46c>
  415b0c:	mov	w8, #0x3                   	// #3
  415b10:	stur	w8, [x29, #-108]
  415b14:	mov	w8, #0x16                  	// #22
  415b18:	movk	w8, #0x4000, lsl #16
  415b1c:	stur	w8, [x29, #-112]
  415b20:	stur	wzr, [x29, #-116]
  415b24:	ldur	w0, [x29, #-116]
  415b28:	bl	4064d0 <log_get_max_level_realm@plt>
  415b2c:	ldur	w8, [x29, #-108]
  415b30:	and	w8, w8, #0x7
  415b34:	cmp	w0, w8
  415b38:	b.lt	415b6c <safe_atollu@plt+0xe43c>  // b.tstop
  415b3c:	ldur	w8, [x29, #-116]
  415b40:	ldur	w9, [x29, #-108]
  415b44:	orr	w0, w9, w8, lsl #10
  415b48:	ldur	w1, [x29, #-112]
  415b4c:	ldr	x2, [x19, #128]
  415b50:	mov	w3, #0x1889                	// #6281
  415b54:	ldr	x4, [x19, #120]
  415b58:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  415b5c:	add	x5, x5, #0x34
  415b60:	bl	4064e0 <log_internal_realm@plt>
  415b64:	str	w0, [x19, #96]
  415b68:	b	415b80 <safe_atollu@plt+0xe450>
  415b6c:	ldur	w0, [x29, #-112]
  415b70:	bl	4064f0 <abs@plt>
  415b74:	mov	w8, wzr
  415b78:	subs	w8, w8, w0, uxtb
  415b7c:	str	w8, [x19, #96]
  415b80:	ldr	w8, [x19, #96]
  415b84:	stur	w8, [x29, #-120]
  415b88:	ldur	w8, [x29, #-120]
  415b8c:	stur	w8, [x29, #-4]
  415b90:	mov	w8, #0x1                   	// #1
  415b94:	stur	w8, [x29, #-104]
  415b98:	b	416468 <safe_atollu@plt+0xed38>
  415b9c:	ldur	x8, [x29, #-16]
  415ba0:	ldr	x8, [x8, #8]
  415ba4:	stur	x8, [x29, #-64]
  415ba8:	ldur	w9, [x29, #-8]
  415bac:	cmp	w9, #0x3
  415bb0:	b.lt	415bc4 <safe_atollu@plt+0xe494>  // b.tstop
  415bb4:	ldur	x8, [x29, #-16]
  415bb8:	ldr	x8, [x8, #16]
  415bbc:	stur	x8, [x29, #-72]
  415bc0:	b	415c70 <safe_atollu@plt+0xe540>
  415bc4:	adrp	x0, 435000 <safe_atollu@plt+0x2d8d0>
  415bc8:	add	x0, x0, #0xef6
  415bcc:	mov	w8, wzr
  415bd0:	mov	w1, w8
  415bd4:	sub	x2, x29, #0x38
  415bd8:	bl	406d80 <proc_cmdline_get_key@plt>
  415bdc:	stur	w0, [x29, #-84]
  415be0:	ldur	w8, [x29, #-84]
  415be4:	cmp	w8, #0x0
  415be8:	cset	w8, ge  // ge = tcont
  415bec:	tbnz	w8, #0, 415c68 <safe_atollu@plt+0xe538>
  415bf0:	mov	w8, #0x7                   	// #7
  415bf4:	stur	w8, [x29, #-124]
  415bf8:	ldur	w8, [x29, #-84]
  415bfc:	stur	w8, [x29, #-128]
  415c00:	stur	wzr, [x29, #-132]
  415c04:	ldur	w0, [x29, #-132]
  415c08:	bl	4064d0 <log_get_max_level_realm@plt>
  415c0c:	ldur	w8, [x29, #-124]
  415c10:	and	w8, w8, #0x7
  415c14:	cmp	w0, w8
  415c18:	b.lt	415c4c <safe_atollu@plt+0xe51c>  // b.tstop
  415c1c:	ldur	w8, [x29, #-132]
  415c20:	ldur	w9, [x29, #-124]
  415c24:	orr	w0, w9, w8, lsl #10
  415c28:	ldur	w1, [x29, #-128]
  415c2c:	ldr	x2, [x19, #128]
  415c30:	mov	w3, #0x1892                	// #6290
  415c34:	ldr	x4, [x19, #120]
  415c38:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  415c3c:	add	x5, x5, #0x4f
  415c40:	bl	4064e0 <log_internal_realm@plt>
  415c44:	str	w0, [x19, #92]
  415c48:	b	415c60 <safe_atollu@plt+0xe530>
  415c4c:	ldur	w0, [x29, #-128]
  415c50:	bl	4064f0 <abs@plt>
  415c54:	mov	w8, wzr
  415c58:	subs	w8, w8, w0, uxtb
  415c5c:	str	w8, [x19, #92]
  415c60:	ldr	w8, [x19, #92]
  415c64:	stur	w8, [x29, #-136]
  415c68:	ldur	x8, [x29, #-56]
  415c6c:	stur	x8, [x29, #-72]
  415c70:	ldur	x0, [x29, #-72]
  415c74:	bl	40beb8 <safe_atollu@plt+0x4788>
  415c78:	stur	x0, [x29, #-72]
  415c7c:	ldur	x8, [x29, #-72]
  415c80:	cbz	x8, 4160f4 <safe_atollu@plt+0xe9c4>
  415c84:	mov	x8, xzr
  415c88:	stur	x8, [x29, #-144]
  415c8c:	stur	x8, [x29, #-152]
  415c90:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  415c94:	add	x8, x8, #0x71
  415c98:	stur	x8, [x29, #-160]
  415c9c:	ldur	x8, [x29, #-64]
  415ca0:	stur	x8, [x29, #-168]
  415ca4:	ldur	x8, [x29, #-160]
  415ca8:	ldrb	w9, [x8]
  415cac:	mov	w10, #0x0                   	// #0
  415cb0:	cmp	w9, #0x2f
  415cb4:	str	w10, [x19, #88]
  415cb8:	b.ne	415cd0 <safe_atollu@plt+0xe5a0>  // b.any
  415cbc:	ldur	x8, [x29, #-160]
  415cc0:	ldrb	w9, [x8, #1]
  415cc4:	cmp	w9, #0x2f
  415cc8:	cset	w9, eq  // eq = none
  415ccc:	str	w9, [x19, #88]
  415cd0:	ldr	w8, [x19, #88]
  415cd4:	tbnz	w8, #0, 415cdc <safe_atollu@plt+0xe5ac>
  415cd8:	b	415cec <safe_atollu@plt+0xe5bc>
  415cdc:	ldur	x8, [x29, #-160]
  415ce0:	add	x8, x8, #0x1
  415ce4:	stur	x8, [x29, #-160]
  415ce8:	b	415ca4 <safe_atollu@plt+0xe574>
  415cec:	ldur	x0, [x29, #-168]
  415cf0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  415cf4:	tbnz	w0, #0, 415cfc <safe_atollu@plt+0xe5cc>
  415cf8:	b	415d08 <safe_atollu@plt+0xe5d8>
  415cfc:	ldur	x8, [x29, #-160]
  415d00:	stur	x8, [x29, #-176]
  415d04:	b	415ea0 <safe_atollu@plt+0xe770>
  415d08:	ldur	x0, [x29, #-168]
  415d0c:	bl	4066c0 <strlen@plt>
  415d10:	add	x8, x0, #0x1
  415d14:	ldur	x0, [x29, #-160]
  415d18:	str	x8, [x19, #80]
  415d1c:	bl	4066c0 <strlen@plt>
  415d20:	ldr	x8, [x19, #80]
  415d24:	add	x9, x8, x0
  415d28:	add	x9, x9, #0x1
  415d2c:	stur	x9, [x29, #-200]
  415d30:	ldur	x9, [x29, #-200]
  415d34:	stur	x9, [x29, #-208]
  415d38:	ldur	x1, [x29, #-208]
  415d3c:	mov	x0, #0x1                   	// #1
  415d40:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  415d44:	mov	w8, #0x1                   	// #1
  415d48:	eor	w9, w0, #0x1
  415d4c:	eor	w9, w9, w8
  415d50:	eor	w9, w9, w8
  415d54:	eor	w8, w9, w8
  415d58:	and	w8, w8, #0x1
  415d5c:	mov	w1, w8
  415d60:	sxtw	x10, w1
  415d64:	cbz	x10, 415d88 <safe_atollu@plt+0xe658>
  415d68:	mov	w8, wzr
  415d6c:	mov	w0, w8
  415d70:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  415d74:	add	x1, x1, #0x434
  415d78:	ldr	x2, [x19, #128]
  415d7c:	mov	w3, #0x189b                	// #6299
  415d80:	ldr	x4, [x19, #112]
  415d84:	bl	406540 <log_assert_failed_realm@plt>
  415d88:	ldur	x8, [x29, #-208]
  415d8c:	mov	x9, #0x1                   	// #1
  415d90:	mul	x8, x9, x8
  415d94:	cmp	x8, #0x400, lsl #12
  415d98:	cset	w10, ls  // ls = plast
  415d9c:	mov	w11, #0x1                   	// #1
  415da0:	eor	w10, w10, #0x1
  415da4:	eor	w10, w10, w11
  415da8:	eor	w10, w10, w11
  415dac:	and	w10, w10, #0x1
  415db0:	mov	w0, w10
  415db4:	sxtw	x8, w0
  415db8:	cbz	x8, 415ddc <safe_atollu@plt+0xe6ac>
  415dbc:	mov	w8, wzr
  415dc0:	mov	w0, w8
  415dc4:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  415dc8:	add	x1, x1, #0x483
  415dcc:	ldr	x2, [x19, #128]
  415dd0:	mov	w3, #0x189b                	// #6299
  415dd4:	ldr	x4, [x19, #112]
  415dd8:	bl	406540 <log_assert_failed_realm@plt>
  415ddc:	ldur	x8, [x29, #-208]
  415de0:	mov	x9, #0x1                   	// #1
  415de4:	mul	x8, x9, x8
  415de8:	mul	x8, x8, x9
  415dec:	add	x8, x8, #0xf
  415df0:	and	x8, x8, #0xfffffffffffffff0
  415df4:	mov	x9, sp
  415df8:	subs	x8, x9, x8
  415dfc:	mov	sp, x8
  415e00:	stur	x8, [x29, #-216]
  415e04:	ldur	x8, [x29, #-216]
  415e08:	stur	x8, [x29, #-192]
  415e0c:	ldur	x0, [x29, #-192]
  415e10:	ldur	x1, [x29, #-168]
  415e14:	bl	406b30 <stpcpy@plt>
  415e18:	stur	x0, [x29, #-184]
  415e1c:	ldur	x8, [x29, #-184]
  415e20:	ldur	x9, [x29, #-192]
  415e24:	mov	w10, #0x0                   	// #0
  415e28:	cmp	x8, x9
  415e2c:	str	w10, [x19, #76]
  415e30:	b.ls	415e48 <safe_atollu@plt+0xe718>  // b.plast
  415e34:	ldur	x8, [x29, #-184]
  415e38:	ldurb	w9, [x8, #-1]
  415e3c:	cmp	w9, #0x2f
  415e40:	cset	w9, eq  // eq = none
  415e44:	str	w9, [x19, #76]
  415e48:	ldr	w8, [x19, #76]
  415e4c:	tbnz	w8, #0, 415e54 <safe_atollu@plt+0xe724>
  415e50:	b	415e68 <safe_atollu@plt+0xe738>
  415e54:	ldur	x8, [x29, #-184]
  415e58:	mov	x9, #0xffffffffffffffff    	// #-1
  415e5c:	add	x8, x8, x9
  415e60:	stur	x8, [x29, #-184]
  415e64:	b	415e1c <safe_atollu@plt+0xe6ec>
  415e68:	ldur	x8, [x29, #-160]
  415e6c:	ldrb	w9, [x8]
  415e70:	cmp	w9, #0x2f
  415e74:	b.eq	415e8c <safe_atollu@plt+0xe75c>  // b.none
  415e78:	ldur	x8, [x29, #-184]
  415e7c:	add	x9, x8, #0x1
  415e80:	stur	x9, [x29, #-184]
  415e84:	mov	w10, #0x2f                  	// #47
  415e88:	strb	w10, [x8]
  415e8c:	ldur	x0, [x29, #-184]
  415e90:	ldur	x1, [x29, #-160]
  415e94:	bl	406d90 <strcpy@plt>
  415e98:	ldur	x8, [x29, #-192]
  415e9c:	stur	x8, [x29, #-176]
  415ea0:	ldur	x8, [x29, #-176]
  415ea4:	stur	x8, [x29, #-224]
  415ea8:	ldur	x8, [x29, #-224]
  415eac:	stur	x8, [x29, #-144]
  415eb0:	ldur	x8, [x29, #-72]
  415eb4:	stur	x8, [x29, #-232]
  415eb8:	ldur	x8, [x29, #-64]
  415ebc:	str	x8, [x19, #240]
  415ec0:	ldur	x8, [x29, #-232]
  415ec4:	ldrb	w9, [x8]
  415ec8:	mov	w10, #0x0                   	// #0
  415ecc:	cmp	w9, #0x2f
  415ed0:	str	w10, [x19, #72]
  415ed4:	b.ne	415eec <safe_atollu@plt+0xe7bc>  // b.any
  415ed8:	ldur	x8, [x29, #-232]
  415edc:	ldrb	w9, [x8, #1]
  415ee0:	cmp	w9, #0x2f
  415ee4:	cset	w9, eq  // eq = none
  415ee8:	str	w9, [x19, #72]
  415eec:	ldr	w8, [x19, #72]
  415ef0:	tbnz	w8, #0, 415ef8 <safe_atollu@plt+0xe7c8>
  415ef4:	b	415f08 <safe_atollu@plt+0xe7d8>
  415ef8:	ldur	x8, [x29, #-232]
  415efc:	add	x8, x8, #0x1
  415f00:	stur	x8, [x29, #-232]
  415f04:	b	415ec0 <safe_atollu@plt+0xe790>
  415f08:	ldr	x0, [x19, #240]
  415f0c:	bl	40bb00 <safe_atollu@plt+0x43d0>
  415f10:	tbnz	w0, #0, 415f18 <safe_atollu@plt+0xe7e8>
  415f14:	b	415f24 <safe_atollu@plt+0xe7f4>
  415f18:	ldur	x8, [x29, #-232]
  415f1c:	str	x8, [x19, #232]
  415f20:	b	4160bc <safe_atollu@plt+0xe98c>
  415f24:	ldr	x0, [x19, #240]
  415f28:	bl	4066c0 <strlen@plt>
  415f2c:	add	x8, x0, #0x1
  415f30:	ldur	x0, [x29, #-232]
  415f34:	str	x8, [x19, #64]
  415f38:	bl	4066c0 <strlen@plt>
  415f3c:	ldr	x8, [x19, #64]
  415f40:	add	x9, x8, x0
  415f44:	add	x9, x9, #0x1
  415f48:	str	x9, [x19, #208]
  415f4c:	ldr	x9, [x19, #208]
  415f50:	str	x9, [x19, #200]
  415f54:	ldr	x1, [x19, #200]
  415f58:	mov	x0, #0x1                   	// #1
  415f5c:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  415f60:	mov	w8, #0x1                   	// #1
  415f64:	eor	w9, w0, #0x1
  415f68:	eor	w9, w9, w8
  415f6c:	eor	w9, w9, w8
  415f70:	eor	w8, w9, w8
  415f74:	and	w8, w8, #0x1
  415f78:	mov	w1, w8
  415f7c:	sxtw	x10, w1
  415f80:	cbz	x10, 415fa4 <safe_atollu@plt+0xe874>
  415f84:	mov	w8, wzr
  415f88:	mov	w0, w8
  415f8c:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  415f90:	add	x1, x1, #0x434
  415f94:	ldr	x2, [x19, #128]
  415f98:	mov	w3, #0x189c                	// #6300
  415f9c:	ldr	x4, [x19, #112]
  415fa0:	bl	406540 <log_assert_failed_realm@plt>
  415fa4:	ldr	x8, [x19, #200]
  415fa8:	mov	x9, #0x1                   	// #1
  415fac:	mul	x8, x9, x8
  415fb0:	cmp	x8, #0x400, lsl #12
  415fb4:	cset	w10, ls  // ls = plast
  415fb8:	mov	w11, #0x1                   	// #1
  415fbc:	eor	w10, w10, #0x1
  415fc0:	eor	w10, w10, w11
  415fc4:	eor	w10, w10, w11
  415fc8:	and	w10, w10, #0x1
  415fcc:	mov	w0, w10
  415fd0:	sxtw	x8, w0
  415fd4:	cbz	x8, 415ff8 <safe_atollu@plt+0xe8c8>
  415fd8:	mov	w8, wzr
  415fdc:	mov	w0, w8
  415fe0:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  415fe4:	add	x1, x1, #0x483
  415fe8:	ldr	x2, [x19, #128]
  415fec:	mov	w3, #0x189c                	// #6300
  415ff0:	ldr	x4, [x19, #112]
  415ff4:	bl	406540 <log_assert_failed_realm@plt>
  415ff8:	ldr	x8, [x19, #200]
  415ffc:	mov	x9, #0x1                   	// #1
  416000:	mul	x8, x9, x8
  416004:	mul	x8, x8, x9
  416008:	add	x8, x8, #0xf
  41600c:	and	x8, x8, #0xfffffffffffffff0
  416010:	mov	x9, sp
  416014:	subs	x8, x9, x8
  416018:	mov	sp, x8
  41601c:	str	x8, [x19, #192]
  416020:	ldr	x8, [x19, #192]
  416024:	str	x8, [x19, #216]
  416028:	ldr	x0, [x19, #216]
  41602c:	ldr	x1, [x19, #240]
  416030:	bl	406b30 <stpcpy@plt>
  416034:	str	x0, [x19, #224]
  416038:	ldr	x8, [x19, #224]
  41603c:	ldr	x9, [x19, #216]
  416040:	mov	w10, #0x0                   	// #0
  416044:	cmp	x8, x9
  416048:	str	w10, [x19, #60]
  41604c:	b.ls	416064 <safe_atollu@plt+0xe934>  // b.plast
  416050:	ldr	x8, [x19, #224]
  416054:	ldurb	w9, [x8, #-1]
  416058:	cmp	w9, #0x2f
  41605c:	cset	w9, eq  // eq = none
  416060:	str	w9, [x19, #60]
  416064:	ldr	w8, [x19, #60]
  416068:	tbnz	w8, #0, 416070 <safe_atollu@plt+0xe940>
  41606c:	b	416084 <safe_atollu@plt+0xe954>
  416070:	ldr	x8, [x19, #224]
  416074:	mov	x9, #0xffffffffffffffff    	// #-1
  416078:	add	x8, x8, x9
  41607c:	str	x8, [x19, #224]
  416080:	b	416038 <safe_atollu@plt+0xe908>
  416084:	ldur	x8, [x29, #-232]
  416088:	ldrb	w9, [x8]
  41608c:	cmp	w9, #0x2f
  416090:	b.eq	4160a8 <safe_atollu@plt+0xe978>  // b.none
  416094:	ldr	x8, [x19, #224]
  416098:	add	x9, x8, #0x1
  41609c:	str	x9, [x19, #224]
  4160a0:	mov	w10, #0x2f                  	// #47
  4160a4:	strb	w10, [x8]
  4160a8:	ldr	x0, [x19, #224]
  4160ac:	ldur	x1, [x29, #-232]
  4160b0:	bl	406d90 <strcpy@plt>
  4160b4:	ldr	x8, [x19, #216]
  4160b8:	str	x8, [x19, #232]
  4160bc:	ldr	x8, [x19, #232]
  4160c0:	str	x8, [x19, #184]
  4160c4:	ldr	x8, [x19, #184]
  4160c8:	stur	x8, [x29, #-152]
  4160cc:	ldur	x0, [x29, #-152]
  4160d0:	ldur	x1, [x29, #-144]
  4160d4:	mov	w9, wzr
  4160d8:	mov	w2, w9
  4160dc:	bl	406da0 <files_same@plt>
  4160e0:	cmp	w0, #0x0
  4160e4:	cset	w9, le
  4160e8:	tbnz	w9, #0, 4160f4 <safe_atollu@plt+0xe9c4>
  4160ec:	mov	x8, xzr
  4160f0:	stur	x8, [x29, #-72]
  4160f4:	ldr	x8, [x19, #104]
  4160f8:	ldr	x9, [x8]
  4160fc:	cmp	x9, #0x0
  416100:	cset	w10, ne  // ne = any
  416104:	mov	w11, #0x1                   	// #1
  416108:	eor	w10, w10, #0x1
  41610c:	eor	w10, w10, w11
  416110:	eor	w10, w10, w11
  416114:	and	w10, w10, #0x1
  416118:	mov	w0, w10
  41611c:	sxtw	x9, w0
  416120:	cbz	x9, 416144 <safe_atollu@plt+0xea14>
  416124:	mov	w8, wzr
  416128:	mov	w0, w8
  41612c:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  416130:	add	x1, x1, #0xad
  416134:	ldr	x2, [x19, #128]
  416138:	mov	w3, #0x18a6                	// #6310
  41613c:	ldr	x4, [x19, #112]
  416140:	bl	406540 <log_assert_failed_realm@plt>
  416144:	ldr	x8, [x19, #104]
  416148:	ldr	x9, [x8]
  41614c:	ldr	x9, [x9]
  416150:	cmp	x9, #0x0
  416154:	cset	w10, ne  // ne = any
  416158:	mov	w11, #0x1                   	// #1
  41615c:	eor	w10, w10, #0x1
  416160:	eor	w10, w10, w11
  416164:	eor	w10, w10, w11
  416168:	and	w10, w10, #0x1
  41616c:	mov	w0, w10
  416170:	sxtw	x9, w0
  416174:	cbz	x9, 416198 <safe_atollu@plt+0xea68>
  416178:	mov	w8, wzr
  41617c:	mov	w0, w8
  416180:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  416184:	add	x1, x1, #0xb8
  416188:	ldr	x2, [x19, #128]
  41618c:	mov	w3, #0x18a7                	// #6311
  416190:	ldr	x4, [x19, #112]
  416194:	bl	406540 <log_assert_failed_realm@plt>
  416198:	ldr	x8, [x19, #104]
  41619c:	ldr	x9, [x8]
  4161a0:	ldr	x9, [x9]
  4161a4:	mov	w10, #0x40                  	// #64
  4161a8:	strb	w10, [x9]
  4161ac:	mov	w0, #0x1                   	// #1
  4161b0:	sub	x1, x29, #0x50
  4161b4:	bl	40c730 <safe_atollu@plt+0x5000>
  4161b8:	stur	w0, [x29, #-84]
  4161bc:	ldur	w10, [x29, #-84]
  4161c0:	cmp	w10, #0x0
  4161c4:	cset	w10, ge  // ge = tcont
  4161c8:	tbnz	w10, #0, 4161e0 <safe_atollu@plt+0xeab0>
  4161cc:	ldur	w8, [x29, #-84]
  4161d0:	stur	w8, [x29, #-4]
  4161d4:	mov	w8, #0x1                   	// #1
  4161d8:	stur	w8, [x29, #-104]
  4161dc:	b	416468 <safe_atollu@plt+0xed38>
  4161e0:	mov	w0, #0xf                   	// #15
  4161e4:	mov	w1, #0xffffffff            	// #-1
  4161e8:	bl	406db0 <ignore_signals@plt>
  4161ec:	stur	w0, [x29, #-84]
  4161f0:	ldur	w8, [x29, #-84]
  4161f4:	cmp	w8, #0x0
  4161f8:	cset	w8, ge  // ge = tcont
  4161fc:	tbnz	w8, #0, 416278 <safe_atollu@plt+0xeb48>
  416200:	mov	w8, #0x4                   	// #4
  416204:	str	w8, [x19, #180]
  416208:	ldur	w8, [x29, #-84]
  41620c:	str	w8, [x19, #176]
  416210:	str	wzr, [x19, #172]
  416214:	ldr	w0, [x19, #172]
  416218:	bl	4064d0 <log_get_max_level_realm@plt>
  41621c:	ldr	w8, [x19, #180]
  416220:	and	w8, w8, #0x7
  416224:	cmp	w0, w8
  416228:	b.lt	41625c <safe_atollu@plt+0xeb2c>  // b.tstop
  41622c:	ldr	w8, [x19, #172]
  416230:	ldr	w9, [x19, #180]
  416234:	orr	w0, w9, w8, lsl #10
  416238:	ldr	w1, [x19, #176]
  41623c:	ldr	x2, [x19, #128]
  416240:	mov	w3, #0x18b4                	// #6324
  416244:	ldr	x4, [x19, #120]
  416248:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  41624c:	add	x5, x5, #0xc6
  416250:	bl	4064e0 <log_internal_realm@plt>
  416254:	str	w0, [x19, #56]
  416258:	b	416270 <safe_atollu@plt+0xeb40>
  41625c:	ldr	w0, [x19, #176]
  416260:	bl	4064f0 <abs@plt>
  416264:	mov	w8, wzr
  416268:	subs	w8, w8, w0, uxtb
  41626c:	str	w8, [x19, #56]
  416270:	ldr	w8, [x19, #56]
  416274:	str	w8, [x19, #168]
  416278:	mov	w8, #0x7                   	// #7
  41627c:	str	w8, [x19, #164]
  416280:	str	wzr, [x19, #160]
  416284:	str	wzr, [x19, #156]
  416288:	ldr	w0, [x19, #156]
  41628c:	bl	4064d0 <log_get_max_level_realm@plt>
  416290:	ldr	w8, [x19, #164]
  416294:	and	w8, w8, #0x7
  416298:	cmp	w0, w8
  41629c:	b.lt	416304 <safe_atollu@plt+0xebd4>  // b.tstop
  4162a0:	ldr	w8, [x19, #156]
  4162a4:	ldr	w9, [x19, #164]
  4162a8:	orr	w0, w9, w8, lsl #10
  4162ac:	ldr	w1, [x19, #160]
  4162b0:	ldur	x6, [x29, #-64]
  4162b4:	ldur	x10, [x29, #-72]
  4162b8:	str	w0, [x19, #52]
  4162bc:	mov	x0, x10
  4162c0:	str	w1, [x19, #48]
  4162c4:	str	x6, [x19, #40]
  4162c8:	bl	41f840 <safe_atollu@plt+0x18110>
  4162cc:	ldr	w8, [x19, #52]
  4162d0:	str	x0, [x19, #32]
  4162d4:	mov	w0, w8
  4162d8:	ldr	w1, [x19, #48]
  4162dc:	ldr	x2, [x19, #128]
  4162e0:	mov	w3, #0x18b6                	// #6326
  4162e4:	ldr	x4, [x19, #120]
  4162e8:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4162ec:	add	x5, x5, #0xfc
  4162f0:	ldr	x6, [x19, #40]
  4162f4:	ldr	x7, [x19, #32]
  4162f8:	bl	4064e0 <log_internal_realm@plt>
  4162fc:	str	w0, [x19, #28]
  416300:	b	416318 <safe_atollu@plt+0xebe8>
  416304:	ldr	w0, [x19, #160]
  416308:	bl	4064f0 <abs@plt>
  41630c:	mov	w8, wzr
  416310:	subs	w8, w8, w0, uxtb
  416314:	str	w8, [x19, #28]
  416318:	ldr	w8, [x19, #28]
  41631c:	str	w8, [x19, #152]
  416320:	ldur	x0, [x29, #-80]
  416324:	ldur	x9, [x29, #-64]
  416328:	ldur	x10, [x29, #-72]
  41632c:	sub	sp, sp, #0x10
  416330:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  416334:	add	x1, x1, #0x888
  416338:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41633c:	add	x2, x2, #0x8a1
  416340:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  416344:	add	x3, x3, #0x8bb
  416348:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  41634c:	add	x4, x4, #0x120
  416350:	sub	x5, x29, #0x30
  416354:	mov	x11, xzr
  416358:	mov	x6, x11
  41635c:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  416360:	add	x7, x7, #0xf56
  416364:	mov	x11, sp
  416368:	str	x9, [x11]
  41636c:	mov	x9, sp
  416370:	str	x10, [x9, #8]
  416374:	bl	406600 <sd_bus_call_method@plt>
  416378:	add	sp, sp, #0x10
  41637c:	stur	w0, [x29, #-84]
  416380:	ldur	w8, [x29, #-84]
  416384:	cmp	w8, #0x0
  416388:	cset	w8, ge  // ge = tcont
  41638c:	tbnz	w8, #0, 41645c <safe_atollu@plt+0xed2c>
  416390:	mov	w0, #0xf                   	// #15
  416394:	mov	w1, #0xffffffff            	// #-1
  416398:	bl	406dc0 <default_signals@plt>
  41639c:	mov	w8, #0x3                   	// #3
  4163a0:	str	w8, [x19, #148]
  4163a4:	ldur	w8, [x29, #-84]
  4163a8:	str	w8, [x19, #144]
  4163ac:	str	wzr, [x19, #140]
  4163b0:	ldr	w8, [x19, #140]
  4163b4:	mov	w0, w8
  4163b8:	bl	4064d0 <log_get_max_level_realm@plt>
  4163bc:	ldr	w8, [x19, #148]
  4163c0:	and	w8, w8, #0x7
  4163c4:	cmp	w0, w8
  4163c8:	b.lt	41642c <safe_atollu@plt+0xecfc>  // b.tstop
  4163cc:	ldr	w8, [x19, #140]
  4163d0:	ldr	w9, [x19, #148]
  4163d4:	orr	w0, w9, w8, lsl #10
  4163d8:	ldr	w1, [x19, #144]
  4163dc:	ldur	w8, [x29, #-84]
  4163e0:	sub	x10, x29, #0x30
  4163e4:	str	w0, [x19, #24]
  4163e8:	mov	x0, x10
  4163ec:	str	w1, [x19, #20]
  4163f0:	mov	w1, w8
  4163f4:	bl	406610 <bus_error_message@plt>
  4163f8:	ldr	w8, [x19, #24]
  4163fc:	str	x0, [x19, #8]
  416400:	mov	w0, w8
  416404:	ldr	w1, [x19, #20]
  416408:	ldr	x2, [x19, #128]
  41640c:	mov	w3, #0x18c4                	// #6340
  416410:	ldr	x4, [x19, #120]
  416414:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  416418:	add	x5, x5, #0x12b
  41641c:	ldr	x6, [x19, #8]
  416420:	bl	4064e0 <log_internal_realm@plt>
  416424:	str	w0, [x19, #4]
  416428:	b	416440 <safe_atollu@plt+0xed10>
  41642c:	ldr	w0, [x19, #144]
  416430:	bl	4064f0 <abs@plt>
  416434:	mov	w8, wzr
  416438:	subs	w8, w8, w0, uxtb
  41643c:	str	w8, [x19, #4]
  416440:	ldr	w8, [x19, #4]
  416444:	str	w8, [x19, #136]
  416448:	ldr	w8, [x19, #136]
  41644c:	stur	w8, [x29, #-4]
  416450:	mov	w8, #0x1                   	// #1
  416454:	stur	w8, [x29, #-104]
  416458:	b	416468 <safe_atollu@plt+0xed38>
  41645c:	stur	wzr, [x29, #-4]
  416460:	mov	w8, #0x1                   	// #1
  416464:	stur	w8, [x29, #-104]
  416468:	sub	x0, x29, #0x38
  41646c:	bl	407e0c <safe_atollu@plt+0x6dc>
  416470:	sub	x0, x29, #0x30
  416474:	bl	406620 <sd_bus_error_free@plt>
  416478:	ldur	w0, [x29, #-4]
  41647c:	mov	sp, x29
  416480:	ldp	x28, x19, [sp, #16]
  416484:	ldp	x29, x30, [sp], #32
  416488:	ret
  41648c:	sub	sp, sp, #0x70
  416490:	stp	x29, x30, [sp, #96]
  416494:	add	x29, sp, #0x60
  416498:	mov	x8, xzr
  41649c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4164a0:	add	x9, x9, #0xe41
  4164a4:	add	x9, x9, #0x3
  4164a8:	stur	w0, [x29, #-8]
  4164ac:	stur	x1, [x29, #-16]
  4164b0:	stur	x2, [x29, #-24]
  4164b4:	stur	x8, [x29, #-32]
  4164b8:	stur	x8, [x29, #-40]
  4164bc:	ldur	x8, [x29, #-16]
  4164c0:	ldr	x8, [x8, #8]
  4164c4:	str	x9, [sp, #8]
  4164c8:	cbz	x8, 4165a8 <safe_atollu@plt+0xee78>
  4164cc:	ldur	x8, [x29, #-16]
  4164d0:	ldr	x0, [x8, #8]
  4164d4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4164d8:	add	x8, x8, #0x318
  4164dc:	ldrb	w9, [x8]
  4164e0:	mov	w10, #0x2                   	// #2
  4164e4:	mov	w11, wzr
  4164e8:	tst	w9, #0x1
  4164ec:	csel	w1, w11, w10, ne  // ne = any
  4164f0:	sub	x2, x29, #0x28
  4164f4:	bl	421518 <safe_atollu@plt+0x19de8>
  4164f8:	str	w0, [sp, #36]
  4164fc:	ldr	w9, [sp, #36]
  416500:	cmp	w9, #0x0
  416504:	cset	w9, ge  // ge = tcont
  416508:	tbnz	w9, #0, 41659c <safe_atollu@plt+0xee6c>
  41650c:	mov	w8, #0x3                   	// #3
  416510:	str	w8, [sp, #32]
  416514:	ldr	w8, [sp, #36]
  416518:	str	w8, [sp, #28]
  41651c:	str	wzr, [sp, #24]
  416520:	ldr	w0, [sp, #24]
  416524:	bl	4064d0 <log_get_max_level_realm@plt>
  416528:	ldr	w8, [sp, #32]
  41652c:	and	w8, w8, #0x7
  416530:	cmp	w0, w8
  416534:	b.lt	41656c <safe_atollu@plt+0xee3c>  // b.tstop
  416538:	ldr	w8, [sp, #24]
  41653c:	ldr	w9, [sp, #32]
  416540:	orr	w0, w9, w8, lsl #10
  416544:	ldr	w1, [sp, #28]
  416548:	ldr	x2, [sp, #8]
  41654c:	mov	w3, #0x73c                 	// #1852
  416550:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  416554:	add	x4, x4, #0x145
  416558:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  41655c:	add	x5, x5, #0x2eb
  416560:	bl	4064e0 <log_internal_realm@plt>
  416564:	str	w0, [sp, #4]
  416568:	b	416580 <safe_atollu@plt+0xee50>
  41656c:	ldr	w0, [sp, #28]
  416570:	bl	4064f0 <abs@plt>
  416574:	mov	w8, wzr
  416578:	subs	w8, w8, w0, uxtb
  41657c:	str	w8, [sp, #4]
  416580:	ldr	w8, [sp, #4]
  416584:	str	w8, [sp, #20]
  416588:	ldr	w8, [sp, #20]
  41658c:	stur	w8, [x29, #-4]
  416590:	mov	w8, #0x1                   	// #1
  416594:	str	w8, [sp, #16]
  416598:	b	416630 <safe_atollu@plt+0xef00>
  41659c:	ldur	x8, [x29, #-40]
  4165a0:	str	x8, [sp, #48]
  4165a4:	b	4165b4 <safe_atollu@plt+0xee84>
  4165a8:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  4165ac:	add	x8, x8, #0xd4d
  4165b0:	str	x8, [sp, #48]
  4165b4:	mov	w0, #0x1                   	// #1
  4165b8:	add	x1, sp, #0x28
  4165bc:	bl	40c730 <safe_atollu@plt+0x5000>
  4165c0:	str	w0, [sp, #36]
  4165c4:	ldr	w8, [sp, #36]
  4165c8:	cmp	w8, #0x0
  4165cc:	cset	w8, ge  // ge = tcont
  4165d0:	tbnz	w8, #0, 4165e8 <safe_atollu@plt+0xeeb8>
  4165d4:	ldr	w8, [sp, #36]
  4165d8:	stur	w8, [x29, #-4]
  4165dc:	mov	w8, #0x1                   	// #1
  4165e0:	str	w8, [sp, #16]
  4165e4:	b	416630 <safe_atollu@plt+0xef00>
  4165e8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4165ec:	add	x8, x8, #0x344
  4165f0:	ldr	w0, [x8]
  4165f4:	bl	406830 <pager_open@plt>
  4165f8:	ldr	x8, [sp, #48]
  4165fc:	mov	x0, x8
  416600:	bl	406640 <puts@plt>
  416604:	ldr	x8, [sp, #40]
  416608:	ldr	x1, [sp, #48]
  41660c:	mov	x0, x8
  416610:	mov	w9, wzr
  416614:	mov	w2, w9
  416618:	sub	x3, x29, #0x20
  41661c:	mov	w4, w9
  416620:	bl	42f5cc <safe_atollu@plt+0x27e9c>
  416624:	stur	w0, [x29, #-4]
  416628:	mov	w9, #0x1                   	// #1
  41662c:	str	w9, [sp, #16]
  416630:	sub	x0, x29, #0x28
  416634:	bl	407e0c <safe_atollu@plt+0x6dc>
  416638:	sub	x0, x29, #0x20
  41663c:	bl	407dd8 <safe_atollu@plt+0x6a8>
  416640:	ldur	w0, [x29, #-4]
  416644:	ldp	x29, x30, [sp, #96]
  416648:	add	sp, sp, #0x70
  41664c:	ret
  416650:	sub	sp, sp, #0xd0
  416654:	stp	x29, x30, [sp, #192]
  416658:	add	x29, sp, #0xc0
  41665c:	mov	x8, xzr
  416660:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  416664:	add	x9, x9, #0x318
  416668:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  41666c:	add	x10, x10, #0xe41
  416670:	add	x10, x10, #0x3
  416674:	stur	w0, [x29, #-8]
  416678:	stur	x1, [x29, #-16]
  41667c:	stur	x2, [x29, #-24]
  416680:	stur	x8, [x29, #-32]
  416684:	stur	x8, [x29, #-40]
  416688:	stur	xzr, [x29, #-48]
  41668c:	str	x9, [sp, #56]
  416690:	str	x10, [sp, #48]
  416694:	ldur	w8, [x29, #-8]
  416698:	cmp	w8, #0x2
  41669c:	cset	w8, ge  // ge = tcont
  4166a0:	mov	w9, #0x1                   	// #1
  4166a4:	eor	w8, w8, #0x1
  4166a8:	eor	w8, w8, w9
  4166ac:	eor	w8, w8, w9
  4166b0:	and	w8, w8, #0x1
  4166b4:	mov	w0, w8
  4166b8:	sxtw	x10, w0
  4166bc:	cbz	x10, 4166e4 <safe_atollu@plt+0xefb4>
  4166c0:	mov	w8, wzr
  4166c4:	mov	w0, w8
  4166c8:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4166cc:	add	x1, x1, #0x2e1
  4166d0:	ldr	x2, [sp, #48]
  4166d4:	mov	w3, #0x879                 	// #2169
  4166d8:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4166dc:	add	x4, x4, #0x2eb
  4166e0:	bl	406540 <log_assert_failed_realm@plt>
  4166e4:	ldur	x8, [x29, #-16]
  4166e8:	cmp	x8, #0x0
  4166ec:	cset	w9, ne  // ne = any
  4166f0:	mov	w10, #0x1                   	// #1
  4166f4:	eor	w9, w9, #0x1
  4166f8:	eor	w9, w9, w10
  4166fc:	eor	w9, w9, w10
  416700:	and	w9, w9, #0x1
  416704:	mov	w0, w9
  416708:	sxtw	x8, w0
  41670c:	cbz	x8, 416734 <safe_atollu@plt+0xf004>
  416710:	mov	w8, wzr
  416714:	mov	w0, w8
  416718:	adrp	x1, 435000 <safe_atollu@plt+0x2d8d0>
  41671c:	add	x1, x1, #0xed3
  416720:	ldr	x2, [sp, #48]
  416724:	mov	w3, #0x87a                 	// #2170
  416728:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  41672c:	add	x4, x4, #0x2eb
  416730:	bl	406540 <log_assert_failed_realm@plt>
  416734:	ldur	x8, [x29, #-16]
  416738:	ldr	x0, [x8, #8]
  41673c:	ldr	x8, [sp, #56]
  416740:	ldrb	w9, [x8]
  416744:	mov	w10, wzr
  416748:	mov	w11, #0x2                   	// #2
  41674c:	tst	w9, #0x1
  416750:	csel	w2, w10, w11, ne  // ne = any
  416754:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  416758:	add	x1, x1, #0x6f2
  41675c:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  416760:	add	x3, x3, #0xa31
  416764:	sub	x4, x29, #0x20
  416768:	bl	406dd0 <unit_name_mangle_with_suffix@plt>
  41676c:	stur	w0, [x29, #-52]
  416770:	ldur	w9, [x29, #-52]
  416774:	cmp	w9, #0x0
  416778:	cset	w9, ge  // ge = tcont
  41677c:	tbnz	w9, #0, 416810 <safe_atollu@plt+0xf0e0>
  416780:	mov	w8, #0x3                   	// #3
  416784:	stur	w8, [x29, #-56]
  416788:	ldur	w8, [x29, #-52]
  41678c:	stur	w8, [x29, #-60]
  416790:	stur	wzr, [x29, #-64]
  416794:	ldur	w0, [x29, #-64]
  416798:	bl	4064d0 <log_get_max_level_realm@plt>
  41679c:	ldur	w8, [x29, #-56]
  4167a0:	and	w8, w8, #0x7
  4167a4:	cmp	w0, w8
  4167a8:	b.lt	4167e0 <safe_atollu@plt+0xf0b0>  // b.tstop
  4167ac:	ldur	w8, [x29, #-64]
  4167b0:	ldur	w9, [x29, #-56]
  4167b4:	orr	w0, w9, w8, lsl #10
  4167b8:	ldur	w1, [x29, #-60]
  4167bc:	ldr	x2, [sp, #48]
  4167c0:	mov	w3, #0x880                 	// #2176
  4167c4:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4167c8:	add	x4, x4, #0x311
  4167cc:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4167d0:	add	x5, x5, #0x2eb
  4167d4:	bl	4064e0 <log_internal_realm@plt>
  4167d8:	str	w0, [sp, #44]
  4167dc:	b	4167f4 <safe_atollu@plt+0xf0c4>
  4167e0:	ldur	w0, [x29, #-60]
  4167e4:	bl	4064f0 <abs@plt>
  4167e8:	mov	w8, wzr
  4167ec:	subs	w8, w8, w0, uxtb
  4167f0:	str	w8, [sp, #44]
  4167f4:	ldr	w8, [sp, #44]
  4167f8:	stur	w8, [x29, #-68]
  4167fc:	ldur	w8, [x29, #-68]
  416800:	stur	w8, [x29, #-4]
  416804:	mov	w8, #0x1                   	// #1
  416808:	stur	w8, [x29, #-72]
  41680c:	b	416ab0 <safe_atollu@plt+0xf380>
  416810:	bl	41ad04 <safe_atollu@plt+0x135d4>
  416814:	tbnz	w0, #0, 41681c <safe_atollu@plt+0xf0ec>
  416818:	b	416888 <safe_atollu@plt+0xf158>
  41681c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  416820:	add	x8, x8, #0x33c
  416824:	ldr	w0, [x8]
  416828:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41682c:	add	x8, x8, #0x2d8
  416830:	ldr	x2, [x8]
  416834:	ldur	x3, [x29, #-32]
  416838:	mov	w1, #0x2                   	// #2
  41683c:	sub	x4, x29, #0x28
  416840:	sub	x5, x29, #0x30
  416844:	bl	406de0 <unit_file_set_default@plt>
  416848:	stur	w0, [x29, #-52]
  41684c:	ldur	w0, [x29, #-52]
  416850:	ldur	x2, [x29, #-40]
  416854:	ldur	x3, [x29, #-48]
  416858:	ldr	x8, [sp, #56]
  41685c:	ldrb	w9, [x8]
  416860:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  416864:	add	x1, x1, #0x31d
  416868:	and	w4, w9, #0x1
  41686c:	bl	406d00 <unit_file_dump_changes@plt>
  416870:	ldur	w9, [x29, #-52]
  416874:	cmp	w9, #0x0
  416878:	cset	w9, le
  41687c:	tbnz	w9, #0, 416884 <safe_atollu@plt+0xf154>
  416880:	stur	wzr, [x29, #-52]
  416884:	b	416a94 <safe_atollu@plt+0xf364>
  416888:	str	xzr, [sp, #96]
  41688c:	str	xzr, [sp, #104]
  416890:	str	xzr, [sp, #112]
  416894:	mov	x8, xzr
  416898:	str	x8, [sp, #88]
  41689c:	bl	41f948 <safe_atollu@plt+0x18218>
  4168a0:	mov	w0, #0x1                   	// #1
  4168a4:	add	x1, sp, #0x50
  4168a8:	bl	40c730 <safe_atollu@plt+0x5000>
  4168ac:	stur	w0, [x29, #-52]
  4168b0:	ldur	w9, [x29, #-52]
  4168b4:	cmp	w9, #0x0
  4168b8:	cset	w9, ge  // ge = tcont
  4168bc:	tbnz	w9, #0, 4168d4 <safe_atollu@plt+0xf1a4>
  4168c0:	ldur	w8, [x29, #-52]
  4168c4:	stur	w8, [x29, #-4]
  4168c8:	mov	w8, #0x1                   	// #1
  4168cc:	stur	w8, [x29, #-72]
  4168d0:	b	416a64 <safe_atollu@plt+0xf334>
  4168d4:	ldr	x0, [sp, #80]
  4168d8:	ldur	x8, [x29, #-32]
  4168dc:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4168e0:	add	x1, x1, #0x888
  4168e4:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  4168e8:	add	x2, x2, #0x8a1
  4168ec:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4168f0:	add	x3, x3, #0x8bb
  4168f4:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4168f8:	add	x4, x4, #0x329
  4168fc:	add	x5, sp, #0x60
  416900:	add	x6, sp, #0x58
  416904:	adrp	x7, 43d000 <safe_atollu@plt+0x358d0>
  416908:	add	x7, x7, #0x6ab
  41690c:	mov	x9, sp
  416910:	str	x8, [x9]
  416914:	mov	x8, sp
  416918:	mov	w10, #0x1                   	// #1
  41691c:	str	w10, [x8, #8]
  416920:	bl	406600 <sd_bus_call_method@plt>
  416924:	stur	w0, [x29, #-52]
  416928:	ldur	w10, [x29, #-52]
  41692c:	cmp	w10, #0x0
  416930:	cset	w10, ge  // ge = tcont
  416934:	tbnz	w10, #0, 4169f8 <safe_atollu@plt+0xf2c8>
  416938:	mov	w8, #0x3                   	// #3
  41693c:	str	w8, [sp, #76]
  416940:	ldur	w8, [x29, #-52]
  416944:	str	w8, [sp, #72]
  416948:	str	wzr, [sp, #68]
  41694c:	ldr	w0, [sp, #68]
  416950:	bl	4064d0 <log_get_max_level_realm@plt>
  416954:	ldr	w8, [sp, #76]
  416958:	and	w8, w8, #0x7
  41695c:	cmp	w0, w8
  416960:	b.lt	4169c8 <safe_atollu@plt+0xf298>  // b.tstop
  416964:	ldr	w8, [sp, #68]
  416968:	ldr	w9, [sp, #76]
  41696c:	orr	w0, w9, w8, lsl #10
  416970:	ldr	w1, [sp, #72]
  416974:	ldur	w8, [x29, #-52]
  416978:	add	x10, sp, #0x60
  41697c:	str	w0, [sp, #40]
  416980:	mov	x0, x10
  416984:	str	w1, [sp, #36]
  416988:	mov	w1, w8
  41698c:	bl	406610 <bus_error_message@plt>
  416990:	ldr	w8, [sp, #40]
  416994:	str	x0, [sp, #24]
  416998:	mov	w0, w8
  41699c:	ldr	w1, [sp, #36]
  4169a0:	ldr	x2, [sp, #48]
  4169a4:	mov	w3, #0x89d                 	// #2205
  4169a8:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4169ac:	add	x4, x4, #0x311
  4169b0:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4169b4:	add	x5, x5, #0x33a
  4169b8:	ldr	x6, [sp, #24]
  4169bc:	bl	4064e0 <log_internal_realm@plt>
  4169c0:	str	w0, [sp, #20]
  4169c4:	b	4169dc <safe_atollu@plt+0xf2ac>
  4169c8:	ldr	w0, [sp, #72]
  4169cc:	bl	4064f0 <abs@plt>
  4169d0:	mov	w8, wzr
  4169d4:	subs	w8, w8, w0, uxtb
  4169d8:	str	w8, [sp, #20]
  4169dc:	ldr	w8, [sp, #20]
  4169e0:	str	w8, [sp, #64]
  4169e4:	ldr	w8, [sp, #64]
  4169e8:	stur	w8, [x29, #-4]
  4169ec:	mov	w8, #0x1                   	// #1
  4169f0:	stur	w8, [x29, #-72]
  4169f4:	b	416a64 <safe_atollu@plt+0xf334>
  4169f8:	ldr	x0, [sp, #88]
  4169fc:	ldr	x8, [sp, #56]
  416a00:	ldrb	w9, [x8]
  416a04:	and	w1, w9, #0x1
  416a08:	sub	x2, x29, #0x28
  416a0c:	sub	x3, x29, #0x30
  416a10:	bl	406d10 <bus_deserialize_and_dump_unit_file_changes@plt>
  416a14:	stur	w0, [x29, #-52]
  416a18:	ldur	w9, [x29, #-52]
  416a1c:	cmp	w9, #0x0
  416a20:	cset	w9, ge  // ge = tcont
  416a24:	tbnz	w9, #0, 416a34 <safe_atollu@plt+0xf304>
  416a28:	mov	w8, #0x6                   	// #6
  416a2c:	stur	w8, [x29, #-72]
  416a30:	b	416a64 <safe_atollu@plt+0xf334>
  416a34:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  416a38:	add	x8, x8, #0x349
  416a3c:	ldrb	w9, [x8]
  416a40:	tbnz	w9, #0, 416a5c <safe_atollu@plt+0xf32c>
  416a44:	ldur	w0, [x29, #-8]
  416a48:	ldur	x1, [x29, #-16]
  416a4c:	ldur	x2, [x29, #-24]
  416a50:	bl	411748 <safe_atollu@plt+0xa018>
  416a54:	stur	w0, [x29, #-52]
  416a58:	b	416a60 <safe_atollu@plt+0xf330>
  416a5c:	stur	wzr, [x29, #-52]
  416a60:	stur	wzr, [x29, #-72]
  416a64:	add	x0, sp, #0x58
  416a68:	bl	41a8c8 <safe_atollu@plt+0x13198>
  416a6c:	add	x0, sp, #0x60
  416a70:	bl	406620 <sd_bus_error_free@plt>
  416a74:	ldur	w8, [x29, #-72]
  416a78:	str	w8, [sp, #16]
  416a7c:	cbz	w8, 416a94 <safe_atollu@plt+0xf364>
  416a80:	b	416a84 <safe_atollu@plt+0xf354>
  416a84:	ldr	w8, [sp, #16]
  416a88:	cmp	w8, #0x6
  416a8c:	b.eq	416a94 <safe_atollu@plt+0xf364>  // b.none
  416a90:	b	416ab0 <safe_atollu@plt+0xf380>
  416a94:	ldur	x0, [x29, #-40]
  416a98:	ldur	x1, [x29, #-48]
  416a9c:	bl	406d50 <unit_file_changes_free@plt>
  416aa0:	ldur	w8, [x29, #-52]
  416aa4:	stur	w8, [x29, #-4]
  416aa8:	mov	w8, #0x1                   	// #1
  416aac:	stur	w8, [x29, #-72]
  416ab0:	sub	x0, x29, #0x20
  416ab4:	bl	407e0c <safe_atollu@plt+0x6dc>
  416ab8:	ldur	w0, [x29, #-4]
  416abc:	ldp	x29, x30, [sp, #192]
  416ac0:	add	sp, sp, #0xd0
  416ac4:	ret
  416ac8:	sub	sp, sp, #0xd0
  416acc:	stp	x29, x30, [sp, #192]
  416ad0:	add	x29, sp, #0xc0
  416ad4:	mov	x8, xzr
  416ad8:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  416adc:	add	x9, x9, #0xe41
  416ae0:	add	x9, x9, #0x3
  416ae4:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  416ae8:	add	x10, x10, #0x35b
  416aec:	stur	w0, [x29, #-8]
  416af0:	stur	x1, [x29, #-16]
  416af4:	stur	x2, [x29, #-24]
  416af8:	stur	x8, [x29, #-32]
  416afc:	stur	x8, [x29, #-40]
  416b00:	str	x9, [sp, #48]
  416b04:	str	x10, [sp, #40]
  416b08:	bl	41ad04 <safe_atollu@plt+0x135d4>
  416b0c:	tbnz	w0, #0, 416b14 <safe_atollu@plt+0xf3e4>
  416b10:	b	416be4 <safe_atollu@plt+0xf4b4>
  416b14:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  416b18:	add	x8, x8, #0x33c
  416b1c:	ldr	w0, [x8]
  416b20:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  416b24:	add	x8, x8, #0x2d8
  416b28:	ldr	x1, [x8]
  416b2c:	sub	x2, x29, #0x28
  416b30:	bl	406df0 <unit_file_get_default@plt>
  416b34:	stur	w0, [x29, #-52]
  416b38:	ldur	w9, [x29, #-52]
  416b3c:	cmp	w9, #0x0
  416b40:	cset	w9, ge  // ge = tcont
  416b44:	tbnz	w9, #0, 416bd4 <safe_atollu@plt+0xf4a4>
  416b48:	mov	w8, #0x3                   	// #3
  416b4c:	stur	w8, [x29, #-56]
  416b50:	ldur	w8, [x29, #-52]
  416b54:	stur	w8, [x29, #-60]
  416b58:	stur	wzr, [x29, #-64]
  416b5c:	ldur	w0, [x29, #-64]
  416b60:	bl	4064d0 <log_get_max_level_realm@plt>
  416b64:	ldur	w8, [x29, #-56]
  416b68:	and	w8, w8, #0x7
  416b6c:	cmp	w0, w8
  416b70:	b.lt	416ba4 <safe_atollu@plt+0xf474>  // b.tstop
  416b74:	ldur	w8, [x29, #-64]
  416b78:	ldur	w9, [x29, #-56]
  416b7c:	orr	w0, w9, w8, lsl #10
  416b80:	ldur	w1, [x29, #-60]
  416b84:	ldr	x2, [sp, #48]
  416b88:	mov	w3, #0x850                 	// #2128
  416b8c:	ldr	x4, [sp, #40]
  416b90:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  416b94:	add	x5, x5, #0x367
  416b98:	bl	4064e0 <log_internal_realm@plt>
  416b9c:	str	w0, [sp, #36]
  416ba0:	b	416bb8 <safe_atollu@plt+0xf488>
  416ba4:	ldur	w0, [x29, #-60]
  416ba8:	bl	4064f0 <abs@plt>
  416bac:	mov	w8, wzr
  416bb0:	subs	w8, w8, w0, uxtb
  416bb4:	str	w8, [sp, #36]
  416bb8:	ldr	w8, [sp, #36]
  416bbc:	stur	w8, [x29, #-68]
  416bc0:	ldur	w8, [x29, #-68]
  416bc4:	stur	w8, [x29, #-4]
  416bc8:	mov	w8, #0x1                   	// #1
  416bcc:	stur	w8, [x29, #-72]
  416bd0:	b	416e28 <safe_atollu@plt+0xf6f8>
  416bd4:	ldur	x8, [x29, #-40]
  416bd8:	stur	x8, [x29, #-48]
  416bdc:	stur	wzr, [x29, #-52]
  416be0:	b	416e04 <safe_atollu@plt+0xf6d4>
  416be4:	str	xzr, [sp, #96]
  416be8:	str	xzr, [sp, #104]
  416bec:	str	xzr, [sp, #112]
  416bf0:	mov	w0, #0x1                   	// #1
  416bf4:	add	x1, sp, #0x58
  416bf8:	bl	40c730 <safe_atollu@plt+0x5000>
  416bfc:	stur	w0, [x29, #-52]
  416c00:	ldur	w8, [x29, #-52]
  416c04:	cmp	w8, #0x0
  416c08:	cset	w8, ge  // ge = tcont
  416c0c:	tbnz	w8, #0, 416c24 <safe_atollu@plt+0xf4f4>
  416c10:	ldur	w8, [x29, #-52]
  416c14:	stur	w8, [x29, #-4]
  416c18:	mov	w8, #0x1                   	// #1
  416c1c:	stur	w8, [x29, #-72]
  416c20:	b	416de4 <safe_atollu@plt+0xf6b4>
  416c24:	ldr	x0, [sp, #88]
  416c28:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  416c2c:	add	x1, x1, #0x888
  416c30:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  416c34:	add	x2, x2, #0x8a1
  416c38:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  416c3c:	add	x3, x3, #0x8bb
  416c40:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  416c44:	add	x4, x4, #0x388
  416c48:	add	x5, sp, #0x60
  416c4c:	sub	x6, x29, #0x20
  416c50:	mov	x8, xzr
  416c54:	mov	x7, x8
  416c58:	bl	406600 <sd_bus_call_method@plt>
  416c5c:	stur	w0, [x29, #-52]
  416c60:	ldur	w9, [x29, #-52]
  416c64:	cmp	w9, #0x0
  416c68:	cset	w9, ge  // ge = tcont
  416c6c:	tbnz	w9, #0, 416d2c <safe_atollu@plt+0xf5fc>
  416c70:	mov	w8, #0x3                   	// #3
  416c74:	str	w8, [sp, #84]
  416c78:	ldur	w8, [x29, #-52]
  416c7c:	str	w8, [sp, #80]
  416c80:	str	wzr, [sp, #76]
  416c84:	ldr	w0, [sp, #76]
  416c88:	bl	4064d0 <log_get_max_level_realm@plt>
  416c8c:	ldr	w8, [sp, #84]
  416c90:	and	w8, w8, #0x7
  416c94:	cmp	w0, w8
  416c98:	b.lt	416cfc <safe_atollu@plt+0xf5cc>  // b.tstop
  416c9c:	ldr	w8, [sp, #76]
  416ca0:	ldr	w9, [sp, #84]
  416ca4:	orr	w0, w9, w8, lsl #10
  416ca8:	ldr	w1, [sp, #80]
  416cac:	ldur	w8, [x29, #-52]
  416cb0:	add	x10, sp, #0x60
  416cb4:	str	w0, [sp, #32]
  416cb8:	mov	x0, x10
  416cbc:	str	w1, [sp, #28]
  416cc0:	mov	w1, w8
  416cc4:	bl	406610 <bus_error_message@plt>
  416cc8:	ldr	w8, [sp, #32]
  416ccc:	str	x0, [sp, #16]
  416cd0:	mov	w0, w8
  416cd4:	ldr	w1, [sp, #28]
  416cd8:	ldr	x2, [sp, #48]
  416cdc:	mov	w3, #0x866                 	// #2150
  416ce0:	ldr	x4, [sp, #40]
  416ce4:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  416ce8:	add	x5, x5, #0x399
  416cec:	ldr	x6, [sp, #16]
  416cf0:	bl	4064e0 <log_internal_realm@plt>
  416cf4:	str	w0, [sp, #12]
  416cf8:	b	416d10 <safe_atollu@plt+0xf5e0>
  416cfc:	ldr	w0, [sp, #80]
  416d00:	bl	4064f0 <abs@plt>
  416d04:	mov	w8, wzr
  416d08:	subs	w8, w8, w0, uxtb
  416d0c:	str	w8, [sp, #12]
  416d10:	ldr	w8, [sp, #12]
  416d14:	str	w8, [sp, #72]
  416d18:	ldr	w8, [sp, #72]
  416d1c:	stur	w8, [x29, #-4]
  416d20:	mov	w8, #0x1                   	// #1
  416d24:	stur	w8, [x29, #-72]
  416d28:	b	416de4 <safe_atollu@plt+0xf6b4>
  416d2c:	ldur	x0, [x29, #-32]
  416d30:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  416d34:	add	x1, x1, #0xa48
  416d38:	sub	x2, x29, #0x30
  416d3c:	bl	406a40 <sd_bus_message_read@plt>
  416d40:	stur	w0, [x29, #-52]
  416d44:	ldur	w8, [x29, #-52]
  416d48:	cmp	w8, #0x0
  416d4c:	cset	w8, ge  // ge = tcont
  416d50:	tbnz	w8, #0, 416de0 <safe_atollu@plt+0xf6b0>
  416d54:	mov	w8, #0x3                   	// #3
  416d58:	str	w8, [sp, #68]
  416d5c:	ldur	w8, [x29, #-52]
  416d60:	str	w8, [sp, #64]
  416d64:	str	wzr, [sp, #60]
  416d68:	ldr	w0, [sp, #60]
  416d6c:	bl	4064d0 <log_get_max_level_realm@plt>
  416d70:	ldr	w8, [sp, #68]
  416d74:	and	w8, w8, #0x7
  416d78:	cmp	w0, w8
  416d7c:	b.lt	416db0 <safe_atollu@plt+0xf680>  // b.tstop
  416d80:	ldr	w8, [sp, #60]
  416d84:	ldr	w9, [sp, #68]
  416d88:	orr	w0, w9, w8, lsl #10
  416d8c:	ldr	w1, [sp, #64]
  416d90:	ldr	x2, [sp, #48]
  416d94:	mov	w3, #0x86a                 	// #2154
  416d98:	ldr	x4, [sp, #40]
  416d9c:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  416da0:	add	x5, x5, #0x9eb
  416da4:	bl	4064e0 <log_internal_realm@plt>
  416da8:	str	w0, [sp, #8]
  416dac:	b	416dc4 <safe_atollu@plt+0xf694>
  416db0:	ldr	w0, [sp, #64]
  416db4:	bl	4064f0 <abs@plt>
  416db8:	mov	w8, wzr
  416dbc:	subs	w8, w8, w0, uxtb
  416dc0:	str	w8, [sp, #8]
  416dc4:	ldr	w8, [sp, #8]
  416dc8:	str	w8, [sp, #56]
  416dcc:	ldr	w8, [sp, #56]
  416dd0:	stur	w8, [x29, #-4]
  416dd4:	mov	w8, #0x1                   	// #1
  416dd8:	stur	w8, [x29, #-72]
  416ddc:	b	416de4 <safe_atollu@plt+0xf6b4>
  416de0:	stur	wzr, [x29, #-72]
  416de4:	add	x0, sp, #0x60
  416de8:	bl	406620 <sd_bus_error_free@plt>
  416dec:	ldur	w8, [x29, #-72]
  416df0:	cmp	w8, #0x0
  416df4:	cset	w8, eq  // eq = none
  416df8:	eor	w8, w8, #0x1
  416dfc:	tbnz	w8, #0, 416e28 <safe_atollu@plt+0xf6f8>
  416e00:	b	416e04 <safe_atollu@plt+0xf6d4>
  416e04:	ldur	x8, [x29, #-48]
  416e08:	cbz	x8, 416e1c <safe_atollu@plt+0xf6ec>
  416e0c:	ldur	x1, [x29, #-48]
  416e10:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  416e14:	add	x0, x0, #0xd7f
  416e18:	bl	406650 <printf@plt>
  416e1c:	stur	wzr, [x29, #-4]
  416e20:	mov	w8, #0x1                   	// #1
  416e24:	stur	w8, [x29, #-72]
  416e28:	sub	x0, x29, #0x28
  416e2c:	bl	407e0c <safe_atollu@plt+0x6dc>
  416e30:	sub	x0, x29, #0x20
  416e34:	bl	41a8c8 <safe_atollu@plt+0x13198>
  416e38:	ldur	w0, [x29, #-4]
  416e3c:	ldp	x29, x30, [sp, #192]
  416e40:	add	sp, sp, #0xd0
  416e44:	ret
  416e48:	sub	sp, sp, #0x160
  416e4c:	stp	x29, x30, [sp, #320]
  416e50:	str	x28, [sp, #336]
  416e54:	add	x29, sp, #0x140
  416e58:	mov	x8, xzr
  416e5c:	mov	w9, #0x1                   	// #1
  416e60:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  416e64:	add	x10, x10, #0xe41
  416e68:	add	x10, x10, #0x3
  416e6c:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  416e70:	add	x11, x11, #0x3cc
  416e74:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  416e78:	add	x12, x12, #0x8fe
  416e7c:	sub	x13, x29, #0x50
  416e80:	stur	w0, [x29, #-8]
  416e84:	stur	x1, [x29, #-16]
  416e88:	stur	x2, [x29, #-24]
  416e8c:	stur	x8, [x29, #-32]
  416e90:	stur	xzr, [x29, #-56]
  416e94:	stur	xzr, [x29, #-48]
  416e98:	stur	xzr, [x29, #-40]
  416e9c:	stur	x8, [x29, #-64]
  416ea0:	mov	w0, w9
  416ea4:	mov	x1, x13
  416ea8:	str	x10, [sp, #112]
  416eac:	str	x11, [sp, #104]
  416eb0:	str	x12, [sp, #96]
  416eb4:	bl	40c730 <safe_atollu@plt+0x5000>
  416eb8:	stur	w0, [x29, #-84]
  416ebc:	ldur	w9, [x29, #-84]
  416ec0:	cmp	w9, #0x0
  416ec4:	cset	w9, ge  // ge = tcont
  416ec8:	tbnz	w9, #0, 416ee0 <safe_atollu@plt+0xf7b0>
  416ecc:	ldur	w8, [x29, #-84]
  416ed0:	stur	w8, [x29, #-4]
  416ed4:	mov	w8, #0x1                   	// #1
  416ed8:	stur	w8, [x29, #-88]
  416edc:	b	4174a4 <safe_atollu@plt+0xfd74>
  416ee0:	bl	41f948 <safe_atollu@plt+0x18218>
  416ee4:	ldur	x0, [x29, #-80]
  416ee8:	sub	x1, x29, #0x20
  416eec:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  416ef0:	add	x2, x2, #0x888
  416ef4:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  416ef8:	add	x3, x3, #0x8a1
  416efc:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  416f00:	add	x4, x4, #0x8bb
  416f04:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  416f08:	add	x5, x5, #0x3ba
  416f0c:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  416f10:	stur	w0, [x29, #-84]
  416f14:	ldur	w8, [x29, #-84]
  416f18:	cmp	w8, #0x0
  416f1c:	cset	w8, ge  // ge = tcont
  416f20:	tbnz	w8, #0, 416fac <safe_atollu@plt+0xf87c>
  416f24:	mov	w8, #0x3                   	// #3
  416f28:	stur	w8, [x29, #-92]
  416f2c:	ldur	w8, [x29, #-84]
  416f30:	stur	w8, [x29, #-96]
  416f34:	stur	wzr, [x29, #-100]
  416f38:	ldur	w0, [x29, #-100]
  416f3c:	bl	4064d0 <log_get_max_level_realm@plt>
  416f40:	ldur	w8, [x29, #-92]
  416f44:	and	w8, w8, #0x7
  416f48:	cmp	w0, w8
  416f4c:	b.lt	416f7c <safe_atollu@plt+0xf84c>  // b.tstop
  416f50:	ldur	w8, [x29, #-100]
  416f54:	ldur	w9, [x29, #-92]
  416f58:	orr	w0, w9, w8, lsl #10
  416f5c:	ldur	w1, [x29, #-96]
  416f60:	ldr	x2, [sp, #112]
  416f64:	mov	w3, #0x178f                	// #6031
  416f68:	ldr	x4, [sp, #104]
  416f6c:	ldr	x5, [sp, #96]
  416f70:	bl	4064e0 <log_internal_realm@plt>
  416f74:	str	w0, [sp, #92]
  416f78:	b	416f90 <safe_atollu@plt+0xf860>
  416f7c:	ldur	w0, [x29, #-96]
  416f80:	bl	4064f0 <abs@plt>
  416f84:	mov	w8, wzr
  416f88:	subs	w8, w8, w0, uxtb
  416f8c:	str	w8, [sp, #92]
  416f90:	ldr	w8, [sp, #92]
  416f94:	stur	w8, [x29, #-104]
  416f98:	ldur	w8, [x29, #-104]
  416f9c:	stur	w8, [x29, #-4]
  416fa0:	mov	w8, #0x1                   	// #1
  416fa4:	stur	w8, [x29, #-88]
  416fa8:	b	4174a4 <safe_atollu@plt+0xfd74>
  416fac:	ldur	x8, [x29, #-16]
  416fb0:	ldr	x0, [x8, #8]
  416fb4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  416fb8:	add	x8, x8, #0x318
  416fbc:	ldrb	w9, [x8]
  416fc0:	mov	w10, #0x2                   	// #2
  416fc4:	mov	w11, wzr
  416fc8:	tst	w9, #0x1
  416fcc:	csel	w1, w11, w10, ne  // ne = any
  416fd0:	sub	x2, x29, #0x40
  416fd4:	bl	421518 <safe_atollu@plt+0x19de8>
  416fd8:	stur	w0, [x29, #-84]
  416fdc:	ldur	w9, [x29, #-84]
  416fe0:	cmp	w9, #0x0
  416fe4:	cset	w9, ge  // ge = tcont
  416fe8:	tbnz	w9, #0, 417078 <safe_atollu@plt+0xf948>
  416fec:	mov	w8, #0x3                   	// #3
  416ff0:	stur	w8, [x29, #-108]
  416ff4:	ldur	w8, [x29, #-84]
  416ff8:	stur	w8, [x29, #-112]
  416ffc:	stur	wzr, [x29, #-116]
  417000:	ldur	w0, [x29, #-116]
  417004:	bl	4064d0 <log_get_max_level_realm@plt>
  417008:	ldur	w8, [x29, #-108]
  41700c:	and	w8, w8, #0x7
  417010:	cmp	w0, w8
  417014:	b.lt	417048 <safe_atollu@plt+0xf918>  // b.tstop
  417018:	ldur	w8, [x29, #-116]
  41701c:	ldur	w9, [x29, #-108]
  417020:	orr	w0, w9, w8, lsl #10
  417024:	ldur	w1, [x29, #-112]
  417028:	ldr	x2, [sp, #112]
  41702c:	mov	w3, #0x1793                	// #6035
  417030:	ldr	x4, [sp, #104]
  417034:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  417038:	add	x5, x5, #0x2eb
  41703c:	bl	4064e0 <log_internal_realm@plt>
  417040:	str	w0, [sp, #88]
  417044:	b	41705c <safe_atollu@plt+0xf92c>
  417048:	ldur	w0, [x29, #-112]
  41704c:	bl	4064f0 <abs@plt>
  417050:	mov	w8, wzr
  417054:	subs	w8, w8, w0, uxtb
  417058:	str	w8, [sp, #88]
  41705c:	ldr	w8, [sp, #88]
  417060:	stur	w8, [x29, #-120]
  417064:	ldur	w8, [x29, #-120]
  417068:	stur	w8, [x29, #-4]
  41706c:	mov	w8, #0x1                   	// #1
  417070:	stur	w8, [x29, #-88]
  417074:	b	4174a4 <safe_atollu@plt+0xfd74>
  417078:	ldur	x0, [x29, #-64]
  41707c:	bl	406e00 <unit_name_to_type@plt>
  417080:	stur	w0, [x29, #-68]
  417084:	ldur	w8, [x29, #-68]
  417088:	cmp	w8, #0x0
  41708c:	cset	w8, ge  // ge = tcont
  417090:	tbnz	w8, #0, 417128 <safe_atollu@plt+0xf9f8>
  417094:	mov	w8, #0x3                   	// #3
  417098:	stur	w8, [x29, #-124]
  41709c:	mov	w8, #0x16                  	// #22
  4170a0:	movk	w8, #0x4000, lsl #16
  4170a4:	stur	w8, [x29, #-128]
  4170a8:	stur	wzr, [x29, #-132]
  4170ac:	ldur	w0, [x29, #-132]
  4170b0:	bl	4064d0 <log_get_max_level_realm@plt>
  4170b4:	ldur	w8, [x29, #-124]
  4170b8:	and	w8, w8, #0x7
  4170bc:	cmp	w0, w8
  4170c0:	b.lt	4170f8 <safe_atollu@plt+0xf9c8>  // b.tstop
  4170c4:	ldur	w8, [x29, #-132]
  4170c8:	ldur	w9, [x29, #-124]
  4170cc:	orr	w0, w9, w8, lsl #10
  4170d0:	ldur	w1, [x29, #-128]
  4170d4:	ldur	x6, [x29, #-64]
  4170d8:	ldr	x2, [sp, #112]
  4170dc:	mov	w3, #0x1797                	// #6039
  4170e0:	ldr	x4, [sp, #104]
  4170e4:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4170e8:	add	x5, x5, #0x3d9
  4170ec:	bl	4064e0 <log_internal_realm@plt>
  4170f0:	str	w0, [sp, #84]
  4170f4:	b	41710c <safe_atollu@plt+0xf9dc>
  4170f8:	ldur	w0, [x29, #-128]
  4170fc:	bl	4064f0 <abs@plt>
  417100:	mov	w8, wzr
  417104:	subs	w8, w8, w0, uxtb
  417108:	str	w8, [sp, #84]
  41710c:	ldr	w8, [sp, #84]
  417110:	stur	w8, [x29, #-136]
  417114:	ldur	w8, [x29, #-136]
  417118:	stur	w8, [x29, #-4]
  41711c:	mov	w8, #0x1                   	// #1
  417120:	stur	w8, [x29, #-88]
  417124:	b	4174a4 <safe_atollu@plt+0xfd74>
  417128:	ldur	x0, [x29, #-32]
  41712c:	ldur	x2, [x29, #-64]
  417130:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417134:	add	x8, x8, #0x368
  417138:	ldrb	w9, [x8]
  41713c:	and	w3, w9, #0x1
  417140:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  417144:	add	x1, x1, #0x6ab
  417148:	bl	406b40 <sd_bus_message_append@plt>
  41714c:	stur	w0, [x29, #-84]
  417150:	ldur	w9, [x29, #-84]
  417154:	cmp	w9, #0x0
  417158:	cset	w9, ge  // ge = tcont
  41715c:	tbnz	w9, #0, 4171e8 <safe_atollu@plt+0xfab8>
  417160:	mov	w8, #0x3                   	// #3
  417164:	stur	w8, [x29, #-140]
  417168:	ldur	w8, [x29, #-84]
  41716c:	stur	w8, [x29, #-144]
  417170:	stur	wzr, [x29, #-148]
  417174:	ldur	w0, [x29, #-148]
  417178:	bl	4064d0 <log_get_max_level_realm@plt>
  41717c:	ldur	w8, [x29, #-140]
  417180:	and	w8, w8, #0x7
  417184:	cmp	w0, w8
  417188:	b.lt	4171b8 <safe_atollu@plt+0xfa88>  // b.tstop
  41718c:	ldur	w8, [x29, #-148]
  417190:	ldur	w9, [x29, #-140]
  417194:	orr	w0, w9, w8, lsl #10
  417198:	ldur	w1, [x29, #-144]
  41719c:	ldr	x2, [sp, #112]
  4171a0:	mov	w3, #0x179b                	// #6043
  4171a4:	ldr	x4, [sp, #104]
  4171a8:	ldr	x5, [sp, #96]
  4171ac:	bl	4064e0 <log_internal_realm@plt>
  4171b0:	str	w0, [sp, #80]
  4171b4:	b	4171cc <safe_atollu@plt+0xfa9c>
  4171b8:	ldur	w0, [x29, #-144]
  4171bc:	bl	4064f0 <abs@plt>
  4171c0:	mov	w8, wzr
  4171c4:	subs	w8, w8, w0, uxtb
  4171c8:	str	w8, [sp, #80]
  4171cc:	ldr	w8, [sp, #80]
  4171d0:	stur	w8, [x29, #-152]
  4171d4:	ldur	w8, [x29, #-152]
  4171d8:	stur	w8, [x29, #-4]
  4171dc:	mov	w8, #0x1                   	// #1
  4171e0:	stur	w8, [x29, #-88]
  4171e4:	b	4174a4 <safe_atollu@plt+0xfd74>
  4171e8:	ldur	x0, [x29, #-32]
  4171ec:	mov	w1, #0x61                  	// #97
  4171f0:	adrp	x2, 43e000 <safe_atollu@plt+0x368d0>
  4171f4:	add	x2, x2, #0x3ef
  4171f8:	bl	406c40 <sd_bus_message_open_container@plt>
  4171fc:	stur	w0, [x29, #-84]
  417200:	ldur	w8, [x29, #-84]
  417204:	cmp	w8, #0x0
  417208:	cset	w8, ge  // ge = tcont
  41720c:	tbnz	w8, #0, 417298 <safe_atollu@plt+0xfb68>
  417210:	mov	w8, #0x3                   	// #3
  417214:	stur	w8, [x29, #-156]
  417218:	ldur	w8, [x29, #-84]
  41721c:	str	w8, [sp, #160]
  417220:	str	wzr, [sp, #156]
  417224:	ldr	w0, [sp, #156]
  417228:	bl	4064d0 <log_get_max_level_realm@plt>
  41722c:	ldur	w8, [x29, #-156]
  417230:	and	w8, w8, #0x7
  417234:	cmp	w0, w8
  417238:	b.lt	417268 <safe_atollu@plt+0xfb38>  // b.tstop
  41723c:	ldr	w8, [sp, #156]
  417240:	ldur	w9, [x29, #-156]
  417244:	orr	w0, w9, w8, lsl #10
  417248:	ldr	w1, [sp, #160]
  41724c:	ldr	x2, [sp, #112]
  417250:	mov	w3, #0x179f                	// #6047
  417254:	ldr	x4, [sp, #104]
  417258:	ldr	x5, [sp, #96]
  41725c:	bl	4064e0 <log_internal_realm@plt>
  417260:	str	w0, [sp, #76]
  417264:	b	41727c <safe_atollu@plt+0xfb4c>
  417268:	ldr	w0, [sp, #160]
  41726c:	bl	4064f0 <abs@plt>
  417270:	mov	w8, wzr
  417274:	subs	w8, w8, w0, uxtb
  417278:	str	w8, [sp, #76]
  41727c:	ldr	w8, [sp, #76]
  417280:	str	w8, [sp, #152]
  417284:	ldr	w8, [sp, #152]
  417288:	stur	w8, [x29, #-4]
  41728c:	mov	w8, #0x1                   	// #1
  417290:	stur	w8, [x29, #-88]
  417294:	b	4174a4 <safe_atollu@plt+0xfd74>
  417298:	ldur	x0, [x29, #-32]
  41729c:	ldur	w1, [x29, #-68]
  4172a0:	ldur	x8, [x29, #-16]
  4172a4:	str	x0, [sp, #64]
  4172a8:	mov	x0, x8
  4172ac:	mov	x8, #0x2                   	// #2
  4172b0:	str	w1, [sp, #60]
  4172b4:	mov	x1, x8
  4172b8:	bl	4069a0 <strv_skip@plt>
  4172bc:	ldr	x8, [sp, #64]
  4172c0:	str	x0, [sp, #48]
  4172c4:	mov	x0, x8
  4172c8:	ldr	w1, [sp, #60]
  4172cc:	ldr	x2, [sp, #48]
  4172d0:	bl	406e10 <bus_append_unit_property_assignment_many@plt>
  4172d4:	stur	w0, [x29, #-84]
  4172d8:	ldur	w9, [x29, #-84]
  4172dc:	cmp	w9, #0x0
  4172e0:	cset	w9, ge  // ge = tcont
  4172e4:	tbnz	w9, #0, 4172fc <safe_atollu@plt+0xfbcc>
  4172e8:	ldur	w8, [x29, #-84]
  4172ec:	stur	w8, [x29, #-4]
  4172f0:	mov	w8, #0x1                   	// #1
  4172f4:	stur	w8, [x29, #-88]
  4172f8:	b	4174a4 <safe_atollu@plt+0xfd74>
  4172fc:	ldur	x0, [x29, #-32]
  417300:	bl	406c60 <sd_bus_message_close_container@plt>
  417304:	stur	w0, [x29, #-84]
  417308:	ldur	w8, [x29, #-84]
  41730c:	cmp	w8, #0x0
  417310:	cset	w8, ge  // ge = tcont
  417314:	tbnz	w8, #0, 4173a0 <safe_atollu@plt+0xfc70>
  417318:	mov	w8, #0x3                   	// #3
  41731c:	str	w8, [sp, #148]
  417320:	ldur	w8, [x29, #-84]
  417324:	str	w8, [sp, #144]
  417328:	str	wzr, [sp, #140]
  41732c:	ldr	w0, [sp, #140]
  417330:	bl	4064d0 <log_get_max_level_realm@plt>
  417334:	ldr	w8, [sp, #148]
  417338:	and	w8, w8, #0x7
  41733c:	cmp	w0, w8
  417340:	b.lt	417370 <safe_atollu@plt+0xfc40>  // b.tstop
  417344:	ldr	w8, [sp, #140]
  417348:	ldr	w9, [sp, #148]
  41734c:	orr	w0, w9, w8, lsl #10
  417350:	ldr	w1, [sp, #144]
  417354:	ldr	x2, [sp, #112]
  417358:	mov	w3, #0x17a7                	// #6055
  41735c:	ldr	x4, [sp, #104]
  417360:	ldr	x5, [sp, #96]
  417364:	bl	4064e0 <log_internal_realm@plt>
  417368:	str	w0, [sp, #44]
  41736c:	b	417384 <safe_atollu@plt+0xfc54>
  417370:	ldr	w0, [sp, #144]
  417374:	bl	4064f0 <abs@plt>
  417378:	mov	w8, wzr
  41737c:	subs	w8, w8, w0, uxtb
  417380:	str	w8, [sp, #44]
  417384:	ldr	w8, [sp, #44]
  417388:	str	w8, [sp, #136]
  41738c:	ldr	w8, [sp, #136]
  417390:	stur	w8, [x29, #-4]
  417394:	mov	w8, #0x1                   	// #1
  417398:	stur	w8, [x29, #-88]
  41739c:	b	4174a4 <safe_atollu@plt+0xfd74>
  4173a0:	ldur	x0, [x29, #-80]
  4173a4:	ldur	x1, [x29, #-32]
  4173a8:	mov	x8, xzr
  4173ac:	mov	x2, x8
  4173b0:	sub	x3, x29, #0x38
  4173b4:	mov	x4, x8
  4173b8:	bl	406a00 <sd_bus_call@plt>
  4173bc:	stur	w0, [x29, #-84]
  4173c0:	ldur	w9, [x29, #-84]
  4173c4:	cmp	w9, #0x0
  4173c8:	cset	w9, ge  // ge = tcont
  4173cc:	tbnz	w9, #0, 417498 <safe_atollu@plt+0xfd68>
  4173d0:	mov	w8, #0x3                   	// #3
  4173d4:	str	w8, [sp, #132]
  4173d8:	ldur	w8, [x29, #-84]
  4173dc:	str	w8, [sp, #128]
  4173e0:	str	wzr, [sp, #124]
  4173e4:	ldr	w0, [sp, #124]
  4173e8:	bl	4064d0 <log_get_max_level_realm@plt>
  4173ec:	ldr	w8, [sp, #132]
  4173f0:	and	w8, w8, #0x7
  4173f4:	cmp	w0, w8
  4173f8:	b.lt	417468 <safe_atollu@plt+0xfd38>  // b.tstop
  4173fc:	ldr	w8, [sp, #124]
  417400:	ldr	w9, [sp, #132]
  417404:	orr	w0, w9, w8, lsl #10
  417408:	ldr	w1, [sp, #128]
  41740c:	ldur	x6, [x29, #-64]
  417410:	ldur	w8, [x29, #-84]
  417414:	sub	x10, x29, #0x38
  417418:	str	w0, [sp, #40]
  41741c:	mov	x0, x10
  417420:	str	w1, [sp, #36]
  417424:	mov	w1, w8
  417428:	str	x6, [sp, #24]
  41742c:	bl	406610 <bus_error_message@plt>
  417430:	ldr	w8, [sp, #40]
  417434:	str	x0, [sp, #16]
  417438:	mov	w0, w8
  41743c:	ldr	w1, [sp, #36]
  417440:	ldr	x2, [sp, #112]
  417444:	mov	w3, #0x17ab                	// #6059
  417448:	ldr	x4, [sp, #104]
  41744c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  417450:	add	x5, x5, #0x3f4
  417454:	ldr	x6, [sp, #24]
  417458:	ldr	x7, [sp, #16]
  41745c:	bl	4064e0 <log_internal_realm@plt>
  417460:	str	w0, [sp, #12]
  417464:	b	41747c <safe_atollu@plt+0xfd4c>
  417468:	ldr	w0, [sp, #128]
  41746c:	bl	4064f0 <abs@plt>
  417470:	mov	w8, wzr
  417474:	subs	w8, w8, w0, uxtb
  417478:	str	w8, [sp, #12]
  41747c:	ldr	w8, [sp, #12]
  417480:	str	w8, [sp, #120]
  417484:	ldr	w8, [sp, #120]
  417488:	stur	w8, [x29, #-4]
  41748c:	mov	w8, #0x1                   	// #1
  417490:	stur	w8, [x29, #-88]
  417494:	b	4174a4 <safe_atollu@plt+0xfd74>
  417498:	stur	wzr, [x29, #-4]
  41749c:	mov	w8, #0x1                   	// #1
  4174a0:	stur	w8, [x29, #-88]
  4174a4:	sub	x0, x29, #0x40
  4174a8:	bl	407e0c <safe_atollu@plt+0x6dc>
  4174ac:	sub	x0, x29, #0x38
  4174b0:	bl	406620 <sd_bus_error_free@plt>
  4174b4:	sub	x0, x29, #0x20
  4174b8:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4174bc:	ldur	w0, [x29, #-4]
  4174c0:	ldr	x28, [sp, #336]
  4174c4:	ldp	x29, x30, [sp, #320]
  4174c8:	add	sp, sp, #0x160
  4174cc:	ret
  4174d0:	sub	sp, sp, #0x100
  4174d4:	stp	x29, x30, [sp, #240]
  4174d8:	add	x29, sp, #0xf0
  4174dc:	mov	x8, xzr
  4174e0:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4174e4:	add	x9, x9, #0x340
  4174e8:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  4174ec:	add	x10, x10, #0xe41
  4174f0:	add	x10, x10, #0x3
  4174f4:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  4174f8:	add	x11, x11, #0x434
  4174fc:	adrp	x12, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417500:	add	x12, x12, #0x318
  417504:	stur	w0, [x29, #-8]
  417508:	stur	x1, [x29, #-16]
  41750c:	stur	x2, [x29, #-24]
  417510:	stur	xzr, [x29, #-48]
  417514:	stur	xzr, [x29, #-40]
  417518:	stur	xzr, [x29, #-32]
  41751c:	stur	x8, [x29, #-56]
  417520:	stur	x8, [x29, #-64]
  417524:	stur	x8, [x29, #-72]
  417528:	str	x9, [sp, #72]
  41752c:	str	x10, [sp, #64]
  417530:	str	x11, [sp, #56]
  417534:	str	x12, [sp, #48]
  417538:	bl	4064c0 <running_in_chroot@plt>
  41753c:	cmp	w0, #0x0
  417540:	cset	w13, gt
  417544:	tbnz	w13, #0, 417560 <safe_atollu@plt+0xfe30>
  417548:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41754c:	add	x8, x8, #0x358
  417550:	ldr	w9, [x8]
  417554:	cbnz	w9, 417588 <safe_atollu@plt+0xfe58>
  417558:	bl	406570 <sd_booted@plt>
  41755c:	cbnz	w0, 417588 <safe_atollu@plt+0xfe58>
  417560:	ldr	x8, [sp, #48]
  417564:	ldrb	w9, [x8]
  417568:	tbnz	w9, #0, 417578 <safe_atollu@plt+0xfe48>
  41756c:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  417570:	add	x0, x0, #0x41c
  417574:	bl	406640 <puts@plt>
  417578:	mov	w8, #0x1                   	// #1
  41757c:	stur	w8, [x29, #-4]
  417580:	stur	w8, [x29, #-88]
  417584:	b	417934 <safe_atollu@plt+0x10204>
  417588:	mov	w0, #0x1                   	// #1
  41758c:	sub	x1, x29, #0x50
  417590:	bl	40c730 <safe_atollu@plt+0x5000>
  417594:	stur	w0, [x29, #-84]
  417598:	ldur	w8, [x29, #-84]
  41759c:	cmp	w8, #0x0
  4175a0:	cset	w8, ge  // ge = tcont
  4175a4:	tbnz	w8, #0, 4175bc <safe_atollu@plt+0xfe8c>
  4175a8:	ldur	w8, [x29, #-84]
  4175ac:	stur	w8, [x29, #-4]
  4175b0:	mov	w8, #0x1                   	// #1
  4175b4:	stur	w8, [x29, #-88]
  4175b8:	b	417934 <safe_atollu@plt+0x10204>
  4175bc:	ldr	x8, [sp, #72]
  4175c0:	ldrb	w9, [x8]
  4175c4:	tbnz	w9, #0, 4175cc <safe_atollu@plt+0xfe9c>
  4175c8:	b	4176f0 <safe_atollu@plt+0xffc0>
  4175cc:	sub	x0, x29, #0x40
  4175d0:	bl	406e20 <sd_event_default@plt>
  4175d4:	stur	w0, [x29, #-84]
  4175d8:	ldur	w8, [x29, #-84]
  4175dc:	cmp	w8, #0x0
  4175e0:	cset	w8, lt  // lt = tstop
  4175e4:	tbnz	w8, #0, 417600 <safe_atollu@plt+0xfed0>
  4175e8:	ldur	x0, [x29, #-80]
  4175ec:	ldur	x1, [x29, #-64]
  4175f0:	mov	w8, wzr
  4175f4:	mov	w2, w8
  4175f8:	bl	406e30 <sd_bus_attach_event@plt>
  4175fc:	stur	w0, [x29, #-84]
  417600:	ldur	w8, [x29, #-84]
  417604:	cmp	w8, #0x0
  417608:	cset	w8, lt  // lt = tstop
  41760c:	tbnz	w8, #0, 41765c <safe_atollu@plt+0xff2c>
  417610:	ldur	x0, [x29, #-80]
  417614:	sub	x1, x29, #0x38
  417618:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41761c:	add	x2, x2, #0x888
  417620:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  417624:	add	x3, x3, #0x8a1
  417628:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41762c:	add	x4, x4, #0x8bb
  417630:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  417634:	add	x5, x5, #0x424
  417638:	adrp	x6, 430000 <safe_atollu@plt+0x288d0>
  41763c:	add	x6, x6, #0x2d0
  417640:	mov	x8, xzr
  417644:	mov	x7, x8
  417648:	mov	x8, sp
  41764c:	sub	x9, x29, #0x48
  417650:	str	x9, [x8]
  417654:	bl	406e40 <sd_bus_match_signal_async@plt>
  417658:	stur	w0, [x29, #-84]
  41765c:	ldur	w8, [x29, #-84]
  417660:	cmp	w8, #0x0
  417664:	cset	w8, ge  // ge = tcont
  417668:	tbnz	w8, #0, 4176f0 <safe_atollu@plt+0xffc0>
  41766c:	mov	w8, #0x4                   	// #4
  417670:	stur	w8, [x29, #-92]
  417674:	ldur	w8, [x29, #-84]
  417678:	stur	w8, [x29, #-96]
  41767c:	stur	wzr, [x29, #-100]
  417680:	ldur	w0, [x29, #-100]
  417684:	bl	4064d0 <log_get_max_level_realm@plt>
  417688:	ldur	w8, [x29, #-92]
  41768c:	and	w8, w8, #0x7
  417690:	cmp	w0, w8
  417694:	b.lt	4176c8 <safe_atollu@plt+0xff98>  // b.tstop
  417698:	ldur	w8, [x29, #-100]
  41769c:	ldur	w9, [x29, #-92]
  4176a0:	orr	w0, w9, w8, lsl #10
  4176a4:	ldur	w1, [x29, #-96]
  4176a8:	ldr	x2, [sp, #64]
  4176ac:	mov	w3, #0x1cf8                	// #7416
  4176b0:	ldr	x4, [sp, #56]
  4176b4:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4176b8:	add	x5, x5, #0x446
  4176bc:	bl	4064e0 <log_internal_realm@plt>
  4176c0:	str	w0, [sp, #44]
  4176c4:	b	4176dc <safe_atollu@plt+0xffac>
  4176c8:	ldur	w0, [x29, #-96]
  4176cc:	bl	4064f0 <abs@plt>
  4176d0:	mov	w8, wzr
  4176d4:	subs	w8, w8, w0, uxtb
  4176d8:	str	w8, [sp, #44]
  4176dc:	ldr	w8, [sp, #44]
  4176e0:	stur	w8, [x29, #-104]
  4176e4:	mov	w8, #0x0                   	// #0
  4176e8:	ldr	x9, [sp, #72]
  4176ec:	strb	w8, [x9]
  4176f0:	ldur	x0, [x29, #-80]
  4176f4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4176f8:	add	x1, x1, #0x888
  4176fc:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  417700:	add	x2, x2, #0x8a1
  417704:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  417708:	add	x3, x3, #0x8bb
  41770c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  417710:	add	x4, x4, #0x795
  417714:	sub	x5, x29, #0x30
  417718:	sub	x6, x29, #0x48
  41771c:	bl	406be0 <sd_bus_get_property_string@plt>
  417720:	stur	w0, [x29, #-84]
  417724:	ldur	w8, [x29, #-84]
  417728:	cmp	w8, #0x0
  41772c:	cset	w8, ge  // ge = tcont
  417730:	tbnz	w8, #0, 417804 <safe_atollu@plt+0x100d4>
  417734:	mov	w8, #0x4                   	// #4
  417738:	stur	w8, [x29, #-108]
  41773c:	ldur	w8, [x29, #-84]
  417740:	stur	w8, [x29, #-112]
  417744:	stur	wzr, [x29, #-116]
  417748:	ldur	w0, [x29, #-116]
  41774c:	bl	4064d0 <log_get_max_level_realm@plt>
  417750:	ldur	w8, [x29, #-108]
  417754:	and	w8, w8, #0x7
  417758:	cmp	w0, w8
  41775c:	b.lt	4177c0 <safe_atollu@plt+0x10090>  // b.tstop
  417760:	ldur	w8, [x29, #-116]
  417764:	ldur	w9, [x29, #-108]
  417768:	orr	w0, w9, w8, lsl #10
  41776c:	ldur	w1, [x29, #-112]
  417770:	ldur	w8, [x29, #-84]
  417774:	sub	x10, x29, #0x30
  417778:	str	w0, [sp, #40]
  41777c:	mov	x0, x10
  417780:	str	w1, [sp, #36]
  417784:	mov	w1, w8
  417788:	bl	406610 <bus_error_message@plt>
  41778c:	ldr	w8, [sp, #40]
  417790:	str	x0, [sp, #24]
  417794:	mov	w0, w8
  417798:	ldr	w1, [sp, #36]
  41779c:	ldr	x2, [sp, #64]
  4177a0:	mov	w3, #0x1d06                	// #7430
  4177a4:	ldr	x4, [sp, #56]
  4177a8:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4177ac:	add	x5, x5, #0x476
  4177b0:	ldr	x6, [sp, #24]
  4177b4:	bl	4064e0 <log_internal_realm@plt>
  4177b8:	str	w0, [sp, #20]
  4177bc:	b	4177d4 <safe_atollu@plt+0x100a4>
  4177c0:	ldur	w0, [x29, #-112]
  4177c4:	bl	4064f0 <abs@plt>
  4177c8:	mov	w8, wzr
  4177cc:	subs	w8, w8, w0, uxtb
  4177d0:	str	w8, [sp, #20]
  4177d4:	ldr	w8, [sp, #20]
  4177d8:	str	w8, [sp, #120]
  4177dc:	ldr	x9, [sp, #48]
  4177e0:	ldrb	w8, [x9]
  4177e4:	tbnz	w8, #0, 4177f4 <safe_atollu@plt+0x100c4>
  4177e8:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  4177ec:	add	x0, x0, #0x497
  4177f0:	bl	406640 <puts@plt>
  4177f4:	mov	w8, #0x1                   	// #1
  4177f8:	stur	w8, [x29, #-4]
  4177fc:	stur	w8, [x29, #-88]
  417800:	b	417934 <safe_atollu@plt+0x10204>
  417804:	ldr	x8, [sp, #72]
  417808:	ldrb	w9, [x8]
  41780c:	tbnz	w9, #0, 417814 <safe_atollu@plt+0x100e4>
  417810:	b	4178f8 <safe_atollu@plt+0x101c8>
  417814:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417818:	add	x8, x8, #0x2b0
  41781c:	ldr	q0, [x8]
  417820:	add	x0, sp, #0x60
  417824:	str	q0, [sp, #96]
  417828:	ldr	x8, [x8, #16]
  41782c:	str	x8, [sp, #112]
  417830:	ldur	x1, [x29, #-72]
  417834:	bl	406ab0 <strv_find@plt>
  417838:	cbz	x0, 4178f8 <safe_atollu@plt+0x101c8>
  41783c:	ldur	x0, [x29, #-64]
  417840:	bl	406e50 <sd_event_loop@plt>
  417844:	stur	w0, [x29, #-84]
  417848:	ldur	w8, [x29, #-84]
  41784c:	cmp	w8, #0x0
  417850:	cset	w8, ge  // ge = tcont
  417854:	tbnz	w8, #0, 4178f8 <safe_atollu@plt+0x101c8>
  417858:	mov	w8, #0x4                   	// #4
  41785c:	str	w8, [sp, #92]
  417860:	ldur	w8, [x29, #-84]
  417864:	str	w8, [sp, #88]
  417868:	str	wzr, [sp, #84]
  41786c:	ldr	w0, [sp, #84]
  417870:	bl	4064d0 <log_get_max_level_realm@plt>
  417874:	ldr	w8, [sp, #92]
  417878:	and	w8, w8, #0x7
  41787c:	cmp	w0, w8
  417880:	b.lt	4178b4 <safe_atollu@plt+0x10184>  // b.tstop
  417884:	ldr	w8, [sp, #84]
  417888:	ldr	w9, [sp, #92]
  41788c:	orr	w0, w9, w8, lsl #10
  417890:	ldr	w1, [sp, #88]
  417894:	ldr	x2, [sp, #64]
  417898:	mov	w3, #0x1d10                	// #7440
  41789c:	ldr	x4, [sp, #56]
  4178a0:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4178a4:	add	x5, x5, #0x4b5
  4178a8:	bl	4064e0 <log_internal_realm@plt>
  4178ac:	str	w0, [sp, #16]
  4178b0:	b	4178c8 <safe_atollu@plt+0x10198>
  4178b4:	ldr	w0, [sp, #88]
  4178b8:	bl	4064f0 <abs@plt>
  4178bc:	mov	w8, wzr
  4178c0:	subs	w8, w8, w0, uxtb
  4178c4:	str	w8, [sp, #16]
  4178c8:	ldr	w8, [sp, #16]
  4178cc:	str	w8, [sp, #80]
  4178d0:	ldr	x9, [sp, #48]
  4178d4:	ldrb	w8, [x9]
  4178d8:	tbnz	w8, #0, 4178e8 <safe_atollu@plt+0x101b8>
  4178dc:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  4178e0:	add	x0, x0, #0x497
  4178e4:	bl	406640 <puts@plt>
  4178e8:	mov	w8, #0x1                   	// #1
  4178ec:	stur	w8, [x29, #-4]
  4178f0:	stur	w8, [x29, #-88]
  4178f4:	b	417934 <safe_atollu@plt+0x10204>
  4178f8:	ldr	x8, [sp, #48]
  4178fc:	ldrb	w9, [x8]
  417900:	tbnz	w9, #0, 41790c <safe_atollu@plt+0x101dc>
  417904:	ldur	x0, [x29, #-72]
  417908:	bl	406640 <puts@plt>
  41790c:	ldur	x0, [x29, #-72]
  417910:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  417914:	add	x1, x1, #0x5e1
  417918:	bl	4066f0 <strcmp@plt>
  41791c:	mov	w8, wzr
  417920:	mov	w9, #0x1                   	// #1
  417924:	cmp	w0, #0x0
  417928:	csel	w8, w8, w9, eq  // eq = none
  41792c:	stur	w8, [x29, #-4]
  417930:	stur	w9, [x29, #-88]
  417934:	sub	x0, x29, #0x48
  417938:	bl	407e0c <safe_atollu@plt+0x6dc>
  41793c:	sub	x0, x29, #0x40
  417940:	bl	43029c <safe_atollu@plt+0x28b6c>
  417944:	sub	x0, x29, #0x38
  417948:	bl	430268 <safe_atollu@plt+0x28b38>
  41794c:	sub	x0, x29, #0x30
  417950:	bl	406620 <sd_bus_error_free@plt>
  417954:	ldur	w0, [x29, #-4]
  417958:	ldp	x29, x30, [sp, #240]
  41795c:	add	sp, sp, #0x100
  417960:	ret
  417964:	sub	sp, sp, #0x170
  417968:	stp	x29, x30, [sp, #336]
  41796c:	str	x28, [sp, #352]
  417970:	add	x29, sp, #0x150
  417974:	mov	x8, xzr
  417978:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41797c:	add	x9, x9, #0x318
  417980:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  417984:	add	x10, x10, #0xe41
  417988:	add	x10, x10, #0x3
  41798c:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  417990:	add	x11, x11, #0x52f
  417994:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  417998:	add	x12, x12, #0x8fe
  41799c:	stur	w0, [x29, #-8]
  4179a0:	stur	x1, [x29, #-16]
  4179a4:	stur	x2, [x29, #-24]
  4179a8:	stur	x8, [x29, #-32]
  4179ac:	stur	x8, [x29, #-40]
  4179b0:	ldur	x13, [x29, #-16]
  4179b4:	ldr	x13, [x13]
  4179b8:	stur	x13, [x29, #-48]
  4179bc:	stur	x8, [x29, #-56]
  4179c0:	stur	xzr, [x29, #-64]
  4179c4:	stur	wzr, [x29, #-72]
  4179c8:	ldur	x8, [x29, #-16]
  4179cc:	ldr	x8, [x8, #8]
  4179d0:	str	x9, [sp, #120]
  4179d4:	str	x10, [sp, #112]
  4179d8:	str	x11, [sp, #104]
  4179dc:	str	x12, [sp, #96]
  4179e0:	cbnz	x8, 4179f4 <safe_atollu@plt+0x102c4>
  4179e4:	stur	wzr, [x29, #-4]
  4179e8:	mov	w8, #0x1                   	// #1
  4179ec:	stur	w8, [x29, #-76]
  4179f0:	b	41807c <safe_atollu@plt+0x1094c>
  4179f4:	ldur	x8, [x29, #-16]
  4179f8:	ldr	x0, [x8, #8]
  4179fc:	ldr	x8, [sp, #120]
  417a00:	ldrb	w9, [x8]
  417a04:	mov	w10, #0x2                   	// #2
  417a08:	mov	w11, wzr
  417a0c:	tst	w9, #0x1
  417a10:	csel	w2, w11, w10, ne  // ne = any
  417a14:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  417a18:	add	x1, x1, #0x525
  417a1c:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  417a20:	add	x3, x3, #0xa31
  417a24:	sub	x4, x29, #0x28
  417a28:	bl	406dd0 <unit_name_mangle_with_suffix@plt>
  417a2c:	stur	w0, [x29, #-72]
  417a30:	ldur	w9, [x29, #-72]
  417a34:	cmp	w9, #0x0
  417a38:	cset	w9, ge  // ge = tcont
  417a3c:	tbnz	w9, #0, 417acc <safe_atollu@plt+0x1039c>
  417a40:	mov	w8, #0x3                   	// #3
  417a44:	stur	w8, [x29, #-80]
  417a48:	ldur	w8, [x29, #-72]
  417a4c:	stur	w8, [x29, #-84]
  417a50:	stur	wzr, [x29, #-88]
  417a54:	ldur	w0, [x29, #-88]
  417a58:	bl	4064d0 <log_get_max_level_realm@plt>
  417a5c:	ldur	w8, [x29, #-80]
  417a60:	and	w8, w8, #0x7
  417a64:	cmp	w0, w8
  417a68:	b.lt	417a9c <safe_atollu@plt+0x1036c>  // b.tstop
  417a6c:	ldur	w8, [x29, #-88]
  417a70:	ldur	w9, [x29, #-80]
  417a74:	orr	w0, w9, w8, lsl #10
  417a78:	ldur	w1, [x29, #-84]
  417a7c:	ldr	x2, [sp, #112]
  417a80:	mov	w3, #0x1bb7                	// #7095
  417a84:	ldr	x4, [sp, #104]
  417a88:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  417a8c:	add	x5, x5, #0x2eb
  417a90:	bl	4064e0 <log_internal_realm@plt>
  417a94:	str	w0, [sp, #92]
  417a98:	b	417ab0 <safe_atollu@plt+0x10380>
  417a9c:	ldur	w0, [x29, #-84]
  417aa0:	bl	4064f0 <abs@plt>
  417aa4:	mov	w8, wzr
  417aa8:	subs	w8, w8, w0, uxtb
  417aac:	str	w8, [sp, #92]
  417ab0:	ldr	w8, [sp, #92]
  417ab4:	stur	w8, [x29, #-92]
  417ab8:	ldur	w8, [x29, #-92]
  417abc:	stur	w8, [x29, #-4]
  417ac0:	mov	w8, #0x1                   	// #1
  417ac4:	stur	w8, [x29, #-76]
  417ac8:	b	41807c <safe_atollu@plt+0x1094c>
  417acc:	ldur	x0, [x29, #-16]
  417ad0:	mov	x1, #0x2                   	// #2
  417ad4:	bl	4069a0 <strv_skip@plt>
  417ad8:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  417adc:	add	x8, x8, #0x53e
  417ae0:	str	x0, [sp, #80]
  417ae4:	mov	x0, x8
  417ae8:	ldr	x1, [sp, #80]
  417aec:	sub	x2, x29, #0x20
  417af0:	bl	42d72c <safe_atollu@plt+0x25ffc>
  417af4:	stur	w0, [x29, #-72]
  417af8:	ldur	w9, [x29, #-72]
  417afc:	cmp	w9, #0x0
  417b00:	cset	w9, ge  // ge = tcont
  417b04:	tbnz	w9, #0, 417b1c <safe_atollu@plt+0x103ec>
  417b08:	ldur	w8, [x29, #-72]
  417b0c:	stur	w8, [x29, #-4]
  417b10:	mov	w8, #0x1                   	// #1
  417b14:	stur	w8, [x29, #-76]
  417b18:	b	41807c <safe_atollu@plt+0x1094c>
  417b1c:	ldur	x0, [x29, #-48]
  417b20:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  417b24:	add	x1, x1, #0x729
  417b28:	bl	4066f0 <strcmp@plt>
  417b2c:	cbnz	w0, 417b3c <safe_atollu@plt+0x1040c>
  417b30:	mov	w8, #0x2                   	// #2
  417b34:	stur	w8, [x29, #-68]
  417b38:	b	417b7c <safe_atollu@plt+0x1044c>
  417b3c:	ldur	x0, [x29, #-48]
  417b40:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  417b44:	add	x1, x1, #0x733
  417b48:	bl	4066f0 <strcmp@plt>
  417b4c:	cbnz	w0, 417b58 <safe_atollu@plt+0x10428>
  417b50:	stur	wzr, [x29, #-68]
  417b54:	b	417b7c <safe_atollu@plt+0x1044c>
  417b58:	mov	w8, wzr
  417b5c:	mov	w0, w8
  417b60:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  417b64:	add	x1, x1, #0x72a
  417b68:	ldr	x2, [sp, #112]
  417b6c:	mov	w3, #0x1bc2                	// #7106
  417b70:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  417b74:	add	x4, x4, #0x54c
  417b78:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  417b7c:	bl	41ad04 <safe_atollu@plt+0x135d4>
  417b80:	tbnz	w0, #0, 417b88 <safe_atollu@plt+0x10458>
  417b84:	b	417c10 <safe_atollu@plt+0x104e0>
  417b88:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417b8c:	add	x8, x8, #0x33c
  417b90:	ldr	w0, [x8]
  417b94:	str	w0, [sp, #76]
  417b98:	bl	42e7e4 <safe_atollu@plt+0x270b4>
  417b9c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417ba0:	add	x8, x8, #0x2d8
  417ba4:	ldr	x2, [x8]
  417ba8:	ldur	x3, [x29, #-32]
  417bac:	ldur	x4, [x29, #-40]
  417bb0:	ldur	w5, [x29, #-68]
  417bb4:	ldr	w9, [sp, #76]
  417bb8:	str	w0, [sp, #72]
  417bbc:	mov	w0, w9
  417bc0:	ldr	w1, [sp, #72]
  417bc4:	sub	x6, x29, #0x38
  417bc8:	sub	x7, x29, #0x40
  417bcc:	bl	406e60 <unit_file_add_dependency@plt>
  417bd0:	stur	w0, [x29, #-72]
  417bd4:	ldur	w0, [x29, #-72]
  417bd8:	ldur	x2, [x29, #-56]
  417bdc:	ldur	x3, [x29, #-64]
  417be0:	ldr	x8, [sp, #120]
  417be4:	ldrb	w9, [x8]
  417be8:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  417bec:	add	x1, x1, #0x575
  417bf0:	and	w4, w9, #0x1
  417bf4:	bl	406d00 <unit_file_dump_changes@plt>
  417bf8:	ldur	w9, [x29, #-72]
  417bfc:	cmp	w9, #0x0
  417c00:	cset	w9, le
  417c04:	tbnz	w9, #0, 417c0c <safe_atollu@plt+0x104dc>
  417c08:	stur	wzr, [x29, #-72]
  417c0c:	b	418060 <safe_atollu@plt+0x10930>
  417c10:	mov	x8, xzr
  417c14:	stur	x8, [x29, #-104]
  417c18:	stur	x8, [x29, #-112]
  417c1c:	stur	xzr, [x29, #-136]
  417c20:	stur	xzr, [x29, #-128]
  417c24:	stur	xzr, [x29, #-120]
  417c28:	mov	w0, #0x1                   	// #1
  417c2c:	sub	x1, x29, #0x90
  417c30:	bl	40c730 <safe_atollu@plt+0x5000>
  417c34:	stur	w0, [x29, #-72]
  417c38:	ldur	w9, [x29, #-72]
  417c3c:	cmp	w9, #0x0
  417c40:	cset	w9, ge  // ge = tcont
  417c44:	tbnz	w9, #0, 417c5c <safe_atollu@plt+0x1052c>
  417c48:	ldur	w8, [x29, #-72]
  417c4c:	stur	w8, [x29, #-4]
  417c50:	mov	w8, #0x1                   	// #1
  417c54:	stur	w8, [x29, #-76]
  417c58:	b	418028 <safe_atollu@plt+0x108f8>
  417c5c:	bl	41f948 <safe_atollu@plt+0x18218>
  417c60:	ldur	x0, [x29, #-144]
  417c64:	sub	x1, x29, #0x70
  417c68:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  417c6c:	add	x2, x2, #0x888
  417c70:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  417c74:	add	x3, x3, #0x8a1
  417c78:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  417c7c:	add	x4, x4, #0x8bb
  417c80:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  417c84:	add	x5, x5, #0x587
  417c88:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  417c8c:	stur	w0, [x29, #-72]
  417c90:	ldur	w8, [x29, #-72]
  417c94:	cmp	w8, #0x0
  417c98:	cset	w8, ge  // ge = tcont
  417c9c:	tbnz	w8, #0, 417d28 <safe_atollu@plt+0x105f8>
  417ca0:	mov	w8, #0x3                   	// #3
  417ca4:	stur	w8, [x29, #-148]
  417ca8:	ldur	w8, [x29, #-72]
  417cac:	stur	w8, [x29, #-152]
  417cb0:	stur	wzr, [x29, #-156]
  417cb4:	ldur	w0, [x29, #-156]
  417cb8:	bl	4064d0 <log_get_max_level_realm@plt>
  417cbc:	ldur	w8, [x29, #-148]
  417cc0:	and	w8, w8, #0x7
  417cc4:	cmp	w0, w8
  417cc8:	b.lt	417cf8 <safe_atollu@plt+0x105c8>  // b.tstop
  417ccc:	ldur	w8, [x29, #-156]
  417cd0:	ldur	w9, [x29, #-148]
  417cd4:	orr	w0, w9, w8, lsl #10
  417cd8:	ldur	w1, [x29, #-152]
  417cdc:	ldr	x2, [sp, #112]
  417ce0:	mov	w3, #0x1bdd                	// #7133
  417ce4:	ldr	x4, [sp, #104]
  417ce8:	ldr	x5, [sp, #96]
  417cec:	bl	4064e0 <log_internal_realm@plt>
  417cf0:	str	w0, [sp, #68]
  417cf4:	b	417d0c <safe_atollu@plt+0x105dc>
  417cf8:	ldur	w0, [x29, #-152]
  417cfc:	bl	4064f0 <abs@plt>
  417d00:	mov	w8, wzr
  417d04:	subs	w8, w8, w0, uxtb
  417d08:	str	w8, [sp, #68]
  417d0c:	ldr	w8, [sp, #68]
  417d10:	stur	w8, [x29, #-160]
  417d14:	ldur	w8, [x29, #-160]
  417d18:	stur	w8, [x29, #-4]
  417d1c:	mov	w8, #0x1                   	// #1
  417d20:	stur	w8, [x29, #-76]
  417d24:	b	418028 <safe_atollu@plt+0x108f8>
  417d28:	ldur	x0, [x29, #-112]
  417d2c:	ldur	x1, [x29, #-32]
  417d30:	bl	4069f0 <sd_bus_message_append_strv@plt>
  417d34:	stur	w0, [x29, #-72]
  417d38:	ldur	w8, [x29, #-72]
  417d3c:	cmp	w8, #0x0
  417d40:	cset	w8, ge  // ge = tcont
  417d44:	tbnz	w8, #0, 417dd0 <safe_atollu@plt+0x106a0>
  417d48:	mov	w8, #0x3                   	// #3
  417d4c:	stur	w8, [x29, #-164]
  417d50:	ldur	w8, [x29, #-72]
  417d54:	str	w8, [sp, #168]
  417d58:	str	wzr, [sp, #164]
  417d5c:	ldr	w0, [sp, #164]
  417d60:	bl	4064d0 <log_get_max_level_realm@plt>
  417d64:	ldur	w8, [x29, #-164]
  417d68:	and	w8, w8, #0x7
  417d6c:	cmp	w0, w8
  417d70:	b.lt	417da0 <safe_atollu@plt+0x10670>  // b.tstop
  417d74:	ldr	w8, [sp, #164]
  417d78:	ldur	w9, [x29, #-164]
  417d7c:	orr	w0, w9, w8, lsl #10
  417d80:	ldr	w1, [sp, #168]
  417d84:	ldr	x2, [sp, #112]
  417d88:	mov	w3, #0x1be1                	// #7137
  417d8c:	ldr	x4, [sp, #104]
  417d90:	ldr	x5, [sp, #96]
  417d94:	bl	4064e0 <log_internal_realm@plt>
  417d98:	str	w0, [sp, #64]
  417d9c:	b	417db4 <safe_atollu@plt+0x10684>
  417da0:	ldr	w0, [sp, #168]
  417da4:	bl	4064f0 <abs@plt>
  417da8:	mov	w8, wzr
  417dac:	subs	w8, w8, w0, uxtb
  417db0:	str	w8, [sp, #64]
  417db4:	ldr	w8, [sp, #64]
  417db8:	str	w8, [sp, #160]
  417dbc:	ldr	w8, [sp, #160]
  417dc0:	stur	w8, [x29, #-4]
  417dc4:	mov	w8, #0x1                   	// #1
  417dc8:	stur	w8, [x29, #-76]
  417dcc:	b	418028 <safe_atollu@plt+0x108f8>
  417dd0:	ldur	x0, [x29, #-112]
  417dd4:	ldur	x2, [x29, #-40]
  417dd8:	ldur	w8, [x29, #-68]
  417ddc:	str	x0, [sp, #56]
  417de0:	mov	w0, w8
  417de4:	str	x2, [sp, #48]
  417de8:	bl	406e70 <unit_dependency_to_string@plt>
  417dec:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417df0:	add	x9, x9, #0x368
  417df4:	ldrb	w8, [x9]
  417df8:	and	w4, w8, #0x1
  417dfc:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417e00:	add	x9, x9, #0x31c
  417e04:	ldr	w5, [x9]
  417e08:	ldr	x9, [sp, #56]
  417e0c:	str	x0, [sp, #40]
  417e10:	mov	x0, x9
  417e14:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  417e18:	add	x1, x1, #0x59e
  417e1c:	ldr	x2, [sp, #48]
  417e20:	ldr	x3, [sp, #40]
  417e24:	bl	406b40 <sd_bus_message_append@plt>
  417e28:	stur	w0, [x29, #-72]
  417e2c:	ldur	w8, [x29, #-72]
  417e30:	cmp	w8, #0x0
  417e34:	cset	w8, ge  // ge = tcont
  417e38:	tbnz	w8, #0, 417ec4 <safe_atollu@plt+0x10794>
  417e3c:	mov	w8, #0x3                   	// #3
  417e40:	str	w8, [sp, #156]
  417e44:	ldur	w8, [x29, #-72]
  417e48:	str	w8, [sp, #152]
  417e4c:	str	wzr, [sp, #148]
  417e50:	ldr	w0, [sp, #148]
  417e54:	bl	4064d0 <log_get_max_level_realm@plt>
  417e58:	ldr	w8, [sp, #156]
  417e5c:	and	w8, w8, #0x7
  417e60:	cmp	w0, w8
  417e64:	b.lt	417e94 <safe_atollu@plt+0x10764>  // b.tstop
  417e68:	ldr	w8, [sp, #148]
  417e6c:	ldr	w9, [sp, #156]
  417e70:	orr	w0, w9, w8, lsl #10
  417e74:	ldr	w1, [sp, #152]
  417e78:	ldr	x2, [sp, #112]
  417e7c:	mov	w3, #0x1be5                	// #7141
  417e80:	ldr	x4, [sp, #104]
  417e84:	ldr	x5, [sp, #96]
  417e88:	bl	4064e0 <log_internal_realm@plt>
  417e8c:	str	w0, [sp, #36]
  417e90:	b	417ea8 <safe_atollu@plt+0x10778>
  417e94:	ldr	w0, [sp, #152]
  417e98:	bl	4064f0 <abs@plt>
  417e9c:	mov	w8, wzr
  417ea0:	subs	w8, w8, w0, uxtb
  417ea4:	str	w8, [sp, #36]
  417ea8:	ldr	w8, [sp, #36]
  417eac:	str	w8, [sp, #144]
  417eb0:	ldr	w8, [sp, #144]
  417eb4:	stur	w8, [x29, #-4]
  417eb8:	mov	w8, #0x1                   	// #1
  417ebc:	stur	w8, [x29, #-76]
  417ec0:	b	418028 <safe_atollu@plt+0x108f8>
  417ec4:	ldur	x0, [x29, #-144]
  417ec8:	ldur	x1, [x29, #-112]
  417ecc:	mov	x8, xzr
  417ed0:	mov	x2, x8
  417ed4:	sub	x3, x29, #0x88
  417ed8:	sub	x4, x29, #0x68
  417edc:	bl	406a00 <sd_bus_call@plt>
  417ee0:	stur	w0, [x29, #-72]
  417ee4:	ldur	w9, [x29, #-72]
  417ee8:	cmp	w9, #0x0
  417eec:	cset	w9, ge  // ge = tcont
  417ef0:	tbnz	w9, #0, 417fb0 <safe_atollu@plt+0x10880>
  417ef4:	mov	w8, #0x3                   	// #3
  417ef8:	str	w8, [sp, #140]
  417efc:	ldur	w8, [x29, #-72]
  417f00:	str	w8, [sp, #136]
  417f04:	str	wzr, [sp, #132]
  417f08:	ldr	w0, [sp, #132]
  417f0c:	bl	4064d0 <log_get_max_level_realm@plt>
  417f10:	ldr	w8, [sp, #140]
  417f14:	and	w8, w8, #0x7
  417f18:	cmp	w0, w8
  417f1c:	b.lt	417f80 <safe_atollu@plt+0x10850>  // b.tstop
  417f20:	ldr	w8, [sp, #132]
  417f24:	ldr	w9, [sp, #140]
  417f28:	orr	w0, w9, w8, lsl #10
  417f2c:	ldr	w1, [sp, #136]
  417f30:	ldur	w8, [x29, #-72]
  417f34:	sub	x10, x29, #0x88
  417f38:	str	w0, [sp, #32]
  417f3c:	mov	x0, x10
  417f40:	str	w1, [sp, #28]
  417f44:	mov	w1, w8
  417f48:	bl	406610 <bus_error_message@plt>
  417f4c:	ldr	w8, [sp, #32]
  417f50:	str	x0, [sp, #16]
  417f54:	mov	w0, w8
  417f58:	ldr	w1, [sp, #28]
  417f5c:	ldr	x2, [sp, #112]
  417f60:	mov	w3, #0x1be9                	// #7145
  417f64:	ldr	x4, [sp, #104]
  417f68:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  417f6c:	add	x5, x5, #0x5a3
  417f70:	ldr	x6, [sp, #16]
  417f74:	bl	4064e0 <log_internal_realm@plt>
  417f78:	str	w0, [sp, #12]
  417f7c:	b	417f94 <safe_atollu@plt+0x10864>
  417f80:	ldr	w0, [sp, #136]
  417f84:	bl	4064f0 <abs@plt>
  417f88:	mov	w8, wzr
  417f8c:	subs	w8, w8, w0, uxtb
  417f90:	str	w8, [sp, #12]
  417f94:	ldr	w8, [sp, #12]
  417f98:	str	w8, [sp, #128]
  417f9c:	ldr	w8, [sp, #128]
  417fa0:	stur	w8, [x29, #-4]
  417fa4:	mov	w8, #0x1                   	// #1
  417fa8:	stur	w8, [x29, #-76]
  417fac:	b	418028 <safe_atollu@plt+0x108f8>
  417fb0:	ldur	x0, [x29, #-104]
  417fb4:	ldr	x8, [sp, #120]
  417fb8:	ldrb	w9, [x8]
  417fbc:	and	w1, w9, #0x1
  417fc0:	sub	x2, x29, #0x38
  417fc4:	sub	x3, x29, #0x40
  417fc8:	bl	406d10 <bus_deserialize_and_dump_unit_file_changes@plt>
  417fcc:	stur	w0, [x29, #-72]
  417fd0:	ldur	w9, [x29, #-72]
  417fd4:	cmp	w9, #0x0
  417fd8:	cset	w9, ge  // ge = tcont
  417fdc:	tbnz	w9, #0, 417fec <safe_atollu@plt+0x108bc>
  417fe0:	mov	w8, #0x2                   	// #2
  417fe4:	stur	w8, [x29, #-76]
  417fe8:	b	418028 <safe_atollu@plt+0x108f8>
  417fec:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  417ff0:	add	x8, x8, #0x349
  417ff4:	ldrb	w9, [x8]
  417ff8:	tbnz	w9, #0, 418000 <safe_atollu@plt+0x108d0>
  417ffc:	b	418010 <safe_atollu@plt+0x108e0>
  418000:	stur	wzr, [x29, #-72]
  418004:	mov	w8, #0x2                   	// #2
  418008:	stur	w8, [x29, #-76]
  41800c:	b	418028 <safe_atollu@plt+0x108f8>
  418010:	ldur	w0, [x29, #-8]
  418014:	ldur	x1, [x29, #-16]
  418018:	ldur	x2, [x29, #-24]
  41801c:	bl	411748 <safe_atollu@plt+0xa018>
  418020:	stur	w0, [x29, #-72]
  418024:	stur	wzr, [x29, #-76]
  418028:	sub	x0, x29, #0x88
  41802c:	bl	406620 <sd_bus_error_free@plt>
  418030:	sub	x0, x29, #0x70
  418034:	bl	41a8c8 <safe_atollu@plt+0x13198>
  418038:	sub	x0, x29, #0x68
  41803c:	bl	41a8c8 <safe_atollu@plt+0x13198>
  418040:	ldur	w8, [x29, #-76]
  418044:	str	w8, [sp, #8]
  418048:	cbz	w8, 418060 <safe_atollu@plt+0x10930>
  41804c:	b	418050 <safe_atollu@plt+0x10920>
  418050:	ldr	w8, [sp, #8]
  418054:	cmp	w8, #0x2
  418058:	b.eq	418060 <safe_atollu@plt+0x10930>  // b.none
  41805c:	b	41807c <safe_atollu@plt+0x1094c>
  418060:	ldur	x0, [x29, #-56]
  418064:	ldur	x1, [x29, #-64]
  418068:	bl	406d50 <unit_file_changes_free@plt>
  41806c:	ldur	w8, [x29, #-72]
  418070:	stur	w8, [x29, #-4]
  418074:	mov	w8, #0x1                   	// #1
  418078:	stur	w8, [x29, #-76]
  41807c:	sub	x0, x29, #0x28
  418080:	bl	407e0c <safe_atollu@plt+0x6dc>
  418084:	sub	x0, x29, #0x20
  418088:	bl	407dd8 <safe_atollu@plt+0x6a8>
  41808c:	ldur	w0, [x29, #-4]
  418090:	ldr	x28, [sp, #352]
  418094:	ldp	x29, x30, [sp, #336]
  418098:	add	sp, sp, #0x170
  41809c:	ret
  4180a0:	sub	sp, sp, #0x1a0
  4180a4:	stp	x29, x30, [sp, #384]
  4180a8:	str	x28, [sp, #400]
  4180ac:	add	x29, sp, #0x180
  4180b0:	mov	x8, #0x68                  	// #104
  4180b4:	mov	x9, xzr
  4180b8:	mov	w10, wzr
  4180bc:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  4180c0:	add	x11, x11, #0xe41
  4180c4:	add	x11, x11, #0x3
  4180c8:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  4180cc:	add	x12, x12, #0x740
  4180d0:	sub	x13, x29, #0x80
  4180d4:	stur	w0, [x29, #-8]
  4180d8:	stur	x1, [x29, #-16]
  4180dc:	stur	x2, [x29, #-24]
  4180e0:	mov	x0, x13
  4180e4:	mov	w1, w10
  4180e8:	mov	x2, x8
  4180ec:	str	x9, [sp, #80]
  4180f0:	str	x11, [sp, #72]
  4180f4:	str	x12, [sp, #64]
  4180f8:	bl	406b90 <memset@plt>
  4180fc:	ldr	x8, [sp, #80]
  418100:	stur	x8, [x29, #-136]
  418104:	stur	x8, [x29, #-144]
  418108:	bl	406e80 <on_tty@plt>
  41810c:	tbnz	w0, #0, 4181a0 <safe_atollu@plt+0x10a70>
  418110:	mov	w8, #0x3                   	// #3
  418114:	stur	w8, [x29, #-176]
  418118:	mov	w8, #0x16                  	// #22
  41811c:	movk	w8, #0x4000, lsl #16
  418120:	stur	w8, [x29, #-180]
  418124:	stur	wzr, [x29, #-184]
  418128:	ldur	w0, [x29, #-184]
  41812c:	bl	4064d0 <log_get_max_level_realm@plt>
  418130:	ldur	w8, [x29, #-176]
  418134:	and	w8, w8, #0x7
  418138:	cmp	w0, w8
  41813c:	b.lt	418170 <safe_atollu@plt+0x10a40>  // b.tstop
  418140:	ldur	w8, [x29, #-184]
  418144:	ldur	w9, [x29, #-176]
  418148:	orr	w0, w9, w8, lsl #10
  41814c:	ldur	w1, [x29, #-180]
  418150:	ldr	x2, [sp, #72]
  418154:	mov	w3, #0x1e43                	// #7747
  418158:	ldr	x4, [sp, #64]
  41815c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  418160:	add	x5, x5, #0x5c0
  418164:	bl	4064e0 <log_internal_realm@plt>
  418168:	str	w0, [sp, #60]
  41816c:	b	418184 <safe_atollu@plt+0x10a54>
  418170:	ldur	w0, [x29, #-180]
  418174:	bl	4064f0 <abs@plt>
  418178:	mov	w8, wzr
  41817c:	subs	w8, w8, w0, uxtb
  418180:	str	w8, [sp, #60]
  418184:	ldr	w8, [sp, #60]
  418188:	stur	w8, [x29, #-188]
  41818c:	ldur	w8, [x29, #-188]
  418190:	stur	w8, [x29, #-4]
  418194:	mov	w8, #0x1                   	// #1
  418198:	str	w8, [sp, #192]
  41819c:	b	4188c0 <safe_atollu@plt+0x11190>
  4181a0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4181a4:	add	x8, x8, #0x358
  4181a8:	ldr	w9, [x8]
  4181ac:	cbz	w9, 418240 <safe_atollu@plt+0x10b10>
  4181b0:	mov	w8, #0x3                   	// #3
  4181b4:	str	w8, [sp, #188]
  4181b8:	mov	w8, #0x16                  	// #22
  4181bc:	movk	w8, #0x4000, lsl #16
  4181c0:	str	w8, [sp, #184]
  4181c4:	str	wzr, [sp, #180]
  4181c8:	ldr	w0, [sp, #180]
  4181cc:	bl	4064d0 <log_get_max_level_realm@plt>
  4181d0:	ldr	w8, [sp, #188]
  4181d4:	and	w8, w8, #0x7
  4181d8:	cmp	w0, w8
  4181dc:	b.lt	418210 <safe_atollu@plt+0x10ae0>  // b.tstop
  4181e0:	ldr	w8, [sp, #180]
  4181e4:	ldr	w9, [sp, #188]
  4181e8:	orr	w0, w9, w8, lsl #10
  4181ec:	ldr	w1, [sp, #184]
  4181f0:	ldr	x2, [sp, #72]
  4181f4:	mov	w3, #0x1e46                	// #7750
  4181f8:	ldr	x4, [sp, #64]
  4181fc:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  418200:	add	x5, x5, #0x5e3
  418204:	bl	4064e0 <log_internal_realm@plt>
  418208:	str	w0, [sp, #56]
  41820c:	b	418224 <safe_atollu@plt+0x10af4>
  418210:	ldr	w0, [sp, #184]
  418214:	bl	4064f0 <abs@plt>
  418218:	mov	w8, wzr
  41821c:	subs	w8, w8, w0, uxtb
  418220:	str	w8, [sp, #56]
  418224:	ldr	w8, [sp, #56]
  418228:	str	w8, [sp, #176]
  41822c:	ldr	w8, [sp, #176]
  418230:	stur	w8, [x29, #-4]
  418234:	mov	w8, #0x1                   	// #1
  418238:	str	w8, [sp, #192]
  41823c:	b	4188c0 <safe_atollu@plt+0x11190>
  418240:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  418244:	add	x8, x8, #0x33c
  418248:	ldr	w1, [x8]
  41824c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  418250:	add	x8, x8, #0x2d8
  418254:	ldr	x3, [x8]
  418258:	sub	x0, x29, #0x80
  41825c:	mov	w9, wzr
  418260:	mov	w2, w9
  418264:	bl	406ba0 <lookup_paths_init@plt>
  418268:	stur	w0, [x29, #-172]
  41826c:	ldur	w9, [x29, #-172]
  418270:	cmp	w9, #0x0
  418274:	cset	w9, ge  // ge = tcont
  418278:	tbnz	w9, #0, 418308 <safe_atollu@plt+0x10bd8>
  41827c:	mov	w8, #0x3                   	// #3
  418280:	str	w8, [sp, #172]
  418284:	ldur	w8, [x29, #-172]
  418288:	str	w8, [sp, #168]
  41828c:	str	wzr, [sp, #164]
  418290:	ldr	w0, [sp, #164]
  418294:	bl	4064d0 <log_get_max_level_realm@plt>
  418298:	ldr	w8, [sp, #172]
  41829c:	and	w8, w8, #0x7
  4182a0:	cmp	w0, w8
  4182a4:	b.lt	4182d8 <safe_atollu@plt+0x10ba8>  // b.tstop
  4182a8:	ldr	w8, [sp, #164]
  4182ac:	ldr	w9, [sp, #172]
  4182b0:	orr	w0, w9, w8, lsl #10
  4182b4:	ldr	w1, [sp, #168]
  4182b8:	ldr	x2, [sp, #72]
  4182bc:	mov	w3, #0x1e4a                	// #7754
  4182c0:	ldr	x4, [sp, #64]
  4182c4:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  4182c8:	add	x5, x5, #0x8f0
  4182cc:	bl	4064e0 <log_internal_realm@plt>
  4182d0:	str	w0, [sp, #52]
  4182d4:	b	4182ec <safe_atollu@plt+0x10bbc>
  4182d8:	ldr	w0, [sp, #168]
  4182dc:	bl	4064f0 <abs@plt>
  4182e0:	mov	w8, wzr
  4182e4:	subs	w8, w8, w0, uxtb
  4182e8:	str	w8, [sp, #52]
  4182ec:	ldr	w8, [sp, #52]
  4182f0:	str	w8, [sp, #160]
  4182f4:	ldr	w8, [sp, #160]
  4182f8:	stur	w8, [x29, #-4]
  4182fc:	mov	w8, #0x1                   	// #1
  418300:	str	w8, [sp, #192]
  418304:	b	4188c0 <safe_atollu@plt+0x11190>
  418308:	mov	w0, #0x1                   	// #1
  41830c:	sub	x1, x29, #0xa8
  418310:	bl	40c730 <safe_atollu@plt+0x5000>
  418314:	stur	w0, [x29, #-172]
  418318:	ldur	w8, [x29, #-172]
  41831c:	cmp	w8, #0x0
  418320:	cset	w8, ge  // ge = tcont
  418324:	tbnz	w8, #0, 41833c <safe_atollu@plt+0x10c0c>
  418328:	ldur	w8, [x29, #-172]
  41832c:	stur	w8, [x29, #-4]
  418330:	mov	w8, #0x1                   	// #1
  418334:	str	w8, [sp, #192]
  418338:	b	4188c0 <safe_atollu@plt+0x11190>
  41833c:	ldur	x0, [x29, #-168]
  418340:	ldur	x8, [x29, #-16]
  418344:	str	x0, [sp, #40]
  418348:	mov	x0, x8
  41834c:	mov	x1, #0x1                   	// #1
  418350:	bl	4069a0 <strv_skip@plt>
  418354:	ldr	x8, [sp, #40]
  418358:	str	x0, [sp, #32]
  41835c:	mov	x0, x8
  418360:	ldr	x1, [sp, #32]
  418364:	mov	x9, xzr
  418368:	mov	x2, x9
  41836c:	sub	x3, x29, #0x88
  418370:	mov	x4, x9
  418374:	bl	41b800 <safe_atollu@plt+0x140d0>
  418378:	stur	w0, [x29, #-172]
  41837c:	ldur	w10, [x29, #-172]
  418380:	cmp	w10, #0x0
  418384:	cset	w10, ge  // ge = tcont
  418388:	tbnz	w10, #0, 418418 <safe_atollu@plt+0x10ce8>
  41838c:	mov	w8, #0x3                   	// #3
  418390:	str	w8, [sp, #156]
  418394:	ldur	w8, [x29, #-172]
  418398:	str	w8, [sp, #152]
  41839c:	str	wzr, [sp, #148]
  4183a0:	ldr	w0, [sp, #148]
  4183a4:	bl	4064d0 <log_get_max_level_realm@plt>
  4183a8:	ldr	w8, [sp, #156]
  4183ac:	and	w8, w8, #0x7
  4183b0:	cmp	w0, w8
  4183b4:	b.lt	4183e8 <safe_atollu@plt+0x10cb8>  // b.tstop
  4183b8:	ldr	w8, [sp, #148]
  4183bc:	ldr	w9, [sp, #156]
  4183c0:	orr	w0, w9, w8, lsl #10
  4183c4:	ldr	w1, [sp, #152]
  4183c8:	ldr	x2, [sp, #72]
  4183cc:	mov	w3, #0x1e52                	// #7762
  4183d0:	ldr	x4, [sp, #64]
  4183d4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  4183d8:	add	x5, x5, #0xac8
  4183dc:	bl	4064e0 <log_internal_realm@plt>
  4183e0:	str	w0, [sp, #28]
  4183e4:	b	4183fc <safe_atollu@plt+0x10ccc>
  4183e8:	ldr	w0, [sp, #152]
  4183ec:	bl	4064f0 <abs@plt>
  4183f0:	mov	w8, wzr
  4183f4:	subs	w8, w8, w0, uxtb
  4183f8:	str	w8, [sp, #28]
  4183fc:	ldr	w8, [sp, #28]
  418400:	str	w8, [sp, #144]
  418404:	ldr	w8, [sp, #144]
  418408:	stur	w8, [x29, #-4]
  41840c:	mov	w8, #0x1                   	// #1
  418410:	str	w8, [sp, #192]
  418414:	b	4188c0 <safe_atollu@plt+0x11190>
  418418:	ldur	x8, [x29, #-136]
  41841c:	stur	x8, [x29, #-160]
  418420:	ldur	x8, [x29, #-160]
  418424:	mov	w9, #0x0                   	// #0
  418428:	str	w9, [sp, #24]
  41842c:	cbz	x8, 418444 <safe_atollu@plt+0x10d14>
  418430:	ldur	x8, [x29, #-160]
  418434:	ldr	x8, [x8]
  418438:	cmp	x8, #0x0
  41843c:	cset	w9, ne  // ne = any
  418440:	str	w9, [sp, #24]
  418444:	ldr	w8, [sp, #24]
  418448:	tbnz	w8, #0, 418450 <safe_atollu@plt+0x10d20>
  41844c:	b	418544 <safe_atollu@plt+0x10e14>
  418450:	ldur	x0, [x29, #-168]
  418454:	ldur	x8, [x29, #-160]
  418458:	ldr	x2, [x8]
  41845c:	sub	x1, x29, #0x80
  418460:	bl	4303b4 <safe_atollu@plt+0x28c84>
  418464:	stur	w0, [x29, #-172]
  418468:	ldur	w9, [x29, #-172]
  41846c:	cmp	w9, #0x0
  418470:	cset	w9, ge  // ge = tcont
  418474:	tbnz	w9, #0, 41848c <safe_atollu@plt+0x10d5c>
  418478:	ldur	w8, [x29, #-172]
  41847c:	stur	w8, [x29, #-4]
  418480:	mov	w8, #0x1                   	// #1
  418484:	str	w8, [sp, #192]
  418488:	b	4188c0 <safe_atollu@plt+0x11190>
  41848c:	ldur	w8, [x29, #-172]
  418490:	cmp	w8, #0x0
  418494:	cset	w8, le
  418498:	tbnz	w8, #0, 418534 <safe_atollu@plt+0x10e04>
  41849c:	mov	w8, #0x3                   	// #3
  4184a0:	str	w8, [sp, #140]
  4184a4:	mov	w8, #0x16                  	// #22
  4184a8:	movk	w8, #0x4000, lsl #16
  4184ac:	str	w8, [sp, #136]
  4184b0:	str	wzr, [sp, #132]
  4184b4:	ldr	w0, [sp, #132]
  4184b8:	bl	4064d0 <log_get_max_level_realm@plt>
  4184bc:	ldr	w8, [sp, #140]
  4184c0:	and	w8, w8, #0x7
  4184c4:	cmp	w0, w8
  4184c8:	b.lt	418504 <safe_atollu@plt+0x10dd4>  // b.tstop
  4184cc:	ldr	w8, [sp, #132]
  4184d0:	ldr	w9, [sp, #140]
  4184d4:	orr	w0, w9, w8, lsl #10
  4184d8:	ldr	w1, [sp, #136]
  4184dc:	ldur	x10, [x29, #-160]
  4184e0:	ldr	x6, [x10]
  4184e4:	ldr	x2, [sp, #72]
  4184e8:	mov	w3, #0x1e59                	// #7769
  4184ec:	ldr	x4, [sp, #64]
  4184f0:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4184f4:	add	x5, x5, #0x5ff
  4184f8:	bl	4064e0 <log_internal_realm@plt>
  4184fc:	str	w0, [sp, #20]
  418500:	b	418518 <safe_atollu@plt+0x10de8>
  418504:	ldr	w0, [sp, #136]
  418508:	bl	4064f0 <abs@plt>
  41850c:	mov	w8, wzr
  418510:	subs	w8, w8, w0, uxtb
  418514:	str	w8, [sp, #20]
  418518:	ldr	w8, [sp, #20]
  41851c:	str	w8, [sp, #128]
  418520:	ldr	w8, [sp, #128]
  418524:	stur	w8, [x29, #-4]
  418528:	mov	w8, #0x1                   	// #1
  41852c:	str	w8, [sp, #192]
  418530:	b	4188c0 <safe_atollu@plt+0x11190>
  418534:	ldur	x8, [x29, #-160]
  418538:	add	x8, x8, #0x8
  41853c:	stur	x8, [x29, #-160]
  418540:	b	418420 <safe_atollu@plt+0x10cf0>
  418544:	ldur	x0, [x29, #-168]
  418548:	ldur	x1, [x29, #-136]
  41854c:	sub	x2, x29, #0x90
  418550:	bl	4304dc <safe_atollu@plt+0x28dac>
  418554:	stur	w0, [x29, #-172]
  418558:	ldur	w8, [x29, #-172]
  41855c:	cmp	w8, #0x0
  418560:	cset	w8, ge  // ge = tcont
  418564:	tbnz	w8, #0, 41857c <safe_atollu@plt+0x10e4c>
  418568:	ldur	w8, [x29, #-172]
  41856c:	stur	w8, [x29, #-4]
  418570:	mov	w8, #0x1                   	// #1
  418574:	str	w8, [sp, #192]
  418578:	b	4188c0 <safe_atollu@plt+0x11190>
  41857c:	ldur	x0, [x29, #-144]
  418580:	bl	40c9fc <safe_atollu@plt+0x52cc>
  418584:	tbnz	w0, #0, 41858c <safe_atollu@plt+0x10e5c>
  418588:	b	4185a0 <safe_atollu@plt+0x10e70>
  41858c:	mov	w8, #0xfffffffe            	// #-2
  418590:	stur	w8, [x29, #-4]
  418594:	mov	w8, #0x1                   	// #1
  418598:	str	w8, [sp, #192]
  41859c:	b	4188c0 <safe_atollu@plt+0x11190>
  4185a0:	ldur	x0, [x29, #-144]
  4185a4:	bl	430c2c <safe_atollu@plt+0x294fc>
  4185a8:	stur	w0, [x29, #-172]
  4185ac:	ldur	w8, [x29, #-172]
  4185b0:	cmp	w8, #0x0
  4185b4:	cset	w8, ge  // ge = tcont
  4185b8:	tbnz	w8, #0, 4185c0 <safe_atollu@plt+0x10e90>
  4185bc:	b	4187b4 <safe_atollu@plt+0x11084>
  4185c0:	ldur	x8, [x29, #-144]
  4185c4:	stur	x8, [x29, #-152]
  4185c8:	ldur	x8, [x29, #-152]
  4185cc:	add	x8, x8, #0x8
  4185d0:	stur	x8, [x29, #-160]
  4185d4:	ldur	x8, [x29, #-152]
  4185d8:	mov	w9, #0x0                   	// #0
  4185dc:	str	w9, [sp, #16]
  4185e0:	cbz	x8, 41860c <safe_atollu@plt+0x10edc>
  4185e4:	ldur	x8, [x29, #-152]
  4185e8:	ldr	x8, [x8]
  4185ec:	mov	w9, #0x0                   	// #0
  4185f0:	str	w9, [sp, #16]
  4185f4:	cbz	x8, 41860c <safe_atollu@plt+0x10edc>
  4185f8:	ldur	x8, [x29, #-160]
  4185fc:	ldr	x8, [x8]
  418600:	cmp	x8, #0x0
  418604:	cset	w9, ne  // ne = any
  418608:	str	w9, [sp, #16]
  41860c:	ldr	w8, [sp, #16]
  418610:	tbnz	w8, #0, 418618 <safe_atollu@plt+0x10ee8>
  418614:	b	418784 <safe_atollu@plt+0x11054>
  418618:	ldur	x8, [x29, #-160]
  41861c:	ldr	x0, [x8]
  418620:	bl	406e90 <null_or_empty_path@plt>
  418624:	cbz	w0, 4186a8 <safe_atollu@plt+0x10f78>
  418628:	mov	w8, #0x4                   	// #4
  41862c:	str	w8, [sp, #124]
  418630:	str	wzr, [sp, #120]
  418634:	str	wzr, [sp, #116]
  418638:	ldr	w0, [sp, #116]
  41863c:	bl	4064d0 <log_get_max_level_realm@plt>
  418640:	ldr	w8, [sp, #124]
  418644:	and	w8, w8, #0x7
  418648:	cmp	w0, w8
  41864c:	b.lt	418688 <safe_atollu@plt+0x10f58>  // b.tstop
  418650:	ldr	w8, [sp, #116]
  418654:	ldr	w9, [sp, #124]
  418658:	orr	w0, w9, w8, lsl #10
  41865c:	ldr	w1, [sp, #120]
  418660:	ldur	x10, [x29, #-152]
  418664:	ldr	x6, [x10]
  418668:	ldr	x2, [sp, #72]
  41866c:	mov	w3, #0x1e6c                	// #7788
  418670:	ldr	x4, [sp, #64]
  418674:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  418678:	add	x5, x5, #0x61f
  41867c:	bl	4064e0 <log_internal_realm@plt>
  418680:	str	w0, [sp, #12]
  418684:	b	41869c <safe_atollu@plt+0x10f6c>
  418688:	ldr	w0, [sp, #120]
  41868c:	bl	4064f0 <abs@plt>
  418690:	mov	w8, wzr
  418694:	subs	w8, w8, w0, uxtb
  418698:	str	w8, [sp, #12]
  41869c:	ldr	w8, [sp, #12]
  4186a0:	str	w8, [sp, #112]
  4186a4:	b	418768 <safe_atollu@plt+0x11038>
  4186a8:	ldur	x8, [x29, #-160]
  4186ac:	ldr	x0, [x8]
  4186b0:	ldur	x8, [x29, #-152]
  4186b4:	ldr	x1, [x8]
  4186b8:	bl	406ea0 <rename@plt>
  4186bc:	stur	w0, [x29, #-172]
  4186c0:	ldur	w9, [x29, #-172]
  4186c4:	cmp	w9, #0x0
  4186c8:	cset	w9, ge  // ge = tcont
  4186cc:	tbnz	w9, #0, 418768 <safe_atollu@plt+0x11038>
  4186d0:	mov	w8, #0x3                   	// #3
  4186d4:	str	w8, [sp, #108]
  4186d8:	bl	4065f0 <__errno_location@plt>
  4186dc:	ldr	w8, [x0]
  4186e0:	str	w8, [sp, #104]
  4186e4:	str	wzr, [sp, #100]
  4186e8:	ldr	w0, [sp, #100]
  4186ec:	bl	4064d0 <log_get_max_level_realm@plt>
  4186f0:	ldr	w8, [sp, #108]
  4186f4:	and	w8, w8, #0x7
  4186f8:	cmp	w0, w8
  4186fc:	b.lt	418740 <safe_atollu@plt+0x11010>  // b.tstop
  418700:	ldr	w8, [sp, #100]
  418704:	ldr	w9, [sp, #108]
  418708:	orr	w0, w9, w8, lsl #10
  41870c:	ldr	w1, [sp, #104]
  418710:	ldur	x10, [x29, #-160]
  418714:	ldr	x6, [x10]
  418718:	ldur	x10, [x29, #-152]
  41871c:	ldr	x7, [x10]
  418720:	ldr	x2, [sp, #72]
  418724:	mov	w3, #0x1e72                	// #7794
  418728:	ldr	x4, [sp, #64]
  41872c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  418730:	add	x5, x5, #0x64f
  418734:	bl	4064e0 <log_internal_realm@plt>
  418738:	str	w0, [sp, #8]
  41873c:	b	418754 <safe_atollu@plt+0x11024>
  418740:	ldr	w0, [sp, #104]
  418744:	bl	4064f0 <abs@plt>
  418748:	mov	w8, wzr
  41874c:	subs	w8, w8, w0, uxtb
  418750:	str	w8, [sp, #8]
  418754:	ldr	w8, [sp, #8]
  418758:	str	w8, [sp, #96]
  41875c:	ldr	w8, [sp, #96]
  418760:	stur	w8, [x29, #-172]
  418764:	b	4187b4 <safe_atollu@plt+0x11084>
  418768:	ldur	x8, [x29, #-152]
  41876c:	add	x8, x8, #0x10
  418770:	stur	x8, [x29, #-152]
  418774:	ldur	x8, [x29, #-152]
  418778:	add	x8, x8, #0x8
  41877c:	stur	x8, [x29, #-160]
  418780:	b	4185d4 <safe_atollu@plt+0x10ea4>
  418784:	stur	wzr, [x29, #-172]
  418788:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41878c:	add	x8, x8, #0x349
  418790:	ldrb	w9, [x8]
  418794:	tbnz	w9, #0, 4187b4 <safe_atollu@plt+0x11084>
  418798:	bl	41ad04 <safe_atollu@plt+0x135d4>
  41879c:	tbnz	w0, #0, 4187b4 <safe_atollu@plt+0x11084>
  4187a0:	ldur	w0, [x29, #-8]
  4187a4:	ldur	x1, [x29, #-16]
  4187a8:	ldur	x2, [x29, #-24]
  4187ac:	bl	411748 <safe_atollu@plt+0xa018>
  4187b0:	stur	w0, [x29, #-172]
  4187b4:	ldur	x8, [x29, #-144]
  4187b8:	stur	x8, [x29, #-152]
  4187bc:	ldur	x8, [x29, #-152]
  4187c0:	add	x8, x8, #0x8
  4187c4:	stur	x8, [x29, #-160]
  4187c8:	ldur	x8, [x29, #-152]
  4187cc:	mov	w9, #0x0                   	// #0
  4187d0:	str	w9, [sp, #4]
  4187d4:	cbz	x8, 418800 <safe_atollu@plt+0x110d0>
  4187d8:	ldur	x8, [x29, #-152]
  4187dc:	ldr	x8, [x8]
  4187e0:	mov	w9, #0x0                   	// #0
  4187e4:	str	w9, [sp, #4]
  4187e8:	cbz	x8, 418800 <safe_atollu@plt+0x110d0>
  4187ec:	ldur	x8, [x29, #-160]
  4187f0:	ldr	x8, [x8]
  4187f4:	cmp	x8, #0x0
  4187f8:	cset	w9, ne  // ne = any
  4187fc:	str	w9, [sp, #4]
  418800:	ldr	w8, [sp, #4]
  418804:	tbnz	w8, #0, 41880c <safe_atollu@plt+0x110dc>
  418808:	b	4188b0 <safe_atollu@plt+0x11180>
  41880c:	ldur	x8, [x29, #-160]
  418810:	ldr	x0, [x8]
  418814:	bl	406eb0 <unlink@plt>
  418818:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41881c:	add	x8, x8, #0x348
  418820:	ldrb	w9, [x8]
  418824:	tbnz	w9, #0, 418894 <safe_atollu@plt+0x11164>
  418828:	ldur	x8, [x29, #-152]
  41882c:	ldr	x0, [x8]
  418830:	bl	406ec0 <dirname_malloc@plt>
  418834:	str	x0, [sp, #88]
  418838:	ldr	x8, [sp, #88]
  41883c:	cbnz	x8, 418868 <safe_atollu@plt+0x11138>
  418840:	mov	w8, wzr
  418844:	mov	w0, w8
  418848:	ldr	x1, [sp, #72]
  41884c:	mov	w2, #0x1e86                	// #7814
  418850:	ldr	x3, [sp, #64]
  418854:	bl	4066b0 <log_oom_internal@plt>
  418858:	stur	w0, [x29, #-4]
  41885c:	mov	w8, #0x1                   	// #1
  418860:	str	w8, [sp, #192]
  418864:	b	418874 <safe_atollu@plt+0x11144>
  418868:	ldr	x0, [sp, #88]
  41886c:	bl	406ed0 <rmdir@plt>
  418870:	str	wzr, [sp, #192]
  418874:	add	x0, sp, #0x58
  418878:	bl	407e0c <safe_atollu@plt+0x6dc>
  41887c:	ldr	w8, [sp, #192]
  418880:	cmp	w8, #0x0
  418884:	cset	w8, eq  // eq = none
  418888:	eor	w8, w8, #0x1
  41888c:	tbnz	w8, #0, 4188c0 <safe_atollu@plt+0x11190>
  418890:	b	418894 <safe_atollu@plt+0x11164>
  418894:	ldur	x8, [x29, #-152]
  418898:	add	x8, x8, #0x10
  41889c:	stur	x8, [x29, #-152]
  4188a0:	ldur	x8, [x29, #-152]
  4188a4:	add	x8, x8, #0x8
  4188a8:	stur	x8, [x29, #-160]
  4188ac:	b	4187c8 <safe_atollu@plt+0x11098>
  4188b0:	ldur	w8, [x29, #-172]
  4188b4:	stur	w8, [x29, #-4]
  4188b8:	mov	w8, #0x1                   	// #1
  4188bc:	str	w8, [sp, #192]
  4188c0:	sub	x0, x29, #0x90
  4188c4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  4188c8:	sub	x0, x29, #0x88
  4188cc:	bl	407dd8 <safe_atollu@plt+0x6a8>
  4188d0:	sub	x0, x29, #0x80
  4188d4:	bl	406bd0 <lookup_paths_free@plt>
  4188d8:	ldur	w0, [x29, #-4]
  4188dc:	ldr	x28, [sp, #400]
  4188e0:	ldp	x29, x30, [sp, #384]
  4188e4:	add	sp, sp, #0x1a0
  4188e8:	ret
  4188ec:	sub	sp, sp, #0x30
  4188f0:	stp	x29, x30, [sp, #32]
  4188f4:	add	x29, sp, #0x20
  4188f8:	stur	x0, [x29, #-8]
  4188fc:	ldur	x8, [x29, #-8]
  418900:	ldr	x0, [x8]
  418904:	bl	419dec <safe_atollu@plt+0x126bc>
  418908:	str	x0, [sp, #16]
  41890c:	cbz	x0, 41891c <safe_atollu@plt+0x111ec>
  418910:	ldr	x0, [sp, #16]
  418914:	bl	406a20 <sd_bus_message_unref@plt>
  418918:	b	4188fc <safe_atollu@plt+0x111cc>
  41891c:	ldur	x8, [x29, #-8]
  418920:	ldr	x0, [x8]
  418924:	bl	419e20 <safe_atollu@plt+0x126f0>
  418928:	str	x0, [sp, #8]
  41892c:	ldp	x29, x30, [sp, #32]
  418930:	add	sp, sp, #0x30
  418934:	ret
  418938:	sub	sp, sp, #0x100
  41893c:	stp	x29, x30, [sp, #240]
  418940:	add	x29, sp, #0xf0
  418944:	mov	x8, xzr
  418948:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41894c:	add	x9, x9, #0xe41
  418950:	add	x9, x9, #0x3
  418954:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  418958:	add	x10, x10, #0x7b6
  41895c:	adrp	x11, 439000 <safe_atollu@plt+0x318d0>
  418960:	add	x11, x11, #0x749
  418964:	stur	x0, [x29, #-16]
  418968:	stur	x1, [x29, #-24]
  41896c:	stur	x2, [x29, #-32]
  418970:	stur	x3, [x29, #-40]
  418974:	stur	x4, [x29, #-48]
  418978:	stur	x8, [x29, #-56]
  41897c:	str	x9, [sp, #32]
  418980:	str	x10, [sp, #24]
  418984:	str	x11, [sp, #16]
  418988:	ldur	x8, [x29, #-16]
  41898c:	cmp	x8, #0x0
  418990:	cset	w9, ne  // ne = any
  418994:	mov	w10, #0x1                   	// #1
  418998:	eor	w9, w9, #0x1
  41899c:	eor	w9, w9, w10
  4189a0:	eor	w9, w9, w10
  4189a4:	and	w9, w9, #0x1
  4189a8:	mov	w0, w9
  4189ac:	sxtw	x8, w0
  4189b0:	cbz	x8, 4189d4 <safe_atollu@plt+0x112a4>
  4189b4:	mov	w8, wzr
  4189b8:	mov	w0, w8
  4189bc:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4189c0:	add	x1, x1, #0x745
  4189c4:	ldr	x2, [sp, #32]
  4189c8:	mov	w3, #0x2ab                 	// #683
  4189cc:	ldr	x4, [sp, #16]
  4189d0:	bl	406540 <log_assert_failed_realm@plt>
  4189d4:	ldur	x8, [x29, #-40]
  4189d8:	cmp	x8, #0x0
  4189dc:	cset	w9, ne  // ne = any
  4189e0:	mov	w10, #0x1                   	// #1
  4189e4:	eor	w9, w9, #0x1
  4189e8:	eor	w9, w9, w10
  4189ec:	eor	w9, w9, w10
  4189f0:	and	w9, w9, #0x1
  4189f4:	mov	w0, w9
  4189f8:	sxtw	x8, w0
  4189fc:	cbz	x8, 418a20 <safe_atollu@plt+0x112f0>
  418a00:	mov	w8, wzr
  418a04:	mov	w0, w8
  418a08:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  418a0c:	add	x1, x1, #0x797
  418a10:	ldr	x2, [sp, #32]
  418a14:	mov	w3, #0x2ac                 	// #684
  418a18:	ldr	x4, [sp, #16]
  418a1c:	bl	406540 <log_assert_failed_realm@plt>
  418a20:	ldur	x8, [x29, #-32]
  418a24:	cmp	x8, #0x0
  418a28:	cset	w9, ne  // ne = any
  418a2c:	mov	w10, #0x1                   	// #1
  418a30:	eor	w9, w9, #0x1
  418a34:	eor	w9, w9, w10
  418a38:	eor	w9, w9, w10
  418a3c:	and	w9, w9, #0x1
  418a40:	mov	w0, w9
  418a44:	sxtw	x8, w0
  418a48:	cbz	x8, 418a6c <safe_atollu@plt+0x1133c>
  418a4c:	mov	w8, wzr
  418a50:	mov	w0, w8
  418a54:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  418a58:	add	x1, x1, #0x7a0
  418a5c:	ldr	x2, [sp, #32]
  418a60:	mov	w3, #0x2ad                 	// #685
  418a64:	ldr	x4, [sp, #16]
  418a68:	bl	406540 <log_assert_failed_realm@plt>
  418a6c:	ldur	x8, [x29, #-48]
  418a70:	cmp	x8, #0x0
  418a74:	cset	w9, ne  // ne = any
  418a78:	mov	w10, #0x1                   	// #1
  418a7c:	eor	w9, w9, #0x1
  418a80:	eor	w9, w9, w10
  418a84:	eor	w9, w9, w10
  418a88:	and	w9, w9, #0x1
  418a8c:	mov	w0, w9
  418a90:	sxtw	x8, w0
  418a94:	cbz	x8, 418ab8 <safe_atollu@plt+0x11388>
  418a98:	mov	w8, wzr
  418a9c:	mov	w0, w8
  418aa0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  418aa4:	add	x1, x1, #0x7ac
  418aa8:	ldr	x2, [sp, #32]
  418aac:	mov	w3, #0x2ae                 	// #686
  418ab0:	ldr	x4, [sp, #16]
  418ab4:	bl	406540 <log_assert_failed_realm@plt>
  418ab8:	mov	x8, xzr
  418abc:	mov	x0, x8
  418ac0:	bl	406ee0 <internal_set_new@plt>
  418ac4:	stur	x0, [x29, #-64]
  418ac8:	ldur	x8, [x29, #-64]
  418acc:	cbnz	x8, 418af8 <safe_atollu@plt+0x113c8>
  418ad0:	mov	w8, wzr
  418ad4:	mov	w0, w8
  418ad8:	ldr	x1, [sp, #32]
  418adc:	mov	w2, #0x2b2                 	// #690
  418ae0:	ldr	x3, [sp, #24]
  418ae4:	bl	4066b0 <log_oom_internal@plt>
  418ae8:	stur	w0, [x29, #-4]
  418aec:	mov	w8, #0x1                   	// #1
  418af0:	stur	w8, [x29, #-84]
  418af4:	b	418ed0 <safe_atollu@plt+0x117a0>
  418af8:	ldur	x0, [x29, #-16]
  418afc:	ldur	x2, [x29, #-24]
  418b00:	mov	x8, xzr
  418b04:	mov	x1, x8
  418b08:	sub	x3, x29, #0x38
  418b0c:	mov	w9, wzr
  418b10:	mov	w4, w9
  418b14:	sub	x5, x29, #0x48
  418b18:	bl	419e50 <safe_atollu@plt+0x12720>
  418b1c:	stur	w0, [x29, #-76]
  418b20:	ldur	w9, [x29, #-76]
  418b24:	cmp	w9, #0x0
  418b28:	cset	w9, ge  // ge = tcont
  418b2c:	tbnz	w9, #0, 418b44 <safe_atollu@plt+0x11414>
  418b30:	ldur	w8, [x29, #-76]
  418b34:	stur	w8, [x29, #-4]
  418b38:	mov	w8, #0x1                   	// #1
  418b3c:	stur	w8, [x29, #-84]
  418b40:	b	418ed0 <safe_atollu@plt+0x117a0>
  418b44:	ldur	x0, [x29, #-64]
  418b48:	ldur	x1, [x29, #-72]
  418b4c:	bl	406ef0 <set_put@plt>
  418b50:	stur	w0, [x29, #-80]
  418b54:	ldur	w8, [x29, #-80]
  418b58:	cmp	w8, #0x0
  418b5c:	cset	w8, ge  // ge = tcont
  418b60:	tbnz	w8, #0, 418b94 <safe_atollu@plt+0x11464>
  418b64:	ldur	x0, [x29, #-72]
  418b68:	bl	406a20 <sd_bus_message_unref@plt>
  418b6c:	mov	w8, wzr
  418b70:	mov	w0, w8
  418b74:	ldr	x1, [sp, #32]
  418b78:	mov	w2, #0x2bb                 	// #699
  418b7c:	ldr	x3, [sp, #24]
  418b80:	bl	4066b0 <log_oom_internal@plt>
  418b84:	stur	w0, [x29, #-4]
  418b88:	mov	w8, #0x1                   	// #1
  418b8c:	stur	w8, [x29, #-84]
  418b90:	b	418ed0 <safe_atollu@plt+0x117a0>
  418b94:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  418b98:	add	x8, x8, #0x380
  418b9c:	ldrb	w9, [x8]
  418ba0:	tbnz	w9, #0, 418ba8 <safe_atollu@plt+0x11478>
  418ba4:	b	418e70 <safe_atollu@plt+0x11740>
  418ba8:	sub	x0, x29, #0x60
  418bac:	mov	x8, xzr
  418bb0:	stur	x8, [x29, #-96]
  418bb4:	bl	406f00 <sd_get_machine_names@plt>
  418bb8:	stur	w0, [x29, #-80]
  418bbc:	ldur	w9, [x29, #-80]
  418bc0:	cmp	w9, #0x0
  418bc4:	cset	w9, ge  // ge = tcont
  418bc8:	tbnz	w9, #0, 418c58 <safe_atollu@plt+0x11528>
  418bcc:	mov	w8, #0x3                   	// #3
  418bd0:	stur	w8, [x29, #-108]
  418bd4:	ldur	w8, [x29, #-80]
  418bd8:	stur	w8, [x29, #-112]
  418bdc:	stur	wzr, [x29, #-116]
  418be0:	ldur	w0, [x29, #-116]
  418be4:	bl	4064d0 <log_get_max_level_realm@plt>
  418be8:	ldur	w8, [x29, #-108]
  418bec:	and	w8, w8, #0x7
  418bf0:	cmp	w0, w8
  418bf4:	b.lt	418c28 <safe_atollu@plt+0x114f8>  // b.tstop
  418bf8:	ldur	w8, [x29, #-116]
  418bfc:	ldur	w9, [x29, #-108]
  418c00:	orr	w0, w9, w8, lsl #10
  418c04:	ldur	w1, [x29, #-112]
  418c08:	ldr	x2, [sp, #32]
  418c0c:	mov	w3, #0x2c4                 	// #708
  418c10:	ldr	x4, [sp, #24]
  418c14:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  418c18:	add	x5, x5, #0x7ce
  418c1c:	bl	4064e0 <log_internal_realm@plt>
  418c20:	str	w0, [sp, #12]
  418c24:	b	418c3c <safe_atollu@plt+0x1150c>
  418c28:	ldur	w0, [x29, #-112]
  418c2c:	bl	4064f0 <abs@plt>
  418c30:	mov	w8, wzr
  418c34:	subs	w8, w8, w0, uxtb
  418c38:	str	w8, [sp, #12]
  418c3c:	ldr	w8, [sp, #12]
  418c40:	str	w8, [sp, #120]
  418c44:	ldr	w8, [sp, #120]
  418c48:	stur	w8, [x29, #-4]
  418c4c:	mov	w8, #0x1                   	// #1
  418c50:	stur	w8, [x29, #-84]
  418c54:	b	418e4c <safe_atollu@plt+0x1171c>
  418c58:	ldur	x8, [x29, #-96]
  418c5c:	stur	x8, [x29, #-104]
  418c60:	ldur	x8, [x29, #-104]
  418c64:	mov	w9, #0x0                   	// #0
  418c68:	str	w9, [sp, #8]
  418c6c:	cbz	x8, 418c84 <safe_atollu@plt+0x11554>
  418c70:	ldur	x8, [x29, #-104]
  418c74:	ldr	x8, [x8]
  418c78:	cmp	x8, #0x0
  418c7c:	cset	w9, ne  // ne = any
  418c80:	str	w9, [sp, #8]
  418c84:	ldr	w8, [sp, #8]
  418c88:	tbnz	w8, #0, 418c90 <safe_atollu@plt+0x11560>
  418c8c:	b	418e24 <safe_atollu@plt+0x116f4>
  418c90:	add	x0, sp, #0x70
  418c94:	mov	x8, xzr
  418c98:	str	x8, [sp, #112]
  418c9c:	ldur	x8, [x29, #-104]
  418ca0:	ldr	x1, [x8]
  418ca4:	bl	406f10 <sd_bus_open_system_machine@plt>
  418ca8:	stur	w0, [x29, #-80]
  418cac:	ldur	w9, [x29, #-80]
  418cb0:	cmp	w9, #0x0
  418cb4:	cset	w9, ge  // ge = tcont
  418cb8:	tbnz	w9, #0, 418d48 <safe_atollu@plt+0x11618>
  418cbc:	mov	w8, #0x4                   	// #4
  418cc0:	str	w8, [sp, #104]
  418cc4:	ldur	w8, [x29, #-80]
  418cc8:	str	w8, [sp, #100]
  418ccc:	str	wzr, [sp, #96]
  418cd0:	ldr	w0, [sp, #96]
  418cd4:	bl	4064d0 <log_get_max_level_realm@plt>
  418cd8:	ldr	w8, [sp, #104]
  418cdc:	and	w8, w8, #0x7
  418ce0:	cmp	w0, w8
  418ce4:	b.lt	418d20 <safe_atollu@plt+0x115f0>  // b.tstop
  418ce8:	ldr	w8, [sp, #96]
  418cec:	ldr	w9, [sp, #104]
  418cf0:	orr	w0, w9, w8, lsl #10
  418cf4:	ldr	w1, [sp, #100]
  418cf8:	ldur	x10, [x29, #-104]
  418cfc:	ldr	x6, [x10]
  418d00:	ldr	x2, [sp, #32]
  418d04:	mov	w3, #0x2cc                 	// #716
  418d08:	ldr	x4, [sp, #24]
  418d0c:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  418d10:	add	x5, x5, #0x7ee
  418d14:	bl	4064e0 <log_internal_realm@plt>
  418d18:	str	w0, [sp, #4]
  418d1c:	b	418d34 <safe_atollu@plt+0x11604>
  418d20:	ldr	w0, [sp, #100]
  418d24:	bl	4064f0 <abs@plt>
  418d28:	mov	w8, wzr
  418d2c:	subs	w8, w8, w0, uxtb
  418d30:	str	w8, [sp, #4]
  418d34:	ldr	w8, [sp, #4]
  418d38:	str	w8, [sp, #92]
  418d3c:	mov	w8, #0xc                   	// #12
  418d40:	stur	w8, [x29, #-84]
  418d44:	b	418dec <safe_atollu@plt+0x116bc>
  418d48:	ldr	x0, [sp, #112]
  418d4c:	ldur	x8, [x29, #-104]
  418d50:	ldr	x1, [x8]
  418d54:	ldur	x2, [x29, #-24]
  418d58:	ldur	w4, [x29, #-76]
  418d5c:	sub	x3, x29, #0x38
  418d60:	sub	x5, x29, #0x48
  418d64:	bl	419e50 <safe_atollu@plt+0x12720>
  418d68:	str	w0, [sp, #108]
  418d6c:	ldr	w9, [sp, #108]
  418d70:	cmp	w9, #0x0
  418d74:	cset	w9, ge  // ge = tcont
  418d78:	tbnz	w9, #0, 418d90 <safe_atollu@plt+0x11660>
  418d7c:	ldr	w8, [sp, #108]
  418d80:	stur	w8, [x29, #-4]
  418d84:	mov	w8, #0x1                   	// #1
  418d88:	stur	w8, [x29, #-84]
  418d8c:	b	418dec <safe_atollu@plt+0x116bc>
  418d90:	ldr	w8, [sp, #108]
  418d94:	stur	w8, [x29, #-76]
  418d98:	ldur	x0, [x29, #-64]
  418d9c:	ldur	x1, [x29, #-72]
  418da0:	bl	406ef0 <set_put@plt>
  418da4:	stur	w0, [x29, #-80]
  418da8:	ldur	w8, [x29, #-80]
  418dac:	cmp	w8, #0x0
  418db0:	cset	w8, ge  // ge = tcont
  418db4:	tbnz	w8, #0, 418de8 <safe_atollu@plt+0x116b8>
  418db8:	ldur	x0, [x29, #-72]
  418dbc:	bl	406a20 <sd_bus_message_unref@plt>
  418dc0:	mov	w8, wzr
  418dc4:	mov	w0, w8
  418dc8:	ldr	x1, [sp, #32]
  418dcc:	mov	w2, #0x2d9                 	// #729
  418dd0:	ldr	x3, [sp, #24]
  418dd4:	bl	4066b0 <log_oom_internal@plt>
  418dd8:	stur	w0, [x29, #-4]
  418ddc:	mov	w8, #0x1                   	// #1
  418de0:	stur	w8, [x29, #-84]
  418de4:	b	418dec <safe_atollu@plt+0x116bc>
  418de8:	stur	wzr, [x29, #-84]
  418dec:	add	x0, sp, #0x70
  418df0:	bl	41a894 <safe_atollu@plt+0x13164>
  418df4:	ldur	w8, [x29, #-84]
  418df8:	str	w8, [sp]
  418dfc:	cbz	w8, 418e14 <safe_atollu@plt+0x116e4>
  418e00:	b	418e04 <safe_atollu@plt+0x116d4>
  418e04:	ldr	w8, [sp]
  418e08:	cmp	w8, #0xc
  418e0c:	b.eq	418e14 <safe_atollu@plt+0x116e4>  // b.none
  418e10:	b	418e4c <safe_atollu@plt+0x1171c>
  418e14:	ldur	x8, [x29, #-104]
  418e18:	add	x8, x8, #0x8
  418e1c:	stur	x8, [x29, #-104]
  418e20:	b	418c60 <safe_atollu@plt+0x11530>
  418e24:	ldur	x8, [x29, #-96]
  418e28:	str	x8, [sp, #80]
  418e2c:	mov	x8, xzr
  418e30:	stur	x8, [x29, #-96]
  418e34:	ldr	x8, [sp, #80]
  418e38:	str	x8, [sp, #72]
  418e3c:	ldr	x8, [sp, #72]
  418e40:	ldur	x9, [x29, #-48]
  418e44:	str	x8, [x9]
  418e48:	stur	wzr, [x29, #-84]
  418e4c:	sub	x0, x29, #0x60
  418e50:	bl	407dd8 <safe_atollu@plt+0x6a8>
  418e54:	ldur	w8, [x29, #-84]
  418e58:	cmp	w8, #0x0
  418e5c:	cset	w8, eq  // eq = none
  418e60:	eor	w8, w8, #0x1
  418e64:	tbnz	w8, #0, 418ed0 <safe_atollu@plt+0x117a0>
  418e68:	b	418e6c <safe_atollu@plt+0x1173c>
  418e6c:	b	418e7c <safe_atollu@plt+0x1174c>
  418e70:	ldur	x8, [x29, #-48]
  418e74:	mov	x9, xzr
  418e78:	str	x9, [x8]
  418e7c:	ldur	x8, [x29, #-56]
  418e80:	str	x8, [sp, #64]
  418e84:	mov	x8, xzr
  418e88:	stur	x8, [x29, #-56]
  418e8c:	ldr	x9, [sp, #64]
  418e90:	str	x9, [sp, #56]
  418e94:	ldr	x9, [sp, #56]
  418e98:	ldur	x10, [x29, #-32]
  418e9c:	str	x9, [x10]
  418ea0:	ldur	x9, [x29, #-64]
  418ea4:	str	x9, [sp, #48]
  418ea8:	stur	x8, [x29, #-64]
  418eac:	ldr	x8, [sp, #48]
  418eb0:	str	x8, [sp, #40]
  418eb4:	ldr	x8, [sp, #40]
  418eb8:	ldur	x9, [x29, #-40]
  418ebc:	str	x8, [x9]
  418ec0:	ldur	w11, [x29, #-76]
  418ec4:	stur	w11, [x29, #-4]
  418ec8:	mov	w11, #0x1                   	// #1
  418ecc:	stur	w11, [x29, #-84]
  418ed0:	sub	x0, x29, #0x40
  418ed4:	bl	4188ec <safe_atollu@plt+0x111bc>
  418ed8:	sub	x0, x29, #0x38
  418edc:	bl	407e0c <safe_atollu@plt+0x6dc>
  418ee0:	ldur	w0, [x29, #-4]
  418ee4:	ldp	x29, x30, [sp, #240]
  418ee8:	add	sp, sp, #0x100
  418eec:	ret
  418ef0:	sub	sp, sp, #0x40
  418ef4:	stp	x29, x30, [sp, #48]
  418ef8:	add	x29, sp, #0x30
  418efc:	stur	x0, [x29, #-16]
  418f00:	str	x1, [sp, #24]
  418f04:	ldur	x8, [x29, #-16]
  418f08:	ldr	x8, [x8]
  418f0c:	cbnz	x8, 418f28 <safe_atollu@plt+0x117f8>
  418f10:	ldr	x8, [sp, #24]
  418f14:	ldr	x8, [x8]
  418f18:	cbz	x8, 418f28 <safe_atollu@plt+0x117f8>
  418f1c:	mov	w8, #0xffffffff            	// #-1
  418f20:	stur	w8, [x29, #-4]
  418f24:	b	41900c <safe_atollu@plt+0x118dc>
  418f28:	ldur	x8, [x29, #-16]
  418f2c:	ldr	x8, [x8]
  418f30:	cbz	x8, 418f4c <safe_atollu@plt+0x1181c>
  418f34:	ldr	x8, [sp, #24]
  418f38:	ldr	x8, [x8]
  418f3c:	cbnz	x8, 418f4c <safe_atollu@plt+0x1181c>
  418f40:	mov	w8, #0x1                   	// #1
  418f44:	stur	w8, [x29, #-4]
  418f48:	b	41900c <safe_atollu@plt+0x118dc>
  418f4c:	ldur	x8, [x29, #-16]
  418f50:	ldr	x8, [x8]
  418f54:	cbz	x8, 418f90 <safe_atollu@plt+0x11860>
  418f58:	ldr	x8, [sp, #24]
  418f5c:	ldr	x8, [x8]
  418f60:	cbz	x8, 418f90 <safe_atollu@plt+0x11860>
  418f64:	ldur	x8, [x29, #-16]
  418f68:	ldr	x0, [x8]
  418f6c:	ldr	x8, [sp, #24]
  418f70:	ldr	x1, [x8]
  418f74:	bl	406f20 <strcasecmp@plt>
  418f78:	str	w0, [sp, #4]
  418f7c:	ldr	w9, [sp, #4]
  418f80:	cbz	w9, 418f90 <safe_atollu@plt+0x11860>
  418f84:	ldr	w8, [sp, #4]
  418f88:	stur	w8, [x29, #-4]
  418f8c:	b	41900c <safe_atollu@plt+0x118dc>
  418f90:	ldur	x8, [x29, #-16]
  418f94:	ldr	x0, [x8, #8]
  418f98:	mov	w9, #0x2e                  	// #46
  418f9c:	mov	w1, w9
  418fa0:	str	w9, [sp]
  418fa4:	bl	406f30 <strrchr@plt>
  418fa8:	str	x0, [sp, #16]
  418fac:	ldr	x8, [sp, #24]
  418fb0:	ldr	x0, [x8, #8]
  418fb4:	ldr	w1, [sp]
  418fb8:	bl	406f30 <strrchr@plt>
  418fbc:	str	x0, [sp, #8]
  418fc0:	ldr	x8, [sp, #16]
  418fc4:	cbz	x8, 418ff4 <safe_atollu@plt+0x118c4>
  418fc8:	ldr	x8, [sp, #8]
  418fcc:	cbz	x8, 418ff4 <safe_atollu@plt+0x118c4>
  418fd0:	ldr	x0, [sp, #16]
  418fd4:	ldr	x1, [sp, #8]
  418fd8:	bl	406f20 <strcasecmp@plt>
  418fdc:	str	w0, [sp, #4]
  418fe0:	ldr	w8, [sp, #4]
  418fe4:	cbz	w8, 418ff4 <safe_atollu@plt+0x118c4>
  418fe8:	ldr	w8, [sp, #4]
  418fec:	stur	w8, [x29, #-4]
  418ff0:	b	41900c <safe_atollu@plt+0x118dc>
  418ff4:	ldur	x8, [x29, #-16]
  418ff8:	ldr	x0, [x8, #8]
  418ffc:	ldr	x8, [sp, #24]
  419000:	ldr	x1, [x8, #8]
  419004:	bl	406f20 <strcasecmp@plt>
  419008:	stur	w0, [x29, #-4]
  41900c:	ldur	w0, [x29, #-4]
  419010:	ldp	x29, x30, [sp, #48]
  419014:	add	sp, sp, #0x40
  419018:	ret
  41901c:	sub	sp, sp, #0x40
  419020:	stp	x29, x30, [sp, #48]
  419024:	add	x29, sp, #0x30
  419028:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41902c:	add	x8, x8, #0xaa1
  419030:	add	x8, x8, #0x3
  419034:	stur	x0, [x29, #-8]
  419038:	stur	x1, [x29, #-16]
  41903c:	str	x2, [sp, #24]
  419040:	str	x3, [sp, #16]
  419044:	ldur	x9, [x29, #-16]
  419048:	cmp	x9, #0x1
  41904c:	str	x8, [sp, #8]
  419050:	b.hi	419058 <safe_atollu@plt+0x11928>  // b.pmore
  419054:	b	4190bc <safe_atollu@plt+0x1198c>
  419058:	ldur	x8, [x29, #-8]
  41905c:	cmp	x8, #0x0
  419060:	cset	w9, ne  // ne = any
  419064:	mov	w10, #0x1                   	// #1
  419068:	eor	w9, w9, #0x1
  41906c:	eor	w9, w9, w10
  419070:	eor	w9, w9, w10
  419074:	and	w9, w9, #0x1
  419078:	mov	w0, w9
  41907c:	sxtw	x8, w0
  419080:	cbz	x8, 4190a8 <safe_atollu@plt+0x11978>
  419084:	mov	w8, wzr
  419088:	mov	w0, w8
  41908c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  419090:	add	x1, x1, #0xa9c
  419094:	ldr	x2, [sp, #8]
  419098:	mov	w3, #0x2e                  	// #46
  41909c:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  4190a0:	add	x4, x4, #0xaba
  4190a4:	bl	406540 <log_assert_failed_realm@plt>
  4190a8:	ldur	x0, [x29, #-8]
  4190ac:	ldur	x1, [x29, #-16]
  4190b0:	ldr	x2, [sp, #24]
  4190b4:	ldr	x3, [sp, #16]
  4190b8:	bl	406f40 <qsort@plt>
  4190bc:	ldp	x29, x30, [sp, #48]
  4190c0:	add	sp, sp, #0x40
  4190c4:	ret
  4190c8:	stp	x29, x30, [sp, #-32]!
  4190cc:	str	x28, [sp, #16]
  4190d0:	mov	x29, sp
  4190d4:	sub	sp, sp, #0x3b0
  4190d8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4190dc:	add	x8, x8, #0x348
  4190e0:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4190e4:	add	x9, x9, #0x342
  4190e8:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  4190ec:	add	x10, x10, #0xe40
  4190f0:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  4190f4:	add	x11, x11, #0xe41
  4190f8:	add	x11, x11, #0x3
  4190fc:	stur	x0, [x29, #-16]
  419100:	stur	w1, [x29, #-20]
  419104:	stur	wzr, [x29, #-24]
  419108:	stur	wzr, [x29, #-68]
  41910c:	stur	wzr, [x29, #-72]
  419110:	ldrb	w12, [x8]
  419114:	mov	w13, #0x1                   	// #1
  419118:	str	x8, [sp, #456]
  41911c:	str	x9, [sp, #448]
  419120:	str	x10, [sp, #440]
  419124:	str	x11, [sp, #432]
  419128:	str	w13, [sp, #428]
  41912c:	tbnz	w12, #0, 41914c <safe_atollu@plt+0x11a1c>
  419130:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419134:	add	x8, x8, #0x344
  419138:	ldr	w9, [x8]
  41913c:	mvn	w9, w9
  419140:	tst	w9, #0x1
  419144:	cset	w9, eq  // eq = none
  419148:	str	w9, [sp, #428]
  41914c:	ldr	w8, [sp, #428]
  419150:	and	w8, w8, #0x1
  419154:	sturb	w8, [x29, #-73]
  419158:	mov	w8, #0x4                   	// #4
  41915c:	stur	w8, [x29, #-32]
  419160:	stur	w8, [x29, #-36]
  419164:	mov	w8, #0x6                   	// #6
  419168:	stur	w8, [x29, #-40]
  41916c:	mov	w8, #0x3                   	// #3
  419170:	stur	w8, [x29, #-44]
  419174:	stur	w8, [x29, #-48]
  419178:	mov	w8, #0xb                   	// #11
  41917c:	stur	w8, [x29, #-56]
  419180:	ldur	x9, [x29, #-16]
  419184:	stur	x9, [x29, #-64]
  419188:	ldur	x8, [x29, #-64]
  41918c:	ldur	x9, [x29, #-16]
  419190:	ldur	w10, [x29, #-20]
  419194:	mov	w11, w10
  419198:	mov	x12, #0x58                  	// #88
  41919c:	mul	x11, x12, x11
  4191a0:	add	x9, x9, x11
  4191a4:	cmp	x8, x9
  4191a8:	b.cs	419464 <safe_atollu@plt+0x11d34>  // b.hs, b.nlast
  4191ac:	ldur	w8, [x29, #-32]
  4191b0:	stur	w8, [x29, #-80]
  4191b4:	ldur	x9, [x29, #-64]
  4191b8:	ldr	x0, [x9, #8]
  4191bc:	bl	4066c0 <strlen@plt>
  4191c0:	ldur	x9, [x29, #-64]
  4191c4:	ldr	x9, [x9]
  4191c8:	str	x0, [sp, #416]
  4191cc:	cbz	x9, 4191e8 <safe_atollu@plt+0x11ab8>
  4191d0:	ldur	x8, [x29, #-64]
  4191d4:	ldr	x0, [x8]
  4191d8:	bl	4066c0 <strlen@plt>
  4191dc:	add	x8, x0, #0x1
  4191e0:	str	x8, [sp, #408]
  4191e4:	b	4191f0 <safe_atollu@plt+0x11ac0>
  4191e8:	mov	x8, xzr
  4191ec:	str	x8, [sp, #408]
  4191f0:	ldr	x8, [sp, #408]
  4191f4:	ldr	x9, [sp, #416]
  4191f8:	add	x8, x9, x8
  4191fc:	stur	x8, [x29, #-88]
  419200:	ldur	w10, [x29, #-80]
  419204:	mov	w8, w10
  419208:	ldur	x11, [x29, #-88]
  41920c:	cmp	x8, x11
  419210:	b.ls	419224 <safe_atollu@plt+0x11af4>  // b.plast
  419214:	ldur	w8, [x29, #-80]
  419218:	mov	w0, w8
  41921c:	str	x0, [sp, #400]
  419220:	b	41922c <safe_atollu@plt+0x11afc>
  419224:	ldur	x8, [x29, #-88]
  419228:	str	x8, [sp, #400]
  41922c:	ldr	x8, [sp, #400]
  419230:	stur	x8, [x29, #-96]
  419234:	ldur	x8, [x29, #-96]
  419238:	stur	w8, [x29, #-32]
  41923c:	ldur	w8, [x29, #-36]
  419240:	stur	w8, [x29, #-100]
  419244:	ldur	x9, [x29, #-64]
  419248:	ldr	x0, [x9, #24]
  41924c:	bl	4066c0 <strlen@plt>
  419250:	stur	x0, [x29, #-112]
  419254:	ldur	w8, [x29, #-100]
  419258:	mov	w9, w8
  41925c:	ldur	x10, [x29, #-112]
  419260:	cmp	x9, x10
  419264:	b.ls	419278 <safe_atollu@plt+0x11b48>  // b.plast
  419268:	ldur	w8, [x29, #-100]
  41926c:	mov	w0, w8
  419270:	str	x0, [sp, #392]
  419274:	b	419280 <safe_atollu@plt+0x11b50>
  419278:	ldur	x8, [x29, #-112]
  41927c:	str	x8, [sp, #392]
  419280:	ldr	x8, [sp, #392]
  419284:	stur	x8, [x29, #-120]
  419288:	ldur	x8, [x29, #-120]
  41928c:	stur	w8, [x29, #-36]
  419290:	ldur	w8, [x29, #-40]
  419294:	stur	w8, [x29, #-124]
  419298:	ldur	x9, [x29, #-64]
  41929c:	ldr	x0, [x9, #32]
  4192a0:	bl	4066c0 <strlen@plt>
  4192a4:	stur	x0, [x29, #-136]
  4192a8:	ldur	w8, [x29, #-124]
  4192ac:	mov	w9, w8
  4192b0:	ldur	x10, [x29, #-136]
  4192b4:	cmp	x9, x10
  4192b8:	b.ls	4192cc <safe_atollu@plt+0x11b9c>  // b.plast
  4192bc:	ldur	w8, [x29, #-124]
  4192c0:	mov	w0, w8
  4192c4:	str	x0, [sp, #384]
  4192c8:	b	4192d4 <safe_atollu@plt+0x11ba4>
  4192cc:	ldur	x8, [x29, #-136]
  4192d0:	str	x8, [sp, #384]
  4192d4:	ldr	x8, [sp, #384]
  4192d8:	stur	x8, [x29, #-144]
  4192dc:	ldur	x8, [x29, #-144]
  4192e0:	stur	w8, [x29, #-40]
  4192e4:	ldur	w8, [x29, #-44]
  4192e8:	stur	w8, [x29, #-148]
  4192ec:	ldur	x9, [x29, #-64]
  4192f0:	ldr	x0, [x9, #40]
  4192f4:	bl	4066c0 <strlen@plt>
  4192f8:	stur	x0, [x29, #-160]
  4192fc:	ldur	w8, [x29, #-148]
  419300:	mov	w9, w8
  419304:	ldur	x10, [x29, #-160]
  419308:	cmp	x9, x10
  41930c:	b.ls	419320 <safe_atollu@plt+0x11bf0>  // b.plast
  419310:	ldur	w8, [x29, #-148]
  419314:	mov	w0, w8
  419318:	str	x0, [sp, #376]
  41931c:	b	419328 <safe_atollu@plt+0x11bf8>
  419320:	ldur	x8, [x29, #-160]
  419324:	str	x8, [sp, #376]
  419328:	ldr	x8, [sp, #376]
  41932c:	stur	x8, [x29, #-168]
  419330:	ldur	x8, [x29, #-168]
  419334:	stur	w8, [x29, #-44]
  419338:	ldur	w8, [x29, #-56]
  41933c:	stur	w8, [x29, #-172]
  419340:	ldur	x9, [x29, #-64]
  419344:	ldr	x0, [x9, #16]
  419348:	bl	4066c0 <strlen@plt>
  41934c:	stur	x0, [x29, #-184]
  419350:	ldur	w8, [x29, #-172]
  419354:	mov	w9, w8
  419358:	ldur	x10, [x29, #-184]
  41935c:	cmp	x9, x10
  419360:	b.ls	419374 <safe_atollu@plt+0x11c44>  // b.plast
  419364:	ldur	w8, [x29, #-172]
  419368:	mov	w0, w8
  41936c:	str	x0, [sp, #368]
  419370:	b	41937c <safe_atollu@plt+0x11c4c>
  419374:	ldur	x8, [x29, #-184]
  419378:	str	x8, [sp, #368]
  41937c:	ldr	x8, [sp, #368]
  419380:	stur	x8, [x29, #-192]
  419384:	ldur	x8, [x29, #-192]
  419388:	stur	w8, [x29, #-56]
  41938c:	ldur	x9, [x29, #-64]
  419390:	ldr	w8, [x9, #64]
  419394:	cbz	w8, 4193f8 <safe_atollu@plt+0x11cc8>
  419398:	ldur	w8, [x29, #-48]
  41939c:	stur	w8, [x29, #-196]
  4193a0:	ldur	x9, [x29, #-64]
  4193a4:	ldr	x0, [x9, #72]
  4193a8:	bl	4066c0 <strlen@plt>
  4193ac:	stur	x0, [x29, #-208]
  4193b0:	ldur	w8, [x29, #-196]
  4193b4:	mov	w9, w8
  4193b8:	ldur	x10, [x29, #-208]
  4193bc:	cmp	x9, x10
  4193c0:	b.ls	4193d4 <safe_atollu@plt+0x11ca4>  // b.plast
  4193c4:	ldur	w8, [x29, #-196]
  4193c8:	mov	w0, w8
  4193cc:	str	x0, [sp, #360]
  4193d0:	b	4193dc <safe_atollu@plt+0x11cac>
  4193d4:	ldur	x8, [x29, #-208]
  4193d8:	str	x8, [sp, #360]
  4193dc:	ldr	x8, [sp, #360]
  4193e0:	stur	x8, [x29, #-216]
  4193e4:	ldur	x8, [x29, #-216]
  4193e8:	stur	w8, [x29, #-48]
  4193ec:	ldur	w8, [x29, #-72]
  4193f0:	add	w8, w8, #0x1
  4193f4:	stur	w8, [x29, #-72]
  4193f8:	ldr	x8, [sp, #448]
  4193fc:	ldrb	w9, [x8]
  419400:	tbnz	w9, #0, 419454 <safe_atollu@plt+0x11d24>
  419404:	ldur	x8, [x29, #-64]
  419408:	ldr	x0, [x8, #32]
  41940c:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  419410:	add	x1, x1, #0x7d9
  419414:	bl	4066f0 <strcmp@plt>
  419418:	cbz	w0, 41944c <safe_atollu@plt+0x11d1c>
  41941c:	sub	x8, x29, #0x100
  419420:	mov	x0, x8
  419424:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419428:	add	x1, x1, #0x18
  41942c:	mov	x2, #0x28                  	// #40
  419430:	str	x8, [sp, #352]
  419434:	bl	406a90 <memcpy@plt>
  419438:	ldur	x8, [x29, #-64]
  41943c:	ldr	x1, [x8, #24]
  419440:	ldr	x0, [sp, #352]
  419444:	bl	406ab0 <strv_find@plt>
  419448:	cbz	x0, 419454 <safe_atollu@plt+0x11d24>
  41944c:	mov	w8, #0x2                   	// #2
  419450:	stur	w8, [x29, #-24]
  419454:	ldur	x8, [x29, #-64]
  419458:	add	x8, x8, #0x58
  41945c:	stur	x8, [x29, #-64]
  419460:	b	419188 <safe_atollu@plt+0x11a58>
  419464:	ldr	x8, [sp, #456]
  419468:	ldrb	w9, [x8]
  41946c:	tbnz	w9, #0, 419670 <safe_atollu@plt+0x11f40>
  419470:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419474:	add	x8, x8, #0x310
  419478:	ldrb	w9, [x8]
  41947c:	tbnz	w9, #0, 419484 <safe_atollu@plt+0x11d54>
  419480:	b	419670 <safe_atollu@plt+0x11f40>
  419484:	ldur	w8, [x29, #-32]
  419488:	str	w8, [sp, #680]
  41948c:	mov	w8, #0x19                  	// #25
  419490:	str	w8, [sp, #676]
  419494:	ldr	w8, [sp, #680]
  419498:	cmp	w8, #0x19
  41949c:	b.cs	4194ac <safe_atollu@plt+0x11d7c>  // b.hs, b.nlast
  4194a0:	ldr	w8, [sp, #680]
  4194a4:	str	w8, [sp, #348]
  4194a8:	b	4194b4 <safe_atollu@plt+0x11d84>
  4194ac:	mov	w8, #0x19                  	// #25
  4194b0:	str	w8, [sp, #348]
  4194b4:	ldr	w8, [sp, #348]
  4194b8:	str	w8, [sp, #672]
  4194bc:	ldr	w8, [sp, #672]
  4194c0:	stur	w8, [x29, #-28]
  4194c4:	ldur	w8, [x29, #-24]
  4194c8:	add	w8, w8, #0x1
  4194cc:	ldur	w9, [x29, #-28]
  4194d0:	add	w8, w8, w9
  4194d4:	add	w8, w8, #0x1
  4194d8:	ldur	w9, [x29, #-36]
  4194dc:	add	w8, w8, w9
  4194e0:	add	w8, w8, #0x1
  4194e4:	ldur	w9, [x29, #-40]
  4194e8:	add	w8, w8, w9
  4194ec:	add	w8, w8, #0x1
  4194f0:	ldur	w9, [x29, #-44]
  4194f4:	add	w8, w8, w9
  4194f8:	add	w8, w8, #0x1
  4194fc:	str	w8, [sp, #684]
  419500:	ldur	w8, [x29, #-72]
  419504:	cbz	w8, 41951c <safe_atollu@plt+0x11dec>
  419508:	ldur	w8, [x29, #-48]
  41950c:	add	w8, w8, #0x1
  419510:	ldr	w9, [sp, #684]
  419514:	add	w8, w9, w8
  419518:	str	w8, [sp, #684]
  41951c:	ldr	w8, [sp, #684]
  419520:	str	w8, [sp, #344]
  419524:	bl	406f50 <columns@plt>
  419528:	ldr	w8, [sp, #344]
  41952c:	cmp	w8, w0
  419530:	b.cs	419668 <safe_atollu@plt+0x11f38>  // b.hs, b.nlast
  419534:	bl	406f50 <columns@plt>
  419538:	ldr	w8, [sp, #684]
  41953c:	subs	w8, w0, w8
  419540:	str	w8, [sp, #668]
  419544:	ldr	w8, [sp, #668]
  419548:	str	w8, [sp, #660]
  41954c:	mov	w8, #0x19                  	// #25
  419550:	str	w8, [sp, #656]
  419554:	ldr	w8, [sp, #660]
  419558:	cmp	w8, #0x19
  41955c:	b.cs	41956c <safe_atollu@plt+0x11e3c>  // b.hs, b.nlast
  419560:	ldr	w8, [sp, #660]
  419564:	str	w8, [sp, #340]
  419568:	b	419574 <safe_atollu@plt+0x11e44>
  41956c:	mov	w8, #0x19                  	// #25
  419570:	str	w8, [sp, #340]
  419574:	ldr	w8, [sp, #340]
  419578:	str	w8, [sp, #652]
  41957c:	ldr	w8, [sp, #652]
  419580:	str	w8, [sp, #664]
  419584:	ldr	w8, [sp, #664]
  419588:	stur	w8, [x29, #-52]
  41958c:	ldr	w8, [sp, #664]
  419590:	ldr	w9, [sp, #668]
  419594:	subs	w8, w9, w8
  419598:	str	w8, [sp, #668]
  41959c:	ldr	w8, [sp, #668]
  4195a0:	cmp	w8, #0x0
  4195a4:	cset	w8, ls  // ls = plast
  4195a8:	tbnz	w8, #0, 419664 <safe_atollu@plt+0x11f34>
  4195ac:	ldur	w8, [x29, #-32]
  4195b0:	ldur	w9, [x29, #-28]
  4195b4:	subs	w8, w8, w9
  4195b8:	str	w8, [sp, #648]
  4195bc:	ldr	w8, [sp, #668]
  4195c0:	str	w8, [sp, #644]
  4195c4:	ldr	w8, [sp, #648]
  4195c8:	ldr	w9, [sp, #644]
  4195cc:	cmp	w8, w9
  4195d0:	b.cs	4195e0 <safe_atollu@plt+0x11eb0>  // b.hs, b.nlast
  4195d4:	ldr	w8, [sp, #648]
  4195d8:	str	w8, [sp, #336]
  4195dc:	b	4195e8 <safe_atollu@plt+0x11eb8>
  4195e0:	ldr	w8, [sp, #644]
  4195e4:	str	w8, [sp, #336]
  4195e8:	ldr	w8, [sp, #336]
  4195ec:	str	w8, [sp, #640]
  4195f0:	ldr	w8, [sp, #640]
  4195f4:	str	w8, [sp, #664]
  4195f8:	ldr	w8, [sp, #664]
  4195fc:	ldur	w9, [x29, #-28]
  419600:	add	w8, w9, w8
  419604:	stur	w8, [x29, #-28]
  419608:	ldr	w8, [sp, #668]
  41960c:	ldr	w9, [sp, #664]
  419610:	subs	w8, w8, w9
  419614:	str	w8, [sp, #636]
  419618:	ldur	w8, [x29, #-56]
  41961c:	ldur	w9, [x29, #-52]
  419620:	subs	w8, w8, w9
  419624:	str	w8, [sp, #632]
  419628:	ldr	w8, [sp, #636]
  41962c:	ldr	w9, [sp, #632]
  419630:	cmp	w8, w9
  419634:	b.cs	419644 <safe_atollu@plt+0x11f14>  // b.hs, b.nlast
  419638:	ldr	w8, [sp, #636]
  41963c:	str	w8, [sp, #332]
  419640:	b	41964c <safe_atollu@plt+0x11f1c>
  419644:	ldr	w8, [sp, #632]
  419648:	str	w8, [sp, #332]
  41964c:	ldr	w8, [sp, #332]
  419650:	str	w8, [sp, #628]
  419654:	ldr	w8, [sp, #628]
  419658:	ldur	w9, [x29, #-52]
  41965c:	add	w8, w9, w8
  419660:	stur	w8, [x29, #-52]
  419664:	b	41966c <safe_atollu@plt+0x11f3c>
  419668:	stur	wzr, [x29, #-52]
  41966c:	b	419680 <safe_atollu@plt+0x11f50>
  419670:	ldur	w8, [x29, #-32]
  419674:	stur	w8, [x29, #-28]
  419678:	ldur	w8, [x29, #-56]
  41967c:	stur	w8, [x29, #-52]
  419680:	ldur	x8, [x29, #-16]
  419684:	stur	x8, [x29, #-64]
  419688:	ldur	x8, [x29, #-64]
  41968c:	ldur	x9, [x29, #-16]
  419690:	ldur	w10, [x29, #-20]
  419694:	mov	w11, w10
  419698:	mov	x12, #0x58                  	// #88
  41969c:	mul	x11, x12, x11
  4196a0:	add	x9, x9, x11
  4196a4:	cmp	x8, x9
  4196a8:	b.cs	419cec <safe_atollu@plt+0x125bc>  // b.hs, b.nlast
  4196ac:	mov	x8, xzr
  4196b0:	str	x8, [sp, #616]
  4196b4:	str	x8, [sp, #608]
  4196b8:	ldr	x8, [sp, #440]
  4196bc:	str	x8, [sp, #600]
  4196c0:	str	x8, [sp, #592]
  4196c4:	str	x8, [sp, #584]
  4196c8:	str	x8, [sp, #576]
  4196cc:	str	x8, [sp, #568]
  4196d0:	str	x8, [sp, #560]
  4196d4:	str	x8, [sp, #552]
  4196d8:	str	x8, [sp, #544]
  4196dc:	mov	w9, #0x0                   	// #0
  4196e0:	strb	w9, [sp, #535]
  4196e4:	strb	w9, [sp, #534]
  4196e8:	ldur	w9, [x29, #-68]
  4196ec:	cbnz	w9, 4197fc <safe_atollu@plt+0x120cc>
  4196f0:	ldr	x8, [sp, #448]
  4196f4:	ldrb	w9, [x8]
  4196f8:	tbnz	w9, #0, 4197fc <safe_atollu@plt+0x120cc>
  4196fc:	ldur	w8, [x29, #-24]
  419700:	cmp	w8, #0x0
  419704:	cset	w8, ls  // ls = plast
  419708:	tbnz	w8, #0, 419724 <safe_atollu@plt+0x11ff4>
  41970c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419710:	add	x8, x8, #0x3c8
  419714:	ldr	x1, [x8]
  419718:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  41971c:	add	x0, x0, #0xb14
  419720:	bl	406f60 <fputs@plt>
  419724:	bl	40c6d4 <safe_atollu@plt+0x4fa4>
  419728:	ldur	w2, [x29, #-28]
  41972c:	ldur	w4, [x29, #-36]
  419730:	ldur	w6, [x29, #-40]
  419734:	ldur	w8, [x29, #-44]
  419738:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  41973c:	add	x9, x9, #0xb17
  419740:	str	x0, [sp, #320]
  419744:	mov	x0, x9
  419748:	ldr	x1, [sp, #320]
  41974c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  419750:	add	x3, x3, #0xb2e
  419754:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  419758:	add	x5, x5, #0xb33
  41975c:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  419760:	add	x7, x7, #0xb38
  419764:	mov	x9, sp
  419768:	str	w8, [x9]
  41976c:	mov	x9, sp
  419770:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  419774:	add	x10, x10, #0xb3f
  419778:	str	x10, [x9, #8]
  41977c:	bl	406650 <printf@plt>
  419780:	ldur	w8, [x29, #-72]
  419784:	cbz	w8, 4197a0 <safe_atollu@plt+0x12070>
  419788:	ldur	w1, [x29, #-48]
  41978c:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419790:	add	x0, x0, #0xb43
  419794:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  419798:	add	x2, x2, #0xb49
  41979c:	bl	406650 <printf@plt>
  4197a0:	ldur	w1, [x29, #-52]
  4197a4:	ldurb	w8, [x29, #-73]
  4197a8:	str	w1, [sp, #316]
  4197ac:	tbnz	w8, #0, 4197b4 <safe_atollu@plt+0x12084>
  4197b0:	b	4197c0 <safe_atollu@plt+0x12090>
  4197b4:	mov	w8, #0xffffffff            	// #-1
  4197b8:	str	w8, [sp, #312]
  4197bc:	b	4197c8 <safe_atollu@plt+0x12098>
  4197c0:	ldur	w8, [x29, #-52]
  4197c4:	str	w8, [sp, #312]
  4197c8:	ldr	w8, [sp, #312]
  4197cc:	str	w8, [sp, #308]
  4197d0:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  4197d4:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  4197d8:	add	x9, x9, #0xb4d
  4197dc:	str	x0, [sp, #296]
  4197e0:	mov	x0, x9
  4197e4:	ldr	w1, [sp, #316]
  4197e8:	ldr	w2, [sp, #308]
  4197ec:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4197f0:	add	x3, x3, #0xb57
  4197f4:	ldr	x4, [sp, #296]
  4197f8:	bl	406650 <printf@plt>
  4197fc:	ldur	w8, [x29, #-68]
  419800:	add	w8, w8, #0x1
  419804:	stur	w8, [x29, #-68]
  419808:	ldur	x9, [x29, #-64]
  41980c:	mov	x10, #0x58                  	// #88
  419810:	add	x9, x9, #0x58
  419814:	ldur	x11, [x29, #-16]
  419818:	ldur	w8, [x29, #-20]
  41981c:	mov	w12, w8
  419820:	mul	x10, x10, x12
  419824:	add	x10, x11, x10
  419828:	cmp	x9, x10
  41982c:	b.cs	419880 <safe_atollu@plt+0x12150>  // b.hs, b.nlast
  419830:	ldur	x8, [x29, #-64]
  419834:	ldr	x0, [x8, #8]
  419838:	bl	41ab78 <safe_atollu@plt+0x13448>
  41983c:	ldur	x8, [x29, #-64]
  419840:	ldr	x8, [x8, #96]
  419844:	str	x0, [sp, #288]
  419848:	mov	x0, x8
  41984c:	bl	41ab78 <safe_atollu@plt+0x13448>
  419850:	ldr	x1, [sp, #288]
  419854:	str	x0, [sp, #280]
  419858:	mov	x0, x1
  41985c:	ldr	x1, [sp, #280]
  419860:	bl	4066f0 <strcmp@plt>
  419864:	cbz	w0, 419880 <safe_atollu@plt+0x12150>
  419868:	bl	40c6d4 <safe_atollu@plt+0x4fa4>
  41986c:	str	x0, [sp, #600]
  419870:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  419874:	str	x0, [sp, #592]
  419878:	mov	w8, #0x1                   	// #1
  41987c:	strb	w8, [sp, #534]
  419880:	add	x8, sp, #0x1e8
  419884:	mov	x0, x8
  419888:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41988c:	add	x1, x1, #0x40
  419890:	mov	x2, #0x28                  	// #40
  419894:	str	x8, [sp, #272]
  419898:	bl	406a90 <memcpy@plt>
  41989c:	ldur	x8, [x29, #-64]
  4198a0:	ldr	x1, [x8, #24]
  4198a4:	ldr	x0, [sp, #272]
  4198a8:	bl	406ab0 <strv_find@plt>
  4198ac:	cbz	x0, 41992c <safe_atollu@plt+0x121fc>
  4198b0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4198b4:	add	x8, x8, #0x371
  4198b8:	ldrb	w9, [x8]
  4198bc:	tbnz	w9, #0, 41992c <safe_atollu@plt+0x121fc>
  4198c0:	bl	41abcc <safe_atollu@plt+0x1349c>
  4198c4:	str	x0, [sp, #552]
  4198c8:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  4198cc:	str	x0, [sp, #544]
  4198d0:	mov	w8, #0x1                   	// #1
  4198d4:	strb	w8, [sp, #535]
  4198d8:	ldrb	w8, [sp, #534]
  4198dc:	tbnz	w8, #0, 4198e4 <safe_atollu@plt+0x121b4>
  4198e0:	b	4198f0 <safe_atollu@plt+0x121c0>
  4198e4:	bl	41ac10 <safe_atollu@plt+0x134e0>
  4198e8:	str	x0, [sp, #264]
  4198ec:	b	4198f8 <safe_atollu@plt+0x121c8>
  4198f0:	bl	41ac6c <safe_atollu@plt+0x1353c>
  4198f4:	str	x0, [sp, #264]
  4198f8:	ldr	x8, [sp, #264]
  4198fc:	str	x8, [sp, #584]
  419900:	ldrb	w9, [sp, #534]
  419904:	tbnz	w9, #0, 41990c <safe_atollu@plt+0x121dc>
  419908:	b	419918 <safe_atollu@plt+0x121e8>
  41990c:	ldr	x8, [sp, #600]
  419910:	str	x8, [sp, #256]
  419914:	b	419920 <safe_atollu@plt+0x121f0>
  419918:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41991c:	str	x0, [sp, #256]
  419920:	ldr	x8, [sp, #256]
  419924:	str	x8, [sp, #576]
  419928:	b	4199bc <safe_atollu@plt+0x1228c>
  41992c:	ldur	x8, [x29, #-64]
  419930:	ldr	x0, [x8, #32]
  419934:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  419938:	add	x1, x1, #0x7d9
  41993c:	bl	4066f0 <strcmp@plt>
  419940:	cbnz	w0, 4199bc <safe_atollu@plt+0x1228c>
  419944:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419948:	add	x8, x8, #0x371
  41994c:	ldrb	w9, [x8]
  419950:	tbnz	w9, #0, 4199bc <safe_atollu@plt+0x1228c>
  419954:	bl	41ac6c <safe_atollu@plt+0x1353c>
  419958:	str	x0, [sp, #552]
  41995c:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  419960:	str	x0, [sp, #544]
  419964:	mov	w8, #0x1                   	// #1
  419968:	strb	w8, [sp, #535]
  41996c:	ldrb	w8, [sp, #534]
  419970:	tbnz	w8, #0, 419978 <safe_atollu@plt+0x12248>
  419974:	b	419984 <safe_atollu@plt+0x12254>
  419978:	bl	41ac10 <safe_atollu@plt+0x134e0>
  41997c:	str	x0, [sp, #248]
  419980:	b	41998c <safe_atollu@plt+0x1225c>
  419984:	bl	41ac6c <safe_atollu@plt+0x1353c>
  419988:	str	x0, [sp, #248]
  41998c:	ldr	x8, [sp, #248]
  419990:	str	x8, [sp, #568]
  419994:	ldrb	w9, [sp, #534]
  419998:	tbnz	w9, #0, 4199a0 <safe_atollu@plt+0x12270>
  41999c:	b	4199ac <safe_atollu@plt+0x1227c>
  4199a0:	ldr	x8, [sp, #600]
  4199a4:	str	x8, [sp, #240]
  4199a8:	b	4199b4 <safe_atollu@plt+0x12284>
  4199ac:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  4199b0:	str	x0, [sp, #240]
  4199b4:	ldr	x8, [sp, #240]
  4199b8:	str	x8, [sp, #560]
  4199bc:	ldur	x8, [x29, #-64]
  4199c0:	ldr	x8, [x8]
  4199c4:	cbz	x8, 419a30 <safe_atollu@plt+0x12300>
  4199c8:	ldur	x8, [x29, #-64]
  4199cc:	ldr	x0, [x8]
  4199d0:	ldur	x8, [x29, #-64]
  4199d4:	ldr	x2, [x8, #8]
  4199d8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4199dc:	add	x1, x1, #0xb63
  4199e0:	mov	x8, xzr
  4199e4:	mov	x3, x8
  4199e8:	bl	406f70 <strjoin_real@plt>
  4199ec:	str	x0, [sp, #608]
  4199f0:	ldr	x8, [sp, #608]
  4199f4:	cbnz	x8, 419a24 <safe_atollu@plt+0x122f4>
  4199f8:	mov	w8, wzr
  4199fc:	mov	w0, w8
  419a00:	ldr	x1, [sp, #432]
  419a04:	mov	w2, #0x1ff                 	// #511
  419a08:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  419a0c:	add	x3, x3, #0xb65
  419a10:	bl	4066b0 <log_oom_internal@plt>
  419a14:	stur	w0, [x29, #-4]
  419a18:	mov	w8, #0x1                   	// #1
  419a1c:	str	w8, [sp, #484]
  419a20:	b	419cbc <safe_atollu@plt+0x1258c>
  419a24:	ldr	x8, [sp, #608]
  419a28:	str	x8, [sp, #536]
  419a2c:	b	419a3c <safe_atollu@plt+0x1230c>
  419a30:	ldur	x8, [x29, #-64]
  419a34:	ldr	x8, [x8, #8]
  419a38:	str	x8, [sp, #536]
  419a3c:	ldr	x8, [sp, #456]
  419a40:	ldrb	w9, [x8]
  419a44:	tbnz	w9, #0, 419a4c <safe_atollu@plt+0x1231c>
  419a48:	b	419aa0 <safe_atollu@plt+0x12370>
  419a4c:	ldr	x0, [sp, #536]
  419a50:	ldur	w8, [x29, #-28]
  419a54:	mov	w1, w8
  419a58:	mov	w2, #0x21                  	// #33
  419a5c:	bl	41acb0 <safe_atollu@plt+0x13580>
  419a60:	str	x0, [sp, #616]
  419a64:	ldr	x9, [sp, #616]
  419a68:	cbnz	x9, 419a98 <safe_atollu@plt+0x12368>
  419a6c:	mov	w8, wzr
  419a70:	mov	w0, w8
  419a74:	ldr	x1, [sp, #432]
  419a78:	mov	w2, #0x208                 	// #520
  419a7c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  419a80:	add	x3, x3, #0xb65
  419a84:	bl	4066b0 <log_oom_internal@plt>
  419a88:	stur	w0, [x29, #-4]
  419a8c:	mov	w8, #0x1                   	// #1
  419a90:	str	w8, [sp, #484]
  419a94:	b	419cbc <safe_atollu@plt+0x1258c>
  419a98:	ldr	x8, [sp, #616]
  419a9c:	str	x8, [sp, #536]
  419aa0:	ldur	w8, [x29, #-24]
  419aa4:	cmp	w8, #0x0
  419aa8:	cset	w8, ls  // ls = plast
  419aac:	tbnz	w8, #0, 419afc <safe_atollu@plt+0x123cc>
  419ab0:	ldr	x1, [sp, #552]
  419ab4:	ldrb	w8, [sp, #535]
  419ab8:	str	x1, [sp, #232]
  419abc:	tbnz	w8, #0, 419ac4 <safe_atollu@plt+0x12394>
  419ac0:	b	419ad4 <safe_atollu@plt+0x123a4>
  419ac4:	mov	w0, #0x5                   	// #5
  419ac8:	bl	406d20 <special_glyph@plt>
  419acc:	str	x0, [sp, #224]
  419ad0:	b	419ae0 <safe_atollu@plt+0x123b0>
  419ad4:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  419ad8:	add	x8, x8, #0xb7f
  419adc:	str	x8, [sp, #224]
  419ae0:	ldr	x8, [sp, #224]
  419ae4:	ldr	x3, [sp, #544]
  419ae8:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419aec:	add	x0, x0, #0xb77
  419af0:	ldr	x1, [sp, #232]
  419af4:	mov	x2, x8
  419af8:	bl	406650 <printf@plt>
  419afc:	ldr	x1, [sp, #600]
  419b00:	ldr	x2, [sp, #568]
  419b04:	ldur	w3, [x29, #-28]
  419b08:	ldr	x4, [sp, #536]
  419b0c:	ldr	x5, [sp, #560]
  419b10:	ldr	x6, [sp, #584]
  419b14:	ldur	w7, [x29, #-36]
  419b18:	ldur	x8, [x29, #-64]
  419b1c:	ldr	x8, [x8, #24]
  419b20:	ldr	x9, [sp, #576]
  419b24:	ldr	x10, [sp, #568]
  419b28:	ldur	w11, [x29, #-40]
  419b2c:	ldur	x12, [x29, #-64]
  419b30:	ldr	x12, [x12, #32]
  419b34:	ldur	w13, [x29, #-44]
  419b38:	ldur	x14, [x29, #-64]
  419b3c:	ldr	x14, [x14, #40]
  419b40:	ldr	x15, [sp, #560]
  419b44:	ldur	w16, [x29, #-72]
  419b48:	str	x1, [sp, #216]
  419b4c:	str	x2, [sp, #208]
  419b50:	str	w3, [sp, #204]
  419b54:	str	x4, [sp, #192]
  419b58:	str	x5, [sp, #184]
  419b5c:	str	x6, [sp, #176]
  419b60:	str	w7, [sp, #172]
  419b64:	str	x8, [sp, #160]
  419b68:	str	x9, [sp, #152]
  419b6c:	str	x10, [sp, #144]
  419b70:	str	w11, [sp, #140]
  419b74:	str	x12, [sp, #128]
  419b78:	str	w13, [sp, #124]
  419b7c:	str	x14, [sp, #112]
  419b80:	str	x15, [sp, #104]
  419b84:	cbz	w16, 419b98 <safe_atollu@plt+0x12468>
  419b88:	ldur	w8, [x29, #-48]
  419b8c:	add	w8, w8, #0x1
  419b90:	str	w8, [sp, #100]
  419b94:	b	419ba0 <safe_atollu@plt+0x12470>
  419b98:	mov	w8, wzr
  419b9c:	str	w8, [sp, #100]
  419ba0:	ldr	w8, [sp, #100]
  419ba4:	ldur	x9, [x29, #-64]
  419ba8:	ldr	w10, [x9, #64]
  419bac:	str	w8, [sp, #96]
  419bb0:	cbz	w10, 419bc4 <safe_atollu@plt+0x12494>
  419bb4:	ldur	x8, [x29, #-64]
  419bb8:	ldr	x8, [x8, #72]
  419bbc:	str	x8, [sp, #88]
  419bc0:	b	419bcc <safe_atollu@plt+0x1249c>
  419bc4:	ldr	x8, [sp, #440]
  419bc8:	str	x8, [sp, #88]
  419bcc:	ldr	x8, [sp, #88]
  419bd0:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419bd4:	add	x0, x0, #0xb81
  419bd8:	ldr	x1, [sp, #216]
  419bdc:	ldr	x2, [sp, #208]
  419be0:	ldr	w3, [sp, #204]
  419be4:	ldr	x4, [sp, #192]
  419be8:	ldr	x5, [sp, #184]
  419bec:	ldr	x6, [sp, #176]
  419bf0:	ldr	w7, [sp, #172]
  419bf4:	mov	x9, sp
  419bf8:	ldr	x10, [sp, #160]
  419bfc:	str	x10, [x9]
  419c00:	mov	x9, sp
  419c04:	ldr	x11, [sp, #152]
  419c08:	str	x11, [x9, #8]
  419c0c:	mov	x9, sp
  419c10:	ldr	x12, [sp, #144]
  419c14:	str	x12, [x9, #16]
  419c18:	mov	x9, sp
  419c1c:	ldr	w13, [sp, #140]
  419c20:	str	w13, [x9, #24]
  419c24:	mov	x9, sp
  419c28:	ldr	x14, [sp, #128]
  419c2c:	str	x14, [x9, #32]
  419c30:	mov	x9, sp
  419c34:	ldr	w15, [sp, #124]
  419c38:	str	w15, [x9, #40]
  419c3c:	mov	x9, sp
  419c40:	ldr	x16, [sp, #112]
  419c44:	str	x16, [x9, #48]
  419c48:	mov	x9, sp
  419c4c:	ldr	x17, [sp, #104]
  419c50:	str	x17, [x9, #56]
  419c54:	mov	x9, sp
  419c58:	ldr	w18, [sp, #96]
  419c5c:	str	w18, [x9, #64]
  419c60:	mov	x9, sp
  419c64:	str	x8, [x9, #72]
  419c68:	bl	406650 <printf@plt>
  419c6c:	ldur	w1, [x29, #-52]
  419c70:	ldurb	w13, [x29, #-73]
  419c74:	str	w1, [sp, #84]
  419c78:	tbnz	w13, #0, 419c80 <safe_atollu@plt+0x12550>
  419c7c:	b	419c8c <safe_atollu@plt+0x1255c>
  419c80:	mov	w8, #0xffffffff            	// #-1
  419c84:	str	w8, [sp, #80]
  419c88:	b	419c94 <safe_atollu@plt+0x12564>
  419c8c:	ldur	w8, [x29, #-52]
  419c90:	str	w8, [sp, #80]
  419c94:	ldr	w8, [sp, #80]
  419c98:	ldur	x9, [x29, #-64]
  419c9c:	ldr	x3, [x9, #16]
  419ca0:	ldr	x4, [sp, #592]
  419ca4:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419ca8:	add	x0, x0, #0xb4d
  419cac:	ldr	w1, [sp, #84]
  419cb0:	mov	w2, w8
  419cb4:	bl	406650 <printf@plt>
  419cb8:	str	wzr, [sp, #484]
  419cbc:	add	x0, sp, #0x260
  419cc0:	bl	407e0c <safe_atollu@plt+0x6dc>
  419cc4:	add	x0, sp, #0x268
  419cc8:	bl	407e0c <safe_atollu@plt+0x6dc>
  419ccc:	ldr	w8, [sp, #484]
  419cd0:	cbz	w8, 419cdc <safe_atollu@plt+0x125ac>
  419cd4:	b	419cd8 <safe_atollu@plt+0x125a8>
  419cd8:	b	419dd8 <safe_atollu@plt+0x126a8>
  419cdc:	ldur	x8, [x29, #-64]
  419ce0:	add	x8, x8, #0x58
  419ce4:	stur	x8, [x29, #-64]
  419ce8:	b	419688 <safe_atollu@plt+0x11f58>
  419cec:	ldr	x8, [sp, #448]
  419cf0:	ldrb	w9, [x8]
  419cf4:	tbnz	w9, #0, 419dd4 <safe_atollu@plt+0x126a4>
  419cf8:	ldur	w8, [x29, #-68]
  419cfc:	cbz	w8, 419d40 <safe_atollu@plt+0x12610>
  419d00:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419d04:	add	x0, x0, #0xba8
  419d08:	bl	406640 <puts@plt>
  419d0c:	ldur	w8, [x29, #-72]
  419d10:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  419d14:	add	x9, x9, #0xc81
  419d18:	cmp	w8, #0x0
  419d1c:	ldr	x10, [sp, #440]
  419d20:	csel	x9, x9, x10, ne  // ne = any
  419d24:	mov	x0, x9
  419d28:	bl	406640 <puts@plt>
  419d2c:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  419d30:	str	x0, [sp, #472]
  419d34:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  419d38:	str	x0, [sp, #464]
  419d3c:	b	419d50 <safe_atollu@plt+0x12620>
  419d40:	bl	41ac6c <safe_atollu@plt+0x1353c>
  419d44:	str	x0, [sp, #472]
  419d48:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  419d4c:	str	x0, [sp, #464]
  419d50:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419d54:	add	x8, x8, #0x331
  419d58:	ldrb	w9, [x8]
  419d5c:	tbnz	w9, #0, 419d7c <safe_atollu@plt+0x1264c>
  419d60:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419d64:	add	x8, x8, #0x2e8
  419d68:	ldr	x0, [x8]
  419d6c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  419d70:	add	x1, x1, #0xa3f
  419d74:	bl	406ab0 <strv_find@plt>
  419d78:	cbz	x0, 419d98 <safe_atollu@plt+0x12668>
  419d7c:	ldr	x1, [sp, #472]
  419d80:	ldur	w2, [x29, #-68]
  419d84:	ldr	x3, [sp, #464]
  419d88:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419d8c:	add	x0, x0, #0xca5
  419d90:	bl	406650 <printf@plt>
  419d94:	b	419dd4 <safe_atollu@plt+0x126a4>
  419d98:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  419d9c:	add	x8, x8, #0x2e8
  419da0:	ldr	x8, [x8]
  419da4:	cbnz	x8, 419dc4 <safe_atollu@plt+0x12694>
  419da8:	ldr	x1, [sp, #472]
  419dac:	ldur	w2, [x29, #-68]
  419db0:	ldr	x3, [sp, #464]
  419db4:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419db8:	add	x0, x0, #0xd04
  419dbc:	bl	406650 <printf@plt>
  419dc0:	b	419dd4 <safe_atollu@plt+0x126a4>
  419dc4:	ldur	w1, [x29, #-68]
  419dc8:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  419dcc:	add	x0, x0, #0xd95
  419dd0:	bl	406650 <printf@plt>
  419dd4:	stur	wzr, [x29, #-4]
  419dd8:	ldur	w0, [x29, #-4]
  419ddc:	add	sp, sp, #0x3b0
  419de0:	ldr	x28, [sp, #16]
  419de4:	ldp	x29, x30, [sp], #32
  419de8:	ret
  419dec:	sub	sp, sp, #0x20
  419df0:	stp	x29, x30, [sp, #16]
  419df4:	add	x29, sp, #0x10
  419df8:	mov	x8, xzr
  419dfc:	str	x0, [sp, #8]
  419e00:	ldr	x0, [sp, #8]
  419e04:	mov	w9, #0x1                   	// #1
  419e08:	and	w1, w9, #0x1
  419e0c:	mov	x2, x8
  419e10:	bl	406f80 <internal_hashmap_first_key_and_value@plt>
  419e14:	ldp	x29, x30, [sp, #16]
  419e18:	add	sp, sp, #0x20
  419e1c:	ret
  419e20:	sub	sp, sp, #0x20
  419e24:	stp	x29, x30, [sp, #16]
  419e28:	add	x29, sp, #0x10
  419e2c:	mov	x8, xzr
  419e30:	str	x0, [sp, #8]
  419e34:	ldr	x0, [sp, #8]
  419e38:	mov	x1, x8
  419e3c:	mov	x2, x8
  419e40:	bl	406530 <internal_hashmap_free@plt>
  419e44:	ldp	x29, x30, [sp, #16]
  419e48:	add	sp, sp, #0x20
  419e4c:	ret
  419e50:	stp	x29, x30, [sp, #-32]!
  419e54:	str	x28, [sp, #16]
  419e58:	mov	x29, sp
  419e5c:	sub	sp, sp, #0x210
  419e60:	mov	x8, xzr
  419e64:	mov	w9, #0x0                   	// #0
  419e68:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  419e6c:	add	x10, x10, #0xe41
  419e70:	add	x10, x10, #0x3
  419e74:	adrp	x11, 439000 <safe_atollu@plt+0x318d0>
  419e78:	add	x11, x11, #0x8f0
  419e7c:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  419e80:	add	x12, x12, #0x9eb
  419e84:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  419e88:	add	x13, x13, #0x8fe
  419e8c:	adrp	x14, 439000 <safe_atollu@plt+0x318d0>
  419e90:	add	x14, x14, #0x81e
  419e94:	stur	x0, [x29, #-16]
  419e98:	stur	x1, [x29, #-24]
  419e9c:	stur	x2, [x29, #-32]
  419ea0:	stur	x3, [x29, #-40]
  419ea4:	stur	w4, [x29, #-44]
  419ea8:	stur	x5, [x29, #-56]
  419eac:	stur	x8, [x29, #-64]
  419eb0:	stur	xzr, [x29, #-88]
  419eb4:	stur	xzr, [x29, #-80]
  419eb8:	stur	xzr, [x29, #-72]
  419ebc:	stur	x8, [x29, #-96]
  419ec0:	ldursw	x8, [x29, #-44]
  419ec4:	stur	x8, [x29, #-104]
  419ec8:	sturb	w9, [x29, #-201]
  419ecc:	str	x10, [sp, #136]
  419ed0:	str	x11, [sp, #128]
  419ed4:	str	x12, [sp, #120]
  419ed8:	str	x13, [sp, #112]
  419edc:	str	x14, [sp, #104]
  419ee0:	ldur	x8, [x29, #-16]
  419ee4:	cmp	x8, #0x0
  419ee8:	cset	w9, ne  // ne = any
  419eec:	mov	w10, #0x1                   	// #1
  419ef0:	eor	w9, w9, #0x1
  419ef4:	eor	w9, w9, w10
  419ef8:	eor	w9, w9, w10
  419efc:	and	w9, w9, #0x1
  419f00:	mov	w0, w9
  419f04:	sxtw	x8, w0
  419f08:	cbz	x8, 419f2c <safe_atollu@plt+0x127fc>
  419f0c:	mov	w8, wzr
  419f10:	mov	w0, w8
  419f14:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  419f18:	add	x1, x1, #0x745
  419f1c:	ldr	x2, [sp, #136]
  419f20:	mov	w3, #0x24e                 	// #590
  419f24:	ldr	x4, [sp, #104]
  419f28:	bl	406540 <log_assert_failed_realm@plt>
  419f2c:	ldur	x8, [x29, #-40]
  419f30:	cmp	x8, #0x0
  419f34:	cset	w9, ne  // ne = any
  419f38:	mov	w10, #0x1                   	// #1
  419f3c:	eor	w9, w9, #0x1
  419f40:	eor	w9, w9, w10
  419f44:	eor	w9, w9, w10
  419f48:	and	w9, w9, #0x1
  419f4c:	mov	w0, w9
  419f50:	sxtw	x8, w0
  419f54:	cbz	x8, 419f78 <safe_atollu@plt+0x12848>
  419f58:	mov	w8, wzr
  419f5c:	mov	w0, w8
  419f60:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  419f64:	add	x1, x1, #0x876
  419f68:	ldr	x2, [sp, #136]
  419f6c:	mov	w3, #0x24f                 	// #591
  419f70:	ldr	x4, [sp, #104]
  419f74:	bl	406540 <log_assert_failed_realm@plt>
  419f78:	ldur	x8, [x29, #-56]
  419f7c:	cmp	x8, #0x0
  419f80:	cset	w9, ne  // ne = any
  419f84:	mov	w10, #0x1                   	// #1
  419f88:	eor	w9, w9, #0x1
  419f8c:	eor	w9, w9, w10
  419f90:	eor	w9, w9, w10
  419f94:	and	w9, w9, #0x1
  419f98:	mov	w0, w9
  419f9c:	sxtw	x8, w0
  419fa0:	cbz	x8, 419fc4 <safe_atollu@plt+0x12894>
  419fa4:	mov	w8, wzr
  419fa8:	mov	w0, w8
  419fac:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  419fb0:	add	x1, x1, #0x881
  419fb4:	ldr	x2, [sp, #136]
  419fb8:	mov	w3, #0x250                 	// #592
  419fbc:	ldr	x4, [sp, #104]
  419fc0:	bl	406540 <log_assert_failed_realm@plt>
  419fc4:	ldur	x0, [x29, #-16]
  419fc8:	sub	x1, x29, #0x40
  419fcc:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  419fd0:	add	x2, x2, #0x888
  419fd4:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  419fd8:	add	x3, x3, #0x8a1
  419fdc:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  419fe0:	add	x4, x4, #0x8bb
  419fe4:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  419fe8:	add	x5, x5, #0x8dc
  419fec:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  419ff0:	stur	w0, [x29, #-108]
  419ff4:	ldur	w8, [x29, #-108]
  419ff8:	cmp	w8, #0x0
  419ffc:	cset	w8, ge  // ge = tcont
  41a000:	tbnz	w8, #0, 41a08c <safe_atollu@plt+0x1295c>
  41a004:	mov	w8, #0x3                   	// #3
  41a008:	stur	w8, [x29, #-208]
  41a00c:	ldur	w8, [x29, #-108]
  41a010:	stur	w8, [x29, #-212]
  41a014:	stur	wzr, [x29, #-216]
  41a018:	ldur	w0, [x29, #-216]
  41a01c:	bl	4064d0 <log_get_max_level_realm@plt>
  41a020:	ldur	w8, [x29, #-208]
  41a024:	and	w8, w8, #0x7
  41a028:	cmp	w0, w8
  41a02c:	b.lt	41a05c <safe_atollu@plt+0x1292c>  // b.tstop
  41a030:	ldur	w8, [x29, #-216]
  41a034:	ldur	w9, [x29, #-208]
  41a038:	orr	w0, w9, w8, lsl #10
  41a03c:	ldur	w1, [x29, #-212]
  41a040:	ldr	x2, [sp, #136]
  41a044:	mov	w3, #0x25a                 	// #602
  41a048:	ldr	x4, [sp, #128]
  41a04c:	ldr	x5, [sp, #112]
  41a050:	bl	4064e0 <log_internal_realm@plt>
  41a054:	str	w0, [sp, #100]
  41a058:	b	41a070 <safe_atollu@plt+0x12940>
  41a05c:	ldur	w0, [x29, #-212]
  41a060:	bl	4064f0 <abs@plt>
  41a064:	mov	w8, wzr
  41a068:	subs	w8, w8, w0, uxtb
  41a06c:	str	w8, [sp, #100]
  41a070:	ldr	w8, [sp, #100]
  41a074:	stur	w8, [x29, #-220]
  41a078:	ldur	w8, [x29, #-220]
  41a07c:	stur	w8, [x29, #-4]
  41a080:	mov	w8, #0x1                   	// #1
  41a084:	stur	w8, [x29, #-224]
  41a088:	b	41a868 <safe_atollu@plt+0x13138>
  41a08c:	ldur	x0, [x29, #-64]
  41a090:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41a094:	add	x8, x8, #0x2e8
  41a098:	ldr	x1, [x8]
  41a09c:	bl	4069f0 <sd_bus_message_append_strv@plt>
  41a0a0:	stur	w0, [x29, #-108]
  41a0a4:	ldur	w9, [x29, #-108]
  41a0a8:	cmp	w9, #0x0
  41a0ac:	cset	w9, ge  // ge = tcont
  41a0b0:	tbnz	w9, #0, 41a13c <safe_atollu@plt+0x12a0c>
  41a0b4:	mov	w8, #0x3                   	// #3
  41a0b8:	stur	w8, [x29, #-228]
  41a0bc:	ldur	w8, [x29, #-108]
  41a0c0:	stur	w8, [x29, #-232]
  41a0c4:	stur	wzr, [x29, #-236]
  41a0c8:	ldur	w0, [x29, #-236]
  41a0cc:	bl	4064d0 <log_get_max_level_realm@plt>
  41a0d0:	ldur	w8, [x29, #-228]
  41a0d4:	and	w8, w8, #0x7
  41a0d8:	cmp	w0, w8
  41a0dc:	b.lt	41a10c <safe_atollu@plt+0x129dc>  // b.tstop
  41a0e0:	ldur	w8, [x29, #-236]
  41a0e4:	ldur	w9, [x29, #-228]
  41a0e8:	orr	w0, w9, w8, lsl #10
  41a0ec:	ldur	w1, [x29, #-232]
  41a0f0:	ldr	x2, [sp, #136]
  41a0f4:	mov	w3, #0x25e                 	// #606
  41a0f8:	ldr	x4, [sp, #128]
  41a0fc:	ldr	x5, [sp, #112]
  41a100:	bl	4064e0 <log_internal_realm@plt>
  41a104:	str	w0, [sp, #96]
  41a108:	b	41a120 <safe_atollu@plt+0x129f0>
  41a10c:	ldur	w0, [x29, #-232]
  41a110:	bl	4064f0 <abs@plt>
  41a114:	mov	w8, wzr
  41a118:	subs	w8, w8, w0, uxtb
  41a11c:	str	w8, [sp, #96]
  41a120:	ldr	w8, [sp, #96]
  41a124:	stur	w8, [x29, #-240]
  41a128:	ldur	w8, [x29, #-240]
  41a12c:	stur	w8, [x29, #-4]
  41a130:	mov	w8, #0x1                   	// #1
  41a134:	stur	w8, [x29, #-224]
  41a138:	b	41a868 <safe_atollu@plt+0x13138>
  41a13c:	ldur	x0, [x29, #-64]
  41a140:	ldur	x1, [x29, #-32]
  41a144:	bl	4069f0 <sd_bus_message_append_strv@plt>
  41a148:	stur	w0, [x29, #-108]
  41a14c:	ldur	w8, [x29, #-108]
  41a150:	cmp	w8, #0x0
  41a154:	cset	w8, ge  // ge = tcont
  41a158:	tbnz	w8, #0, 41a1e4 <safe_atollu@plt+0x12ab4>
  41a15c:	mov	w8, #0x3                   	// #3
  41a160:	stur	w8, [x29, #-244]
  41a164:	ldur	w8, [x29, #-108]
  41a168:	stur	w8, [x29, #-248]
  41a16c:	stur	wzr, [x29, #-252]
  41a170:	ldur	w0, [x29, #-252]
  41a174:	bl	4064d0 <log_get_max_level_realm@plt>
  41a178:	ldur	w8, [x29, #-244]
  41a17c:	and	w8, w8, #0x7
  41a180:	cmp	w0, w8
  41a184:	b.lt	41a1b4 <safe_atollu@plt+0x12a84>  // b.tstop
  41a188:	ldur	w8, [x29, #-252]
  41a18c:	ldur	w9, [x29, #-244]
  41a190:	orr	w0, w9, w8, lsl #10
  41a194:	ldur	w1, [x29, #-248]
  41a198:	ldr	x2, [sp, #136]
  41a19c:	mov	w3, #0x262                 	// #610
  41a1a0:	ldr	x4, [sp, #128]
  41a1a4:	ldr	x5, [sp, #112]
  41a1a8:	bl	4064e0 <log_internal_realm@plt>
  41a1ac:	str	w0, [sp, #92]
  41a1b0:	b	41a1c8 <safe_atollu@plt+0x12a98>
  41a1b4:	ldur	w0, [x29, #-248]
  41a1b8:	bl	4064f0 <abs@plt>
  41a1bc:	mov	w8, wzr
  41a1c0:	subs	w8, w8, w0, uxtb
  41a1c4:	str	w8, [sp, #92]
  41a1c8:	ldr	w8, [sp, #92]
  41a1cc:	stur	w8, [x29, #-256]
  41a1d0:	ldur	w8, [x29, #-256]
  41a1d4:	stur	w8, [x29, #-4]
  41a1d8:	mov	w8, #0x1                   	// #1
  41a1dc:	stur	w8, [x29, #-224]
  41a1e0:	b	41a868 <safe_atollu@plt+0x13138>
  41a1e4:	ldur	x0, [x29, #-16]
  41a1e8:	ldur	x1, [x29, #-64]
  41a1ec:	mov	x8, xzr
  41a1f0:	mov	x2, x8
  41a1f4:	sub	x3, x29, #0x58
  41a1f8:	sub	x4, x29, #0x60
  41a1fc:	bl	406a00 <sd_bus_call@plt>
  41a200:	stur	w0, [x29, #-108]
  41a204:	ldur	w9, [x29, #-108]
  41a208:	cmp	w9, #0x0
  41a20c:	cset	w9, ge  // ge = tcont
  41a210:	tbnz	w9, #0, 41a4a0 <safe_atollu@plt+0x12d70>
  41a214:	sub	x0, x29, #0x58
  41a218:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41a21c:	add	x1, x1, #0x91f
  41a220:	bl	406a10 <sd_bus_error_has_name@plt>
  41a224:	cbnz	w0, 41a23c <safe_atollu@plt+0x12b0c>
  41a228:	sub	x0, x29, #0x58
  41a22c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41a230:	add	x1, x1, #0x948
  41a234:	bl	406a10 <sd_bus_error_has_name@plt>
  41a238:	cbz	w0, 41a4a0 <safe_atollu@plt+0x12d70>
  41a23c:	mov	w8, #0x1                   	// #1
  41a240:	sturb	w8, [x29, #-201]
  41a244:	mov	w8, #0x7                   	// #7
  41a248:	str	w8, [sp, #268]
  41a24c:	ldur	w8, [x29, #-108]
  41a250:	str	w8, [sp, #264]
  41a254:	str	wzr, [sp, #260]
  41a258:	ldr	w0, [sp, #260]
  41a25c:	bl	4064d0 <log_get_max_level_realm@plt>
  41a260:	ldr	w8, [sp, #268]
  41a264:	and	w8, w8, #0x7
  41a268:	cmp	w0, w8
  41a26c:	b.lt	41a2d0 <safe_atollu@plt+0x12ba0>  // b.tstop
  41a270:	ldr	w8, [sp, #260]
  41a274:	ldr	w9, [sp, #268]
  41a278:	orr	w0, w9, w8, lsl #10
  41a27c:	ldr	w1, [sp, #264]
  41a280:	ldur	w8, [x29, #-108]
  41a284:	sub	x10, x29, #0x58
  41a288:	str	w0, [sp, #88]
  41a28c:	mov	x0, x10
  41a290:	str	w1, [sp, #84]
  41a294:	mov	w1, w8
  41a298:	bl	406610 <bus_error_message@plt>
  41a29c:	ldr	w8, [sp, #88]
  41a2a0:	str	x0, [sp, #72]
  41a2a4:	mov	w0, w8
  41a2a8:	ldr	w1, [sp, #84]
  41a2ac:	ldr	x2, [sp, #136]
  41a2b0:	mov	w3, #0x269                 	// #617
  41a2b4:	ldr	x4, [sp, #128]
  41a2b8:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  41a2bc:	add	x5, x5, #0x970
  41a2c0:	ldr	x6, [sp, #72]
  41a2c4:	bl	4064e0 <log_internal_realm@plt>
  41a2c8:	str	w0, [sp, #68]
  41a2cc:	b	41a2e4 <safe_atollu@plt+0x12bb4>
  41a2d0:	ldr	w0, [sp, #264]
  41a2d4:	bl	4064f0 <abs@plt>
  41a2d8:	mov	w8, wzr
  41a2dc:	subs	w8, w8, w0, uxtb
  41a2e0:	str	w8, [sp, #68]
  41a2e4:	ldr	w8, [sp, #68]
  41a2e8:	str	w8, [sp, #256]
  41a2ec:	sub	x1, x29, #0x40
  41a2f0:	ldur	x0, [x29, #-64]
  41a2f4:	str	x1, [sp, #56]
  41a2f8:	bl	406a20 <sd_bus_message_unref@plt>
  41a2fc:	stur	x0, [x29, #-64]
  41a300:	sub	x0, x29, #0x58
  41a304:	bl	406620 <sd_bus_error_free@plt>
  41a308:	ldur	x0, [x29, #-16]
  41a30c:	ldr	x1, [sp, #56]
  41a310:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41a314:	add	x2, x2, #0x888
  41a318:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  41a31c:	add	x3, x3, #0x8a1
  41a320:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41a324:	add	x4, x4, #0x8bb
  41a328:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  41a32c:	add	x5, x5, #0x9b3
  41a330:	bl	4069e0 <sd_bus_message_new_method_call@plt>
  41a334:	stur	w0, [x29, #-108]
  41a338:	ldur	w8, [x29, #-108]
  41a33c:	cmp	w8, #0x0
  41a340:	cset	w8, ge  // ge = tcont
  41a344:	tbnz	w8, #0, 41a3d0 <safe_atollu@plt+0x12ca0>
  41a348:	mov	w8, #0x3                   	// #3
  41a34c:	str	w8, [sp, #252]
  41a350:	ldur	w8, [x29, #-108]
  41a354:	str	w8, [sp, #248]
  41a358:	str	wzr, [sp, #244]
  41a35c:	ldr	w0, [sp, #244]
  41a360:	bl	4064d0 <log_get_max_level_realm@plt>
  41a364:	ldr	w8, [sp, #252]
  41a368:	and	w8, w8, #0x7
  41a36c:	cmp	w0, w8
  41a370:	b.lt	41a3a0 <safe_atollu@plt+0x12c70>  // b.tstop
  41a374:	ldr	w8, [sp, #244]
  41a378:	ldr	w9, [sp, #252]
  41a37c:	orr	w0, w9, w8, lsl #10
  41a380:	ldr	w1, [sp, #248]
  41a384:	ldr	x2, [sp, #136]
  41a388:	mov	w3, #0x275                 	// #629
  41a38c:	ldr	x4, [sp, #128]
  41a390:	ldr	x5, [sp, #112]
  41a394:	bl	4064e0 <log_internal_realm@plt>
  41a398:	str	w0, [sp, #52]
  41a39c:	b	41a3b4 <safe_atollu@plt+0x12c84>
  41a3a0:	ldr	w0, [sp, #248]
  41a3a4:	bl	4064f0 <abs@plt>
  41a3a8:	mov	w8, wzr
  41a3ac:	subs	w8, w8, w0, uxtb
  41a3b0:	str	w8, [sp, #52]
  41a3b4:	ldr	w8, [sp, #52]
  41a3b8:	str	w8, [sp, #240]
  41a3bc:	ldr	w8, [sp, #240]
  41a3c0:	stur	w8, [x29, #-4]
  41a3c4:	mov	w8, #0x1                   	// #1
  41a3c8:	stur	w8, [x29, #-224]
  41a3cc:	b	41a868 <safe_atollu@plt+0x13138>
  41a3d0:	ldur	x0, [x29, #-64]
  41a3d4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41a3d8:	add	x8, x8, #0x2e8
  41a3dc:	ldr	x1, [x8]
  41a3e0:	bl	4069f0 <sd_bus_message_append_strv@plt>
  41a3e4:	stur	w0, [x29, #-108]
  41a3e8:	ldur	w9, [x29, #-108]
  41a3ec:	cmp	w9, #0x0
  41a3f0:	cset	w9, ge  // ge = tcont
  41a3f4:	tbnz	w9, #0, 41a480 <safe_atollu@plt+0x12d50>
  41a3f8:	mov	w8, #0x3                   	// #3
  41a3fc:	str	w8, [sp, #236]
  41a400:	ldur	w8, [x29, #-108]
  41a404:	str	w8, [sp, #232]
  41a408:	str	wzr, [sp, #228]
  41a40c:	ldr	w0, [sp, #228]
  41a410:	bl	4064d0 <log_get_max_level_realm@plt>
  41a414:	ldr	w8, [sp, #236]
  41a418:	and	w8, w8, #0x7
  41a41c:	cmp	w0, w8
  41a420:	b.lt	41a450 <safe_atollu@plt+0x12d20>  // b.tstop
  41a424:	ldr	w8, [sp, #228]
  41a428:	ldr	w9, [sp, #236]
  41a42c:	orr	w0, w9, w8, lsl #10
  41a430:	ldr	w1, [sp, #232]
  41a434:	ldr	x2, [sp, #136]
  41a438:	mov	w3, #0x279                 	// #633
  41a43c:	ldr	x4, [sp, #128]
  41a440:	ldr	x5, [sp, #112]
  41a444:	bl	4064e0 <log_internal_realm@plt>
  41a448:	str	w0, [sp, #48]
  41a44c:	b	41a464 <safe_atollu@plt+0x12d34>
  41a450:	ldr	w0, [sp, #232]
  41a454:	bl	4064f0 <abs@plt>
  41a458:	mov	w8, wzr
  41a45c:	subs	w8, w8, w0, uxtb
  41a460:	str	w8, [sp, #48]
  41a464:	ldr	w8, [sp, #48]
  41a468:	str	w8, [sp, #224]
  41a46c:	ldr	w8, [sp, #224]
  41a470:	stur	w8, [x29, #-4]
  41a474:	mov	w8, #0x1                   	// #1
  41a478:	stur	w8, [x29, #-224]
  41a47c:	b	41a868 <safe_atollu@plt+0x13138>
  41a480:	ldur	x0, [x29, #-16]
  41a484:	ldur	x1, [x29, #-64]
  41a488:	mov	x8, xzr
  41a48c:	mov	x2, x8
  41a490:	sub	x3, x29, #0x58
  41a494:	sub	x4, x29, #0x60
  41a498:	bl	406a00 <sd_bus_call@plt>
  41a49c:	stur	w0, [x29, #-108]
  41a4a0:	ldur	w8, [x29, #-108]
  41a4a4:	cmp	w8, #0x0
  41a4a8:	cset	w8, ge  // ge = tcont
  41a4ac:	tbnz	w8, #0, 41a56c <safe_atollu@plt+0x12e3c>
  41a4b0:	mov	w8, #0x3                   	// #3
  41a4b4:	str	w8, [sp, #220]
  41a4b8:	ldur	w8, [x29, #-108]
  41a4bc:	str	w8, [sp, #216]
  41a4c0:	str	wzr, [sp, #212]
  41a4c4:	ldr	w0, [sp, #212]
  41a4c8:	bl	4064d0 <log_get_max_level_realm@plt>
  41a4cc:	ldr	w8, [sp, #220]
  41a4d0:	and	w8, w8, #0x7
  41a4d4:	cmp	w0, w8
  41a4d8:	b.lt	41a53c <safe_atollu@plt+0x12e0c>  // b.tstop
  41a4dc:	ldr	w8, [sp, #212]
  41a4e0:	ldr	w9, [sp, #220]
  41a4e4:	orr	w0, w9, w8, lsl #10
  41a4e8:	ldr	w1, [sp, #216]
  41a4ec:	ldur	w8, [x29, #-108]
  41a4f0:	sub	x10, x29, #0x58
  41a4f4:	str	w0, [sp, #44]
  41a4f8:	mov	x0, x10
  41a4fc:	str	w1, [sp, #40]
  41a500:	mov	w1, w8
  41a504:	bl	406610 <bus_error_message@plt>
  41a508:	ldr	w8, [sp, #44]
  41a50c:	str	x0, [sp, #32]
  41a510:	mov	w0, w8
  41a514:	ldr	w1, [sp, #40]
  41a518:	ldr	x2, [sp, #136]
  41a51c:	mov	w3, #0x27e                 	// #638
  41a520:	ldr	x4, [sp, #128]
  41a524:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  41a528:	add	x5, x5, #0x9c5
  41a52c:	ldr	x6, [sp, #32]
  41a530:	bl	4064e0 <log_internal_realm@plt>
  41a534:	str	w0, [sp, #28]
  41a538:	b	41a550 <safe_atollu@plt+0x12e20>
  41a53c:	ldr	w0, [sp, #216]
  41a540:	bl	4064f0 <abs@plt>
  41a544:	mov	w8, wzr
  41a548:	subs	w8, w8, w0, uxtb
  41a54c:	str	w8, [sp, #28]
  41a550:	ldr	w8, [sp, #28]
  41a554:	str	w8, [sp, #208]
  41a558:	ldr	w8, [sp, #208]
  41a55c:	stur	w8, [x29, #-4]
  41a560:	mov	w8, #0x1                   	// #1
  41a564:	stur	w8, [x29, #-224]
  41a568:	b	41a868 <safe_atollu@plt+0x13138>
  41a56c:	ldur	x0, [x29, #-96]
  41a570:	mov	w1, #0x61                  	// #97
  41a574:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41a578:	add	x2, x2, #0x9de
  41a57c:	bl	406a30 <sd_bus_message_enter_container@plt>
  41a580:	stur	w0, [x29, #-108]
  41a584:	ldur	w8, [x29, #-108]
  41a588:	cmp	w8, #0x0
  41a58c:	cset	w8, ge  // ge = tcont
  41a590:	tbnz	w8, #0, 41a61c <safe_atollu@plt+0x12eec>
  41a594:	mov	w8, #0x3                   	// #3
  41a598:	str	w8, [sp, #204]
  41a59c:	ldur	w8, [x29, #-108]
  41a5a0:	str	w8, [sp, #200]
  41a5a4:	str	wzr, [sp, #196]
  41a5a8:	ldr	w0, [sp, #196]
  41a5ac:	bl	4064d0 <log_get_max_level_realm@plt>
  41a5b0:	ldr	w8, [sp, #204]
  41a5b4:	and	w8, w8, #0x7
  41a5b8:	cmp	w0, w8
  41a5bc:	b.lt	41a5ec <safe_atollu@plt+0x12ebc>  // b.tstop
  41a5c0:	ldr	w8, [sp, #196]
  41a5c4:	ldr	w9, [sp, #204]
  41a5c8:	orr	w0, w9, w8, lsl #10
  41a5cc:	ldr	w1, [sp, #200]
  41a5d0:	ldr	x2, [sp, #136]
  41a5d4:	mov	w3, #0x282                 	// #642
  41a5d8:	ldr	x4, [sp, #128]
  41a5dc:	ldr	x5, [sp, #120]
  41a5e0:	bl	4064e0 <log_internal_realm@plt>
  41a5e4:	str	w0, [sp, #24]
  41a5e8:	b	41a600 <safe_atollu@plt+0x12ed0>
  41a5ec:	ldr	w0, [sp, #200]
  41a5f0:	bl	4064f0 <abs@plt>
  41a5f4:	mov	w8, wzr
  41a5f8:	subs	w8, w8, w0, uxtb
  41a5fc:	str	w8, [sp, #24]
  41a600:	ldr	w8, [sp, #24]
  41a604:	str	w8, [sp, #192]
  41a608:	ldr	w8, [sp, #192]
  41a60c:	stur	w8, [x29, #-4]
  41a610:	mov	w8, #0x1                   	// #1
  41a614:	stur	w8, [x29, #-224]
  41a618:	b	41a868 <safe_atollu@plt+0x13138>
  41a61c:	ldur	x0, [x29, #-96]
  41a620:	sub	x1, x29, #0xc8
  41a624:	bl	406f90 <bus_parse_unit_info@plt>
  41a628:	stur	w0, [x29, #-108]
  41a62c:	cmp	w0, #0x0
  41a630:	cset	w8, le
  41a634:	tbnz	w8, #0, 41a6f8 <safe_atollu@plt+0x12fc8>
  41a638:	ldur	x8, [x29, #-24]
  41a63c:	stur	x8, [x29, #-200]
  41a640:	ldurb	w9, [x29, #-201]
  41a644:	tbnz	w9, #0, 41a64c <safe_atollu@plt+0x12f1c>
  41a648:	b	41a658 <safe_atollu@plt+0x12f28>
  41a64c:	ldur	x8, [x29, #-32]
  41a650:	str	x8, [sp, #16]
  41a654:	b	41a660 <safe_atollu@plt+0x12f30>
  41a658:	mov	x8, xzr
  41a65c:	str	x8, [sp, #16]
  41a660:	ldr	x8, [sp, #16]
  41a664:	sub	x0, x29, #0xc8
  41a668:	mov	x1, x8
  41a66c:	bl	41a8fc <safe_atollu@plt+0x131cc>
  41a670:	tbnz	w0, #0, 41a678 <safe_atollu@plt+0x12f48>
  41a674:	b	41a61c <safe_atollu@plt+0x12eec>
  41a678:	ldur	x0, [x29, #-40]
  41a67c:	ldur	w8, [x29, #-44]
  41a680:	add	w8, w8, #0x1
  41a684:	mov	w1, w8
  41a688:	sxtw	x2, w1
  41a68c:	sub	x1, x29, #0x68
  41a690:	mov	x3, #0x58                  	// #88
  41a694:	bl	406a50 <greedy_realloc@plt>
  41a698:	cbnz	x0, 41a6c4 <safe_atollu@plt+0x12f94>
  41a69c:	mov	w8, wzr
  41a6a0:	mov	w0, w8
  41a6a4:	ldr	x1, [sp, #136]
  41a6a8:	mov	w2, #0x28b                 	// #651
  41a6ac:	ldr	x3, [sp, #128]
  41a6b0:	bl	4066b0 <log_oom_internal@plt>
  41a6b4:	stur	w0, [x29, #-4]
  41a6b8:	mov	w8, #0x1                   	// #1
  41a6bc:	stur	w8, [x29, #-224]
  41a6c0:	b	41a868 <safe_atollu@plt+0x13138>
  41a6c4:	ldur	x8, [x29, #-40]
  41a6c8:	ldr	x8, [x8]
  41a6cc:	ldursw	x9, [x29, #-44]
  41a6d0:	mov	w10, w9
  41a6d4:	add	w10, w10, #0x1
  41a6d8:	stur	w10, [x29, #-44]
  41a6dc:	mov	x11, #0x58                  	// #88
  41a6e0:	mul	x9, x11, x9
  41a6e4:	add	x0, x8, x9
  41a6e8:	sub	x1, x29, #0xc8
  41a6ec:	mov	x2, #0x58                  	// #88
  41a6f0:	bl	406a90 <memcpy@plt>
  41a6f4:	b	41a61c <safe_atollu@plt+0x12eec>
  41a6f8:	ldur	w8, [x29, #-108]
  41a6fc:	cmp	w8, #0x0
  41a700:	cset	w8, ge  // ge = tcont
  41a704:	tbnz	w8, #0, 41a790 <safe_atollu@plt+0x13060>
  41a708:	mov	w8, #0x3                   	// #3
  41a70c:	str	w8, [sp, #188]
  41a710:	ldur	w8, [x29, #-108]
  41a714:	str	w8, [sp, #184]
  41a718:	str	wzr, [sp, #180]
  41a71c:	ldr	w0, [sp, #180]
  41a720:	bl	4064d0 <log_get_max_level_realm@plt>
  41a724:	ldr	w8, [sp, #188]
  41a728:	and	w8, w8, #0x7
  41a72c:	cmp	w0, w8
  41a730:	b.lt	41a760 <safe_atollu@plt+0x13030>  // b.tstop
  41a734:	ldr	w8, [sp, #180]
  41a738:	ldr	w9, [sp, #188]
  41a73c:	orr	w0, w9, w8, lsl #10
  41a740:	ldr	w1, [sp, #184]
  41a744:	ldr	x2, [sp, #136]
  41a748:	mov	w3, #0x290                 	// #656
  41a74c:	ldr	x4, [sp, #128]
  41a750:	ldr	x5, [sp, #120]
  41a754:	bl	4064e0 <log_internal_realm@plt>
  41a758:	str	w0, [sp, #12]
  41a75c:	b	41a774 <safe_atollu@plt+0x13044>
  41a760:	ldr	w0, [sp, #184]
  41a764:	bl	4064f0 <abs@plt>
  41a768:	mov	w8, wzr
  41a76c:	subs	w8, w8, w0, uxtb
  41a770:	str	w8, [sp, #12]
  41a774:	ldr	w8, [sp, #12]
  41a778:	str	w8, [sp, #176]
  41a77c:	ldr	w8, [sp, #176]
  41a780:	stur	w8, [x29, #-4]
  41a784:	mov	w8, #0x1                   	// #1
  41a788:	stur	w8, [x29, #-224]
  41a78c:	b	41a868 <safe_atollu@plt+0x13138>
  41a790:	ldur	x0, [x29, #-96]
  41a794:	bl	406a70 <sd_bus_message_exit_container@plt>
  41a798:	stur	w0, [x29, #-108]
  41a79c:	ldur	w8, [x29, #-108]
  41a7a0:	cmp	w8, #0x0
  41a7a4:	cset	w8, ge  // ge = tcont
  41a7a8:	tbnz	w8, #0, 41a834 <safe_atollu@plt+0x13104>
  41a7ac:	mov	w8, #0x3                   	// #3
  41a7b0:	str	w8, [sp, #172]
  41a7b4:	ldur	w8, [x29, #-108]
  41a7b8:	str	w8, [sp, #168]
  41a7bc:	str	wzr, [sp, #164]
  41a7c0:	ldr	w0, [sp, #164]
  41a7c4:	bl	4064d0 <log_get_max_level_realm@plt>
  41a7c8:	ldr	w8, [sp, #172]
  41a7cc:	and	w8, w8, #0x7
  41a7d0:	cmp	w0, w8
  41a7d4:	b.lt	41a804 <safe_atollu@plt+0x130d4>  // b.tstop
  41a7d8:	ldr	w8, [sp, #164]
  41a7dc:	ldr	w9, [sp, #172]
  41a7e0:	orr	w0, w9, w8, lsl #10
  41a7e4:	ldr	w1, [sp, #168]
  41a7e8:	ldr	x2, [sp, #136]
  41a7ec:	mov	w3, #0x294                 	// #660
  41a7f0:	ldr	x4, [sp, #128]
  41a7f4:	ldr	x5, [sp, #120]
  41a7f8:	bl	4064e0 <log_internal_realm@plt>
  41a7fc:	str	w0, [sp, #8]
  41a800:	b	41a818 <safe_atollu@plt+0x130e8>
  41a804:	ldr	w0, [sp, #168]
  41a808:	bl	4064f0 <abs@plt>
  41a80c:	mov	w8, wzr
  41a810:	subs	w8, w8, w0, uxtb
  41a814:	str	w8, [sp, #8]
  41a818:	ldr	w8, [sp, #8]
  41a81c:	str	w8, [sp, #160]
  41a820:	ldr	w8, [sp, #160]
  41a824:	stur	w8, [x29, #-4]
  41a828:	mov	w8, #0x1                   	// #1
  41a82c:	stur	w8, [x29, #-224]
  41a830:	b	41a868 <safe_atollu@plt+0x13138>
  41a834:	ldur	x8, [x29, #-96]
  41a838:	str	x8, [sp, #152]
  41a83c:	mov	x8, xzr
  41a840:	stur	x8, [x29, #-96]
  41a844:	ldr	x8, [sp, #152]
  41a848:	str	x8, [sp, #144]
  41a84c:	ldr	x8, [sp, #144]
  41a850:	ldur	x9, [x29, #-56]
  41a854:	str	x8, [x9]
  41a858:	ldur	w10, [x29, #-44]
  41a85c:	stur	w10, [x29, #-4]
  41a860:	mov	w10, #0x1                   	// #1
  41a864:	stur	w10, [x29, #-224]
  41a868:	sub	x0, x29, #0x60
  41a86c:	bl	41a8c8 <safe_atollu@plt+0x13198>
  41a870:	sub	x0, x29, #0x58
  41a874:	bl	406620 <sd_bus_error_free@plt>
  41a878:	sub	x0, x29, #0x40
  41a87c:	bl	41a8c8 <safe_atollu@plt+0x13198>
  41a880:	ldur	w0, [x29, #-4]
  41a884:	add	sp, sp, #0x210
  41a888:	ldr	x28, [sp, #16]
  41a88c:	ldp	x29, x30, [sp], #32
  41a890:	ret
  41a894:	sub	sp, sp, #0x20
  41a898:	stp	x29, x30, [sp, #16]
  41a89c:	add	x29, sp, #0x10
  41a8a0:	str	x0, [sp, #8]
  41a8a4:	ldr	x8, [sp, #8]
  41a8a8:	ldr	x8, [x8]
  41a8ac:	cbz	x8, 41a8bc <safe_atollu@plt+0x1318c>
  41a8b0:	ldr	x8, [sp, #8]
  41a8b4:	ldr	x0, [x8]
  41a8b8:	bl	406660 <sd_bus_flush_close_unref@plt>
  41a8bc:	ldp	x29, x30, [sp, #16]
  41a8c0:	add	sp, sp, #0x20
  41a8c4:	ret
  41a8c8:	sub	sp, sp, #0x20
  41a8cc:	stp	x29, x30, [sp, #16]
  41a8d0:	add	x29, sp, #0x10
  41a8d4:	str	x0, [sp, #8]
  41a8d8:	ldr	x8, [sp, #8]
  41a8dc:	ldr	x8, [x8]
  41a8e0:	cbz	x8, 41a8f0 <safe_atollu@plt+0x131c0>
  41a8e4:	ldr	x8, [sp, #8]
  41a8e8:	ldr	x0, [x8]
  41a8ec:	bl	406a20 <sd_bus_message_unref@plt>
  41a8f0:	ldp	x29, x30, [sp, #16]
  41a8f4:	add	sp, sp, #0x20
  41a8f8:	ret
  41a8fc:	sub	sp, sp, #0x40
  41a900:	stp	x29, x30, [sp, #48]
  41a904:	add	x29, sp, #0x30
  41a908:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41a90c:	add	x8, x8, #0xe41
  41a910:	add	x2, x8, #0x3
  41a914:	stur	x0, [x29, #-16]
  41a918:	str	x1, [sp, #24]
  41a91c:	str	x2, [sp, #16]
  41a920:	ldur	x8, [x29, #-16]
  41a924:	cmp	x8, #0x0
  41a928:	cset	w9, ne  // ne = any
  41a92c:	mov	w10, #0x1                   	// #1
  41a930:	eor	w9, w9, #0x1
  41a934:	eor	w9, w9, w10
  41a938:	eor	w9, w9, w10
  41a93c:	and	w9, w9, #0x1
  41a940:	mov	w0, w9
  41a944:	sxtw	x8, w0
  41a948:	cbz	x8, 41a970 <safe_atollu@plt+0x13240>
  41a94c:	mov	w8, wzr
  41a950:	mov	w0, w8
  41a954:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41a958:	add	x1, x1, #0xa0b
  41a95c:	ldr	x2, [sp, #16]
  41a960:	mov	w3, #0x166                 	// #358
  41a964:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41a968:	add	x4, x4, #0xa0d
  41a96c:	bl	406540 <log_assert_failed_realm@plt>
  41a970:	ldr	x0, [sp, #24]
  41a974:	ldur	x8, [x29, #-16]
  41a978:	ldr	x1, [x8, #8]
  41a97c:	mov	w2, #0x2                   	// #2
  41a980:	bl	41aac4 <safe_atollu@plt+0x13394>
  41a984:	tbnz	w0, #0, 41a998 <safe_atollu@plt+0x13268>
  41a988:	mov	w8, wzr
  41a98c:	and	w8, w8, #0x1
  41a990:	sturb	w8, [x29, #-1]
  41a994:	b	41aab0 <safe_atollu@plt+0x13380>
  41a998:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41a99c:	add	x8, x8, #0x2e0
  41a9a0:	ldr	x8, [x8]
  41a9a4:	cbz	x8, 41a9f0 <safe_atollu@plt+0x132c0>
  41a9a8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41a9ac:	add	x8, x8, #0x2e0
  41a9b0:	ldr	x0, [x8]
  41a9b4:	ldur	x8, [x29, #-16]
  41a9b8:	ldr	x8, [x8, #8]
  41a9bc:	str	x0, [sp, #8]
  41a9c0:	mov	x0, x8
  41a9c4:	bl	41ab78 <safe_atollu@plt+0x13448>
  41a9c8:	ldr	x8, [sp, #8]
  41a9cc:	str	x0, [sp]
  41a9d0:	mov	x0, x8
  41a9d4:	ldr	x1, [sp]
  41a9d8:	bl	406ab0 <strv_find@plt>
  41a9dc:	cbnz	x0, 41a9f0 <safe_atollu@plt+0x132c0>
  41a9e0:	mov	w8, wzr
  41a9e4:	and	w8, w8, #0x1
  41a9e8:	sturb	w8, [x29, #-1]
  41a9ec:	b	41aab0 <safe_atollu@plt+0x13380>
  41a9f0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41a9f4:	add	x8, x8, #0x331
  41a9f8:	ldrb	w9, [x8]
  41a9fc:	tbnz	w9, #0, 41aa04 <safe_atollu@plt+0x132d4>
  41aa00:	b	41aa14 <safe_atollu@plt+0x132e4>
  41aa04:	mov	w8, #0x1                   	// #1
  41aa08:	and	w8, w8, #0x1
  41aa0c:	sturb	w8, [x29, #-1]
  41aa10:	b	41aab0 <safe_atollu@plt+0x13380>
  41aa14:	ldur	x8, [x29, #-16]
  41aa18:	ldr	x0, [x8, #48]
  41aa1c:	bl	40bb00 <safe_atollu@plt+0x43d0>
  41aa20:	tbnz	w0, #0, 41aa34 <safe_atollu@plt+0x13304>
  41aa24:	mov	w8, wzr
  41aa28:	and	w8, w8, #0x1
  41aa2c:	sturb	w8, [x29, #-1]
  41aa30:	b	41aab0 <safe_atollu@plt+0x13380>
  41aa34:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41aa38:	add	x8, x8, #0x2e8
  41aa3c:	ldr	x0, [x8]
  41aa40:	bl	40c9fc <safe_atollu@plt+0x52cc>
  41aa44:	tbnz	w0, #0, 41aa58 <safe_atollu@plt+0x13328>
  41aa48:	mov	w8, #0x1                   	// #1
  41aa4c:	and	w8, w8, #0x1
  41aa50:	sturb	w8, [x29, #-1]
  41aa54:	b	41aab0 <safe_atollu@plt+0x13380>
  41aa58:	ldur	x8, [x29, #-16]
  41aa5c:	ldr	w9, [x8, #64]
  41aa60:	cmp	w9, #0x0
  41aa64:	cset	w9, ls  // ls = plast
  41aa68:	tbnz	w9, #0, 41aa7c <safe_atollu@plt+0x1334c>
  41aa6c:	mov	w8, #0x1                   	// #1
  41aa70:	and	w8, w8, #0x1
  41aa74:	sturb	w8, [x29, #-1]
  41aa78:	b	41aab0 <safe_atollu@plt+0x13380>
  41aa7c:	ldur	x8, [x29, #-16]
  41aa80:	ldr	x0, [x8, #32]
  41aa84:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41aa88:	add	x1, x1, #0xa3f
  41aa8c:	bl	4066f0 <strcmp@plt>
  41aa90:	cbnz	w0, 41aaa4 <safe_atollu@plt+0x13374>
  41aa94:	mov	w8, wzr
  41aa98:	and	w8, w8, #0x1
  41aa9c:	sturb	w8, [x29, #-1]
  41aaa0:	b	41aab0 <safe_atollu@plt+0x13380>
  41aaa4:	mov	w8, #0x1                   	// #1
  41aaa8:	and	w8, w8, #0x1
  41aaac:	sturb	w8, [x29, #-1]
  41aab0:	ldurb	w8, [x29, #-1]
  41aab4:	and	w0, w8, #0x1
  41aab8:	ldp	x29, x30, [sp, #48]
  41aabc:	add	sp, sp, #0x40
  41aac0:	ret
  41aac4:	sub	sp, sp, #0x40
  41aac8:	stp	x29, x30, [sp, #48]
  41aacc:	add	x29, sp, #0x30
  41aad0:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41aad4:	add	x8, x8, #0xa4a
  41aad8:	add	x8, x8, #0x3
  41aadc:	stur	x0, [x29, #-8]
  41aae0:	stur	x1, [x29, #-16]
  41aae4:	stur	w2, [x29, #-20]
  41aae8:	str	x8, [sp, #16]
  41aaec:	ldur	x8, [x29, #-16]
  41aaf0:	cmp	x8, #0x0
  41aaf4:	cset	w9, ne  // ne = any
  41aaf8:	mov	w10, #0x1                   	// #1
  41aafc:	eor	w9, w9, #0x1
  41ab00:	eor	w9, w9, w10
  41ab04:	eor	w9, w9, w10
  41ab08:	and	w9, w9, #0x1
  41ab0c:	mov	w0, w9
  41ab10:	sxtw	x8, w0
  41ab14:	cbz	x8, 41ab3c <safe_atollu@plt+0x1340c>
  41ab18:	mov	w8, wzr
  41ab1c:	mov	w0, w8
  41ab20:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41ab24:	add	x1, x1, #0xa48
  41ab28:	ldr	x2, [sp, #16]
  41ab2c:	mov	w3, #0xb7                  	// #183
  41ab30:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41ab34:	add	x4, x4, #0xa5e
  41ab38:	bl	406540 <log_assert_failed_realm@plt>
  41ab3c:	ldur	x0, [x29, #-8]
  41ab40:	bl	40c9fc <safe_atollu@plt+0x52cc>
  41ab44:	mov	w8, #0x1                   	// #1
  41ab48:	str	w8, [sp, #12]
  41ab4c:	tbnz	w0, #0, 41ab64 <safe_atollu@plt+0x13434>
  41ab50:	ldur	x0, [x29, #-8]
  41ab54:	ldur	x1, [x29, #-16]
  41ab58:	ldur	w2, [x29, #-20]
  41ab5c:	bl	406fa0 <strv_fnmatch@plt>
  41ab60:	str	w0, [sp, #12]
  41ab64:	ldr	w8, [sp, #12]
  41ab68:	and	w0, w8, #0x1
  41ab6c:	ldp	x29, x30, [sp, #48]
  41ab70:	add	sp, sp, #0x40
  41ab74:	ret
  41ab78:	sub	sp, sp, #0x30
  41ab7c:	stp	x29, x30, [sp, #32]
  41ab80:	add	x29, sp, #0x20
  41ab84:	mov	w1, #0x2e                  	// #46
  41ab88:	str	x0, [sp, #16]
  41ab8c:	ldr	x0, [sp, #16]
  41ab90:	bl	406f30 <strrchr@plt>
  41ab94:	str	x0, [sp, #8]
  41ab98:	ldr	x8, [sp, #8]
  41ab9c:	cbnz	x8, 41abb0 <safe_atollu@plt+0x13480>
  41aba0:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41aba4:	add	x8, x8, #0xe40
  41aba8:	stur	x8, [x29, #-8]
  41abac:	b	41abbc <safe_atollu@plt+0x1348c>
  41abb0:	ldr	x8, [sp, #8]
  41abb4:	add	x8, x8, #0x1
  41abb8:	stur	x8, [x29, #-8]
  41abbc:	ldur	x0, [x29, #-8]
  41abc0:	ldp	x29, x30, [sp, #32]
  41abc4:	add	sp, sp, #0x30
  41abc8:	ret
  41abcc:	sub	sp, sp, #0x20
  41abd0:	stp	x29, x30, [sp, #16]
  41abd4:	add	x29, sp, #0x10
  41abd8:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41abdc:	add	x8, x8, #0xdae
  41abe0:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41abe4:	add	x9, x9, #0xe40
  41abe8:	str	x8, [sp, #8]
  41abec:	str	x9, [sp]
  41abf0:	bl	406820 <colors_enabled@plt>
  41abf4:	tst	w0, #0x1
  41abf8:	ldr	x8, [sp, #8]
  41abfc:	ldr	x9, [sp]
  41ac00:	csel	x0, x8, x9, ne  // ne = any
  41ac04:	ldp	x29, x30, [sp, #16]
  41ac08:	add	sp, sp, #0x20
  41ac0c:	ret
  41ac10:	sub	sp, sp, #0x20
  41ac14:	stp	x29, x30, [sp, #16]
  41ac18:	add	x29, sp, #0x10
  41ac1c:	bl	406950 <underline_enabled@plt>
  41ac20:	tbnz	w0, #0, 41ac28 <safe_atollu@plt+0x134f8>
  41ac24:	b	41ac38 <safe_atollu@plt+0x13508>
  41ac28:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41ac2c:	add	x8, x8, #0xdbe
  41ac30:	str	x8, [sp, #8]
  41ac34:	b	41ac58 <safe_atollu@plt+0x13528>
  41ac38:	bl	406820 <colors_enabled@plt>
  41ac3c:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41ac40:	add	x8, x8, #0xe40
  41ac44:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  41ac48:	add	x9, x9, #0xdca
  41ac4c:	tst	w0, #0x1
  41ac50:	csel	x8, x9, x8, ne  // ne = any
  41ac54:	str	x8, [sp, #8]
  41ac58:	ldr	x8, [sp, #8]
  41ac5c:	mov	x0, x8
  41ac60:	ldp	x29, x30, [sp, #16]
  41ac64:	add	sp, sp, #0x20
  41ac68:	ret
  41ac6c:	sub	sp, sp, #0x20
  41ac70:	stp	x29, x30, [sp, #16]
  41ac74:	add	x29, sp, #0x10
  41ac78:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41ac7c:	add	x8, x8, #0xdca
  41ac80:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41ac84:	add	x9, x9, #0xe40
  41ac88:	str	x8, [sp, #8]
  41ac8c:	str	x9, [sp]
  41ac90:	bl	406820 <colors_enabled@plt>
  41ac94:	tst	w0, #0x1
  41ac98:	ldr	x8, [sp, #8]
  41ac9c:	ldr	x9, [sp]
  41aca0:	csel	x0, x8, x9, ne  // ne = any
  41aca4:	ldp	x29, x30, [sp, #16]
  41aca8:	add	sp, sp, #0x20
  41acac:	ret
  41acb0:	sub	sp, sp, #0x40
  41acb4:	stp	x29, x30, [sp, #48]
  41acb8:	add	x29, sp, #0x30
  41acbc:	stur	x0, [x29, #-8]
  41acc0:	stur	x1, [x29, #-16]
  41acc4:	stur	w2, [x29, #-20]
  41acc8:	ldur	x0, [x29, #-8]
  41accc:	ldur	x8, [x29, #-8]
  41acd0:	str	x0, [sp, #16]
  41acd4:	mov	x0, x8
  41acd8:	bl	4066c0 <strlen@plt>
  41acdc:	ldur	x2, [x29, #-16]
  41ace0:	ldur	w3, [x29, #-20]
  41ace4:	ldr	x8, [sp, #16]
  41ace8:	str	x0, [sp, #8]
  41acec:	mov	x0, x8
  41acf0:	ldr	x1, [sp, #8]
  41acf4:	bl	406fb0 <ellipsize_mem@plt>
  41acf8:	ldp	x29, x30, [sp, #48]
  41acfc:	add	sp, sp, #0x40
  41ad00:	ret
  41ad04:	sub	sp, sp, #0x20
  41ad08:	stp	x29, x30, [sp, #16]
  41ad0c:	add	x29, sp, #0x10
  41ad10:	bl	406fc0 <running_in_chroot_or_offline@plt>
  41ad14:	tbnz	w0, #0, 41ad1c <safe_atollu@plt+0x135ec>
  41ad18:	b	41ad2c <safe_atollu@plt+0x135fc>
  41ad1c:	mov	w8, #0x1                   	// #1
  41ad20:	and	w8, w8, #0x1
  41ad24:	sturb	w8, [x29, #-1]
  41ad28:	b	41adc8 <safe_atollu@plt+0x13698>
  41ad2c:	bl	406570 <sd_booted@plt>
  41ad30:	cmp	w0, #0x0
  41ad34:	cset	w8, gt
  41ad38:	tbnz	w8, #0, 41ad4c <safe_atollu@plt+0x1361c>
  41ad3c:	mov	w8, #0x1                   	// #1
  41ad40:	and	w8, w8, #0x1
  41ad44:	sturb	w8, [x29, #-1]
  41ad48:	b	41adc8 <safe_atollu@plt+0x13698>
  41ad4c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41ad50:	add	x8, x8, #0x2d8
  41ad54:	ldr	x0, [x8]
  41ad58:	bl	40bb00 <safe_atollu@plt+0x43d0>
  41ad5c:	tbnz	w0, #0, 41ad70 <safe_atollu@plt+0x13640>
  41ad60:	mov	w8, #0x1                   	// #1
  41ad64:	and	w8, w8, #0x1
  41ad68:	sturb	w8, [x29, #-1]
  41ad6c:	b	41adc8 <safe_atollu@plt+0x13698>
  41ad70:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41ad74:	add	x8, x8, #0x33c
  41ad78:	ldr	w9, [x8]
  41ad7c:	cmp	w9, #0x1
  41ad80:	b.ne	41ad94 <safe_atollu@plt+0x13664>  // b.any
  41ad84:	mov	w8, #0x1                   	// #1
  41ad88:	and	w8, w8, #0x1
  41ad8c:	sturb	w8, [x29, #-1]
  41ad90:	b	41adc8 <safe_atollu@plt+0x13698>
  41ad94:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  41ad98:	add	x0, x0, #0xeca
  41ad9c:	bl	406960 <getenv_bool@plt>
  41ada0:	cmp	w0, #0x0
  41ada4:	cset	w8, le
  41ada8:	tbnz	w8, #0, 41adbc <safe_atollu@plt+0x1368c>
  41adac:	mov	w8, #0x1                   	// #1
  41adb0:	and	w8, w8, #0x1
  41adb4:	sturb	w8, [x29, #-1]
  41adb8:	b	41adc8 <safe_atollu@plt+0x13698>
  41adbc:	mov	w8, wzr
  41adc0:	and	w8, w8, #0x1
  41adc4:	sturb	w8, [x29, #-1]
  41adc8:	ldurb	w8, [x29, #-1]
  41adcc:	and	w0, w8, #0x1
  41add0:	ldp	x29, x30, [sp, #16]
  41add4:	add	sp, sp, #0x20
  41add8:	ret
  41addc:	sub	sp, sp, #0x20
  41ade0:	stp	x29, x30, [sp, #16]
  41ade4:	add	x29, sp, #0x10
  41ade8:	str	x0, [sp, #8]
  41adec:	ldr	x0, [sp, #8]
  41adf0:	bl	406fd0 <internal_hashmap_size@plt>
  41adf4:	ldp	x29, x30, [sp, #16]
  41adf8:	add	sp, sp, #0x20
  41adfc:	ret
  41ae00:	sub	sp, sp, #0x40
  41ae04:	stp	x29, x30, [sp, #48]
  41ae08:	add	x29, sp, #0x30
  41ae0c:	stur	x0, [x29, #-16]
  41ae10:	str	x1, [sp, #24]
  41ae14:	ldur	x0, [x29, #-16]
  41ae18:	ldr	x1, [sp, #24]
  41ae1c:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  41ae20:	tbnz	w0, #0, 41ae28 <safe_atollu@plt+0x136f8>
  41ae24:	b	41ae34 <safe_atollu@plt+0x13704>
  41ae28:	mov	x8, xzr
  41ae2c:	stur	x8, [x29, #-8]
  41ae30:	b	41ae6c <safe_atollu@plt+0x1373c>
  41ae34:	ldur	x8, [x29, #-16]
  41ae38:	ldr	x9, [sp, #24]
  41ae3c:	mul	x8, x8, x9
  41ae40:	str	x8, [sp, #16]
  41ae44:	cbz	x8, 41ae54 <safe_atollu@plt+0x13724>
  41ae48:	ldr	x8, [sp, #16]
  41ae4c:	str	x8, [sp, #8]
  41ae50:	b	41ae5c <safe_atollu@plt+0x1372c>
  41ae54:	mov	x8, #0x1                   	// #1
  41ae58:	str	x8, [sp, #8]
  41ae5c:	ldr	x8, [sp, #8]
  41ae60:	mov	x0, x8
  41ae64:	bl	406fe0 <malloc@plt>
  41ae68:	stur	x0, [x29, #-8]
  41ae6c:	ldur	x0, [x29, #-8]
  41ae70:	ldp	x29, x30, [sp, #48]
  41ae74:	add	sp, sp, #0x40
  41ae78:	ret
  41ae7c:	sub	sp, sp, #0x30
  41ae80:	stp	x29, x30, [sp, #32]
  41ae84:	add	x29, sp, #0x20
  41ae88:	stur	x0, [x29, #-8]
  41ae8c:	str	x1, [sp, #16]
  41ae90:	str	x2, [sp, #8]
  41ae94:	str	x3, [sp]
  41ae98:	ldur	x0, [x29, #-8]
  41ae9c:	ldr	x1, [sp, #16]
  41aea0:	ldr	x2, [sp, #8]
  41aea4:	ldr	x3, [sp]
  41aea8:	bl	406ff0 <internal_hashmap_iterate@plt>
  41aeac:	and	w0, w0, #0x1
  41aeb0:	ldp	x29, x30, [sp, #32]
  41aeb4:	add	sp, sp, #0x30
  41aeb8:	ret
  41aebc:	sub	sp, sp, #0x60
  41aec0:	stp	x29, x30, [sp, #80]
  41aec4:	add	x29, sp, #0x50
  41aec8:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41aecc:	add	x8, x8, #0xe41
  41aed0:	add	x8, x8, #0x3
  41aed4:	stur	x0, [x29, #-16]
  41aed8:	stur	x1, [x29, #-24]
  41aedc:	stur	x2, [x29, #-32]
  41aee0:	str	x8, [sp, #32]
  41aee4:	ldur	x8, [x29, #-16]
  41aee8:	cmp	x8, #0x0
  41aeec:	cset	w9, ne  // ne = any
  41aef0:	mov	w10, #0x1                   	// #1
  41aef4:	eor	w9, w9, #0x1
  41aef8:	eor	w9, w9, w10
  41aefc:	eor	w9, w9, w10
  41af00:	and	w9, w9, #0x1
  41af04:	mov	w0, w9
  41af08:	sxtw	x8, w0
  41af0c:	cbz	x8, 41af34 <safe_atollu@plt+0x13804>
  41af10:	mov	w8, wzr
  41af14:	mov	w0, w8
  41af18:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41af1c:	add	x1, x1, #0xa0b
  41af20:	ldr	x2, [sp, #32]
  41af24:	mov	w3, #0x586                 	// #1414
  41af28:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41af2c:	add	x4, x4, #0xee8
  41af30:	bl	406540 <log_assert_failed_realm@plt>
  41af34:	ldur	x0, [x29, #-32]
  41af38:	ldur	x8, [x29, #-16]
  41af3c:	ldr	x8, [x8]
  41af40:	str	x0, [sp, #24]
  41af44:	mov	x0, x8
  41af48:	bl	406d40 <basename@plt>
  41af4c:	ldr	x8, [sp, #24]
  41af50:	str	x0, [sp, #16]
  41af54:	mov	x0, x8
  41af58:	ldr	x1, [sp, #16]
  41af5c:	mov	w2, #0x2                   	// #2
  41af60:	bl	41aac4 <safe_atollu@plt+0x13394>
  41af64:	tbnz	w0, #0, 41af78 <safe_atollu@plt+0x13848>
  41af68:	mov	w8, wzr
  41af6c:	and	w8, w8, #0x1
  41af70:	sturb	w8, [x29, #-1]
  41af74:	b	41b03c <safe_atollu@plt+0x1390c>
  41af78:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41af7c:	add	x8, x8, #0x2e0
  41af80:	ldr	x0, [x8]
  41af84:	bl	40c9fc <safe_atollu@plt+0x52cc>
  41af88:	tbnz	w0, #0, 41afe4 <safe_atollu@plt+0x138b4>
  41af8c:	ldur	x8, [x29, #-16]
  41af90:	ldr	x0, [x8]
  41af94:	mov	w1, #0x2e                  	// #46
  41af98:	bl	406f30 <strrchr@plt>
  41af9c:	str	x0, [sp, #40]
  41afa0:	ldr	x8, [sp, #40]
  41afa4:	cbnz	x8, 41afb8 <safe_atollu@plt+0x13888>
  41afa8:	mov	w8, wzr
  41afac:	and	w8, w8, #0x1
  41afb0:	sturb	w8, [x29, #-1]
  41afb4:	b	41b03c <safe_atollu@plt+0x1390c>
  41afb8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41afbc:	add	x8, x8, #0x2e0
  41afc0:	ldr	x0, [x8]
  41afc4:	ldr	x8, [sp, #40]
  41afc8:	add	x1, x8, #0x1
  41afcc:	bl	406ab0 <strv_find@plt>
  41afd0:	cbnz	x0, 41afe4 <safe_atollu@plt+0x138b4>
  41afd4:	mov	w8, wzr
  41afd8:	and	w8, w8, #0x1
  41afdc:	sturb	w8, [x29, #-1]
  41afe0:	b	41b03c <safe_atollu@plt+0x1390c>
  41afe4:	ldur	x0, [x29, #-24]
  41afe8:	bl	40c9fc <safe_atollu@plt+0x52cc>
  41afec:	tbnz	w0, #0, 41b030 <safe_atollu@plt+0x13900>
  41aff0:	ldur	x0, [x29, #-24]
  41aff4:	ldur	x8, [x29, #-16]
  41aff8:	ldr	w9, [x8, #8]
  41affc:	str	x0, [sp, #8]
  41b000:	mov	w0, w9
  41b004:	bl	406890 <unit_file_state_to_string@plt>
  41b008:	ldr	x8, [sp, #8]
  41b00c:	str	x0, [sp]
  41b010:	mov	x0, x8
  41b014:	ldr	x1, [sp]
  41b018:	bl	406ab0 <strv_find@plt>
  41b01c:	cbnz	x0, 41b030 <safe_atollu@plt+0x13900>
  41b020:	mov	w8, wzr
  41b024:	and	w8, w8, #0x1
  41b028:	sturb	w8, [x29, #-1]
  41b02c:	b	41b03c <safe_atollu@plt+0x1390c>
  41b030:	mov	w8, #0x1                   	// #1
  41b034:	and	w8, w8, #0x1
  41b038:	sturb	w8, [x29, #-1]
  41b03c:	ldurb	w8, [x29, #-1]
  41b040:	and	w0, w8, #0x1
  41b044:	ldp	x29, x30, [sp, #80]
  41b048:	add	sp, sp, #0x60
  41b04c:	ret
  41b050:	sub	sp, sp, #0x50
  41b054:	stp	x29, x30, [sp, #64]
  41b058:	add	x29, sp, #0x40
  41b05c:	mov	w8, #0x2e                  	// #46
  41b060:	stur	x0, [x29, #-16]
  41b064:	stur	x1, [x29, #-24]
  41b068:	ldur	x9, [x29, #-16]
  41b06c:	ldr	x0, [x9]
  41b070:	mov	w1, w8
  41b074:	str	w8, [sp, #16]
  41b078:	bl	406f30 <strrchr@plt>
  41b07c:	str	x0, [sp, #32]
  41b080:	ldur	x9, [x29, #-24]
  41b084:	ldr	x0, [x9]
  41b088:	ldr	w1, [sp, #16]
  41b08c:	bl	406f30 <strrchr@plt>
  41b090:	str	x0, [sp, #24]
  41b094:	ldr	x9, [sp, #32]
  41b098:	cbz	x9, 41b0c8 <safe_atollu@plt+0x13998>
  41b09c:	ldr	x8, [sp, #24]
  41b0a0:	cbz	x8, 41b0c8 <safe_atollu@plt+0x13998>
  41b0a4:	ldr	x0, [sp, #32]
  41b0a8:	ldr	x1, [sp, #24]
  41b0ac:	bl	406f20 <strcasecmp@plt>
  41b0b0:	str	w0, [sp, #20]
  41b0b4:	ldr	w8, [sp, #20]
  41b0b8:	cbz	w8, 41b0c8 <safe_atollu@plt+0x13998>
  41b0bc:	ldr	w8, [sp, #20]
  41b0c0:	stur	w8, [x29, #-4]
  41b0c4:	b	41b100 <safe_atollu@plt+0x139d0>
  41b0c8:	ldur	x8, [x29, #-16]
  41b0cc:	ldr	x0, [x8]
  41b0d0:	bl	406d40 <basename@plt>
  41b0d4:	ldur	x8, [x29, #-24]
  41b0d8:	ldr	x8, [x8]
  41b0dc:	str	x0, [sp, #8]
  41b0e0:	mov	x0, x8
  41b0e4:	bl	406d40 <basename@plt>
  41b0e8:	ldr	x1, [sp, #8]
  41b0ec:	str	x0, [sp]
  41b0f0:	mov	x0, x1
  41b0f4:	ldr	x1, [sp]
  41b0f8:	bl	406f20 <strcasecmp@plt>
  41b0fc:	stur	w0, [x29, #-4]
  41b100:	ldur	w0, [x29, #-4]
  41b104:	ldp	x29, x30, [sp, #64]
  41b108:	add	sp, sp, #0x50
  41b10c:	ret
  41b110:	sub	sp, sp, #0x180
  41b114:	stp	x29, x30, [sp, #352]
  41b118:	str	x28, [sp, #368]
  41b11c:	add	x29, sp, #0x160
  41b120:	sub	x8, x29, #0x18
  41b124:	mov	w9, #0x9                   	// #9
  41b128:	mov	w10, #0x5                   	// #5
  41b12c:	str	x0, [x8, #16]
  41b130:	str	w1, [x8, #12]
  41b134:	str	w9, [x8, #8]
  41b138:	str	w10, [x8]
  41b13c:	ldr	x11, [x8, #16]
  41b140:	stur	x11, [x29, #-32]
  41b144:	stur	x8, [x29, #-168]
  41b148:	ldur	x8, [x29, #-32]
  41b14c:	ldur	x9, [x29, #-168]
  41b150:	ldr	x10, [x9, #16]
  41b154:	ldr	w11, [x9, #12]
  41b158:	mov	w12, w11
  41b15c:	mov	x13, #0x10                  	// #16
  41b160:	mul	x12, x13, x12
  41b164:	add	x10, x10, x12
  41b168:	cmp	x8, x10
  41b16c:	b.cs	41b23c <safe_atollu@plt+0x13b0c>  // b.hs, b.nlast
  41b170:	ldur	x8, [x29, #-168]
  41b174:	ldr	w9, [x8, #8]
  41b178:	stur	w9, [x29, #-36]
  41b17c:	ldur	x10, [x29, #-32]
  41b180:	ldr	x0, [x10]
  41b184:	bl	406d40 <basename@plt>
  41b188:	bl	4066c0 <strlen@plt>
  41b18c:	stur	x0, [x29, #-48]
  41b190:	ldur	w9, [x29, #-36]
  41b194:	mov	w8, w9
  41b198:	ldur	x10, [x29, #-48]
  41b19c:	cmp	x8, x10
  41b1a0:	b.ls	41b1b4 <safe_atollu@plt+0x13a84>  // b.plast
  41b1a4:	ldur	w8, [x29, #-36]
  41b1a8:	mov	w0, w8
  41b1ac:	str	x0, [sp, #176]
  41b1b0:	b	41b1bc <safe_atollu@plt+0x13a8c>
  41b1b4:	ldur	x8, [x29, #-48]
  41b1b8:	str	x8, [sp, #176]
  41b1bc:	ldr	x8, [sp, #176]
  41b1c0:	stur	x8, [x29, #-56]
  41b1c4:	ldur	x8, [x29, #-56]
  41b1c8:	ldur	x9, [x29, #-168]
  41b1cc:	str	w8, [x9, #8]
  41b1d0:	ldr	w8, [x9]
  41b1d4:	stur	w8, [x29, #-60]
  41b1d8:	ldur	x10, [x29, #-32]
  41b1dc:	ldr	w0, [x10, #8]
  41b1e0:	bl	406890 <unit_file_state_to_string@plt>
  41b1e4:	bl	4066c0 <strlen@plt>
  41b1e8:	stur	x0, [x29, #-72]
  41b1ec:	ldur	w8, [x29, #-60]
  41b1f0:	mov	w9, w8
  41b1f4:	ldur	x10, [x29, #-72]
  41b1f8:	cmp	x9, x10
  41b1fc:	b.ls	41b210 <safe_atollu@plt+0x13ae0>  // b.plast
  41b200:	ldur	w8, [x29, #-60]
  41b204:	mov	w0, w8
  41b208:	str	x0, [sp, #168]
  41b20c:	b	41b218 <safe_atollu@plt+0x13ae8>
  41b210:	ldur	x8, [x29, #-72]
  41b214:	str	x8, [sp, #168]
  41b218:	ldr	x8, [sp, #168]
  41b21c:	stur	x8, [x29, #-80]
  41b220:	ldur	x8, [x29, #-80]
  41b224:	ldur	x9, [x29, #-168]
  41b228:	str	w8, [x9]
  41b22c:	ldur	x8, [x29, #-32]
  41b230:	add	x8, x8, #0x10
  41b234:	stur	x8, [x29, #-32]
  41b238:	b	41b148 <safe_atollu@plt+0x13a18>
  41b23c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41b240:	add	x8, x8, #0x348
  41b244:	ldrb	w9, [x8]
  41b248:	tbnz	w9, #0, 41b328 <safe_atollu@plt+0x13bf8>
  41b24c:	ldur	x8, [x29, #-168]
  41b250:	ldr	w9, [x8, #8]
  41b254:	stur	w9, [x29, #-88]
  41b258:	mov	w9, #0x19                  	// #25
  41b25c:	stur	w9, [x29, #-92]
  41b260:	ldur	w9, [x29, #-88]
  41b264:	cmp	w9, #0x19
  41b268:	b.cs	41b278 <safe_atollu@plt+0x13b48>  // b.hs, b.nlast
  41b26c:	ldur	w8, [x29, #-88]
  41b270:	str	w8, [sp, #164]
  41b274:	b	41b280 <safe_atollu@plt+0x13b50>
  41b278:	mov	w8, #0x19                  	// #25
  41b27c:	str	w8, [sp, #164]
  41b280:	ldr	w8, [sp, #164]
  41b284:	stur	w8, [x29, #-96]
  41b288:	ldur	w8, [x29, #-96]
  41b28c:	ldur	x9, [x29, #-168]
  41b290:	str	w8, [x9, #4]
  41b294:	ldr	w8, [x9, #4]
  41b298:	add	w8, w8, #0x1
  41b29c:	ldr	w10, [x9]
  41b2a0:	add	w8, w8, w10
  41b2a4:	stur	w8, [x29, #-84]
  41b2a8:	ldur	w8, [x29, #-84]
  41b2ac:	str	w8, [sp, #160]
  41b2b0:	bl	406f50 <columns@plt>
  41b2b4:	ldr	w8, [sp, #160]
  41b2b8:	cmp	w8, w0
  41b2bc:	b.cs	41b324 <safe_atollu@plt+0x13bf4>  // b.hs, b.nlast
  41b2c0:	bl	406f50 <columns@plt>
  41b2c4:	ldur	w8, [x29, #-84]
  41b2c8:	subs	w8, w0, w8
  41b2cc:	stur	w8, [x29, #-100]
  41b2d0:	ldur	x9, [x29, #-168]
  41b2d4:	ldr	w8, [x9, #8]
  41b2d8:	ldr	w10, [x9, #4]
  41b2dc:	subs	w8, w8, w10
  41b2e0:	stur	w8, [x29, #-104]
  41b2e4:	ldur	w8, [x29, #-100]
  41b2e8:	ldur	w10, [x29, #-104]
  41b2ec:	cmp	w8, w10
  41b2f0:	b.cs	41b300 <safe_atollu@plt+0x13bd0>  // b.hs, b.nlast
  41b2f4:	ldur	w8, [x29, #-100]
  41b2f8:	str	w8, [sp, #156]
  41b2fc:	b	41b308 <safe_atollu@plt+0x13bd8>
  41b300:	ldur	w8, [x29, #-104]
  41b304:	str	w8, [sp, #156]
  41b308:	ldr	w8, [sp, #156]
  41b30c:	stur	w8, [x29, #-108]
  41b310:	ldur	w8, [x29, #-108]
  41b314:	ldur	x9, [x29, #-168]
  41b318:	ldr	w10, [x9, #4]
  41b31c:	add	w8, w10, w8
  41b320:	str	w8, [x9, #4]
  41b324:	b	41b334 <safe_atollu@plt+0x13c04>
  41b328:	ldur	x8, [x29, #-168]
  41b32c:	ldr	w9, [x8, #8]
  41b330:	str	w9, [x8, #4]
  41b334:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41b338:	add	x8, x8, #0x342
  41b33c:	ldrb	w9, [x8]
  41b340:	tbnz	w9, #0, 41b3ac <safe_atollu@plt+0x13c7c>
  41b344:	ldur	x8, [x29, #-168]
  41b348:	ldr	w9, [x8, #12]
  41b34c:	cmp	w9, #0x0
  41b350:	cset	w9, ls  // ls = plast
  41b354:	tbnz	w9, #0, 41b3ac <safe_atollu@plt+0x13c7c>
  41b358:	bl	40c6d4 <safe_atollu@plt+0x4fa4>
  41b35c:	ldur	x8, [x29, #-168]
  41b360:	ldr	w2, [x8, #4]
  41b364:	ldr	w4, [x8]
  41b368:	str	x0, [sp, #144]
  41b36c:	str	w2, [sp, #140]
  41b370:	str	w4, [sp, #136]
  41b374:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41b378:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41b37c:	add	x8, x8, #0xf2c
  41b380:	str	x0, [sp, #128]
  41b384:	mov	x0, x8
  41b388:	ldr	x1, [sp, #144]
  41b38c:	ldr	w2, [sp, #140]
  41b390:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  41b394:	add	x3, x3, #0xf3b
  41b398:	ldr	w4, [sp, #136]
  41b39c:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  41b3a0:	add	x5, x5, #0xf45
  41b3a4:	ldr	x6, [sp, #128]
  41b3a8:	bl	406650 <printf@plt>
  41b3ac:	ldur	x8, [x29, #-168]
  41b3b0:	ldr	x9, [x8, #16]
  41b3b4:	stur	x9, [x29, #-32]
  41b3b8:	ldur	x8, [x29, #-32]
  41b3bc:	ldur	x9, [x29, #-168]
  41b3c0:	ldr	x10, [x9, #16]
  41b3c4:	ldr	w11, [x9, #12]
  41b3c8:	mov	w12, w11
  41b3cc:	mov	x13, #0x10                  	// #16
  41b3d0:	mul	x12, x13, x12
  41b3d4:	add	x10, x10, x12
  41b3d8:	cmp	x8, x10
  41b3dc:	b.cs	41b688 <safe_atollu@plt+0x13f58>  // b.hs, b.nlast
  41b3e0:	mov	x8, xzr
  41b3e4:	stur	x8, [x29, #-120]
  41b3e8:	stur	x8, [x29, #-128]
  41b3ec:	stur	x8, [x29, #-136]
  41b3f0:	stur	x8, [x29, #-152]
  41b3f4:	ldur	x8, [x29, #-32]
  41b3f8:	mov	x9, #0x10                  	// #16
  41b3fc:	add	x8, x8, #0x10
  41b400:	ldur	x10, [x29, #-168]
  41b404:	ldr	x11, [x10, #16]
  41b408:	ldr	w12, [x10, #12]
  41b40c:	mov	w13, w12
  41b410:	mul	x9, x9, x13
  41b414:	add	x9, x11, x9
  41b418:	mov	w12, #0x0                   	// #0
  41b41c:	cmp	x8, x9
  41b420:	str	w12, [sp, #124]
  41b424:	b.cs	41b46c <safe_atollu@plt+0x13d3c>  // b.hs, b.nlast
  41b428:	ldur	x8, [x29, #-32]
  41b42c:	ldr	x0, [x8]
  41b430:	bl	41ab78 <safe_atollu@plt+0x13448>
  41b434:	ldur	x8, [x29, #-32]
  41b438:	ldr	x8, [x8, #16]
  41b43c:	str	x0, [sp, #112]
  41b440:	mov	x0, x8
  41b444:	bl	41ab78 <safe_atollu@plt+0x13448>
  41b448:	ldr	x1, [sp, #112]
  41b44c:	str	x0, [sp, #104]
  41b450:	mov	x0, x1
  41b454:	ldr	x1, [sp, #104]
  41b458:	bl	4066f0 <strcmp@plt>
  41b45c:	cmp	w0, #0x0
  41b460:	cset	w9, eq  // eq = none
  41b464:	eor	w9, w9, #0x1
  41b468:	str	w9, [sp, #124]
  41b46c:	ldr	w8, [sp, #124]
  41b470:	and	w8, w8, #0x1
  41b474:	sturb	w8, [x29, #-153]
  41b478:	ldurb	w8, [x29, #-153]
  41b47c:	tbnz	w8, #0, 41b484 <safe_atollu@plt+0x13d54>
  41b480:	b	41b48c <safe_atollu@plt+0x13d5c>
  41b484:	bl	40c6d4 <safe_atollu@plt+0x4fa4>
  41b488:	stur	x0, [x29, #-120]
  41b48c:	mov	w8, #0x0                   	// #0
  41b490:	sturb	w8, [x29, #-154]
  41b494:	ldur	x9, [x29, #-32]
  41b498:	ldr	w8, [x9, #8]
  41b49c:	subs	w10, w8, #0x4
  41b4a0:	cmp	w10, #0x1
  41b4a4:	str	w8, [sp, #100]
  41b4a8:	b.ls	41b4d8 <safe_atollu@plt+0x13da8>  // b.plast
  41b4ac:	b	41b4b0 <safe_atollu@plt+0x13d80>
  41b4b0:	ldr	w8, [sp, #100]
  41b4b4:	cmp	w8, #0x7
  41b4b8:	b.eq	41b4d8 <safe_atollu@plt+0x13da8>  // b.none
  41b4bc:	b	41b4c0 <safe_atollu@plt+0x13d90>
  41b4c0:	ldr	w8, [sp, #100]
  41b4c4:	cmp	w8, #0xb
  41b4c8:	cset	w9, eq  // eq = none
  41b4cc:	eor	w9, w9, #0x1
  41b4d0:	tbnz	w9, #0, 41b4e4 <safe_atollu@plt+0x13db4>
  41b4d4:	b	41b4d8 <safe_atollu@plt+0x13da8>
  41b4d8:	mov	w8, #0x1                   	// #1
  41b4dc:	sturb	w8, [x29, #-154]
  41b4e0:	b	41b4e4 <safe_atollu@plt+0x13db4>
  41b4e4:	ldurb	w8, [x29, #-154]
  41b4e8:	and	w8, w8, #0x1
  41b4ec:	sturb	w8, [x29, #-155]
  41b4f0:	ldurb	w8, [x29, #-155]
  41b4f4:	tbnz	w8, #0, 41b4fc <safe_atollu@plt+0x13dcc>
  41b4f8:	b	41b528 <safe_atollu@plt+0x13df8>
  41b4fc:	ldurb	w8, [x29, #-153]
  41b500:	tbnz	w8, #0, 41b508 <safe_atollu@plt+0x13dd8>
  41b504:	b	41b514 <safe_atollu@plt+0x13de4>
  41b508:	bl	41ac10 <safe_atollu@plt+0x134e0>
  41b50c:	str	x0, [sp, #88]
  41b510:	b	41b51c <safe_atollu@plt+0x13dec>
  41b514:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41b518:	str	x0, [sp, #88]
  41b51c:	ldr	x8, [sp, #88]
  41b520:	stur	x8, [x29, #-128]
  41b524:	b	41b55c <safe_atollu@plt+0x13e2c>
  41b528:	ldur	x8, [x29, #-32]
  41b52c:	ldr	w9, [x8, #8]
  41b530:	cbnz	w9, 41b55c <safe_atollu@plt+0x13e2c>
  41b534:	ldurb	w8, [x29, #-153]
  41b538:	tbnz	w8, #0, 41b540 <safe_atollu@plt+0x13e10>
  41b53c:	b	41b54c <safe_atollu@plt+0x13e1c>
  41b540:	bl	41b724 <safe_atollu@plt+0x13ff4>
  41b544:	str	x0, [sp, #80]
  41b548:	b	41b554 <safe_atollu@plt+0x13e24>
  41b54c:	bl	41b780 <safe_atollu@plt+0x14050>
  41b550:	str	x0, [sp, #80]
  41b554:	ldr	x8, [sp, #80]
  41b558:	stur	x8, [x29, #-128]
  41b55c:	ldur	x8, [x29, #-120]
  41b560:	cbnz	x8, 41b56c <safe_atollu@plt+0x13e3c>
  41b564:	ldur	x8, [x29, #-128]
  41b568:	cbz	x8, 41b574 <safe_atollu@plt+0x13e44>
  41b56c:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41b570:	stur	x0, [x29, #-136]
  41b574:	ldur	x8, [x29, #-32]
  41b578:	ldr	x0, [x8]
  41b57c:	bl	406d40 <basename@plt>
  41b580:	stur	x0, [x29, #-144]
  41b584:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41b588:	add	x8, x8, #0x348
  41b58c:	ldrb	w9, [x8]
  41b590:	tbnz	w9, #0, 41b598 <safe_atollu@plt+0x13e68>
  41b594:	b	41b5a4 <safe_atollu@plt+0x13e74>
  41b598:	mov	x8, xzr
  41b59c:	str	x8, [sp, #72]
  41b5a0:	b	41b5c0 <safe_atollu@plt+0x13e90>
  41b5a4:	ldur	x0, [x29, #-144]
  41b5a8:	ldur	x8, [x29, #-168]
  41b5ac:	ldr	w9, [x8, #4]
  41b5b0:	mov	w1, w9
  41b5b4:	mov	w2, #0x21                  	// #33
  41b5b8:	bl	41acb0 <safe_atollu@plt+0x13580>
  41b5bc:	str	x0, [sp, #72]
  41b5c0:	ldr	x8, [sp, #72]
  41b5c4:	stur	x8, [x29, #-152]
  41b5c8:	ldur	x0, [x29, #-120]
  41b5cc:	bl	41b7c4 <safe_atollu@plt+0x14094>
  41b5d0:	ldur	x8, [x29, #-168]
  41b5d4:	ldr	w2, [x8, #4]
  41b5d8:	ldur	x9, [x29, #-152]
  41b5dc:	str	x0, [sp, #64]
  41b5e0:	str	w2, [sp, #60]
  41b5e4:	cbz	x9, 41b5f4 <safe_atollu@plt+0x13ec4>
  41b5e8:	ldur	x8, [x29, #-152]
  41b5ec:	str	x8, [sp, #48]
  41b5f0:	b	41b5fc <safe_atollu@plt+0x13ecc>
  41b5f4:	ldur	x8, [x29, #-144]
  41b5f8:	str	x8, [sp, #48]
  41b5fc:	ldr	x8, [sp, #48]
  41b600:	ldur	x0, [x29, #-128]
  41b604:	str	x8, [sp, #40]
  41b608:	bl	41b7c4 <safe_atollu@plt+0x14094>
  41b60c:	ldur	x8, [x29, #-168]
  41b610:	ldr	w5, [x8]
  41b614:	ldur	x9, [x29, #-32]
  41b618:	ldr	w10, [x9, #8]
  41b61c:	str	x0, [sp, #32]
  41b620:	mov	w0, w10
  41b624:	str	w5, [sp, #28]
  41b628:	bl	406890 <unit_file_state_to_string@plt>
  41b62c:	ldur	x8, [x29, #-136]
  41b630:	str	x0, [sp, #16]
  41b634:	mov	x0, x8
  41b638:	bl	41b7c4 <safe_atollu@plt+0x14094>
  41b63c:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41b640:	add	x8, x8, #0xf4b
  41b644:	str	x0, [sp, #8]
  41b648:	mov	x0, x8
  41b64c:	ldr	x1, [sp, #64]
  41b650:	ldr	w2, [sp, #60]
  41b654:	ldr	x3, [sp, #40]
  41b658:	ldr	x4, [sp, #32]
  41b65c:	ldr	w5, [sp, #28]
  41b660:	ldr	x6, [sp, #16]
  41b664:	ldr	x7, [sp, #8]
  41b668:	bl	406650 <printf@plt>
  41b66c:	sub	x8, x29, #0x98
  41b670:	mov	x0, x8
  41b674:	bl	407e0c <safe_atollu@plt+0x6dc>
  41b678:	ldur	x8, [x29, #-32]
  41b67c:	add	x8, x8, #0x10
  41b680:	stur	x8, [x29, #-32]
  41b684:	b	41b3b8 <safe_atollu@plt+0x13c88>
  41b688:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41b68c:	add	x8, x8, #0x342
  41b690:	ldrb	w9, [x8]
  41b694:	tbnz	w9, #0, 41b6ac <safe_atollu@plt+0x13f7c>
  41b698:	ldur	x8, [x29, #-168]
  41b69c:	ldr	w1, [x8, #12]
  41b6a0:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  41b6a4:	add	x0, x0, #0xf5c
  41b6a8:	bl	406650 <printf@plt>
  41b6ac:	ldr	x28, [sp, #368]
  41b6b0:	ldp	x29, x30, [sp, #352]
  41b6b4:	add	sp, sp, #0x180
  41b6b8:	ret
  41b6bc:	sub	sp, sp, #0x20
  41b6c0:	str	x0, [sp, #24]
  41b6c4:	str	x1, [sp, #16]
  41b6c8:	ldr	x8, [sp, #16]
  41b6cc:	mov	w9, #0x0                   	// #0
  41b6d0:	str	w9, [sp, #12]
  41b6d4:	cbz	x8, 41b6f4 <safe_atollu@plt+0x13fc4>
  41b6d8:	ldr	x8, [sp, #24]
  41b6dc:	ldr	x9, [sp, #16]
  41b6e0:	mov	x10, #0xffffffffffffffff    	// #-1
  41b6e4:	udiv	x9, x10, x9
  41b6e8:	cmp	x8, x9
  41b6ec:	cset	w11, hi  // hi = pmore
  41b6f0:	str	w11, [sp, #12]
  41b6f4:	ldr	w8, [sp, #12]
  41b6f8:	mov	w9, #0x1                   	// #1
  41b6fc:	eor	w8, w8, #0x1
  41b700:	eor	w8, w8, w9
  41b704:	and	w8, w8, #0x1
  41b708:	mov	w0, w8
  41b70c:	sxtw	x10, w0
  41b710:	cmp	x10, #0x0
  41b714:	cset	w8, ne  // ne = any
  41b718:	and	w0, w8, #0x1
  41b71c:	add	sp, sp, #0x20
  41b720:	ret
  41b724:	sub	sp, sp, #0x20
  41b728:	stp	x29, x30, [sp, #16]
  41b72c:	add	x29, sp, #0x10
  41b730:	bl	406950 <underline_enabled@plt>
  41b734:	tbnz	w0, #0, 41b73c <safe_atollu@plt+0x1400c>
  41b738:	b	41b74c <safe_atollu@plt+0x1401c>
  41b73c:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41b740:	add	x8, x8, #0xf74
  41b744:	str	x8, [sp, #8]
  41b748:	b	41b76c <safe_atollu@plt+0x1403c>
  41b74c:	bl	406820 <colors_enabled@plt>
  41b750:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41b754:	add	x8, x8, #0xe40
  41b758:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  41b75c:	add	x9, x9, #0xf80
  41b760:	tst	w0, #0x1
  41b764:	csel	x8, x9, x8, ne  // ne = any
  41b768:	str	x8, [sp, #8]
  41b76c:	ldr	x8, [sp, #8]
  41b770:	mov	x0, x8
  41b774:	ldp	x29, x30, [sp, #16]
  41b778:	add	sp, sp, #0x20
  41b77c:	ret
  41b780:	sub	sp, sp, #0x20
  41b784:	stp	x29, x30, [sp, #16]
  41b788:	add	x29, sp, #0x10
  41b78c:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41b790:	add	x8, x8, #0xf80
  41b794:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41b798:	add	x9, x9, #0xe40
  41b79c:	str	x8, [sp, #8]
  41b7a0:	str	x9, [sp]
  41b7a4:	bl	406820 <colors_enabled@plt>
  41b7a8:	tst	w0, #0x1
  41b7ac:	ldr	x8, [sp, #8]
  41b7b0:	ldr	x9, [sp]
  41b7b4:	csel	x0, x8, x9, ne  // ne = any
  41b7b8:	ldp	x29, x30, [sp, #16]
  41b7bc:	add	sp, sp, #0x20
  41b7c0:	ret
  41b7c4:	sub	sp, sp, #0x20
  41b7c8:	str	x0, [sp, #24]
  41b7cc:	ldr	x8, [sp, #24]
  41b7d0:	str	x8, [sp, #16]
  41b7d4:	cbz	x8, 41b7e4 <safe_atollu@plt+0x140b4>
  41b7d8:	ldr	x8, [sp, #16]
  41b7dc:	str	x8, [sp, #8]
  41b7e0:	b	41b7f0 <safe_atollu@plt+0x140c0>
  41b7e4:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41b7e8:	add	x8, x8, #0xe40
  41b7ec:	str	x8, [sp, #8]
  41b7f0:	ldr	x8, [sp, #8]
  41b7f4:	mov	x0, x8
  41b7f8:	add	sp, sp, #0x20
  41b7fc:	ret
  41b800:	sub	sp, sp, #0x100
  41b804:	stp	x29, x30, [sp, #240]
  41b808:	add	x29, sp, #0xf0
  41b80c:	mov	x8, xzr
  41b810:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41b814:	add	x9, x9, #0xe41
  41b818:	add	x9, x9, #0x3
  41b81c:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41b820:	add	x10, x10, #0x2c
  41b824:	stur	x0, [x29, #-16]
  41b828:	stur	x1, [x29, #-24]
  41b82c:	stur	x2, [x29, #-32]
  41b830:	stur	x3, [x29, #-40]
  41b834:	stur	x4, [x29, #-48]
  41b838:	stur	x8, [x29, #-56]
  41b83c:	stur	x8, [x29, #-64]
  41b840:	str	x9, [sp, #64]
  41b844:	str	x10, [sp, #56]
  41b848:	ldur	x8, [x29, #-16]
  41b84c:	cmp	x8, #0x0
  41b850:	cset	w9, ne  // ne = any
  41b854:	mov	w10, #0x1                   	// #1
  41b858:	eor	w9, w9, #0x1
  41b85c:	eor	w9, w9, w10
  41b860:	eor	w9, w9, w10
  41b864:	and	w9, w9, #0x1
  41b868:	mov	w0, w9
  41b86c:	sxtw	x8, w0
  41b870:	cbz	x8, 41b898 <safe_atollu@plt+0x14168>
  41b874:	mov	w8, wzr
  41b878:	mov	w0, w8
  41b87c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41b880:	add	x1, x1, #0x745
  41b884:	ldr	x2, [sp, #64]
  41b888:	mov	w3, #0x2ec                 	// #748
  41b88c:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41b890:	add	x4, x4, #0xfde
  41b894:	bl	406540 <log_assert_failed_realm@plt>
  41b898:	ldur	x8, [x29, #-40]
  41b89c:	cmp	x8, #0x0
  41b8a0:	cset	w9, ne  // ne = any
  41b8a4:	mov	w10, #0x1                   	// #1
  41b8a8:	eor	w9, w9, #0x1
  41b8ac:	eor	w9, w9, w10
  41b8b0:	eor	w9, w9, w10
  41b8b4:	and	w9, w9, #0x1
  41b8b8:	mov	w0, w9
  41b8bc:	sxtw	x8, w0
  41b8c0:	cbz	x8, 41b8e8 <safe_atollu@plt+0x141b8>
  41b8c4:	mov	w8, wzr
  41b8c8:	mov	w0, w8
  41b8cc:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41b8d0:	add	x1, x1, #0x266
  41b8d4:	ldr	x2, [sp, #64]
  41b8d8:	mov	w3, #0x2ed                 	// #749
  41b8dc:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41b8e0:	add	x4, x4, #0xfde
  41b8e4:	bl	406540 <log_assert_failed_realm@plt>
  41b8e8:	ldur	x8, [x29, #-24]
  41b8ec:	stur	x8, [x29, #-72]
  41b8f0:	ldur	x8, [x29, #-72]
  41b8f4:	mov	w9, #0x0                   	// #0
  41b8f8:	str	w9, [sp, #52]
  41b8fc:	cbz	x8, 41b914 <safe_atollu@plt+0x141e4>
  41b900:	ldur	x8, [x29, #-72]
  41b904:	ldr	x8, [x8]
  41b908:	cmp	x8, #0x0
  41b90c:	cset	w9, ne  // ne = any
  41b910:	str	w9, [sp, #52]
  41b914:	ldr	w8, [sp, #52]
  41b918:	tbnz	w8, #0, 41b920 <safe_atollu@plt+0x141f0>
  41b91c:	b	41babc <safe_atollu@plt+0x1438c>
  41b920:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41b924:	add	x8, x8, #0x318
  41b928:	ldrb	w9, [x8]
  41b92c:	mov	w10, #0x2                   	// #2
  41b930:	mov	w11, wzr
  41b934:	tst	w9, #0x1
  41b938:	csel	w9, w11, w10, ne  // ne = any
  41b93c:	mov	w10, #0x1                   	// #1
  41b940:	orr	w9, w10, w9
  41b944:	stur	w9, [x29, #-92]
  41b948:	ldur	x8, [x29, #-72]
  41b94c:	ldr	x0, [x8]
  41b950:	ldur	w2, [x29, #-92]
  41b954:	ldur	x8, [x29, #-32]
  41b958:	str	x0, [sp, #40]
  41b95c:	str	w2, [sp, #36]
  41b960:	str	x8, [sp, #24]
  41b964:	cbz	x8, 41b974 <safe_atollu@plt+0x14244>
  41b968:	ldr	x8, [sp, #24]
  41b96c:	str	x8, [sp, #16]
  41b970:	b	41b980 <safe_atollu@plt+0x14250>
  41b974:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  41b978:	add	x8, x8, #0x23
  41b97c:	str	x8, [sp, #16]
  41b980:	ldr	x8, [sp, #16]
  41b984:	ldr	x0, [sp, #40]
  41b988:	mov	x9, xzr
  41b98c:	mov	x1, x9
  41b990:	ldr	w2, [sp, #36]
  41b994:	mov	x3, x8
  41b998:	sub	x4, x29, #0x58
  41b99c:	bl	406dd0 <unit_name_mangle_with_suffix@plt>
  41b9a0:	stur	w0, [x29, #-76]
  41b9a4:	ldur	w10, [x29, #-76]
  41b9a8:	cmp	w10, #0x0
  41b9ac:	cset	w10, ge  // ge = tcont
  41b9b0:	tbnz	w10, #0, 41ba40 <safe_atollu@plt+0x14310>
  41b9b4:	mov	w8, #0x3                   	// #3
  41b9b8:	stur	w8, [x29, #-96]
  41b9bc:	ldur	w8, [x29, #-76]
  41b9c0:	stur	w8, [x29, #-100]
  41b9c4:	stur	wzr, [x29, #-104]
  41b9c8:	ldur	w0, [x29, #-104]
  41b9cc:	bl	4064d0 <log_get_max_level_realm@plt>
  41b9d0:	ldur	w8, [x29, #-96]
  41b9d4:	and	w8, w8, #0x7
  41b9d8:	cmp	w0, w8
  41b9dc:	b.lt	41ba10 <safe_atollu@plt+0x142e0>  // b.tstop
  41b9e0:	ldur	w8, [x29, #-104]
  41b9e4:	ldur	w9, [x29, #-96]
  41b9e8:	orr	w0, w9, w8, lsl #10
  41b9ec:	ldur	w1, [x29, #-100]
  41b9f0:	ldr	x2, [sp, #64]
  41b9f4:	mov	w3, #0x2f5                 	// #757
  41b9f8:	ldr	x4, [sp, #56]
  41b9fc:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41ba00:	add	x5, x5, #0x39
  41ba04:	bl	4064e0 <log_internal_realm@plt>
  41ba08:	str	w0, [sp, #12]
  41ba0c:	b	41ba24 <safe_atollu@plt+0x142f4>
  41ba10:	ldur	w0, [x29, #-100]
  41ba14:	bl	4064f0 <abs@plt>
  41ba18:	mov	w8, wzr
  41ba1c:	subs	w8, w8, w0, uxtb
  41ba20:	str	w8, [sp, #12]
  41ba24:	ldr	w8, [sp, #12]
  41ba28:	stur	w8, [x29, #-108]
  41ba2c:	ldur	w8, [x29, #-108]
  41ba30:	stur	w8, [x29, #-4]
  41ba34:	mov	w8, #0x1                   	// #1
  41ba38:	stur	w8, [x29, #-112]
  41ba3c:	b	41bcc8 <safe_atollu@plt+0x14598>
  41ba40:	ldur	x0, [x29, #-88]
  41ba44:	bl	41cb20 <safe_atollu@plt+0x153f0>
  41ba48:	tbnz	w0, #0, 41ba50 <safe_atollu@plt+0x14320>
  41ba4c:	b	41ba64 <safe_atollu@plt+0x14334>
  41ba50:	ldur	x1, [x29, #-88]
  41ba54:	sub	x0, x29, #0x40
  41ba58:	bl	406710 <strv_consume@plt>
  41ba5c:	stur	w0, [x29, #-76]
  41ba60:	b	41ba74 <safe_atollu@plt+0x14344>
  41ba64:	ldur	x1, [x29, #-88]
  41ba68:	sub	x0, x29, #0x38
  41ba6c:	bl	406710 <strv_consume@plt>
  41ba70:	stur	w0, [x29, #-76]
  41ba74:	ldur	w8, [x29, #-76]
  41ba78:	cmp	w8, #0x0
  41ba7c:	cset	w8, ge  // ge = tcont
  41ba80:	tbnz	w8, #0, 41baac <safe_atollu@plt+0x1437c>
  41ba84:	mov	w8, wzr
  41ba88:	mov	w0, w8
  41ba8c:	ldr	x1, [sp, #64]
  41ba90:	mov	w2, #0x2fc                 	// #764
  41ba94:	ldr	x3, [sp, #56]
  41ba98:	bl	4066b0 <log_oom_internal@plt>
  41ba9c:	stur	w0, [x29, #-4]
  41baa0:	mov	w8, #0x1                   	// #1
  41baa4:	stur	w8, [x29, #-112]
  41baa8:	b	41bcc8 <safe_atollu@plt+0x14598>
  41baac:	ldur	x8, [x29, #-72]
  41bab0:	add	x8, x8, #0x8
  41bab4:	stur	x8, [x29, #-72]
  41bab8:	b	41b8f0 <safe_atollu@plt+0x141c0>
  41babc:	ldur	x0, [x29, #-64]
  41bac0:	bl	40c9fc <safe_atollu@plt+0x52cc>
  41bac4:	mov	w8, #0x1                   	// #1
  41bac8:	eor	w9, w0, #0x1
  41bacc:	and	w8, w9, w8
  41bad0:	sturb	w8, [x29, #-113]
  41bad4:	ldurb	w8, [x29, #-113]
  41bad8:	tbnz	w8, #0, 41bae0 <safe_atollu@plt+0x143b0>
  41badc:	b	41bc80 <safe_atollu@plt+0x14550>
  41bae0:	add	x5, sp, #0x70
  41bae4:	mov	x8, xzr
  41bae8:	str	x8, [sp, #112]
  41baec:	add	x3, sp, #0x68
  41baf0:	str	x8, [sp, #104]
  41baf4:	ldur	x0, [x29, #-16]
  41baf8:	ldur	x2, [x29, #-64]
  41bafc:	mov	x1, x8
  41bb00:	mov	w9, wzr
  41bb04:	mov	w4, w9
  41bb08:	bl	419e50 <safe_atollu@plt+0x12720>
  41bb0c:	stur	w0, [x29, #-76]
  41bb10:	ldur	w9, [x29, #-76]
  41bb14:	cmp	w9, #0x0
  41bb18:	cset	w9, ge  // ge = tcont
  41bb1c:	tbnz	w9, #0, 41bb34 <safe_atollu@plt+0x14404>
  41bb20:	ldur	w8, [x29, #-76]
  41bb24:	stur	w8, [x29, #-4]
  41bb28:	mov	w8, #0x1                   	// #1
  41bb2c:	stur	w8, [x29, #-112]
  41bb30:	b	41bc58 <safe_atollu@plt+0x14528>
  41bb34:	ldur	x0, [x29, #-56]
  41bb38:	bl	406d30 <strv_length@plt>
  41bb3c:	str	x0, [sp, #88]
  41bb40:	ldr	x8, [sp, #88]
  41bb44:	add	x8, x8, #0x1
  41bb48:	str	x8, [sp, #96]
  41bb4c:	stur	wzr, [x29, #-80]
  41bb50:	ldur	w8, [x29, #-80]
  41bb54:	ldur	w9, [x29, #-76]
  41bb58:	cmp	w8, w9
  41bb5c:	b.ge	41bc54 <safe_atollu@plt+0x14524>  // b.tcont
  41bb60:	ldr	x8, [sp, #88]
  41bb64:	add	x2, x8, #0x2
  41bb68:	sub	x0, x29, #0x38
  41bb6c:	add	x1, sp, #0x60
  41bb70:	mov	x3, #0x8                   	// #8
  41bb74:	bl	406a50 <greedy_realloc@plt>
  41bb78:	cbnz	x0, 41bba4 <safe_atollu@plt+0x14474>
  41bb7c:	mov	w8, wzr
  41bb80:	mov	w0, w8
  41bb84:	ldr	x1, [sp, #64]
  41bb88:	mov	w2, #0x310                 	// #784
  41bb8c:	ldr	x3, [sp, #56]
  41bb90:	bl	4066b0 <log_oom_internal@plt>
  41bb94:	stur	w0, [x29, #-4]
  41bb98:	mov	w8, #0x1                   	// #1
  41bb9c:	stur	w8, [x29, #-112]
  41bba0:	b	41bc58 <safe_atollu@plt+0x14528>
  41bba4:	ldr	x8, [sp, #104]
  41bba8:	ldursw	x9, [x29, #-80]
  41bbac:	mov	x10, #0x58                  	// #88
  41bbb0:	mul	x9, x10, x9
  41bbb4:	add	x8, x8, x9
  41bbb8:	mov	x9, #0x8                   	// #8
  41bbbc:	ldr	x0, [x8, #8]
  41bbc0:	str	x9, [sp]
  41bbc4:	bl	407000 <strdup@plt>
  41bbc8:	ldur	x8, [x29, #-56]
  41bbcc:	ldr	x9, [sp, #88]
  41bbd0:	ldr	x10, [sp]
  41bbd4:	mul	x9, x10, x9
  41bbd8:	add	x8, x8, x9
  41bbdc:	str	x0, [x8]
  41bbe0:	ldur	x8, [x29, #-56]
  41bbe4:	ldr	x9, [sp, #88]
  41bbe8:	mul	x9, x10, x9
  41bbec:	add	x8, x8, x9
  41bbf0:	ldr	x8, [x8]
  41bbf4:	cbnz	x8, 41bc20 <safe_atollu@plt+0x144f0>
  41bbf8:	mov	w8, wzr
  41bbfc:	mov	w0, w8
  41bc00:	ldr	x1, [sp, #64]
  41bc04:	mov	w2, #0x314                 	// #788
  41bc08:	ldr	x3, [sp, #56]
  41bc0c:	bl	4066b0 <log_oom_internal@plt>
  41bc10:	stur	w0, [x29, #-4]
  41bc14:	mov	w8, #0x1                   	// #1
  41bc18:	stur	w8, [x29, #-112]
  41bc1c:	b	41bc58 <safe_atollu@plt+0x14528>
  41bc20:	ldur	x8, [x29, #-56]
  41bc24:	ldr	x9, [sp, #88]
  41bc28:	add	x9, x9, #0x1
  41bc2c:	str	x9, [sp, #88]
  41bc30:	mov	x10, #0x8                   	// #8
  41bc34:	mul	x9, x10, x9
  41bc38:	add	x8, x8, x9
  41bc3c:	mov	x9, xzr
  41bc40:	str	x9, [x8]
  41bc44:	ldur	w8, [x29, #-80]
  41bc48:	add	w8, w8, #0x1
  41bc4c:	stur	w8, [x29, #-80]
  41bc50:	b	41bb50 <safe_atollu@plt+0x14420>
  41bc54:	stur	wzr, [x29, #-112]
  41bc58:	add	x0, sp, #0x68
  41bc5c:	bl	407e0c <safe_atollu@plt+0x6dc>
  41bc60:	add	x0, sp, #0x70
  41bc64:	bl	41a8c8 <safe_atollu@plt+0x13198>
  41bc68:	ldur	w8, [x29, #-112]
  41bc6c:	cmp	w8, #0x0
  41bc70:	cset	w8, eq  // eq = none
  41bc74:	eor	w8, w8, #0x1
  41bc78:	tbnz	w8, #0, 41bcc8 <safe_atollu@plt+0x14598>
  41bc7c:	b	41bc80 <safe_atollu@plt+0x14550>
  41bc80:	ldur	x8, [x29, #-48]
  41bc84:	cbz	x8, 41bc98 <safe_atollu@plt+0x14568>
  41bc88:	ldurb	w8, [x29, #-113]
  41bc8c:	ldur	x9, [x29, #-48]
  41bc90:	and	w8, w8, #0x1
  41bc94:	strb	w8, [x9]
  41bc98:	ldur	x8, [x29, #-56]
  41bc9c:	str	x8, [sp, #80]
  41bca0:	mov	x8, xzr
  41bca4:	stur	x8, [x29, #-56]
  41bca8:	ldr	x8, [sp, #80]
  41bcac:	str	x8, [sp, #72]
  41bcb0:	ldr	x8, [sp, #72]
  41bcb4:	ldur	x9, [x29, #-40]
  41bcb8:	str	x8, [x9]
  41bcbc:	stur	wzr, [x29, #-4]
  41bcc0:	mov	w10, #0x1                   	// #1
  41bcc4:	stur	w10, [x29, #-112]
  41bcc8:	sub	x0, x29, #0x40
  41bccc:	bl	407dd8 <safe_atollu@plt+0x6a8>
  41bcd0:	sub	x0, x29, #0x38
  41bcd4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  41bcd8:	ldur	w0, [x29, #-4]
  41bcdc:	ldp	x29, x30, [sp, #240]
  41bce0:	add	sp, sp, #0x100
  41bce4:	ret
  41bce8:	sub	sp, sp, #0x90
  41bcec:	stp	x29, x30, [sp, #128]
  41bcf0:	add	x29, sp, #0x80
  41bcf4:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41bcf8:	add	x8, x8, #0xe41
  41bcfc:	add	x8, x8, #0x3
  41bd00:	adrp	x9, 43a000 <safe_atollu@plt+0x328d0>
  41bd04:	add	x9, x9, #0x57
  41bd08:	stur	x0, [x29, #-16]
  41bd0c:	stur	x1, [x29, #-24]
  41bd10:	stur	x2, [x29, #-32]
  41bd14:	stur	xzr, [x29, #-56]
  41bd18:	stur	xzr, [x29, #-48]
  41bd1c:	stur	xzr, [x29, #-40]
  41bd20:	str	x8, [sp, #40]
  41bd24:	str	x9, [sp, #32]
  41bd28:	ldur	x8, [x29, #-16]
  41bd2c:	cmp	x8, #0x0
  41bd30:	cset	w9, ne  // ne = any
  41bd34:	mov	w10, #0x1                   	// #1
  41bd38:	eor	w9, w9, #0x1
  41bd3c:	eor	w9, w9, w10
  41bd40:	eor	w9, w9, w10
  41bd44:	and	w9, w9, #0x1
  41bd48:	mov	w0, w9
  41bd4c:	sxtw	x8, w0
  41bd50:	cbz	x8, 41bd74 <safe_atollu@plt+0x14644>
  41bd54:	mov	w8, wzr
  41bd58:	mov	w0, w8
  41bd5c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41bd60:	add	x1, x1, #0x745
  41bd64:	ldr	x2, [sp, #40]
  41bd68:	mov	w3, #0x33e                 	// #830
  41bd6c:	ldr	x4, [sp, #32]
  41bd70:	bl	406540 <log_assert_failed_realm@plt>
  41bd74:	ldur	x8, [x29, #-24]
  41bd78:	cmp	x8, #0x0
  41bd7c:	cset	w9, ne  // ne = any
  41bd80:	mov	w10, #0x1                   	// #1
  41bd84:	eor	w9, w9, #0x1
  41bd88:	eor	w9, w9, w10
  41bd8c:	eor	w9, w9, w10
  41bd90:	and	w9, w9, #0x1
  41bd94:	mov	w0, w9
  41bd98:	sxtw	x8, w0
  41bd9c:	cbz	x8, 41bdc0 <safe_atollu@plt+0x14690>
  41bda0:	mov	w8, wzr
  41bda4:	mov	w0, w8
  41bda8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41bdac:	add	x1, x1, #0x91
  41bdb0:	ldr	x2, [sp, #40]
  41bdb4:	mov	w3, #0x33f                 	// #831
  41bdb8:	ldr	x4, [sp, #32]
  41bdbc:	bl	406540 <log_assert_failed_realm@plt>
  41bdc0:	ldur	x8, [x29, #-32]
  41bdc4:	cmp	x8, #0x0
  41bdc8:	cset	w9, ne  // ne = any
  41bdcc:	mov	w10, #0x1                   	// #1
  41bdd0:	eor	w9, w9, #0x1
  41bdd4:	eor	w9, w9, w10
  41bdd8:	eor	w9, w9, w10
  41bddc:	and	w9, w9, #0x1
  41bde0:	mov	w0, w9
  41bde4:	sxtw	x8, w0
  41bde8:	cbz	x8, 41be0c <safe_atollu@plt+0x146dc>
  41bdec:	mov	w8, wzr
  41bdf0:	mov	w0, w8
  41bdf4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41bdf8:	add	x1, x1, #0x266
  41bdfc:	ldr	x2, [sp, #40]
  41be00:	mov	w3, #0x340                 	// #832
  41be04:	ldr	x4, [sp, #32]
  41be08:	bl	406540 <log_assert_failed_realm@plt>
  41be0c:	ldur	x0, [x29, #-16]
  41be10:	ldur	x2, [x29, #-24]
  41be14:	ldur	x6, [x29, #-32]
  41be18:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41be1c:	add	x1, x1, #0x888
  41be20:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41be24:	add	x3, x3, #0x96
  41be28:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41be2c:	add	x4, x4, #0xb4
  41be30:	sub	x5, x29, #0x38
  41be34:	bl	406860 <sd_bus_get_property_strv@plt>
  41be38:	stur	w0, [x29, #-60]
  41be3c:	ldur	w8, [x29, #-60]
  41be40:	cmp	w8, #0x0
  41be44:	cset	w8, ge  // ge = tcont
  41be48:	tbnz	w8, #0, 41bf0c <safe_atollu@plt+0x147dc>
  41be4c:	mov	w8, #0x3                   	// #3
  41be50:	str	w8, [sp, #64]
  41be54:	ldur	w8, [x29, #-60]
  41be58:	str	w8, [sp, #60]
  41be5c:	str	wzr, [sp, #56]
  41be60:	ldr	w0, [sp, #56]
  41be64:	bl	4064d0 <log_get_max_level_realm@plt>
  41be68:	ldr	w8, [sp, #64]
  41be6c:	and	w8, w8, #0x7
  41be70:	cmp	w0, w8
  41be74:	b.lt	41bedc <safe_atollu@plt+0x147ac>  // b.tstop
  41be78:	ldr	w8, [sp, #56]
  41be7c:	ldr	w9, [sp, #64]
  41be80:	orr	w0, w9, w8, lsl #10
  41be84:	ldr	w1, [sp, #60]
  41be88:	ldur	w8, [x29, #-60]
  41be8c:	sub	x10, x29, #0x38
  41be90:	str	w0, [sp, #28]
  41be94:	mov	x0, x10
  41be98:	str	w1, [sp, #24]
  41be9c:	mov	w1, w8
  41bea0:	bl	406610 <bus_error_message@plt>
  41bea4:	ldr	w8, [sp, #28]
  41bea8:	str	x0, [sp, #16]
  41beac:	mov	w0, w8
  41beb0:	ldr	w1, [sp, #24]
  41beb4:	ldr	x2, [sp, #40]
  41beb8:	mov	w3, #0x34b                 	// #843
  41bebc:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41bec0:	add	x4, x4, #0xbd
  41bec4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41bec8:	add	x5, x5, #0xd1
  41becc:	ldr	x6, [sp, #16]
  41bed0:	bl	4064e0 <log_internal_realm@plt>
  41bed4:	str	w0, [sp, #12]
  41bed8:	b	41bef0 <safe_atollu@plt+0x147c0>
  41bedc:	ldr	w0, [sp, #60]
  41bee0:	bl	4064f0 <abs@plt>
  41bee4:	mov	w8, wzr
  41bee8:	subs	w8, w8, w0, uxtb
  41beec:	str	w8, [sp, #12]
  41bef0:	ldr	w8, [sp, #12]
  41bef4:	str	w8, [sp, #52]
  41bef8:	ldr	w8, [sp, #52]
  41befc:	stur	w8, [x29, #-4]
  41bf00:	mov	w8, #0x1                   	// #1
  41bf04:	str	w8, [sp, #48]
  41bf08:	b	41bf18 <safe_atollu@plt+0x147e8>
  41bf0c:	stur	wzr, [x29, #-4]
  41bf10:	mov	w8, #0x1                   	// #1
  41bf14:	str	w8, [sp, #48]
  41bf18:	sub	x0, x29, #0x38
  41bf1c:	bl	406620 <sd_bus_error_free@plt>
  41bf20:	ldur	w0, [x29, #-4]
  41bf24:	ldp	x29, x30, [sp, #128]
  41bf28:	add	sp, sp, #0x90
  41bf2c:	ret
  41bf30:	sub	sp, sp, #0xf0
  41bf34:	stp	x29, x30, [sp, #224]
  41bf38:	add	x29, sp, #0xe0
  41bf3c:	sub	x8, x29, #0x18
  41bf40:	mov	x9, xzr
  41bf44:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  41bf48:	add	x10, x10, #0x888
  41bf4c:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41bf50:	add	x3, x3, #0xf2
  41bf54:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41bf58:	add	x4, x4, #0x112
  41bf5c:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  41bf60:	add	x7, x7, #0x119
  41bf64:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  41bf68:	add	x11, x11, #0xe41
  41bf6c:	add	x11, x11, #0x3
  41bf70:	adrp	x12, 43a000 <safe_atollu@plt+0x328d0>
  41bf74:	add	x12, x12, #0x11f
  41bf78:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  41bf7c:	add	x13, x13, #0x9eb
  41bf80:	sub	x5, x29, #0x38
  41bf84:	sub	x6, x29, #0x40
  41bf88:	str	x0, [x8, #8]
  41bf8c:	str	x1, [x8]
  41bf90:	stur	x2, [x29, #-32]
  41bf94:	stur	xzr, [x29, #-56]
  41bf98:	stur	xzr, [x29, #-48]
  41bf9c:	stur	xzr, [x29, #-40]
  41bfa0:	stur	x9, [x29, #-64]
  41bfa4:	stur	wzr, [x29, #-88]
  41bfa8:	ldr	x0, [x8, #8]
  41bfac:	ldr	x2, [x8]
  41bfb0:	mov	x1, x10
  41bfb4:	str	x11, [sp, #56]
  41bfb8:	str	x12, [sp, #48]
  41bfbc:	str	x13, [sp, #40]
  41bfc0:	bl	406c20 <sd_bus_get_property@plt>
  41bfc4:	stur	w0, [x29, #-84]
  41bfc8:	ldur	w14, [x29, #-84]
  41bfcc:	cmp	w14, #0x0
  41bfd0:	cset	w14, ge  // ge = tcont
  41bfd4:	tbnz	w14, #0, 41c094 <safe_atollu@plt+0x14964>
  41bfd8:	mov	w8, #0x3                   	// #3
  41bfdc:	stur	w8, [x29, #-92]
  41bfe0:	ldur	w8, [x29, #-84]
  41bfe4:	stur	w8, [x29, #-96]
  41bfe8:	stur	wzr, [x29, #-100]
  41bfec:	ldur	w0, [x29, #-100]
  41bff0:	bl	4064d0 <log_get_max_level_realm@plt>
  41bff4:	ldur	w8, [x29, #-92]
  41bff8:	and	w8, w8, #0x7
  41bffc:	cmp	w0, w8
  41c000:	b.lt	41c064 <safe_atollu@plt+0x14934>  // b.tstop
  41c004:	ldur	w8, [x29, #-100]
  41c008:	ldur	w9, [x29, #-92]
  41c00c:	orr	w0, w9, w8, lsl #10
  41c010:	ldur	w1, [x29, #-96]
  41c014:	ldur	w8, [x29, #-84]
  41c018:	sub	x10, x29, #0x38
  41c01c:	str	w0, [sp, #36]
  41c020:	mov	x0, x10
  41c024:	str	w1, [sp, #32]
  41c028:	mov	w1, w8
  41c02c:	bl	406610 <bus_error_message@plt>
  41c030:	ldr	w8, [sp, #36]
  41c034:	str	x0, [sp, #24]
  41c038:	mov	w0, w8
  41c03c:	ldr	w1, [sp, #32]
  41c040:	ldr	x2, [sp, #56]
  41c044:	mov	w3, #0x364                 	// #868
  41c048:	ldr	x4, [sp, #48]
  41c04c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41c050:	add	x5, x5, #0x12d
  41c054:	ldr	x6, [sp, #24]
  41c058:	bl	4064e0 <log_internal_realm@plt>
  41c05c:	str	w0, [sp, #20]
  41c060:	b	41c078 <safe_atollu@plt+0x14948>
  41c064:	ldur	w0, [x29, #-96]
  41c068:	bl	4064f0 <abs@plt>
  41c06c:	mov	w8, wzr
  41c070:	subs	w8, w8, w0, uxtb
  41c074:	str	w8, [sp, #20]
  41c078:	ldr	w8, [sp, #20]
  41c07c:	stur	w8, [x29, #-104]
  41c080:	ldur	w8, [x29, #-104]
  41c084:	stur	w8, [x29, #-4]
  41c088:	mov	w8, #0x1                   	// #1
  41c08c:	stur	w8, [x29, #-108]
  41c090:	b	41c358 <safe_atollu@plt+0x14c28>
  41c094:	ldur	x0, [x29, #-64]
  41c098:	mov	w1, #0x61                  	// #97
  41c09c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41c0a0:	add	x2, x2, #0xec5
  41c0a4:	bl	406a30 <sd_bus_message_enter_container@plt>
  41c0a8:	stur	w0, [x29, #-84]
  41c0ac:	ldur	w8, [x29, #-84]
  41c0b0:	cmp	w8, #0x0
  41c0b4:	cset	w8, ge  // ge = tcont
  41c0b8:	tbnz	w8, #0, 41c144 <safe_atollu@plt+0x14a14>
  41c0bc:	mov	w8, #0x3                   	// #3
  41c0c0:	str	w8, [sp, #112]
  41c0c4:	ldur	w8, [x29, #-84]
  41c0c8:	str	w8, [sp, #108]
  41c0cc:	str	wzr, [sp, #104]
  41c0d0:	ldr	w0, [sp, #104]
  41c0d4:	bl	4064d0 <log_get_max_level_realm@plt>
  41c0d8:	ldr	w8, [sp, #112]
  41c0dc:	and	w8, w8, #0x7
  41c0e0:	cmp	w0, w8
  41c0e4:	b.lt	41c114 <safe_atollu@plt+0x149e4>  // b.tstop
  41c0e8:	ldr	w8, [sp, #104]
  41c0ec:	ldr	w9, [sp, #112]
  41c0f0:	orr	w0, w9, w8, lsl #10
  41c0f4:	ldr	w1, [sp, #108]
  41c0f8:	ldr	x2, [sp, #56]
  41c0fc:	mov	w3, #0x368                 	// #872
  41c100:	ldr	x4, [sp, #48]
  41c104:	ldr	x5, [sp, #40]
  41c108:	bl	4064e0 <log_internal_realm@plt>
  41c10c:	str	w0, [sp, #16]
  41c110:	b	41c128 <safe_atollu@plt+0x149f8>
  41c114:	ldr	w0, [sp, #108]
  41c118:	bl	4064f0 <abs@plt>
  41c11c:	mov	w8, wzr
  41c120:	subs	w8, w8, w0, uxtb
  41c124:	str	w8, [sp, #16]
  41c128:	ldr	w8, [sp, #16]
  41c12c:	str	w8, [sp, #100]
  41c130:	ldr	w8, [sp, #100]
  41c134:	stur	w8, [x29, #-4]
  41c138:	mov	w8, #0x1                   	// #1
  41c13c:	stur	w8, [x29, #-108]
  41c140:	b	41c358 <safe_atollu@plt+0x14c28>
  41c144:	ldur	x0, [x29, #-64]
  41c148:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41c14c:	add	x1, x1, #0xec5
  41c150:	sub	x2, x29, #0x48
  41c154:	sub	x3, x29, #0x50
  41c158:	bl	406a40 <sd_bus_message_read@plt>
  41c15c:	stur	w0, [x29, #-84]
  41c160:	cmp	w0, #0x0
  41c164:	cset	w8, le
  41c168:	tbnz	w8, #0, 41c20c <safe_atollu@plt+0x14adc>
  41c16c:	ldur	x0, [x29, #-32]
  41c170:	ldur	x1, [x29, #-72]
  41c174:	bl	406750 <strv_extend@plt>
  41c178:	stur	w0, [x29, #-84]
  41c17c:	ldur	w8, [x29, #-84]
  41c180:	cmp	w8, #0x0
  41c184:	cset	w8, ge  // ge = tcont
  41c188:	tbnz	w8, #0, 41c1b4 <safe_atollu@plt+0x14a84>
  41c18c:	mov	w8, wzr
  41c190:	mov	w0, w8
  41c194:	ldr	x1, [sp, #56]
  41c198:	mov	w2, #0x36e                 	// #878
  41c19c:	ldr	x3, [sp, #48]
  41c1a0:	bl	4066b0 <log_oom_internal@plt>
  41c1a4:	stur	w0, [x29, #-4]
  41c1a8:	mov	w8, #0x1                   	// #1
  41c1ac:	stur	w8, [x29, #-108]
  41c1b0:	b	41c358 <safe_atollu@plt+0x14c28>
  41c1b4:	ldur	x0, [x29, #-32]
  41c1b8:	ldur	x1, [x29, #-80]
  41c1bc:	bl	406750 <strv_extend@plt>
  41c1c0:	stur	w0, [x29, #-84]
  41c1c4:	ldur	w8, [x29, #-84]
  41c1c8:	cmp	w8, #0x0
  41c1cc:	cset	w8, ge  // ge = tcont
  41c1d0:	tbnz	w8, #0, 41c1fc <safe_atollu@plt+0x14acc>
  41c1d4:	mov	w8, wzr
  41c1d8:	mov	w0, w8
  41c1dc:	ldr	x1, [sp, #56]
  41c1e0:	mov	w2, #0x372                 	// #882
  41c1e4:	ldr	x3, [sp, #48]
  41c1e8:	bl	4066b0 <log_oom_internal@plt>
  41c1ec:	stur	w0, [x29, #-4]
  41c1f0:	mov	w8, #0x1                   	// #1
  41c1f4:	stur	w8, [x29, #-108]
  41c1f8:	b	41c358 <safe_atollu@plt+0x14c28>
  41c1fc:	ldur	w8, [x29, #-88]
  41c200:	add	w8, w8, #0x1
  41c204:	stur	w8, [x29, #-88]
  41c208:	b	41c144 <safe_atollu@plt+0x14a14>
  41c20c:	ldur	w8, [x29, #-84]
  41c210:	cmp	w8, #0x0
  41c214:	cset	w8, ge  // ge = tcont
  41c218:	tbnz	w8, #0, 41c2a4 <safe_atollu@plt+0x14b74>
  41c21c:	mov	w8, #0x3                   	// #3
  41c220:	str	w8, [sp, #96]
  41c224:	ldur	w8, [x29, #-84]
  41c228:	str	w8, [sp, #92]
  41c22c:	str	wzr, [sp, #88]
  41c230:	ldr	w0, [sp, #88]
  41c234:	bl	4064d0 <log_get_max_level_realm@plt>
  41c238:	ldr	w8, [sp, #96]
  41c23c:	and	w8, w8, #0x7
  41c240:	cmp	w0, w8
  41c244:	b.lt	41c274 <safe_atollu@plt+0x14b44>  // b.tstop
  41c248:	ldr	w8, [sp, #88]
  41c24c:	ldr	w9, [sp, #96]
  41c250:	orr	w0, w9, w8, lsl #10
  41c254:	ldr	w1, [sp, #92]
  41c258:	ldr	x2, [sp, #56]
  41c25c:	mov	w3, #0x377                 	// #887
  41c260:	ldr	x4, [sp, #48]
  41c264:	ldr	x5, [sp, #40]
  41c268:	bl	4064e0 <log_internal_realm@plt>
  41c26c:	str	w0, [sp, #12]
  41c270:	b	41c288 <safe_atollu@plt+0x14b58>
  41c274:	ldr	w0, [sp, #92]
  41c278:	bl	4064f0 <abs@plt>
  41c27c:	mov	w8, wzr
  41c280:	subs	w8, w8, w0, uxtb
  41c284:	str	w8, [sp, #12]
  41c288:	ldr	w8, [sp, #12]
  41c28c:	str	w8, [sp, #84]
  41c290:	ldr	w8, [sp, #84]
  41c294:	stur	w8, [x29, #-4]
  41c298:	mov	w8, #0x1                   	// #1
  41c29c:	stur	w8, [x29, #-108]
  41c2a0:	b	41c358 <safe_atollu@plt+0x14c28>
  41c2a4:	ldur	x0, [x29, #-64]
  41c2a8:	bl	406a70 <sd_bus_message_exit_container@plt>
  41c2ac:	stur	w0, [x29, #-84]
  41c2b0:	ldur	w8, [x29, #-84]
  41c2b4:	cmp	w8, #0x0
  41c2b8:	cset	w8, ge  // ge = tcont
  41c2bc:	tbnz	w8, #0, 41c348 <safe_atollu@plt+0x14c18>
  41c2c0:	mov	w8, #0x3                   	// #3
  41c2c4:	str	w8, [sp, #80]
  41c2c8:	ldur	w8, [x29, #-84]
  41c2cc:	str	w8, [sp, #76]
  41c2d0:	str	wzr, [sp, #72]
  41c2d4:	ldr	w0, [sp, #72]
  41c2d8:	bl	4064d0 <log_get_max_level_realm@plt>
  41c2dc:	ldr	w8, [sp, #80]
  41c2e0:	and	w8, w8, #0x7
  41c2e4:	cmp	w0, w8
  41c2e8:	b.lt	41c318 <safe_atollu@plt+0x14be8>  // b.tstop
  41c2ec:	ldr	w8, [sp, #72]
  41c2f0:	ldr	w9, [sp, #80]
  41c2f4:	orr	w0, w9, w8, lsl #10
  41c2f8:	ldr	w1, [sp, #76]
  41c2fc:	ldr	x2, [sp, #56]
  41c300:	mov	w3, #0x37b                 	// #891
  41c304:	ldr	x4, [sp, #48]
  41c308:	ldr	x5, [sp, #40]
  41c30c:	bl	4064e0 <log_internal_realm@plt>
  41c310:	str	w0, [sp, #8]
  41c314:	b	41c32c <safe_atollu@plt+0x14bfc>
  41c318:	ldr	w0, [sp, #76]
  41c31c:	bl	4064f0 <abs@plt>
  41c320:	mov	w8, wzr
  41c324:	subs	w8, w8, w0, uxtb
  41c328:	str	w8, [sp, #8]
  41c32c:	ldr	w8, [sp, #8]
  41c330:	str	w8, [sp, #68]
  41c334:	ldr	w8, [sp, #68]
  41c338:	stur	w8, [x29, #-4]
  41c33c:	mov	w8, #0x1                   	// #1
  41c340:	stur	w8, [x29, #-108]
  41c344:	b	41c358 <safe_atollu@plt+0x14c28>
  41c348:	ldur	w8, [x29, #-88]
  41c34c:	stur	w8, [x29, #-4]
  41c350:	mov	w8, #0x1                   	// #1
  41c354:	stur	w8, [x29, #-108]
  41c358:	sub	x0, x29, #0x40
  41c35c:	bl	41a8c8 <safe_atollu@plt+0x13198>
  41c360:	sub	x0, x29, #0x38
  41c364:	bl	406620 <sd_bus_error_free@plt>
  41c368:	ldur	w0, [x29, #-4]
  41c36c:	ldp	x29, x30, [sp, #224]
  41c370:	add	sp, sp, #0xf0
  41c374:	ret
  41c378:	sub	sp, sp, #0x40
  41c37c:	stp	x29, x30, [sp, #48]
  41c380:	add	x29, sp, #0x30
  41c384:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41c388:	add	x8, x8, #0xe41
  41c38c:	add	x8, x8, #0x3
  41c390:	stur	x0, [x29, #-16]
  41c394:	str	x1, [sp, #24]
  41c398:	str	x8, [sp, #8]
  41c39c:	ldur	x8, [x29, #-16]
  41c3a0:	cmp	x8, #0x0
  41c3a4:	cset	w9, ne  // ne = any
  41c3a8:	mov	w10, #0x1                   	// #1
  41c3ac:	eor	w9, w9, #0x1
  41c3b0:	eor	w9, w9, w10
  41c3b4:	eor	w9, w9, w10
  41c3b8:	and	w9, w9, #0x1
  41c3bc:	mov	w0, w9
  41c3c0:	sxtw	x8, w0
  41c3c4:	cbz	x8, 41c3ec <safe_atollu@plt+0x14cbc>
  41c3c8:	mov	w8, wzr
  41c3cc:	mov	w0, w8
  41c3d0:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41c3d4:	add	x1, x1, #0x159
  41c3d8:	ldr	x2, [sp, #8]
  41c3dc:	mov	w3, #0x393                 	// #915
  41c3e0:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41c3e4:	add	x4, x4, #0x15b
  41c3e8:	bl	406540 <log_assert_failed_realm@plt>
  41c3ec:	ldr	x8, [sp, #24]
  41c3f0:	cmp	x8, #0x0
  41c3f4:	cset	w9, ne  // ne = any
  41c3f8:	mov	w10, #0x1                   	// #1
  41c3fc:	eor	w9, w9, #0x1
  41c400:	eor	w9, w9, w10
  41c404:	eor	w9, w9, w10
  41c408:	and	w9, w9, #0x1
  41c40c:	mov	w0, w9
  41c410:	sxtw	x8, w0
  41c414:	cbz	x8, 41c43c <safe_atollu@plt+0x14d0c>
  41c418:	mov	w8, wzr
  41c41c:	mov	w0, w8
  41c420:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41c424:	add	x1, x1, #0x1ab
  41c428:	ldr	x2, [sp, #8]
  41c42c:	mov	w3, #0x394                 	// #916
  41c430:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41c434:	add	x4, x4, #0x15b
  41c438:	bl	406540 <log_assert_failed_realm@plt>
  41c43c:	ldur	x8, [x29, #-16]
  41c440:	ldr	x8, [x8]
  41c444:	cbnz	x8, 41c460 <safe_atollu@plt+0x14d30>
  41c448:	ldr	x8, [sp, #24]
  41c44c:	ldr	x8, [x8]
  41c450:	cbz	x8, 41c460 <safe_atollu@plt+0x14d30>
  41c454:	mov	w8, #0xffffffff            	// #-1
  41c458:	stur	w8, [x29, #-4]
  41c45c:	b	41c508 <safe_atollu@plt+0x14dd8>
  41c460:	ldur	x8, [x29, #-16]
  41c464:	ldr	x8, [x8]
  41c468:	cbz	x8, 41c484 <safe_atollu@plt+0x14d54>
  41c46c:	ldr	x8, [sp, #24]
  41c470:	ldr	x8, [x8]
  41c474:	cbnz	x8, 41c484 <safe_atollu@plt+0x14d54>
  41c478:	mov	w8, #0x1                   	// #1
  41c47c:	stur	w8, [x29, #-4]
  41c480:	b	41c508 <safe_atollu@plt+0x14dd8>
  41c484:	ldur	x8, [x29, #-16]
  41c488:	ldr	x8, [x8]
  41c48c:	cbz	x8, 41c4c8 <safe_atollu@plt+0x14d98>
  41c490:	ldr	x8, [sp, #24]
  41c494:	ldr	x8, [x8]
  41c498:	cbz	x8, 41c4c8 <safe_atollu@plt+0x14d98>
  41c49c:	ldur	x8, [x29, #-16]
  41c4a0:	ldr	x0, [x8]
  41c4a4:	ldr	x8, [sp, #24]
  41c4a8:	ldr	x1, [x8]
  41c4ac:	bl	406f20 <strcasecmp@plt>
  41c4b0:	str	w0, [sp, #20]
  41c4b4:	ldr	w9, [sp, #20]
  41c4b8:	cbz	w9, 41c4c8 <safe_atollu@plt+0x14d98>
  41c4bc:	ldr	w8, [sp, #20]
  41c4c0:	stur	w8, [x29, #-4]
  41c4c4:	b	41c508 <safe_atollu@plt+0x14dd8>
  41c4c8:	ldur	x8, [x29, #-16]
  41c4cc:	ldr	x0, [x8, #24]
  41c4d0:	ldr	x8, [sp, #24]
  41c4d4:	ldr	x1, [x8, #24]
  41c4d8:	bl	4066f0 <strcmp@plt>
  41c4dc:	str	w0, [sp, #20]
  41c4e0:	ldr	w9, [sp, #20]
  41c4e4:	cbnz	w9, 41c500 <safe_atollu@plt+0x14dd0>
  41c4e8:	ldur	x8, [x29, #-16]
  41c4ec:	ldr	x0, [x8, #16]
  41c4f0:	ldr	x8, [sp, #24]
  41c4f4:	ldr	x1, [x8, #16]
  41c4f8:	bl	4066f0 <strcmp@plt>
  41c4fc:	str	w0, [sp, #20]
  41c500:	ldr	w8, [sp, #20]
  41c504:	stur	w8, [x29, #-4]
  41c508:	ldur	w0, [x29, #-4]
  41c50c:	ldp	x29, x30, [sp, #48]
  41c510:	add	sp, sp, #0x40
  41c514:	ret
  41c518:	sub	sp, sp, #0x150
  41c51c:	stp	x29, x30, [sp, #304]
  41c520:	str	x28, [sp, #320]
  41c524:	add	x29, sp, #0x130
  41c528:	sub	x8, x29, #0x40
  41c52c:	mov	w9, #0x6                   	// #6
  41c530:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41c534:	add	x10, x10, #0x33a
  41c538:	mov	x11, #0x4                   	// #4
  41c53c:	mov	w12, #0x4                   	// #4
  41c540:	mov	w13, #0x9                   	// #9
  41c544:	adrp	x14, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41c548:	add	x14, x14, #0x342
  41c54c:	adrp	x15, 435000 <safe_atollu@plt+0x2d8d0>
  41c550:	add	x15, x15, #0xe41
  41c554:	add	x15, x15, #0x3
  41c558:	str	x0, [x8, #48]
  41c55c:	stur	w1, [x29, #-20]
  41c560:	stur	w9, [x29, #-36]
  41c564:	ldrb	w9, [x10]
  41c568:	mov	w0, w9
  41c56c:	and	x16, x0, #0x1
  41c570:	mul	x11, x11, x16
  41c574:	stur	w11, [x29, #-40]
  41c578:	stur	w12, [x29, #-44]
  41c57c:	stur	w13, [x29, #-48]
  41c580:	ldr	x16, [x8, #48]
  41c584:	str	x16, [x8, #32]
  41c588:	str	x8, [sp, #96]
  41c58c:	str	x10, [sp, #88]
  41c590:	str	x14, [sp, #80]
  41c594:	str	x15, [sp, #72]
  41c598:	ldr	x8, [sp, #96]
  41c59c:	ldr	x9, [x8, #32]
  41c5a0:	ldr	x10, [x8, #48]
  41c5a4:	ldur	w11, [x29, #-20]
  41c5a8:	mov	w12, w11
  41c5ac:	mov	x13, #0x30                  	// #48
  41c5b0:	mul	x12, x13, x12
  41c5b4:	add	x10, x10, x12
  41c5b8:	cmp	x9, x10
  41c5bc:	b.cs	41c80c <safe_atollu@plt+0x150dc>  // b.hs, b.nlast
  41c5c0:	stur	wzr, [x29, #-68]
  41c5c4:	ldur	w8, [x29, #-44]
  41c5c8:	stur	w8, [x29, #-84]
  41c5cc:	ldr	x9, [sp, #96]
  41c5d0:	ldr	x10, [x9, #32]
  41c5d4:	ldr	x0, [x10, #8]
  41c5d8:	bl	4066c0 <strlen@plt>
  41c5dc:	stur	x0, [x29, #-96]
  41c5e0:	ldur	w8, [x29, #-84]
  41c5e4:	mov	w9, w8
  41c5e8:	ldur	x10, [x29, #-96]
  41c5ec:	cmp	x9, x10
  41c5f0:	b.ls	41c604 <safe_atollu@plt+0x14ed4>  // b.plast
  41c5f4:	ldur	w8, [x29, #-84]
  41c5f8:	mov	w0, w8
  41c5fc:	str	x0, [sp, #64]
  41c600:	b	41c60c <safe_atollu@plt+0x14edc>
  41c604:	ldur	x8, [x29, #-96]
  41c608:	str	x8, [sp, #64]
  41c60c:	ldr	x8, [sp, #64]
  41c610:	stur	x8, [x29, #-104]
  41c614:	ldur	x8, [x29, #-104]
  41c618:	stur	w8, [x29, #-44]
  41c61c:	ldr	x9, [sp, #88]
  41c620:	ldrb	w8, [x9]
  41c624:	tbnz	w8, #0, 41c62c <safe_atollu@plt+0x14efc>
  41c628:	b	41c684 <safe_atollu@plt+0x14f54>
  41c62c:	ldur	w8, [x29, #-40]
  41c630:	stur	w8, [x29, #-108]
  41c634:	ldr	x9, [sp, #96]
  41c638:	ldr	x10, [x9, #32]
  41c63c:	ldr	x0, [x10, #16]
  41c640:	bl	4066c0 <strlen@plt>
  41c644:	stur	x0, [x29, #-120]
  41c648:	ldur	w8, [x29, #-108]
  41c64c:	mov	w9, w8
  41c650:	ldur	x10, [x29, #-120]
  41c654:	cmp	x9, x10
  41c658:	b.ls	41c66c <safe_atollu@plt+0x14f3c>  // b.plast
  41c65c:	ldur	w8, [x29, #-108]
  41c660:	mov	w0, w8
  41c664:	str	x0, [sp, #56]
  41c668:	b	41c674 <safe_atollu@plt+0x14f44>
  41c66c:	ldur	x8, [x29, #-120]
  41c670:	str	x8, [sp, #56]
  41c674:	ldr	x8, [sp, #56]
  41c678:	stur	x8, [x29, #-128]
  41c67c:	ldur	x8, [x29, #-128]
  41c680:	stur	w8, [x29, #-40]
  41c684:	ldur	w8, [x29, #-36]
  41c688:	stur	w8, [x29, #-132]
  41c68c:	ldr	x9, [sp, #96]
  41c690:	ldr	x10, [x9, #32]
  41c694:	ldr	x0, [x10, #24]
  41c698:	bl	4066c0 <strlen@plt>
  41c69c:	ldr	x9, [sp, #96]
  41c6a0:	ldr	x10, [x9, #32]
  41c6a4:	ldr	x10, [x10]
  41c6a8:	str	x0, [sp, #48]
  41c6ac:	cbz	x10, 41c6cc <safe_atollu@plt+0x14f9c>
  41c6b0:	ldr	x8, [sp, #96]
  41c6b4:	ldr	x9, [x8, #32]
  41c6b8:	ldr	x0, [x9]
  41c6bc:	bl	4066c0 <strlen@plt>
  41c6c0:	add	x8, x0, #0x1
  41c6c4:	str	x8, [sp, #40]
  41c6c8:	b	41c6d4 <safe_atollu@plt+0x14fa4>
  41c6cc:	mov	x8, xzr
  41c6d0:	str	x8, [sp, #40]
  41c6d4:	ldr	x8, [sp, #40]
  41c6d8:	ldr	x9, [sp, #48]
  41c6dc:	add	x8, x9, x8
  41c6e0:	stur	x8, [x29, #-144]
  41c6e4:	ldur	w10, [x29, #-132]
  41c6e8:	mov	w8, w10
  41c6ec:	ldur	x11, [x29, #-144]
  41c6f0:	cmp	x8, x11
  41c6f4:	b.ls	41c708 <safe_atollu@plt+0x14fd8>  // b.plast
  41c6f8:	ldur	w8, [x29, #-132]
  41c6fc:	mov	w0, w8
  41c700:	str	x0, [sp, #32]
  41c704:	b	41c710 <safe_atollu@plt+0x14fe0>
  41c708:	ldur	x8, [x29, #-144]
  41c70c:	str	x8, [sp, #32]
  41c710:	ldr	x8, [sp, #32]
  41c714:	str	x8, [sp, #152]
  41c718:	ldr	x8, [sp, #152]
  41c71c:	stur	w8, [x29, #-36]
  41c720:	ldr	x9, [sp, #96]
  41c724:	ldr	x10, [x9, #32]
  41c728:	ldr	x10, [x10, #32]
  41c72c:	stur	x10, [x29, #-80]
  41c730:	ldur	x8, [x29, #-80]
  41c734:	mov	w9, #0x0                   	// #0
  41c738:	str	w9, [sp, #28]
  41c73c:	cbz	x8, 41c754 <safe_atollu@plt+0x15024>
  41c740:	ldur	x8, [x29, #-80]
  41c744:	ldr	x8, [x8]
  41c748:	cmp	x8, #0x0
  41c74c:	cset	w9, ne  // ne = any
  41c750:	str	w9, [sp, #28]
  41c754:	ldr	w8, [sp, #28]
  41c758:	tbnz	w8, #0, 41c760 <safe_atollu@plt+0x15030>
  41c75c:	b	41c7b4 <safe_atollu@plt+0x15084>
  41c760:	ldur	x8, [x29, #-80]
  41c764:	ldr	x0, [x8]
  41c768:	bl	4066c0 <strlen@plt>
  41c76c:	ldur	x8, [x29, #-80]
  41c770:	ldr	x9, [sp, #96]
  41c774:	ldr	x10, [x9, #32]
  41c778:	ldr	x10, [x10, #32]
  41c77c:	cmp	x8, x10
  41c780:	cset	w11, ne  // ne = any
  41c784:	and	w11, w11, #0x1
  41c788:	mov	w12, #0x2                   	// #2
  41c78c:	mul	w11, w12, w11
  41c790:	add	x8, x0, w11, sxtw
  41c794:	ldur	w11, [x29, #-68]
  41c798:	mov	w10, w11
  41c79c:	add	x8, x10, x8
  41c7a0:	stur	w8, [x29, #-68]
  41c7a4:	ldur	x8, [x29, #-80]
  41c7a8:	add	x8, x8, #0x8
  41c7ac:	stur	x8, [x29, #-80]
  41c7b0:	b	41c730 <safe_atollu@plt+0x15000>
  41c7b4:	ldur	w8, [x29, #-48]
  41c7b8:	str	w8, [sp, #148]
  41c7bc:	ldur	w8, [x29, #-68]
  41c7c0:	str	w8, [sp, #144]
  41c7c4:	ldr	w8, [sp, #148]
  41c7c8:	ldr	w9, [sp, #144]
  41c7cc:	cmp	w8, w9
  41c7d0:	b.ls	41c7e0 <safe_atollu@plt+0x150b0>  // b.plast
  41c7d4:	ldr	w8, [sp, #148]
  41c7d8:	str	w8, [sp, #24]
  41c7dc:	b	41c7e8 <safe_atollu@plt+0x150b8>
  41c7e0:	ldr	w8, [sp, #144]
  41c7e4:	str	w8, [sp, #24]
  41c7e8:	ldr	w8, [sp, #24]
  41c7ec:	str	w8, [sp, #140]
  41c7f0:	ldr	w8, [sp, #140]
  41c7f4:	stur	w8, [x29, #-48]
  41c7f8:	ldr	x8, [sp, #96]
  41c7fc:	ldr	x9, [x8, #32]
  41c800:	add	x9, x9, #0x30
  41c804:	str	x9, [x8, #32]
  41c808:	b	41c598 <safe_atollu@plt+0x14e68>
  41c80c:	ldur	w8, [x29, #-20]
  41c810:	cbz	w8, 41caac <safe_atollu@plt+0x1537c>
  41c814:	ldr	x8, [sp, #80]
  41c818:	ldrb	w9, [x8]
  41c81c:	tbnz	w9, #0, 41c880 <safe_atollu@plt+0x15150>
  41c820:	ldur	w1, [x29, #-36]
  41c824:	ldur	w8, [x29, #-40]
  41c828:	ldr	x9, [sp, #88]
  41c82c:	ldrb	w10, [x9]
  41c830:	and	w10, w10, #0x1
  41c834:	add	w3, w8, w10
  41c838:	ldur	w8, [x29, #-40]
  41c83c:	ldrb	w10, [x9]
  41c840:	and	w10, w10, #0x1
  41c844:	add	w4, w8, w10
  41c848:	ldur	w6, [x29, #-44]
  41c84c:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41c850:	add	x0, x0, #0x1ad
  41c854:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  41c858:	add	x2, x2, #0x1c1
  41c85c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41c860:	add	x5, x5, #0x1c8
  41c864:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  41c868:	add	x7, x7, #0xb2e
  41c86c:	mov	x11, sp
  41c870:	adrp	x12, 43a000 <safe_atollu@plt+0x328d0>
  41c874:	add	x12, x12, #0x1ce
  41c878:	str	x12, [x11]
  41c87c:	bl	406650 <printf@plt>
  41c880:	ldr	x8, [sp, #96]
  41c884:	ldr	x9, [x8, #48]
  41c888:	str	x9, [x8, #32]
  41c88c:	ldr	x8, [sp, #96]
  41c890:	ldr	x9, [x8, #32]
  41c894:	ldr	x10, [x8, #48]
  41c898:	ldur	w11, [x29, #-20]
  41c89c:	mov	w12, w11
  41c8a0:	mov	x13, #0x30                  	// #48
  41c8a4:	mul	x12, x13, x12
  41c8a8:	add	x10, x10, x12
  41c8ac:	cmp	x9, x10
  41c8b0:	b.cs	41ca78 <safe_atollu@plt+0x15348>  // b.hs, b.nlast
  41c8b4:	mov	x8, xzr
  41c8b8:	str	x8, [sp, #128]
  41c8bc:	ldr	x8, [sp, #96]
  41c8c0:	ldr	x9, [x8, #32]
  41c8c4:	ldr	x9, [x9]
  41c8c8:	cbz	x9, 41c938 <safe_atollu@plt+0x15208>
  41c8cc:	ldr	x8, [sp, #96]
  41c8d0:	ldr	x9, [x8, #32]
  41c8d4:	ldr	x0, [x9]
  41c8d8:	ldr	x9, [x8, #32]
  41c8dc:	ldr	x2, [x9, #24]
  41c8e0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41c8e4:	add	x1, x1, #0xb63
  41c8e8:	mov	x9, xzr
  41c8ec:	mov	x3, x9
  41c8f0:	bl	406f70 <strjoin_real@plt>
  41c8f4:	str	x0, [sp, #128]
  41c8f8:	ldr	x8, [sp, #128]
  41c8fc:	cbnz	x8, 41c92c <safe_atollu@plt+0x151fc>
  41c900:	mov	w8, wzr
  41c904:	mov	w0, w8
  41c908:	ldr	x1, [sp, #72]
  41c90c:	mov	w2, #0x3cd                 	// #973
  41c910:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41c914:	add	x3, x3, #0x1d8
  41c918:	bl	4066b0 <log_oom_internal@plt>
  41c91c:	stur	w0, [x29, #-4]
  41c920:	mov	w8, #0x1                   	// #1
  41c924:	str	w8, [sp, #108]
  41c928:	b	41ca4c <safe_atollu@plt+0x1531c>
  41c92c:	ldr	x8, [sp, #128]
  41c930:	str	x8, [sp, #120]
  41c934:	b	41c948 <safe_atollu@plt+0x15218>
  41c938:	ldr	x8, [sp, #96]
  41c93c:	ldr	x9, [x8, #32]
  41c940:	ldr	x9, [x9, #24]
  41c944:	str	x9, [sp, #120]
  41c948:	ldr	x8, [sp, #88]
  41c94c:	ldrb	w9, [x8]
  41c950:	tbnz	w9, #0, 41c958 <safe_atollu@plt+0x15228>
  41c954:	b	41c98c <safe_atollu@plt+0x1525c>
  41c958:	ldur	w1, [x29, #-36]
  41c95c:	ldr	x2, [sp, #120]
  41c960:	ldur	w3, [x29, #-40]
  41c964:	ldr	x8, [sp, #96]
  41c968:	ldr	x9, [x8, #32]
  41c96c:	ldr	x4, [x9, #16]
  41c970:	ldur	w5, [x29, #-44]
  41c974:	ldr	x9, [x8, #32]
  41c978:	ldr	x6, [x9, #8]
  41c97c:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41c980:	add	x0, x0, #0x1ec
  41c984:	bl	406650 <printf@plt>
  41c988:	b	41c9b0 <safe_atollu@plt+0x15280>
  41c98c:	ldur	w1, [x29, #-36]
  41c990:	ldr	x2, [sp, #120]
  41c994:	ldur	w3, [x29, #-44]
  41c998:	ldr	x8, [sp, #96]
  41c99c:	ldr	x9, [x8, #32]
  41c9a0:	ldr	x4, [x9, #8]
  41c9a4:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41c9a8:	add	x0, x0, #0x1fb
  41c9ac:	bl	406650 <printf@plt>
  41c9b0:	ldr	x8, [sp, #96]
  41c9b4:	ldr	x9, [x8, #32]
  41c9b8:	ldr	x9, [x9, #32]
  41c9bc:	str	x9, [sp, #112]
  41c9c0:	ldr	x8, [sp, #112]
  41c9c4:	mov	w9, #0x0                   	// #0
  41c9c8:	str	w9, [sp, #20]
  41c9cc:	cbz	x8, 41c9e4 <safe_atollu@plt+0x152b4>
  41c9d0:	ldr	x8, [sp, #112]
  41c9d4:	ldr	x8, [x8]
  41c9d8:	cmp	x8, #0x0
  41c9dc:	cset	w9, ne  // ne = any
  41c9e0:	str	w9, [sp, #20]
  41c9e4:	ldr	w8, [sp, #20]
  41c9e8:	tbnz	w8, #0, 41c9f0 <safe_atollu@plt+0x152c0>
  41c9ec:	b	41ca3c <safe_atollu@plt+0x1530c>
  41c9f0:	ldr	x8, [sp, #112]
  41c9f4:	ldr	x9, [sp, #96]
  41c9f8:	ldr	x10, [x9, #32]
  41c9fc:	ldr	x10, [x10, #32]
  41ca00:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  41ca04:	add	x11, x11, #0x9a7
  41ca08:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  41ca0c:	add	x12, x12, #0xe40
  41ca10:	cmp	x8, x10
  41ca14:	csel	x1, x12, x11, eq  // eq = none
  41ca18:	ldr	x8, [sp, #112]
  41ca1c:	ldr	x2, [x8]
  41ca20:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41ca24:	add	x0, x0, #0x205
  41ca28:	bl	406650 <printf@plt>
  41ca2c:	ldr	x8, [sp, #112]
  41ca30:	add	x8, x8, #0x8
  41ca34:	str	x8, [sp, #112]
  41ca38:	b	41c9c0 <safe_atollu@plt+0x15290>
  41ca3c:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41ca40:	add	x0, x0, #0x20b
  41ca44:	bl	406650 <printf@plt>
  41ca48:	str	wzr, [sp, #108]
  41ca4c:	add	x0, sp, #0x80
  41ca50:	bl	407e0c <safe_atollu@plt+0x6dc>
  41ca54:	ldr	w8, [sp, #108]
  41ca58:	cbz	w8, 41ca64 <safe_atollu@plt+0x15334>
  41ca5c:	b	41ca60 <safe_atollu@plt+0x15330>
  41ca60:	b	41cb0c <safe_atollu@plt+0x153dc>
  41ca64:	ldr	x8, [sp, #96]
  41ca68:	ldr	x9, [x8, #32]
  41ca6c:	add	x9, x9, #0x30
  41ca70:	str	x9, [x8, #32]
  41ca74:	b	41c88c <safe_atollu@plt+0x1515c>
  41ca78:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  41ca7c:	ldr	x8, [sp, #96]
  41ca80:	str	x0, [x8, #8]
  41ca84:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41ca88:	ldr	x8, [sp, #96]
  41ca8c:	str	x0, [x8]
  41ca90:	ldr	x9, [sp, #80]
  41ca94:	ldrb	w10, [x9]
  41ca98:	tbnz	w10, #0, 41caa8 <safe_atollu@plt+0x15378>
  41ca9c:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41caa0:	add	x0, x0, #0x20b
  41caa4:	bl	406650 <printf@plt>
  41caa8:	b	41cac4 <safe_atollu@plt+0x15394>
  41caac:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41cab0:	ldr	x8, [sp, #96]
  41cab4:	str	x0, [x8, #8]
  41cab8:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41cabc:	ldr	x8, [sp, #96]
  41cac0:	str	x0, [x8]
  41cac4:	ldr	x8, [sp, #80]
  41cac8:	ldrb	w9, [x8]
  41cacc:	tbnz	w9, #0, 41cb08 <safe_atollu@plt+0x153d8>
  41cad0:	ldr	x8, [sp, #96]
  41cad4:	ldr	x1, [x8, #8]
  41cad8:	ldur	w2, [x29, #-20]
  41cadc:	ldr	x3, [x8]
  41cae0:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41cae4:	add	x0, x0, #0x20d
  41cae8:	bl	406650 <printf@plt>
  41caec:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41caf0:	add	x8, x8, #0x331
  41caf4:	ldrb	w9, [x8]
  41caf8:	tbnz	w9, #0, 41cb08 <safe_atollu@plt+0x153d8>
  41cafc:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41cb00:	add	x0, x0, #0x225
  41cb04:	bl	406650 <printf@plt>
  41cb08:	stur	wzr, [x29, #-4]
  41cb0c:	ldur	w0, [x29, #-4]
  41cb10:	ldr	x28, [sp, #320]
  41cb14:	ldp	x29, x30, [sp, #304]
  41cb18:	add	sp, sp, #0x150
  41cb1c:	ret
  41cb20:	sub	sp, sp, #0x20
  41cb24:	stp	x29, x30, [sp, #16]
  41cb28:	add	x29, sp, #0x10
  41cb2c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41cb30:	add	x1, x1, #0x53
  41cb34:	str	x0, [sp, #8]
  41cb38:	ldr	x0, [sp, #8]
  41cb3c:	bl	407010 <strpbrk@plt>
  41cb40:	cmp	x0, #0x0
  41cb44:	cset	w8, ne  // ne = any
  41cb48:	mov	w9, #0x1                   	// #1
  41cb4c:	eor	w8, w8, #0x1
  41cb50:	eor	w8, w8, w9
  41cb54:	and	w0, w8, #0x1
  41cb58:	ldp	x29, x30, [sp, #16]
  41cb5c:	add	sp, sp, #0x20
  41cb60:	ret
  41cb64:	sub	sp, sp, #0xc0
  41cb68:	stp	x29, x30, [sp, #176]
  41cb6c:	add	x29, sp, #0xb0
  41cb70:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41cb74:	add	x8, x8, #0xe41
  41cb78:	add	x8, x8, #0x3
  41cb7c:	adrp	x9, 43a000 <safe_atollu@plt+0x328d0>
  41cb80:	add	x9, x9, #0x26d
  41cb84:	stur	x0, [x29, #-16]
  41cb88:	stur	x1, [x29, #-24]
  41cb8c:	stur	x2, [x29, #-32]
  41cb90:	stur	xzr, [x29, #-56]
  41cb94:	stur	xzr, [x29, #-48]
  41cb98:	stur	xzr, [x29, #-40]
  41cb9c:	str	x8, [sp, #56]
  41cba0:	str	x9, [sp, #48]
  41cba4:	ldur	x8, [x29, #-16]
  41cba8:	cmp	x8, #0x0
  41cbac:	cset	w9, ne  // ne = any
  41cbb0:	mov	w10, #0x1                   	// #1
  41cbb4:	eor	w9, w9, #0x1
  41cbb8:	eor	w9, w9, w10
  41cbbc:	eor	w9, w9, w10
  41cbc0:	and	w9, w9, #0x1
  41cbc4:	mov	w0, w9
  41cbc8:	sxtw	x8, w0
  41cbcc:	cbz	x8, 41cbf0 <safe_atollu@plt+0x154c0>
  41cbd0:	mov	w8, wzr
  41cbd4:	mov	w0, w8
  41cbd8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41cbdc:	add	x1, x1, #0x745
  41cbe0:	ldr	x2, [sp, #56]
  41cbe4:	mov	w3, #0x44c                 	// #1100
  41cbe8:	ldr	x4, [sp, #48]
  41cbec:	bl	406540 <log_assert_failed_realm@plt>
  41cbf0:	ldur	x8, [x29, #-24]
  41cbf4:	cmp	x8, #0x0
  41cbf8:	cset	w9, ne  // ne = any
  41cbfc:	mov	w10, #0x1                   	// #1
  41cc00:	eor	w9, w9, #0x1
  41cc04:	eor	w9, w9, w10
  41cc08:	eor	w9, w9, w10
  41cc0c:	and	w9, w9, #0x1
  41cc10:	mov	w0, w9
  41cc14:	sxtw	x8, w0
  41cc18:	cbz	x8, 41cc3c <safe_atollu@plt+0x1550c>
  41cc1c:	mov	w8, wzr
  41cc20:	mov	w0, w8
  41cc24:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41cc28:	add	x1, x1, #0x91
  41cc2c:	ldr	x2, [sp, #56]
  41cc30:	mov	w3, #0x44d                 	// #1101
  41cc34:	ldr	x4, [sp, #48]
  41cc38:	bl	406540 <log_assert_failed_realm@plt>
  41cc3c:	ldur	x8, [x29, #-32]
  41cc40:	cmp	x8, #0x0
  41cc44:	cset	w9, ne  // ne = any
  41cc48:	mov	w10, #0x1                   	// #1
  41cc4c:	eor	w9, w9, #0x1
  41cc50:	eor	w9, w9, w10
  41cc54:	eor	w9, w9, w10
  41cc58:	and	w9, w9, #0x1
  41cc5c:	mov	w0, w9
  41cc60:	sxtw	x8, w0
  41cc64:	cbz	x8, 41cc88 <safe_atollu@plt+0x15558>
  41cc68:	mov	w8, wzr
  41cc6c:	mov	w0, w8
  41cc70:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41cc74:	add	x1, x1, #0x2ab
  41cc78:	ldr	x2, [sp, #56]
  41cc7c:	mov	w3, #0x44e                 	// #1102
  41cc80:	ldr	x4, [sp, #48]
  41cc84:	bl	406540 <log_assert_failed_realm@plt>
  41cc88:	ldur	x0, [x29, #-16]
  41cc8c:	ldur	x2, [x29, #-24]
  41cc90:	sub	x8, x29, #0x48
  41cc94:	add	x7, x8, #0x8
  41cc98:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41cc9c:	add	x1, x1, #0x888
  41cca0:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41cca4:	add	x3, x3, #0x2b0
  41cca8:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41ccac:	add	x4, x4, #0x2cf
  41ccb0:	sub	x5, x29, #0x38
  41ccb4:	mov	w6, #0x74                  	// #116
  41ccb8:	bl	406c00 <sd_bus_get_property_trivial@plt>
  41ccbc:	stur	w0, [x29, #-76]
  41ccc0:	ldur	w9, [x29, #-76]
  41ccc4:	cmp	w9, #0x0
  41ccc8:	cset	w9, ge  // ge = tcont
  41cccc:	tbnz	w9, #0, 41cd90 <safe_atollu@plt+0x15660>
  41ccd0:	mov	w8, #0x3                   	// #3
  41ccd4:	stur	w8, [x29, #-80]
  41ccd8:	ldur	w8, [x29, #-76]
  41ccdc:	stur	w8, [x29, #-84]
  41cce0:	str	wzr, [sp, #88]
  41cce4:	ldr	w0, [sp, #88]
  41cce8:	bl	4064d0 <log_get_max_level_realm@plt>
  41ccec:	ldur	w8, [x29, #-80]
  41ccf0:	and	w8, w8, #0x7
  41ccf4:	cmp	w0, w8
  41ccf8:	b.lt	41cd60 <safe_atollu@plt+0x15630>  // b.tstop
  41ccfc:	ldr	w8, [sp, #88]
  41cd00:	ldur	w9, [x29, #-80]
  41cd04:	orr	w0, w9, w8, lsl #10
  41cd08:	ldur	w1, [x29, #-84]
  41cd0c:	ldur	w8, [x29, #-76]
  41cd10:	sub	x10, x29, #0x38
  41cd14:	str	w0, [sp, #44]
  41cd18:	mov	x0, x10
  41cd1c:	str	w1, [sp, #40]
  41cd20:	mov	w1, w8
  41cd24:	bl	406610 <bus_error_message@plt>
  41cd28:	ldr	w8, [sp, #44]
  41cd2c:	str	x0, [sp, #32]
  41cd30:	mov	w0, w8
  41cd34:	ldr	w1, [sp, #40]
  41cd38:	ldr	x2, [sp, #56]
  41cd3c:	mov	w3, #0x45a                 	// #1114
  41cd40:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41cd44:	add	x4, x4, #0x2e7
  41cd48:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41cd4c:	add	x5, x5, #0x2f7
  41cd50:	ldr	x6, [sp, #32]
  41cd54:	bl	4064e0 <log_internal_realm@plt>
  41cd58:	str	w0, [sp, #28]
  41cd5c:	b	41cd74 <safe_atollu@plt+0x15644>
  41cd60:	ldur	w0, [x29, #-84]
  41cd64:	bl	4064f0 <abs@plt>
  41cd68:	mov	w8, wzr
  41cd6c:	subs	w8, w8, w0, uxtb
  41cd70:	str	w8, [sp, #28]
  41cd74:	ldr	w8, [sp, #28]
  41cd78:	str	w8, [sp, #84]
  41cd7c:	ldr	w8, [sp, #84]
  41cd80:	stur	w8, [x29, #-4]
  41cd84:	mov	w8, #0x1                   	// #1
  41cd88:	str	w8, [sp, #80]
  41cd8c:	b	41ceac <safe_atollu@plt+0x1577c>
  41cd90:	ldur	x0, [x29, #-16]
  41cd94:	ldur	x2, [x29, #-24]
  41cd98:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41cd9c:	add	x1, x1, #0x888
  41cda0:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41cda4:	add	x3, x3, #0x2b0
  41cda8:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41cdac:	add	x4, x4, #0x31a
  41cdb0:	sub	x5, x29, #0x38
  41cdb4:	mov	w6, #0x74                  	// #116
  41cdb8:	sub	x7, x29, #0x48
  41cdbc:	bl	406c00 <sd_bus_get_property_trivial@plt>
  41cdc0:	stur	w0, [x29, #-76]
  41cdc4:	ldur	w8, [x29, #-76]
  41cdc8:	cmp	w8, #0x0
  41cdcc:	cset	w8, ge  // ge = tcont
  41cdd0:	tbnz	w8, #0, 41ce94 <safe_atollu@plt+0x15764>
  41cdd4:	mov	w8, #0x3                   	// #3
  41cdd8:	str	w8, [sp, #76]
  41cddc:	ldur	w8, [x29, #-76]
  41cde0:	str	w8, [sp, #72]
  41cde4:	str	wzr, [sp, #68]
  41cde8:	ldr	w0, [sp, #68]
  41cdec:	bl	4064d0 <log_get_max_level_realm@plt>
  41cdf0:	ldr	w8, [sp, #76]
  41cdf4:	and	w8, w8, #0x7
  41cdf8:	cmp	w0, w8
  41cdfc:	b.lt	41ce64 <safe_atollu@plt+0x15734>  // b.tstop
  41ce00:	ldr	w8, [sp, #68]
  41ce04:	ldr	w9, [sp, #76]
  41ce08:	orr	w0, w9, w8, lsl #10
  41ce0c:	ldr	w1, [sp, #72]
  41ce10:	ldur	w8, [x29, #-76]
  41ce14:	sub	x10, x29, #0x38
  41ce18:	str	w0, [sp, #24]
  41ce1c:	mov	x0, x10
  41ce20:	str	w1, [sp, #20]
  41ce24:	mov	w1, w8
  41ce28:	bl	406610 <bus_error_message@plt>
  41ce2c:	ldr	w8, [sp, #24]
  41ce30:	str	x0, [sp, #8]
  41ce34:	mov	w0, w8
  41ce38:	ldr	w1, [sp, #20]
  41ce3c:	ldr	x2, [sp, #56]
  41ce40:	mov	w3, #0x466                 	// #1126
  41ce44:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41ce48:	add	x4, x4, #0x2e7
  41ce4c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41ce50:	add	x5, x5, #0x2f7
  41ce54:	ldr	x6, [sp, #8]
  41ce58:	bl	4064e0 <log_internal_realm@plt>
  41ce5c:	str	w0, [sp, #4]
  41ce60:	b	41ce78 <safe_atollu@plt+0x15748>
  41ce64:	ldr	w0, [sp, #72]
  41ce68:	bl	4064f0 <abs@plt>
  41ce6c:	mov	w8, wzr
  41ce70:	subs	w8, w8, w0, uxtb
  41ce74:	str	w8, [sp, #4]
  41ce78:	ldr	w8, [sp, #4]
  41ce7c:	str	w8, [sp, #64]
  41ce80:	ldr	w8, [sp, #64]
  41ce84:	stur	w8, [x29, #-4]
  41ce88:	mov	w8, #0x1                   	// #1
  41ce8c:	str	w8, [sp, #80]
  41ce90:	b	41ceac <safe_atollu@plt+0x1577c>
  41ce94:	ldur	x8, [x29, #-32]
  41ce98:	ldur	q0, [x29, #-72]
  41ce9c:	str	q0, [x8]
  41cea0:	stur	wzr, [x29, #-4]
  41cea4:	mov	w9, #0x1                   	// #1
  41cea8:	str	w9, [sp, #80]
  41ceac:	sub	x0, x29, #0x38
  41ceb0:	bl	406620 <sd_bus_error_free@plt>
  41ceb4:	ldur	w0, [x29, #-4]
  41ceb8:	ldp	x29, x30, [sp, #176]
  41cebc:	add	sp, sp, #0xc0
  41cec0:	ret
  41cec4:	sub	sp, sp, #0x90
  41cec8:	stp	x29, x30, [sp, #128]
  41cecc:	add	x29, sp, #0x80
  41ced0:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41ced4:	add	x8, x8, #0xe41
  41ced8:	add	x8, x8, #0x3
  41cedc:	adrp	x9, 43a000 <safe_atollu@plt+0x328d0>
  41cee0:	add	x9, x9, #0x331
  41cee4:	stur	x0, [x29, #-16]
  41cee8:	stur	x1, [x29, #-24]
  41ceec:	stur	x2, [x29, #-32]
  41cef0:	stur	xzr, [x29, #-56]
  41cef4:	stur	xzr, [x29, #-48]
  41cef8:	stur	xzr, [x29, #-40]
  41cefc:	str	x8, [sp, #40]
  41cf00:	str	x9, [sp, #32]
  41cf04:	ldur	x8, [x29, #-16]
  41cf08:	cmp	x8, #0x0
  41cf0c:	cset	w9, ne  // ne = any
  41cf10:	mov	w10, #0x1                   	// #1
  41cf14:	eor	w9, w9, #0x1
  41cf18:	eor	w9, w9, w10
  41cf1c:	eor	w9, w9, w10
  41cf20:	and	w9, w9, #0x1
  41cf24:	mov	w0, w9
  41cf28:	sxtw	x8, w0
  41cf2c:	cbz	x8, 41cf50 <safe_atollu@plt+0x15820>
  41cf30:	mov	w8, wzr
  41cf34:	mov	w0, w8
  41cf38:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41cf3c:	add	x1, x1, #0x745
  41cf40:	ldr	x2, [sp, #40]
  41cf44:	mov	w3, #0x474                 	// #1140
  41cf48:	ldr	x4, [sp, #32]
  41cf4c:	bl	406540 <log_assert_failed_realm@plt>
  41cf50:	ldur	x8, [x29, #-24]
  41cf54:	cmp	x8, #0x0
  41cf58:	cset	w9, ne  // ne = any
  41cf5c:	mov	w10, #0x1                   	// #1
  41cf60:	eor	w9, w9, #0x1
  41cf64:	eor	w9, w9, w10
  41cf68:	eor	w9, w9, w10
  41cf6c:	and	w9, w9, #0x1
  41cf70:	mov	w0, w9
  41cf74:	sxtw	x8, w0
  41cf78:	cbz	x8, 41cf9c <safe_atollu@plt+0x1586c>
  41cf7c:	mov	w8, wzr
  41cf80:	mov	w0, w8
  41cf84:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41cf88:	add	x1, x1, #0x91
  41cf8c:	ldr	x2, [sp, #40]
  41cf90:	mov	w3, #0x475                 	// #1141
  41cf94:	ldr	x4, [sp, #32]
  41cf98:	bl	406540 <log_assert_failed_realm@plt>
  41cf9c:	ldur	x8, [x29, #-32]
  41cfa0:	cmp	x8, #0x0
  41cfa4:	cset	w9, ne  // ne = any
  41cfa8:	mov	w10, #0x1                   	// #1
  41cfac:	eor	w9, w9, #0x1
  41cfb0:	eor	w9, w9, w10
  41cfb4:	eor	w9, w9, w10
  41cfb8:	and	w9, w9, #0x1
  41cfbc:	mov	w0, w9
  41cfc0:	sxtw	x8, w0
  41cfc4:	cbz	x8, 41cfe8 <safe_atollu@plt+0x158b8>
  41cfc8:	mov	w8, wzr
  41cfcc:	mov	w0, w8
  41cfd0:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41cfd4:	add	x1, x1, #0x368
  41cfd8:	ldr	x2, [sp, #40]
  41cfdc:	mov	w3, #0x476                 	// #1142
  41cfe0:	ldr	x4, [sp, #32]
  41cfe4:	bl	406540 <log_assert_failed_realm@plt>
  41cfe8:	ldur	x0, [x29, #-16]
  41cfec:	ldur	x2, [x29, #-24]
  41cff0:	ldur	x7, [x29, #-32]
  41cff4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41cff8:	add	x1, x1, #0x888
  41cffc:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41d000:	add	x3, x3, #0x2b0
  41d004:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d008:	add	x4, x4, #0x36d
  41d00c:	sub	x5, x29, #0x38
  41d010:	mov	w6, #0x74                  	// #116
  41d014:	bl	406c00 <sd_bus_get_property_trivial@plt>
  41d018:	stur	w0, [x29, #-60]
  41d01c:	ldur	w8, [x29, #-60]
  41d020:	cmp	w8, #0x0
  41d024:	cset	w8, ge  // ge = tcont
  41d028:	tbnz	w8, #0, 41d0ec <safe_atollu@plt+0x159bc>
  41d02c:	mov	w8, #0x3                   	// #3
  41d030:	str	w8, [sp, #64]
  41d034:	ldur	w8, [x29, #-60]
  41d038:	str	w8, [sp, #60]
  41d03c:	str	wzr, [sp, #56]
  41d040:	ldr	w0, [sp, #56]
  41d044:	bl	4064d0 <log_get_max_level_realm@plt>
  41d048:	ldr	w8, [sp, #64]
  41d04c:	and	w8, w8, #0x7
  41d050:	cmp	w0, w8
  41d054:	b.lt	41d0bc <safe_atollu@plt+0x1598c>  // b.tstop
  41d058:	ldr	w8, [sp, #56]
  41d05c:	ldr	w9, [sp, #64]
  41d060:	orr	w0, w9, w8, lsl #10
  41d064:	ldr	w1, [sp, #60]
  41d068:	ldur	w8, [x29, #-60]
  41d06c:	sub	x10, x29, #0x38
  41d070:	str	w0, [sp, #28]
  41d074:	mov	x0, x10
  41d078:	str	w1, [sp, #24]
  41d07c:	mov	w1, w8
  41d080:	bl	406610 <bus_error_message@plt>
  41d084:	ldr	w8, [sp, #28]
  41d088:	str	x0, [sp, #16]
  41d08c:	mov	w0, w8
  41d090:	ldr	w1, [sp, #24]
  41d094:	ldr	x2, [sp, #40]
  41d098:	mov	w3, #0x482                 	// #1154
  41d09c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d0a0:	add	x4, x4, #0x37d
  41d0a4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41d0a8:	add	x5, x5, #0x38e
  41d0ac:	ldr	x6, [sp, #16]
  41d0b0:	bl	4064e0 <log_internal_realm@plt>
  41d0b4:	str	w0, [sp, #12]
  41d0b8:	b	41d0d0 <safe_atollu@plt+0x159a0>
  41d0bc:	ldr	w0, [sp, #60]
  41d0c0:	bl	4064f0 <abs@plt>
  41d0c4:	mov	w8, wzr
  41d0c8:	subs	w8, w8, w0, uxtb
  41d0cc:	str	w8, [sp, #12]
  41d0d0:	ldr	w8, [sp, #12]
  41d0d4:	str	w8, [sp, #52]
  41d0d8:	ldr	w8, [sp, #52]
  41d0dc:	stur	w8, [x29, #-4]
  41d0e0:	mov	w8, #0x1                   	// #1
  41d0e4:	str	w8, [sp, #48]
  41d0e8:	b	41d0f8 <safe_atollu@plt+0x159c8>
  41d0ec:	stur	wzr, [x29, #-4]
  41d0f0:	mov	w8, #0x1                   	// #1
  41d0f4:	str	w8, [sp, #48]
  41d0f8:	sub	x0, x29, #0x38
  41d0fc:	bl	406620 <sd_bus_error_free@plt>
  41d100:	ldur	w0, [x29, #-4]
  41d104:	ldp	x29, x30, [sp, #128]
  41d108:	add	sp, sp, #0x90
  41d10c:	ret
  41d110:	sub	sp, sp, #0x60
  41d114:	stp	x29, x30, [sp, #80]
  41d118:	add	x29, sp, #0x50
  41d11c:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41d120:	add	x8, x8, #0xe41
  41d124:	add	x8, x8, #0x3
  41d128:	stur	x0, [x29, #-8]
  41d12c:	stur	x1, [x29, #-16]
  41d130:	str	x8, [sp, #16]
  41d134:	ldur	x8, [x29, #-8]
  41d138:	cmp	x8, #0x0
  41d13c:	cset	w9, ne  // ne = any
  41d140:	mov	w10, #0x1                   	// #1
  41d144:	eor	w9, w9, #0x1
  41d148:	eor	w9, w9, w10
  41d14c:	eor	w9, w9, w10
  41d150:	and	w9, w9, #0x1
  41d154:	mov	w0, w9
  41d158:	sxtw	x8, w0
  41d15c:	cbz	x8, 41d184 <safe_atollu@plt+0x15a54>
  41d160:	mov	w8, wzr
  41d164:	mov	w0, w8
  41d168:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41d16c:	add	x1, x1, #0x3b2
  41d170:	ldr	x2, [sp, #16]
  41d174:	mov	w3, #0x511                 	// #1297
  41d178:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d17c:	add	x4, x4, #0x3b5
  41d180:	bl	406540 <log_assert_failed_realm@plt>
  41d184:	ldur	x8, [x29, #-16]
  41d188:	cmp	x8, #0x0
  41d18c:	cset	w9, ne  // ne = any
  41d190:	mov	w10, #0x1                   	// #1
  41d194:	eor	w9, w9, #0x1
  41d198:	eor	w9, w9, w10
  41d19c:	eor	w9, w9, w10
  41d1a0:	and	w9, w9, #0x1
  41d1a4:	mov	w0, w9
  41d1a8:	sxtw	x8, w0
  41d1ac:	cbz	x8, 41d1d4 <safe_atollu@plt+0x15aa4>
  41d1b0:	mov	w8, wzr
  41d1b4:	mov	w0, w8
  41d1b8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41d1bc:	add	x1, x1, #0x2ab
  41d1c0:	ldr	x2, [sp, #16]
  41d1c4:	mov	w3, #0x512                 	// #1298
  41d1c8:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d1cc:	add	x4, x4, #0x3b5
  41d1d0:	bl	406540 <log_assert_failed_realm@plt>
  41d1d4:	ldur	x8, [x29, #-16]
  41d1d8:	ldr	x0, [x8, #8]
  41d1dc:	bl	41de88 <safe_atollu@plt+0x16758>
  41d1e0:	tbnz	w0, #0, 41d1e8 <safe_atollu@plt+0x15ab8>
  41d1e4:	b	41d2b8 <safe_atollu@plt+0x15b88>
  41d1e8:	ldur	x8, [x29, #-16]
  41d1ec:	ldr	x8, [x8, #8]
  41d1f0:	ldur	x9, [x29, #-8]
  41d1f4:	ldr	x9, [x9, #8]
  41d1f8:	cmp	x8, x9
  41d1fc:	b.ls	41d228 <safe_atollu@plt+0x15af8>  // b.plast
  41d200:	ldur	x8, [x29, #-8]
  41d204:	ldr	x8, [x8]
  41d208:	ldur	x9, [x29, #-16]
  41d20c:	ldr	x9, [x9, #8]
  41d210:	ldur	x10, [x29, #-8]
  41d214:	ldr	x10, [x10, #8]
  41d218:	subs	x9, x9, x10
  41d21c:	add	x8, x8, x9
  41d220:	stur	x8, [x29, #-32]
  41d224:	b	41d24c <safe_atollu@plt+0x15b1c>
  41d228:	ldur	x8, [x29, #-8]
  41d22c:	ldr	x8, [x8]
  41d230:	ldur	x9, [x29, #-8]
  41d234:	ldr	x9, [x9, #8]
  41d238:	ldur	x10, [x29, #-16]
  41d23c:	ldr	x10, [x10, #8]
  41d240:	subs	x9, x9, x10
  41d244:	subs	x8, x8, x9
  41d248:	stur	x8, [x29, #-32]
  41d24c:	ldur	x8, [x29, #-16]
  41d250:	ldr	x0, [x8]
  41d254:	bl	41de88 <safe_atollu@plt+0x16758>
  41d258:	tbnz	w0, #0, 41d260 <safe_atollu@plt+0x15b30>
  41d25c:	b	41d2ac <safe_atollu@plt+0x15b7c>
  41d260:	ldur	x8, [x29, #-32]
  41d264:	str	x8, [sp, #40]
  41d268:	ldur	x8, [x29, #-16]
  41d26c:	ldr	x8, [x8]
  41d270:	str	x8, [sp, #32]
  41d274:	ldr	x8, [sp, #40]
  41d278:	ldr	x9, [sp, #32]
  41d27c:	cmp	x8, x9
  41d280:	b.cs	41d290 <safe_atollu@plt+0x15b60>  // b.hs, b.nlast
  41d284:	ldr	x8, [sp, #40]
  41d288:	str	x8, [sp, #8]
  41d28c:	b	41d298 <safe_atollu@plt+0x15b68>
  41d290:	ldr	x8, [sp, #32]
  41d294:	str	x8, [sp, #8]
  41d298:	ldr	x8, [sp, #8]
  41d29c:	str	x8, [sp, #24]
  41d2a0:	ldr	x8, [sp, #24]
  41d2a4:	stur	x8, [x29, #-24]
  41d2a8:	b	41d2b4 <safe_atollu@plt+0x15b84>
  41d2ac:	ldur	x8, [x29, #-32]
  41d2b0:	stur	x8, [x29, #-24]
  41d2b4:	b	41d2c4 <safe_atollu@plt+0x15b94>
  41d2b8:	ldur	x8, [x29, #-16]
  41d2bc:	ldr	x8, [x8]
  41d2c0:	stur	x8, [x29, #-24]
  41d2c4:	ldur	x0, [x29, #-24]
  41d2c8:	ldp	x29, x30, [sp, #80]
  41d2cc:	add	sp, sp, #0x60
  41d2d0:	ret
  41d2d4:	sub	sp, sp, #0x60
  41d2d8:	stp	x29, x30, [sp, #80]
  41d2dc:	add	x29, sp, #0x50
  41d2e0:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41d2e4:	add	x8, x8, #0xe41
  41d2e8:	add	x8, x8, #0x3
  41d2ec:	stur	x0, [x29, #-16]
  41d2f0:	stur	x1, [x29, #-24]
  41d2f4:	str	x8, [sp, #16]
  41d2f8:	ldur	x8, [x29, #-16]
  41d2fc:	cmp	x8, #0x0
  41d300:	cset	w9, ne  // ne = any
  41d304:	mov	w10, #0x1                   	// #1
  41d308:	eor	w9, w9, #0x1
  41d30c:	eor	w9, w9, w10
  41d310:	eor	w9, w9, w10
  41d314:	and	w9, w9, #0x1
  41d318:	mov	w0, w9
  41d31c:	sxtw	x8, w0
  41d320:	cbz	x8, 41d348 <safe_atollu@plt+0x15c18>
  41d324:	mov	w8, wzr
  41d328:	mov	w0, w8
  41d32c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41d330:	add	x1, x1, #0x159
  41d334:	ldr	x2, [sp, #16]
  41d338:	mov	w3, #0x492                 	// #1170
  41d33c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d340:	add	x4, x4, #0x3f1
  41d344:	bl	406540 <log_assert_failed_realm@plt>
  41d348:	ldur	x8, [x29, #-24]
  41d34c:	cmp	x8, #0x0
  41d350:	cset	w9, ne  // ne = any
  41d354:	mov	w10, #0x1                   	// #1
  41d358:	eor	w9, w9, #0x1
  41d35c:	eor	w9, w9, w10
  41d360:	eor	w9, w9, w10
  41d364:	and	w9, w9, #0x1
  41d368:	mov	w0, w9
  41d36c:	sxtw	x8, w0
  41d370:	cbz	x8, 41d398 <safe_atollu@plt+0x15c68>
  41d374:	mov	w8, wzr
  41d378:	mov	w0, w8
  41d37c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41d380:	add	x1, x1, #0x1ab
  41d384:	ldr	x2, [sp, #16]
  41d388:	mov	w3, #0x493                 	// #1171
  41d38c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d390:	add	x4, x4, #0x3f1
  41d394:	bl	406540 <log_assert_failed_realm@plt>
  41d398:	ldur	x8, [x29, #-16]
  41d39c:	ldr	x8, [x8]
  41d3a0:	cbnz	x8, 41d3bc <safe_atollu@plt+0x15c8c>
  41d3a4:	ldur	x8, [x29, #-24]
  41d3a8:	ldr	x8, [x8]
  41d3ac:	cbz	x8, 41d3bc <safe_atollu@plt+0x15c8c>
  41d3b0:	mov	w8, #0xffffffff            	// #-1
  41d3b4:	stur	w8, [x29, #-4]
  41d3b8:	b	41d4b0 <safe_atollu@plt+0x15d80>
  41d3bc:	ldur	x8, [x29, #-16]
  41d3c0:	ldr	x8, [x8]
  41d3c4:	cbz	x8, 41d3e0 <safe_atollu@plt+0x15cb0>
  41d3c8:	ldur	x8, [x29, #-24]
  41d3cc:	ldr	x8, [x8]
  41d3d0:	cbnz	x8, 41d3e0 <safe_atollu@plt+0x15cb0>
  41d3d4:	mov	w8, #0x1                   	// #1
  41d3d8:	stur	w8, [x29, #-4]
  41d3dc:	b	41d4b0 <safe_atollu@plt+0x15d80>
  41d3e0:	ldur	x8, [x29, #-16]
  41d3e4:	ldr	x8, [x8]
  41d3e8:	cbz	x8, 41d424 <safe_atollu@plt+0x15cf4>
  41d3ec:	ldur	x8, [x29, #-24]
  41d3f0:	ldr	x8, [x8]
  41d3f4:	cbz	x8, 41d424 <safe_atollu@plt+0x15cf4>
  41d3f8:	ldur	x8, [x29, #-16]
  41d3fc:	ldr	x0, [x8]
  41d400:	ldur	x8, [x29, #-24]
  41d404:	ldr	x1, [x8]
  41d408:	bl	406f20 <strcasecmp@plt>
  41d40c:	stur	w0, [x29, #-28]
  41d410:	ldur	w9, [x29, #-28]
  41d414:	cbz	w9, 41d424 <safe_atollu@plt+0x15cf4>
  41d418:	ldur	w8, [x29, #-28]
  41d41c:	stur	w8, [x29, #-4]
  41d420:	b	41d4b0 <safe_atollu@plt+0x15d80>
  41d424:	ldur	x8, [x29, #-16]
  41d428:	ldr	x8, [x8, #16]
  41d42c:	str	x8, [sp, #40]
  41d430:	ldur	x8, [x29, #-24]
  41d434:	ldr	x8, [x8, #16]
  41d438:	str	x8, [sp, #32]
  41d43c:	ldr	x8, [sp, #40]
  41d440:	ldr	x9, [sp, #32]
  41d444:	cmp	x8, x9
  41d448:	b.cs	41d458 <safe_atollu@plt+0x15d28>  // b.hs, b.nlast
  41d44c:	mov	w8, #0xffffffff            	// #-1
  41d450:	str	w8, [sp, #12]
  41d454:	b	41d474 <safe_atollu@plt+0x15d44>
  41d458:	ldr	x8, [sp, #40]
  41d45c:	ldr	x9, [sp, #32]
  41d460:	mov	w10, wzr
  41d464:	mov	w11, #0x1                   	// #1
  41d468:	cmp	x8, x9
  41d46c:	csel	w10, w11, w10, hi  // hi = pmore
  41d470:	str	w10, [sp, #12]
  41d474:	ldr	w8, [sp, #12]
  41d478:	str	w8, [sp, #28]
  41d47c:	ldr	w8, [sp, #28]
  41d480:	stur	w8, [x29, #-28]
  41d484:	ldur	w8, [x29, #-28]
  41d488:	cbz	w8, 41d498 <safe_atollu@plt+0x15d68>
  41d48c:	ldur	w8, [x29, #-28]
  41d490:	stur	w8, [x29, #-4]
  41d494:	b	41d4b0 <safe_atollu@plt+0x15d80>
  41d498:	ldur	x8, [x29, #-16]
  41d49c:	ldr	x0, [x8, #8]
  41d4a0:	ldur	x8, [x29, #-24]
  41d4a4:	ldr	x1, [x8, #8]
  41d4a8:	bl	4066f0 <strcmp@plt>
  41d4ac:	stur	w0, [x29, #-4]
  41d4b0:	ldur	w0, [x29, #-4]
  41d4b4:	ldp	x29, x30, [sp, #80]
  41d4b8:	add	sp, sp, #0x60
  41d4bc:	ret
  41d4c0:	stp	x29, x30, [sp, #-32]!
  41d4c4:	str	x28, [sp, #16]
  41d4c8:	mov	x29, sp
  41d4cc:	sub	sp, sp, #0x6b0
  41d4d0:	add	x8, sp, #0x370
  41d4d4:	mov	w9, #0x4                   	// #4
  41d4d8:	mov	w10, #0x6                   	// #6
  41d4dc:	mov	w11, #0x9                   	// #9
  41d4e0:	adrp	x12, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41d4e4:	add	x12, x12, #0x342
  41d4e8:	adrp	x13, 435000 <safe_atollu@plt+0x2d8d0>
  41d4ec:	add	x13, x13, #0xe41
  41d4f0:	add	x13, x13, #0x3
  41d4f4:	str	x0, [x8, #816]
  41d4f8:	stur	w1, [x29, #-20]
  41d4fc:	stur	w9, [x29, #-36]
  41d500:	stur	w9, [x29, #-40]
  41d504:	stur	w9, [x29, #-44]
  41d508:	stur	w10, [x29, #-48]
  41d50c:	stur	w9, [x29, #-52]
  41d510:	stur	w11, [x29, #-56]
  41d514:	str	x8, [sp, #264]
  41d518:	str	x12, [sp, #256]
  41d51c:	str	x13, [sp, #248]
  41d520:	ldr	x8, [sp, #264]
  41d524:	ldr	x9, [x8, #816]
  41d528:	mov	w10, #0x1                   	// #1
  41d52c:	str	w10, [sp, #244]
  41d530:	cbnz	x9, 41d544 <safe_atollu@plt+0x15e14>
  41d534:	ldur	w8, [x29, #-20]
  41d538:	cmp	w8, #0x0
  41d53c:	cset	w8, eq  // eq = none
  41d540:	str	w8, [sp, #244]
  41d544:	ldr	w8, [sp, #244]
  41d548:	mov	w9, #0x1                   	// #1
  41d54c:	eor	w8, w8, #0x1
  41d550:	eor	w8, w8, w9
  41d554:	eor	w8, w8, w9
  41d558:	and	w8, w8, #0x1
  41d55c:	mov	w0, w8
  41d560:	sxtw	x10, w0
  41d564:	cbz	x10, 41d58c <safe_atollu@plt+0x15e5c>
  41d568:	mov	w8, wzr
  41d56c:	mov	w0, w8
  41d570:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41d574:	add	x1, x1, #0x43e
  41d578:	ldr	x2, [sp, #248]
  41d57c:	mov	w3, #0x4b2                 	// #1202
  41d580:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41d584:	add	x4, x4, #0x454
  41d588:	bl	406540 <log_assert_failed_realm@plt>
  41d58c:	ldr	x8, [sp, #264]
  41d590:	ldr	x9, [x8, #816]
  41d594:	str	x9, [x8, #800]
  41d598:	ldr	x8, [sp, #264]
  41d59c:	ldr	x9, [x8, #800]
  41d5a0:	ldr	x10, [x8, #816]
  41d5a4:	ldur	w11, [x29, #-20]
  41d5a8:	mov	w12, w11
  41d5ac:	mov	x13, #0x28                  	// #40
  41d5b0:	mul	x12, x13, x12
  41d5b4:	add	x10, x10, x12
  41d5b8:	cmp	x9, x10
  41d5bc:	b.cs	41d9fc <safe_atollu@plt+0x162cc>  // b.hs, b.nlast
  41d5c0:	stur	wzr, [x29, #-76]
  41d5c4:	ldr	x8, [sp, #264]
  41d5c8:	ldr	x9, [x8, #800]
  41d5cc:	ldr	x9, [x9, #16]
  41d5d0:	cmp	x9, #0x0
  41d5d4:	cset	w10, ls  // ls = plast
  41d5d8:	tbnz	w10, #0, 41d710 <safe_atollu@plt+0x15fe0>
  41d5dc:	sub	x8, x29, #0x7e
  41d5e0:	mov	x0, x8
  41d5e4:	mov	w9, wzr
  41d5e8:	mov	w1, w9
  41d5ec:	mov	x10, #0x26                  	// #38
  41d5f0:	mov	x2, x10
  41d5f4:	str	x8, [sp, #232]
  41d5f8:	str	w9, [sp, #228]
  41d5fc:	str	x10, [sp, #216]
  41d600:	bl	406b90 <memset@plt>
  41d604:	add	x0, sp, #0x532
  41d608:	ldr	w9, [sp, #228]
  41d60c:	mov	w1, w9
  41d610:	mov	x2, #0x100                 	// #256
  41d614:	bl	406b90 <memset@plt>
  41d618:	ldr	x8, [sp, #264]
  41d61c:	ldr	x10, [x8, #800]
  41d620:	ldr	x2, [x10, #16]
  41d624:	ldr	x0, [sp, #232]
  41d628:	ldr	x1, [sp, #216]
  41d62c:	bl	407020 <format_timestamp@plt>
  41d630:	ldur	w9, [x29, #-36]
  41d634:	str	w9, [sp, #1324]
  41d638:	ldr	x8, [sp, #232]
  41d63c:	mov	x0, x8
  41d640:	bl	4066c0 <strlen@plt>
  41d644:	add	x8, x0, #0x1
  41d648:	ldr	x10, [sp, #264]
  41d64c:	str	x8, [x10, #432]
  41d650:	ldr	w9, [sp, #1324]
  41d654:	mov	w8, w9
  41d658:	ldr	x11, [x10, #432]
  41d65c:	cmp	x8, x11
  41d660:	b.ls	41d674 <safe_atollu@plt+0x15f44>  // b.plast
  41d664:	ldr	w8, [sp, #1324]
  41d668:	mov	w0, w8
  41d66c:	str	x0, [sp, #208]
  41d670:	b	41d680 <safe_atollu@plt+0x15f50>
  41d674:	ldr	x8, [sp, #264]
  41d678:	ldr	x9, [x8, #432]
  41d67c:	str	x9, [sp, #208]
  41d680:	ldr	x8, [sp, #208]
  41d684:	ldr	x9, [sp, #264]
  41d688:	str	x8, [x9, #424]
  41d68c:	ldr	x8, [x9, #424]
  41d690:	stur	w8, [x29, #-36]
  41d694:	ldr	x10, [x9, #800]
  41d698:	ldr	x2, [x10, #16]
  41d69c:	add	x10, sp, #0x532
  41d6a0:	mov	x0, x10
  41d6a4:	mov	x1, #0x100                 	// #256
  41d6a8:	str	x10, [sp, #200]
  41d6ac:	bl	407030 <format_timestamp_relative@plt>
  41d6b0:	ldur	w8, [x29, #-40]
  41d6b4:	str	w8, [sp, #1300]
  41d6b8:	ldr	x9, [sp, #200]
  41d6bc:	mov	x0, x9
  41d6c0:	bl	4066c0 <strlen@plt>
  41d6c4:	ldr	x9, [sp, #264]
  41d6c8:	str	x0, [x9, #408]
  41d6cc:	ldr	w8, [sp, #1300]
  41d6d0:	mov	w10, w8
  41d6d4:	ldr	x11, [x9, #408]
  41d6d8:	cmp	x10, x11
  41d6dc:	b.ls	41d6f0 <safe_atollu@plt+0x15fc0>  // b.plast
  41d6e0:	ldr	w8, [sp, #1300]
  41d6e4:	mov	w0, w8
  41d6e8:	str	x0, [sp, #192]
  41d6ec:	b	41d6fc <safe_atollu@plt+0x15fcc>
  41d6f0:	ldr	x8, [sp, #264]
  41d6f4:	ldr	x9, [x8, #408]
  41d6f8:	str	x9, [sp, #192]
  41d6fc:	ldr	x8, [sp, #192]
  41d700:	ldr	x9, [sp, #264]
  41d704:	str	x8, [x9, #400]
  41d708:	ldr	x8, [x9, #400]
  41d70c:	stur	w8, [x29, #-40]
  41d710:	ldr	x8, [sp, #264]
  41d714:	ldr	x9, [x8, #800]
  41d718:	ldr	x9, [x9, #24]
  41d71c:	cmp	x9, #0x0
  41d720:	cset	w10, ls  // ls = plast
  41d724:	tbnz	w10, #0, 41d85c <safe_atollu@plt+0x1612c>
  41d728:	add	x8, sp, #0x4da
  41d72c:	mov	x0, x8
  41d730:	mov	w9, wzr
  41d734:	mov	w1, w9
  41d738:	mov	x10, #0x26                  	// #38
  41d73c:	mov	x2, x10
  41d740:	str	x8, [sp, #184]
  41d744:	str	w9, [sp, #180]
  41d748:	str	x10, [sp, #168]
  41d74c:	bl	406b90 <memset@plt>
  41d750:	add	x0, sp, #0x3da
  41d754:	ldr	w9, [sp, #180]
  41d758:	mov	w1, w9
  41d75c:	mov	x2, #0x100                 	// #256
  41d760:	bl	406b90 <memset@plt>
  41d764:	ldr	x8, [sp, #264]
  41d768:	ldr	x10, [x8, #800]
  41d76c:	ldr	x2, [x10, #24]
  41d770:	ldr	x0, [sp, #184]
  41d774:	ldr	x1, [sp, #168]
  41d778:	bl	407020 <format_timestamp@plt>
  41d77c:	ldur	w9, [x29, #-44]
  41d780:	str	w9, [sp, #980]
  41d784:	ldr	x8, [sp, #184]
  41d788:	mov	x0, x8
  41d78c:	bl	4066c0 <strlen@plt>
  41d790:	add	x8, x0, #0x1
  41d794:	ldr	x10, [sp, #264]
  41d798:	str	x8, [x10, #88]
  41d79c:	ldr	w9, [sp, #980]
  41d7a0:	mov	w8, w9
  41d7a4:	ldr	x11, [x10, #88]
  41d7a8:	cmp	x8, x11
  41d7ac:	b.ls	41d7c0 <safe_atollu@plt+0x16090>  // b.plast
  41d7b0:	ldr	w8, [sp, #980]
  41d7b4:	mov	w0, w8
  41d7b8:	str	x0, [sp, #160]
  41d7bc:	b	41d7cc <safe_atollu@plt+0x1609c>
  41d7c0:	ldr	x8, [sp, #264]
  41d7c4:	ldr	x9, [x8, #88]
  41d7c8:	str	x9, [sp, #160]
  41d7cc:	ldr	x8, [sp, #160]
  41d7d0:	ldr	x9, [sp, #264]
  41d7d4:	str	x8, [x9, #80]
  41d7d8:	ldr	x8, [x9, #80]
  41d7dc:	stur	w8, [x29, #-44]
  41d7e0:	ldr	x10, [x9, #800]
  41d7e4:	ldr	x2, [x10, #24]
  41d7e8:	add	x10, sp, #0x3da
  41d7ec:	mov	x0, x10
  41d7f0:	mov	x1, #0x100                 	// #256
  41d7f4:	str	x10, [sp, #152]
  41d7f8:	bl	407030 <format_timestamp_relative@plt>
  41d7fc:	ldur	w8, [x29, #-48]
  41d800:	str	w8, [sp, #956]
  41d804:	ldr	x9, [sp, #152]
  41d808:	mov	x0, x9
  41d80c:	bl	4066c0 <strlen@plt>
  41d810:	ldr	x9, [sp, #264]
  41d814:	str	x0, [x9, #64]
  41d818:	ldr	w8, [sp, #956]
  41d81c:	mov	w10, w8
  41d820:	ldr	x11, [x9, #64]
  41d824:	cmp	x10, x11
  41d828:	b.ls	41d83c <safe_atollu@plt+0x1610c>  // b.plast
  41d82c:	ldr	w8, [sp, #956]
  41d830:	mov	w0, w8
  41d834:	str	x0, [sp, #144]
  41d838:	b	41d848 <safe_atollu@plt+0x16118>
  41d83c:	ldr	x8, [sp, #264]
  41d840:	ldr	x9, [x8, #64]
  41d844:	str	x9, [sp, #144]
  41d848:	ldr	x8, [sp, #144]
  41d84c:	ldr	x9, [sp, #264]
  41d850:	str	x8, [x9, #56]
  41d854:	ldr	x8, [x9, #56]
  41d858:	stur	w8, [x29, #-48]
  41d85c:	ldur	w8, [x29, #-52]
  41d860:	str	w8, [sp, #932]
  41d864:	ldr	x9, [sp, #264]
  41d868:	ldr	x10, [x9, #800]
  41d86c:	ldr	x0, [x10, #8]
  41d870:	bl	4066c0 <strlen@plt>
  41d874:	ldr	x9, [sp, #264]
  41d878:	ldr	x10, [x9, #800]
  41d87c:	ldr	x10, [x10]
  41d880:	str	x0, [sp, #136]
  41d884:	cbz	x10, 41d8a4 <safe_atollu@plt+0x16174>
  41d888:	ldr	x8, [sp, #264]
  41d88c:	ldr	x9, [x8, #800]
  41d890:	ldr	x0, [x9]
  41d894:	bl	4066c0 <strlen@plt>
  41d898:	add	x8, x0, #0x1
  41d89c:	str	x8, [sp, #128]
  41d8a0:	b	41d8ac <safe_atollu@plt+0x1617c>
  41d8a4:	mov	x8, xzr
  41d8a8:	str	x8, [sp, #128]
  41d8ac:	ldr	x8, [sp, #128]
  41d8b0:	ldr	x9, [sp, #136]
  41d8b4:	add	x8, x9, x8
  41d8b8:	ldr	x10, [sp, #264]
  41d8bc:	str	x8, [x10, #40]
  41d8c0:	ldr	w11, [sp, #932]
  41d8c4:	mov	w8, w11
  41d8c8:	ldr	x12, [x10, #40]
  41d8cc:	cmp	x8, x12
  41d8d0:	b.ls	41d8e4 <safe_atollu@plt+0x161b4>  // b.plast
  41d8d4:	ldr	w8, [sp, #932]
  41d8d8:	mov	w0, w8
  41d8dc:	str	x0, [sp, #120]
  41d8e0:	b	41d8f0 <safe_atollu@plt+0x161c0>
  41d8e4:	ldr	x8, [sp, #264]
  41d8e8:	ldr	x9, [x8, #40]
  41d8ec:	str	x9, [sp, #120]
  41d8f0:	ldr	x8, [sp, #120]
  41d8f4:	ldr	x9, [sp, #264]
  41d8f8:	str	x8, [x9, #32]
  41d8fc:	ldr	x8, [x9, #32]
  41d900:	stur	w8, [x29, #-52]
  41d904:	ldr	x10, [x9, #800]
  41d908:	ldr	x10, [x10, #32]
  41d90c:	str	x10, [x9, #744]
  41d910:	ldr	x8, [sp, #264]
  41d914:	ldr	x9, [x8, #744]
  41d918:	mov	w10, #0x0                   	// #0
  41d91c:	str	w10, [sp, #116]
  41d920:	cbz	x9, 41d93c <safe_atollu@plt+0x1620c>
  41d924:	ldr	x8, [sp, #264]
  41d928:	ldr	x9, [x8, #744]
  41d92c:	ldr	x9, [x9]
  41d930:	cmp	x9, #0x0
  41d934:	cset	w10, ne  // ne = any
  41d938:	str	w10, [sp, #116]
  41d93c:	ldr	w8, [sp, #116]
  41d940:	tbnz	w8, #0, 41d948 <safe_atollu@plt+0x16218>
  41d944:	b	41d9a4 <safe_atollu@plt+0x16274>
  41d948:	ldr	x8, [sp, #264]
  41d94c:	ldr	x9, [x8, #744]
  41d950:	ldr	x0, [x9]
  41d954:	bl	4066c0 <strlen@plt>
  41d958:	ldr	x8, [sp, #264]
  41d95c:	ldr	x9, [x8, #744]
  41d960:	ldr	x10, [x8, #800]
  41d964:	ldr	x10, [x10, #32]
  41d968:	cmp	x9, x10
  41d96c:	cset	w11, ne  // ne = any
  41d970:	and	w11, w11, #0x1
  41d974:	mov	w12, #0x2                   	// #2
  41d978:	mul	w11, w12, w11
  41d97c:	add	x9, x0, w11, sxtw
  41d980:	ldur	w11, [x29, #-76]
  41d984:	mov	w10, w11
  41d988:	add	x9, x10, x9
  41d98c:	stur	w9, [x29, #-76]
  41d990:	ldr	x8, [sp, #264]
  41d994:	ldr	x9, [x8, #744]
  41d998:	add	x9, x9, #0x8
  41d99c:	str	x9, [x8, #744]
  41d9a0:	b	41d910 <safe_atollu@plt+0x161e0>
  41d9a4:	ldur	w8, [x29, #-56]
  41d9a8:	str	w8, [sp, #908]
  41d9ac:	ldur	w8, [x29, #-76]
  41d9b0:	str	w8, [sp, #904]
  41d9b4:	ldr	w8, [sp, #908]
  41d9b8:	ldr	w9, [sp, #904]
  41d9bc:	cmp	w8, w9
  41d9c0:	b.ls	41d9d0 <safe_atollu@plt+0x162a0>  // b.plast
  41d9c4:	ldr	w8, [sp, #908]
  41d9c8:	str	w8, [sp, #112]
  41d9cc:	b	41d9d8 <safe_atollu@plt+0x162a8>
  41d9d0:	ldr	w8, [sp, #904]
  41d9d4:	str	w8, [sp, #112]
  41d9d8:	ldr	w8, [sp, #112]
  41d9dc:	str	w8, [sp, #900]
  41d9e0:	ldr	w8, [sp, #900]
  41d9e4:	stur	w8, [x29, #-56]
  41d9e8:	ldr	x8, [sp, #264]
  41d9ec:	ldr	x9, [x8, #800]
  41d9f0:	add	x9, x9, #0x28
  41d9f4:	str	x9, [x8, #800]
  41d9f8:	b	41d598 <safe_atollu@plt+0x15e68>
  41d9fc:	ldur	w8, [x29, #-20]
  41da00:	cmp	w8, #0x0
  41da04:	cset	w8, ls  // ls = plast
  41da08:	tbnz	w8, #0, 41de14 <safe_atollu@plt+0x166e4>
  41da0c:	ldr	x8, [sp, #256]
  41da10:	ldrb	w9, [x8]
  41da14:	tbnz	w9, #0, 41da88 <safe_atollu@plt+0x16358>
  41da18:	ldur	w1, [x29, #-36]
  41da1c:	ldur	w3, [x29, #-40]
  41da20:	ldur	w5, [x29, #-44]
  41da24:	ldur	w7, [x29, #-48]
  41da28:	ldur	w8, [x29, #-52]
  41da2c:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41da30:	add	x0, x0, #0x48e
  41da34:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  41da38:	add	x2, x2, #0x4ab
  41da3c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41da40:	add	x4, x4, #0x4b0
  41da44:	adrp	x6, 43a000 <safe_atollu@plt+0x328d0>
  41da48:	add	x6, x6, #0x4b5
  41da4c:	mov	x9, sp
  41da50:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41da54:	add	x10, x10, #0x4ba
  41da58:	str	x10, [x9]
  41da5c:	mov	x9, sp
  41da60:	str	w8, [x9, #8]
  41da64:	mov	x9, sp
  41da68:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  41da6c:	add	x10, x10, #0xb2e
  41da70:	str	x10, [x9, #16]
  41da74:	mov	x9, sp
  41da78:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41da7c:	add	x10, x10, #0x1ce
  41da80:	str	x10, [x9, #24]
  41da84:	bl	406650 <printf@plt>
  41da88:	ldr	x8, [sp, #264]
  41da8c:	ldr	x9, [x8, #816]
  41da90:	str	x9, [x8, #800]
  41da94:	ldr	x8, [sp, #264]
  41da98:	ldr	x9, [x8, #800]
  41da9c:	ldr	x10, [x8, #816]
  41daa0:	ldur	w11, [x29, #-20]
  41daa4:	mov	w12, w11
  41daa8:	mov	x13, #0x28                  	// #40
  41daac:	mul	x12, x13, x12
  41dab0:	add	x10, x10, x12
  41dab4:	cmp	x9, x10
  41dab8:	b.cs	41dde0 <safe_atollu@plt+0x166b0>  // b.hs, b.nlast
  41dabc:	mov	x8, xzr
  41dac0:	ldr	x9, [sp, #264]
  41dac4:	str	x8, [x9, #8]
  41dac8:	add	x8, sp, #0x34a
  41dacc:	mov	x0, x8
  41dad0:	mov	w10, wzr
  41dad4:	mov	w1, w10
  41dad8:	mov	x11, #0x26                  	// #38
  41dadc:	mov	x2, x11
  41dae0:	str	x8, [sp, #104]
  41dae4:	str	w10, [sp, #100]
  41dae8:	str	x11, [sp, #88]
  41daec:	bl	406b90 <memset@plt>
  41daf0:	mov	w10, #0x6e                  	// #110
  41daf4:	strb	w10, [sp, #842]
  41daf8:	mov	w12, #0x2f                  	// #47
  41dafc:	ldr	x8, [sp, #104]
  41db00:	strb	w12, [x8, #1]
  41db04:	mov	w13, #0x61                  	// #97
  41db08:	strb	w13, [x8, #2]
  41db0c:	add	x9, sp, #0x24a
  41db10:	mov	x0, x9
  41db14:	ldr	w14, [sp, #100]
  41db18:	mov	w1, w14
  41db1c:	mov	x11, #0x100                 	// #256
  41db20:	mov	x2, x11
  41db24:	str	w10, [sp, #84]
  41db28:	str	w12, [sp, #80]
  41db2c:	str	w13, [sp, #76]
  41db30:	str	x9, [sp, #64]
  41db34:	str	x11, [sp, #56]
  41db38:	bl	406b90 <memset@plt>
  41db3c:	ldr	w10, [sp, #84]
  41db40:	strb	w10, [sp, #586]
  41db44:	ldr	w12, [sp, #80]
  41db48:	ldr	x8, [sp, #64]
  41db4c:	strb	w12, [x8, #1]
  41db50:	ldr	w13, [sp, #76]
  41db54:	strb	w13, [x8, #2]
  41db58:	add	x9, sp, #0x224
  41db5c:	mov	x0, x9
  41db60:	ldr	w14, [sp, #100]
  41db64:	mov	w1, w14
  41db68:	ldr	x2, [sp, #88]
  41db6c:	str	x9, [sp, #48]
  41db70:	bl	406b90 <memset@plt>
  41db74:	ldr	w10, [sp, #84]
  41db78:	strb	w10, [sp, #548]
  41db7c:	ldr	w12, [sp, #80]
  41db80:	ldr	x8, [sp, #48]
  41db84:	strb	w12, [x8, #1]
  41db88:	ldr	w13, [sp, #76]
  41db8c:	strb	w13, [x8, #2]
  41db90:	add	x9, sp, #0x124
  41db94:	mov	x0, x9
  41db98:	ldr	w14, [sp, #100]
  41db9c:	mov	w1, w14
  41dba0:	ldr	x2, [sp, #56]
  41dba4:	str	x9, [sp, #40]
  41dba8:	bl	406b90 <memset@plt>
  41dbac:	ldr	w10, [sp, #84]
  41dbb0:	strb	w10, [sp, #292]
  41dbb4:	ldr	w12, [sp, #80]
  41dbb8:	ldr	x8, [sp, #40]
  41dbbc:	strb	w12, [x8, #1]
  41dbc0:	ldr	w13, [sp, #76]
  41dbc4:	strb	w13, [x8, #2]
  41dbc8:	ldr	x9, [sp, #264]
  41dbcc:	ldr	x11, [x9, #800]
  41dbd0:	ldr	x2, [x11, #16]
  41dbd4:	ldr	x0, [sp, #104]
  41dbd8:	ldr	x1, [sp, #88]
  41dbdc:	bl	407020 <format_timestamp@plt>
  41dbe0:	ldr	x8, [sp, #264]
  41dbe4:	ldr	x9, [x8, #800]
  41dbe8:	ldr	x2, [x9, #16]
  41dbec:	ldr	x9, [sp, #64]
  41dbf0:	mov	x0, x9
  41dbf4:	ldr	x1, [sp, #56]
  41dbf8:	bl	407030 <format_timestamp_relative@plt>
  41dbfc:	ldr	x8, [sp, #264]
  41dc00:	ldr	x9, [x8, #800]
  41dc04:	ldr	x2, [x9, #24]
  41dc08:	ldr	x9, [sp, #48]
  41dc0c:	mov	x0, x9
  41dc10:	ldr	x1, [sp, #88]
  41dc14:	bl	407020 <format_timestamp@plt>
  41dc18:	ldr	x8, [sp, #264]
  41dc1c:	ldr	x9, [x8, #800]
  41dc20:	ldr	x2, [x9, #24]
  41dc24:	ldr	x9, [sp, #40]
  41dc28:	mov	x0, x9
  41dc2c:	ldr	x1, [sp, #56]
  41dc30:	bl	407030 <format_timestamp_relative@plt>
  41dc34:	ldr	x8, [sp, #264]
  41dc38:	ldr	x9, [x8, #800]
  41dc3c:	ldr	x9, [x9]
  41dc40:	cbz	x9, 41dcb8 <safe_atollu@plt+0x16588>
  41dc44:	ldr	x8, [sp, #264]
  41dc48:	ldr	x9, [x8, #800]
  41dc4c:	ldr	x0, [x9]
  41dc50:	ldr	x9, [x8, #800]
  41dc54:	ldr	x2, [x9, #8]
  41dc58:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41dc5c:	add	x1, x1, #0xb63
  41dc60:	mov	x9, xzr
  41dc64:	mov	x3, x9
  41dc68:	bl	406f70 <strjoin_real@plt>
  41dc6c:	ldr	x8, [sp, #264]
  41dc70:	str	x0, [x8, #8]
  41dc74:	ldr	x9, [x8, #8]
  41dc78:	cbnz	x9, 41dca8 <safe_atollu@plt+0x16578>
  41dc7c:	mov	w8, wzr
  41dc80:	mov	w0, w8
  41dc84:	ldr	x1, [sp, #248]
  41dc88:	mov	w2, #0x4ee                 	// #1262
  41dc8c:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41dc90:	add	x3, x3, #0x4c1
  41dc94:	bl	4066b0 <log_oom_internal@plt>
  41dc98:	stur	w0, [x29, #-4]
  41dc9c:	mov	w8, #0x1                   	// #1
  41dca0:	str	w8, [sp, #276]
  41dca4:	b	41ddb4 <safe_atollu@plt+0x16684>
  41dca8:	ldr	x8, [sp, #264]
  41dcac:	ldr	x9, [x8, #8]
  41dcb0:	str	x9, [x8]
  41dcb4:	b	41dcc8 <safe_atollu@plt+0x16598>
  41dcb8:	ldr	x8, [sp, #264]
  41dcbc:	ldr	x9, [x8, #800]
  41dcc0:	ldr	x9, [x9, #8]
  41dcc4:	str	x9, [x8]
  41dcc8:	ldur	w1, [x29, #-36]
  41dccc:	ldur	w3, [x29, #-40]
  41dcd0:	ldur	w5, [x29, #-44]
  41dcd4:	ldur	w7, [x29, #-48]
  41dcd8:	ldur	w8, [x29, #-52]
  41dcdc:	ldr	x9, [sp, #264]
  41dce0:	ldr	x10, [x9]
  41dce4:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41dce8:	add	x0, x0, #0x4d4
  41dcec:	add	x2, sp, #0x34a
  41dcf0:	add	x4, sp, #0x24a
  41dcf4:	add	x6, sp, #0x224
  41dcf8:	mov	x11, sp
  41dcfc:	add	x12, sp, #0x124
  41dd00:	str	x12, [x11]
  41dd04:	mov	x11, sp
  41dd08:	str	w8, [x11, #8]
  41dd0c:	mov	x11, sp
  41dd10:	str	x10, [x11, #16]
  41dd14:	bl	406650 <printf@plt>
  41dd18:	ldr	x9, [sp, #264]
  41dd1c:	ldr	x10, [x9, #800]
  41dd20:	ldr	x10, [x10, #32]
  41dd24:	str	x10, [sp, #280]
  41dd28:	ldr	x8, [sp, #280]
  41dd2c:	mov	w9, #0x0                   	// #0
  41dd30:	str	w9, [sp, #36]
  41dd34:	cbz	x8, 41dd4c <safe_atollu@plt+0x1661c>
  41dd38:	ldr	x8, [sp, #280]
  41dd3c:	ldr	x8, [x8]
  41dd40:	cmp	x8, #0x0
  41dd44:	cset	w9, ne  // ne = any
  41dd48:	str	w9, [sp, #36]
  41dd4c:	ldr	w8, [sp, #36]
  41dd50:	tbnz	w8, #0, 41dd58 <safe_atollu@plt+0x16628>
  41dd54:	b	41dda4 <safe_atollu@plt+0x16674>
  41dd58:	ldr	x8, [sp, #280]
  41dd5c:	ldr	x9, [sp, #264]
  41dd60:	ldr	x10, [x9, #800]
  41dd64:	ldr	x10, [x10, #32]
  41dd68:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  41dd6c:	add	x11, x11, #0x9a7
  41dd70:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  41dd74:	add	x12, x12, #0xe40
  41dd78:	cmp	x8, x10
  41dd7c:	csel	x1, x12, x11, eq  // eq = none
  41dd80:	ldr	x8, [sp, #280]
  41dd84:	ldr	x2, [x8]
  41dd88:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41dd8c:	add	x0, x0, #0x205
  41dd90:	bl	406650 <printf@plt>
  41dd94:	ldr	x8, [sp, #280]
  41dd98:	add	x8, x8, #0x8
  41dd9c:	str	x8, [sp, #280]
  41dda0:	b	41dd28 <safe_atollu@plt+0x165f8>
  41dda4:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41dda8:	add	x0, x0, #0x20b
  41ddac:	bl	406650 <printf@plt>
  41ddb0:	str	wzr, [sp, #276]
  41ddb4:	add	x0, sp, #0x378
  41ddb8:	bl	407e0c <safe_atollu@plt+0x6dc>
  41ddbc:	ldr	w8, [sp, #276]
  41ddc0:	cbz	w8, 41ddcc <safe_atollu@plt+0x1669c>
  41ddc4:	b	41ddc8 <safe_atollu@plt+0x16698>
  41ddc8:	b	41de74 <safe_atollu@plt+0x16744>
  41ddcc:	ldr	x8, [sp, #264]
  41ddd0:	ldr	x9, [x8, #800]
  41ddd4:	add	x9, x9, #0x28
  41ddd8:	str	x9, [x8, #800]
  41dddc:	b	41da94 <safe_atollu@plt+0x16364>
  41dde0:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  41dde4:	ldr	x8, [sp, #264]
  41dde8:	str	x0, [x8, #768]
  41ddec:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41ddf0:	ldr	x8, [sp, #264]
  41ddf4:	str	x0, [x8, #760]
  41ddf8:	ldr	x9, [sp, #256]
  41ddfc:	ldrb	w10, [x9]
  41de00:	tbnz	w10, #0, 41de10 <safe_atollu@plt+0x166e0>
  41de04:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41de08:	add	x0, x0, #0x20b
  41de0c:	bl	406650 <printf@plt>
  41de10:	b	41de2c <safe_atollu@plt+0x166fc>
  41de14:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41de18:	ldr	x8, [sp, #264]
  41de1c:	str	x0, [x8, #768]
  41de20:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41de24:	ldr	x8, [sp, #264]
  41de28:	str	x0, [x8, #760]
  41de2c:	ldr	x8, [sp, #256]
  41de30:	ldrb	w9, [x8]
  41de34:	tbnz	w9, #0, 41de70 <safe_atollu@plt+0x16740>
  41de38:	ldr	x8, [sp, #264]
  41de3c:	ldr	x1, [x8, #768]
  41de40:	ldur	w2, [x29, #-20]
  41de44:	ldr	x3, [x8, #760]
  41de48:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41de4c:	add	x0, x0, #0x4ed
  41de50:	bl	406650 <printf@plt>
  41de54:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41de58:	add	x8, x8, #0x331
  41de5c:	ldrb	w9, [x8]
  41de60:	tbnz	w9, #0, 41de70 <safe_atollu@plt+0x16740>
  41de64:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41de68:	add	x0, x0, #0x504
  41de6c:	bl	406650 <printf@plt>
  41de70:	stur	wzr, [x29, #-4]
  41de74:	ldur	w0, [x29, #-4]
  41de78:	add	sp, sp, #0x6b0
  41de7c:	ldr	x28, [sp, #16]
  41de80:	ldp	x29, x30, [sp], #32
  41de84:	ret
  41de88:	sub	sp, sp, #0x10
  41de8c:	str	x0, [sp, #8]
  41de90:	ldr	x8, [sp, #8]
  41de94:	cmp	x8, #0x0
  41de98:	cset	w9, ls  // ls = plast
  41de9c:	mov	w10, #0x0                   	// #0
  41dea0:	str	w10, [sp, #4]
  41dea4:	tbnz	w9, #0, 41debc <safe_atollu@plt+0x1678c>
  41dea8:	ldr	x8, [sp, #8]
  41deac:	mov	x9, #0xffffffffffffffff    	// #-1
  41deb0:	cmp	x8, x9
  41deb4:	cset	w10, ne  // ne = any
  41deb8:	str	w10, [sp, #4]
  41debc:	ldr	w8, [sp, #4]
  41dec0:	and	w0, w8, #0x1
  41dec4:	add	sp, sp, #0x10
  41dec8:	ret
  41decc:	sub	sp, sp, #0x20
  41ded0:	stp	x29, x30, [sp, #16]
  41ded4:	add	x29, sp, #0x10
  41ded8:	mov	w2, #0x2                   	// #2
  41dedc:	str	x0, [sp, #8]
  41dee0:	str	x1, [sp]
  41dee4:	ldr	x0, [sp]
  41dee8:	ldr	x8, [sp, #8]
  41deec:	ldr	x1, [x8, #8]
  41def0:	bl	41aac4 <safe_atollu@plt+0x13394>
  41def4:	and	w0, w0, #0x1
  41def8:	ldp	x29, x30, [sp, #16]
  41defc:	add	sp, sp, #0x20
  41df00:	ret
  41df04:	sub	sp, sp, #0x180
  41df08:	stp	x29, x30, [sp, #352]
  41df0c:	str	x28, [sp, #368]
  41df10:	add	x29, sp, #0x160
  41df14:	mov	w8, #0x0                   	// #0
  41df18:	mov	w9, #0x1                   	// #1
  41df1c:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41df20:	add	x10, x10, #0x342
  41df24:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  41df28:	add	x11, x11, #0xe41
  41df2c:	add	x11, x11, #0x3
  41df30:	stur	x0, [x29, #-8]
  41df34:	stur	x1, [x29, #-16]
  41df38:	stur	w2, [x29, #-20]
  41df3c:	and	w9, w3, w9
  41df40:	sturb	w9, [x29, #-21]
  41df44:	sturb	w8, [x29, #-65]
  41df48:	str	x10, [sp, #152]
  41df4c:	str	x11, [sp, #144]
  41df50:	ldur	w8, [x29, #-20]
  41df54:	mov	w9, #0x1                   	// #1
  41df58:	str	w9, [sp, #140]
  41df5c:	cbz	w8, 41df70 <safe_atollu@plt+0x16840>
  41df60:	ldur	x8, [x29, #-16]
  41df64:	cmp	x8, #0x0
  41df68:	cset	w9, ne  // ne = any
  41df6c:	str	w9, [sp, #140]
  41df70:	ldr	w8, [sp, #140]
  41df74:	mov	w9, #0x1                   	// #1
  41df78:	eor	w8, w8, #0x1
  41df7c:	eor	w8, w8, w9
  41df80:	eor	w8, w8, w9
  41df84:	and	w8, w8, #0x1
  41df88:	mov	w0, w8
  41df8c:	sxtw	x10, w0
  41df90:	cbz	x10, 41dfb8 <safe_atollu@plt+0x16888>
  41df94:	mov	w8, wzr
  41df98:	mov	w0, w8
  41df9c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41dfa0:	add	x1, x1, #0x56c
  41dfa4:	ldr	x2, [sp, #144]
  41dfa8:	mov	w3, #0x8e0                 	// #2272
  41dfac:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41dfb0:	add	x4, x4, #0x57b
  41dfb4:	bl	406540 <log_assert_failed_realm@plt>
  41dfb8:	ldur	w8, [x29, #-20]
  41dfbc:	cbnz	w8, 41e010 <safe_atollu@plt+0x168e0>
  41dfc0:	ldr	x8, [sp, #152]
  41dfc4:	ldrb	w9, [x8]
  41dfc8:	tbnz	w9, #0, 41e00c <safe_atollu@plt+0x168dc>
  41dfcc:	bl	41b780 <safe_atollu@plt+0x14050>
  41dfd0:	stur	x0, [x29, #-56]
  41dfd4:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41dfd8:	stur	x0, [x29, #-64]
  41dfdc:	ldur	x1, [x29, #-56]
  41dfe0:	ldurb	w8, [x29, #-21]
  41dfe4:	adrp	x9, 43a000 <safe_atollu@plt+0x328d0>
  41dfe8:	add	x9, x9, #0x5da
  41dfec:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41dff0:	add	x10, x10, #0x5e1
  41dff4:	tst	w8, #0x1
  41dff8:	csel	x2, x9, x10, ne  // ne = any
  41dffc:	ldur	x3, [x29, #-64]
  41e000:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41e004:	add	x0, x0, #0x5c9
  41e008:	bl	406650 <printf@plt>
  41e00c:	b	41e59c <safe_atollu@plt+0x16e6c>
  41e010:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41e014:	add	x8, x8, #0x344
  41e018:	ldr	w0, [x8]
  41e01c:	bl	406830 <pager_open@plt>
  41e020:	mov	w9, #0x3                   	// #3
  41e024:	stur	w9, [x29, #-28]
  41e028:	mov	w9, #0x4                   	// #4
  41e02c:	stur	w9, [x29, #-32]
  41e030:	stur	w9, [x29, #-36]
  41e034:	mov	w9, #0x5                   	// #5
  41e038:	stur	w9, [x29, #-40]
  41e03c:	ldur	x8, [x29, #-16]
  41e040:	stur	x8, [x29, #-48]
  41e044:	ldur	x8, [x29, #-48]
  41e048:	ldur	x9, [x29, #-16]
  41e04c:	ldur	w10, [x29, #-20]
  41e050:	mov	w11, w10
  41e054:	mov	x12, #0x20                  	// #32
  41e058:	mul	x11, x12, x11
  41e05c:	add	x9, x9, x11
  41e060:	cmp	x8, x9
  41e064:	b.cs	41e284 <safe_atollu@plt+0x16b54>  // b.hs, b.nlast
  41e068:	ldur	x8, [x29, #-48]
  41e06c:	ldr	w9, [x8]
  41e070:	stur	w9, [x29, #-72]
  41e074:	ldur	x8, [x29, #-48]
  41e078:	ldr	x8, [x8, #8]
  41e07c:	mov	w9, #0x0                   	// #0
  41e080:	str	w9, [sp, #136]
  41e084:	cbz	x8, 41e0b0 <safe_atollu@plt+0x16980>
  41e088:	ldur	x8, [x29, #-48]
  41e08c:	ldr	x8, [x8, #16]
  41e090:	mov	w9, #0x0                   	// #0
  41e094:	str	w9, [sp, #136]
  41e098:	cbz	x8, 41e0b0 <safe_atollu@plt+0x16980>
  41e09c:	ldur	x8, [x29, #-48]
  41e0a0:	ldr	x8, [x8, #24]
  41e0a4:	cmp	x8, #0x0
  41e0a8:	cset	w9, ne  // ne = any
  41e0ac:	str	w9, [sp, #136]
  41e0b0:	ldr	w8, [sp, #136]
  41e0b4:	mov	w9, #0x1                   	// #1
  41e0b8:	eor	w8, w8, #0x1
  41e0bc:	eor	w8, w8, w9
  41e0c0:	eor	w8, w8, w9
  41e0c4:	and	w8, w8, #0x1
  41e0c8:	mov	w0, w8
  41e0cc:	sxtw	x10, w0
  41e0d0:	cbz	x10, 41e0f8 <safe_atollu@plt+0x169c8>
  41e0d4:	mov	w8, wzr
  41e0d8:	mov	w0, w8
  41e0dc:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41e0e0:	add	x1, x1, #0x5e9
  41e0e4:	ldr	x2, [sp, #144]
  41e0e8:	mov	w3, #0x8f5                 	// #2293
  41e0ec:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41e0f0:	add	x4, x4, #0x57b
  41e0f4:	bl	406540 <log_assert_failed_realm@plt>
  41e0f8:	ldur	w8, [x29, #-28]
  41e0fc:	stur	w8, [x29, #-76]
  41e100:	ldur	w8, [x29, #-72]
  41e104:	stur	w8, [x29, #-84]
  41e108:	mov	w8, #0x1                   	// #1
  41e10c:	stur	w8, [x29, #-88]
  41e110:	ldur	w8, [x29, #-84]
  41e114:	mov	w9, #0xa                   	// #10
  41e118:	udiv	w8, w8, w9
  41e11c:	stur	w8, [x29, #-84]
  41e120:	cbz	w8, 41e134 <safe_atollu@plt+0x16a04>
  41e124:	ldur	w8, [x29, #-88]
  41e128:	add	w8, w8, #0x1
  41e12c:	stur	w8, [x29, #-88]
  41e130:	b	41e110 <safe_atollu@plt+0x169e0>
  41e134:	ldur	w8, [x29, #-88]
  41e138:	stur	w8, [x29, #-92]
  41e13c:	ldur	w8, [x29, #-92]
  41e140:	stur	w8, [x29, #-80]
  41e144:	ldur	w8, [x29, #-76]
  41e148:	ldur	w9, [x29, #-80]
  41e14c:	cmp	w8, w9
  41e150:	b.ls	41e160 <safe_atollu@plt+0x16a30>  // b.plast
  41e154:	ldur	w8, [x29, #-76]
  41e158:	str	w8, [sp, #132]
  41e15c:	b	41e168 <safe_atollu@plt+0x16a38>
  41e160:	ldur	w8, [x29, #-80]
  41e164:	str	w8, [sp, #132]
  41e168:	ldr	w8, [sp, #132]
  41e16c:	stur	w8, [x29, #-96]
  41e170:	ldur	w8, [x29, #-96]
  41e174:	stur	w8, [x29, #-28]
  41e178:	ldur	w8, [x29, #-32]
  41e17c:	stur	w8, [x29, #-100]
  41e180:	ldur	x9, [x29, #-48]
  41e184:	ldr	x0, [x9, #8]
  41e188:	bl	4066c0 <strlen@plt>
  41e18c:	stur	x0, [x29, #-112]
  41e190:	ldur	w8, [x29, #-100]
  41e194:	mov	w9, w8
  41e198:	ldur	x10, [x29, #-112]
  41e19c:	cmp	x9, x10
  41e1a0:	b.ls	41e1b4 <safe_atollu@plt+0x16a84>  // b.plast
  41e1a4:	ldur	w8, [x29, #-100]
  41e1a8:	mov	w0, w8
  41e1ac:	str	x0, [sp, #120]
  41e1b0:	b	41e1bc <safe_atollu@plt+0x16a8c>
  41e1b4:	ldur	x8, [x29, #-112]
  41e1b8:	str	x8, [sp, #120]
  41e1bc:	ldr	x8, [sp, #120]
  41e1c0:	stur	x8, [x29, #-120]
  41e1c4:	ldur	x8, [x29, #-120]
  41e1c8:	stur	w8, [x29, #-32]
  41e1cc:	ldur	w8, [x29, #-36]
  41e1d0:	stur	w8, [x29, #-124]
  41e1d4:	ldur	x9, [x29, #-48]
  41e1d8:	ldr	x0, [x9, #16]
  41e1dc:	bl	4066c0 <strlen@plt>
  41e1e0:	stur	x0, [x29, #-136]
  41e1e4:	ldur	w8, [x29, #-124]
  41e1e8:	mov	w9, w8
  41e1ec:	ldur	x10, [x29, #-136]
  41e1f0:	cmp	x9, x10
  41e1f4:	b.ls	41e208 <safe_atollu@plt+0x16ad8>  // b.plast
  41e1f8:	ldur	w8, [x29, #-124]
  41e1fc:	mov	w0, w8
  41e200:	str	x0, [sp, #112]
  41e204:	b	41e210 <safe_atollu@plt+0x16ae0>
  41e208:	ldur	x8, [x29, #-136]
  41e20c:	str	x8, [sp, #112]
  41e210:	ldr	x8, [sp, #112]
  41e214:	stur	x8, [x29, #-144]
  41e218:	ldur	x8, [x29, #-144]
  41e21c:	stur	w8, [x29, #-36]
  41e220:	ldur	w8, [x29, #-40]
  41e224:	stur	w8, [x29, #-148]
  41e228:	ldur	x9, [x29, #-48]
  41e22c:	ldr	x0, [x9, #24]
  41e230:	bl	4066c0 <strlen@plt>
  41e234:	stur	x0, [x29, #-160]
  41e238:	ldur	w8, [x29, #-148]
  41e23c:	mov	w9, w8
  41e240:	ldur	x10, [x29, #-160]
  41e244:	cmp	x9, x10
  41e248:	b.ls	41e25c <safe_atollu@plt+0x16b2c>  // b.plast
  41e24c:	ldur	w8, [x29, #-148]
  41e250:	mov	w0, w8
  41e254:	str	x0, [sp, #104]
  41e258:	b	41e264 <safe_atollu@plt+0x16b34>
  41e25c:	ldur	x8, [x29, #-160]
  41e260:	str	x8, [sp, #104]
  41e264:	ldr	x8, [sp, #104]
  41e268:	stur	x8, [x29, #-168]
  41e26c:	ldur	x8, [x29, #-168]
  41e270:	stur	w8, [x29, #-40]
  41e274:	ldur	x8, [x29, #-48]
  41e278:	add	x8, x8, #0x20
  41e27c:	stur	x8, [x29, #-48]
  41e280:	b	41e044 <safe_atollu@plt+0x16914>
  41e284:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41e288:	add	x8, x8, #0x348
  41e28c:	ldrb	w9, [x8]
  41e290:	tbnz	w9, #0, 41e338 <safe_atollu@plt+0x16c08>
  41e294:	ldur	w8, [x29, #-28]
  41e298:	add	w8, w8, #0x1
  41e29c:	ldur	w9, [x29, #-32]
  41e2a0:	add	w8, w8, w9
  41e2a4:	ldur	w9, [x29, #-36]
  41e2a8:	add	w8, w8, w9
  41e2ac:	add	w8, w8, #0x1
  41e2b0:	ldur	w9, [x29, #-40]
  41e2b4:	add	w8, w8, w9
  41e2b8:	str	w8, [sp, #100]
  41e2bc:	bl	406f50 <columns@plt>
  41e2c0:	ldr	w8, [sp, #100]
  41e2c4:	cmp	w8, w0
  41e2c8:	b.ls	41e338 <safe_atollu@plt+0x16c08>  // b.plast
  41e2cc:	mov	w8, #0x21                  	// #33
  41e2d0:	stur	w8, [x29, #-172]
  41e2d4:	str	w8, [sp, #96]
  41e2d8:	bl	406f50 <columns@plt>
  41e2dc:	ldur	w8, [x29, #-28]
  41e2e0:	subs	w8, w0, w8
  41e2e4:	ldur	w9, [x29, #-36]
  41e2e8:	subs	w8, w8, w9
  41e2ec:	ldur	w9, [x29, #-40]
  41e2f0:	subs	w8, w8, w9
  41e2f4:	subs	w8, w8, #0x3
  41e2f8:	str	w8, [sp, #176]
  41e2fc:	ldr	w8, [sp, #176]
  41e300:	ldr	w9, [sp, #96]
  41e304:	cmp	w9, w8
  41e308:	b.ls	41e318 <safe_atollu@plt+0x16be8>  // b.plast
  41e30c:	mov	w8, #0x21                  	// #33
  41e310:	str	w8, [sp, #92]
  41e314:	b	41e320 <safe_atollu@plt+0x16bf0>
  41e318:	ldr	w8, [sp, #176]
  41e31c:	str	w8, [sp, #92]
  41e320:	ldr	w8, [sp, #92]
  41e324:	str	w8, [sp, #172]
  41e328:	ldr	w8, [sp, #172]
  41e32c:	stur	w8, [x29, #-32]
  41e330:	mov	w8, #0x1                   	// #1
  41e334:	sturb	w8, [x29, #-65]
  41e338:	ldr	x8, [sp, #152]
  41e33c:	ldrb	w9, [x8]
  41e340:	tbnz	w9, #0, 41e388 <safe_atollu@plt+0x16c58>
  41e344:	ldur	w1, [x29, #-28]
  41e348:	ldur	w3, [x29, #-32]
  41e34c:	ldur	w5, [x29, #-36]
  41e350:	ldur	w7, [x29, #-40]
  41e354:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41e358:	add	x0, x0, #0x608
  41e35c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41e360:	add	x2, x2, #0xb49
  41e364:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41e368:	add	x4, x4, #0xb2e
  41e36c:	adrp	x6, 43a000 <safe_atollu@plt+0x328d0>
  41e370:	add	x6, x6, #0x61c
  41e374:	mov	x8, sp
  41e378:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  41e37c:	add	x9, x9, #0xf45
  41e380:	str	x9, [x8]
  41e384:	bl	406650 <printf@plt>
  41e388:	ldur	x8, [x29, #-16]
  41e38c:	stur	x8, [x29, #-48]
  41e390:	ldur	x8, [x29, #-48]
  41e394:	ldur	x9, [x29, #-16]
  41e398:	ldur	w10, [x29, #-20]
  41e39c:	mov	w11, w10
  41e3a0:	mov	x12, #0x20                  	// #32
  41e3a4:	mul	x11, x12, x11
  41e3a8:	add	x9, x9, x11
  41e3ac:	cmp	x8, x9
  41e3b0:	b.cs	41e568 <safe_atollu@plt+0x16e38>  // b.hs, b.nlast
  41e3b4:	mov	x8, xzr
  41e3b8:	str	x8, [sp, #160]
  41e3bc:	ldur	x8, [x29, #-48]
  41e3c0:	ldr	x0, [x8, #24]
  41e3c4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41e3c8:	add	x1, x1, #0x5e1
  41e3cc:	bl	4066f0 <strcmp@plt>
  41e3d0:	cbnz	w0, 41e3e8 <safe_atollu@plt+0x16cb8>
  41e3d4:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  41e3d8:	stur	x0, [x29, #-56]
  41e3dc:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41e3e0:	stur	x0, [x29, #-64]
  41e3e4:	b	41e3f8 <safe_atollu@plt+0x16cc8>
  41e3e8:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41e3ec:	add	x8, x8, #0xe40
  41e3f0:	stur	x8, [x29, #-64]
  41e3f4:	stur	x8, [x29, #-56]
  41e3f8:	ldurb	w8, [x29, #-65]
  41e3fc:	tbnz	w8, #0, 41e404 <safe_atollu@plt+0x16cd4>
  41e400:	b	41e424 <safe_atollu@plt+0x16cf4>
  41e404:	ldur	x8, [x29, #-48]
  41e408:	ldr	x0, [x8, #8]
  41e40c:	ldur	w9, [x29, #-32]
  41e410:	mov	w1, w9
  41e414:	mov	w2, #0x21                  	// #33
  41e418:	bl	41acb0 <safe_atollu@plt+0x13580>
  41e41c:	str	x0, [sp, #80]
  41e420:	b	41e42c <safe_atollu@plt+0x16cfc>
  41e424:	mov	x8, xzr
  41e428:	str	x8, [sp, #80]
  41e42c:	ldr	x8, [sp, #80]
  41e430:	str	x8, [sp, #160]
  41e434:	ldur	w1, [x29, #-28]
  41e438:	ldur	x8, [x29, #-48]
  41e43c:	ldr	w2, [x8]
  41e440:	ldur	x3, [x29, #-56]
  41e444:	ldur	w4, [x29, #-32]
  41e448:	ldr	x8, [sp, #160]
  41e44c:	str	w1, [sp, #76]
  41e450:	str	w2, [sp, #72]
  41e454:	str	x3, [sp, #64]
  41e458:	str	w4, [sp, #60]
  41e45c:	cbz	x8, 41e46c <safe_atollu@plt+0x16d3c>
  41e460:	ldr	x8, [sp, #160]
  41e464:	str	x8, [sp, #48]
  41e468:	b	41e478 <safe_atollu@plt+0x16d48>
  41e46c:	ldur	x8, [x29, #-48]
  41e470:	ldr	x8, [x8, #8]
  41e474:	str	x8, [sp, #48]
  41e478:	ldr	x8, [sp, #48]
  41e47c:	ldur	x6, [x29, #-64]
  41e480:	ldur	w7, [x29, #-36]
  41e484:	ldur	x9, [x29, #-48]
  41e488:	ldr	x9, [x9, #16]
  41e48c:	ldur	x10, [x29, #-56]
  41e490:	ldur	w11, [x29, #-40]
  41e494:	ldur	x12, [x29, #-48]
  41e498:	ldr	x12, [x12, #24]
  41e49c:	ldur	x13, [x29, #-64]
  41e4a0:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41e4a4:	add	x0, x0, #0x621
  41e4a8:	ldr	w1, [sp, #76]
  41e4ac:	ldr	w2, [sp, #72]
  41e4b0:	ldr	x3, [sp, #64]
  41e4b4:	ldr	w4, [sp, #60]
  41e4b8:	mov	x5, x8
  41e4bc:	mov	x8, sp
  41e4c0:	str	x9, [x8]
  41e4c4:	mov	x8, sp
  41e4c8:	str	x10, [x8, #8]
  41e4cc:	mov	x8, sp
  41e4d0:	str	w11, [x8, #16]
  41e4d4:	mov	x8, sp
  41e4d8:	str	x12, [x8, #24]
  41e4dc:	mov	x8, sp
  41e4e0:	str	x13, [x8, #32]
  41e4e4:	bl	406650 <printf@plt>
  41e4e8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41e4ec:	add	x8, x8, #0x338
  41e4f0:	ldrb	w11, [x8]
  41e4f4:	tbnz	w11, #0, 41e4fc <safe_atollu@plt+0x16dcc>
  41e4f8:	b	41e51c <safe_atollu@plt+0x16dec>
  41e4fc:	ldur	x0, [x29, #-8]
  41e500:	ldur	x8, [x29, #-48]
  41e504:	ldr	w1, [x8]
  41e508:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  41e50c:	add	x2, x2, #0x63d
  41e510:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41e514:	add	x3, x3, #0x649
  41e518:	bl	41e5ac <safe_atollu@plt+0x16e7c>
  41e51c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41e520:	add	x8, x8, #0x339
  41e524:	ldrb	w9, [x8]
  41e528:	tbnz	w9, #0, 41e530 <safe_atollu@plt+0x16e00>
  41e52c:	b	41e550 <safe_atollu@plt+0x16e20>
  41e530:	ldur	x0, [x29, #-8]
  41e534:	ldur	x8, [x29, #-48]
  41e538:	ldr	w1, [x8]
  41e53c:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  41e540:	add	x2, x2, #0x65a
  41e544:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  41e548:	add	x3, x3, #0x667
  41e54c:	bl	41e5ac <safe_atollu@plt+0x16e7c>
  41e550:	add	x0, sp, #0xa0
  41e554:	bl	407e0c <safe_atollu@plt+0x6dc>
  41e558:	ldur	x8, [x29, #-48]
  41e55c:	add	x8, x8, #0x20
  41e560:	stur	x8, [x29, #-48]
  41e564:	b	41e390 <safe_atollu@plt+0x16c60>
  41e568:	ldr	x8, [sp, #152]
  41e56c:	ldrb	w9, [x8]
  41e570:	tbnz	w9, #0, 41e59c <safe_atollu@plt+0x16e6c>
  41e574:	bl	40b6a8 <safe_atollu@plt+0x3f78>
  41e578:	stur	x0, [x29, #-56]
  41e57c:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41e580:	stur	x0, [x29, #-64]
  41e584:	ldur	x1, [x29, #-56]
  41e588:	ldur	w2, [x29, #-20]
  41e58c:	ldur	x3, [x29, #-64]
  41e590:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41e594:	add	x0, x0, #0x675
  41e598:	bl	406650 <printf@plt>
  41e59c:	ldr	x28, [sp, #368]
  41e5a0:	ldp	x29, x30, [sp, #352]
  41e5a4:	add	sp, sp, #0x180
  41e5a8:	ret
  41e5ac:	sub	sp, sp, #0xf0
  41e5b0:	stp	x29, x30, [sp, #224]
  41e5b4:	add	x29, sp, #0xe0
  41e5b8:	sub	x8, x29, #0x20
  41e5bc:	mov	x9, xzr
  41e5c0:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  41e5c4:	add	x10, x10, #0xe41
  41e5c8:	add	x10, x10, #0x3
  41e5cc:	adrp	x11, 43a000 <safe_atollu@plt+0x328d0>
  41e5d0:	add	x11, x11, #0x6d3
  41e5d4:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  41e5d8:	add	x12, x12, #0x9eb
  41e5dc:	str	x0, [x8, #16]
  41e5e0:	stur	w1, [x29, #-20]
  41e5e4:	str	x2, [x8]
  41e5e8:	stur	x3, [x29, #-40]
  41e5ec:	stur	xzr, [x29, #-64]
  41e5f0:	stur	xzr, [x29, #-56]
  41e5f4:	stur	xzr, [x29, #-48]
  41e5f8:	stur	x9, [x29, #-72]
  41e5fc:	str	x8, [sp, #48]
  41e600:	str	x10, [sp, #40]
  41e604:	str	x11, [sp, #32]
  41e608:	str	x12, [sp, #24]
  41e60c:	ldr	x8, [sp, #48]
  41e610:	ldr	x9, [x8, #16]
  41e614:	cmp	x9, #0x0
  41e618:	cset	w10, ne  // ne = any
  41e61c:	mov	w11, #0x1                   	// #1
  41e620:	eor	w10, w10, #0x1
  41e624:	eor	w10, w10, w11
  41e628:	eor	w10, w10, w11
  41e62c:	and	w10, w10, #0x1
  41e630:	mov	w0, w10
  41e634:	sxtw	x9, w0
  41e638:	cbz	x9, 41e660 <safe_atollu@plt+0x16f30>
  41e63c:	mov	w8, wzr
  41e640:	mov	w0, w8
  41e644:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41e648:	add	x1, x1, #0x745
  41e64c:	ldr	x2, [sp, #40]
  41e650:	mov	w3, #0x8b7                 	// #2231
  41e654:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41e658:	add	x4, x4, #0x68b
  41e65c:	bl	406540 <log_assert_failed_realm@plt>
  41e660:	ldr	x8, [sp, #48]
  41e664:	ldr	x0, [x8, #16]
  41e668:	ldr	x4, [x8]
  41e66c:	ldur	w9, [x29, #-20]
  41e670:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41e674:	add	x1, x1, #0x888
  41e678:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41e67c:	add	x2, x2, #0x8a1
  41e680:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  41e684:	add	x3, x3, #0x8bb
  41e688:	sub	x5, x29, #0x40
  41e68c:	sub	x6, x29, #0x48
  41e690:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  41e694:	add	x7, x7, #0xa0b
  41e698:	mov	x10, sp
  41e69c:	str	w9, [x10]
  41e6a0:	bl	406600 <sd_bus_call_method@plt>
  41e6a4:	stur	w0, [x29, #-96]
  41e6a8:	ldur	w9, [x29, #-96]
  41e6ac:	cmp	w9, #0x0
  41e6b0:	cset	w9, ge  // ge = tcont
  41e6b4:	tbnz	w9, #0, 41e748 <safe_atollu@plt+0x17018>
  41e6b8:	mov	w8, #0x7                   	// #7
  41e6bc:	stur	w8, [x29, #-100]
  41e6c0:	ldur	w8, [x29, #-96]
  41e6c4:	stur	w8, [x29, #-104]
  41e6c8:	stur	wzr, [x29, #-108]
  41e6cc:	ldur	w0, [x29, #-108]
  41e6d0:	bl	4064d0 <log_get_max_level_realm@plt>
  41e6d4:	ldur	w8, [x29, #-100]
  41e6d8:	and	w8, w8, #0x7
  41e6dc:	cmp	w0, w8
  41e6e0:	b.lt	41e718 <safe_atollu@plt+0x16fe8>  // b.tstop
  41e6e4:	ldur	w8, [x29, #-108]
  41e6e8:	ldur	w9, [x29, #-100]
  41e6ec:	orr	w0, w9, w8, lsl #10
  41e6f0:	ldur	w1, [x29, #-104]
  41e6f4:	ldur	w6, [x29, #-20]
  41e6f8:	ldr	x2, [sp, #40]
  41e6fc:	mov	w3, #0x8c3                 	// #2243
  41e700:	ldr	x4, [sp, #32]
  41e704:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41e708:	add	x5, x5, #0x6e7
  41e70c:	bl	4064e0 <log_internal_realm@plt>
  41e710:	str	w0, [sp, #20]
  41e714:	b	41e72c <safe_atollu@plt+0x16ffc>
  41e718:	ldur	w0, [x29, #-104]
  41e71c:	bl	4064f0 <abs@plt>
  41e720:	mov	w8, wzr
  41e724:	subs	w8, w8, w0, uxtb
  41e728:	str	w8, [sp, #20]
  41e72c:	ldr	w8, [sp, #20]
  41e730:	str	w8, [sp, #112]
  41e734:	ldr	w8, [sp, #112]
  41e738:	stur	w8, [x29, #-4]
  41e73c:	mov	w8, #0x1                   	// #1
  41e740:	str	w8, [sp, #108]
  41e744:	b	41e99c <safe_atollu@plt+0x1726c>
  41e748:	ldur	x0, [x29, #-72]
  41e74c:	mov	w1, #0x61                  	// #97
  41e750:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  41e754:	add	x2, x2, #0x563
  41e758:	bl	406a30 <sd_bus_message_enter_container@plt>
  41e75c:	stur	w0, [x29, #-96]
  41e760:	ldur	w8, [x29, #-96]
  41e764:	cmp	w8, #0x0
  41e768:	cset	w8, ge  // ge = tcont
  41e76c:	tbnz	w8, #0, 41e7f8 <safe_atollu@plt+0x170c8>
  41e770:	mov	w8, #0x3                   	// #3
  41e774:	str	w8, [sp, #104]
  41e778:	ldur	w8, [x29, #-96]
  41e77c:	str	w8, [sp, #100]
  41e780:	str	wzr, [sp, #96]
  41e784:	ldr	w0, [sp, #96]
  41e788:	bl	4064d0 <log_get_max_level_realm@plt>
  41e78c:	ldr	w8, [sp, #104]
  41e790:	and	w8, w8, #0x7
  41e794:	cmp	w0, w8
  41e798:	b.lt	41e7c8 <safe_atollu@plt+0x17098>  // b.tstop
  41e79c:	ldr	w8, [sp, #96]
  41e7a0:	ldr	w9, [sp, #104]
  41e7a4:	orr	w0, w9, w8, lsl #10
  41e7a8:	ldr	w1, [sp, #100]
  41e7ac:	ldr	x2, [sp, #40]
  41e7b0:	mov	w3, #0x8c7                 	// #2247
  41e7b4:	ldr	x4, [sp, #32]
  41e7b8:	ldr	x5, [sp, #24]
  41e7bc:	bl	4064e0 <log_internal_realm@plt>
  41e7c0:	str	w0, [sp, #16]
  41e7c4:	b	41e7dc <safe_atollu@plt+0x170ac>
  41e7c8:	ldr	w0, [sp, #100]
  41e7cc:	bl	4064f0 <abs@plt>
  41e7d0:	mov	w8, wzr
  41e7d4:	subs	w8, w8, w0, uxtb
  41e7d8:	str	w8, [sp, #16]
  41e7dc:	ldr	w8, [sp, #16]
  41e7e0:	str	w8, [sp, #92]
  41e7e4:	ldr	w8, [sp, #92]
  41e7e8:	stur	w8, [x29, #-4]
  41e7ec:	mov	w8, #0x1                   	// #1
  41e7f0:	str	w8, [sp, #108]
  41e7f4:	b	41e99c <safe_atollu@plt+0x1726c>
  41e7f8:	ldur	x0, [x29, #-72]
  41e7fc:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41e800:	add	x1, x1, #0x563
  41e804:	sub	x2, x29, #0x5c
  41e808:	sub	x3, x29, #0x50
  41e80c:	sub	x4, x29, #0x58
  41e810:	mov	x8, xzr
  41e814:	mov	x5, x8
  41e818:	mov	x6, x8
  41e81c:	mov	x7, x8
  41e820:	bl	406a40 <sd_bus_message_read@plt>
  41e824:	stur	w0, [x29, #-96]
  41e828:	cmp	w0, #0x0
  41e82c:	cset	w9, le
  41e830:	tbnz	w9, #0, 41e854 <safe_atollu@plt+0x17124>
  41e834:	ldur	x1, [x29, #-40]
  41e838:	ldur	w2, [x29, #-92]
  41e83c:	ldur	x3, [x29, #-80]
  41e840:	ldur	x4, [x29, #-88]
  41e844:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41e848:	add	x0, x0, #0x70d
  41e84c:	bl	406650 <printf@plt>
  41e850:	b	41e7f8 <safe_atollu@plt+0x170c8>
  41e854:	ldur	w8, [x29, #-96]
  41e858:	cmp	w8, #0x0
  41e85c:	cset	w8, ge  // ge = tcont
  41e860:	tbnz	w8, #0, 41e8ec <safe_atollu@plt+0x171bc>
  41e864:	mov	w8, #0x3                   	// #3
  41e868:	str	w8, [sp, #88]
  41e86c:	ldur	w8, [x29, #-96]
  41e870:	str	w8, [sp, #84]
  41e874:	str	wzr, [sp, #80]
  41e878:	ldr	w0, [sp, #80]
  41e87c:	bl	4064d0 <log_get_max_level_realm@plt>
  41e880:	ldr	w8, [sp, #88]
  41e884:	and	w8, w8, #0x7
  41e888:	cmp	w0, w8
  41e88c:	b.lt	41e8bc <safe_atollu@plt+0x1718c>  // b.tstop
  41e890:	ldr	w8, [sp, #80]
  41e894:	ldr	w9, [sp, #88]
  41e898:	orr	w0, w9, w8, lsl #10
  41e89c:	ldr	w1, [sp, #84]
  41e8a0:	ldr	x2, [sp, #40]
  41e8a4:	mov	w3, #0x8cc                 	// #2252
  41e8a8:	ldr	x4, [sp, #32]
  41e8ac:	ldr	x5, [sp, #24]
  41e8b0:	bl	4064e0 <log_internal_realm@plt>
  41e8b4:	str	w0, [sp, #12]
  41e8b8:	b	41e8d0 <safe_atollu@plt+0x171a0>
  41e8bc:	ldr	w0, [sp, #84]
  41e8c0:	bl	4064f0 <abs@plt>
  41e8c4:	mov	w8, wzr
  41e8c8:	subs	w8, w8, w0, uxtb
  41e8cc:	str	w8, [sp, #12]
  41e8d0:	ldr	w8, [sp, #12]
  41e8d4:	str	w8, [sp, #76]
  41e8d8:	ldr	w8, [sp, #76]
  41e8dc:	stur	w8, [x29, #-4]
  41e8e0:	mov	w8, #0x1                   	// #1
  41e8e4:	str	w8, [sp, #108]
  41e8e8:	b	41e99c <safe_atollu@plt+0x1726c>
  41e8ec:	ldur	x0, [x29, #-72]
  41e8f0:	bl	406a70 <sd_bus_message_exit_container@plt>
  41e8f4:	stur	w0, [x29, #-96]
  41e8f8:	ldur	w8, [x29, #-96]
  41e8fc:	cmp	w8, #0x0
  41e900:	cset	w8, ge  // ge = tcont
  41e904:	tbnz	w8, #0, 41e990 <safe_atollu@plt+0x17260>
  41e908:	mov	w8, #0x3                   	// #3
  41e90c:	str	w8, [sp, #72]
  41e910:	ldur	w8, [x29, #-96]
  41e914:	str	w8, [sp, #68]
  41e918:	str	wzr, [sp, #64]
  41e91c:	ldr	w0, [sp, #64]
  41e920:	bl	4064d0 <log_get_max_level_realm@plt>
  41e924:	ldr	w8, [sp, #72]
  41e928:	and	w8, w8, #0x7
  41e92c:	cmp	w0, w8
  41e930:	b.lt	41e960 <safe_atollu@plt+0x17230>  // b.tstop
  41e934:	ldr	w8, [sp, #64]
  41e938:	ldr	w9, [sp, #72]
  41e93c:	orr	w0, w9, w8, lsl #10
  41e940:	ldr	w1, [sp, #68]
  41e944:	ldr	x2, [sp, #40]
  41e948:	mov	w3, #0x8d0                 	// #2256
  41e94c:	ldr	x4, [sp, #32]
  41e950:	ldr	x5, [sp, #24]
  41e954:	bl	4064e0 <log_internal_realm@plt>
  41e958:	str	w0, [sp, #8]
  41e95c:	b	41e974 <safe_atollu@plt+0x17244>
  41e960:	ldr	w0, [sp, #68]
  41e964:	bl	4064f0 <abs@plt>
  41e968:	mov	w8, wzr
  41e96c:	subs	w8, w8, w0, uxtb
  41e970:	str	w8, [sp, #8]
  41e974:	ldr	w8, [sp, #8]
  41e978:	str	w8, [sp, #60]
  41e97c:	ldr	w8, [sp, #60]
  41e980:	stur	w8, [x29, #-4]
  41e984:	mov	w8, #0x1                   	// #1
  41e988:	str	w8, [sp, #108]
  41e98c:	b	41e99c <safe_atollu@plt+0x1726c>
  41e990:	stur	wzr, [x29, #-4]
  41e994:	mov	w8, #0x1                   	// #1
  41e998:	str	w8, [sp, #108]
  41e99c:	sub	x0, x29, #0x48
  41e9a0:	bl	41a8c8 <safe_atollu@plt+0x13198>
  41e9a4:	sub	x0, x29, #0x40
  41e9a8:	bl	406620 <sd_bus_error_free@plt>
  41e9ac:	ldur	w0, [x29, #-4]
  41e9b0:	ldp	x29, x30, [sp, #224]
  41e9b4:	add	sp, sp, #0xf0
  41e9b8:	ret
  41e9bc:	sub	sp, sp, #0xc0
  41e9c0:	stp	x29, x30, [sp, #176]
  41e9c4:	add	x29, sp, #0xb0
  41e9c8:	mov	x8, xzr
  41e9cc:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41e9d0:	add	x9, x9, #0xe41
  41e9d4:	add	x9, x9, #0x3
  41e9d8:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41e9dc:	add	x10, x10, #0x71c
  41e9e0:	stur	x0, [x29, #-16]
  41e9e4:	stur	x1, [x29, #-24]
  41e9e8:	stur	x2, [x29, #-32]
  41e9ec:	stur	x8, [x29, #-40]
  41e9f0:	stur	x8, [x29, #-48]
  41e9f4:	stur	x8, [x29, #-56]
  41e9f8:	stur	xzr, [x29, #-64]
  41e9fc:	stur	wzr, [x29, #-76]
  41ea00:	str	x9, [sp, #40]
  41ea04:	str	x10, [sp, #32]
  41ea08:	bl	407040 <gethostname_malloc@plt>
  41ea0c:	stur	x0, [x29, #-56]
  41ea10:	ldur	x8, [x29, #-56]
  41ea14:	cbnz	x8, 41ea40 <safe_atollu@plt+0x17310>
  41ea18:	mov	w8, wzr
  41ea1c:	mov	w0, w8
  41ea20:	ldr	x1, [sp, #40]
  41ea24:	mov	w2, #0x7ae                 	// #1966
  41ea28:	ldr	x3, [sp, #32]
  41ea2c:	bl	4066b0 <log_oom_internal@plt>
  41ea30:	stur	w0, [x29, #-4]
  41ea34:	mov	w8, #0x1                   	// #1
  41ea38:	stur	w8, [x29, #-84]
  41ea3c:	b	41edb8 <safe_atollu@plt+0x17688>
  41ea40:	ldur	x0, [x29, #-56]
  41ea44:	ldur	x1, [x29, #-32]
  41ea48:	bl	41f654 <safe_atollu@plt+0x17f24>
  41ea4c:	tbnz	w0, #0, 41ea54 <safe_atollu@plt+0x17324>
  41ea50:	b	41eb10 <safe_atollu@plt+0x173e0>
  41ea54:	ldur	w8, [x29, #-76]
  41ea58:	add	w8, w8, #0x1
  41ea5c:	mov	w0, w8
  41ea60:	sxtw	x2, w0
  41ea64:	sub	x0, x29, #0x28
  41ea68:	sub	x1, x29, #0x40
  41ea6c:	mov	x3, #0x30                  	// #48
  41ea70:	bl	407050 <greedy_realloc0@plt>
  41ea74:	cbnz	x0, 41eaa0 <safe_atollu@plt+0x17370>
  41ea78:	mov	w8, wzr
  41ea7c:	mov	w0, w8
  41ea80:	ldr	x1, [sp, #40]
  41ea84:	mov	w2, #0x7b2                 	// #1970
  41ea88:	ldr	x3, [sp, #32]
  41ea8c:	bl	4066b0 <log_oom_internal@plt>
  41ea90:	stur	w0, [x29, #-4]
  41ea94:	mov	w8, #0x1                   	// #1
  41ea98:	stur	w8, [x29, #-84]
  41ea9c:	b	41edb8 <safe_atollu@plt+0x17688>
  41eaa0:	ldur	x8, [x29, #-40]
  41eaa4:	ldursw	x9, [x29, #-76]
  41eaa8:	mov	x10, #0x30                  	// #48
  41eaac:	mul	x9, x10, x9
  41eab0:	add	x8, x8, x9
  41eab4:	mov	w11, #0x1                   	// #1
  41eab8:	strb	w11, [x8]
  41eabc:	ldur	x8, [x29, #-56]
  41eac0:	str	x8, [sp, #80]
  41eac4:	mov	x8, xzr
  41eac8:	stur	x8, [x29, #-56]
  41eacc:	ldr	x8, [sp, #80]
  41ead0:	str	x8, [sp, #72]
  41ead4:	ldr	x8, [sp, #72]
  41ead8:	ldur	x9, [x29, #-40]
  41eadc:	ldursw	x12, [x29, #-76]
  41eae0:	mul	x12, x10, x12
  41eae4:	add	x9, x9, x12
  41eae8:	str	x8, [x9, #8]
  41eaec:	ldur	x0, [x29, #-16]
  41eaf0:	ldur	x8, [x29, #-40]
  41eaf4:	ldursw	x9, [x29, #-76]
  41eaf8:	mul	x9, x10, x9
  41eafc:	add	x1, x8, x9
  41eb00:	bl	41f688 <safe_atollu@plt+0x17f58>
  41eb04:	ldur	w11, [x29, #-76]
  41eb08:	add	w11, w11, #0x1
  41eb0c:	stur	w11, [x29, #-76]
  41eb10:	sub	x0, x29, #0x30
  41eb14:	bl	406f00 <sd_get_machine_names@plt>
  41eb18:	stur	w0, [x29, #-80]
  41eb1c:	ldur	w8, [x29, #-80]
  41eb20:	cmp	w8, #0x0
  41eb24:	cset	w8, ge  // ge = tcont
  41eb28:	tbnz	w8, #0, 41ebb8 <safe_atollu@plt+0x17488>
  41eb2c:	mov	w8, #0x3                   	// #3
  41eb30:	str	w8, [sp, #68]
  41eb34:	ldur	w8, [x29, #-80]
  41eb38:	str	w8, [sp, #64]
  41eb3c:	str	wzr, [sp, #60]
  41eb40:	ldr	w0, [sp, #60]
  41eb44:	bl	4064d0 <log_get_max_level_realm@plt>
  41eb48:	ldr	w8, [sp, #68]
  41eb4c:	and	w8, w8, #0x7
  41eb50:	cmp	w0, w8
  41eb54:	b.lt	41eb88 <safe_atollu@plt+0x17458>  // b.tstop
  41eb58:	ldr	w8, [sp, #60]
  41eb5c:	ldr	w9, [sp, #68]
  41eb60:	orr	w0, w9, w8, lsl #10
  41eb64:	ldr	w1, [sp, #64]
  41eb68:	ldr	x2, [sp, #40]
  41eb6c:	mov	w3, #0x7bd                 	// #1981
  41eb70:	ldr	x4, [sp, #32]
  41eb74:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41eb78:	add	x5, x5, #0x72d
  41eb7c:	bl	4064e0 <log_internal_realm@plt>
  41eb80:	str	w0, [sp, #28]
  41eb84:	b	41eb9c <safe_atollu@plt+0x1746c>
  41eb88:	ldr	w0, [sp, #64]
  41eb8c:	bl	4064f0 <abs@plt>
  41eb90:	mov	w8, wzr
  41eb94:	subs	w8, w8, w0, uxtb
  41eb98:	str	w8, [sp, #28]
  41eb9c:	ldr	w8, [sp, #28]
  41eba0:	str	w8, [sp, #56]
  41eba4:	ldr	w8, [sp, #56]
  41eba8:	stur	w8, [x29, #-4]
  41ebac:	mov	w8, #0x1                   	// #1
  41ebb0:	stur	w8, [x29, #-84]
  41ebb4:	b	41edb8 <safe_atollu@plt+0x17688>
  41ebb8:	ldur	x8, [x29, #-48]
  41ebbc:	stur	x8, [x29, #-72]
  41ebc0:	ldur	x8, [x29, #-72]
  41ebc4:	mov	w9, #0x0                   	// #0
  41ebc8:	str	w9, [sp, #24]
  41ebcc:	cbz	x8, 41ebe4 <safe_atollu@plt+0x174b4>
  41ebd0:	ldur	x8, [x29, #-72]
  41ebd4:	ldr	x8, [x8]
  41ebd8:	cmp	x8, #0x0
  41ebdc:	cset	w9, ne  // ne = any
  41ebe0:	str	w9, [sp, #24]
  41ebe4:	ldr	w8, [sp, #24]
  41ebe8:	tbnz	w8, #0, 41ebf0 <safe_atollu@plt+0x174c0>
  41ebec:	b	41ed9c <safe_atollu@plt+0x1766c>
  41ebf0:	mov	x8, xzr
  41ebf4:	str	x8, [sp, #48]
  41ebf8:	ldur	x8, [x29, #-72]
  41ebfc:	ldr	x0, [x8]
  41ec00:	ldur	x1, [x29, #-32]
  41ec04:	bl	41f654 <safe_atollu@plt+0x17f24>
  41ec08:	tbnz	w0, #0, 41ec18 <safe_atollu@plt+0x174e8>
  41ec0c:	mov	w8, #0x4                   	// #4
  41ec10:	stur	w8, [x29, #-84]
  41ec14:	b	41ed64 <safe_atollu@plt+0x17634>
  41ec18:	ldur	x8, [x29, #-72]
  41ec1c:	ldr	x0, [x8]
  41ec20:	add	x1, sp, #0x30
  41ec24:	bl	407060 <sd_machine_get_class@plt>
  41ec28:	ldr	x8, [sp, #48]
  41ec2c:	mov	x0, x8
  41ec30:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41ec34:	add	x1, x1, #0x74c
  41ec38:	bl	41f7cc <safe_atollu@plt+0x1809c>
  41ec3c:	tbnz	w0, #0, 41ec4c <safe_atollu@plt+0x1751c>
  41ec40:	mov	w8, #0x4                   	// #4
  41ec44:	stur	w8, [x29, #-84]
  41ec48:	b	41ed64 <safe_atollu@plt+0x17634>
  41ec4c:	ldur	w8, [x29, #-76]
  41ec50:	add	w8, w8, #0x1
  41ec54:	mov	w0, w8
  41ec58:	sxtw	x2, w0
  41ec5c:	sub	x0, x29, #0x28
  41ec60:	sub	x1, x29, #0x40
  41ec64:	mov	x3, #0x30                  	// #48
  41ec68:	bl	407050 <greedy_realloc0@plt>
  41ec6c:	cbnz	x0, 41eca4 <safe_atollu@plt+0x17574>
  41ec70:	ldur	x0, [x29, #-40]
  41ec74:	ldur	w1, [x29, #-76]
  41ec78:	bl	41f5e4 <safe_atollu@plt+0x17eb4>
  41ec7c:	mov	w8, wzr
  41ec80:	mov	w0, w8
  41ec84:	ldr	x1, [sp, #40]
  41ec88:	mov	w2, #0x7cb                 	// #1995
  41ec8c:	ldr	x3, [sp, #32]
  41ec90:	bl	4066b0 <log_oom_internal@plt>
  41ec94:	stur	w0, [x29, #-4]
  41ec98:	mov	w8, #0x1                   	// #1
  41ec9c:	stur	w8, [x29, #-84]
  41eca0:	b	41ed64 <safe_atollu@plt+0x17634>
  41eca4:	ldur	x8, [x29, #-40]
  41eca8:	ldursw	x9, [x29, #-76]
  41ecac:	mov	x10, #0x30                  	// #48
  41ecb0:	mul	x9, x10, x9
  41ecb4:	add	x8, x8, x9
  41ecb8:	mov	w11, #0x0                   	// #0
  41ecbc:	strb	w11, [x8]
  41ecc0:	ldur	x8, [x29, #-72]
  41ecc4:	ldr	x0, [x8]
  41ecc8:	str	x10, [sp, #16]
  41eccc:	bl	407000 <strdup@plt>
  41ecd0:	ldur	x8, [x29, #-40]
  41ecd4:	ldursw	x9, [x29, #-76]
  41ecd8:	ldr	x10, [sp, #16]
  41ecdc:	mul	x9, x10, x9
  41ece0:	add	x8, x8, x9
  41ece4:	str	x0, [x8, #8]
  41ece8:	ldur	x8, [x29, #-40]
  41ecec:	ldursw	x9, [x29, #-76]
  41ecf0:	mul	x9, x10, x9
  41ecf4:	add	x8, x8, x9
  41ecf8:	ldr	x8, [x8, #8]
  41ecfc:	cbnz	x8, 41ed34 <safe_atollu@plt+0x17604>
  41ed00:	ldur	x0, [x29, #-40]
  41ed04:	ldur	w1, [x29, #-76]
  41ed08:	bl	41f5e4 <safe_atollu@plt+0x17eb4>
  41ed0c:	mov	w8, wzr
  41ed10:	mov	w0, w8
  41ed14:	ldr	x1, [sp, #40]
  41ed18:	mov	w2, #0x7d2                 	// #2002
  41ed1c:	ldr	x3, [sp, #32]
  41ed20:	bl	4066b0 <log_oom_internal@plt>
  41ed24:	stur	w0, [x29, #-4]
  41ed28:	mov	w8, #0x1                   	// #1
  41ed2c:	stur	w8, [x29, #-84]
  41ed30:	b	41ed64 <safe_atollu@plt+0x17634>
  41ed34:	ldur	x8, [x29, #-40]
  41ed38:	ldursw	x9, [x29, #-76]
  41ed3c:	mov	x10, #0x30                  	// #48
  41ed40:	mul	x9, x10, x9
  41ed44:	add	x1, x8, x9
  41ed48:	mov	x8, xzr
  41ed4c:	mov	x0, x8
  41ed50:	bl	41f688 <safe_atollu@plt+0x17f58>
  41ed54:	ldur	w11, [x29, #-76]
  41ed58:	add	w11, w11, #0x1
  41ed5c:	stur	w11, [x29, #-76]
  41ed60:	stur	wzr, [x29, #-84]
  41ed64:	add	x0, sp, #0x30
  41ed68:	bl	407e0c <safe_atollu@plt+0x6dc>
  41ed6c:	ldur	w8, [x29, #-84]
  41ed70:	str	w8, [sp, #12]
  41ed74:	cbz	w8, 41ed8c <safe_atollu@plt+0x1765c>
  41ed78:	b	41ed7c <safe_atollu@plt+0x1764c>
  41ed7c:	ldr	w8, [sp, #12]
  41ed80:	cmp	w8, #0x4
  41ed84:	b.eq	41ed8c <safe_atollu@plt+0x1765c>  // b.none
  41ed88:	b	41edb8 <safe_atollu@plt+0x17688>
  41ed8c:	ldur	x8, [x29, #-72]
  41ed90:	add	x8, x8, #0x8
  41ed94:	stur	x8, [x29, #-72]
  41ed98:	b	41ebc0 <safe_atollu@plt+0x17490>
  41ed9c:	ldur	x8, [x29, #-40]
  41eda0:	ldur	x9, [x29, #-24]
  41eda4:	str	x8, [x9]
  41eda8:	ldur	w10, [x29, #-76]
  41edac:	stur	w10, [x29, #-4]
  41edb0:	mov	w10, #0x1                   	// #1
  41edb4:	stur	w10, [x29, #-84]
  41edb8:	sub	x0, x29, #0x38
  41edbc:	bl	407e0c <safe_atollu@plt+0x6dc>
  41edc0:	sub	x0, x29, #0x30
  41edc4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  41edc8:	ldur	w0, [x29, #-4]
  41edcc:	ldp	x29, x30, [sp, #176]
  41edd0:	add	sp, sp, #0xc0
  41edd4:	ret
  41edd8:	sub	sp, sp, #0x40
  41eddc:	stp	x29, x30, [sp, #48]
  41ede0:	add	x29, sp, #0x30
  41ede4:	mov	w8, #0x1                   	// #1
  41ede8:	stur	x0, [x29, #-16]
  41edec:	str	x1, [sp, #24]
  41edf0:	ldr	x9, [sp, #24]
  41edf4:	ldrb	w10, [x9]
  41edf8:	and	w10, w10, w8
  41edfc:	strb	w10, [sp, #19]
  41ee00:	ldur	x9, [x29, #-16]
  41ee04:	ldrb	w10, [x9]
  41ee08:	and	w8, w10, w8
  41ee0c:	strb	w8, [sp, #18]
  41ee10:	ldrb	w8, [sp, #19]
  41ee14:	and	w8, w8, #0x1
  41ee18:	ldrb	w10, [sp, #18]
  41ee1c:	and	w10, w10, #0x1
  41ee20:	cmp	w8, w10
  41ee24:	b.ge	41ee34 <safe_atollu@plt+0x17704>  // b.tcont
  41ee28:	mov	w8, #0xffffffff            	// #-1
  41ee2c:	str	w8, [sp, #8]
  41ee30:	b	41ee58 <safe_atollu@plt+0x17728>
  41ee34:	ldrb	w8, [sp, #19]
  41ee38:	and	w8, w8, #0x1
  41ee3c:	ldrb	w9, [sp, #18]
  41ee40:	and	w9, w9, #0x1
  41ee44:	mov	w10, wzr
  41ee48:	mov	w11, #0x1                   	// #1
  41ee4c:	cmp	w8, w9
  41ee50:	csel	w8, w11, w10, gt
  41ee54:	str	w8, [sp, #8]
  41ee58:	ldr	w8, [sp, #8]
  41ee5c:	str	w8, [sp, #12]
  41ee60:	ldr	w8, [sp, #12]
  41ee64:	str	w8, [sp, #20]
  41ee68:	ldr	w8, [sp, #20]
  41ee6c:	cbz	w8, 41ee7c <safe_atollu@plt+0x1774c>
  41ee70:	ldr	w8, [sp, #20]
  41ee74:	stur	w8, [x29, #-4]
  41ee78:	b	41ee94 <safe_atollu@plt+0x17764>
  41ee7c:	ldur	x8, [x29, #-16]
  41ee80:	ldr	x0, [x8, #8]
  41ee84:	ldr	x8, [sp, #24]
  41ee88:	ldr	x1, [x8, #8]
  41ee8c:	bl	406f20 <strcasecmp@plt>
  41ee90:	stur	w0, [x29, #-4]
  41ee94:	ldur	w0, [x29, #-4]
  41ee98:	ldp	x29, x30, [sp, #48]
  41ee9c:	add	sp, sp, #0x40
  41eea0:	ret
  41eea4:	sub	sp, sp, #0x1a0
  41eea8:	stp	x29, x30, [sp, #384]
  41eeac:	str	x28, [sp, #400]
  41eeb0:	add	x29, sp, #0x180
  41eeb4:	sub	x8, x29, #0x2c
  41eeb8:	mov	w9, #0x4                   	// #4
  41eebc:	mov	w10, #0x5                   	// #5
  41eec0:	mov	w11, #0x6                   	// #6
  41eec4:	mov	w12, #0x0                   	// #0
  41eec8:	adrp	x13, 435000 <safe_atollu@plt+0x2d8d0>
  41eecc:	add	x13, x13, #0xe40
  41eed0:	adrp	x14, 435000 <safe_atollu@plt+0x2d8d0>
  41eed4:	add	x14, x14, #0xe41
  41eed8:	add	x2, x14, #0x3
  41eedc:	stur	x0, [x8, #36]
  41eee0:	str	w1, [x8, #32]
  41eee4:	str	wzr, [x8, #16]
  41eee8:	str	w9, [x8, #12]
  41eeec:	str	w10, [x8, #8]
  41eef0:	str	w11, [x8, #4]
  41eef4:	str	w9, [x8]
  41eef8:	sturb	w12, [x29, #-45]
  41eefc:	str	x8, [sp, #192]
  41ef00:	str	x13, [sp, #184]
  41ef04:	str	x2, [sp, #176]
  41ef08:	ldr	x8, [sp, #192]
  41ef0c:	ldur	x9, [x8, #36]
  41ef10:	mov	w10, #0x1                   	// #1
  41ef14:	str	w10, [sp, #172]
  41ef18:	cbnz	x9, 41ef30 <safe_atollu@plt+0x17800>
  41ef1c:	ldr	x8, [sp, #192]
  41ef20:	ldr	w9, [x8, #32]
  41ef24:	cmp	w9, #0x0
  41ef28:	cset	w9, eq  // eq = none
  41ef2c:	str	w9, [sp, #172]
  41ef30:	ldr	w8, [sp, #172]
  41ef34:	mov	w9, #0x1                   	// #1
  41ef38:	eor	w8, w8, #0x1
  41ef3c:	eor	w8, w8, w9
  41ef40:	eor	w8, w8, w9
  41ef44:	and	w8, w8, #0x1
  41ef48:	mov	w0, w8
  41ef4c:	sxtw	x10, w0
  41ef50:	cbz	x10, 41ef78 <safe_atollu@plt+0x17848>
  41ef54:	mov	w8, wzr
  41ef58:	mov	w0, w8
  41ef5c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41ef60:	add	x1, x1, #0x7d6
  41ef64:	ldr	x2, [sp, #176]
  41ef68:	mov	w3, #0x7e7                 	// #2023
  41ef6c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41ef70:	add	x4, x4, #0x7ee
  41ef74:	bl	406540 <log_assert_failed_realm@plt>
  41ef78:	ldr	x8, [sp, #192]
  41ef7c:	ldur	x9, [x8, #36]
  41ef80:	stur	x9, [x8, #20]
  41ef84:	ldr	x8, [sp, #192]
  41ef88:	ldur	x9, [x8, #20]
  41ef8c:	ldur	x10, [x8, #36]
  41ef90:	ldr	w11, [x8, #32]
  41ef94:	mov	w12, w11
  41ef98:	mov	x13, #0x30                  	// #48
  41ef9c:	mul	x12, x13, x12
  41efa0:	add	x10, x10, x12
  41efa4:	cmp	x9, x10
  41efa8:	b.cs	41f1ec <safe_atollu@plt+0x17abc>  // b.hs, b.nlast
  41efac:	ldr	x8, [sp, #192]
  41efb0:	ldr	w9, [x8, #12]
  41efb4:	stur	w9, [x29, #-52]
  41efb8:	ldur	x10, [x8, #20]
  41efbc:	ldr	x0, [x10, #8]
  41efc0:	bl	4066c0 <strlen@plt>
  41efc4:	ldr	x8, [sp, #192]
  41efc8:	ldur	x10, [x8, #20]
  41efcc:	ldrb	w9, [x10]
  41efd0:	mov	x10, #0x7                   	// #7
  41efd4:	mov	x11, xzr
  41efd8:	tst	w9, #0x1
  41efdc:	csel	x10, x10, x11, ne  // ne = any
  41efe0:	add	x10, x0, x10
  41efe4:	stur	x10, [x29, #-64]
  41efe8:	ldur	w9, [x29, #-52]
  41efec:	mov	w10, w9
  41eff0:	ldur	x11, [x29, #-64]
  41eff4:	cmp	x10, x11
  41eff8:	b.ls	41f00c <safe_atollu@plt+0x178dc>  // b.plast
  41effc:	ldur	w8, [x29, #-52]
  41f000:	mov	w0, w8
  41f004:	str	x0, [sp, #160]
  41f008:	b	41f014 <safe_atollu@plt+0x178e4>
  41f00c:	ldur	x8, [x29, #-64]
  41f010:	str	x8, [sp, #160]
  41f014:	ldr	x8, [sp, #160]
  41f018:	stur	x8, [x29, #-72]
  41f01c:	ldur	x8, [x29, #-72]
  41f020:	ldr	x9, [sp, #192]
  41f024:	str	w8, [x9, #12]
  41f028:	ldr	w8, [x9, #8]
  41f02c:	stur	w8, [x29, #-76]
  41f030:	ldur	x10, [x9, #20]
  41f034:	ldr	x0, [x10, #16]
  41f038:	bl	41f804 <safe_atollu@plt+0x180d4>
  41f03c:	stur	x0, [x29, #-88]
  41f040:	ldur	w8, [x29, #-76]
  41f044:	mov	w9, w8
  41f048:	ldur	x10, [x29, #-88]
  41f04c:	cmp	x9, x10
  41f050:	b.ls	41f064 <safe_atollu@plt+0x17934>  // b.plast
  41f054:	ldur	w8, [x29, #-76]
  41f058:	mov	w0, w8
  41f05c:	str	x0, [sp, #152]
  41f060:	b	41f06c <safe_atollu@plt+0x1793c>
  41f064:	ldur	x8, [x29, #-88]
  41f068:	str	x8, [sp, #152]
  41f06c:	ldr	x8, [sp, #152]
  41f070:	stur	x8, [x29, #-96]
  41f074:	ldur	x8, [x29, #-96]
  41f078:	ldr	x9, [sp, #192]
  41f07c:	str	w8, [x9, #8]
  41f080:	ldr	w8, [x9, #4]
  41f084:	stur	w8, [x29, #-100]
  41f088:	ldur	x10, [x9, #20]
  41f08c:	ldr	w8, [x10, #32]
  41f090:	stur	w8, [x29, #-108]
  41f094:	mov	w8, #0x1                   	// #1
  41f098:	stur	w8, [x29, #-112]
  41f09c:	ldur	w8, [x29, #-108]
  41f0a0:	mov	w9, #0xa                   	// #10
  41f0a4:	udiv	w8, w8, w9
  41f0a8:	stur	w8, [x29, #-108]
  41f0ac:	cbz	w8, 41f0c0 <safe_atollu@plt+0x17990>
  41f0b0:	ldur	w8, [x29, #-112]
  41f0b4:	add	w8, w8, #0x1
  41f0b8:	stur	w8, [x29, #-112]
  41f0bc:	b	41f09c <safe_atollu@plt+0x1796c>
  41f0c0:	ldur	w8, [x29, #-112]
  41f0c4:	stur	w8, [x29, #-116]
  41f0c8:	ldur	w8, [x29, #-116]
  41f0cc:	stur	w8, [x29, #-104]
  41f0d0:	ldur	w8, [x29, #-100]
  41f0d4:	ldur	w9, [x29, #-104]
  41f0d8:	cmp	w8, w9
  41f0dc:	b.ls	41f0ec <safe_atollu@plt+0x179bc>  // b.plast
  41f0e0:	ldur	w8, [x29, #-100]
  41f0e4:	str	w8, [sp, #148]
  41f0e8:	b	41f0f4 <safe_atollu@plt+0x179c4>
  41f0ec:	ldur	w8, [x29, #-104]
  41f0f0:	str	w8, [sp, #148]
  41f0f4:	ldr	w8, [sp, #148]
  41f0f8:	stur	w8, [x29, #-120]
  41f0fc:	ldur	w8, [x29, #-120]
  41f100:	ldr	x9, [sp, #192]
  41f104:	str	w8, [x9, #4]
  41f108:	ldr	w8, [x9]
  41f10c:	stur	w8, [x29, #-124]
  41f110:	ldur	x10, [x9, #20]
  41f114:	ldr	w8, [x10, #36]
  41f118:	stur	w8, [x29, #-132]
  41f11c:	mov	w8, #0x1                   	// #1
  41f120:	stur	w8, [x29, #-136]
  41f124:	ldur	w8, [x29, #-132]
  41f128:	mov	w9, #0xa                   	// #10
  41f12c:	udiv	w8, w8, w9
  41f130:	stur	w8, [x29, #-132]
  41f134:	cbz	w8, 41f148 <safe_atollu@plt+0x17a18>
  41f138:	ldur	w8, [x29, #-136]
  41f13c:	add	w8, w8, #0x1
  41f140:	stur	w8, [x29, #-136]
  41f144:	b	41f124 <safe_atollu@plt+0x179f4>
  41f148:	ldur	w8, [x29, #-136]
  41f14c:	stur	w8, [x29, #-140]
  41f150:	ldur	w8, [x29, #-140]
  41f154:	stur	w8, [x29, #-128]
  41f158:	ldur	w8, [x29, #-124]
  41f15c:	ldur	w9, [x29, #-128]
  41f160:	cmp	w8, w9
  41f164:	b.ls	41f174 <safe_atollu@plt+0x17a44>  // b.plast
  41f168:	ldur	w8, [x29, #-124]
  41f16c:	str	w8, [sp, #144]
  41f170:	b	41f17c <safe_atollu@plt+0x17a4c>
  41f174:	ldur	w8, [x29, #-128]
  41f178:	str	w8, [sp, #144]
  41f17c:	ldr	w8, [sp, #144]
  41f180:	stur	w8, [x29, #-144]
  41f184:	ldur	w8, [x29, #-144]
  41f188:	ldr	x9, [sp, #192]
  41f18c:	str	w8, [x9]
  41f190:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f194:	add	x10, x10, #0x371
  41f198:	ldrb	w8, [x10]
  41f19c:	tbnz	w8, #0, 41f1d8 <safe_atollu@plt+0x17aa8>
  41f1a0:	ldr	x8, [sp, #192]
  41f1a4:	ldur	x9, [x8, #20]
  41f1a8:	ldr	x9, [x9, #16]
  41f1ac:	cbz	x9, 41f1d8 <safe_atollu@plt+0x17aa8>
  41f1b0:	ldr	x8, [sp, #192]
  41f1b4:	ldur	x9, [x8, #20]
  41f1b8:	ldr	x0, [x9, #16]
  41f1bc:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41f1c0:	add	x1, x1, #0x5e1
  41f1c4:	bl	4066f0 <strcmp@plt>
  41f1c8:	cbz	w0, 41f1d8 <safe_atollu@plt+0x17aa8>
  41f1cc:	mov	w8, #0x2                   	// #2
  41f1d0:	ldr	x9, [sp, #192]
  41f1d4:	str	w8, [x9, #16]
  41f1d8:	ldr	x8, [sp, #192]
  41f1dc:	ldur	x9, [x8, #20]
  41f1e0:	add	x9, x9, #0x30
  41f1e4:	stur	x9, [x8, #20]
  41f1e8:	b	41ef84 <safe_atollu@plt+0x17854>
  41f1ec:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f1f0:	add	x8, x8, #0x342
  41f1f4:	ldrb	w9, [x8]
  41f1f8:	tbnz	w9, #0, 41f270 <safe_atollu@plt+0x17b40>
  41f1fc:	ldr	x8, [sp, #192]
  41f200:	ldr	w9, [x8, #16]
  41f204:	cmp	w9, #0x0
  41f208:	cset	w9, ls  // ls = plast
  41f20c:	tbnz	w9, #0, 41f228 <safe_atollu@plt+0x17af8>
  41f210:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f214:	add	x8, x8, #0x3c8
  41f218:	ldr	x1, [x8]
  41f21c:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  41f220:	add	x0, x0, #0xb14
  41f224:	bl	406f60 <fputs@plt>
  41f228:	ldr	x8, [sp, #192]
  41f22c:	ldr	w1, [x8, #12]
  41f230:	ldr	w3, [x8, #8]
  41f234:	ldr	w5, [x8, #4]
  41f238:	ldr	w7, [x8]
  41f23c:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41f240:	add	x0, x0, #0x82d
  41f244:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  41f248:	add	x2, x2, #0x842
  41f24c:	adrp	x4, 439000 <safe_atollu@plt+0x318d0>
  41f250:	add	x4, x4, #0xf45
  41f254:	adrp	x6, 43a000 <safe_atollu@plt+0x328d0>
  41f258:	add	x6, x6, #0x847
  41f25c:	mov	x9, sp
  41f260:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41f264:	add	x10, x10, #0x84e
  41f268:	str	x10, [x9]
  41f26c:	bl	406650 <printf@plt>
  41f270:	ldr	x8, [sp, #192]
  41f274:	ldur	x9, [x8, #36]
  41f278:	stur	x9, [x8, #20]
  41f27c:	ldr	x8, [sp, #192]
  41f280:	ldur	x9, [x8, #20]
  41f284:	ldur	x10, [x8, #36]
  41f288:	ldr	w11, [x8, #32]
  41f28c:	mov	w12, w11
  41f290:	mov	x13, #0x30                  	// #48
  41f294:	mul	x12, x13, x12
  41f298:	add	x10, x10, x12
  41f29c:	cmp	x9, x10
  41f2a0:	b.cs	41f584 <safe_atollu@plt+0x17e54>  // b.hs, b.nlast
  41f2a4:	ldr	x8, [sp, #184]
  41f2a8:	stur	x8, [x29, #-152]
  41f2ac:	stur	x8, [x29, #-160]
  41f2b0:	stur	x8, [x29, #-168]
  41f2b4:	stur	x8, [x29, #-176]
  41f2b8:	mov	w9, #0x0                   	// #0
  41f2bc:	sturb	w9, [x29, #-177]
  41f2c0:	ldr	x10, [sp, #192]
  41f2c4:	ldur	x11, [x10, #20]
  41f2c8:	ldr	x0, [x11, #16]
  41f2cc:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41f2d0:	add	x1, x1, #0x853
  41f2d4:	bl	41f7cc <safe_atollu@plt+0x1809c>
  41f2d8:	tbnz	w0, #0, 41f2e0 <safe_atollu@plt+0x17bb0>
  41f2dc:	b	41f2fc <safe_atollu@plt+0x17bcc>
  41f2e0:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41f2e4:	stur	x0, [x29, #-152]
  41f2e8:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41f2ec:	stur	x0, [x29, #-160]
  41f2f0:	mov	w8, #0x1                   	// #1
  41f2f4:	sturb	w8, [x29, #-177]
  41f2f8:	b	41f330 <safe_atollu@plt+0x17c00>
  41f2fc:	ldr	x8, [sp, #192]
  41f300:	ldur	x9, [x8, #20]
  41f304:	ldr	x0, [x9, #16]
  41f308:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41f30c:	add	x1, x1, #0x5e1
  41f310:	bl	41f7cc <safe_atollu@plt+0x1809c>
  41f314:	tbnz	w0, #0, 41f330 <safe_atollu@plt+0x17c00>
  41f318:	bl	41abcc <safe_atollu@plt+0x1349c>
  41f31c:	stur	x0, [x29, #-152]
  41f320:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41f324:	stur	x0, [x29, #-160]
  41f328:	mov	w8, #0x1                   	// #1
  41f32c:	sturb	w8, [x29, #-177]
  41f330:	ldr	x8, [sp, #192]
  41f334:	ldur	x9, [x8, #20]
  41f338:	ldr	w10, [x9, #32]
  41f33c:	cmp	w10, #0x0
  41f340:	cset	w10, ls  // ls = plast
  41f344:	tbnz	w10, #0, 41f35c <safe_atollu@plt+0x17c2c>
  41f348:	bl	41ac6c <safe_atollu@plt+0x1353c>
  41f34c:	stur	x0, [x29, #-168]
  41f350:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  41f354:	stur	x0, [x29, #-176]
  41f358:	b	41f368 <safe_atollu@plt+0x17c38>
  41f35c:	ldr	x8, [sp, #184]
  41f360:	stur	x8, [x29, #-176]
  41f364:	stur	x8, [x29, #-168]
  41f368:	ldr	x8, [sp, #192]
  41f36c:	ldr	w9, [x8, #16]
  41f370:	cmp	w9, #0x0
  41f374:	cset	w9, ls  // ls = plast
  41f378:	tbnz	w9, #0, 41f3c8 <safe_atollu@plt+0x17c98>
  41f37c:	ldur	x1, [x29, #-152]
  41f380:	ldurb	w8, [x29, #-177]
  41f384:	str	x1, [sp, #136]
  41f388:	tbnz	w8, #0, 41f390 <safe_atollu@plt+0x17c60>
  41f38c:	b	41f3a0 <safe_atollu@plt+0x17c70>
  41f390:	mov	w0, #0x5                   	// #5
  41f394:	bl	406d20 <special_glyph@plt>
  41f398:	str	x0, [sp, #128]
  41f39c:	b	41f3ac <safe_atollu@plt+0x17c7c>
  41f3a0:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41f3a4:	add	x8, x8, #0xb7f
  41f3a8:	str	x8, [sp, #128]
  41f3ac:	ldr	x8, [sp, #128]
  41f3b0:	ldur	x3, [x29, #-160]
  41f3b4:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  41f3b8:	add	x0, x0, #0xb77
  41f3bc:	ldr	x1, [sp, #136]
  41f3c0:	mov	x2, x8
  41f3c4:	bl	406650 <printf@plt>
  41f3c8:	ldr	x8, [sp, #192]
  41f3cc:	ldur	x9, [x8, #20]
  41f3d0:	ldr	x9, [x9, #16]
  41f3d4:	cbnz	x9, 41f3e0 <safe_atollu@plt+0x17cb0>
  41f3d8:	mov	w8, #0x1                   	// #1
  41f3dc:	sturb	w8, [x29, #-45]
  41f3e0:	ldr	x8, [sp, #192]
  41f3e4:	ldur	x9, [x8, #20]
  41f3e8:	ldrb	w10, [x9]
  41f3ec:	tbnz	w10, #0, 41f3f4 <safe_atollu@plt+0x17cc4>
  41f3f0:	b	41f4b8 <safe_atollu@plt+0x17d88>
  41f3f4:	ldr	x8, [sp, #192]
  41f3f8:	ldr	w9, [x8, #12]
  41f3fc:	mov	w10, w9
  41f400:	subs	x10, x10, #0x7
  41f404:	ldur	x11, [x8, #20]
  41f408:	ldr	x0, [x11, #8]
  41f40c:	str	w10, [sp, #124]
  41f410:	bl	41f840 <safe_atollu@plt+0x18110>
  41f414:	ldur	x3, [x29, #-152]
  41f418:	ldr	x8, [sp, #192]
  41f41c:	ldr	w4, [x8, #8]
  41f420:	ldur	x11, [x8, #20]
  41f424:	ldr	x11, [x11, #16]
  41f428:	str	x0, [sp, #112]
  41f42c:	mov	x0, x11
  41f430:	str	x3, [sp, #104]
  41f434:	str	w4, [sp, #100]
  41f438:	bl	41f840 <safe_atollu@plt+0x18110>
  41f43c:	ldur	x6, [x29, #-160]
  41f440:	ldur	x7, [x29, #-168]
  41f444:	ldr	x8, [sp, #192]
  41f448:	ldr	w9, [x8, #4]
  41f44c:	ldur	x11, [x8, #20]
  41f450:	ldr	w10, [x11, #32]
  41f454:	ldur	x11, [x29, #-176]
  41f458:	ldr	w12, [x8]
  41f45c:	ldur	x13, [x8, #20]
  41f460:	ldr	w14, [x13, #36]
  41f464:	adrp	x13, 43a000 <safe_atollu@plt+0x328d0>
  41f468:	add	x13, x13, #0x85c
  41f46c:	str	x0, [sp, #88]
  41f470:	mov	x0, x13
  41f474:	ldr	w1, [sp, #124]
  41f478:	ldr	x2, [sp, #112]
  41f47c:	ldr	x3, [sp, #104]
  41f480:	ldr	w4, [sp, #100]
  41f484:	ldr	x5, [sp, #88]
  41f488:	mov	x13, sp
  41f48c:	str	w9, [x13]
  41f490:	mov	x13, sp
  41f494:	str	w10, [x13, #8]
  41f498:	mov	x13, sp
  41f49c:	str	x11, [x13, #16]
  41f4a0:	mov	x11, sp
  41f4a4:	str	w12, [x11, #24]
  41f4a8:	mov	x11, sp
  41f4ac:	str	w14, [x11, #32]
  41f4b0:	bl	406650 <printf@plt>
  41f4b4:	b	41f570 <safe_atollu@plt+0x17e40>
  41f4b8:	ldr	x8, [sp, #192]
  41f4bc:	ldr	w1, [x8, #12]
  41f4c0:	ldur	x9, [x8, #20]
  41f4c4:	ldr	x0, [x9, #8]
  41f4c8:	str	w1, [sp, #84]
  41f4cc:	bl	41f840 <safe_atollu@plt+0x18110>
  41f4d0:	ldur	x3, [x29, #-152]
  41f4d4:	ldr	x8, [sp, #192]
  41f4d8:	ldr	w4, [x8, #8]
  41f4dc:	ldur	x9, [x8, #20]
  41f4e0:	ldr	x9, [x9, #16]
  41f4e4:	str	x0, [sp, #72]
  41f4e8:	mov	x0, x9
  41f4ec:	str	x3, [sp, #64]
  41f4f0:	str	w4, [sp, #60]
  41f4f4:	bl	41f840 <safe_atollu@plt+0x18110>
  41f4f8:	ldur	x6, [x29, #-160]
  41f4fc:	ldur	x7, [x29, #-168]
  41f500:	ldr	x8, [sp, #192]
  41f504:	ldr	w10, [x8, #4]
  41f508:	ldur	x9, [x8, #20]
  41f50c:	ldr	w11, [x9, #32]
  41f510:	ldur	x9, [x29, #-176]
  41f514:	ldr	w12, [x8]
  41f518:	ldur	x13, [x8, #20]
  41f51c:	ldr	w14, [x13, #36]
  41f520:	adrp	x13, 43a000 <safe_atollu@plt+0x328d0>
  41f524:	add	x13, x13, #0x87e
  41f528:	str	x0, [sp, #48]
  41f52c:	mov	x0, x13
  41f530:	ldr	w1, [sp, #84]
  41f534:	ldr	x2, [sp, #72]
  41f538:	ldr	x3, [sp, #64]
  41f53c:	ldr	w4, [sp, #60]
  41f540:	ldr	x5, [sp, #48]
  41f544:	mov	x13, sp
  41f548:	str	w10, [x13]
  41f54c:	mov	x13, sp
  41f550:	str	w11, [x13, #8]
  41f554:	mov	x13, sp
  41f558:	str	x9, [x13, #16]
  41f55c:	mov	x9, sp
  41f560:	str	w12, [x9, #24]
  41f564:	mov	x9, sp
  41f568:	str	w14, [x9, #32]
  41f56c:	bl	406650 <printf@plt>
  41f570:	ldr	x8, [sp, #192]
  41f574:	ldur	x9, [x8, #20]
  41f578:	add	x9, x9, #0x30
  41f57c:	stur	x9, [x8, #20]
  41f580:	b	41f27c <safe_atollu@plt+0x17b4c>
  41f584:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f588:	add	x8, x8, #0x342
  41f58c:	ldrb	w9, [x8]
  41f590:	tbnz	w9, #0, 41f5d4 <safe_atollu@plt+0x17ea4>
  41f594:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41f598:	add	x0, x0, #0x20b
  41f59c:	bl	406650 <printf@plt>
  41f5a0:	ldurb	w8, [x29, #-45]
  41f5a4:	tbnz	w8, #0, 41f5ac <safe_atollu@plt+0x17e7c>
  41f5a8:	b	41f5c0 <safe_atollu@plt+0x17e90>
  41f5ac:	bl	4065b0 <geteuid@plt>
  41f5b0:	cbz	w0, 41f5c0 <safe_atollu@plt+0x17e90>
  41f5b4:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41f5b8:	add	x0, x0, #0x899
  41f5bc:	bl	406650 <printf@plt>
  41f5c0:	ldr	x8, [sp, #192]
  41f5c4:	ldr	w1, [x8, #32]
  41f5c8:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  41f5cc:	add	x0, x0, #0x8e5
  41f5d0:	bl	406650 <printf@plt>
  41f5d4:	ldr	x28, [sp, #400]
  41f5d8:	ldp	x29, x30, [sp, #384]
  41f5dc:	add	sp, sp, #0x1a0
  41f5e0:	ret
  41f5e4:	sub	sp, sp, #0x20
  41f5e8:	stp	x29, x30, [sp, #16]
  41f5ec:	add	x29, sp, #0x10
  41f5f0:	str	x0, [sp, #8]
  41f5f4:	str	w1, [sp, #4]
  41f5f8:	ldr	x8, [sp, #8]
  41f5fc:	cbnz	x8, 41f604 <safe_atollu@plt+0x17ed4>
  41f600:	b	41f648 <safe_atollu@plt+0x17f18>
  41f604:	str	wzr, [sp]
  41f608:	ldr	w8, [sp]
  41f60c:	ldr	w9, [sp, #4]
  41f610:	cmp	w8, w9
  41f614:	b.ge	41f640 <safe_atollu@plt+0x17f10>  // b.tcont
  41f618:	ldr	x8, [sp, #8]
  41f61c:	ldrsw	x9, [sp]
  41f620:	mov	x10, #0x30                  	// #48
  41f624:	mul	x9, x10, x9
  41f628:	add	x0, x8, x9
  41f62c:	bl	41f87c <safe_atollu@plt+0x1814c>
  41f630:	ldr	w8, [sp]
  41f634:	add	w8, w8, #0x1
  41f638:	str	w8, [sp]
  41f63c:	b	41f608 <safe_atollu@plt+0x17ed8>
  41f640:	ldr	x0, [sp, #8]
  41f644:	bl	406520 <free@plt>
  41f648:	ldp	x29, x30, [sp, #16]
  41f64c:	add	sp, sp, #0x20
  41f650:	ret
  41f654:	sub	sp, sp, #0x20
  41f658:	stp	x29, x30, [sp, #16]
  41f65c:	add	x29, sp, #0x10
  41f660:	mov	w2, #0x2                   	// #2
  41f664:	str	x0, [sp, #8]
  41f668:	str	x1, [sp]
  41f66c:	ldr	x0, [sp]
  41f670:	ldr	x1, [sp, #8]
  41f674:	bl	41aac4 <safe_atollu@plt+0x13394>
  41f678:	and	w0, w0, #0x1
  41f67c:	ldp	x29, x30, [sp, #16]
  41f680:	add	sp, sp, #0x20
  41f684:	ret
  41f688:	sub	sp, sp, #0x40
  41f68c:	stp	x29, x30, [sp, #48]
  41f690:	add	x29, sp, #0x30
  41f694:	mov	x8, xzr
  41f698:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  41f69c:	add	x9, x9, #0xe41
  41f6a0:	add	x2, x9, #0x3
  41f6a4:	stur	x0, [x29, #-16]
  41f6a8:	str	x1, [sp, #24]
  41f6ac:	str	x8, [sp, #16]
  41f6b0:	str	x2, [sp]
  41f6b4:	ldr	x8, [sp, #24]
  41f6b8:	cmp	x8, #0x0
  41f6bc:	cset	w9, ne  // ne = any
  41f6c0:	mov	w10, #0x1                   	// #1
  41f6c4:	eor	w9, w9, #0x1
  41f6c8:	eor	w9, w9, w10
  41f6cc:	eor	w9, w9, w10
  41f6d0:	and	w9, w9, #0x1
  41f6d4:	mov	w0, w9
  41f6d8:	sxtw	x8, w0
  41f6dc:	cbz	x8, 41f704 <safe_atollu@plt+0x17fd4>
  41f6e0:	mov	w8, wzr
  41f6e4:	mov	w0, w8
  41f6e8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41f6ec:	add	x1, x1, #0x756
  41f6f0:	ldr	x2, [sp]
  41f6f4:	mov	w3, #0x783                 	// #1923
  41f6f8:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41f6fc:	add	x4, x4, #0x759
  41f700:	bl	406540 <log_assert_failed_realm@plt>
  41f704:	ldur	x8, [x29, #-16]
  41f708:	cbnz	x8, 41f74c <safe_atollu@plt+0x1801c>
  41f70c:	ldr	x8, [sp, #24]
  41f710:	ldr	x1, [x8, #8]
  41f714:	add	x0, sp, #0x10
  41f718:	bl	406f10 <sd_bus_open_system_machine@plt>
  41f71c:	str	w0, [sp, #12]
  41f720:	ldr	w9, [sp, #12]
  41f724:	cmp	w9, #0x0
  41f728:	cset	w9, ge  // ge = tcont
  41f72c:	tbnz	w9, #0, 41f744 <safe_atollu@plt+0x18014>
  41f730:	ldr	w8, [sp, #12]
  41f734:	stur	w8, [x29, #-4]
  41f738:	mov	w8, #0x1                   	// #1
  41f73c:	str	w8, [sp, #8]
  41f740:	b	41f7b4 <safe_atollu@plt+0x18084>
  41f744:	ldr	x8, [sp, #16]
  41f748:	stur	x8, [x29, #-16]
  41f74c:	ldur	x0, [x29, #-16]
  41f750:	ldr	x7, [sp, #24]
  41f754:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41f758:	add	x1, x1, #0x888
  41f75c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41f760:	add	x2, x2, #0x8a1
  41f764:	adrp	x3, 434000 <safe_atollu@plt+0x2c8d0>
  41f768:	add	x3, x3, #0x580
  41f76c:	mov	w4, #0x1                   	// #1
  41f770:	mov	x8, xzr
  41f774:	mov	x5, x8
  41f778:	mov	x6, x8
  41f77c:	bl	407070 <bus_map_all_properties@plt>
  41f780:	str	w0, [sp, #12]
  41f784:	ldr	w9, [sp, #12]
  41f788:	cmp	w9, #0x0
  41f78c:	cset	w9, ge  // ge = tcont
  41f790:	tbnz	w9, #0, 41f7a8 <safe_atollu@plt+0x18078>
  41f794:	ldr	w8, [sp, #12]
  41f798:	stur	w8, [x29, #-4]
  41f79c:	mov	w8, #0x1                   	// #1
  41f7a0:	str	w8, [sp, #8]
  41f7a4:	b	41f7b4 <safe_atollu@plt+0x18084>
  41f7a8:	stur	wzr, [x29, #-4]
  41f7ac:	mov	w8, #0x1                   	// #1
  41f7b0:	str	w8, [sp, #8]
  41f7b4:	add	x0, sp, #0x10
  41f7b8:	bl	41a894 <safe_atollu@plt+0x13164>
  41f7bc:	ldur	w0, [x29, #-4]
  41f7c0:	ldp	x29, x30, [sp, #48]
  41f7c4:	add	sp, sp, #0x40
  41f7c8:	ret
  41f7cc:	sub	sp, sp, #0x20
  41f7d0:	stp	x29, x30, [sp, #16]
  41f7d4:	add	x29, sp, #0x10
  41f7d8:	str	x0, [sp, #8]
  41f7dc:	str	x1, [sp]
  41f7e0:	ldr	x0, [sp, #8]
  41f7e4:	ldr	x1, [sp]
  41f7e8:	bl	407080 <strcmp_ptr@plt>
  41f7ec:	cmp	w0, #0x0
  41f7f0:	cset	w8, eq  // eq = none
  41f7f4:	and	w0, w8, #0x1
  41f7f8:	ldp	x29, x30, [sp, #16]
  41f7fc:	add	sp, sp, #0x20
  41f800:	ret
  41f804:	sub	sp, sp, #0x20
  41f808:	stp	x29, x30, [sp, #16]
  41f80c:	add	x29, sp, #0x10
  41f810:	str	x0, [sp]
  41f814:	ldr	x8, [sp]
  41f818:	cbnz	x8, 41f824 <safe_atollu@plt+0x180f4>
  41f81c:	str	xzr, [sp, #8]
  41f820:	b	41f830 <safe_atollu@plt+0x18100>
  41f824:	ldr	x0, [sp]
  41f828:	bl	4066c0 <strlen@plt>
  41f82c:	str	x0, [sp, #8]
  41f830:	ldr	x0, [sp, #8]
  41f834:	ldp	x29, x30, [sp, #16]
  41f838:	add	sp, sp, #0x20
  41f83c:	ret
  41f840:	sub	sp, sp, #0x20
  41f844:	str	x0, [sp, #24]
  41f848:	ldr	x8, [sp, #24]
  41f84c:	str	x8, [sp, #16]
  41f850:	cbz	x8, 41f860 <safe_atollu@plt+0x18130>
  41f854:	ldr	x8, [sp, #16]
  41f858:	str	x8, [sp, #8]
  41f85c:	b	41f86c <safe_atollu@plt+0x1813c>
  41f860:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  41f864:	add	x8, x8, #0x8fa
  41f868:	str	x8, [sp, #8]
  41f86c:	ldr	x8, [sp, #8]
  41f870:	mov	x0, x8
  41f874:	add	sp, sp, #0x20
  41f878:	ret
  41f87c:	sub	sp, sp, #0x30
  41f880:	stp	x29, x30, [sp, #32]
  41f884:	add	x29, sp, #0x20
  41f888:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  41f88c:	add	x8, x8, #0xe41
  41f890:	add	x2, x8, #0x3
  41f894:	stur	x0, [x29, #-8]
  41f898:	str	x2, [sp, #8]
  41f89c:	ldur	x8, [x29, #-8]
  41f8a0:	cmp	x8, #0x0
  41f8a4:	cset	w9, ne  // ne = any
  41f8a8:	mov	w10, #0x1                   	// #1
  41f8ac:	eor	w9, w9, #0x1
  41f8b0:	eor	w9, w9, w10
  41f8b4:	eor	w9, w9, w10
  41f8b8:	and	w9, w9, #0x1
  41f8bc:	mov	w0, w9
  41f8c0:	sxtw	x8, w0
  41f8c4:	cbz	x8, 41f8ec <safe_atollu@plt+0x181bc>
  41f8c8:	mov	w8, wzr
  41f8cc:	mov	w0, w8
  41f8d0:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41f8d4:	add	x1, x1, #0x8fe
  41f8d8:	ldr	x2, [sp, #8]
  41f8dc:	mov	w3, #0x761                 	// #1889
  41f8e0:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41f8e4:	add	x4, x4, #0x903
  41f8e8:	bl	406540 <log_assert_failed_realm@plt>
  41f8ec:	ldur	x8, [x29, #-8]
  41f8f0:	ldr	x0, [x8, #8]
  41f8f4:	bl	406520 <free@plt>
  41f8f8:	ldur	x8, [x29, #-8]
  41f8fc:	ldr	x0, [x8, #16]
  41f900:	bl	406520 <free@plt>
  41f904:	ldur	x8, [x29, #-8]
  41f908:	ldr	x0, [x8, #24]
  41f90c:	bl	406520 <free@plt>
  41f910:	mov	x8, #0x30                  	// #48
  41f914:	str	x8, [sp, #16]
  41f918:	ldr	x8, [sp, #16]
  41f91c:	cmp	x8, #0x0
  41f920:	cset	w9, ls  // ls = plast
  41f924:	tbnz	w9, #0, 41f93c <safe_atollu@plt+0x1820c>
  41f928:	ldur	x0, [x29, #-8]
  41f92c:	ldr	x2, [sp, #16]
  41f930:	mov	w8, wzr
  41f934:	mov	w1, w8
  41f938:	bl	406b90 <memset@plt>
  41f93c:	ldp	x29, x30, [sp, #32]
  41f940:	add	sp, sp, #0x30
  41f944:	ret
  41f948:	stp	x29, x30, [sp, #-16]!
  41f94c:	mov	x29, sp
  41f950:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f954:	add	x8, x8, #0x33c
  41f958:	ldr	w9, [x8]
  41f95c:	cbz	w9, 41f964 <safe_atollu@plt+0x18234>
  41f960:	b	41f984 <safe_atollu@plt+0x18254>
  41f964:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f968:	add	x8, x8, #0x358
  41f96c:	ldr	w0, [x8]
  41f970:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41f974:	add	x8, x8, #0x330
  41f978:	ldrb	w9, [x8]
  41f97c:	and	w1, w9, #0x1
  41f980:	bl	407090 <polkit_agent_open_if_enabled@plt>
  41f984:	ldp	x29, x30, [sp], #16
  41f988:	ret
  41f98c:	sub	sp, sp, #0x20
  41f990:	stp	x29, x30, [sp, #16]
  41f994:	add	x29, sp, #0x10
  41f998:	str	x0, [sp, #8]
  41f99c:	str	x1, [sp]
  41f9a0:	ldr	x0, [sp, #8]
  41f9a4:	ldr	x1, [sp]
  41f9a8:	bl	40bbf4 <safe_atollu@plt+0x44c4>
  41f9ac:	ldp	x29, x30, [sp, #16]
  41f9b0:	add	sp, sp, #0x20
  41f9b4:	ret
  41f9b8:	sub	sp, sp, #0x20
  41f9bc:	stp	x29, x30, [sp, #16]
  41f9c0:	add	x29, sp, #0x10
  41f9c4:	str	x0, [sp, #8]
  41f9c8:	ldr	x8, [sp, #8]
  41f9cc:	ldr	x8, [x8]
  41f9d0:	cbz	x8, 41f9e0 <safe_atollu@plt+0x182b0>
  41f9d4:	ldr	x8, [sp, #8]
  41f9d8:	ldr	x0, [x8]
  41f9dc:	bl	4070a0 <bus_wait_for_units_free@plt>
  41f9e0:	ldp	x29, x30, [sp, #16]
  41f9e4:	add	sp, sp, #0x20
  41f9e8:	ret
  41f9ec:	sub	sp, sp, #0x20
  41f9f0:	stp	x29, x30, [sp, #16]
  41f9f4:	add	x29, sp, #0x10
  41f9f8:	str	x0, [sp, #8]
  41f9fc:	ldr	x8, [sp, #8]
  41fa00:	ldr	x8, [x8]
  41fa04:	cbz	x8, 41fa14 <safe_atollu@plt+0x182e4>
  41fa08:	ldr	x8, [sp, #8]
  41fa0c:	ldr	x0, [x8]
  41fa10:	bl	4070b0 <bus_wait_for_jobs_free@plt>
  41fa14:	ldp	x29, x30, [sp, #16]
  41fa18:	add	sp, sp, #0x20
  41fa1c:	ret
  41fa20:	stp	x29, x30, [sp, #-16]!
  41fa24:	mov	x29, sp
  41fa28:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41fa2c:	add	x8, x8, #0x320
  41fa30:	ldrb	w9, [x8]
  41fa34:	tbnz	w9, #0, 41fa3c <safe_atollu@plt+0x1830c>
  41fa38:	b	41fa40 <safe_atollu@plt+0x18310>
  41fa3c:	b	41fa74 <safe_atollu@plt+0x18344>
  41fa40:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41fa44:	add	x8, x8, #0x33c
  41fa48:	ldr	w9, [x8]
  41fa4c:	cbz	w9, 41fa54 <safe_atollu@plt+0x18324>
  41fa50:	b	41fa74 <safe_atollu@plt+0x18344>
  41fa54:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41fa58:	add	x8, x8, #0x358
  41fa5c:	ldr	w0, [x8]
  41fa60:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41fa64:	add	x8, x8, #0x330
  41fa68:	ldrb	w9, [x8]
  41fa6c:	and	w1, w9, #0x1
  41fa70:	bl	4070c0 <ask_password_agent_open_if_enabled@plt>
  41fa74:	ldp	x29, x30, [sp], #16
  41fa78:	ret
  41fa7c:	sub	sp, sp, #0x30
  41fa80:	stp	x29, x30, [sp, #32]
  41fa84:	add	x29, sp, #0x20
  41fa88:	str	x0, [sp, #16]
  41fa8c:	str	wzr, [sp, #12]
  41fa90:	ldr	w8, [sp, #12]
  41fa94:	cmp	w8, #0x15
  41fa98:	b.ge	41fae4 <safe_atollu@plt+0x183b4>  // b.tcont
  41fa9c:	ldrsw	x8, [sp, #12]
  41faa0:	mov	x9, #0x18                  	// #24
  41faa4:	mul	x8, x9, x8
  41faa8:	adrp	x9, 434000 <safe_atollu@plt+0x2c8d0>
  41faac:	add	x9, x9, #0x640
  41fab0:	add	x8, x9, x8
  41fab4:	ldr	x0, [x8, #8]
  41fab8:	ldr	x1, [sp, #16]
  41fabc:	bl	41f7cc <safe_atollu@plt+0x1809c>
  41fac0:	tbnz	w0, #0, 41fac8 <safe_atollu@plt+0x18398>
  41fac4:	b	41fad4 <safe_atollu@plt+0x183a4>
  41fac8:	ldr	w8, [sp, #12]
  41facc:	stur	w8, [x29, #-4]
  41fad0:	b	41faec <safe_atollu@plt+0x183bc>
  41fad4:	ldr	w8, [sp, #12]
  41fad8:	add	w8, w8, #0x1
  41fadc:	str	w8, [sp, #12]
  41fae0:	b	41fa90 <safe_atollu@plt+0x18360>
  41fae4:	mov	w8, #0xffffffff            	// #-1
  41fae8:	stur	w8, [x29, #-4]
  41faec:	ldur	w0, [x29, #-4]
  41faf0:	ldp	x29, x30, [sp, #32]
  41faf4:	add	sp, sp, #0x30
  41faf8:	ret
  41fafc:	sub	sp, sp, #0x30
  41fb00:	stp	x29, x30, [sp, #32]
  41fb04:	add	x29, sp, #0x20
  41fb08:	str	x0, [sp, #16]
  41fb0c:	str	xzr, [sp, #8]
  41fb10:	ldr	x8, [sp, #8]
  41fb14:	cmp	x8, #0xc
  41fb18:	b.cs	41fb7c <safe_atollu@plt+0x1844c>  // b.hs, b.nlast
  41fb1c:	ldr	x8, [sp, #8]
  41fb20:	mov	x9, #0x18                  	// #24
  41fb24:	mul	x8, x9, x8
  41fb28:	adrp	x9, 434000 <safe_atollu@plt+0x2c8d0>
  41fb2c:	add	x9, x9, #0x838
  41fb30:	add	x8, x9, x8
  41fb34:	ldr	x0, [x8]
  41fb38:	ldr	x1, [sp, #16]
  41fb3c:	bl	41f7cc <safe_atollu@plt+0x1809c>
  41fb40:	tbnz	w0, #0, 41fb48 <safe_atollu@plt+0x18418>
  41fb44:	b	41fb6c <safe_atollu@plt+0x1843c>
  41fb48:	ldr	x8, [sp, #8]
  41fb4c:	mov	x9, #0x18                  	// #24
  41fb50:	mul	x8, x9, x8
  41fb54:	adrp	x9, 434000 <safe_atollu@plt+0x2c8d0>
  41fb58:	add	x9, x9, #0x838
  41fb5c:	add	x8, x9, x8
  41fb60:	ldr	x8, [x8, #8]
  41fb64:	stur	x8, [x29, #-8]
  41fb68:	b	41fb88 <safe_atollu@plt+0x18458>
  41fb6c:	ldr	x8, [sp, #8]
  41fb70:	add	x8, x8, #0x1
  41fb74:	str	x8, [sp, #8]
  41fb78:	b	41fb10 <safe_atollu@plt+0x183e0>
  41fb7c:	adrp	x8, 43a000 <safe_atollu@plt+0x328d0>
  41fb80:	add	x8, x8, #0xa27
  41fb84:	stur	x8, [x29, #-8]
  41fb88:	ldur	x0, [x29, #-8]
  41fb8c:	ldp	x29, x30, [sp, #32]
  41fb90:	add	sp, sp, #0x30
  41fb94:	ret
  41fb98:	sub	sp, sp, #0x30
  41fb9c:	stp	x29, x30, [sp, #32]
  41fba0:	add	x29, sp, #0x20
  41fba4:	str	x0, [sp, #16]
  41fba8:	str	xzr, [sp, #8]
  41fbac:	ldr	x8, [sp, #8]
  41fbb0:	cmp	x8, #0xc
  41fbb4:	b.cs	41fc18 <safe_atollu@plt+0x184e8>  // b.hs, b.nlast
  41fbb8:	ldr	x8, [sp, #8]
  41fbbc:	mov	x9, #0x18                  	// #24
  41fbc0:	mul	x8, x9, x8
  41fbc4:	adrp	x9, 434000 <safe_atollu@plt+0x2c8d0>
  41fbc8:	add	x9, x9, #0x838
  41fbcc:	add	x8, x9, x8
  41fbd0:	ldr	x0, [x8]
  41fbd4:	ldr	x1, [sp, #16]
  41fbd8:	bl	41f7cc <safe_atollu@plt+0x1809c>
  41fbdc:	tbnz	w0, #0, 41fbe4 <safe_atollu@plt+0x184b4>
  41fbe0:	b	41fc08 <safe_atollu@plt+0x184d8>
  41fbe4:	ldr	x8, [sp, #8]
  41fbe8:	mov	x9, #0x18                  	// #24
  41fbec:	mul	x8, x9, x8
  41fbf0:	adrp	x9, 434000 <safe_atollu@plt+0x2c8d0>
  41fbf4:	add	x9, x9, #0x838
  41fbf8:	add	x8, x9, x8
  41fbfc:	ldr	x8, [x8, #16]
  41fc00:	stur	x8, [x29, #-8]
  41fc04:	b	41fc24 <safe_atollu@plt+0x184f4>
  41fc08:	ldr	x8, [sp, #8]
  41fc0c:	add	x8, x8, #0x1
  41fc10:	str	x8, [sp, #8]
  41fc14:	b	41fbac <safe_atollu@plt+0x1847c>
  41fc18:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  41fc1c:	add	x8, x8, #0x4cf
  41fc20:	stur	x8, [x29, #-8]
  41fc24:	ldur	x0, [x29, #-8]
  41fc28:	ldp	x29, x30, [sp, #32]
  41fc2c:	add	sp, sp, #0x30
  41fc30:	ret
  41fc34:	stp	x29, x30, [sp, #-32]!
  41fc38:	str	x28, [sp, #16]
  41fc3c:	mov	x29, sp
  41fc40:	sub	sp, sp, #0x220
  41fc44:	sub	x8, x29, #0xb0
  41fc48:	mov	x9, xzr
  41fc4c:	mov	w10, #0x0                   	// #0
  41fc50:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  41fc54:	add	x11, x11, #0xe41
  41fc58:	add	x11, x11, #0x3
  41fc5c:	adrp	x12, 43a000 <safe_atollu@plt+0x328d0>
  41fc60:	add	x12, x12, #0xe48
  41fc64:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  41fc68:	add	x13, x13, #0x9eb
  41fc6c:	adrp	x14, 43a000 <safe_atollu@plt+0x328d0>
  41fc70:	add	x14, x14, #0xdb4
  41fc74:	str	x0, [x8, #160]
  41fc78:	str	x1, [x8, #152]
  41fc7c:	str	x2, [x8, #144]
  41fc80:	str	x3, [x8, #136]
  41fc84:	str	x4, [x8, #128]
  41fc88:	str	x5, [x8, #120]
  41fc8c:	str	x6, [x8, #112]
  41fc90:	str	x7, [x8, #104]
  41fc94:	str	x9, [x8, #96]
  41fc98:	sturb	w10, [x29, #-89]
  41fc9c:	str	x8, [sp, #160]
  41fca0:	str	x11, [sp, #152]
  41fca4:	str	x12, [sp, #144]
  41fca8:	str	x13, [sp, #136]
  41fcac:	str	x14, [sp, #128]
  41fcb0:	ldr	x8, [sp, #160]
  41fcb4:	ldr	x9, [x8, #152]
  41fcb8:	cmp	x9, #0x0
  41fcbc:	cset	w10, ne  // ne = any
  41fcc0:	mov	w11, #0x1                   	// #1
  41fcc4:	eor	w10, w10, #0x1
  41fcc8:	eor	w10, w10, w11
  41fccc:	eor	w10, w10, w11
  41fcd0:	and	w10, w10, #0x1
  41fcd4:	mov	w0, w10
  41fcd8:	sxtw	x9, w0
  41fcdc:	cbz	x9, 41fd00 <safe_atollu@plt+0x185d0>
  41fce0:	mov	w8, wzr
  41fce4:	mov	w0, w8
  41fce8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41fcec:	add	x1, x1, #0xdad
  41fcf0:	ldr	x2, [sp, #152]
  41fcf4:	mov	w3, #0xb3a                 	// #2874
  41fcf8:	ldr	x4, [sp, #128]
  41fcfc:	bl	406540 <log_assert_failed_realm@plt>
  41fd00:	ldr	x8, [sp, #160]
  41fd04:	ldr	x9, [x8, #136]
  41fd08:	cmp	x9, #0x0
  41fd0c:	cset	w10, ne  // ne = any
  41fd10:	mov	w11, #0x1                   	// #1
  41fd14:	eor	w10, w10, #0x1
  41fd18:	eor	w10, w10, w11
  41fd1c:	eor	w10, w10, w11
  41fd20:	and	w10, w10, #0x1
  41fd24:	mov	w0, w10
  41fd28:	sxtw	x9, w0
  41fd2c:	cbz	x9, 41fd50 <safe_atollu@plt+0x18620>
  41fd30:	mov	w8, wzr
  41fd34:	mov	w0, w8
  41fd38:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41fd3c:	add	x1, x1, #0xe3e
  41fd40:	ldr	x2, [sp, #152]
  41fd44:	mov	w3, #0xb3b                 	// #2875
  41fd48:	ldr	x4, [sp, #128]
  41fd4c:	bl	406540 <log_assert_failed_realm@plt>
  41fd50:	ldr	x8, [sp, #160]
  41fd54:	ldr	x9, [x8, #128]
  41fd58:	cmp	x9, #0x0
  41fd5c:	cset	w10, ne  // ne = any
  41fd60:	mov	w11, #0x1                   	// #1
  41fd64:	eor	w10, w10, #0x1
  41fd68:	eor	w10, w10, w11
  41fd6c:	eor	w10, w10, w11
  41fd70:	and	w10, w10, #0x1
  41fd74:	mov	w0, w10
  41fd78:	sxtw	x9, w0
  41fd7c:	cbz	x9, 41fda0 <safe_atollu@plt+0x18670>
  41fd80:	mov	w8, wzr
  41fd84:	mov	w0, w8
  41fd88:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  41fd8c:	add	x1, x1, #0xe43
  41fd90:	ldr	x2, [sp, #152]
  41fd94:	mov	w3, #0xb3c                 	// #2876
  41fd98:	ldr	x4, [sp, #128]
  41fd9c:	bl	406540 <log_assert_failed_realm@plt>
  41fda0:	ldr	x8, [sp, #160]
  41fda4:	ldr	x9, [x8, #120]
  41fda8:	cmp	x9, #0x0
  41fdac:	cset	w10, ne  // ne = any
  41fdb0:	mov	w11, #0x1                   	// #1
  41fdb4:	eor	w10, w10, #0x1
  41fdb8:	eor	w10, w10, w11
  41fdbc:	eor	w10, w10, w11
  41fdc0:	and	w10, w10, #0x1
  41fdc4:	mov	w0, w10
  41fdc8:	sxtw	x9, w0
  41fdcc:	cbz	x9, 41fdf0 <safe_atollu@plt+0x186c0>
  41fdd0:	mov	w8, wzr
  41fdd4:	mov	w0, w8
  41fdd8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41fddc:	add	x1, x1, #0xaf1
  41fde0:	ldr	x2, [sp, #152]
  41fde4:	mov	w3, #0xb3d                 	// #2877
  41fde8:	ldr	x4, [sp, #128]
  41fdec:	bl	406540 <log_assert_failed_realm@plt>
  41fdf0:	mov	w8, #0x7                   	// #7
  41fdf4:	stur	w8, [x29, #-100]
  41fdf8:	stur	wzr, [x29, #-104]
  41fdfc:	stur	wzr, [x29, #-108]
  41fe00:	ldur	w0, [x29, #-108]
  41fe04:	bl	4064d0 <log_get_max_level_realm@plt>
  41fe08:	ldur	w8, [x29, #-100]
  41fe0c:	and	w8, w8, #0x7
  41fe10:	cmp	w0, w8
  41fe14:	b.lt	41fe8c <safe_atollu@plt+0x1875c>  // b.tstop
  41fe18:	ldur	w8, [x29, #-108]
  41fe1c:	ldur	w9, [x29, #-100]
  41fe20:	orr	w0, w9, w8, lsl #10
  41fe24:	ldur	w1, [x29, #-104]
  41fe28:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41fe2c:	add	x10, x10, #0x320
  41fe30:	ldrb	w8, [x10]
  41fe34:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  41fe38:	add	x10, x10, #0xe9e
  41fe3c:	adrp	x11, 43a000 <safe_atollu@plt+0x328d0>
  41fe40:	add	x11, x11, #0xe90
  41fe44:	tst	w8, #0x1
  41fe48:	csel	x6, x11, x10, ne  // ne = any
  41fe4c:	ldr	x10, [sp, #160]
  41fe50:	ldr	x7, [x10, #152]
  41fe54:	ldr	x11, [x10, #136]
  41fe58:	ldr	x12, [x10, #128]
  41fe5c:	ldr	x2, [sp, #152]
  41fe60:	mov	w3, #0xb41                 	// #2881
  41fe64:	ldr	x4, [sp, #144]
  41fe68:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41fe6c:	add	x5, x5, #0xe57
  41fe70:	mov	x13, sp
  41fe74:	str	x11, [x13]
  41fe78:	mov	x11, sp
  41fe7c:	str	x12, [x11, #8]
  41fe80:	bl	4064e0 <log_internal_realm@plt>
  41fe84:	str	w0, [sp, #124]
  41fe88:	b	41fea0 <safe_atollu@plt+0x18770>
  41fe8c:	ldur	w0, [x29, #-104]
  41fe90:	bl	4064f0 <abs@plt>
  41fe94:	mov	w8, wzr
  41fe98:	subs	w8, w8, w0, uxtb
  41fe9c:	str	w8, [sp, #124]
  41fea0:	ldr	w8, [sp, #124]
  41fea4:	stur	w8, [x29, #-112]
  41fea8:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41feac:	add	x9, x9, #0x320
  41feb0:	ldrb	w8, [x9]
  41feb4:	tbnz	w8, #0, 41febc <safe_atollu@plt+0x1878c>
  41feb8:	b	41fecc <safe_atollu@plt+0x1879c>
  41febc:	stur	wzr, [x29, #-4]
  41fec0:	mov	w8, #0x1                   	// #1
  41fec4:	stur	w8, [x29, #-116]
  41fec8:	b	4209ec <safe_atollu@plt+0x192bc>
  41fecc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  41fed0:	add	x8, x8, #0x389
  41fed4:	ldrb	w9, [x8]
  41fed8:	tbnz	w9, #0, 41fee0 <safe_atollu@plt+0x187b0>
  41fedc:	b	420450 <safe_atollu@plt+0x18d20>
  41fee0:	sub	x5, x29, #0x90
  41fee4:	ldr	x8, [sp, #160]
  41fee8:	str	xzr, [x8, #32]
  41feec:	str	xzr, [x8, #40]
  41fef0:	str	xzr, [x8, #48]
  41fef4:	ldr	x0, [x8, #160]
  41fef8:	ldr	x9, [x8, #136]
  41fefc:	ldr	x10, [x8, #144]
  41ff00:	ldr	x11, [x8, #128]
  41ff04:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41ff08:	add	x1, x1, #0x888
  41ff0c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  41ff10:	add	x2, x2, #0x8a1
  41ff14:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  41ff18:	add	x3, x3, #0x8bb
  41ff1c:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  41ff20:	add	x4, x4, #0xea8
  41ff24:	sub	x6, x29, #0x50
  41ff28:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  41ff2c:	add	x7, x7, #0xeb7
  41ff30:	mov	x12, sp
  41ff34:	str	x9, [x12]
  41ff38:	mov	x9, sp
  41ff3c:	str	x10, [x9, #8]
  41ff40:	mov	x9, sp
  41ff44:	str	x11, [x9, #16]
  41ff48:	bl	406600 <sd_bus_call_method@plt>
  41ff4c:	stur	w0, [x29, #-96]
  41ff50:	ldur	w13, [x29, #-96]
  41ff54:	cmp	w13, #0x0
  41ff58:	cset	w13, ge  // ge = tcont
  41ff5c:	tbnz	w13, #0, 420008 <safe_atollu@plt+0x188d8>
  41ff60:	sub	x0, x29, #0x90
  41ff64:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  41ff68:	add	x1, x1, #0x91f
  41ff6c:	bl	406a10 <sd_bus_error_has_name@plt>
  41ff70:	cbnz	w0, 41ff90 <safe_atollu@plt+0x18860>
  41ff74:	ldr	x8, [sp, #160]
  41ff78:	ldr	x0, [x8, #120]
  41ff7c:	sub	x1, x29, #0x90
  41ff80:	bl	4070d0 <sd_bus_error_move@plt>
  41ff84:	mov	w9, #0xa                   	// #10
  41ff88:	stur	w9, [x29, #-116]
  41ff8c:	b	420428 <safe_atollu@plt+0x18cf8>
  41ff90:	mov	w8, #0x5                   	// #5
  41ff94:	stur	w8, [x29, #-148]
  41ff98:	stur	wzr, [x29, #-152]
  41ff9c:	stur	wzr, [x29, #-156]
  41ffa0:	ldur	w0, [x29, #-156]
  41ffa4:	bl	4064d0 <log_get_max_level_realm@plt>
  41ffa8:	ldur	w8, [x29, #-148]
  41ffac:	and	w8, w8, #0x7
  41ffb0:	cmp	w0, w8
  41ffb4:	b.lt	41ffe8 <safe_atollu@plt+0x188b8>  // b.tstop
  41ffb8:	ldur	w8, [x29, #-156]
  41ffbc:	ldur	w9, [x29, #-148]
  41ffc0:	orr	w0, w9, w8, lsl #10
  41ffc4:	ldur	w1, [x29, #-152]
  41ffc8:	ldr	x2, [sp, #152]
  41ffcc:	mov	w3, #0xb5b                 	// #2907
  41ffd0:	ldr	x4, [sp, #144]
  41ffd4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  41ffd8:	add	x5, x5, #0xebb
  41ffdc:	bl	4064e0 <log_internal_realm@plt>
  41ffe0:	str	w0, [sp, #120]
  41ffe4:	b	41fffc <safe_atollu@plt+0x188cc>
  41ffe8:	ldur	w0, [x29, #-152]
  41ffec:	bl	4064f0 <abs@plt>
  41fff0:	mov	w8, wzr
  41fff4:	subs	w8, w8, w0, uxtb
  41fff8:	str	w8, [sp, #120]
  41fffc:	ldr	w8, [sp, #120]
  420000:	stur	w8, [x29, #-160]
  420004:	b	420424 <safe_atollu@plt+0x18cf4>
  420008:	ldr	x8, [sp, #160]
  42000c:	ldr	x0, [x8, #96]
  420010:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  420014:	add	x1, x1, #0xf09
  420018:	sub	x2, x29, #0xb4
  42001c:	sub	x3, x29, #0x58
  420020:	sub	x4, x29, #0xa8
  420024:	mov	x9, xzr
  420028:	mov	x5, x9
  42002c:	sub	x6, x29, #0xb0
  420030:	bl	406a40 <sd_bus_message_read@plt>
  420034:	stur	w0, [x29, #-96]
  420038:	ldur	w10, [x29, #-96]
  42003c:	cmp	w10, #0x0
  420040:	cset	w10, ge  // ge = tcont
  420044:	tbnz	w10, #0, 4200d0 <safe_atollu@plt+0x189a0>
  420048:	mov	w8, #0x3                   	// #3
  42004c:	stur	w8, [x29, #-184]
  420050:	ldur	w8, [x29, #-96]
  420054:	stur	w8, [x29, #-188]
  420058:	stur	wzr, [x29, #-192]
  42005c:	ldur	w0, [x29, #-192]
  420060:	bl	4064d0 <log_get_max_level_realm@plt>
  420064:	ldur	w8, [x29, #-184]
  420068:	and	w8, w8, #0x7
  42006c:	cmp	w0, w8
  420070:	b.lt	4200a0 <safe_atollu@plt+0x18970>  // b.tstop
  420074:	ldur	w8, [x29, #-192]
  420078:	ldur	w9, [x29, #-184]
  42007c:	orr	w0, w9, w8, lsl #10
  420080:	ldur	w1, [x29, #-188]
  420084:	ldr	x2, [sp, #152]
  420088:	mov	w3, #0xb62                 	// #2914
  42008c:	ldr	x4, [sp, #144]
  420090:	ldr	x5, [sp, #136]
  420094:	bl	4064e0 <log_internal_realm@plt>
  420098:	str	w0, [sp, #116]
  42009c:	b	4200b4 <safe_atollu@plt+0x18984>
  4200a0:	ldur	w0, [x29, #-188]
  4200a4:	bl	4064f0 <abs@plt>
  4200a8:	mov	w8, wzr
  4200ac:	subs	w8, w8, w0, uxtb
  4200b0:	str	w8, [sp, #116]
  4200b4:	ldr	w8, [sp, #116]
  4200b8:	stur	w8, [x29, #-196]
  4200bc:	ldur	w8, [x29, #-196]
  4200c0:	stur	w8, [x29, #-4]
  4200c4:	mov	w8, #0x1                   	// #1
  4200c8:	stur	w8, [x29, #-116]
  4200cc:	b	420428 <safe_atollu@plt+0x18cf8>
  4200d0:	mov	w8, #0x6                   	// #6
  4200d4:	stur	w8, [x29, #-200]
  4200d8:	stur	wzr, [x29, #-204]
  4200dc:	stur	wzr, [x29, #-208]
  4200e0:	ldur	w0, [x29, #-208]
  4200e4:	bl	4064d0 <log_get_max_level_realm@plt>
  4200e8:	ldur	w8, [x29, #-200]
  4200ec:	and	w8, w8, #0x7
  4200f0:	cmp	w0, w8
  4200f4:	b.lt	420140 <safe_atollu@plt+0x18a10>  // b.tstop
  4200f8:	ldur	w8, [x29, #-208]
  4200fc:	ldur	w9, [x29, #-200]
  420100:	orr	w0, w9, w8, lsl #10
  420104:	ldur	w1, [x29, #-204]
  420108:	ldur	w6, [x29, #-180]
  42010c:	ldr	x10, [sp, #160]
  420110:	ldr	x7, [x10, #8]
  420114:	ldr	x11, [x10]
  420118:	ldr	x2, [sp, #152]
  42011c:	mov	w3, #0xb64                 	// #2916
  420120:	ldr	x4, [sp, #144]
  420124:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  420128:	add	x5, x5, #0xf0f
  42012c:	mov	x12, sp
  420130:	str	x11, [x12]
  420134:	bl	4064e0 <log_internal_realm@plt>
  420138:	str	w0, [sp, #112]
  42013c:	b	420154 <safe_atollu@plt+0x18a24>
  420140:	ldur	w0, [x29, #-204]
  420144:	bl	4064f0 <abs@plt>
  420148:	mov	w8, wzr
  42014c:	subs	w8, w8, w0, uxtb
  420150:	str	w8, [sp, #112]
  420154:	ldr	w8, [sp, #112]
  420158:	stur	w8, [x29, #-212]
  42015c:	ldr	x9, [sp, #160]
  420160:	ldr	x0, [x9, #96]
  420164:	mov	w1, #0x61                  	// #97
  420168:	adrp	x2, 43a000 <safe_atollu@plt+0x328d0>
  42016c:	add	x2, x2, #0xf2d
  420170:	bl	406a30 <sd_bus_message_enter_container@plt>
  420174:	stur	w0, [x29, #-96]
  420178:	ldur	w8, [x29, #-96]
  42017c:	cmp	w8, #0x0
  420180:	cset	w8, ge  // ge = tcont
  420184:	tbnz	w8, #0, 420210 <safe_atollu@plt+0x18ae0>
  420188:	mov	w8, #0x3                   	// #3
  42018c:	stur	w8, [x29, #-216]
  420190:	ldur	w8, [x29, #-96]
  420194:	stur	w8, [x29, #-220]
  420198:	stur	wzr, [x29, #-224]
  42019c:	ldur	w0, [x29, #-224]
  4201a0:	bl	4064d0 <log_get_max_level_realm@plt>
  4201a4:	ldur	w8, [x29, #-216]
  4201a8:	and	w8, w8, #0x7
  4201ac:	cmp	w0, w8
  4201b0:	b.lt	4201e0 <safe_atollu@plt+0x18ab0>  // b.tstop
  4201b4:	ldur	w8, [x29, #-224]
  4201b8:	ldur	w9, [x29, #-216]
  4201bc:	orr	w0, w9, w8, lsl #10
  4201c0:	ldur	w1, [x29, #-220]
  4201c4:	ldr	x2, [sp, #152]
  4201c8:	mov	w3, #0xb68                 	// #2920
  4201cc:	ldr	x4, [sp, #144]
  4201d0:	ldr	x5, [sp, #136]
  4201d4:	bl	4064e0 <log_internal_realm@plt>
  4201d8:	str	w0, [sp, #108]
  4201dc:	b	4201f4 <safe_atollu@plt+0x18ac4>
  4201e0:	ldur	w0, [x29, #-220]
  4201e4:	bl	4064f0 <abs@plt>
  4201e8:	mov	w8, wzr
  4201ec:	subs	w8, w8, w0, uxtb
  4201f0:	str	w8, [sp, #108]
  4201f4:	ldr	w8, [sp, #108]
  4201f8:	stur	w8, [x29, #-228]
  4201fc:	ldur	w8, [x29, #-228]
  420200:	stur	w8, [x29, #-4]
  420204:	mov	w8, #0x1                   	// #1
  420208:	stur	w8, [x29, #-116]
  42020c:	b	420428 <safe_atollu@plt+0x18cf8>
  420210:	ldr	x8, [sp, #160]
  420214:	ldr	x0, [x8, #96]
  420218:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  42021c:	add	x1, x1, #0xf2d
  420220:	sub	x2, x29, #0xb4
  420224:	mov	x9, xzr
  420228:	mov	x3, x9
  42022c:	sub	x4, x29, #0xa8
  420230:	mov	x5, x9
  420234:	sub	x6, x29, #0xb0
  420238:	bl	406a40 <sd_bus_message_read@plt>
  42023c:	stur	w0, [x29, #-96]
  420240:	ldur	w10, [x29, #-96]
  420244:	cmp	w10, #0x0
  420248:	cset	w10, ge  // ge = tcont
  42024c:	tbnz	w10, #0, 4202d8 <safe_atollu@plt+0x18ba8>
  420250:	mov	w8, #0x3                   	// #3
  420254:	stur	w8, [x29, #-232]
  420258:	ldur	w8, [x29, #-96]
  42025c:	stur	w8, [x29, #-236]
  420260:	stur	wzr, [x29, #-240]
  420264:	ldur	w0, [x29, #-240]
  420268:	bl	4064d0 <log_get_max_level_realm@plt>
  42026c:	ldur	w8, [x29, #-232]
  420270:	and	w8, w8, #0x7
  420274:	cmp	w0, w8
  420278:	b.lt	4202a8 <safe_atollu@plt+0x18b78>  // b.tstop
  42027c:	ldur	w8, [x29, #-240]
  420280:	ldur	w9, [x29, #-232]
  420284:	orr	w0, w9, w8, lsl #10
  420288:	ldur	w1, [x29, #-236]
  42028c:	ldr	x2, [sp, #152]
  420290:	mov	w3, #0xb6c                 	// #2924
  420294:	ldr	x4, [sp, #144]
  420298:	ldr	x5, [sp, #136]
  42029c:	bl	4064e0 <log_internal_realm@plt>
  4202a0:	str	w0, [sp, #104]
  4202a4:	b	4202bc <safe_atollu@plt+0x18b8c>
  4202a8:	ldur	w0, [x29, #-236]
  4202ac:	bl	4064f0 <abs@plt>
  4202b0:	mov	w8, wzr
  4202b4:	subs	w8, w8, w0, uxtb
  4202b8:	str	w8, [sp, #104]
  4202bc:	ldr	w8, [sp, #104]
  4202c0:	stur	w8, [x29, #-244]
  4202c4:	ldur	w8, [x29, #-244]
  4202c8:	stur	w8, [x29, #-4]
  4202cc:	mov	w8, #0x1                   	// #1
  4202d0:	stur	w8, [x29, #-116]
  4202d4:	b	420428 <safe_atollu@plt+0x18cf8>
  4202d8:	ldur	w8, [x29, #-96]
  4202dc:	cbnz	w8, 4202e4 <safe_atollu@plt+0x18bb4>
  4202e0:	b	420374 <safe_atollu@plt+0x18c44>
  4202e4:	mov	w8, #0x6                   	// #6
  4202e8:	stur	w8, [x29, #-248]
  4202ec:	stur	wzr, [x29, #-252]
  4202f0:	stur	wzr, [x29, #-256]
  4202f4:	ldur	w0, [x29, #-256]
  4202f8:	bl	4064d0 <log_get_max_level_realm@plt>
  4202fc:	ldur	w8, [x29, #-248]
  420300:	and	w8, w8, #0x7
  420304:	cmp	w0, w8
  420308:	b.lt	420354 <safe_atollu@plt+0x18c24>  // b.tstop
  42030c:	ldur	w8, [x29, #-256]
  420310:	ldur	w9, [x29, #-248]
  420314:	orr	w0, w9, w8, lsl #10
  420318:	ldur	w1, [x29, #-252]
  42031c:	ldur	w6, [x29, #-180]
  420320:	ldr	x10, [sp, #160]
  420324:	ldr	x7, [x10, #8]
  420328:	ldr	x11, [x10]
  42032c:	ldr	x2, [sp, #152]
  420330:	mov	w3, #0xb70                 	// #2928
  420334:	ldr	x4, [sp, #144]
  420338:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  42033c:	add	x5, x5, #0xf35
  420340:	mov	x12, sp
  420344:	str	x11, [x12]
  420348:	bl	4064e0 <log_internal_realm@plt>
  42034c:	str	w0, [sp, #100]
  420350:	b	420368 <safe_atollu@plt+0x18c38>
  420354:	ldur	w0, [x29, #-252]
  420358:	bl	4064f0 <abs@plt>
  42035c:	mov	w8, wzr
  420360:	subs	w8, w8, w0, uxtb
  420364:	str	w8, [sp, #100]
  420368:	ldr	w8, [sp, #100]
  42036c:	str	w8, [sp, #284]
  420370:	b	420210 <safe_atollu@plt+0x18ae0>
  420374:	ldr	x8, [sp, #160]
  420378:	ldr	x0, [x8, #96]
  42037c:	bl	406a70 <sd_bus_message_exit_container@plt>
  420380:	stur	w0, [x29, #-96]
  420384:	ldur	w9, [x29, #-96]
  420388:	cmp	w9, #0x0
  42038c:	cset	w9, ge  // ge = tcont
  420390:	tbnz	w9, #0, 42041c <safe_atollu@plt+0x18cec>
  420394:	mov	w8, #0x3                   	// #3
  420398:	str	w8, [sp, #280]
  42039c:	ldur	w8, [x29, #-96]
  4203a0:	str	w8, [sp, #276]
  4203a4:	str	wzr, [sp, #272]
  4203a8:	ldr	w0, [sp, #272]
  4203ac:	bl	4064d0 <log_get_max_level_realm@plt>
  4203b0:	ldr	w8, [sp, #280]
  4203b4:	and	w8, w8, #0x7
  4203b8:	cmp	w0, w8
  4203bc:	b.lt	4203ec <safe_atollu@plt+0x18cbc>  // b.tstop
  4203c0:	ldr	w8, [sp, #272]
  4203c4:	ldr	w9, [sp, #280]
  4203c8:	orr	w0, w9, w8, lsl #10
  4203cc:	ldr	w1, [sp, #276]
  4203d0:	ldr	x2, [sp, #152]
  4203d4:	mov	w3, #0xb75                 	// #2933
  4203d8:	ldr	x4, [sp, #144]
  4203dc:	ldr	x5, [sp, #136]
  4203e0:	bl	4064e0 <log_internal_realm@plt>
  4203e4:	str	w0, [sp, #96]
  4203e8:	b	420400 <safe_atollu@plt+0x18cd0>
  4203ec:	ldr	w0, [sp, #276]
  4203f0:	bl	4064f0 <abs@plt>
  4203f4:	mov	w8, wzr
  4203f8:	subs	w8, w8, w0, uxtb
  4203fc:	str	w8, [sp, #96]
  420400:	ldr	w8, [sp, #96]
  420404:	str	w8, [sp, #268]
  420408:	ldr	w8, [sp, #268]
  42040c:	stur	w8, [x29, #-4]
  420410:	mov	w8, #0x1                   	// #1
  420414:	stur	w8, [x29, #-116]
  420418:	b	420428 <safe_atollu@plt+0x18cf8>
  42041c:	mov	w8, #0x1                   	// #1
  420420:	sturb	w8, [x29, #-89]
  420424:	stur	wzr, [x29, #-116]
  420428:	sub	x0, x29, #0x90
  42042c:	bl	406620 <sd_bus_error_free@plt>
  420430:	ldur	w8, [x29, #-116]
  420434:	str	w8, [sp, #92]
  420438:	cbz	w8, 420450 <safe_atollu@plt+0x18d20>
  42043c:	b	420440 <safe_atollu@plt+0x18d10>
  420440:	ldr	w8, [sp, #92]
  420444:	cmp	w8, #0xa
  420448:	b.eq	4207c0 <safe_atollu@plt+0x19090>  // b.none
  42044c:	b	4209ec <safe_atollu@plt+0x192bc>
  420450:	ldurb	w8, [x29, #-89]
  420454:	tbnz	w8, #0, 420574 <safe_atollu@plt+0x18e44>
  420458:	ldr	x8, [sp, #160]
  42045c:	ldr	x0, [x8, #160]
  420460:	ldr	x4, [x8, #152]
  420464:	ldr	x5, [x8, #120]
  420468:	ldr	x9, [x8, #136]
  42046c:	ldr	x10, [x8, #128]
  420470:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  420474:	add	x1, x1, #0x888
  420478:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42047c:	add	x2, x2, #0x8a1
  420480:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  420484:	add	x3, x3, #0x8bb
  420488:	sub	x6, x29, #0x50
  42048c:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  420490:	add	x7, x7, #0xf56
  420494:	mov	x11, sp
  420498:	str	x9, [x11]
  42049c:	mov	x9, sp
  4204a0:	str	x10, [x9, #8]
  4204a4:	bl	406600 <sd_bus_call_method@plt>
  4204a8:	stur	w0, [x29, #-96]
  4204ac:	ldur	w12, [x29, #-96]
  4204b0:	cmp	w12, #0x0
  4204b4:	cset	w12, ge  // ge = tcont
  4204b8:	tbnz	w12, #0, 4204c0 <safe_atollu@plt+0x18d90>
  4204bc:	b	4207c0 <safe_atollu@plt+0x19090>
  4204c0:	ldr	x8, [sp, #160]
  4204c4:	ldr	x0, [x8, #96]
  4204c8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4204cc:	add	x1, x1, #0xf59
  4204d0:	sub	x2, x29, #0x58
  4204d4:	bl	406a40 <sd_bus_message_read@plt>
  4204d8:	stur	w0, [x29, #-96]
  4204dc:	ldur	w9, [x29, #-96]
  4204e0:	cmp	w9, #0x0
  4204e4:	cset	w9, ge  // ge = tcont
  4204e8:	tbnz	w9, #0, 420574 <safe_atollu@plt+0x18e44>
  4204ec:	mov	w8, #0x3                   	// #3
  4204f0:	str	w8, [sp, #264]
  4204f4:	ldur	w8, [x29, #-96]
  4204f8:	str	w8, [sp, #260]
  4204fc:	str	wzr, [sp, #256]
  420500:	ldr	w0, [sp, #256]
  420504:	bl	4064d0 <log_get_max_level_realm@plt>
  420508:	ldr	w8, [sp, #264]
  42050c:	and	w8, w8, #0x7
  420510:	cmp	w0, w8
  420514:	b.lt	420544 <safe_atollu@plt+0x18e14>  // b.tstop
  420518:	ldr	w8, [sp, #256]
  42051c:	ldr	w9, [sp, #264]
  420520:	orr	w0, w9, w8, lsl #10
  420524:	ldr	w1, [sp, #260]
  420528:	ldr	x2, [sp, #152]
  42052c:	mov	w3, #0xb8a                 	// #2954
  420530:	ldr	x4, [sp, #144]
  420534:	ldr	x5, [sp, #136]
  420538:	bl	4064e0 <log_internal_realm@plt>
  42053c:	str	w0, [sp, #88]
  420540:	b	420558 <safe_atollu@plt+0x18e28>
  420544:	ldr	w0, [sp, #260]
  420548:	bl	4064f0 <abs@plt>
  42054c:	mov	w8, wzr
  420550:	subs	w8, w8, w0, uxtb
  420554:	str	w8, [sp, #88]
  420558:	ldr	w8, [sp, #88]
  42055c:	str	w8, [sp, #252]
  420560:	ldr	w8, [sp, #252]
  420564:	stur	w8, [x29, #-4]
  420568:	mov	w8, #0x1                   	// #1
  42056c:	stur	w8, [x29, #-116]
  420570:	b	4209ec <safe_atollu@plt+0x192bc>
  420574:	ldr	x8, [sp, #160]
  420578:	ldr	x0, [x8, #160]
  42057c:	ldr	x1, [x8, #136]
  420580:	bl	421274 <safe_atollu@plt+0x19b44>
  420584:	cmp	w0, #0x0
  420588:	cset	w9, le
  42058c:	tbnz	w9, #0, 42059c <safe_atollu@plt+0x18e6c>
  420590:	ldr	x8, [sp, #160]
  420594:	ldr	x0, [x8, #136]
  420598:	bl	4213c0 <safe_atollu@plt+0x19c90>
  42059c:	ldr	x8, [sp, #160]
  4205a0:	ldr	x9, [x8, #112]
  4205a4:	cbz	x9, 4206dc <safe_atollu@plt+0x18fac>
  4205a8:	mov	w8, #0x7                   	// #7
  4205ac:	str	w8, [sp, #248]
  4205b0:	str	wzr, [sp, #244]
  4205b4:	str	wzr, [sp, #240]
  4205b8:	ldr	w0, [sp, #240]
  4205bc:	bl	4064d0 <log_get_max_level_realm@plt>
  4205c0:	ldr	w8, [sp, #248]
  4205c4:	and	w8, w8, #0x7
  4205c8:	cmp	w0, w8
  4205cc:	b.lt	420608 <safe_atollu@plt+0x18ed8>  // b.tstop
  4205d0:	ldr	w8, [sp, #240]
  4205d4:	ldr	w9, [sp, #248]
  4205d8:	orr	w0, w9, w8, lsl #10
  4205dc:	ldr	w1, [sp, #244]
  4205e0:	ldr	x10, [sp, #160]
  4205e4:	ldr	x6, [x10, #88]
  4205e8:	ldr	x2, [sp, #152]
  4205ec:	mov	w3, #0xb91                 	// #2961
  4205f0:	ldr	x4, [sp, #144]
  4205f4:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  4205f8:	add	x5, x5, #0xf5b
  4205fc:	bl	4064e0 <log_internal_realm@plt>
  420600:	str	w0, [sp, #84]
  420604:	b	42061c <safe_atollu@plt+0x18eec>
  420608:	ldr	w0, [sp, #244]
  42060c:	bl	4064f0 <abs@plt>
  420610:	mov	w8, wzr
  420614:	subs	w8, w8, w0, uxtb
  420618:	str	w8, [sp, #84]
  42061c:	ldr	w8, [sp, #84]
  420620:	str	w8, [sp, #236]
  420624:	ldr	x9, [sp, #160]
  420628:	ldr	x0, [x9, #112]
  42062c:	ldr	x1, [x9, #88]
  420630:	bl	4070e0 <bus_wait_for_jobs_add@plt>
  420634:	stur	w0, [x29, #-96]
  420638:	ldur	w8, [x29, #-96]
  42063c:	cmp	w8, #0x0
  420640:	cset	w8, ge  // ge = tcont
  420644:	tbnz	w8, #0, 4206dc <safe_atollu@plt+0x18fac>
  420648:	mov	w8, #0x3                   	// #3
  42064c:	str	w8, [sp, #232]
  420650:	ldur	w8, [x29, #-96]
  420654:	str	w8, [sp, #228]
  420658:	str	wzr, [sp, #224]
  42065c:	ldr	w0, [sp, #224]
  420660:	bl	4064d0 <log_get_max_level_realm@plt>
  420664:	ldr	w8, [sp, #232]
  420668:	and	w8, w8, #0x7
  42066c:	cmp	w0, w8
  420670:	b.lt	4206ac <safe_atollu@plt+0x18f7c>  // b.tstop
  420674:	ldr	w8, [sp, #224]
  420678:	ldr	w9, [sp, #232]
  42067c:	orr	w0, w9, w8, lsl #10
  420680:	ldr	w1, [sp, #228]
  420684:	ldr	x10, [sp, #160]
  420688:	ldr	x6, [x10, #136]
  42068c:	ldr	x2, [sp, #152]
  420690:	mov	w3, #0xb94                 	// #2964
  420694:	ldr	x4, [sp, #144]
  420698:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  42069c:	add	x5, x5, #0xf70
  4206a0:	bl	4064e0 <log_internal_realm@plt>
  4206a4:	str	w0, [sp, #80]
  4206a8:	b	4206c0 <safe_atollu@plt+0x18f90>
  4206ac:	ldr	w0, [sp, #228]
  4206b0:	bl	4064f0 <abs@plt>
  4206b4:	mov	w8, wzr
  4206b8:	subs	w8, w8, w0, uxtb
  4206bc:	str	w8, [sp, #80]
  4206c0:	ldr	w8, [sp, #80]
  4206c4:	str	w8, [sp, #220]
  4206c8:	ldr	w8, [sp, #220]
  4206cc:	stur	w8, [x29, #-4]
  4206d0:	mov	w8, #0x1                   	// #1
  4206d4:	stur	w8, [x29, #-116]
  4206d8:	b	4209ec <safe_atollu@plt+0x192bc>
  4206dc:	ldr	x8, [sp, #160]
  4206e0:	ldr	x9, [x8, #104]
  4206e4:	cbz	x9, 4207b0 <safe_atollu@plt+0x19080>
  4206e8:	ldr	x8, [sp, #160]
  4206ec:	ldr	x0, [x8, #104]
  4206f0:	ldr	x1, [x8, #136]
  4206f4:	mov	w2, #0x6                   	// #6
  4206f8:	mov	x9, xzr
  4206fc:	mov	x3, x9
  420700:	mov	x4, x9
  420704:	bl	406b50 <bus_wait_for_units_add_unit@plt>
  420708:	stur	w0, [x29, #-96]
  42070c:	ldur	w10, [x29, #-96]
  420710:	cmp	w10, #0x0
  420714:	cset	w10, ge  // ge = tcont
  420718:	tbnz	w10, #0, 4207b0 <safe_atollu@plt+0x19080>
  42071c:	mov	w8, #0x3                   	// #3
  420720:	str	w8, [sp, #216]
  420724:	ldur	w8, [x29, #-96]
  420728:	str	w8, [sp, #212]
  42072c:	str	wzr, [sp, #208]
  420730:	ldr	w0, [sp, #208]
  420734:	bl	4064d0 <log_get_max_level_realm@plt>
  420738:	ldr	w8, [sp, #216]
  42073c:	and	w8, w8, #0x7
  420740:	cmp	w0, w8
  420744:	b.lt	420780 <safe_atollu@plt+0x19050>  // b.tstop
  420748:	ldr	w8, [sp, #208]
  42074c:	ldr	w9, [sp, #216]
  420750:	orr	w0, w9, w8, lsl #10
  420754:	ldr	w1, [sp, #212]
  420758:	ldr	x10, [sp, #160]
  42075c:	ldr	x6, [x10, #136]
  420760:	ldr	x2, [sp, #152]
  420764:	mov	w3, #0xb9a                 	// #2970
  420768:	ldr	x4, [sp, #144]
  42076c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  420770:	add	x5, x5, #0xf8f
  420774:	bl	4064e0 <log_internal_realm@plt>
  420778:	str	w0, [sp, #76]
  42077c:	b	420794 <safe_atollu@plt+0x19064>
  420780:	ldr	w0, [sp, #212]
  420784:	bl	4064f0 <abs@plt>
  420788:	mov	w8, wzr
  42078c:	subs	w8, w8, w0, uxtb
  420790:	str	w8, [sp, #76]
  420794:	ldr	w8, [sp, #76]
  420798:	str	w8, [sp, #204]
  42079c:	ldr	w8, [sp, #204]
  4207a0:	stur	w8, [x29, #-4]
  4207a4:	mov	w8, #0x1                   	// #1
  4207a8:	stur	w8, [x29, #-116]
  4207ac:	b	4209ec <safe_atollu@plt+0x192bc>
  4207b0:	stur	wzr, [x29, #-4]
  4207b4:	mov	w8, #0x1                   	// #1
  4207b8:	stur	w8, [x29, #-116]
  4207bc:	b	4209ec <safe_atollu@plt+0x192bc>
  4207c0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4207c4:	add	x8, x8, #0x314
  4207c8:	ldr	w9, [x8]
  4207cc:	cbz	w9, 4207e4 <safe_atollu@plt+0x190b4>
  4207d0:	ldur	w8, [x29, #-96]
  4207d4:	stur	w8, [x29, #-4]
  4207d8:	mov	w8, #0x1                   	// #1
  4207dc:	stur	w8, [x29, #-116]
  4207e0:	b	4209ec <safe_atollu@plt+0x192bc>
  4207e4:	mov	w8, #0x3                   	// #3
  4207e8:	str	w8, [sp, #200]
  4207ec:	ldur	w8, [x29, #-96]
  4207f0:	str	w8, [sp, #196]
  4207f4:	str	wzr, [sp, #192]
  4207f8:	ldr	w0, [sp, #192]
  4207fc:	bl	4064d0 <log_get_max_level_realm@plt>
  420800:	ldr	w8, [sp, #200]
  420804:	and	w8, w8, #0x7
  420808:	cmp	w0, w8
  42080c:	b.lt	420894 <safe_atollu@plt+0x19164>  // b.tstop
  420810:	ldr	w8, [sp, #192]
  420814:	ldr	w9, [sp, #200]
  420818:	orr	w0, w9, w8, lsl #10
  42081c:	ldr	w1, [sp, #196]
  420820:	ldr	x10, [sp, #160]
  420824:	ldr	x6, [x10, #144]
  420828:	ldr	x7, [x10, #136]
  42082c:	ldr	x11, [x10, #120]
  420830:	ldur	w8, [x29, #-96]
  420834:	str	w0, [sp, #72]
  420838:	mov	x0, x11
  42083c:	str	w1, [sp, #68]
  420840:	mov	w1, w8
  420844:	str	x6, [sp, #56]
  420848:	str	x7, [sp, #48]
  42084c:	bl	406610 <bus_error_message@plt>
  420850:	ldr	w8, [sp, #72]
  420854:	str	x0, [sp, #40]
  420858:	mov	w0, w8
  42085c:	ldr	w1, [sp, #68]
  420860:	ldr	x2, [sp, #152]
  420864:	mov	w3, #0xba4                 	// #2980
  420868:	ldr	x4, [sp, #144]
  42086c:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  420870:	add	x5, x5, #0xfab
  420874:	ldr	x6, [sp, #56]
  420878:	ldr	x7, [sp, #48]
  42087c:	mov	x10, sp
  420880:	ldr	x11, [sp, #40]
  420884:	str	x11, [x10]
  420888:	bl	4064e0 <log_internal_realm@plt>
  42088c:	str	w0, [sp, #36]
  420890:	b	4208a8 <safe_atollu@plt+0x19178>
  420894:	ldr	w0, [sp, #196]
  420898:	bl	4064f0 <abs@plt>
  42089c:	mov	w8, wzr
  4208a0:	subs	w8, w8, w0, uxtb
  4208a4:	str	w8, [sp, #36]
  4208a8:	ldr	w8, [sp, #36]
  4208ac:	str	w8, [sp, #188]
  4208b0:	ldr	x9, [sp, #160]
  4208b4:	ldr	x0, [x9, #120]
  4208b8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4208bc:	add	x1, x1, #0xfbf
  4208c0:	bl	406a10 <sd_bus_error_has_name@plt>
  4208c4:	cbnz	w0, 4209dc <safe_atollu@plt+0x192ac>
  4208c8:	ldr	x8, [sp, #160]
  4208cc:	ldr	x0, [x8, #120]
  4208d0:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4208d4:	add	x1, x1, #0xfe3
  4208d8:	bl	406a10 <sd_bus_error_has_name@plt>
  4208dc:	cbnz	w0, 4209dc <safe_atollu@plt+0x192ac>
  4208e0:	ldr	x8, [sp, #160]
  4208e4:	ldr	x0, [x8, #120]
  4208e8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4208ec:	add	x1, x1, #0x7
  4208f0:	bl	406a10 <sd_bus_error_has_name@plt>
  4208f4:	cbnz	w0, 4209dc <safe_atollu@plt+0x192ac>
  4208f8:	mov	w8, #0x3                   	// #3
  4208fc:	str	w8, [sp, #184]
  420900:	str	wzr, [sp, #180]
  420904:	str	wzr, [sp, #176]
  420908:	ldr	w0, [sp, #176]
  42090c:	bl	4064d0 <log_get_max_level_realm@plt>
  420910:	ldr	w8, [sp, #184]
  420914:	and	w8, w8, #0x7
  420918:	cmp	w0, w8
  42091c:	b.lt	4209c0 <safe_atollu@plt+0x19290>  // b.tstop
  420920:	ldr	w8, [sp, #176]
  420924:	ldr	w9, [sp, #184]
  420928:	orr	w0, w9, w8, lsl #10
  42092c:	ldr	w1, [sp, #180]
  420930:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  420934:	add	x10, x10, #0x33c
  420938:	ldr	w8, [x10]
  42093c:	adrp	x11, 436000 <safe_atollu@plt+0x2e8d0>
  420940:	add	x11, x11, #0x82c
  420944:	adrp	x12, 436000 <safe_atollu@plt+0x2e8d0>
  420948:	add	x12, x12, #0x831
  42094c:	cmp	w8, #0x0
  420950:	csel	x6, x12, x11, eq  // eq = none
  420954:	ldr	w8, [x10]
  420958:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  42095c:	add	x10, x10, #0x6c
  420960:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  420964:	add	x11, x11, #0xe40
  420968:	cmp	w8, #0x0
  42096c:	csel	x7, x11, x10, eq  // eq = none
  420970:	ldr	x10, [sp, #160]
  420974:	ldr	x12, [x10, #136]
  420978:	ldrb	w8, [x12]
  42097c:	adrp	x12, 43b000 <safe_atollu@plt+0x338d0>
  420980:	add	x12, x12, #0x74
  420984:	cmp	w8, #0x2d
  420988:	csel	x11, x12, x11, eq  // eq = none
  42098c:	ldr	x12, [x10, #136]
  420990:	ldr	x2, [sp, #152]
  420994:	mov	w3, #0xbad                 	// #2989
  420998:	ldr	x4, [sp, #144]
  42099c:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4209a0:	add	x5, x5, #0x35
  4209a4:	mov	x13, sp
  4209a8:	str	x11, [x13]
  4209ac:	mov	x11, sp
  4209b0:	str	x12, [x11, #8]
  4209b4:	bl	4064e0 <log_internal_realm@plt>
  4209b8:	str	w0, [sp, #32]
  4209bc:	b	4209d4 <safe_atollu@plt+0x192a4>
  4209c0:	ldr	w0, [sp, #180]
  4209c4:	bl	4064f0 <abs@plt>
  4209c8:	mov	w8, wzr
  4209cc:	subs	w8, w8, w0, uxtb
  4209d0:	str	w8, [sp, #32]
  4209d4:	ldr	w8, [sp, #32]
  4209d8:	str	w8, [sp, #172]
  4209dc:	ldur	w8, [x29, #-96]
  4209e0:	stur	w8, [x29, #-4]
  4209e4:	mov	w8, #0x1                   	// #1
  4209e8:	stur	w8, [x29, #-116]
  4209ec:	sub	x0, x29, #0x50
  4209f0:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4209f4:	ldur	w0, [x29, #-4]
  4209f8:	add	sp, sp, #0x220
  4209fc:	ldr	x28, [sp, #16]
  420a00:	ldp	x29, x30, [sp], #32
  420a04:	ret
  420a08:	sub	sp, sp, #0x30
  420a0c:	stp	x29, x30, [sp, #32]
  420a10:	add	x29, sp, #0x20
  420a14:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  420a18:	add	x8, x8, #0xe41
  420a1c:	add	x2, x8, #0x3
  420a20:	stur	w0, [x29, #-8]
  420a24:	str	x1, [sp, #16]
  420a28:	str	x2, [sp, #8]
  420a2c:	ldr	x8, [sp, #16]
  420a30:	cmp	x8, #0x0
  420a34:	cset	w9, ne  // ne = any
  420a38:	mov	w10, #0x1                   	// #1
  420a3c:	eor	w9, w9, #0x1
  420a40:	eor	w9, w9, w10
  420a44:	eor	w9, w9, w10
  420a48:	and	w9, w9, #0x1
  420a4c:	mov	w0, w9
  420a50:	sxtw	x8, w0
  420a54:	cbz	x8, 420a7c <safe_atollu@plt+0x1934c>
  420a58:	mov	w8, wzr
  420a5c:	mov	w0, w8
  420a60:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  420a64:	add	x1, x1, #0xaf1
  420a68:	ldr	x2, [sp, #8]
  420a6c:	mov	w3, #0x10d                 	// #269
  420a70:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  420a74:	add	x4, x4, #0x15c
  420a78:	bl	406540 <log_assert_failed_realm@plt>
  420a7c:	ldr	x0, [sp, #16]
  420a80:	bl	4070f0 <sd_bus_error_is_set@plt>
  420a84:	cbnz	w0, 420a94 <safe_atollu@plt+0x19364>
  420a88:	ldur	w8, [x29, #-8]
  420a8c:	stur	w8, [x29, #-4]
  420a90:	b	420b80 <safe_atollu@plt+0x19450>
  420a94:	ldr	x0, [sp, #16]
  420a98:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  420a9c:	add	x1, x1, #0x948
  420aa0:	bl	406a10 <sd_bus_error_has_name@plt>
  420aa4:	cbnz	w0, 420ae4 <safe_atollu@plt+0x193b4>
  420aa8:	ldr	x0, [sp, #16]
  420aac:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420ab0:	add	x1, x1, #0x19e
  420ab4:	bl	406a10 <sd_bus_error_has_name@plt>
  420ab8:	cbnz	w0, 420ae4 <safe_atollu@plt+0x193b4>
  420abc:	ldr	x0, [sp, #16]
  420ac0:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420ac4:	add	x1, x1, #0x1c8
  420ac8:	bl	406a10 <sd_bus_error_has_name@plt>
  420acc:	cbnz	w0, 420ae4 <safe_atollu@plt+0x193b4>
  420ad0:	ldr	x0, [sp, #16]
  420ad4:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420ad8:	add	x1, x1, #0x1ed
  420adc:	bl	406a10 <sd_bus_error_has_name@plt>
  420ae0:	cbz	w0, 420af0 <safe_atollu@plt+0x193c0>
  420ae4:	mov	w8, #0x4                   	// #4
  420ae8:	stur	w8, [x29, #-4]
  420aec:	b	420b80 <safe_atollu@plt+0x19450>
  420af0:	ldr	x0, [sp, #16]
  420af4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  420af8:	add	x1, x1, #0xfbf
  420afc:	bl	406a10 <sd_bus_error_has_name@plt>
  420b00:	cbz	w0, 420b10 <safe_atollu@plt+0x193e0>
  420b04:	mov	w8, #0x5                   	// #5
  420b08:	stur	w8, [x29, #-4]
  420b0c:	b	420b80 <safe_atollu@plt+0x19450>
  420b10:	ldr	x0, [sp, #16]
  420b14:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420b18:	add	x1, x1, #0x7
  420b1c:	bl	406a10 <sd_bus_error_has_name@plt>
  420b20:	cbnz	w0, 420b38 <safe_atollu@plt+0x19408>
  420b24:	ldr	x0, [sp, #16]
  420b28:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420b2c:	add	x1, x1, #0x21f
  420b30:	bl	406a10 <sd_bus_error_has_name@plt>
  420b34:	cbz	w0, 420b44 <safe_atollu@plt+0x19414>
  420b38:	mov	w8, #0x3                   	// #3
  420b3c:	stur	w8, [x29, #-4]
  420b40:	b	420b80 <safe_atollu@plt+0x19450>
  420b44:	ldr	x0, [sp, #16]
  420b48:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420b4c:	add	x1, x1, #0x247
  420b50:	bl	406a10 <sd_bus_error_has_name@plt>
  420b54:	cbz	w0, 420b64 <safe_atollu@plt+0x19434>
  420b58:	mov	w8, #0x6                   	// #6
  420b5c:	stur	w8, [x29, #-4]
  420b60:	b	420b80 <safe_atollu@plt+0x19450>
  420b64:	ldur	w8, [x29, #-8]
  420b68:	cbz	w8, 420b78 <safe_atollu@plt+0x19448>
  420b6c:	ldur	w8, [x29, #-8]
  420b70:	stur	w8, [x29, #-4]
  420b74:	b	420b80 <safe_atollu@plt+0x19450>
  420b78:	mov	w8, #0x1                   	// #1
  420b7c:	stur	w8, [x29, #-4]
  420b80:	ldur	w0, [x29, #-4]
  420b84:	ldp	x29, x30, [sp, #32]
  420b88:	add	sp, sp, #0x30
  420b8c:	ret
  420b90:	sub	sp, sp, #0x30
  420b94:	stp	x29, x30, [sp, #32]
  420b98:	add	x29, sp, #0x20
  420b9c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  420ba0:	add	x8, x8, #0x358
  420ba4:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  420ba8:	add	x9, x9, #0xe41
  420bac:	add	x9, x9, #0x3
  420bb0:	stur	x0, [x29, #-8]
  420bb4:	str	xzr, [sp, #16]
  420bb8:	str	x8, [sp, #8]
  420bbc:	str	x9, [sp]
  420bc0:	ldur	x8, [x29, #-8]
  420bc4:	cmp	x8, #0x0
  420bc8:	cset	w9, ne  // ne = any
  420bcc:	mov	w10, #0x1                   	// #1
  420bd0:	eor	w9, w9, #0x1
  420bd4:	eor	w9, w9, w10
  420bd8:	eor	w9, w9, w10
  420bdc:	and	w9, w9, #0x1
  420be0:	mov	w0, w9
  420be4:	sxtw	x8, w0
  420be8:	cbz	x8, 420c10 <safe_atollu@plt+0x194e0>
  420bec:	mov	w8, wzr
  420bf0:	mov	w0, w8
  420bf4:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420bf8:	add	x1, x1, #0x26b
  420bfc:	ldr	x2, [sp]
  420c00:	mov	w3, #0xbd6                 	// #3030
  420c04:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  420c08:	add	x4, x4, #0x276
  420c0c:	bl	406540 <log_assert_failed_realm@plt>
  420c10:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  420c14:	add	x8, x8, #0x33c
  420c18:	ldr	w9, [x8]
  420c1c:	cbz	w9, 420c48 <safe_atollu@plt+0x19518>
  420c20:	ldur	x8, [x29, #-8]
  420c24:	ldr	x9, [sp, #16]
  420c28:	add	x10, x9, #0x1
  420c2c:	str	x10, [sp, #16]
  420c30:	mov	x10, #0x8                   	// #8
  420c34:	mul	x9, x10, x9
  420c38:	add	x8, x8, x9
  420c3c:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  420c40:	add	x9, x9, #0x2a2
  420c44:	str	x9, [x8]
  420c48:	ldr	x8, [sp, #8]
  420c4c:	ldr	w9, [x8]
  420c50:	cmp	w9, #0x1
  420c54:	b.ne	420cac <safe_atollu@plt+0x1957c>  // b.any
  420c58:	ldur	x8, [x29, #-8]
  420c5c:	ldr	x9, [sp, #16]
  420c60:	add	x10, x9, #0x1
  420c64:	str	x10, [sp, #16]
  420c68:	mov	x10, #0x8                   	// #8
  420c6c:	mul	x9, x10, x9
  420c70:	add	x8, x8, x9
  420c74:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  420c78:	add	x9, x9, #0x2a9
  420c7c:	str	x9, [x8]
  420c80:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  420c84:	add	x8, x8, #0x360
  420c88:	ldr	x8, [x8]
  420c8c:	ldur	x9, [x29, #-8]
  420c90:	ldr	x11, [sp, #16]
  420c94:	add	x12, x11, #0x1
  420c98:	str	x12, [sp, #16]
  420c9c:	mul	x10, x10, x11
  420ca0:	add	x9, x9, x10
  420ca4:	str	x8, [x9]
  420ca8:	b	420d64 <safe_atollu@plt+0x19634>
  420cac:	ldr	x8, [sp, #8]
  420cb0:	ldr	w9, [x8]
  420cb4:	cmp	w9, #0x2
  420cb8:	b.ne	420d10 <safe_atollu@plt+0x195e0>  // b.any
  420cbc:	ldur	x8, [x29, #-8]
  420cc0:	ldr	x9, [sp, #16]
  420cc4:	add	x10, x9, #0x1
  420cc8:	str	x10, [sp, #16]
  420ccc:	mov	x10, #0x8                   	// #8
  420cd0:	mul	x9, x10, x9
  420cd4:	add	x8, x8, x9
  420cd8:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  420cdc:	add	x9, x9, #0x2ac
  420ce0:	str	x9, [x8]
  420ce4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  420ce8:	add	x8, x8, #0x360
  420cec:	ldr	x8, [x8]
  420cf0:	ldur	x9, [x29, #-8]
  420cf4:	ldr	x11, [sp, #16]
  420cf8:	add	x12, x11, #0x1
  420cfc:	str	x12, [sp, #16]
  420d00:	mul	x10, x10, x11
  420d04:	add	x9, x9, x10
  420d08:	str	x8, [x9]
  420d0c:	b	420d64 <safe_atollu@plt+0x19634>
  420d10:	ldr	x8, [sp, #8]
  420d14:	ldr	w9, [x8]
  420d18:	cmp	w9, #0x0
  420d1c:	cset	w9, eq  // eq = none
  420d20:	mov	w10, #0x1                   	// #1
  420d24:	eor	w9, w9, #0x1
  420d28:	eor	w9, w9, w10
  420d2c:	eor	w9, w9, w10
  420d30:	and	w9, w9, #0x1
  420d34:	mov	w0, w9
  420d38:	sxtw	x11, w0
  420d3c:	cbz	x11, 420d64 <safe_atollu@plt+0x19634>
  420d40:	mov	w8, wzr
  420d44:	mov	w0, w8
  420d48:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  420d4c:	add	x1, x1, #0x2af
  420d50:	ldr	x2, [sp]
  420d54:	mov	w3, #0xbe2                 	// #3042
  420d58:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  420d5c:	add	x4, x4, #0x276
  420d60:	bl	406540 <log_assert_failed_realm@plt>
  420d64:	ldur	x8, [x29, #-8]
  420d68:	ldr	x9, [sp, #16]
  420d6c:	mov	x10, #0x8                   	// #8
  420d70:	mul	x9, x10, x9
  420d74:	add	x8, x8, x9
  420d78:	mov	x9, xzr
  420d7c:	str	x9, [x8]
  420d80:	ldur	x0, [x29, #-8]
  420d84:	ldp	x29, x30, [sp, #32]
  420d88:	add	sp, sp, #0x30
  420d8c:	ret
  420d90:	sub	sp, sp, #0x120
  420d94:	stp	x29, x30, [sp, #256]
  420d98:	str	x28, [sp, #272]
  420d9c:	add	x29, sp, #0x100
  420da0:	sub	x8, x29, #0x30
  420da4:	mov	x9, xzr
  420da8:	mov	w10, #0x1                   	// #1
  420dac:	mov	w11, wzr
  420db0:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  420db4:	add	x12, x12, #0xe41
  420db8:	add	x12, x12, #0x3
  420dbc:	adrp	x13, 43b000 <safe_atollu@plt+0x338d0>
  420dc0:	add	x13, x13, #0x2d4
  420dc4:	sub	x2, x29, #0x38
  420dc8:	str	x0, [x8, #32]
  420dcc:	str	x1, [x8, #24]
  420dd0:	stur	xzr, [x29, #-48]
  420dd4:	str	xzr, [x8, #8]
  420dd8:	str	xzr, [x8, #16]
  420ddc:	stur	x9, [x29, #-56]
  420de0:	stur	x9, [x29, #-64]
  420de4:	stur	x9, [x29, #-72]
  420de8:	stur	x9, [x29, #-80]
  420dec:	sturb	w10, [x29, #-81]
  420df0:	ldr	x0, [x8, #24]
  420df4:	mov	w1, w11
  420df8:	str	x8, [sp, #72]
  420dfc:	str	x12, [sp, #64]
  420e00:	str	x13, [sp, #56]
  420e04:	bl	421518 <safe_atollu@plt+0x19de8>
  420e08:	stur	w0, [x29, #-100]
  420e0c:	ldur	w10, [x29, #-100]
  420e10:	cmp	w10, #0x0
  420e14:	cset	w10, ge  // ge = tcont
  420e18:	tbnz	w10, #0, 420ea8 <safe_atollu@plt+0x19778>
  420e1c:	mov	w8, #0x3                   	// #3
  420e20:	stur	w8, [x29, #-104]
  420e24:	ldur	w8, [x29, #-100]
  420e28:	stur	w8, [x29, #-108]
  420e2c:	stur	wzr, [x29, #-112]
  420e30:	ldur	w0, [x29, #-112]
  420e34:	bl	4064d0 <log_get_max_level_realm@plt>
  420e38:	ldur	w8, [x29, #-104]
  420e3c:	and	w8, w8, #0x7
  420e40:	cmp	w0, w8
  420e44:	b.lt	420e78 <safe_atollu@plt+0x19748>  // b.tstop
  420e48:	ldur	w8, [x29, #-112]
  420e4c:	ldur	w9, [x29, #-104]
  420e50:	orr	w0, w9, w8, lsl #10
  420e54:	ldur	w1, [x29, #-108]
  420e58:	ldr	x2, [sp, #64]
  420e5c:	mov	w3, #0xad9                 	// #2777
  420e60:	ldr	x4, [sp, #56]
  420e64:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  420e68:	add	x5, x5, #0x2eb
  420e6c:	bl	4064e0 <log_internal_realm@plt>
  420e70:	str	w0, [sp, #52]
  420e74:	b	420e8c <safe_atollu@plt+0x1975c>
  420e78:	ldur	w0, [x29, #-108]
  420e7c:	bl	4064f0 <abs@plt>
  420e80:	mov	w8, wzr
  420e84:	subs	w8, w8, w0, uxtb
  420e88:	str	w8, [sp, #52]
  420e8c:	ldr	w8, [sp, #52]
  420e90:	stur	w8, [x29, #-116]
  420e94:	ldur	w8, [x29, #-116]
  420e98:	stur	w8, [x29, #-4]
  420e9c:	mov	w8, #0x1                   	// #1
  420ea0:	stur	w8, [x29, #-120]
  420ea4:	b	421238 <safe_atollu@plt+0x19b08>
  420ea8:	ldr	x8, [sp, #72]
  420eac:	ldr	x0, [x8, #32]
  420eb0:	ldr	x1, [x8, #24]
  420eb4:	sub	x2, x29, #0x48
  420eb8:	bl	407100 <unit_load_state@plt>
  420ebc:	stur	w0, [x29, #-100]
  420ec0:	ldur	w9, [x29, #-100]
  420ec4:	cmp	w9, #0x0
  420ec8:	cset	w9, ge  // ge = tcont
  420ecc:	tbnz	w9, #0, 420ee4 <safe_atollu@plt+0x197b4>
  420ed0:	ldur	w8, [x29, #-100]
  420ed4:	stur	w8, [x29, #-4]
  420ed8:	mov	w8, #0x1                   	// #1
  420edc:	stur	w8, [x29, #-120]
  420ee0:	b	421238 <safe_atollu@plt+0x19b08>
  420ee4:	ldur	x0, [x29, #-72]
  420ee8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  420eec:	add	x1, x1, #0xb0d
  420ef0:	bl	4066f0 <strcmp@plt>
  420ef4:	cbnz	w0, 420f08 <safe_atollu@plt+0x197d8>
  420ef8:	stur	wzr, [x29, #-4]
  420efc:	mov	w8, #0x1                   	// #1
  420f00:	stur	w8, [x29, #-120]
  420f04:	b	421238 <safe_atollu@plt+0x19b08>
  420f08:	ldur	x0, [x29, #-56]
  420f0c:	bl	406b80 <unit_dbus_path_from_name@plt>
  420f10:	stur	x0, [x29, #-64]
  420f14:	ldur	x8, [x29, #-64]
  420f18:	cbnz	x8, 420f44 <safe_atollu@plt+0x19814>
  420f1c:	mov	w8, wzr
  420f20:	mov	w0, w8
  420f24:	ldr	x1, [sp, #64]
  420f28:	mov	w2, #0xae4                 	// #2788
  420f2c:	ldr	x3, [sp, #56]
  420f30:	bl	4066b0 <log_oom_internal@plt>
  420f34:	stur	w0, [x29, #-4]
  420f38:	mov	w8, #0x1                   	// #1
  420f3c:	stur	w8, [x29, #-120]
  420f40:	b	421238 <safe_atollu@plt+0x19b08>
  420f44:	ldr	x8, [sp, #72]
  420f48:	ldr	x0, [x8, #32]
  420f4c:	ldur	x2, [x29, #-64]
  420f50:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  420f54:	add	x1, x1, #0x888
  420f58:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  420f5c:	add	x3, x3, #0x96
  420f60:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  420f64:	add	x4, x4, #0x30a
  420f68:	sub	x5, x29, #0x30
  420f6c:	sub	x6, x29, #0x50
  420f70:	bl	406860 <sd_bus_get_property_strv@plt>
  420f74:	stur	w0, [x29, #-100]
  420f78:	ldur	w9, [x29, #-100]
  420f7c:	cmp	w9, #0x0
  420f80:	cset	w9, ge  // ge = tcont
  420f84:	tbnz	w9, #0, 421050 <safe_atollu@plt+0x19920>
  420f88:	mov	w8, #0x3                   	// #3
  420f8c:	stur	w8, [x29, #-124]
  420f90:	ldur	w8, [x29, #-100]
  420f94:	str	w8, [sp, #128]
  420f98:	str	wzr, [sp, #124]
  420f9c:	ldr	w0, [sp, #124]
  420fa0:	bl	4064d0 <log_get_max_level_realm@plt>
  420fa4:	ldur	w8, [x29, #-124]
  420fa8:	and	w8, w8, #0x7
  420fac:	cmp	w0, w8
  420fb0:	b.lt	421020 <safe_atollu@plt+0x198f0>  // b.tstop
  420fb4:	ldr	w8, [sp, #124]
  420fb8:	ldur	w9, [x29, #-124]
  420fbc:	orr	w0, w9, w8, lsl #10
  420fc0:	ldr	w1, [sp, #128]
  420fc4:	ldur	x6, [x29, #-56]
  420fc8:	ldur	w8, [x29, #-100]
  420fcc:	sub	x10, x29, #0x30
  420fd0:	str	w0, [sp, #48]
  420fd4:	mov	x0, x10
  420fd8:	str	w1, [sp, #44]
  420fdc:	mov	w1, w8
  420fe0:	str	x6, [sp, #32]
  420fe4:	bl	406610 <bus_error_message@plt>
  420fe8:	ldr	w8, [sp, #48]
  420fec:	str	x0, [sp, #24]
  420ff0:	mov	w0, w8
  420ff4:	ldr	w1, [sp, #44]
  420ff8:	ldr	x2, [sp, #64]
  420ffc:	mov	w3, #0xaef                 	// #2799
  421000:	ldr	x4, [sp, #56]
  421004:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  421008:	add	x5, x5, #0x316
  42100c:	ldr	x6, [sp, #32]
  421010:	ldr	x7, [sp, #24]
  421014:	bl	4064e0 <log_internal_realm@plt>
  421018:	str	w0, [sp, #20]
  42101c:	b	421034 <safe_atollu@plt+0x19904>
  421020:	ldr	w0, [sp, #128]
  421024:	bl	4064f0 <abs@plt>
  421028:	mov	w8, wzr
  42102c:	subs	w8, w8, w0, uxtb
  421030:	str	w8, [sp, #20]
  421034:	ldr	w8, [sp, #20]
  421038:	str	w8, [sp, #120]
  42103c:	ldr	w8, [sp, #120]
  421040:	stur	w8, [x29, #-4]
  421044:	mov	w8, #0x1                   	// #1
  421048:	stur	w8, [x29, #-120]
  42104c:	b	421238 <safe_atollu@plt+0x19b08>
  421050:	ldur	x8, [x29, #-80]
  421054:	stur	x8, [x29, #-96]
  421058:	ldur	x8, [x29, #-96]
  42105c:	mov	w9, #0x0                   	// #0
  421060:	str	w9, [sp, #16]
  421064:	cbz	x8, 42107c <safe_atollu@plt+0x1994c>
  421068:	ldur	x8, [x29, #-96]
  42106c:	ldr	x8, [x8]
  421070:	cmp	x8, #0x0
  421074:	cset	w9, ne  // ne = any
  421078:	str	w9, [sp, #16]
  42107c:	ldr	w8, [sp, #16]
  421080:	tbnz	w8, #0, 421088 <safe_atollu@plt+0x19958>
  421084:	b	42122c <safe_atollu@plt+0x19afc>
  421088:	ldr	x8, [sp, #72]
  42108c:	ldr	x0, [x8, #32]
  421090:	ldur	x9, [x29, #-96]
  421094:	ldr	x1, [x9]
  421098:	sub	x2, x29, #0x58
  42109c:	bl	42155c <safe_atollu@plt+0x19e2c>
  4210a0:	stur	w0, [x29, #-100]
  4210a4:	ldur	w10, [x29, #-100]
  4210a8:	cmp	w10, #0x0
  4210ac:	cset	w10, ge  // ge = tcont
  4210b0:	tbnz	w10, #0, 4210c8 <safe_atollu@plt+0x19998>
  4210b4:	ldur	w8, [x29, #-100]
  4210b8:	stur	w8, [x29, #-4]
  4210bc:	mov	w8, #0x1                   	// #1
  4210c0:	stur	w8, [x29, #-120]
  4210c4:	b	421238 <safe_atollu@plt+0x19b08>
  4210c8:	mov	w8, #0x0                   	// #0
  4210cc:	strb	w8, [sp, #119]
  4210d0:	ldur	w8, [x29, #-88]
  4210d4:	subs	w8, w8, #0x0
  4210d8:	mov	w9, #0x1                   	// #1
  4210dc:	cmp	w8, #0x1
  4210e0:	cset	w8, ls  // ls = plast
  4210e4:	eor	w8, w8, w9
  4210e8:	tbnz	w8, #0, 4210fc <safe_atollu@plt+0x199cc>
  4210ec:	b	4210f0 <safe_atollu@plt+0x199c0>
  4210f0:	mov	w8, #0x1                   	// #1
  4210f4:	strb	w8, [sp, #119]
  4210f8:	b	4210fc <safe_atollu@plt+0x199cc>
  4210fc:	ldrb	w8, [sp, #119]
  421100:	and	w8, w8, #0x1
  421104:	strb	w8, [sp, #118]
  421108:	ldrb	w8, [sp, #118]
  42110c:	tbnz	w8, #0, 421114 <safe_atollu@plt+0x199e4>
  421110:	b	42121c <safe_atollu@plt+0x19aec>
  421114:	ldurb	w8, [x29, #-81]
  421118:	tbnz	w8, #0, 421120 <safe_atollu@plt+0x199f0>
  42111c:	b	4211a0 <safe_atollu@plt+0x19a70>
  421120:	mov	w8, #0x4                   	// #4
  421124:	str	w8, [sp, #112]
  421128:	str	wzr, [sp, #108]
  42112c:	str	wzr, [sp, #104]
  421130:	ldr	w0, [sp, #104]
  421134:	bl	4064d0 <log_get_max_level_realm@plt>
  421138:	ldr	w8, [sp, #112]
  42113c:	and	w8, w8, #0x7
  421140:	cmp	w0, w8
  421144:	b.lt	42117c <safe_atollu@plt+0x19a4c>  // b.tstop
  421148:	ldr	w8, [sp, #104]
  42114c:	ldr	w9, [sp, #112]
  421150:	orr	w0, w9, w8, lsl #10
  421154:	ldr	w1, [sp, #108]
  421158:	ldur	x6, [x29, #-56]
  42115c:	ldr	x2, [sp, #64]
  421160:	mov	w3, #0xafa                 	// #2810
  421164:	ldr	x4, [sp, #56]
  421168:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  42116c:	add	x5, x5, #0x341
  421170:	bl	4064e0 <log_internal_realm@plt>
  421174:	str	w0, [sp, #12]
  421178:	b	421190 <safe_atollu@plt+0x19a60>
  42117c:	ldr	w0, [sp, #108]
  421180:	bl	4064f0 <abs@plt>
  421184:	mov	w8, wzr
  421188:	subs	w8, w8, w0, uxtb
  42118c:	str	w8, [sp, #12]
  421190:	ldr	w8, [sp, #12]
  421194:	str	w8, [sp, #100]
  421198:	mov	w8, #0x0                   	// #0
  42119c:	sturb	w8, [x29, #-81]
  4211a0:	mov	w8, #0x4                   	// #4
  4211a4:	str	w8, [sp, #96]
  4211a8:	str	wzr, [sp, #92]
  4211ac:	str	wzr, [sp, #88]
  4211b0:	ldr	w0, [sp, #88]
  4211b4:	bl	4064d0 <log_get_max_level_realm@plt>
  4211b8:	ldr	w8, [sp, #96]
  4211bc:	and	w8, w8, #0x7
  4211c0:	cmp	w0, w8
  4211c4:	b.lt	421200 <safe_atollu@plt+0x19ad0>  // b.tstop
  4211c8:	ldr	w8, [sp, #88]
  4211cc:	ldr	w9, [sp, #96]
  4211d0:	orr	w0, w9, w8, lsl #10
  4211d4:	ldr	w1, [sp, #92]
  4211d8:	ldur	x10, [x29, #-96]
  4211dc:	ldr	x6, [x10]
  4211e0:	ldr	x2, [sp, #64]
  4211e4:	mov	w3, #0xafe                 	// #2814
  4211e8:	ldr	x4, [sp, #56]
  4211ec:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4211f0:	add	x5, x5, #0x379
  4211f4:	bl	4064e0 <log_internal_realm@plt>
  4211f8:	str	w0, [sp, #8]
  4211fc:	b	421214 <safe_atollu@plt+0x19ae4>
  421200:	ldr	w0, [sp, #92]
  421204:	bl	4064f0 <abs@plt>
  421208:	mov	w8, wzr
  42120c:	subs	w8, w8, w0, uxtb
  421210:	str	w8, [sp, #8]
  421214:	ldr	w8, [sp, #8]
  421218:	str	w8, [sp, #84]
  42121c:	ldur	x8, [x29, #-96]
  421220:	add	x8, x8, #0x8
  421224:	stur	x8, [x29, #-96]
  421228:	b	421058 <safe_atollu@plt+0x19928>
  42122c:	stur	wzr, [x29, #-4]
  421230:	mov	w8, #0x1                   	// #1
  421234:	stur	w8, [x29, #-120]
  421238:	sub	x0, x29, #0x50
  42123c:	bl	407dd8 <safe_atollu@plt+0x6a8>
  421240:	sub	x0, x29, #0x48
  421244:	bl	407e0c <safe_atollu@plt+0x6dc>
  421248:	sub	x0, x29, #0x40
  42124c:	bl	407e0c <safe_atollu@plt+0x6dc>
  421250:	sub	x0, x29, #0x38
  421254:	bl	407e0c <safe_atollu@plt+0x6dc>
  421258:	sub	x0, x29, #0x30
  42125c:	bl	406620 <sd_bus_error_free@plt>
  421260:	ldur	w0, [x29, #-4]
  421264:	ldr	x28, [sp, #272]
  421268:	ldp	x29, x30, [sp, #256]
  42126c:	add	sp, sp, #0x120
  421270:	ret
  421274:	sub	sp, sp, #0x50
  421278:	stp	x29, x30, [sp, #64]
  42127c:	add	x29, sp, #0x40
  421280:	mov	x8, xzr
  421284:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  421288:	add	x9, x9, #0x888
  42128c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  421290:	add	x2, x2, #0x8a1
  421294:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  421298:	add	x3, x3, #0x8bb
  42129c:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  4212a0:	add	x4, x4, #0x78
  4212a4:	mov	x5, x8
  4212a8:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  4212ac:	add	x7, x7, #0xa48
  4212b0:	add	x6, sp, #0x20
  4212b4:	stur	x0, [x29, #-16]
  4212b8:	stur	x1, [x29, #-24]
  4212bc:	str	x8, [sp, #32]
  4212c0:	ldur	x0, [x29, #-16]
  4212c4:	ldur	x8, [x29, #-24]
  4212c8:	mov	x1, x9
  4212cc:	mov	x9, sp
  4212d0:	str	x8, [x9]
  4212d4:	bl	406600 <sd_bus_call_method@plt>
  4212d8:	str	w0, [sp, #16]
  4212dc:	ldr	w10, [sp, #16]
  4212e0:	cmp	w10, #0x0
  4212e4:	cset	w10, ge  // ge = tcont
  4212e8:	tbnz	w10, #0, 421300 <safe_atollu@plt+0x19bd0>
  4212ec:	ldr	w8, [sp, #16]
  4212f0:	stur	w8, [x29, #-4]
  4212f4:	mov	w8, #0x1                   	// #1
  4212f8:	str	w8, [sp, #12]
  4212fc:	b	4213a8 <safe_atollu@plt+0x19c78>
  421300:	ldr	x0, [sp, #32]
  421304:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  421308:	add	x1, x1, #0xf59
  42130c:	add	x2, sp, #0x18
  421310:	bl	406a40 <sd_bus_message_read@plt>
  421314:	str	w0, [sp, #16]
  421318:	ldr	w8, [sp, #16]
  42131c:	cmp	w8, #0x0
  421320:	cset	w8, ge  // ge = tcont
  421324:	tbnz	w8, #0, 42133c <safe_atollu@plt+0x19c0c>
  421328:	ldr	w8, [sp, #16]
  42132c:	stur	w8, [x29, #-4]
  421330:	mov	w8, #0x1                   	// #1
  421334:	str	w8, [sp, #12]
  421338:	b	4213a8 <safe_atollu@plt+0x19c78>
  42133c:	ldur	x0, [x29, #-16]
  421340:	ldr	x2, [sp, #24]
  421344:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  421348:	add	x1, x1, #0x888
  42134c:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  421350:	add	x3, x3, #0x96
  421354:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  421358:	add	x4, x4, #0x80
  42135c:	mov	x8, xzr
  421360:	mov	x5, x8
  421364:	mov	w6, #0x62                  	// #98
  421368:	add	x7, sp, #0x14
  42136c:	bl	406c00 <sd_bus_get_property_trivial@plt>
  421370:	str	w0, [sp, #16]
  421374:	ldr	w9, [sp, #16]
  421378:	cmp	w9, #0x0
  42137c:	cset	w9, ge  // ge = tcont
  421380:	tbnz	w9, #0, 421398 <safe_atollu@plt+0x19c68>
  421384:	ldr	w8, [sp, #16]
  421388:	stur	w8, [x29, #-4]
  42138c:	mov	w8, #0x1                   	// #1
  421390:	str	w8, [sp, #12]
  421394:	b	4213a8 <safe_atollu@plt+0x19c78>
  421398:	ldr	w8, [sp, #20]
  42139c:	stur	w8, [x29, #-4]
  4213a0:	mov	w8, #0x1                   	// #1
  4213a4:	str	w8, [sp, #12]
  4213a8:	add	x0, sp, #0x20
  4213ac:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4213b0:	ldur	w0, [x29, #-4]
  4213b4:	ldp	x29, x30, [sp, #64]
  4213b8:	add	sp, sp, #0x50
  4213bc:	ret
  4213c0:	sub	sp, sp, #0x60
  4213c4:	stp	x29, x30, [sp, #80]
  4213c8:	add	x29, sp, #0x50
  4213cc:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  4213d0:	add	x8, x8, #0xe41
  4213d4:	add	x8, x8, #0x3
  4213d8:	stur	x0, [x29, #-8]
  4213dc:	stur	x8, [x29, #-32]
  4213e0:	ldur	x8, [x29, #-8]
  4213e4:	cmp	x8, #0x0
  4213e8:	cset	w9, ne  // ne = any
  4213ec:	mov	w10, #0x1                   	// #1
  4213f0:	eor	w9, w9, #0x1
  4213f4:	eor	w9, w9, w10
  4213f8:	eor	w9, w9, w10
  4213fc:	and	w9, w9, #0x1
  421400:	mov	w0, w9
  421404:	sxtw	x8, w0
  421408:	cbz	x8, 421430 <safe_atollu@plt+0x19d00>
  42140c:	mov	w8, wzr
  421410:	mov	w0, w8
  421414:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  421418:	add	x1, x1, #0xe3e
  42141c:	ldur	x2, [x29, #-32]
  421420:	mov	w3, #0x9b9                 	// #2489
  421424:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  421428:	add	x4, x4, #0x91
  42142c:	bl	406540 <log_assert_failed_realm@plt>
  421430:	mov	w8, #0x4                   	// #4
  421434:	stur	w8, [x29, #-12]
  421438:	stur	wzr, [x29, #-16]
  42143c:	stur	wzr, [x29, #-20]
  421440:	ldur	w0, [x29, #-20]
  421444:	bl	4064d0 <log_get_max_level_realm@plt>
  421448:	ldur	w8, [x29, #-12]
  42144c:	and	w8, w8, #0x7
  421450:	cmp	w0, w8
  421454:	b.lt	4214f0 <safe_atollu@plt+0x19dc0>  // b.tstop
  421458:	ldur	w8, [x29, #-20]
  42145c:	ldur	w9, [x29, #-12]
  421460:	orr	w0, w9, w8, lsl #10
  421464:	ldur	w1, [x29, #-16]
  421468:	stur	w0, [x29, #-36]
  42146c:	str	w1, [sp, #40]
  421470:	bl	41ac6c <safe_atollu@plt+0x1353c>
  421474:	str	x0, [sp, #32]
  421478:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  42147c:	ldur	x10, [x29, #-8]
  421480:	adrp	x11, 450000 <string_hash_ops@@SD_SHARED+0x20>
  421484:	add	x11, x11, #0x33c
  421488:	ldr	w8, [x11]
  42148c:	adrp	x11, 43b000 <safe_atollu@plt+0x338d0>
  421490:	add	x11, x11, #0x6c
  421494:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  421498:	add	x12, x12, #0xe40
  42149c:	cmp	w8, #0x0
  4214a0:	csel	x11, x12, x11, eq  // eq = none
  4214a4:	ldur	w8, [x29, #-36]
  4214a8:	str	x0, [sp, #24]
  4214ac:	mov	w0, w8
  4214b0:	ldr	w1, [sp, #40]
  4214b4:	ldur	x2, [x29, #-32]
  4214b8:	mov	w3, #0x9bf                 	// #2495
  4214bc:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  4214c0:	add	x4, x4, #0xbb
  4214c4:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4214c8:	add	x5, x5, #0xd2
  4214cc:	ldr	x6, [sp, #32]
  4214d0:	ldr	x7, [sp, #24]
  4214d4:	mov	x12, sp
  4214d8:	str	x10, [x12]
  4214dc:	mov	x10, sp
  4214e0:	str	x11, [x10, #8]
  4214e4:	bl	4064e0 <log_internal_realm@plt>
  4214e8:	str	w0, [sp, #20]
  4214ec:	b	421504 <safe_atollu@plt+0x19dd4>
  4214f0:	ldur	w0, [x29, #-16]
  4214f4:	bl	4064f0 <abs@plt>
  4214f8:	mov	w8, wzr
  4214fc:	subs	w8, w8, w0, uxtb
  421500:	str	w8, [sp, #20]
  421504:	ldr	w8, [sp, #20]
  421508:	stur	w8, [x29, #-24]
  42150c:	ldp	x29, x30, [sp, #80]
  421510:	add	sp, sp, #0x60
  421514:	ret
  421518:	sub	sp, sp, #0x30
  42151c:	stp	x29, x30, [sp, #32]
  421520:	add	x29, sp, #0x20
  421524:	mov	x8, xzr
  421528:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  42152c:	add	x3, x3, #0x23
  421530:	stur	x0, [x29, #-8]
  421534:	stur	w1, [x29, #-12]
  421538:	str	x2, [sp, #8]
  42153c:	ldur	x0, [x29, #-8]
  421540:	ldur	w2, [x29, #-12]
  421544:	ldr	x4, [sp, #8]
  421548:	mov	x1, x8
  42154c:	bl	406dd0 <unit_name_mangle_with_suffix@plt>
  421550:	ldp	x29, x30, [sp, #32]
  421554:	add	sp, sp, #0x30
  421558:	ret
  42155c:	sub	sp, sp, #0xb0
  421560:	stp	x29, x30, [sp, #160]
  421564:	add	x29, sp, #0xa0
  421568:	mov	x8, xzr
  42156c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  421570:	add	x9, x9, #0xe41
  421574:	add	x9, x9, #0x3
  421578:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  42157c:	add	x10, x10, #0x3cd
  421580:	stur	x0, [x29, #-16]
  421584:	stur	x1, [x29, #-24]
  421588:	stur	x2, [x29, #-32]
  42158c:	stur	xzr, [x29, #-56]
  421590:	stur	xzr, [x29, #-48]
  421594:	stur	xzr, [x29, #-40]
  421598:	stur	x8, [x29, #-64]
  42159c:	stur	x8, [x29, #-72]
  4215a0:	str	x9, [sp, #32]
  4215a4:	str	x10, [sp, #24]
  4215a8:	ldur	x8, [x29, #-24]
  4215ac:	cmp	x8, #0x0
  4215b0:	cset	w9, ne  // ne = any
  4215b4:	mov	w10, #0x1                   	// #1
  4215b8:	eor	w9, w9, #0x1
  4215bc:	eor	w9, w9, w10
  4215c0:	eor	w9, w9, w10
  4215c4:	and	w9, w9, #0x1
  4215c8:	mov	w0, w9
  4215cc:	sxtw	x8, w0
  4215d0:	cbz	x8, 4215f8 <safe_atollu@plt+0x19ec8>
  4215d4:	mov	w8, wzr
  4215d8:	mov	w0, w8
  4215dc:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4215e0:	add	x1, x1, #0xe3e
  4215e4:	ldr	x2, [sp, #32]
  4215e8:	mov	w3, #0xa9b                 	// #2715
  4215ec:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  4215f0:	add	x4, x4, #0x37e
  4215f4:	bl	406540 <log_assert_failed_realm@plt>
  4215f8:	ldur	x8, [x29, #-32]
  4215fc:	cmp	x8, #0x0
  421600:	cset	w9, ne  // ne = any
  421604:	mov	w10, #0x1                   	// #1
  421608:	eor	w9, w9, #0x1
  42160c:	eor	w9, w9, w10
  421610:	eor	w9, w9, w10
  421614:	and	w9, w9, #0x1
  421618:	mov	w0, w9
  42161c:	sxtw	x8, w0
  421620:	cbz	x8, 421648 <safe_atollu@plt+0x19f18>
  421624:	mov	w8, wzr
  421628:	mov	w0, w8
  42162c:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  421630:	add	x1, x1, #0x3c0
  421634:	ldr	x2, [sp, #32]
  421638:	mov	w3, #0xa9c                 	// #2716
  42163c:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  421640:	add	x4, x4, #0x37e
  421644:	bl	406540 <log_assert_failed_realm@plt>
  421648:	ldur	x0, [x29, #-24]
  42164c:	bl	406b80 <unit_dbus_path_from_name@plt>
  421650:	stur	x0, [x29, #-72]
  421654:	ldur	x8, [x29, #-72]
  421658:	cbnz	x8, 421684 <safe_atollu@plt+0x19f54>
  42165c:	mov	w8, wzr
  421660:	mov	w0, w8
  421664:	ldr	x1, [sp, #32]
  421668:	mov	w2, #0xaa0                 	// #2720
  42166c:	ldr	x3, [sp, #24]
  421670:	bl	4066b0 <log_oom_internal@plt>
  421674:	stur	w0, [x29, #-4]
  421678:	mov	w8, #0x1                   	// #1
  42167c:	str	w8, [sp, #76]
  421680:	b	42184c <safe_atollu@plt+0x1a11c>
  421684:	ldur	x0, [x29, #-16]
  421688:	ldur	x2, [x29, #-72]
  42168c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  421690:	add	x1, x1, #0x888
  421694:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  421698:	add	x3, x3, #0x96
  42169c:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  4216a0:	add	x4, x4, #0x3e0
  4216a4:	sub	x5, x29, #0x38
  4216a8:	sub	x6, x29, #0x40
  4216ac:	bl	406be0 <sd_bus_get_property_string@plt>
  4216b0:	str	w0, [sp, #80]
  4216b4:	ldr	w8, [sp, #80]
  4216b8:	cmp	w8, #0x0
  4216bc:	cset	w8, ge  // ge = tcont
  4216c0:	tbnz	w8, #0, 421780 <safe_atollu@plt+0x1a050>
  4216c4:	mov	w8, #0x3                   	// #3
  4216c8:	str	w8, [sp, #72]
  4216cc:	ldr	w8, [sp, #80]
  4216d0:	str	w8, [sp, #68]
  4216d4:	str	wzr, [sp, #64]
  4216d8:	ldr	w0, [sp, #64]
  4216dc:	bl	4064d0 <log_get_max_level_realm@plt>
  4216e0:	ldr	w8, [sp, #72]
  4216e4:	and	w8, w8, #0x7
  4216e8:	cmp	w0, w8
  4216ec:	b.lt	421750 <safe_atollu@plt+0x1a020>  // b.tstop
  4216f0:	ldr	w8, [sp, #64]
  4216f4:	ldr	w9, [sp, #72]
  4216f8:	orr	w0, w9, w8, lsl #10
  4216fc:	ldr	w1, [sp, #68]
  421700:	ldr	w8, [sp, #80]
  421704:	sub	x10, x29, #0x38
  421708:	str	w0, [sp, #20]
  42170c:	mov	x0, x10
  421710:	str	w1, [sp, #16]
  421714:	mov	w1, w8
  421718:	bl	406610 <bus_error_message@plt>
  42171c:	ldr	w8, [sp, #20]
  421720:	str	x0, [sp, #8]
  421724:	mov	w0, w8
  421728:	ldr	w1, [sp, #16]
  42172c:	ldr	x2, [sp, #32]
  421730:	mov	w3, #0xaab                 	// #2731
  421734:	ldr	x4, [sp, #24]
  421738:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  42173c:	add	x5, x5, #0x3ec
  421740:	ldr	x6, [sp, #8]
  421744:	bl	4064e0 <log_internal_realm@plt>
  421748:	str	w0, [sp, #4]
  42174c:	b	421764 <safe_atollu@plt+0x1a034>
  421750:	ldr	w0, [sp, #68]
  421754:	bl	4064f0 <abs@plt>
  421758:	mov	w8, wzr
  42175c:	subs	w8, w8, w0, uxtb
  421760:	str	w8, [sp, #4]
  421764:	ldr	w8, [sp, #4]
  421768:	str	w8, [sp, #60]
  42176c:	ldr	w8, [sp, #60]
  421770:	stur	w8, [x29, #-4]
  421774:	mov	w8, #0x1                   	// #1
  421778:	str	w8, [sp, #76]
  42177c:	b	42184c <safe_atollu@plt+0x1a11c>
  421780:	ldur	x0, [x29, #-64]
  421784:	bl	407110 <unit_active_state_from_string@plt>
  421788:	stur	w0, [x29, #-76]
  42178c:	ldur	w8, [x29, #-76]
  421790:	cmp	w8, #0x0
  421794:	cset	w8, ge  // ge = tcont
  421798:	tbnz	w8, #0, 421834 <safe_atollu@plt+0x1a104>
  42179c:	mov	w8, #0x3                   	// #3
  4217a0:	str	w8, [sp, #56]
  4217a4:	mov	w8, #0x16                  	// #22
  4217a8:	movk	w8, #0x4000, lsl #16
  4217ac:	str	w8, [sp, #52]
  4217b0:	str	wzr, [sp, #48]
  4217b4:	ldr	w0, [sp, #48]
  4217b8:	bl	4064d0 <log_get_max_level_realm@plt>
  4217bc:	ldr	w8, [sp, #56]
  4217c0:	and	w8, w8, #0x7
  4217c4:	cmp	w0, w8
  4217c8:	b.lt	421804 <safe_atollu@plt+0x1a0d4>  // b.tstop
  4217cc:	ldr	w8, [sp, #48]
  4217d0:	ldr	w9, [sp, #56]
  4217d4:	orr	w0, w9, w8, lsl #10
  4217d8:	ldr	w1, [sp, #52]
  4217dc:	ldur	x6, [x29, #-64]
  4217e0:	ldur	x7, [x29, #-24]
  4217e4:	ldr	x2, [sp, #32]
  4217e8:	mov	w3, #0xaaf                 	// #2735
  4217ec:	ldr	x4, [sp, #24]
  4217f0:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4217f4:	add	x5, x5, #0x40e
  4217f8:	bl	4064e0 <log_internal_realm@plt>
  4217fc:	str	w0, [sp]
  421800:	b	421818 <safe_atollu@plt+0x1a0e8>
  421804:	ldr	w0, [sp, #52]
  421808:	bl	4064f0 <abs@plt>
  42180c:	mov	w8, wzr
  421810:	subs	w8, w8, w0, uxtb
  421814:	str	w8, [sp]
  421818:	ldr	w8, [sp]
  42181c:	str	w8, [sp, #44]
  421820:	ldr	w8, [sp, #44]
  421824:	stur	w8, [x29, #-4]
  421828:	mov	w8, #0x1                   	// #1
  42182c:	str	w8, [sp, #76]
  421830:	b	42184c <safe_atollu@plt+0x1a11c>
  421834:	ldur	w8, [x29, #-76]
  421838:	ldur	x9, [x29, #-32]
  42183c:	str	w8, [x9]
  421840:	stur	wzr, [x29, #-4]
  421844:	mov	w8, #0x1                   	// #1
  421848:	str	w8, [sp, #76]
  42184c:	sub	x0, x29, #0x48
  421850:	bl	407e0c <safe_atollu@plt+0x6dc>
  421854:	sub	x0, x29, #0x40
  421858:	bl	407e0c <safe_atollu@plt+0x6dc>
  42185c:	sub	x0, x29, #0x38
  421860:	bl	406620 <sd_bus_error_free@plt>
  421864:	ldur	w0, [x29, #-4]
  421868:	ldp	x29, x30, [sp, #160]
  42186c:	add	sp, sp, #0xb0
  421870:	ret
  421874:	sub	sp, sp, #0x90
  421878:	stp	x29, x30, [sp, #128]
  42187c:	add	x29, sp, #0x80
  421880:	mov	x8, xzr
  421884:	mov	w9, #0x0                   	// #0
  421888:	mov	w10, #0x1                   	// #1
  42188c:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  421890:	add	x11, x11, #0xe41
  421894:	add	x11, x11, #0x3
  421898:	sub	x12, x29, #0x38
  42189c:	stur	w0, [x29, #-8]
  4218a0:	stur	x1, [x29, #-16]
  4218a4:	stur	w2, [x29, #-20]
  4218a8:	stur	x3, [x29, #-32]
  4218ac:	stur	x8, [x29, #-40]
  4218b0:	strb	w9, [sp, #55]
  4218b4:	mov	w0, w10
  4218b8:	mov	x1, x12
  4218bc:	str	x11, [sp, #24]
  4218c0:	bl	40c730 <safe_atollu@plt+0x5000>
  4218c4:	str	w0, [sp, #60]
  4218c8:	ldr	w9, [sp, #60]
  4218cc:	cmp	w9, #0x0
  4218d0:	cset	w9, ge  // ge = tcont
  4218d4:	tbnz	w9, #0, 4218ec <safe_atollu@plt+0x1a1bc>
  4218d8:	ldr	w8, [sp, #60]
  4218dc:	stur	w8, [x29, #-4]
  4218e0:	mov	w8, #0x1                   	// #1
  4218e4:	str	w8, [sp, #48]
  4218e8:	b	421ac0 <safe_atollu@plt+0x1a390>
  4218ec:	ldur	x0, [x29, #-56]
  4218f0:	ldur	x1, [x29, #-32]
  4218f4:	mov	x8, xzr
  4218f8:	mov	x2, x8
  4218fc:	sub	x3, x29, #0x28
  421900:	mov	x4, x8
  421904:	bl	41b800 <safe_atollu@plt+0x140d0>
  421908:	str	w0, [sp, #60]
  42190c:	ldr	w9, [sp, #60]
  421910:	cmp	w9, #0x0
  421914:	cset	w9, ge  // ge = tcont
  421918:	tbnz	w9, #0, 4219ac <safe_atollu@plt+0x1a27c>
  42191c:	mov	w8, #0x3                   	// #3
  421920:	str	w8, [sp, #44]
  421924:	ldr	w8, [sp, #60]
  421928:	str	w8, [sp, #40]
  42192c:	str	wzr, [sp, #36]
  421930:	ldr	w0, [sp, #36]
  421934:	bl	4064d0 <log_get_max_level_realm@plt>
  421938:	ldr	w8, [sp, #44]
  42193c:	and	w8, w8, #0x7
  421940:	cmp	w0, w8
  421944:	b.lt	42197c <safe_atollu@plt+0x1a24c>  // b.tstop
  421948:	ldr	w8, [sp, #36]
  42194c:	ldr	w9, [sp, #44]
  421950:	orr	w0, w9, w8, lsl #10
  421954:	ldr	w1, [sp, #40]
  421958:	ldr	x2, [sp, #24]
  42195c:	mov	w3, #0xe99                 	// #3737
  421960:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  421964:	add	x4, x4, #0x55d
  421968:	adrp	x5, 43a000 <safe_atollu@plt+0x328d0>
  42196c:	add	x5, x5, #0xac8
  421970:	bl	4064e0 <log_internal_realm@plt>
  421974:	str	w0, [sp, #20]
  421978:	b	421990 <safe_atollu@plt+0x1a260>
  42197c:	ldr	w0, [sp, #40]
  421980:	bl	4064f0 <abs@plt>
  421984:	mov	w8, wzr
  421988:	subs	w8, w8, w0, uxtb
  42198c:	str	w8, [sp, #20]
  421990:	ldr	w8, [sp, #20]
  421994:	str	w8, [sp, #32]
  421998:	ldr	w8, [sp, #32]
  42199c:	stur	w8, [x29, #-4]
  4219a0:	mov	w8, #0x1                   	// #1
  4219a4:	str	w8, [sp, #48]
  4219a8:	b	421ac0 <safe_atollu@plt+0x1a390>
  4219ac:	ldur	x8, [x29, #-40]
  4219b0:	str	x8, [sp, #64]
  4219b4:	ldr	x8, [sp, #64]
  4219b8:	mov	w9, #0x0                   	// #0
  4219bc:	str	w9, [sp, #16]
  4219c0:	cbz	x8, 4219d8 <safe_atollu@plt+0x1a2a8>
  4219c4:	ldr	x8, [sp, #64]
  4219c8:	ldr	x8, [x8]
  4219cc:	cmp	x8, #0x0
  4219d0:	cset	w9, ne  // ne = any
  4219d4:	str	w9, [sp, #16]
  4219d8:	ldr	w8, [sp, #16]
  4219dc:	tbnz	w8, #0, 4219e4 <safe_atollu@plt+0x1a2b4>
  4219e0:	b	421a90 <safe_atollu@plt+0x1a360>
  4219e4:	ldur	x0, [x29, #-56]
  4219e8:	ldr	x8, [sp, #64]
  4219ec:	ldr	x1, [x8]
  4219f0:	sub	x2, x29, #0x2c
  4219f4:	bl	42155c <safe_atollu@plt+0x19e2c>
  4219f8:	str	w0, [sp, #60]
  4219fc:	ldr	w9, [sp, #60]
  421a00:	cmp	w9, #0x0
  421a04:	cset	w9, ge  // ge = tcont
  421a08:	tbnz	w9, #0, 421a20 <safe_atollu@plt+0x1a2f0>
  421a0c:	ldr	w8, [sp, #60]
  421a10:	stur	w8, [x29, #-4]
  421a14:	mov	w8, #0x1                   	// #1
  421a18:	str	w8, [sp, #48]
  421a1c:	b	421ac0 <safe_atollu@plt+0x1a390>
  421a20:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  421a24:	add	x8, x8, #0x318
  421a28:	ldrb	w9, [x8]
  421a2c:	tbnz	w9, #0, 421a3c <safe_atollu@plt+0x1a30c>
  421a30:	ldur	w0, [x29, #-44]
  421a34:	bl	406880 <unit_active_state_to_string@plt>
  421a38:	bl	406640 <puts@plt>
  421a3c:	str	wzr, [sp, #56]
  421a40:	ldr	w8, [sp, #56]
  421a44:	ldur	w9, [x29, #-20]
  421a48:	cmp	w8, w9
  421a4c:	b.ge	421a80 <safe_atollu@plt+0x1a350>  // b.tcont
  421a50:	ldur	x8, [x29, #-16]
  421a54:	ldrsw	x9, [sp, #56]
  421a58:	ldr	w10, [x8, x9, lsl #2]
  421a5c:	ldur	w11, [x29, #-44]
  421a60:	cmp	w10, w11
  421a64:	b.ne	421a70 <safe_atollu@plt+0x1a340>  // b.any
  421a68:	mov	w8, #0x1                   	// #1
  421a6c:	strb	w8, [sp, #55]
  421a70:	ldr	w8, [sp, #56]
  421a74:	add	w8, w8, #0x1
  421a78:	str	w8, [sp, #56]
  421a7c:	b	421a40 <safe_atollu@plt+0x1a310>
  421a80:	ldr	x8, [sp, #64]
  421a84:	add	x8, x8, #0x8
  421a88:	str	x8, [sp, #64]
  421a8c:	b	4219b4 <safe_atollu@plt+0x1a284>
  421a90:	ldrb	w8, [sp, #55]
  421a94:	tbnz	w8, #0, 421a9c <safe_atollu@plt+0x1a36c>
  421a98:	b	421aa8 <safe_atollu@plt+0x1a378>
  421a9c:	mov	w8, wzr
  421aa0:	str	w8, [sp, #12]
  421aa4:	b	421ab0 <safe_atollu@plt+0x1a380>
  421aa8:	ldur	w8, [x29, #-8]
  421aac:	str	w8, [sp, #12]
  421ab0:	ldr	w8, [sp, #12]
  421ab4:	stur	w8, [x29, #-4]
  421ab8:	mov	w8, #0x1                   	// #1
  421abc:	str	w8, [sp, #48]
  421ac0:	sub	x0, x29, #0x28
  421ac4:	bl	407dd8 <safe_atollu@plt+0x6a8>
  421ac8:	ldur	w0, [x29, #-4]
  421acc:	ldp	x29, x30, [sp, #128]
  421ad0:	add	sp, sp, #0x90
  421ad4:	ret
  421ad8:	sub	sp, sp, #0x20
  421adc:	stp	x29, x30, [sp, #16]
  421ae0:	add	x29, sp, #0x10
  421ae4:	adrp	x8, 434000 <safe_atollu@plt+0x2c8d0>
  421ae8:	add	x8, x8, #0x990
  421aec:	mov	x1, #0x3                   	// #3
  421af0:	str	x0, [sp, #8]
  421af4:	ldr	x2, [sp, #8]
  421af8:	mov	x0, x8
  421afc:	bl	407120 <string_table_lookup@plt>
  421b00:	ldp	x29, x30, [sp, #16]
  421b04:	add	sp, sp, #0x20
  421b08:	ret
  421b0c:	stp	x29, x30, [sp, #-32]!
  421b10:	str	x28, [sp, #16]
  421b14:	mov	x29, sp
  421b18:	sub	sp, sp, #0x340
  421b1c:	mov	x8, xzr
  421b20:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  421b24:	add	x9, x9, #0x468
  421b28:	mov	x10, #0x1f0                 	// #496
  421b2c:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  421b30:	add	x11, x11, #0xe41
  421b34:	add	x11, x11, #0x3
  421b38:	adrp	x12, 43b000 <safe_atollu@plt+0x338d0>
  421b3c:	add	x12, x12, #0xa7c
  421b40:	add	x13, sp, #0xf0
  421b44:	stur	x0, [x29, #-16]
  421b48:	stur	x1, [x29, #-24]
  421b4c:	stur	x2, [x29, #-32]
  421b50:	stur	w3, [x29, #-36]
  421b54:	stur	x4, [x29, #-48]
  421b58:	stur	x5, [x29, #-56]
  421b5c:	stur	x8, [x29, #-64]
  421b60:	stur	xzr, [x29, #-88]
  421b64:	stur	xzr, [x29, #-80]
  421b68:	stur	xzr, [x29, #-72]
  421b6c:	stur	x8, [x29, #-96]
  421b70:	mov	x0, x13
  421b74:	mov	x1, x9
  421b78:	mov	x2, x10
  421b7c:	str	x11, [sp, #88]
  421b80:	str	x12, [sp, #80]
  421b84:	bl	406a90 <memcpy@plt>
  421b88:	ldur	x8, [x29, #-24]
  421b8c:	cmp	x8, #0x0
  421b90:	cset	w9, ne  // ne = any
  421b94:	mov	w10, #0x1                   	// #1
  421b98:	eor	w9, w9, #0x1
  421b9c:	eor	w9, w9, w10
  421ba0:	eor	w9, w9, w10
  421ba4:	and	w9, w9, #0x1
  421ba8:	mov	w0, w9
  421bac:	sxtw	x8, w0
  421bb0:	cbz	x8, 421bd8 <safe_atollu@plt+0x1a4a8>
  421bb4:	mov	w8, wzr
  421bb8:	mov	w0, w8
  421bbc:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  421bc0:	add	x1, x1, #0x91
  421bc4:	ldr	x2, [sp, #88]
  421bc8:	mov	w3, #0x15fd                	// #5629
  421bcc:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  421bd0:	add	x4, x4, #0xa1b
  421bd4:	bl	406540 <log_assert_failed_realm@plt>
  421bd8:	ldur	x8, [x29, #-48]
  421bdc:	cmp	x8, #0x0
  421be0:	cset	w9, ne  // ne = any
  421be4:	mov	w10, #0x1                   	// #1
  421be8:	eor	w9, w9, #0x1
  421bec:	eor	w9, w9, w10
  421bf0:	eor	w9, w9, w10
  421bf4:	and	w9, w9, #0x1
  421bf8:	mov	w0, w9
  421bfc:	sxtw	x8, w0
  421c00:	cbz	x8, 421c28 <safe_atollu@plt+0x1a4f8>
  421c04:	mov	w8, wzr
  421c08:	mov	w0, w8
  421c0c:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  421c10:	add	x1, x1, #0xa73
  421c14:	ldr	x2, [sp, #88]
  421c18:	mov	w3, #0x15fe                	// #5630
  421c1c:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  421c20:	add	x4, x4, #0xa1b
  421c24:	bl	406540 <log_assert_failed_realm@plt>
  421c28:	mov	w8, #0x7                   	// #7
  421c2c:	str	w8, [sp, #224]
  421c30:	str	wzr, [sp, #220]
  421c34:	str	wzr, [sp, #216]
  421c38:	ldr	w0, [sp, #216]
  421c3c:	bl	4064d0 <log_get_max_level_realm@plt>
  421c40:	ldr	w8, [sp, #224]
  421c44:	and	w8, w8, #0x7
  421c48:	cmp	w0, w8
  421c4c:	b.lt	421c84 <safe_atollu@plt+0x1a554>  // b.tstop
  421c50:	ldr	w8, [sp, #216]
  421c54:	ldr	w9, [sp, #224]
  421c58:	orr	w0, w9, w8, lsl #10
  421c5c:	ldr	w1, [sp, #220]
  421c60:	ldur	x6, [x29, #-24]
  421c64:	ldr	x2, [sp, #88]
  421c68:	mov	w3, #0x1600                	// #5632
  421c6c:	ldr	x4, [sp, #80]
  421c70:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  421c74:	add	x5, x5, #0xa85
  421c78:	bl	4064e0 <log_internal_realm@plt>
  421c7c:	str	w0, [sp, #76]
  421c80:	b	421c98 <safe_atollu@plt+0x1a568>
  421c84:	ldr	w0, [sp, #220]
  421c88:	bl	4064f0 <abs@plt>
  421c8c:	mov	w8, wzr
  421c90:	subs	w8, w8, w0, uxtb
  421c94:	str	w8, [sp, #76]
  421c98:	ldr	w8, [sp, #76]
  421c9c:	str	w8, [sp, #212]
  421ca0:	ldur	x0, [x29, #-16]
  421ca4:	ldur	x2, [x29, #-24]
  421ca8:	ldur	w8, [x29, #-36]
  421cac:	adrp	x9, 434000 <safe_atollu@plt+0x2c8d0>
  421cb0:	add	x9, x9, #0x9a8
  421cb4:	adrp	x10, 434000 <safe_atollu@plt+0x2c8d0>
  421cb8:	add	x10, x10, #0xa28
  421cbc:	cmp	w8, #0x1
  421cc0:	csel	x3, x10, x9, eq  // eq = none
  421cc4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  421cc8:	add	x1, x1, #0x888
  421ccc:	mov	w4, #0x2                   	// #2
  421cd0:	sub	x5, x29, #0x58
  421cd4:	sub	x6, x29, #0x40
  421cd8:	add	x7, sp, #0xf0
  421cdc:	bl	407070 <bus_map_all_properties@plt>
  421ce0:	str	w0, [sp, #228]
  421ce4:	ldr	w8, [sp, #228]
  421ce8:	cmp	w8, #0x0
  421cec:	cset	w8, ge  // ge = tcont
  421cf0:	tbnz	w8, #0, 421db0 <safe_atollu@plt+0x1a680>
  421cf4:	mov	w8, #0x3                   	// #3
  421cf8:	str	w8, [sp, #208]
  421cfc:	ldr	w8, [sp, #228]
  421d00:	str	w8, [sp, #204]
  421d04:	str	wzr, [sp, #200]
  421d08:	ldr	w0, [sp, #200]
  421d0c:	bl	4064d0 <log_get_max_level_realm@plt>
  421d10:	ldr	w8, [sp, #208]
  421d14:	and	w8, w8, #0x7
  421d18:	cmp	w0, w8
  421d1c:	b.lt	421d80 <safe_atollu@plt+0x1a650>  // b.tstop
  421d20:	ldr	w8, [sp, #200]
  421d24:	ldr	w9, [sp, #208]
  421d28:	orr	w0, w9, w8, lsl #10
  421d2c:	ldr	w1, [sp, #204]
  421d30:	ldr	w8, [sp, #228]
  421d34:	sub	x10, x29, #0x58
  421d38:	str	w0, [sp, #72]
  421d3c:	mov	x0, x10
  421d40:	str	w1, [sp, #68]
  421d44:	mov	w1, w8
  421d48:	bl	406610 <bus_error_message@plt>
  421d4c:	ldr	w8, [sp, #72]
  421d50:	str	x0, [sp, #56]
  421d54:	mov	w0, w8
  421d58:	ldr	w1, [sp, #68]
  421d5c:	ldr	x2, [sp, #88]
  421d60:	mov	w3, #0x160c                	// #5644
  421d64:	ldr	x4, [sp, #80]
  421d68:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  421d6c:	add	x5, x5, #0xa94
  421d70:	ldr	x6, [sp, #56]
  421d74:	bl	4064e0 <log_internal_realm@plt>
  421d78:	str	w0, [sp, #52]
  421d7c:	b	421d94 <safe_atollu@plt+0x1a664>
  421d80:	ldr	w0, [sp, #204]
  421d84:	bl	4064f0 <abs@plt>
  421d88:	mov	w8, wzr
  421d8c:	subs	w8, w8, w0, uxtb
  421d90:	str	w8, [sp, #52]
  421d94:	ldr	w8, [sp, #52]
  421d98:	str	w8, [sp, #196]
  421d9c:	ldr	w8, [sp, #196]
  421da0:	stur	w8, [x29, #-4]
  421da4:	mov	w8, #0x1                   	// #1
  421da8:	str	w8, [sp, #192]
  421dac:	b	42222c <safe_atollu@plt+0x1aafc>
  421db0:	ldur	x8, [x29, #-32]
  421db4:	cbz	x8, 421eb8 <safe_atollu@plt+0x1a788>
  421db8:	add	x8, sp, #0xf0
  421dbc:	ldr	x0, [x8, #8]
  421dc0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  421dc4:	add	x1, x1, #0xaf7
  421dc8:	bl	41f7cc <safe_atollu@plt+0x1809c>
  421dcc:	tbnz	w0, #0, 421dd4 <safe_atollu@plt+0x1a6a4>
  421dd0:	b	421eb8 <safe_atollu@plt+0x1a788>
  421dd4:	add	x8, sp, #0xf0
  421dd8:	ldr	x0, [x8, #16]
  421ddc:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  421de0:	add	x1, x1, #0xa3f
  421de4:	bl	41f7cc <safe_atollu@plt+0x1809c>
  421de8:	tbnz	w0, #0, 421df0 <safe_atollu@plt+0x1a6c0>
  421dec:	b	421eb8 <safe_atollu@plt+0x1a788>
  421df0:	ldur	w8, [x29, #-36]
  421df4:	mov	w9, #0x3                   	// #3
  421df8:	mov	w10, #0x7                   	// #7
  421dfc:	cmp	w8, #0x1
  421e00:	csel	w8, w9, w10, eq  // eq = none
  421e04:	str	w8, [sp, #188]
  421e08:	str	wzr, [sp, #184]
  421e0c:	str	wzr, [sp, #180]
  421e10:	ldr	w0, [sp, #180]
  421e14:	bl	4064d0 <log_get_max_level_realm@plt>
  421e18:	ldr	w8, [sp, #188]
  421e1c:	and	w8, w8, #0x7
  421e20:	cmp	w0, w8
  421e24:	b.lt	421e5c <safe_atollu@plt+0x1a72c>  // b.tstop
  421e28:	ldr	w8, [sp, #180]
  421e2c:	ldr	w9, [sp, #188]
  421e30:	orr	w0, w9, w8, lsl #10
  421e34:	ldr	w1, [sp, #184]
  421e38:	ldur	x6, [x29, #-32]
  421e3c:	ldr	x2, [sp, #88]
  421e40:	mov	w3, #0x1610                	// #5648
  421e44:	ldr	x4, [sp, #80]
  421e48:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  421e4c:	add	x5, x5, #0xab1
  421e50:	bl	4064e0 <log_internal_realm@plt>
  421e54:	str	w0, [sp, #48]
  421e58:	b	421e70 <safe_atollu@plt+0x1a740>
  421e5c:	ldr	w0, [sp, #184]
  421e60:	bl	4064f0 <abs@plt>
  421e64:	mov	w8, wzr
  421e68:	subs	w8, w8, w0, uxtb
  421e6c:	str	w8, [sp, #48]
  421e70:	ldr	w8, [sp, #48]
  421e74:	str	w8, [sp, #176]
  421e78:	ldur	w8, [x29, #-36]
  421e7c:	cmp	w8, #0x1
  421e80:	b.ne	421e98 <safe_atollu@plt+0x1a768>  // b.any
  421e84:	mov	w8, #0x4                   	// #4
  421e88:	stur	w8, [x29, #-4]
  421e8c:	mov	w8, #0x1                   	// #1
  421e90:	str	w8, [sp, #192]
  421e94:	b	42222c <safe_atollu@plt+0x1aafc>
  421e98:	ldur	w8, [x29, #-36]
  421e9c:	cmp	w8, #0x2
  421ea0:	b.ne	421eb8 <safe_atollu@plt+0x1a788>  // b.any
  421ea4:	mov	w8, #0xfffffffe            	// #-2
  421ea8:	stur	w8, [x29, #-4]
  421eac:	mov	w8, #0x1                   	// #1
  421eb0:	str	w8, [sp, #192]
  421eb4:	b	42222c <safe_atollu@plt+0x1aafc>
  421eb8:	ldur	x8, [x29, #-48]
  421ebc:	ldrb	w9, [x8]
  421ec0:	tbnz	w9, #0, 421ec8 <safe_atollu@plt+0x1a798>
  421ec4:	b	421ed4 <safe_atollu@plt+0x1a7a4>
  421ec8:	adrp	x0, 43a000 <safe_atollu@plt+0x328d0>
  421ecc:	add	x0, x0, #0x20b
  421ed0:	bl	406650 <printf@plt>
  421ed4:	ldur	x8, [x29, #-48]
  421ed8:	mov	w9, #0x1                   	// #1
  421edc:	strb	w9, [x8]
  421ee0:	ldur	w9, [x29, #-36]
  421ee4:	cmp	w9, #0x1
  421ee8:	b.ne	421f60 <safe_atollu@plt+0x1a830>  // b.any
  421eec:	ldur	x0, [x29, #-16]
  421ef0:	ldur	x2, [x29, #-56]
  421ef4:	add	x8, sp, #0xf0
  421ef8:	mov	x1, x8
  421efc:	str	x8, [sp, #40]
  421f00:	bl	42385c <safe_atollu@plt+0x1c12c>
  421f04:	ldr	x8, [sp, #40]
  421f08:	ldr	x9, [x8, #16]
  421f0c:	cbz	x9, 421f50 <safe_atollu@plt+0x1a820>
  421f10:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  421f14:	add	x8, x8, #0x80
  421f18:	ldr	q0, [x8]
  421f1c:	add	x0, sp, #0x90
  421f20:	str	q0, [sp, #144]
  421f24:	ldr	x8, [x8, #16]
  421f28:	str	x8, [sp, #160]
  421f2c:	add	x8, sp, #0xf0
  421f30:	ldr	x1, [x8, #16]
  421f34:	bl	406ab0 <strv_find@plt>
  421f38:	cbnz	x0, 421f50 <safe_atollu@plt+0x1a820>
  421f3c:	mov	w8, #0x3                   	// #3
  421f40:	stur	w8, [x29, #-4]
  421f44:	mov	w8, #0x1                   	// #1
  421f48:	str	w8, [sp, #192]
  421f4c:	b	42222c <safe_atollu@plt+0x1aafc>
  421f50:	stur	wzr, [x29, #-4]
  421f54:	mov	w8, #0x1                   	// #1
  421f58:	str	w8, [sp, #192]
  421f5c:	b	42222c <safe_atollu@plt+0x1aafc>
  421f60:	ldur	w8, [x29, #-36]
  421f64:	cmp	w8, #0x2
  421f68:	b.ne	421f84 <safe_atollu@plt+0x1a854>  // b.any
  421f6c:	add	x0, sp, #0xf0
  421f70:	bl	425660 <safe_atollu@plt+0x1df30>
  421f74:	stur	wzr, [x29, #-4]
  421f78:	mov	w8, #0x1                   	// #1
  421f7c:	str	w8, [sp, #192]
  421f80:	b	42222c <safe_atollu@plt+0x1aafc>
  421f84:	ldur	x0, [x29, #-64]
  421f88:	mov	w1, #0x1                   	// #1
  421f8c:	bl	407130 <sd_bus_message_rewind@plt>
  421f90:	str	w0, [sp, #228]
  421f94:	ldr	w8, [sp, #228]
  421f98:	cmp	w8, #0x0
  421f9c:	cset	w8, ge  // ge = tcont
  421fa0:	tbnz	w8, #0, 422060 <safe_atollu@plt+0x1a930>
  421fa4:	mov	w8, #0x3                   	// #3
  421fa8:	str	w8, [sp, #140]
  421fac:	ldr	w8, [sp, #228]
  421fb0:	str	w8, [sp, #136]
  421fb4:	str	wzr, [sp, #132]
  421fb8:	ldr	w0, [sp, #132]
  421fbc:	bl	4064d0 <log_get_max_level_realm@plt>
  421fc0:	ldr	w8, [sp, #140]
  421fc4:	and	w8, w8, #0x7
  421fc8:	cmp	w0, w8
  421fcc:	b.lt	422030 <safe_atollu@plt+0x1a900>  // b.tstop
  421fd0:	ldr	w8, [sp, #132]
  421fd4:	ldr	w9, [sp, #140]
  421fd8:	orr	w0, w9, w8, lsl #10
  421fdc:	ldr	w1, [sp, #136]
  421fe0:	ldr	w8, [sp, #228]
  421fe4:	sub	x10, x29, #0x58
  421fe8:	str	w0, [sp, #36]
  421fec:	mov	x0, x10
  421ff0:	str	w1, [sp, #32]
  421ff4:	mov	w1, w8
  421ff8:	bl	406610 <bus_error_message@plt>
  421ffc:	ldr	w8, [sp, #36]
  422000:	str	x0, [sp, #24]
  422004:	mov	w0, w8
  422008:	ldr	w1, [sp, #32]
  42200c:	ldr	x2, [sp, #88]
  422010:	mov	w3, #0x162c                	// #5676
  422014:	ldr	x4, [sp, #80]
  422018:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  42201c:	add	x5, x5, #0xade
  422020:	ldr	x6, [sp, #24]
  422024:	bl	4064e0 <log_internal_realm@plt>
  422028:	str	w0, [sp, #20]
  42202c:	b	422044 <safe_atollu@plt+0x1a914>
  422030:	ldr	w0, [sp, #136]
  422034:	bl	4064f0 <abs@plt>
  422038:	mov	w8, wzr
  42203c:	subs	w8, w8, w0, uxtb
  422040:	str	w8, [sp, #20]
  422044:	ldr	w8, [sp, #20]
  422048:	str	w8, [sp, #128]
  42204c:	ldr	w8, [sp, #128]
  422050:	stur	w8, [x29, #-4]
  422054:	mov	w8, #0x1                   	// #1
  422058:	str	w8, [sp, #192]
  42205c:	b	42222c <safe_atollu@plt+0x1aafc>
  422060:	ldur	x0, [x29, #-64]
  422064:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  422068:	add	x8, x8, #0x2f0
  42206c:	ldr	x2, [x8]
  422070:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  422074:	add	x8, x8, #0x33b
  422078:	ldrb	w9, [x8]
  42207c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  422080:	add	x8, x8, #0x331
  422084:	ldrb	w10, [x8]
  422088:	adrp	x1, 425000 <safe_atollu@plt+0x1d8d0>
  42208c:	add	x1, x1, #0x86c
  422090:	and	w3, w9, #0x1
  422094:	and	w4, w10, #0x1
  422098:	sub	x5, x29, #0x60
  42209c:	bl	407140 <bus_message_print_all_properties@plt>
  4220a0:	str	w0, [sp, #228]
  4220a4:	ldr	w9, [sp, #228]
  4220a8:	cmp	w9, #0x0
  4220ac:	cset	w9, ge  // ge = tcont
  4220b0:	tbnz	w9, #0, 422140 <safe_atollu@plt+0x1aa10>
  4220b4:	mov	w8, #0x3                   	// #3
  4220b8:	str	w8, [sp, #124]
  4220bc:	ldr	w8, [sp, #228]
  4220c0:	str	w8, [sp, #120]
  4220c4:	str	wzr, [sp, #116]
  4220c8:	ldr	w0, [sp, #116]
  4220cc:	bl	4064d0 <log_get_max_level_realm@plt>
  4220d0:	ldr	w8, [sp, #124]
  4220d4:	and	w8, w8, #0x7
  4220d8:	cmp	w0, w8
  4220dc:	b.lt	422110 <safe_atollu@plt+0x1a9e0>  // b.tstop
  4220e0:	ldr	w8, [sp, #116]
  4220e4:	ldr	w9, [sp, #124]
  4220e8:	orr	w0, w9, w8, lsl #10
  4220ec:	ldr	w1, [sp, #120]
  4220f0:	ldr	x2, [sp, #88]
  4220f4:	mov	w3, #0x1630                	// #5680
  4220f8:	ldr	x4, [sp, #80]
  4220fc:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  422100:	add	x5, x5, #0x9eb
  422104:	bl	4064e0 <log_internal_realm@plt>
  422108:	str	w0, [sp, #16]
  42210c:	b	422124 <safe_atollu@plt+0x1a9f4>
  422110:	ldr	w0, [sp, #120]
  422114:	bl	4064f0 <abs@plt>
  422118:	mov	w8, wzr
  42211c:	subs	w8, w8, w0, uxtb
  422120:	str	w8, [sp, #16]
  422124:	ldr	w8, [sp, #16]
  422128:	str	w8, [sp, #112]
  42212c:	ldr	w8, [sp, #112]
  422130:	stur	w8, [x29, #-4]
  422134:	mov	w8, #0x1                   	// #1
  422138:	str	w8, [sp, #192]
  42213c:	b	42222c <safe_atollu@plt+0x1aafc>
  422140:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  422144:	add	x8, x8, #0x2f0
  422148:	ldr	x8, [x8]
  42214c:	str	x8, [sp, #232]
  422150:	ldr	x8, [sp, #232]
  422154:	mov	w9, #0x0                   	// #0
  422158:	str	w9, [sp, #12]
  42215c:	cbz	x8, 422174 <safe_atollu@plt+0x1aa44>
  422160:	ldr	x8, [sp, #232]
  422164:	ldr	x8, [x8]
  422168:	cmp	x8, #0x0
  42216c:	cset	w9, ne  // ne = any
  422170:	str	w9, [sp, #12]
  422174:	ldr	w8, [sp, #12]
  422178:	tbnz	w8, #0, 422180 <safe_atollu@plt+0x1aa50>
  42217c:	b	422220 <safe_atollu@plt+0x1aaf0>
  422180:	ldur	x0, [x29, #-96]
  422184:	ldr	x8, [sp, #232]
  422188:	ldr	x1, [x8]
  42218c:	bl	429c98 <safe_atollu@plt+0x22568>
  422190:	tbnz	w0, #0, 422210 <safe_atollu@plt+0x1aae0>
  422194:	mov	w8, #0x7                   	// #7
  422198:	str	w8, [sp, #108]
  42219c:	str	wzr, [sp, #104]
  4221a0:	str	wzr, [sp, #100]
  4221a4:	ldr	w0, [sp, #100]
  4221a8:	bl	4064d0 <log_get_max_level_realm@plt>
  4221ac:	ldr	w8, [sp, #108]
  4221b0:	and	w8, w8, #0x7
  4221b4:	cmp	w0, w8
  4221b8:	b.lt	4221f4 <safe_atollu@plt+0x1aac4>  // b.tstop
  4221bc:	ldr	w8, [sp, #100]
  4221c0:	ldr	w9, [sp, #108]
  4221c4:	orr	w0, w9, w8, lsl #10
  4221c8:	ldr	w1, [sp, #104]
  4221cc:	ldr	x10, [sp, #232]
  4221d0:	ldr	x6, [x10]
  4221d4:	ldr	x2, [sp, #88]
  4221d8:	mov	w3, #0x1634                	// #5684
  4221dc:	ldr	x4, [sp, #80]
  4221e0:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  4221e4:	add	x5, x5, #0xaf3
  4221e8:	bl	4064e0 <log_internal_realm@plt>
  4221ec:	str	w0, [sp, #8]
  4221f0:	b	422208 <safe_atollu@plt+0x1aad8>
  4221f4:	ldr	w0, [sp, #104]
  4221f8:	bl	4064f0 <abs@plt>
  4221fc:	mov	w8, wzr
  422200:	subs	w8, w8, w0, uxtb
  422204:	str	w8, [sp, #8]
  422208:	ldr	w8, [sp, #8]
  42220c:	str	w8, [sp, #96]
  422210:	ldr	x8, [sp, #232]
  422214:	add	x8, x8, #0x8
  422218:	str	x8, [sp, #232]
  42221c:	b	422150 <safe_atollu@plt+0x1aa20>
  422220:	stur	wzr, [x29, #-4]
  422224:	mov	w8, #0x1                   	// #1
  422228:	str	w8, [sp, #192]
  42222c:	add	x0, sp, #0xf0
  422230:	bl	423568 <safe_atollu@plt+0x1be38>
  422234:	sub	x0, x29, #0x60
  422238:	bl	423534 <safe_atollu@plt+0x1be04>
  42223c:	sub	x0, x29, #0x58
  422240:	bl	406620 <sd_bus_error_free@plt>
  422244:	sub	x0, x29, #0x40
  422248:	bl	41a8c8 <safe_atollu@plt+0x13198>
  42224c:	ldur	w0, [x29, #-4]
  422250:	add	sp, sp, #0x340
  422254:	ldr	x28, [sp, #16]
  422258:	ldp	x29, x30, [sp], #32
  42225c:	ret
  422260:	stp	x29, x30, [sp, #-32]!
  422264:	str	x28, [sp, #16]
  422268:	mov	x29, sp
  42226c:	sub	sp, sp, #0x260
  422270:	mov	x2, #0x30                  	// #48
  422274:	mov	x8, xzr
  422278:	mov	w9, wzr
  42227c:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  422280:	add	x10, x10, #0xe41
  422284:	add	x10, x10, #0x3
  422288:	add	x11, sp, #0xe0
  42228c:	stur	x0, [x29, #-16]
  422290:	str	xzr, [sp, #272]
  422294:	str	xzr, [sp, #280]
  422298:	str	xzr, [sp, #288]
  42229c:	mov	x0, x11
  4222a0:	mov	w1, w9
  4222a4:	str	x8, [sp, #160]
  4222a8:	str	x10, [sp, #152]
  4222ac:	bl	406b90 <memset@plt>
  4222b0:	ldr	x8, [sp, #160]
  4222b4:	str	x8, [sp, #216]
  4222b8:	bl	407040 <gethostname_malloc@plt>
  4222bc:	str	x0, [sp, #216]
  4222c0:	ldr	x8, [sp, #216]
  4222c4:	cbnz	x8, 4222f4 <safe_atollu@plt+0x1abc4>
  4222c8:	mov	w8, wzr
  4222cc:	mov	w0, w8
  4222d0:	ldr	x1, [sp, #152]
  4222d4:	mov	w2, #0x168b                	// #5771
  4222d8:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  4222dc:	add	x3, x3, #0x7e4
  4222e0:	bl	4066b0 <log_oom_internal@plt>
  4222e4:	stur	w0, [x29, #-4]
  4222e8:	mov	w8, #0x1                   	// #1
  4222ec:	str	w8, [sp, #192]
  4222f0:	b	42269c <safe_atollu@plt+0x1af6c>
  4222f4:	ldur	x0, [x29, #-16]
  4222f8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4222fc:	add	x1, x1, #0x888
  422300:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  422304:	add	x2, x2, #0x8a1
  422308:	adrp	x3, 434000 <safe_atollu@plt+0x2c8d0>
  42230c:	add	x3, x3, #0x580
  422310:	mov	w4, #0x1                   	// #1
  422314:	add	x5, sp, #0x110
  422318:	mov	x8, xzr
  42231c:	mov	x6, x8
  422320:	add	x7, sp, #0xe0
  422324:	bl	407070 <bus_map_all_properties@plt>
  422328:	str	w0, [sp, #196]
  42232c:	ldr	w9, [sp, #196]
  422330:	cmp	w9, #0x0
  422334:	cset	w9, ge  // ge = tcont
  422338:	tbnz	w9, #0, 4223fc <safe_atollu@plt+0x1accc>
  42233c:	mov	w8, #0x3                   	// #3
  422340:	str	w8, [sp, #188]
  422344:	ldr	w8, [sp, #196]
  422348:	str	w8, [sp, #184]
  42234c:	str	wzr, [sp, #180]
  422350:	ldr	w0, [sp, #180]
  422354:	bl	4064d0 <log_get_max_level_realm@plt>
  422358:	ldr	w8, [sp, #188]
  42235c:	and	w8, w8, #0x7
  422360:	cmp	w0, w8
  422364:	b.lt	4223cc <safe_atollu@plt+0x1ac9c>  // b.tstop
  422368:	ldr	w8, [sp, #180]
  42236c:	ldr	w9, [sp, #188]
  422370:	orr	w0, w9, w8, lsl #10
  422374:	ldr	w1, [sp, #184]
  422378:	ldr	w8, [sp, #196]
  42237c:	add	x10, sp, #0x110
  422380:	str	w0, [sp, #148]
  422384:	mov	x0, x10
  422388:	str	w1, [sp, #144]
  42238c:	mov	w1, w8
  422390:	bl	406610 <bus_error_message@plt>
  422394:	ldr	w8, [sp, #148]
  422398:	str	x0, [sp, #136]
  42239c:	mov	w0, w8
  4223a0:	ldr	w1, [sp, #144]
  4223a4:	ldr	x2, [sp, #152]
  4223a8:	mov	w3, #0x1697                	// #5783
  4223ac:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4223b0:	add	x4, x4, #0x7e4
  4223b4:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  4223b8:	add	x5, x5, #0x7f7
  4223bc:	ldr	x6, [sp, #136]
  4223c0:	bl	4064e0 <log_internal_realm@plt>
  4223c4:	str	w0, [sp, #132]
  4223c8:	b	4223e0 <safe_atollu@plt+0x1acb0>
  4223cc:	ldr	w0, [sp, #184]
  4223d0:	bl	4064f0 <abs@plt>
  4223d4:	mov	w8, wzr
  4223d8:	subs	w8, w8, w0, uxtb
  4223dc:	str	w8, [sp, #132]
  4223e0:	ldr	w8, [sp, #132]
  4223e4:	str	w8, [sp, #176]
  4223e8:	ldr	w8, [sp, #176]
  4223ec:	stur	w8, [x29, #-4]
  4223f0:	mov	w8, #0x1                   	// #1
  4223f4:	str	w8, [sp, #192]
  4223f8:	b	42269c <safe_atollu@plt+0x1af6c>
  4223fc:	add	x8, sp, #0xe0
  422400:	ldr	x0, [x8, #16]
  422404:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  422408:	add	x1, x1, #0x853
  42240c:	bl	41f7cc <safe_atollu@plt+0x1809c>
  422410:	tbnz	w0, #0, 422418 <safe_atollu@plt+0x1ace8>
  422414:	b	42242c <safe_atollu@plt+0x1acfc>
  422418:	bl	41ac6c <safe_atollu@plt+0x1353c>
  42241c:	str	x0, [sp, #208]
  422420:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  422424:	str	x0, [sp, #200]
  422428:	b	42246c <safe_atollu@plt+0x1ad3c>
  42242c:	add	x8, sp, #0xe0
  422430:	ldr	x0, [x8, #16]
  422434:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  422438:	add	x1, x1, #0x5e1
  42243c:	bl	41f7cc <safe_atollu@plt+0x1809c>
  422440:	tbnz	w0, #0, 422448 <safe_atollu@plt+0x1ad18>
  422444:	b	42245c <safe_atollu@plt+0x1ad2c>
  422448:	bl	41b780 <safe_atollu@plt+0x14050>
  42244c:	str	x0, [sp, #208]
  422450:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  422454:	str	x0, [sp, #200]
  422458:	b	42246c <safe_atollu@plt+0x1ad3c>
  42245c:	bl	41abcc <safe_atollu@plt+0x1349c>
  422460:	str	x0, [sp, #208]
  422464:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  422468:	str	x0, [sp, #200]
  42246c:	ldr	x1, [sp, #208]
  422470:	mov	w0, #0x5                   	// #5
  422474:	str	x1, [sp, #120]
  422478:	bl	406d20 <special_glyph@plt>
  42247c:	ldr	x3, [sp, #200]
  422480:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  422484:	add	x8, x8, #0x360
  422488:	ldr	x8, [x8]
  42248c:	str	x0, [sp, #112]
  422490:	str	x3, [sp, #104]
  422494:	cbz	x8, 4224ac <safe_atollu@plt+0x1ad7c>
  422498:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42249c:	add	x8, x8, #0x360
  4224a0:	ldr	x8, [x8]
  4224a4:	str	x8, [sp, #96]
  4224a8:	b	4224b4 <safe_atollu@plt+0x1ad84>
  4224ac:	ldr	x8, [sp, #216]
  4224b0:	str	x8, [sp, #96]
  4224b4:	ldr	x8, [sp, #96]
  4224b8:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  4224bc:	add	x0, x0, #0x818
  4224c0:	ldr	x1, [sp, #120]
  4224c4:	ldr	x2, [sp, #112]
  4224c8:	ldr	x3, [sp, #104]
  4224cc:	mov	x4, x8
  4224d0:	bl	406650 <printf@plt>
  4224d4:	ldr	x1, [sp, #208]
  4224d8:	add	x8, sp, #0xe0
  4224dc:	ldr	x9, [x8, #16]
  4224e0:	mov	x0, x9
  4224e4:	str	x1, [sp, #88]
  4224e8:	str	x8, [sp, #80]
  4224ec:	bl	41f840 <safe_atollu@plt+0x18110>
  4224f0:	ldr	x3, [sp, #200]
  4224f4:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  4224f8:	add	x8, x8, #0x823
  4224fc:	str	x0, [sp, #72]
  422500:	mov	x0, x8
  422504:	ldr	x1, [sp, #88]
  422508:	ldr	x2, [sp, #72]
  42250c:	bl	406650 <printf@plt>
  422510:	ldr	w1, [sp, #260]
  422514:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  422518:	add	x8, x8, #0x836
  42251c:	mov	x0, x8
  422520:	bl	406650 <printf@plt>
  422524:	ldr	w1, [sp, #256]
  422528:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42252c:	add	x8, x8, #0x84c
  422530:	mov	x0, x8
  422534:	bl	406650 <printf@plt>
  422538:	ldr	x2, [sp, #264]
  42253c:	add	x8, sp, #0x12a
  422540:	mov	x0, x8
  422544:	mov	x1, #0x26                  	// #38
  422548:	bl	407020 <format_timestamp@plt>
  42254c:	ldr	x2, [sp, #264]
  422550:	add	x8, sp, #0x150
  422554:	str	x0, [sp, #64]
  422558:	mov	x0, x8
  42255c:	mov	x1, #0x100                 	// #256
  422560:	bl	407030 <format_timestamp_relative@plt>
  422564:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  422568:	add	x8, x8, #0x861
  42256c:	str	x0, [sp, #56]
  422570:	mov	x0, x8
  422574:	ldr	x1, [sp, #64]
  422578:	ldr	x2, [sp, #56]
  42257c:	bl	406650 <printf@plt>
  422580:	ldr	x8, [sp, #80]
  422584:	ldr	x9, [x8, #24]
  422588:	str	x9, [sp, #48]
  42258c:	cbz	x9, 42259c <safe_atollu@plt+0x1ae6c>
  422590:	ldr	x8, [sp, #48]
  422594:	str	x8, [sp, #40]
  422598:	b	4225a8 <safe_atollu@plt+0x1ae78>
  42259c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  4225a0:	add	x8, x8, #0x522
  4225a4:	str	x8, [sp, #40]
  4225a8:	ldr	x8, [sp, #40]
  4225ac:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  4225b0:	add	x0, x0, #0x874
  4225b4:	mov	x1, x8
  4225b8:	bl	406650 <printf@plt>
  4225bc:	mov	w9, #0x0                   	// #0
  4225c0:	strb	w9, [sp, #175]
  4225c4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4225c8:	add	x8, x8, #0x358
  4225cc:	ldr	w9, [x8]
  4225d0:	str	w9, [sp, #36]
  4225d4:	cbz	w9, 4225f4 <safe_atollu@plt+0x1aec4>
  4225d8:	b	4225dc <safe_atollu@plt+0x1aeac>
  4225dc:	ldr	w8, [sp, #36]
  4225e0:	cmp	w8, #0x2
  4225e4:	cset	w9, eq  // eq = none
  4225e8:	eor	w9, w9, #0x1
  4225ec:	tbnz	w9, #0, 422600 <safe_atollu@plt+0x1aed0>
  4225f0:	b	4225f4 <safe_atollu@plt+0x1aec4>
  4225f4:	mov	w8, #0x1                   	// #1
  4225f8:	strb	w8, [sp, #175]
  4225fc:	b	422600 <safe_atollu@plt+0x1aed0>
  422600:	ldrb	w8, [sp, #175]
  422604:	and	w8, w8, #0x1
  422608:	strb	w8, [sp, #174]
  42260c:	ldrb	w8, [sp, #174]
  422610:	tbnz	w8, #0, 422618 <safe_atollu@plt+0x1aee8>
  422614:	b	422690 <safe_atollu@plt+0x1af60>
  422618:	bl	406f50 <columns@plt>
  42261c:	str	w0, [sp, #168]
  422620:	ldr	w8, [sp, #168]
  422624:	mov	w9, w8
  422628:	cmp	x9, #0xb
  42262c:	b.ls	422644 <safe_atollu@plt+0x1af14>  // b.plast
  422630:	ldr	w8, [sp, #168]
  422634:	mov	w9, w8
  422638:	subs	x9, x9, #0xb
  42263c:	str	w9, [sp, #168]
  422640:	b	422648 <safe_atollu@plt+0x1af18>
  422644:	str	wzr, [sp, #168]
  422648:	add	x8, sp, #0xe0
  42264c:	ldr	x0, [x8, #24]
  422650:	bl	41b7c4 <safe_atollu@plt+0x14094>
  422654:	ldr	w9, [sp, #168]
  422658:	mov	w3, w9
  42265c:	str	x0, [sp, #24]
  422660:	str	x3, [sp, #16]
  422664:	bl	42a724 <safe_atollu@plt+0x22ff4>
  422668:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42266c:	add	x8, x8, #0x246
  422670:	str	w0, [sp, #12]
  422674:	mov	x0, x8
  422678:	ldr	x1, [sp, #24]
  42267c:	adrp	x2, 435000 <safe_atollu@plt+0x2d8d0>
  422680:	add	x2, x2, #0x6d0
  422684:	ldr	x3, [sp, #16]
  422688:	ldr	w4, [sp, #12]
  42268c:	bl	407150 <show_cgroup@plt>
  422690:	stur	wzr, [x29, #-4]
  422694:	mov	w8, #0x1                   	// #1
  422698:	str	w8, [sp, #192]
  42269c:	add	x0, sp, #0xd8
  4226a0:	bl	407e0c <safe_atollu@plt+0x6dc>
  4226a4:	add	x0, sp, #0xe0
  4226a8:	bl	41f87c <safe_atollu@plt+0x1814c>
  4226ac:	add	x0, sp, #0x110
  4226b0:	bl	406620 <sd_bus_error_free@plt>
  4226b4:	ldur	w0, [x29, #-4]
  4226b8:	add	sp, sp, #0x260
  4226bc:	ldr	x28, [sp, #16]
  4226c0:	ldp	x29, x30, [sp], #32
  4226c4:	ret
  4226c8:	sub	sp, sp, #0x70
  4226cc:	stp	x29, x30, [sp, #96]
  4226d0:	add	x29, sp, #0x60
  4226d4:	mov	x8, xzr
  4226d8:	mov	w9, wzr
  4226dc:	mov	x3, x8
  4226e0:	mov	x4, x8
  4226e4:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  4226e8:	add	x10, x10, #0xe41
  4226ec:	add	x10, x10, #0x3
  4226f0:	sub	x5, x29, #0x28
  4226f4:	add	x11, sp, #0x30
  4226f8:	stur	x0, [x29, #-16]
  4226fc:	stur	x1, [x29, #-24]
  422700:	stur	x2, [x29, #-32]
  422704:	stur	x8, [x29, #-40]
  422708:	str	x8, [sp, #48]
  42270c:	str	wzr, [sp, #28]
  422710:	ldur	x0, [x29, #-16]
  422714:	mov	x1, x3
  422718:	mov	x2, x4
  42271c:	mov	x3, x11
  422720:	mov	w4, w9
  422724:	str	x10, [sp]
  422728:	bl	419e50 <safe_atollu@plt+0x12720>
  42272c:	str	w0, [sp, #32]
  422730:	ldr	w9, [sp, #32]
  422734:	cmp	w9, #0x0
  422738:	cset	w9, ge  // ge = tcont
  42273c:	tbnz	w9, #0, 422754 <safe_atollu@plt+0x1b024>
  422740:	ldr	w8, [sp, #32]
  422744:	stur	w8, [x29, #-4]
  422748:	mov	w8, #0x1                   	// #1
  42274c:	str	w8, [sp, #24]
  422750:	b	4228b8 <safe_atollu@plt+0x1b188>
  422754:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  422758:	add	x8, x8, #0x344
  42275c:	ldr	w0, [x8]
  422760:	bl	406830 <pager_open@plt>
  422764:	ldr	w9, [sp, #32]
  422768:	str	w9, [sp, #36]
  42276c:	adrp	x8, 418000 <safe_atollu@plt+0x108d0>
  422770:	add	x8, x8, #0xef0
  422774:	str	x8, [sp, #16]
  422778:	ldr	x8, [sp, #48]
  42277c:	ldr	w9, [sp, #36]
  422780:	mov	w1, w9
  422784:	ldr	x3, [sp, #16]
  422788:	mov	x0, x8
  42278c:	mov	x2, #0x58                  	// #88
  422790:	bl	41901c <safe_atollu@plt+0x118ec>
  422794:	ldr	x8, [sp, #48]
  422798:	str	x8, [sp, #40]
  42279c:	ldr	x8, [sp, #40]
  4227a0:	ldr	x9, [sp, #48]
  4227a4:	ldr	w10, [sp, #36]
  4227a8:	mov	w11, w10
  4227ac:	mov	x12, #0x58                  	// #88
  4227b0:	mul	x11, x12, x11
  4227b4:	add	x9, x9, x11
  4227b8:	cmp	x8, x9
  4227bc:	b.cs	4228a8 <safe_atollu@plt+0x1b178>  // b.hs, b.nlast
  4227c0:	mov	x8, xzr
  4227c4:	str	x8, [sp, #8]
  4227c8:	ldr	x8, [sp, #40]
  4227cc:	ldr	x0, [x8, #8]
  4227d0:	bl	406b80 <unit_dbus_path_from_name@plt>
  4227d4:	str	x0, [sp, #8]
  4227d8:	ldr	x8, [sp, #8]
  4227dc:	cbnz	x8, 42280c <safe_atollu@plt+0x1b0dc>
  4227e0:	mov	w8, wzr
  4227e4:	mov	w0, w8
  4227e8:	ldr	x1, [sp]
  4227ec:	mov	w2, #0x1675                	// #5749
  4227f0:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  4227f4:	add	x3, x3, #0x883
  4227f8:	bl	4066b0 <log_oom_internal@plt>
  4227fc:	stur	w0, [x29, #-4]
  422800:	mov	w8, #0x1                   	// #1
  422804:	str	w8, [sp, #24]
  422808:	b	422878 <safe_atollu@plt+0x1b148>
  42280c:	ldur	x0, [x29, #-16]
  422810:	ldr	x1, [sp, #8]
  422814:	ldr	x8, [sp, #40]
  422818:	ldr	x2, [x8, #8]
  42281c:	ldur	x4, [x29, #-24]
  422820:	ldur	x5, [x29, #-32]
  422824:	mov	w3, #0x1                   	// #1
  422828:	bl	421b0c <safe_atollu@plt+0x1a3dc>
  42282c:	str	w0, [sp, #32]
  422830:	ldr	w9, [sp, #32]
  422834:	cmp	w9, #0x0
  422838:	cset	w9, ge  // ge = tcont
  42283c:	tbnz	w9, #0, 422854 <safe_atollu@plt+0x1b124>
  422840:	ldr	w8, [sp, #32]
  422844:	stur	w8, [x29, #-4]
  422848:	mov	w8, #0x1                   	// #1
  42284c:	str	w8, [sp, #24]
  422850:	b	422878 <safe_atollu@plt+0x1b148>
  422854:	ldr	w8, [sp, #32]
  422858:	cmp	w8, #0x0
  42285c:	cset	w8, le
  422860:	tbnz	w8, #0, 422874 <safe_atollu@plt+0x1b144>
  422864:	ldr	w8, [sp, #28]
  422868:	cbnz	w8, 422874 <safe_atollu@plt+0x1b144>
  42286c:	ldr	w8, [sp, #32]
  422870:	str	w8, [sp, #28]
  422874:	str	wzr, [sp, #24]
  422878:	add	x0, sp, #0x8
  42287c:	bl	407e0c <safe_atollu@plt+0x6dc>
  422880:	ldr	w8, [sp, #24]
  422884:	cmp	w8, #0x0
  422888:	cset	w8, eq  // eq = none
  42288c:	eor	w8, w8, #0x1
  422890:	tbnz	w8, #0, 4228b8 <safe_atollu@plt+0x1b188>
  422894:	b	422898 <safe_atollu@plt+0x1b168>
  422898:	ldr	x8, [sp, #40]
  42289c:	add	x8, x8, #0x58
  4228a0:	str	x8, [sp, #40]
  4228a4:	b	42279c <safe_atollu@plt+0x1b06c>
  4228a8:	ldr	w8, [sp, #28]
  4228ac:	stur	w8, [x29, #-4]
  4228b0:	mov	w8, #0x1                   	// #1
  4228b4:	str	w8, [sp, #24]
  4228b8:	add	x0, sp, #0x30
  4228bc:	bl	407e0c <safe_atollu@plt+0x6dc>
  4228c0:	sub	x0, x29, #0x28
  4228c4:	bl	41a8c8 <safe_atollu@plt+0x13198>
  4228c8:	ldur	w0, [x29, #-4]
  4228cc:	ldp	x29, x30, [sp, #96]
  4228d0:	add	sp, sp, #0x70
  4228d4:	ret
  4228d8:	sub	sp, sp, #0xc0
  4228dc:	stp	x29, x30, [sp, #176]
  4228e0:	add	x29, sp, #0xb0
  4228e4:	mov	x8, xzr
  4228e8:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  4228ec:	add	x9, x9, #0x888
  4228f0:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  4228f4:	add	x10, x10, #0x8a1
  4228f8:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  4228fc:	add	x3, x3, #0x8bb
  422900:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  422904:	add	x4, x4, #0x88c
  422908:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  42290c:	add	x7, x7, #0xa0b
  422910:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  422914:	add	x11, x11, #0xe41
  422918:	add	x11, x11, #0x3
  42291c:	adrp	x12, 43c000 <safe_atollu@plt+0x348d0>
  422920:	add	x12, x12, #0x899
  422924:	sub	x5, x29, #0x38
  422928:	sub	x6, x29, #0x40
  42292c:	stur	x0, [x29, #-16]
  422930:	stur	w1, [x29, #-20]
  422934:	stur	x2, [x29, #-32]
  422938:	stur	xzr, [x29, #-56]
  42293c:	stur	xzr, [x29, #-48]
  422940:	stur	xzr, [x29, #-40]
  422944:	stur	x8, [x29, #-64]
  422948:	ldur	x0, [x29, #-16]
  42294c:	ldur	w13, [x29, #-20]
  422950:	mov	x1, x9
  422954:	mov	x2, x10
  422958:	mov	x8, sp
  42295c:	str	w13, [x8]
  422960:	str	x11, [sp, #56]
  422964:	str	x12, [sp, #48]
  422968:	bl	406600 <sd_bus_call_method@plt>
  42296c:	stur	w0, [x29, #-76]
  422970:	ldur	w13, [x29, #-76]
  422974:	cmp	w13, #0x0
  422978:	cset	w13, ge  // ge = tcont
  42297c:	tbnz	w13, #0, 422a48 <safe_atollu@plt+0x1b318>
  422980:	mov	w8, #0x3                   	// #3
  422984:	stur	w8, [x29, #-80]
  422988:	ldur	w8, [x29, #-76]
  42298c:	stur	w8, [x29, #-84]
  422990:	str	wzr, [sp, #88]
  422994:	ldr	w0, [sp, #88]
  422998:	bl	4064d0 <log_get_max_level_realm@plt>
  42299c:	ldur	w8, [x29, #-80]
  4229a0:	and	w8, w8, #0x7
  4229a4:	cmp	w0, w8
  4229a8:	b.lt	422a18 <safe_atollu@plt+0x1b2e8>  // b.tstop
  4229ac:	ldr	w8, [sp, #88]
  4229b0:	ldur	w9, [x29, #-80]
  4229b4:	orr	w0, w9, w8, lsl #10
  4229b8:	ldur	w1, [x29, #-84]
  4229bc:	ldur	w6, [x29, #-20]
  4229c0:	ldur	w8, [x29, #-76]
  4229c4:	sub	x10, x29, #0x38
  4229c8:	str	w0, [sp, #44]
  4229cc:	mov	x0, x10
  4229d0:	str	w1, [sp, #40]
  4229d4:	mov	w1, w8
  4229d8:	str	w6, [sp, #36]
  4229dc:	bl	406610 <bus_error_message@plt>
  4229e0:	ldr	w8, [sp, #44]
  4229e4:	str	x0, [sp, #24]
  4229e8:	mov	w0, w8
  4229ec:	ldr	w1, [sp, #40]
  4229f0:	ldr	x2, [sp, #56]
  4229f4:	mov	w3, #0x164d                	// #5709
  4229f8:	ldr	x4, [sp, #48]
  4229fc:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  422a00:	add	x5, x5, #0x8b3
  422a04:	ldr	w6, [sp, #36]
  422a08:	ldr	x7, [sp, #24]
  422a0c:	bl	4064e0 <log_internal_realm@plt>
  422a10:	str	w0, [sp, #20]
  422a14:	b	422a2c <safe_atollu@plt+0x1b2fc>
  422a18:	ldur	w0, [x29, #-84]
  422a1c:	bl	4064f0 <abs@plt>
  422a20:	mov	w8, wzr
  422a24:	subs	w8, w8, w0, uxtb
  422a28:	str	w8, [sp, #20]
  422a2c:	ldr	w8, [sp, #20]
  422a30:	str	w8, [sp, #84]
  422a34:	ldr	w8, [sp, #84]
  422a38:	stur	w8, [x29, #-4]
  422a3c:	mov	w8, #0x1                   	// #1
  422a40:	str	w8, [sp, #80]
  422a44:	b	422b50 <safe_atollu@plt+0x1b420>
  422a48:	ldur	x0, [x29, #-64]
  422a4c:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  422a50:	add	x1, x1, #0xf59
  422a54:	sub	x2, x29, #0x48
  422a58:	bl	406a40 <sd_bus_message_read@plt>
  422a5c:	stur	w0, [x29, #-76]
  422a60:	ldur	w8, [x29, #-76]
  422a64:	cmp	w8, #0x0
  422a68:	cset	w8, ge  // ge = tcont
  422a6c:	tbnz	w8, #0, 422afc <safe_atollu@plt+0x1b3cc>
  422a70:	mov	w8, #0x3                   	// #3
  422a74:	str	w8, [sp, #76]
  422a78:	ldur	w8, [x29, #-76]
  422a7c:	str	w8, [sp, #72]
  422a80:	str	wzr, [sp, #68]
  422a84:	ldr	w0, [sp, #68]
  422a88:	bl	4064d0 <log_get_max_level_realm@plt>
  422a8c:	ldr	w8, [sp, #76]
  422a90:	and	w8, w8, #0x7
  422a94:	cmp	w0, w8
  422a98:	b.lt	422acc <safe_atollu@plt+0x1b39c>  // b.tstop
  422a9c:	ldr	w8, [sp, #68]
  422aa0:	ldr	w9, [sp, #76]
  422aa4:	orr	w0, w9, w8, lsl #10
  422aa8:	ldr	w1, [sp, #72]
  422aac:	ldr	x2, [sp, #56]
  422ab0:	mov	w3, #0x1651                	// #5713
  422ab4:	ldr	x4, [sp, #48]
  422ab8:	adrp	x5, 439000 <safe_atollu@plt+0x318d0>
  422abc:	add	x5, x5, #0x9eb
  422ac0:	bl	4064e0 <log_internal_realm@plt>
  422ac4:	str	w0, [sp, #16]
  422ac8:	b	422ae0 <safe_atollu@plt+0x1b3b0>
  422acc:	ldr	w0, [sp, #72]
  422ad0:	bl	4064f0 <abs@plt>
  422ad4:	mov	w8, wzr
  422ad8:	subs	w8, w8, w0, uxtb
  422adc:	str	w8, [sp, #16]
  422ae0:	ldr	w8, [sp, #16]
  422ae4:	str	w8, [sp, #64]
  422ae8:	ldr	w8, [sp, #64]
  422aec:	stur	w8, [x29, #-4]
  422af0:	mov	w8, #0x1                   	// #1
  422af4:	str	w8, [sp, #80]
  422af8:	b	422b50 <safe_atollu@plt+0x1b420>
  422afc:	ldur	x0, [x29, #-72]
  422b00:	bl	407000 <strdup@plt>
  422b04:	stur	x0, [x29, #-72]
  422b08:	ldur	x8, [x29, #-72]
  422b0c:	cbnz	x8, 422b38 <safe_atollu@plt+0x1b408>
  422b10:	mov	w8, wzr
  422b14:	mov	w0, w8
  422b18:	ldr	x1, [sp, #56]
  422b1c:	mov	w2, #0x1655                	// #5717
  422b20:	ldr	x3, [sp, #48]
  422b24:	bl	4066b0 <log_oom_internal@plt>
  422b28:	stur	w0, [x29, #-4]
  422b2c:	mov	w8, #0x1                   	// #1
  422b30:	str	w8, [sp, #80]
  422b34:	b	422b50 <safe_atollu@plt+0x1b420>
  422b38:	ldur	x8, [x29, #-72]
  422b3c:	ldur	x9, [x29, #-32]
  422b40:	str	x8, [x9]
  422b44:	stur	wzr, [x29, #-4]
  422b48:	mov	w10, #0x1                   	// #1
  422b4c:	str	w10, [sp, #80]
  422b50:	sub	x0, x29, #0x40
  422b54:	bl	41a8c8 <safe_atollu@plt+0x13198>
  422b58:	sub	x0, x29, #0x38
  422b5c:	bl	406620 <sd_bus_error_free@plt>
  422b60:	ldur	w0, [x29, #-4]
  422b64:	ldp	x29, x30, [sp, #176]
  422b68:	add	sp, sp, #0xc0
  422b6c:	ret
  422b70:	sub	sp, sp, #0x60
  422b74:	stp	x29, x30, [sp, #80]
  422b78:	add	x29, sp, #0x50
  422b7c:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  422b80:	add	x8, x8, #0xec5
  422b84:	mov	x9, xzr
  422b88:	add	x10, sp, #0x18
  422b8c:	stur	x0, [x29, #-16]
  422b90:	stur	x1, [x29, #-24]
  422b94:	stur	x2, [x29, #-32]
  422b98:	str	x3, [sp, #40]
  422b9c:	str	x4, [sp, #32]
  422ba0:	ldr	x11, [sp, #32]
  422ba4:	str	x11, [sp, #16]
  422ba8:	ldur	x0, [x29, #-32]
  422bac:	mov	x1, x8
  422bb0:	mov	x2, x9
  422bb4:	mov	x3, x10
  422bb8:	bl	406a40 <sd_bus_message_read@plt>
  422bbc:	str	w0, [sp, #12]
  422bc0:	ldr	w12, [sp, #12]
  422bc4:	cmp	w12, #0x0
  422bc8:	cset	w12, ge  // ge = tcont
  422bcc:	tbnz	w12, #0, 422bdc <safe_atollu@plt+0x1b4ac>
  422bd0:	ldr	w8, [sp, #12]
  422bd4:	stur	w8, [x29, #-4]
  422bd8:	b	422bf8 <safe_atollu@plt+0x1b4c8>
  422bdc:	ldr	x0, [sp, #24]
  422be0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  422be4:	tbnz	w0, #0, 422bf4 <safe_atollu@plt+0x1b4c4>
  422be8:	ldr	x8, [sp, #24]
  422bec:	ldr	x9, [sp, #16]
  422bf0:	str	x8, [x9]
  422bf4:	stur	wzr, [x29, #-4]
  422bf8:	ldur	w0, [x29, #-4]
  422bfc:	ldp	x29, x30, [sp, #80]
  422c00:	add	sp, sp, #0x60
  422c04:	ret
  422c08:	sub	sp, sp, #0x50
  422c0c:	stp	x29, x30, [sp, #64]
  422c10:	add	x29, sp, #0x40
  422c14:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  422c18:	add	x8, x8, #0xa0b
  422c1c:	add	x9, sp, #0x4
  422c20:	stur	x0, [x29, #-16]
  422c24:	stur	x1, [x29, #-24]
  422c28:	str	x2, [sp, #32]
  422c2c:	str	x3, [sp, #24]
  422c30:	str	x4, [sp, #16]
  422c34:	ldr	x10, [sp, #16]
  422c38:	str	x10, [sp, #8]
  422c3c:	ldr	x0, [sp, #32]
  422c40:	mov	x1, x8
  422c44:	mov	x2, x9
  422c48:	bl	406a40 <sd_bus_message_read@plt>
  422c4c:	str	w0, [sp]
  422c50:	ldr	w11, [sp]
  422c54:	cmp	w11, #0x0
  422c58:	cset	w11, ge  // ge = tcont
  422c5c:	tbnz	w11, #0, 422c6c <safe_atollu@plt+0x1b53c>
  422c60:	ldr	w8, [sp]
  422c64:	stur	w8, [x29, #-4]
  422c68:	b	422ca0 <safe_atollu@plt+0x1b570>
  422c6c:	ldr	w8, [sp, #4]
  422c70:	ldr	x9, [sp, #8]
  422c74:	str	w8, [x9, #180]
  422c78:	ldr	w8, [sp, #4]
  422c7c:	cmp	w8, #0x0
  422c80:	cset	w8, hi  // hi = pmore
  422c84:	ldr	x9, [sp, #8]
  422c88:	ldrb	w10, [x9, #208]
  422c8c:	and	w10, w10, #0xfffffffe
  422c90:	and	w8, w8, #0x1
  422c94:	orr	w8, w10, w8
  422c98:	strb	w8, [x9, #208]
  422c9c:	stur	wzr, [x29, #-4]
  422ca0:	ldur	w0, [x29, #-4]
  422ca4:	ldp	x29, x30, [sp, #64]
  422ca8:	add	sp, sp, #0x50
  422cac:	ret
  422cb0:	sub	sp, sp, #0xe0
  422cb4:	stp	x29, x30, [sp, #208]
  422cb8:	add	x29, sp, #0xd0
  422cbc:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  422cc0:	add	x8, x8, #0xb0f
  422cc4:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  422cc8:	add	x9, x9, #0xe41
  422ccc:	add	x9, x9, #0x3
  422cd0:	stur	x0, [x29, #-16]
  422cd4:	stur	x1, [x29, #-24]
  422cd8:	stur	x2, [x29, #-32]
  422cdc:	stur	x3, [x29, #-40]
  422ce0:	stur	x4, [x29, #-48]
  422ce4:	ldur	x10, [x29, #-48]
  422ce8:	stur	x10, [x29, #-56]
  422cec:	ldur	x0, [x29, #-32]
  422cf0:	mov	w1, #0x61                  	// #97
  422cf4:	mov	x2, x8
  422cf8:	str	x9, [sp, #24]
  422cfc:	bl	406a30 <sd_bus_message_enter_container@plt>
  422d00:	stur	w0, [x29, #-88]
  422d04:	ldur	w11, [x29, #-88]
  422d08:	cmp	w11, #0x0
  422d0c:	cset	w11, ge  // ge = tcont
  422d10:	tbnz	w11, #0, 422d20 <safe_atollu@plt+0x1b5f0>
  422d14:	ldur	w8, [x29, #-88]
  422d18:	stur	w8, [x29, #-4]
  422d1c:	b	422f54 <safe_atollu@plt+0x1b824>
  422d20:	ldur	x0, [x29, #-32]
  422d24:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  422d28:	add	x1, x1, #0xb0f
  422d2c:	sub	x2, x29, #0x40
  422d30:	sub	x3, x29, #0x4c
  422d34:	sub	x4, x29, #0x50
  422d38:	sub	x5, x29, #0x48
  422d3c:	sub	x6, x29, #0x54
  422d40:	bl	406a40 <sd_bus_message_read@plt>
  422d44:	stur	w0, [x29, #-88]
  422d48:	cmp	w0, #0x0
  422d4c:	cset	w8, le
  422d50:	tbnz	w8, #0, 422f0c <safe_atollu@plt+0x1b7dc>
  422d54:	mov	x8, xzr
  422d58:	stur	x8, [x29, #-96]
  422d5c:	mov	x0, #0x28                  	// #40
  422d60:	mov	x1, #0x1                   	// #1
  422d64:	bl	41ae00 <safe_atollu@plt+0x136d0>
  422d68:	stur	x0, [x29, #-96]
  422d6c:	ldur	x8, [x29, #-96]
  422d70:	cbnz	x8, 422d88 <safe_atollu@plt+0x1b658>
  422d74:	mov	w8, #0xfffffff4            	// #-12
  422d78:	stur	w8, [x29, #-4]
  422d7c:	mov	w8, #0x1                   	// #1
  422d80:	stur	w8, [x29, #-100]
  422d84:	b	422ef0 <safe_atollu@plt+0x1b7c0>
  422d88:	ldur	x0, [x29, #-96]
  422d8c:	ldur	x8, [x29, #-64]
  422d90:	str	x0, [sp, #16]
  422d94:	mov	x0, x8
  422d98:	bl	407000 <strdup@plt>
  422d9c:	add	x8, sp, #0x40
  422da0:	str	x0, [sp, #64]
  422da4:	ldur	x0, [x29, #-72]
  422da8:	str	x8, [sp, #8]
  422dac:	bl	407000 <strdup@plt>
  422db0:	ldr	x8, [sp, #8]
  422db4:	str	x0, [x8, #8]
  422db8:	ldur	w9, [x29, #-76]
  422dbc:	cmp	w9, #0x0
  422dc0:	cset	w9, ne  // ne = any
  422dc4:	mov	w10, #0x1                   	// #1
  422dc8:	and	w9, w9, w10
  422dcc:	strb	w9, [x8, #16]
  422dd0:	ldur	w9, [x29, #-80]
  422dd4:	cmp	w9, #0x0
  422dd8:	cset	w9, ne  // ne = any
  422ddc:	and	w9, w9, #0x1
  422de0:	strb	w9, [x8, #17]
  422de4:	ldur	w9, [x29, #-84]
  422de8:	str	w9, [sp, #84]
  422dec:	mov	x11, xzr
  422df0:	str	x11, [x8, #24]
  422df4:	str	x11, [x8, #32]
  422df8:	ldr	x0, [sp, #16]
  422dfc:	mov	x1, x8
  422e00:	mov	x2, #0x28                  	// #40
  422e04:	bl	406a90 <memcpy@plt>
  422e08:	ldur	x8, [x29, #-96]
  422e0c:	ldr	x8, [x8]
  422e10:	cbz	x8, 422e20 <safe_atollu@plt+0x1b6f0>
  422e14:	ldur	x8, [x29, #-96]
  422e18:	ldr	x8, [x8, #8]
  422e1c:	cbnz	x8, 422e34 <safe_atollu@plt+0x1b704>
  422e20:	mov	w8, #0xfffffff4            	// #-12
  422e24:	stur	w8, [x29, #-4]
  422e28:	mov	w8, #0x1                   	// #1
  422e2c:	stur	w8, [x29, #-100]
  422e30:	b	422ef0 <safe_atollu@plt+0x1b7c0>
  422e34:	ldur	x8, [x29, #-56]
  422e38:	add	x8, x8, #0x100
  422e3c:	str	x8, [sp, #56]
  422e40:	ldur	x8, [x29, #-96]
  422e44:	str	x8, [sp, #40]
  422e48:	mov	x8, xzr
  422e4c:	stur	x8, [x29, #-96]
  422e50:	ldr	x8, [sp, #40]
  422e54:	str	x8, [sp, #32]
  422e58:	ldr	x8, [sp, #32]
  422e5c:	str	x8, [sp, #48]
  422e60:	ldr	x8, [sp, #48]
  422e64:	cmp	x8, #0x0
  422e68:	cset	w9, ne  // ne = any
  422e6c:	mov	w10, #0x1                   	// #1
  422e70:	eor	w9, w9, #0x1
  422e74:	eor	w9, w9, w10
  422e78:	eor	w9, w9, w10
  422e7c:	and	w9, w9, #0x1
  422e80:	mov	w0, w9
  422e84:	sxtw	x8, w0
  422e88:	cbz	x8, 422eb0 <safe_atollu@plt+0x1b780>
  422e8c:	mov	w8, wzr
  422e90:	mov	w0, w8
  422e94:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  422e98:	add	x1, x1, #0xb17
  422e9c:	ldr	x2, [sp, #24]
  422ea0:	mov	w3, #0x127b                	// #4731
  422ea4:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  422ea8:	add	x4, x4, #0xb1d
  422eac:	bl	406540 <log_assert_failed_realm@plt>
  422eb0:	ldr	x8, [sp, #56]
  422eb4:	ldr	x8, [x8]
  422eb8:	ldr	x9, [sp, #48]
  422ebc:	str	x8, [x9, #24]
  422ec0:	cbz	x8, 422ed4 <safe_atollu@plt+0x1b7a4>
  422ec4:	ldr	x8, [sp, #48]
  422ec8:	ldr	x9, [sp, #48]
  422ecc:	ldr	x9, [x9, #24]
  422ed0:	str	x8, [x9, #32]
  422ed4:	ldr	x8, [sp, #48]
  422ed8:	mov	x9, xzr
  422edc:	str	x9, [x8, #32]
  422ee0:	ldr	x8, [sp, #48]
  422ee4:	ldr	x9, [sp, #56]
  422ee8:	str	x8, [x9]
  422eec:	stur	wzr, [x29, #-100]
  422ef0:	sub	x0, x29, #0x60
  422ef4:	bl	429cc8 <safe_atollu@plt+0x22598>
  422ef8:	ldur	w8, [x29, #-100]
  422efc:	cbz	w8, 422f08 <safe_atollu@plt+0x1b7d8>
  422f00:	b	422f04 <safe_atollu@plt+0x1b7d4>
  422f04:	b	422f54 <safe_atollu@plt+0x1b824>
  422f08:	b	422d20 <safe_atollu@plt+0x1b5f0>
  422f0c:	ldur	w8, [x29, #-88]
  422f10:	cmp	w8, #0x0
  422f14:	cset	w8, ge  // ge = tcont
  422f18:	tbnz	w8, #0, 422f28 <safe_atollu@plt+0x1b7f8>
  422f1c:	ldur	w8, [x29, #-88]
  422f20:	stur	w8, [x29, #-4]
  422f24:	b	422f54 <safe_atollu@plt+0x1b824>
  422f28:	ldur	x0, [x29, #-32]
  422f2c:	bl	406a70 <sd_bus_message_exit_container@plt>
  422f30:	stur	w0, [x29, #-88]
  422f34:	ldur	w8, [x29, #-88]
  422f38:	cmp	w8, #0x0
  422f3c:	cset	w8, ge  // ge = tcont
  422f40:	tbnz	w8, #0, 422f50 <safe_atollu@plt+0x1b820>
  422f44:	ldur	w8, [x29, #-88]
  422f48:	stur	w8, [x29, #-4]
  422f4c:	b	422f54 <safe_atollu@plt+0x1b824>
  422f50:	stur	wzr, [x29, #-4]
  422f54:	ldur	w0, [x29, #-4]
  422f58:	ldp	x29, x30, [sp, #208]
  422f5c:	add	sp, sp, #0xe0
  422f60:	ret
  422f64:	sub	sp, sp, #0x70
  422f68:	stp	x29, x30, [sp, #96]
  422f6c:	add	x29, sp, #0x60
  422f70:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  422f74:	add	x8, x8, #0xb0f
  422f78:	stur	x0, [x29, #-16]
  422f7c:	stur	x1, [x29, #-24]
  422f80:	stur	x2, [x29, #-32]
  422f84:	stur	x3, [x29, #-40]
  422f88:	str	x4, [sp, #48]
  422f8c:	ldr	x9, [sp, #48]
  422f90:	str	x9, [sp, #40]
  422f94:	ldur	x0, [x29, #-32]
  422f98:	mov	w1, #0x61                  	// #97
  422f9c:	mov	x2, x8
  422fa0:	bl	406a30 <sd_bus_message_enter_container@plt>
  422fa4:	str	w0, [sp, #8]
  422fa8:	ldr	w10, [sp, #8]
  422fac:	cmp	w10, #0x0
  422fb0:	cset	w10, ge  // ge = tcont
  422fb4:	tbnz	w10, #0, 422fc4 <safe_atollu@plt+0x1b894>
  422fb8:	ldr	w8, [sp, #8]
  422fbc:	stur	w8, [x29, #-4]
  422fc0:	b	4230b4 <safe_atollu@plt+0x1b984>
  422fc4:	ldur	x0, [x29, #-32]
  422fc8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  422fcc:	add	x1, x1, #0xb0f
  422fd0:	add	x2, sp, #0x20
  422fd4:	add	x3, sp, #0x14
  422fd8:	add	x4, sp, #0x10
  422fdc:	add	x5, sp, #0x18
  422fe0:	add	x6, sp, #0xc
  422fe4:	bl	406a40 <sd_bus_message_read@plt>
  422fe8:	str	w0, [sp, #8]
  422fec:	cmp	w0, #0x0
  422ff0:	cset	w8, le
  422ff4:	tbnz	w8, #0, 42306c <safe_atollu@plt+0x1b93c>
  422ff8:	ldr	w8, [sp, #12]
  422ffc:	cmp	w8, #0x0
  423000:	cset	w8, ge  // ge = tcont
  423004:	tbnz	w8, #0, 423068 <safe_atollu@plt+0x1b938>
  423008:	ldr	w8, [sp, #20]
  42300c:	cbz	w8, 42301c <safe_atollu@plt+0x1b8ec>
  423010:	ldr	x8, [sp, #40]
  423014:	ldr	x8, [x8, #280]
  423018:	cbnz	x8, 423068 <safe_atollu@plt+0x1b938>
  42301c:	ldr	x8, [sp, #32]
  423020:	ldr	x9, [sp, #40]
  423024:	str	x8, [x9, #280]
  423028:	ldr	w10, [sp, #20]
  42302c:	cmp	w10, #0x0
  423030:	cset	w10, ne  // ne = any
  423034:	ldr	x8, [sp, #40]
  423038:	mov	w11, #0x1                   	// #1
  42303c:	and	w10, w10, w11
  423040:	strb	w10, [x8, #273]
  423044:	ldr	w10, [sp, #16]
  423048:	cmp	w10, #0x0
  42304c:	cset	w10, ne  // ne = any
  423050:	ldr	x8, [sp, #40]
  423054:	and	w10, w10, #0x1
  423058:	strb	w10, [x8, #274]
  42305c:	ldr	x8, [sp, #24]
  423060:	ldr	x9, [sp, #40]
  423064:	str	x8, [x9, #288]
  423068:	b	422fc4 <safe_atollu@plt+0x1b894>
  42306c:	ldr	w8, [sp, #8]
  423070:	cmp	w8, #0x0
  423074:	cset	w8, ge  // ge = tcont
  423078:	tbnz	w8, #0, 423088 <safe_atollu@plt+0x1b958>
  42307c:	ldr	w8, [sp, #8]
  423080:	stur	w8, [x29, #-4]
  423084:	b	4230b4 <safe_atollu@plt+0x1b984>
  423088:	ldur	x0, [x29, #-32]
  42308c:	bl	406a70 <sd_bus_message_exit_container@plt>
  423090:	str	w0, [sp, #8]
  423094:	ldr	w8, [sp, #8]
  423098:	cmp	w8, #0x0
  42309c:	cset	w8, ge  // ge = tcont
  4230a0:	tbnz	w8, #0, 4230b0 <safe_atollu@plt+0x1b980>
  4230a4:	ldr	w8, [sp, #8]
  4230a8:	stur	w8, [x29, #-4]
  4230ac:	b	4230b4 <safe_atollu@plt+0x1b984>
  4230b0:	stur	wzr, [x29, #-4]
  4230b4:	ldur	w0, [x29, #-4]
  4230b8:	ldp	x29, x30, [sp, #96]
  4230bc:	add	sp, sp, #0x70
  4230c0:	ret
  4230c4:	sub	sp, sp, #0x60
  4230c8:	stp	x29, x30, [sp, #80]
  4230cc:	add	x29, sp, #0x50
  4230d0:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  4230d4:	add	x8, x8, #0xec5
  4230d8:	stur	x0, [x29, #-16]
  4230dc:	stur	x1, [x29, #-24]
  4230e0:	stur	x2, [x29, #-32]
  4230e4:	str	x3, [sp, #40]
  4230e8:	str	x4, [sp, #32]
  4230ec:	ldr	x9, [sp, #32]
  4230f0:	str	x9, [sp, #8]
  4230f4:	ldur	x0, [x29, #-32]
  4230f8:	mov	w1, #0x61                  	// #97
  4230fc:	mov	x2, x8
  423100:	bl	406a30 <sd_bus_message_enter_container@plt>
  423104:	str	w0, [sp, #4]
  423108:	ldr	w10, [sp, #4]
  42310c:	cmp	w10, #0x0
  423110:	cset	w10, ge  // ge = tcont
  423114:	tbnz	w10, #0, 423124 <safe_atollu@plt+0x1b9f4>
  423118:	ldr	w8, [sp, #4]
  42311c:	stur	w8, [x29, #-4]
  423120:	b	4231f0 <safe_atollu@plt+0x1bac0>
  423124:	ldur	x0, [x29, #-32]
  423128:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42312c:	add	x1, x1, #0xec5
  423130:	add	x2, sp, #0x18
  423134:	add	x3, sp, #0x10
  423138:	bl	406a40 <sd_bus_message_read@plt>
  42313c:	str	w0, [sp, #4]
  423140:	cmp	w0, #0x0
  423144:	cset	w8, le
  423148:	tbnz	w8, #0, 4231a8 <safe_atollu@plt+0x1ba78>
  42314c:	ldr	x0, [sp, #8]
  423150:	ldr	x1, [sp, #24]
  423154:	bl	406750 <strv_extend@plt>
  423158:	str	w0, [sp, #4]
  42315c:	ldr	w8, [sp, #4]
  423160:	cmp	w8, #0x0
  423164:	cset	w8, ge  // ge = tcont
  423168:	tbnz	w8, #0, 423178 <safe_atollu@plt+0x1ba48>
  42316c:	ldr	w8, [sp, #4]
  423170:	stur	w8, [x29, #-4]
  423174:	b	4231f0 <safe_atollu@plt+0x1bac0>
  423178:	ldr	x0, [sp, #8]
  42317c:	ldr	x1, [sp, #16]
  423180:	bl	406750 <strv_extend@plt>
  423184:	str	w0, [sp, #4]
  423188:	ldr	w8, [sp, #4]
  42318c:	cmp	w8, #0x0
  423190:	cset	w8, ge  // ge = tcont
  423194:	tbnz	w8, #0, 4231a4 <safe_atollu@plt+0x1ba74>
  423198:	ldr	w8, [sp, #4]
  42319c:	stur	w8, [x29, #-4]
  4231a0:	b	4231f0 <safe_atollu@plt+0x1bac0>
  4231a4:	b	423124 <safe_atollu@plt+0x1b9f4>
  4231a8:	ldr	w8, [sp, #4]
  4231ac:	cmp	w8, #0x0
  4231b0:	cset	w8, ge  // ge = tcont
  4231b4:	tbnz	w8, #0, 4231c4 <safe_atollu@plt+0x1ba94>
  4231b8:	ldr	w8, [sp, #4]
  4231bc:	stur	w8, [x29, #-4]
  4231c0:	b	4231f0 <safe_atollu@plt+0x1bac0>
  4231c4:	ldur	x0, [x29, #-32]
  4231c8:	bl	406a70 <sd_bus_message_exit_container@plt>
  4231cc:	str	w0, [sp, #4]
  4231d0:	ldr	w8, [sp, #4]
  4231d4:	cmp	w8, #0x0
  4231d8:	cset	w8, ge  // ge = tcont
  4231dc:	tbnz	w8, #0, 4231ec <safe_atollu@plt+0x1babc>
  4231e0:	ldr	w8, [sp, #4]
  4231e4:	stur	w8, [x29, #-4]
  4231e8:	b	4231f0 <safe_atollu@plt+0x1bac0>
  4231ec:	stur	wzr, [x29, #-4]
  4231f0:	ldur	w0, [x29, #-4]
  4231f4:	ldp	x29, x30, [sp, #80]
  4231f8:	add	sp, sp, #0x60
  4231fc:	ret
  423200:	sub	sp, sp, #0xb0
  423204:	stp	x29, x30, [sp, #160]
  423208:	add	x29, sp, #0xa0
  42320c:	mov	x8, xzr
  423210:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  423214:	add	x9, x9, #0xb72
  423218:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  42321c:	add	x10, x10, #0xb75
  423220:	adrp	x11, 43b000 <safe_atollu@plt+0x338d0>
  423224:	add	x11, x11, #0xb84
  423228:	mov	w12, #0x1                   	// #1
  42322c:	adrp	x13, 435000 <safe_atollu@plt+0x2d8d0>
  423230:	add	x13, x13, #0xe41
  423234:	add	x13, x13, #0x3
  423238:	stur	x0, [x29, #-16]
  42323c:	stur	x1, [x29, #-24]
  423240:	stur	x2, [x29, #-32]
  423244:	stur	x3, [x29, #-40]
  423248:	stur	x4, [x29, #-48]
  42324c:	stur	x8, [x29, #-56]
  423250:	ldur	x8, [x29, #-48]
  423254:	stur	x8, [x29, #-72]
  423258:	ldur	x0, [x29, #-24]
  42325c:	mov	x1, x9
  423260:	str	x10, [sp, #32]
  423264:	str	x11, [sp, #24]
  423268:	str	w12, [sp, #20]
  42326c:	str	x13, [sp, #8]
  423270:	bl	406a80 <endswith@plt>
  423274:	cmp	x0, #0x0
  423278:	cset	w12, ne  // ne = any
  42327c:	ldr	w14, [sp, #20]
  423280:	and	w12, w12, w14
  423284:	sturb	w12, [x29, #-73]
  423288:	ldur	x0, [x29, #-32]
  42328c:	ldurb	w12, [x29, #-73]
  423290:	tst	w12, #0x1
  423294:	ldr	x8, [sp, #32]
  423298:	ldr	x9, [sp, #24]
  42329c:	csel	x2, x8, x9, ne  // ne = any
  4232a0:	mov	w1, #0x61                  	// #97
  4232a4:	bl	406a30 <sd_bus_message_enter_container@plt>
  4232a8:	str	w0, [sp, #80]
  4232ac:	ldr	w12, [sp, #80]
  4232b0:	cmp	w12, #0x0
  4232b4:	cset	w12, ge  // ge = tcont
  4232b8:	tbnz	w12, #0, 4232d0 <safe_atollu@plt+0x1bba0>
  4232bc:	ldr	w8, [sp, #80]
  4232c0:	stur	w8, [x29, #-4]
  4232c4:	mov	w8, #0x1                   	// #1
  4232c8:	str	w8, [sp, #76]
  4232cc:	b	42351c <safe_atollu@plt+0x1bdec>
  4232d0:	mov	x0, #0x1                   	// #1
  4232d4:	mov	x1, #0x50                  	// #80
  4232d8:	bl	406730 <calloc@plt>
  4232dc:	stur	x0, [x29, #-56]
  4232e0:	ldur	x8, [x29, #-56]
  4232e4:	cbnz	x8, 4232fc <safe_atollu@plt+0x1bbcc>
  4232e8:	mov	w8, #0xfffffff4            	// #-12
  4232ec:	stur	w8, [x29, #-4]
  4232f0:	mov	w8, #0x1                   	// #1
  4232f4:	str	w8, [sp, #76]
  4232f8:	b	42351c <safe_atollu@plt+0x1bdec>
  4232fc:	ldur	x8, [x29, #-72]
  423300:	ldr	x8, [x8, #488]
  423304:	str	x8, [sp, #64]
  423308:	ldr	x8, [sp, #64]
  42330c:	cbnz	x8, 42331c <safe_atollu@plt+0x1bbec>
  423310:	mov	x8, xzr
  423314:	stur	x8, [x29, #-64]
  423318:	b	423340 <safe_atollu@plt+0x1bc10>
  42331c:	ldr	x8, [sp, #64]
  423320:	ldr	x8, [x8, #64]
  423324:	cbz	x8, 423338 <safe_atollu@plt+0x1bc08>
  423328:	ldr	x8, [sp, #64]
  42332c:	ldr	x8, [x8, #64]
  423330:	str	x8, [sp, #64]
  423334:	b	42331c <safe_atollu@plt+0x1bbec>
  423338:	ldr	x8, [sp, #64]
  42333c:	stur	x8, [x29, #-64]
  423340:	ldur	x0, [x29, #-32]
  423344:	ldur	x1, [x29, #-56]
  423348:	ldurb	w8, [x29, #-73]
  42334c:	and	w2, w8, #0x1
  423350:	bl	429d44 <safe_atollu@plt+0x22614>
  423354:	str	w0, [sp, #80]
  423358:	cmp	w0, #0x0
  42335c:	cset	w8, le
  423360:	tbnz	w8, #0, 4234bc <safe_atollu@plt+0x1bd8c>
  423364:	ldur	x0, [x29, #-24]
  423368:	bl	407000 <strdup@plt>
  42336c:	ldur	x8, [x29, #-56]
  423370:	str	x0, [x8]
  423374:	ldur	x8, [x29, #-56]
  423378:	ldr	x8, [x8]
  42337c:	cbnz	x8, 423394 <safe_atollu@plt+0x1bc64>
  423380:	mov	w8, #0xfffffff4            	// #-12
  423384:	stur	w8, [x29, #-4]
  423388:	mov	w8, #0x1                   	// #1
  42338c:	str	w8, [sp, #76]
  423390:	b	42351c <safe_atollu@plt+0x1bdec>
  423394:	ldur	x8, [x29, #-72]
  423398:	add	x8, x8, #0x1e8
  42339c:	str	x8, [sp, #56]
  4233a0:	ldur	x8, [x29, #-64]
  4233a4:	str	x8, [sp, #48]
  4233a8:	ldur	x8, [x29, #-56]
  4233ac:	str	x8, [sp, #40]
  4233b0:	ldr	x8, [sp, #40]
  4233b4:	cmp	x8, #0x0
  4233b8:	cset	w9, ne  // ne = any
  4233bc:	mov	w10, #0x1                   	// #1
  4233c0:	eor	w9, w9, #0x1
  4233c4:	eor	w9, w9, w10
  4233c8:	eor	w9, w9, w10
  4233cc:	and	w9, w9, #0x1
  4233d0:	mov	w0, w9
  4233d4:	sxtw	x8, w0
  4233d8:	cbz	x8, 423400 <safe_atollu@plt+0x1bcd0>
  4233dc:	mov	w8, wzr
  4233e0:	mov	w0, w8
  4233e4:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4233e8:	add	x1, x1, #0xb92
  4233ec:	ldr	x2, [sp, #8]
  4233f0:	mov	w3, #0x12bb                	// #4795
  4233f4:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  4233f8:	add	x4, x4, #0xb95
  4233fc:	bl	406540 <log_assert_failed_realm@plt>
  423400:	ldr	x8, [sp, #48]
  423404:	cbnz	x8, 423448 <safe_atollu@plt+0x1bd18>
  423408:	ldr	x8, [sp, #56]
  42340c:	ldr	x8, [x8]
  423410:	ldr	x9, [sp, #40]
  423414:	str	x8, [x9, #64]
  423418:	cbz	x8, 42342c <safe_atollu@plt+0x1bcfc>
  42341c:	ldr	x8, [sp, #40]
  423420:	ldr	x9, [sp, #40]
  423424:	ldr	x9, [x9, #64]
  423428:	str	x8, [x9, #72]
  42342c:	ldr	x8, [sp, #40]
  423430:	mov	x9, xzr
  423434:	str	x9, [x8, #72]
  423438:	ldr	x8, [sp, #40]
  42343c:	ldr	x9, [sp, #56]
  423440:	str	x8, [x9]
  423444:	b	423484 <safe_atollu@plt+0x1bd54>
  423448:	ldr	x8, [sp, #48]
  42344c:	ldr	x8, [x8, #64]
  423450:	ldr	x9, [sp, #40]
  423454:	str	x8, [x9, #64]
  423458:	cbz	x8, 42346c <safe_atollu@plt+0x1bd3c>
  42345c:	ldr	x8, [sp, #40]
  423460:	ldr	x9, [sp, #40]
  423464:	ldr	x9, [x9, #64]
  423468:	str	x8, [x9, #72]
  42346c:	ldr	x8, [sp, #48]
  423470:	ldr	x9, [sp, #40]
  423474:	str	x8, [x9, #72]
  423478:	ldr	x8, [sp, #40]
  42347c:	ldr	x9, [sp, #48]
  423480:	str	x8, [x9, #64]
  423484:	ldur	x8, [x29, #-56]
  423488:	stur	x8, [x29, #-64]
  42348c:	mov	x0, #0x1                   	// #1
  423490:	mov	x1, #0x50                  	// #80
  423494:	bl	406730 <calloc@plt>
  423498:	stur	x0, [x29, #-56]
  42349c:	ldur	x8, [x29, #-56]
  4234a0:	cbnz	x8, 4234b8 <safe_atollu@plt+0x1bd88>
  4234a4:	mov	w8, #0xfffffff4            	// #-12
  4234a8:	stur	w8, [x29, #-4]
  4234ac:	mov	w8, #0x1                   	// #1
  4234b0:	str	w8, [sp, #76]
  4234b4:	b	42351c <safe_atollu@plt+0x1bdec>
  4234b8:	b	423340 <safe_atollu@plt+0x1bc10>
  4234bc:	ldr	w8, [sp, #80]
  4234c0:	cmp	w8, #0x0
  4234c4:	cset	w8, ge  // ge = tcont
  4234c8:	tbnz	w8, #0, 4234e0 <safe_atollu@plt+0x1bdb0>
  4234cc:	ldr	w8, [sp, #80]
  4234d0:	stur	w8, [x29, #-4]
  4234d4:	mov	w8, #0x1                   	// #1
  4234d8:	str	w8, [sp, #76]
  4234dc:	b	42351c <safe_atollu@plt+0x1bdec>
  4234e0:	ldur	x0, [x29, #-32]
  4234e4:	bl	406a70 <sd_bus_message_exit_container@plt>
  4234e8:	str	w0, [sp, #80]
  4234ec:	ldr	w8, [sp, #80]
  4234f0:	cmp	w8, #0x0
  4234f4:	cset	w8, ge  // ge = tcont
  4234f8:	tbnz	w8, #0, 423510 <safe_atollu@plt+0x1bde0>
  4234fc:	ldr	w8, [sp, #80]
  423500:	stur	w8, [x29, #-4]
  423504:	mov	w8, #0x1                   	// #1
  423508:	str	w8, [sp, #76]
  42350c:	b	42351c <safe_atollu@plt+0x1bdec>
  423510:	stur	wzr, [x29, #-4]
  423514:	mov	w8, #0x1                   	// #1
  423518:	str	w8, [sp, #76]
  42351c:	sub	x0, x29, #0x38
  423520:	bl	407e0c <safe_atollu@plt+0x6dc>
  423524:	ldur	w0, [x29, #-4]
  423528:	ldp	x29, x30, [sp, #160]
  42352c:	add	sp, sp, #0xb0
  423530:	ret
  423534:	sub	sp, sp, #0x20
  423538:	stp	x29, x30, [sp, #16]
  42353c:	add	x29, sp, #0x10
  423540:	str	x0, [sp, #8]
  423544:	ldr	x8, [sp, #8]
  423548:	ldr	x8, [x8]
  42354c:	cbz	x8, 42355c <safe_atollu@plt+0x1be2c>
  423550:	ldr	x8, [sp, #8]
  423554:	ldr	x0, [x8]
  423558:	bl	419e20 <safe_atollu@plt+0x126f0>
  42355c:	ldp	x29, x30, [sp, #16]
  423560:	add	sp, sp, #0x20
  423564:	ret
  423568:	sub	sp, sp, #0x60
  42356c:	stp	x29, x30, [sp, #80]
  423570:	add	x29, sp, #0x50
  423574:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  423578:	add	x8, x8, #0xe41
  42357c:	add	x8, x8, #0x3
  423580:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  423584:	add	x9, x9, #0xc9f
  423588:	stur	x0, [x29, #-8]
  42358c:	ldur	x10, [x29, #-8]
  423590:	ldr	x0, [x10, #64]
  423594:	str	x8, [sp, #16]
  423598:	str	x9, [sp, #8]
  42359c:	bl	406510 <strv_free@plt>
  4235a0:	ldur	x8, [x29, #-8]
  4235a4:	ldr	x8, [x8, #96]
  4235a8:	mov	x0, x8
  4235ac:	bl	406510 <strv_free@plt>
  4235b0:	ldur	x8, [x29, #-8]
  4235b4:	ldr	x8, [x8, #104]
  4235b8:	mov	x0, x8
  4235bc:	bl	406510 <strv_free@plt>
  4235c0:	ldur	x8, [x29, #-8]
  4235c4:	ldr	x8, [x8, #112]
  4235c8:	mov	x0, x8
  4235cc:	bl	406510 <strv_free@plt>
  4235d0:	ldur	x8, [x29, #-8]
  4235d4:	ldr	x8, [x8, #328]
  4235d8:	mov	x0, x8
  4235dc:	bl	406510 <strv_free@plt>
  4235e0:	ldur	x8, [x29, #-8]
  4235e4:	ldr	x8, [x8, #256]
  4235e8:	stur	x8, [x29, #-24]
  4235ec:	cbz	x8, 423718 <safe_atollu@plt+0x1bfe8>
  4235f0:	ldur	x8, [x29, #-8]
  4235f4:	add	x8, x8, #0x100
  4235f8:	stur	x8, [x29, #-32]
  4235fc:	ldur	x8, [x29, #-24]
  423600:	str	x8, [sp, #40]
  423604:	ldr	x8, [sp, #40]
  423608:	cmp	x8, #0x0
  42360c:	cset	w9, ne  // ne = any
  423610:	mov	w10, #0x1                   	// #1
  423614:	eor	w9, w9, #0x1
  423618:	eor	w9, w9, w10
  42361c:	eor	w9, w9, w10
  423620:	and	w9, w9, #0x1
  423624:	mov	w0, w9
  423628:	sxtw	x8, w0
  42362c:	cbz	x8, 423650 <safe_atollu@plt+0x1bf20>
  423630:	mov	w8, wzr
  423634:	mov	w0, w8
  423638:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  42363c:	add	x1, x1, #0xb17
  423640:	ldr	x2, [sp, #16]
  423644:	mov	w3, #0x102b                	// #4139
  423648:	ldr	x4, [sp, #8]
  42364c:	bl	406540 <log_assert_failed_realm@plt>
  423650:	ldr	x8, [sp, #40]
  423654:	ldr	x8, [x8, #24]
  423658:	cbz	x8, 423670 <safe_atollu@plt+0x1bf40>
  42365c:	ldr	x8, [sp, #40]
  423660:	ldr	x8, [x8, #32]
  423664:	ldr	x9, [sp, #40]
  423668:	ldr	x9, [x9, #24]
  42366c:	str	x8, [x9, #32]
  423670:	ldr	x8, [sp, #40]
  423674:	ldr	x8, [x8, #32]
  423678:	cbz	x8, 423694 <safe_atollu@plt+0x1bf64>
  42367c:	ldr	x8, [sp, #40]
  423680:	ldr	x8, [x8, #24]
  423684:	ldr	x9, [sp, #40]
  423688:	ldr	x9, [x9, #32]
  42368c:	str	x8, [x9, #24]
  423690:	b	4236f8 <safe_atollu@plt+0x1bfc8>
  423694:	ldur	x8, [x29, #-32]
  423698:	ldr	x8, [x8]
  42369c:	ldr	x9, [sp, #40]
  4236a0:	cmp	x8, x9
  4236a4:	cset	w10, eq  // eq = none
  4236a8:	mov	w11, #0x1                   	// #1
  4236ac:	eor	w10, w10, #0x1
  4236b0:	eor	w10, w10, w11
  4236b4:	eor	w10, w10, w11
  4236b8:	and	w10, w10, #0x1
  4236bc:	mov	w0, w10
  4236c0:	sxtw	x8, w0
  4236c4:	cbz	x8, 4236e8 <safe_atollu@plt+0x1bfb8>
  4236c8:	mov	w8, wzr
  4236cc:	mov	w0, w8
  4236d0:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4236d4:	add	x1, x1, #0xccc
  4236d8:	ldr	x2, [sp, #16]
  4236dc:	mov	w3, #0x102b                	// #4139
  4236e0:	ldr	x4, [sp, #8]
  4236e4:	bl	406540 <log_assert_failed_realm@plt>
  4236e8:	ldr	x8, [sp, #40]
  4236ec:	ldr	x8, [x8, #24]
  4236f0:	ldur	x9, [x29, #-32]
  4236f4:	str	x8, [x9]
  4236f8:	ldr	x8, [sp, #40]
  4236fc:	mov	x9, xzr
  423700:	str	x9, [x8, #32]
  423704:	ldr	x8, [sp, #40]
  423708:	str	x9, [x8, #24]
  42370c:	ldur	x0, [x29, #-24]
  423710:	bl	429cfc <safe_atollu@plt+0x225cc>
  423714:	b	4235e0 <safe_atollu@plt+0x1beb0>
  423718:	ldur	x8, [x29, #-8]
  42371c:	ldr	x8, [x8, #488]
  423720:	stur	x8, [x29, #-16]
  423724:	cbz	x8, 423850 <safe_atollu@plt+0x1c120>
  423728:	ldur	x8, [x29, #-8]
  42372c:	add	x8, x8, #0x1e8
  423730:	str	x8, [sp, #32]
  423734:	ldur	x8, [x29, #-16]
  423738:	str	x8, [sp, #24]
  42373c:	ldr	x8, [sp, #24]
  423740:	cmp	x8, #0x0
  423744:	cset	w9, ne  // ne = any
  423748:	mov	w10, #0x1                   	// #1
  42374c:	eor	w9, w9, #0x1
  423750:	eor	w9, w9, w10
  423754:	eor	w9, w9, w10
  423758:	and	w9, w9, #0x1
  42375c:	mov	w0, w9
  423760:	sxtw	x8, w0
  423764:	cbz	x8, 423788 <safe_atollu@plt+0x1c058>
  423768:	mov	w8, wzr
  42376c:	mov	w0, w8
  423770:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  423774:	add	x1, x1, #0xb17
  423778:	ldr	x2, [sp, #16]
  42377c:	mov	w3, #0x1030                	// #4144
  423780:	ldr	x4, [sp, #8]
  423784:	bl	406540 <log_assert_failed_realm@plt>
  423788:	ldr	x8, [sp, #24]
  42378c:	ldr	x8, [x8, #64]
  423790:	cbz	x8, 4237a8 <safe_atollu@plt+0x1c078>
  423794:	ldr	x8, [sp, #24]
  423798:	ldr	x8, [x8, #72]
  42379c:	ldr	x9, [sp, #24]
  4237a0:	ldr	x9, [x9, #64]
  4237a4:	str	x8, [x9, #72]
  4237a8:	ldr	x8, [sp, #24]
  4237ac:	ldr	x8, [x8, #72]
  4237b0:	cbz	x8, 4237cc <safe_atollu@plt+0x1c09c>
  4237b4:	ldr	x8, [sp, #24]
  4237b8:	ldr	x8, [x8, #64]
  4237bc:	ldr	x9, [sp, #24]
  4237c0:	ldr	x9, [x9, #72]
  4237c4:	str	x8, [x9, #64]
  4237c8:	b	423830 <safe_atollu@plt+0x1c100>
  4237cc:	ldr	x8, [sp, #32]
  4237d0:	ldr	x8, [x8]
  4237d4:	ldr	x9, [sp, #24]
  4237d8:	cmp	x8, x9
  4237dc:	cset	w10, eq  // eq = none
  4237e0:	mov	w11, #0x1                   	// #1
  4237e4:	eor	w10, w10, #0x1
  4237e8:	eor	w10, w10, w11
  4237ec:	eor	w10, w10, w11
  4237f0:	and	w10, w10, #0x1
  4237f4:	mov	w0, w10
  4237f8:	sxtw	x8, w0
  4237fc:	cbz	x8, 423820 <safe_atollu@plt+0x1c0f0>
  423800:	mov	w8, wzr
  423804:	mov	w0, w8
  423808:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  42380c:	add	x1, x1, #0xccc
  423810:	ldr	x2, [sp, #16]
  423814:	mov	w3, #0x1030                	// #4144
  423818:	ldr	x4, [sp, #8]
  42381c:	bl	406540 <log_assert_failed_realm@plt>
  423820:	ldr	x8, [sp, #24]
  423824:	ldr	x8, [x8, #64]
  423828:	ldr	x9, [sp, #32]
  42382c:	str	x8, [x9]
  423830:	ldr	x8, [sp, #24]
  423834:	mov	x9, xzr
  423838:	str	x9, [x8, #72]
  42383c:	ldr	x8, [sp, #24]
  423840:	str	x9, [x8, #64]
  423844:	ldur	x0, [x29, #-16]
  423848:	bl	42a45c <safe_atollu@plt+0x22d2c>
  42384c:	b	423718 <safe_atollu@plt+0x1bfe8>
  423850:	ldp	x29, x30, [sp, #80]
  423854:	add	sp, sp, #0x60
  423858:	ret
  42385c:	stp	x29, x30, [sp, #-32]!
  423860:	str	x28, [sp, #16]
  423864:	mov	x29, sp
  423868:	sub	sp, sp, #0x8a0
  42386c:	add	x8, sp, #0x610
  423870:	mov	x9, xzr
  423874:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  423878:	add	x10, x10, #0x20b
  42387c:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  423880:	add	x11, x11, #0xe40
  423884:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  423888:	add	x12, x12, #0xe41
  42388c:	add	x12, x12, #0x3
  423890:	adrp	x13, 450000 <string_hash_ops@@SD_SHARED+0x20>
  423894:	add	x13, x13, #0x358
  423898:	adrp	x14, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42389c:	add	x14, x14, #0x3c8
  4238a0:	adrp	x15, 439000 <safe_atollu@plt+0x318d0>
  4238a4:	add	x15, x15, #0xb7f
  4238a8:	stur	x0, [x29, #-8]
  4238ac:	stur	x1, [x29, #-16]
  4238b0:	stur	x2, [x29, #-24]
  4238b4:	str	x9, [sp, #1824]
  4238b8:	str	x8, [sp, #896]
  4238bc:	str	x10, [sp, #888]
  4238c0:	str	x11, [sp, #880]
  4238c4:	str	x12, [sp, #872]
  4238c8:	str	x13, [sp, #864]
  4238cc:	str	x14, [sp, #856]
  4238d0:	str	x15, [sp, #848]
  4238d4:	ldur	x8, [x29, #-16]
  4238d8:	cmp	x8, #0x0
  4238dc:	cset	w9, ne  // ne = any
  4238e0:	mov	w10, #0x1                   	// #1
  4238e4:	eor	w9, w9, #0x1
  4238e8:	eor	w9, w9, w10
  4238ec:	eor	w9, w9, w10
  4238f0:	and	w9, w9, #0x1
  4238f4:	mov	w0, w9
  4238f8:	sxtw	x8, w0
  4238fc:	cbz	x8, 423924 <safe_atollu@plt+0x1c1f4>
  423900:	mov	w8, wzr
  423904:	mov	w0, w8
  423908:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  42390c:	add	x1, x1, #0x78b
  423910:	ldr	x2, [sp, #872]
  423914:	mov	w3, #0x104e                	// #4174
  423918:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  42391c:	add	x4, x4, #0xd09
  423920:	bl	406540 <log_assert_failed_realm@plt>
  423924:	ldur	x8, [x29, #-16]
  423928:	ldr	x0, [x8, #16]
  42392c:	add	x1, sp, #0x748
  423930:	add	x2, sp, #0x740
  423934:	bl	42a508 <safe_atollu@plt+0x22dd8>
  423938:	ldr	x1, [sp, #1864]
  42393c:	mov	w0, #0x5                   	// #5
  423940:	str	x1, [sp, #840]
  423944:	bl	406d20 <special_glyph@plt>
  423948:	ldr	x3, [sp, #1856]
  42394c:	ldur	x8, [x29, #-16]
  423950:	ldr	x8, [x8]
  423954:	str	x0, [sp, #832]
  423958:	mov	x0, x8
  42395c:	str	x3, [sp, #824]
  423960:	bl	41f840 <safe_atollu@plt+0x18110>
  423964:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423968:	add	x8, x8, #0xd45
  42396c:	str	x0, [sp, #816]
  423970:	mov	x0, x8
  423974:	ldr	x1, [sp, #840]
  423978:	ldr	x2, [sp, #832]
  42397c:	ldr	x3, [sp, #824]
  423980:	ldr	x4, [sp, #816]
  423984:	bl	406650 <printf@plt>
  423988:	ldur	x8, [x29, #-16]
  42398c:	ldr	x8, [x8, #48]
  423990:	cbz	x8, 4239c0 <safe_atollu@plt+0x1c290>
  423994:	ldur	x8, [x29, #-16]
  423998:	ldr	x0, [x8]
  42399c:	ldur	x8, [x29, #-16]
  4239a0:	ldr	x1, [x8, #48]
  4239a4:	bl	41f7cc <safe_atollu@plt+0x1809c>
  4239a8:	tbnz	w0, #0, 4239c0 <safe_atollu@plt+0x1c290>
  4239ac:	ldur	x8, [x29, #-16]
  4239b0:	ldr	x1, [x8, #48]
  4239b4:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  4239b8:	add	x0, x0, #0xd4f
  4239bc:	bl	406650 <printf@plt>
  4239c0:	ldr	x0, [sp, #888]
  4239c4:	bl	406650 <printf@plt>
  4239c8:	ldur	x8, [x29, #-16]
  4239cc:	ldr	x8, [x8, #56]
  4239d0:	cbz	x8, 4239e8 <safe_atollu@plt+0x1c2b8>
  4239d4:	ldur	x8, [x29, #-16]
  4239d8:	ldr	x1, [x8, #56]
  4239dc:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  4239e0:	add	x0, x0, #0xd55
  4239e4:	bl	406650 <printf@plt>
  4239e8:	ldur	x8, [x29, #-16]
  4239ec:	ldr	x8, [x8, #8]
  4239f0:	str	x8, [sp, #1768]
  4239f4:	ldr	x8, [sp, #1768]
  4239f8:	mov	w9, #0x0                   	// #0
  4239fc:	str	w9, [sp, #812]
  423a00:	cbz	x8, 423a44 <safe_atollu@plt+0x1c314>
  423a04:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  423a08:	add	x8, x8, #0x98
  423a0c:	ldr	q0, [x8]
  423a10:	add	x0, sp, #0x6c0
  423a14:	ldr	x9, [sp, #896]
  423a18:	str	q0, [x9, #176]
  423a1c:	ldr	q0, [x8, #16]
  423a20:	str	q0, [x9, #192]
  423a24:	ldr	x1, [sp, #1768]
  423a28:	bl	406ab0 <strv_find@plt>
  423a2c:	cmp	x0, #0x0
  423a30:	cset	w10, ne  // ne = any
  423a34:	mov	w11, #0x1                   	// #1
  423a38:	eor	w10, w10, #0x1
  423a3c:	eor	w10, w10, w11
  423a40:	str	w10, [sp, #812]
  423a44:	ldr	w8, [sp, #812]
  423a48:	and	w8, w8, #0x1
  423a4c:	str	w8, [sp, #1764]
  423a50:	ldr	w8, [sp, #1764]
  423a54:	cbz	w8, 423a6c <safe_atollu@plt+0x1c33c>
  423a58:	bl	41ac6c <safe_atollu@plt+0x1353c>
  423a5c:	str	x0, [sp, #1848]
  423a60:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  423a64:	str	x0, [sp, #1840]
  423a68:	b	423a78 <safe_atollu@plt+0x1c348>
  423a6c:	ldr	x8, [sp, #880]
  423a70:	str	x8, [sp, #1840]
  423a74:	str	x8, [sp, #1848]
  423a78:	ldur	x8, [x29, #-16]
  423a7c:	ldr	x8, [x8, #80]
  423a80:	str	x8, [sp, #800]
  423a84:	cbz	x8, 423a94 <safe_atollu@plt+0x1c364>
  423a88:	ldr	x8, [sp, #800]
  423a8c:	str	x8, [sp, #792]
  423a90:	b	423aa0 <safe_atollu@plt+0x1c370>
  423a94:	ldur	x8, [x29, #-16]
  423a98:	ldr	x8, [x8, #72]
  423a9c:	str	x8, [sp, #792]
  423aa0:	ldr	x8, [sp, #792]
  423aa4:	str	x8, [sp, #1800]
  423aa8:	ldr	x8, [sp, #1800]
  423aac:	cbz	x8, 423ad8 <safe_atollu@plt+0x1c3a8>
  423ab0:	ldr	x0, [sp, #1800]
  423ab4:	mov	x8, xzr
  423ab8:	mov	x1, x8
  423abc:	add	x2, sp, #0x720
  423ac0:	bl	407160 <terminal_urlify_path@plt>
  423ac4:	cmp	w0, #0x0
  423ac8:	cset	w9, lt  // lt = tstop
  423acc:	tbnz	w9, #0, 423ad8 <safe_atollu@plt+0x1c3a8>
  423ad0:	ldr	x8, [sp, #1824]
  423ad4:	str	x8, [sp, #1800]
  423ad8:	ldur	x8, [x29, #-16]
  423adc:	ldr	x0, [x8, #120]
  423ae0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  423ae4:	tbnz	w0, #0, 423b28 <safe_atollu@plt+0x1c3f8>
  423ae8:	ldr	x1, [sp, #1848]
  423aec:	ldur	x8, [x29, #-16]
  423af0:	ldr	x0, [x8, #8]
  423af4:	str	x1, [sp, #784]
  423af8:	bl	41f840 <safe_atollu@plt+0x18110>
  423afc:	ldr	x3, [sp, #1840]
  423b00:	ldur	x8, [x29, #-16]
  423b04:	ldr	x4, [x8, #120]
  423b08:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423b0c:	add	x8, x8, #0xd84
  423b10:	str	x0, [sp, #776]
  423b14:	mov	x0, x8
  423b18:	ldr	x1, [sp, #784]
  423b1c:	ldr	x2, [sp, #776]
  423b20:	bl	406650 <printf@plt>
  423b24:	b	423ca0 <safe_atollu@plt+0x1c570>
  423b28:	ldr	x8, [sp, #1800]
  423b2c:	cbz	x8, 423bcc <safe_atollu@plt+0x1c49c>
  423b30:	ldur	x8, [x29, #-16]
  423b34:	ldr	x0, [x8, #32]
  423b38:	bl	40bb00 <safe_atollu@plt+0x43d0>
  423b3c:	tbnz	w0, #0, 423bcc <safe_atollu@plt+0x1c49c>
  423b40:	ldur	x8, [x29, #-16]
  423b44:	ldr	x0, [x8, #40]
  423b48:	bl	40bb00 <safe_atollu@plt+0x43d0>
  423b4c:	tbnz	w0, #0, 423bcc <safe_atollu@plt+0x1c49c>
  423b50:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  423b54:	add	x8, x8, #0xb8
  423b58:	ldr	q0, [x8]
  423b5c:	add	x0, sp, #0x6a0
  423b60:	ldr	x9, [sp, #896]
  423b64:	str	q0, [x9, #144]
  423b68:	ldr	x8, [x8, #16]
  423b6c:	str	x8, [sp, #1712]
  423b70:	ldur	x8, [x29, #-16]
  423b74:	ldr	x1, [x8, #32]
  423b78:	bl	406ab0 <strv_find@plt>
  423b7c:	cbnz	x0, 423bcc <safe_atollu@plt+0x1c49c>
  423b80:	ldr	x1, [sp, #1848]
  423b84:	ldur	x8, [x29, #-16]
  423b88:	ldr	x0, [x8, #8]
  423b8c:	str	x1, [sp, #768]
  423b90:	bl	41f840 <safe_atollu@plt+0x18110>
  423b94:	ldr	x3, [sp, #1840]
  423b98:	ldr	x4, [sp, #1800]
  423b9c:	ldur	x8, [x29, #-16]
  423ba0:	ldr	x5, [x8, #32]
  423ba4:	ldur	x8, [x29, #-16]
  423ba8:	ldr	x6, [x8, #40]
  423bac:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423bb0:	add	x8, x8, #0xdba
  423bb4:	str	x0, [sp, #760]
  423bb8:	mov	x0, x8
  423bbc:	ldr	x1, [sp, #768]
  423bc0:	ldr	x2, [sp, #760]
  423bc4:	bl	406650 <printf@plt>
  423bc8:	b	423ca0 <safe_atollu@plt+0x1c570>
  423bcc:	ldr	x8, [sp, #1800]
  423bd0:	cbz	x8, 423c28 <safe_atollu@plt+0x1c4f8>
  423bd4:	ldur	x8, [x29, #-16]
  423bd8:	ldr	x0, [x8, #32]
  423bdc:	bl	40bb00 <safe_atollu@plt+0x43d0>
  423be0:	tbnz	w0, #0, 423c28 <safe_atollu@plt+0x1c4f8>
  423be4:	ldr	x1, [sp, #1848]
  423be8:	ldur	x8, [x29, #-16]
  423bec:	ldr	x0, [x8, #8]
  423bf0:	str	x1, [sp, #752]
  423bf4:	bl	41f840 <safe_atollu@plt+0x18110>
  423bf8:	ldr	x3, [sp, #1840]
  423bfc:	ldr	x4, [sp, #1800]
  423c00:	ldur	x8, [x29, #-16]
  423c04:	ldr	x5, [x8, #32]
  423c08:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423c0c:	add	x8, x8, #0xdeb
  423c10:	str	x0, [sp, #744]
  423c14:	mov	x0, x8
  423c18:	ldr	x1, [sp, #752]
  423c1c:	ldr	x2, [sp, #744]
  423c20:	bl	406650 <printf@plt>
  423c24:	b	423ca0 <safe_atollu@plt+0x1c570>
  423c28:	ldr	x8, [sp, #1800]
  423c2c:	cbz	x8, 423c6c <safe_atollu@plt+0x1c53c>
  423c30:	ldr	x1, [sp, #1848]
  423c34:	ldur	x8, [x29, #-16]
  423c38:	ldr	x0, [x8, #8]
  423c3c:	str	x1, [sp, #736]
  423c40:	bl	41f840 <safe_atollu@plt+0x18110>
  423c44:	ldr	x3, [sp, #1840]
  423c48:	ldr	x4, [sp, #1800]
  423c4c:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423c50:	add	x8, x8, #0xe09
  423c54:	str	x0, [sp, #728]
  423c58:	mov	x0, x8
  423c5c:	ldr	x1, [sp, #736]
  423c60:	ldr	x2, [sp, #728]
  423c64:	bl	406650 <printf@plt>
  423c68:	b	423ca0 <safe_atollu@plt+0x1c570>
  423c6c:	ldr	x1, [sp, #1848]
  423c70:	ldur	x8, [x29, #-16]
  423c74:	ldr	x0, [x8, #8]
  423c78:	str	x1, [sp, #720]
  423c7c:	bl	41f840 <safe_atollu@plt+0x18110>
  423c80:	ldr	x3, [sp, #1840]
  423c84:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423c88:	add	x8, x8, #0xe23
  423c8c:	str	x0, [sp, #712]
  423c90:	mov	x0, x8
  423c94:	ldr	x1, [sp, #720]
  423c98:	ldr	x2, [sp, #712]
  423c9c:	bl	406650 <printf@plt>
  423ca0:	ldur	x8, [x29, #-16]
  423ca4:	ldrb	w9, [x8, #177]
  423ca8:	tbnz	w9, #0, 423cb0 <safe_atollu@plt+0x1c580>
  423cac:	b	423cbc <safe_atollu@plt+0x1c58c>
  423cb0:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  423cb4:	add	x0, x0, #0xe38
  423cb8:	bl	406650 <printf@plt>
  423cbc:	ldur	x8, [x29, #-16]
  423cc0:	ldr	x0, [x8, #96]
  423cc4:	bl	40c9fc <safe_atollu@plt+0x52cc>
  423cc8:	tbnz	w0, #0, 423eec <safe_atollu@plt+0x1c7bc>
  423ccc:	mov	x8, xzr
  423cd0:	str	x8, [sp, #1688]
  423cd4:	mov	w9, #0x0                   	// #0
  423cd8:	strb	w9, [sp, #1687]
  423cdc:	ldur	x8, [x29, #-16]
  423ce0:	ldr	x8, [x8, #96]
  423ce4:	str	x8, [sp, #1672]
  423ce8:	ldr	x8, [sp, #1672]
  423cec:	mov	w9, #0x0                   	// #0
  423cf0:	str	w9, [sp, #708]
  423cf4:	cbz	x8, 423d0c <safe_atollu@plt+0x1c5dc>
  423cf8:	ldr	x8, [sp, #1672]
  423cfc:	ldr	x8, [x8]
  423d00:	cmp	x8, #0x0
  423d04:	cset	w9, ne  // ne = any
  423d08:	str	w9, [sp, #708]
  423d0c:	ldr	w8, [sp, #708]
  423d10:	tbnz	w8, #0, 423d18 <safe_atollu@plt+0x1c5e8>
  423d14:	b	423ec8 <safe_atollu@plt+0x1c798>
  423d18:	mov	x8, xzr
  423d1c:	str	x8, [sp, #1664]
  423d20:	ldr	x8, [sp, #1688]
  423d24:	cbz	x8, 423d34 <safe_atollu@plt+0x1c604>
  423d28:	ldrb	w8, [sp, #1687]
  423d2c:	tbnz	w8, #0, 423d34 <safe_atollu@plt+0x1c604>
  423d30:	b	423dd0 <safe_atollu@plt+0x1c6a0>
  423d34:	ldr	x8, [sp, #1688]
  423d38:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  423d3c:	add	x9, x9, #0xe58
  423d40:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  423d44:	add	x10, x10, #0xe4a
  423d48:	cmp	x8, #0x0
  423d4c:	csel	x0, x10, x9, ne  // ne = any
  423d50:	bl	406650 <printf@plt>
  423d54:	ldr	x8, [sp, #1688]
  423d58:	mov	x0, x8
  423d5c:	bl	42a600 <safe_atollu@plt+0x22ed0>
  423d60:	str	x0, [sp, #1688]
  423d64:	ldr	x8, [sp, #1672]
  423d68:	ldr	x0, [x8]
  423d6c:	bl	406ec0 <dirname_malloc@plt>
  423d70:	str	x0, [sp, #1688]
  423d74:	ldr	x8, [sp, #1688]
  423d78:	cbnz	x8, 423da4 <safe_atollu@plt+0x1c674>
  423d7c:	mov	w8, wzr
  423d80:	mov	w0, w8
  423d84:	ldr	x1, [sp, #872]
  423d88:	mov	w2, #0x108e                	// #4238
  423d8c:	adrp	x3, 43b000 <safe_atollu@plt+0x338d0>
  423d90:	add	x3, x3, #0xe66
  423d94:	bl	4066b0 <log_oom_internal@plt>
  423d98:	mov	w8, #0x1                   	// #1
  423d9c:	str	w8, [sp, #1652]
  423da0:	b	423e98 <safe_atollu@plt+0x1c768>
  423da4:	ldr	x1, [sp, #1688]
  423da8:	mov	w0, #0x2                   	// #2
  423dac:	str	x1, [sp, #696]
  423db0:	bl	406d20 <special_glyph@plt>
  423db4:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423db8:	add	x8, x8, #0xe78
  423dbc:	str	x0, [sp, #688]
  423dc0:	mov	x0, x8
  423dc4:	ldr	x1, [sp, #696]
  423dc8:	ldr	x2, [sp, #688]
  423dcc:	bl	406650 <printf@plt>
  423dd0:	ldr	x8, [sp, #1672]
  423dd4:	ldr	x8, [x8, #8]
  423dd8:	mov	w9, #0x0                   	// #0
  423ddc:	str	w9, [sp, #684]
  423de0:	cbz	x8, 423e00 <safe_atollu@plt+0x1c6d0>
  423de4:	ldr	x8, [sp, #1672]
  423de8:	ldr	x0, [x8, #8]
  423dec:	ldr	x1, [sp, #1688]
  423df0:	bl	42a630 <safe_atollu@plt+0x22f00>
  423df4:	cmp	x0, #0x0
  423df8:	cset	w9, ne  // ne = any
  423dfc:	str	w9, [sp, #684]
  423e00:	ldr	w8, [sp, #684]
  423e04:	mov	w9, #0x1                   	// #1
  423e08:	eor	w8, w8, #0x1
  423e0c:	and	w8, w8, w9
  423e10:	strb	w8, [sp, #1687]
  423e14:	ldr	x10, [sp, #1672]
  423e18:	ldr	x0, [x10]
  423e1c:	ldr	x10, [sp, #1672]
  423e20:	ldr	x10, [x10]
  423e24:	str	x0, [sp, #672]
  423e28:	mov	x0, x10
  423e2c:	bl	406d40 <basename@plt>
  423e30:	ldr	x10, [sp, #672]
  423e34:	str	x0, [sp, #664]
  423e38:	mov	x0, x10
  423e3c:	ldr	x1, [sp, #664]
  423e40:	add	x2, sp, #0x680
  423e44:	bl	407160 <terminal_urlify_path@plt>
  423e48:	cmp	w0, #0x0
  423e4c:	cset	w8, lt  // lt = tstop
  423e50:	tbnz	w8, #0, 423e60 <safe_atollu@plt+0x1c730>
  423e54:	ldr	x8, [sp, #1664]
  423e58:	str	x8, [sp, #1656]
  423e5c:	b	423e6c <safe_atollu@plt+0x1c73c>
  423e60:	ldr	x8, [sp, #1672]
  423e64:	ldr	x8, [x8]
  423e68:	str	x8, [sp, #1656]
  423e6c:	ldr	x1, [sp, #1656]
  423e70:	ldrb	w8, [sp, #1687]
  423e74:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  423e78:	add	x9, x9, #0xe90
  423e7c:	tst	w8, #0x1
  423e80:	ldr	x10, [sp, #888]
  423e84:	csel	x2, x10, x9, ne  // ne = any
  423e88:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  423e8c:	add	x0, x0, #0xe8b
  423e90:	bl	406650 <printf@plt>
  423e94:	str	wzr, [sp, #1652]
  423e98:	add	x0, sp, #0x680
  423e9c:	bl	407e0c <safe_atollu@plt+0x6dc>
  423ea0:	ldr	w8, [sp, #1652]
  423ea4:	cmp	w8, #0x0
  423ea8:	cset	w8, eq  // eq = none
  423eac:	eor	w8, w8, #0x1
  423eb0:	tbnz	w8, #0, 423ecc <safe_atollu@plt+0x1c79c>
  423eb4:	b	423eb8 <safe_atollu@plt+0x1c788>
  423eb8:	ldr	x8, [sp, #1672]
  423ebc:	add	x8, x8, #0x8
  423ec0:	str	x8, [sp, #1672]
  423ec4:	b	423ce8 <safe_atollu@plt+0x1c5b8>
  423ec8:	str	wzr, [sp, #1652]
  423ecc:	add	x0, sp, #0x698
  423ed0:	bl	407e0c <safe_atollu@plt+0x6dc>
  423ed4:	ldr	w8, [sp, #1652]
  423ed8:	cmp	w8, #0x0
  423edc:	cset	w8, eq  // eq = none
  423ee0:	eor	w8, w8, #0x1
  423ee4:	tbnz	w8, #0, 425648 <safe_atollu@plt+0x1df18>
  423ee8:	b	423eec <safe_atollu@plt+0x1c7bc>
  423eec:	ldur	x8, [x29, #-16]
  423ef0:	ldr	x0, [x8, #16]
  423ef4:	ldur	x8, [x29, #-16]
  423ef8:	ldr	x1, [x8, #24]
  423efc:	bl	41f7cc <safe_atollu@plt+0x1809c>
  423f00:	tbnz	w0, #0, 423f08 <safe_atollu@plt+0x1c7d8>
  423f04:	b	423f14 <safe_atollu@plt+0x1c7e4>
  423f08:	mov	x8, xzr
  423f0c:	str	x8, [sp, #656]
  423f10:	b	423f20 <safe_atollu@plt+0x1c7f0>
  423f14:	ldur	x8, [x29, #-16]
  423f18:	ldr	x8, [x8, #24]
  423f1c:	str	x8, [sp, #656]
  423f20:	ldr	x8, [sp, #656]
  423f24:	str	x8, [sp, #1832]
  423f28:	ldr	x8, [sp, #1832]
  423f2c:	cbz	x8, 423f6c <safe_atollu@plt+0x1c83c>
  423f30:	ldr	x1, [sp, #1864]
  423f34:	ldur	x8, [x29, #-16]
  423f38:	ldr	x0, [x8, #16]
  423f3c:	str	x1, [sp, #648]
  423f40:	bl	41f840 <safe_atollu@plt+0x18110>
  423f44:	ldr	x3, [sp, #1832]
  423f48:	ldr	x4, [sp, #1856]
  423f4c:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423f50:	add	x8, x8, #0xe93
  423f54:	str	x0, [sp, #640]
  423f58:	mov	x0, x8
  423f5c:	ldr	x1, [sp, #648]
  423f60:	ldr	x2, [sp, #640]
  423f64:	bl	406650 <printf@plt>
  423f68:	b	423fa0 <safe_atollu@plt+0x1c870>
  423f6c:	ldr	x1, [sp, #1864]
  423f70:	ldur	x8, [x29, #-16]
  423f74:	ldr	x0, [x8, #16]
  423f78:	str	x1, [sp, #632]
  423f7c:	bl	41f840 <safe_atollu@plt+0x18110>
  423f80:	ldr	x3, [sp, #1856]
  423f84:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  423f88:	add	x8, x8, #0xeac
  423f8c:	str	x0, [sp, #624]
  423f90:	mov	x0, x8
  423f94:	ldr	x1, [sp, #632]
  423f98:	ldr	x2, [sp, #624]
  423f9c:	bl	406650 <printf@plt>
  423fa0:	ldur	x8, [x29, #-16]
  423fa4:	ldr	x0, [x8, #128]
  423fa8:	bl	40bb00 <safe_atollu@plt+0x43d0>
  423fac:	tbnz	w0, #0, 423fdc <safe_atollu@plt+0x1c8ac>
  423fb0:	ldur	x8, [x29, #-16]
  423fb4:	ldr	x0, [x8, #128]
  423fb8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  423fbc:	add	x1, x1, #0xec0
  423fc0:	bl	4066f0 <strcmp@plt>
  423fc4:	cbz	w0, 423fdc <safe_atollu@plt+0x1c8ac>
  423fc8:	ldur	x8, [x29, #-16]
  423fcc:	ldr	x1, [x8, #128]
  423fd0:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  423fd4:	add	x0, x0, #0xec8
  423fd8:	bl	406650 <printf@plt>
  423fdc:	ldur	x8, [x29, #-16]
  423fe0:	ldr	x8, [x8, #16]
  423fe4:	str	x8, [sp, #1640]
  423fe8:	ldr	x8, [sp, #1640]
  423fec:	mov	w9, #0x0                   	// #0
  423ff0:	str	w9, [sp, #620]
  423ff4:	cbz	x8, 424038 <safe_atollu@plt+0x1c908>
  423ff8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  423ffc:	add	x8, x8, #0xd0
  424000:	ldr	q0, [x8]
  424004:	add	x0, sp, #0x640
  424008:	ldr	x9, [sp, #896]
  42400c:	str	q0, [x9, #48]
  424010:	ldr	x8, [x8, #16]
  424014:	str	x8, [sp, #1616]
  424018:	ldr	x1, [sp, #1640]
  42401c:	bl	406ab0 <strv_find@plt>
  424020:	cmp	x0, #0x0
  424024:	cset	w10, ne  // ne = any
  424028:	mov	w11, #0x1                   	// #1
  42402c:	eor	w10, w10, #0x1
  424030:	eor	w10, w10, w11
  424034:	str	w10, [sp, #620]
  424038:	ldr	w8, [sp, #620]
  42403c:	and	w8, w8, #0x1
  424040:	str	w8, [sp, #1636]
  424044:	ldr	w8, [sp, #1636]
  424048:	cbz	w8, 42405c <safe_atollu@plt+0x1c92c>
  42404c:	ldur	x8, [x29, #-16]
  424050:	ldr	x8, [x8, #152]
  424054:	str	x8, [sp, #608]
  424058:	b	424174 <safe_atollu@plt+0x1ca44>
  42405c:	ldur	x8, [x29, #-16]
  424060:	ldr	x8, [x8, #16]
  424064:	str	x8, [sp, #1592]
  424068:	ldr	x8, [sp, #1592]
  42406c:	mov	w9, #0x0                   	// #0
  424070:	str	w9, [sp, #604]
  424074:	cbz	x8, 4240b8 <safe_atollu@plt+0x1c988>
  424078:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42407c:	add	x8, x8, #0xe8
  424080:	ldr	q0, [x8]
  424084:	add	x0, sp, #0x610
  424088:	ldr	x9, [sp, #896]
  42408c:	str	q0, [x9]
  424090:	ldr	x8, [x8, #16]
  424094:	str	x8, [sp, #1568]
  424098:	ldr	x1, [sp, #1592]
  42409c:	bl	406ab0 <strv_find@plt>
  4240a0:	cmp	x0, #0x0
  4240a4:	cset	w10, ne  // ne = any
  4240a8:	mov	w11, #0x1                   	// #1
  4240ac:	eor	w10, w10, #0x1
  4240b0:	eor	w10, w10, w11
  4240b4:	str	w10, [sp, #604]
  4240b8:	ldr	w8, [sp, #604]
  4240bc:	and	w8, w8, #0x1
  4240c0:	str	w8, [sp, #1588]
  4240c4:	ldr	w8, [sp, #1588]
  4240c8:	cbz	w8, 4240dc <safe_atollu@plt+0x1c9ac>
  4240cc:	ldur	x8, [x29, #-16]
  4240d0:	ldr	x8, [x8, #168]
  4240d4:	str	x8, [sp, #592]
  4240d8:	b	42416c <safe_atollu@plt+0x1ca3c>
  4240dc:	ldur	x8, [x29, #-16]
  4240e0:	ldr	x8, [x8, #16]
  4240e4:	str	x8, [sp, #1544]
  4240e8:	ldr	x8, [sp, #1544]
  4240ec:	mov	w9, #0x0                   	// #0
  4240f0:	str	w9, [sp, #588]
  4240f4:	cbz	x8, 424134 <safe_atollu@plt+0x1ca04>
  4240f8:	add	x8, sp, #0x5f0
  4240fc:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  424100:	add	x9, x9, #0xed6
  424104:	str	x9, [sp, #1520]
  424108:	mov	x9, xzr
  42410c:	str	x9, [x8, #8]
  424110:	ldr	x1, [sp, #1544]
  424114:	mov	x0, x8
  424118:	bl	406ab0 <strv_find@plt>
  42411c:	cmp	x0, #0x0
  424120:	cset	w10, ne  // ne = any
  424124:	mov	w11, #0x1                   	// #1
  424128:	eor	w10, w10, #0x1
  42412c:	eor	w10, w10, w11
  424130:	str	w10, [sp, #588]
  424134:	ldr	w8, [sp, #588]
  424138:	and	w8, w8, #0x1
  42413c:	str	w8, [sp, #1540]
  424140:	ldr	w8, [sp, #1540]
  424144:	cbz	w8, 424158 <safe_atollu@plt+0x1ca28>
  424148:	ldur	x8, [x29, #-16]
  42414c:	ldr	x8, [x8, #136]
  424150:	str	x8, [sp, #576]
  424154:	b	424164 <safe_atollu@plt+0x1ca34>
  424158:	ldur	x8, [x29, #-16]
  42415c:	ldr	x8, [x8, #160]
  424160:	str	x8, [sp, #576]
  424164:	ldr	x8, [sp, #576]
  424168:	str	x8, [sp, #592]
  42416c:	ldr	x8, [sp, #592]
  424170:	str	x8, [sp, #608]
  424174:	ldr	x8, [sp, #608]
  424178:	str	x8, [sp, #1808]
  42417c:	ldr	x2, [sp, #1808]
  424180:	add	x0, sp, #0x788
  424184:	mov	x1, #0x100                 	// #256
  424188:	bl	407030 <format_timestamp_relative@plt>
  42418c:	str	x0, [sp, #1880]
  424190:	ldr	x2, [sp, #1808]
  424194:	add	x0, sp, #0x762
  424198:	mov	x1, #0x26                  	// #38
  42419c:	bl	407020 <format_timestamp@plt>
  4241a0:	str	x0, [sp, #1872]
  4241a4:	ldr	x8, [sp, #1880]
  4241a8:	cbz	x8, 4241c4 <safe_atollu@plt+0x1ca94>
  4241ac:	ldr	x1, [sp, #1872]
  4241b0:	ldr	x2, [sp, #1880]
  4241b4:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  4241b8:	add	x0, x0, #0xee1
  4241bc:	bl	406650 <printf@plt>
  4241c0:	b	4241e8 <safe_atollu@plt+0x1cab8>
  4241c4:	ldr	x8, [sp, #1872]
  4241c8:	cbz	x8, 4241e0 <safe_atollu@plt+0x1cab0>
  4241cc:	ldr	x1, [sp, #1872]
  4241d0:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  4241d4:	add	x0, x0, #0xef0
  4241d8:	bl	406650 <printf@plt>
  4241dc:	b	4241e8 <safe_atollu@plt+0x1cab8>
  4241e0:	ldr	x0, [sp, #888]
  4241e4:	bl	406650 <printf@plt>
  4241e8:	ldur	x8, [x29, #-16]
  4241ec:	ldr	x8, [x8, #104]
  4241f0:	str	x8, [sp, #1792]
  4241f4:	ldr	x8, [sp, #1792]
  4241f8:	mov	w9, #0x0                   	// #0
  4241fc:	str	w9, [sp, #572]
  424200:	cbz	x8, 424218 <safe_atollu@plt+0x1cae8>
  424204:	ldr	x8, [sp, #1792]
  424208:	ldr	x8, [x8]
  42420c:	cmp	x8, #0x0
  424210:	cset	w9, ne  // ne = any
  424214:	str	w9, [sp, #572]
  424218:	ldr	w8, [sp, #572]
  42421c:	tbnz	w8, #0, 424224 <safe_atollu@plt+0x1caf4>
  424220:	b	4242cc <safe_atollu@plt+0x1cb9c>
  424224:	add	x2, sp, #0x5ec
  424228:	mov	w8, #0xffffffff            	// #-1
  42422c:	str	w8, [sp, #1516]
  424230:	ldur	x0, [x29, #-8]
  424234:	ldr	x9, [sp, #1792]
  424238:	ldr	x1, [x9]
  42423c:	bl	42155c <safe_atollu@plt+0x19e2c>
  424240:	ldr	w8, [sp, #1516]
  424244:	mov	w0, w8
  424248:	bl	406880 <unit_active_state_to_string@plt>
  42424c:	add	x1, sp, #0x738
  424250:	add	x2, sp, #0x730
  424254:	bl	42a508 <safe_atollu@plt+0x22dd8>
  424258:	ldr	x9, [sp, #1792]
  42425c:	ldur	x10, [x29, #-16]
  424260:	ldr	x10, [x10, #104]
  424264:	adrp	x11, 43b000 <safe_atollu@plt+0x338d0>
  424268:	add	x11, x11, #0xf09
  42426c:	adrp	x12, 43b000 <safe_atollu@plt+0x338d0>
  424270:	add	x12, x12, #0xf16
  424274:	cmp	x9, x10
  424278:	csel	x1, x11, x12, eq  // eq = none
  42427c:	ldr	x2, [sp, #1848]
  424280:	mov	w0, #0x5                   	// #5
  424284:	str	x1, [sp, #560]
  424288:	str	x2, [sp, #552]
  42428c:	bl	406d20 <special_glyph@plt>
  424290:	ldr	x4, [sp, #1840]
  424294:	ldr	x9, [sp, #1792]
  424298:	ldr	x5, [x9]
  42429c:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  4242a0:	add	x9, x9, #0xefb
  4242a4:	str	x0, [sp, #544]
  4242a8:	mov	x0, x9
  4242ac:	ldr	x1, [sp, #560]
  4242b0:	ldr	x2, [sp, #552]
  4242b4:	ldr	x3, [sp, #544]
  4242b8:	bl	406650 <printf@plt>
  4242bc:	ldr	x8, [sp, #1792]
  4242c0:	add	x8, x8, #0x8
  4242c4:	str	x8, [sp, #1792]
  4242c8:	b	4241f4 <safe_atollu@plt+0x1cac4>
  4242cc:	ldur	x8, [x29, #-16]
  4242d0:	ldr	x0, [x8]
  4242d4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4242d8:	add	x1, x1, #0x25a
  4242dc:	bl	406a80 <endswith@plt>
  4242e0:	cbz	x0, 424390 <safe_atollu@plt+0x1cc60>
  4242e4:	ldur	x8, [x29, #-16]
  4242e8:	ldr	x8, [x8, #296]
  4242ec:	add	x1, sp, #0x490
  4242f0:	str	x8, [sp, #1168]
  4242f4:	ldur	x8, [x29, #-16]
  4242f8:	ldr	x8, [x8, #304]
  4242fc:	str	x8, [sp, #1176]
  424300:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  424304:	add	x0, x0, #0xf23
  424308:	str	x1, [sp, #536]
  42430c:	bl	406650 <printf@plt>
  424310:	add	x8, sp, #0x4a0
  424314:	mov	x0, x8
  424318:	str	x8, [sp, #528]
  42431c:	bl	406aa0 <dual_timestamp_get@plt>
  424320:	ldr	x8, [sp, #528]
  424324:	mov	x0, x8
  424328:	ldr	x1, [sp, #536]
  42432c:	bl	41d110 <safe_atollu@plt+0x159e0>
  424330:	str	x0, [sp, #1160]
  424334:	ldr	x2, [sp, #1160]
  424338:	add	x0, sp, #0x4ec
  42433c:	mov	x1, #0x100                 	// #256
  424340:	bl	407030 <format_timestamp_relative@plt>
  424344:	str	x0, [sp, #1208]
  424348:	ldr	x2, [sp, #1160]
  42434c:	add	x0, sp, #0x4c6
  424350:	mov	x1, #0x26                  	// #38
  424354:	bl	407020 <format_timestamp@plt>
  424358:	str	x0, [sp, #1200]
  42435c:	ldr	x8, [sp, #1200]
  424360:	cbz	x8, 424384 <safe_atollu@plt+0x1cc54>
  424364:	ldr	x8, [sp, #1208]
  424368:	cbz	x8, 424384 <safe_atollu@plt+0x1cc54>
  42436c:	ldr	x1, [sp, #1200]
  424370:	ldr	x2, [sp, #1208]
  424374:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  424378:	add	x0, x0, #0xf31
  42437c:	bl	406650 <printf@plt>
  424380:	b	424390 <safe_atollu@plt+0x1cc60>
  424384:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  424388:	add	x0, x0, #0xf39
  42438c:	bl	406650 <printf@plt>
  424390:	ldur	x8, [x29, #-16]
  424394:	ldr	x8, [x8, #112]
  424398:	str	x8, [sp, #1792]
  42439c:	ldr	x8, [sp, #1792]
  4243a0:	mov	w9, #0x0                   	// #0
  4243a4:	str	w9, [sp, #524]
  4243a8:	cbz	x8, 4243c0 <safe_atollu@plt+0x1cc90>
  4243ac:	ldr	x8, [sp, #1792]
  4243b0:	ldr	x8, [x8]
  4243b4:	cmp	x8, #0x0
  4243b8:	cset	w9, ne  // ne = any
  4243bc:	str	w9, [sp, #524]
  4243c0:	ldr	w8, [sp, #524]
  4243c4:	tbnz	w8, #0, 4243cc <safe_atollu@plt+0x1cc9c>
  4243c8:	b	424474 <safe_atollu@plt+0x1cd44>
  4243cc:	add	x2, sp, #0x484
  4243d0:	mov	w8, #0xffffffff            	// #-1
  4243d4:	str	w8, [sp, #1156]
  4243d8:	ldur	x0, [x29, #-8]
  4243dc:	ldr	x9, [sp, #1792]
  4243e0:	ldr	x1, [x9]
  4243e4:	bl	42155c <safe_atollu@plt+0x19e2c>
  4243e8:	ldr	w8, [sp, #1156]
  4243ec:	mov	w0, w8
  4243f0:	bl	406880 <unit_active_state_to_string@plt>
  4243f4:	add	x1, sp, #0x738
  4243f8:	add	x2, sp, #0x730
  4243fc:	bl	42a508 <safe_atollu@plt+0x22dd8>
  424400:	ldr	x9, [sp, #1792]
  424404:	ldur	x10, [x29, #-16]
  424408:	ldr	x10, [x10, #112]
  42440c:	adrp	x11, 43b000 <safe_atollu@plt+0x338d0>
  424410:	add	x11, x11, #0xf16
  424414:	adrp	x12, 43b000 <safe_atollu@plt+0x338d0>
  424418:	add	x12, x12, #0xf3e
  42441c:	cmp	x9, x10
  424420:	csel	x1, x12, x11, eq  // eq = none
  424424:	ldr	x2, [sp, #1848]
  424428:	mov	w0, #0x5                   	// #5
  42442c:	str	x1, [sp, #512]
  424430:	str	x2, [sp, #504]
  424434:	bl	406d20 <special_glyph@plt>
  424438:	ldr	x4, [sp, #1840]
  42443c:	ldr	x9, [sp, #1792]
  424440:	ldr	x5, [x9]
  424444:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  424448:	add	x9, x9, #0xefb
  42444c:	str	x0, [sp, #496]
  424450:	mov	x0, x9
  424454:	ldr	x1, [sp, #512]
  424458:	ldr	x2, [sp, #504]
  42445c:	ldr	x3, [sp, #496]
  424460:	bl	406650 <printf@plt>
  424464:	ldr	x8, [sp, #1792]
  424468:	add	x8, x8, #0x8
  42446c:	str	x8, [sp, #1792]
  424470:	b	42439c <safe_atollu@plt+0x1cc6c>
  424474:	ldur	x8, [x29, #-16]
  424478:	ldrb	w9, [x8, #248]
  42447c:	tbnz	w9, #0, 424630 <safe_atollu@plt+0x1cf00>
  424480:	ldur	x8, [x29, #-16]
  424484:	ldr	x8, [x8, #240]
  424488:	cmp	x8, #0x0
  42448c:	cset	w9, ls  // ls = plast
  424490:	tbnz	w9, #0, 424630 <safe_atollu@plt+0x1cf00>
  424494:	str	wzr, [sp, #1140]
  424498:	ldur	x8, [x29, #-16]
  42449c:	ldr	x2, [x8, #240]
  4244a0:	add	x0, sp, #0x788
  4244a4:	mov	x1, #0x100                 	// #256
  4244a8:	bl	407030 <format_timestamp_relative@plt>
  4244ac:	str	x0, [sp, #1880]
  4244b0:	ldur	x8, [x29, #-16]
  4244b4:	ldr	x2, [x8, #240]
  4244b8:	add	x0, sp, #0x762
  4244bc:	mov	x1, #0x26                  	// #38
  4244c0:	bl	407020 <format_timestamp@plt>
  4244c4:	str	x0, [sp, #1872]
  4244c8:	bl	41abcc <safe_atollu@plt+0x1349c>
  4244cc:	str	x0, [sp, #488]
  4244d0:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  4244d4:	ldr	x3, [sp, #1872]
  4244d8:	ldr	x8, [sp, #1880]
  4244dc:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  4244e0:	add	x9, x9, #0xf7e
  4244e4:	cmp	x8, #0x0
  4244e8:	ldr	x8, [sp, #880]
  4244ec:	csel	x4, x9, x8, ne  // ne = any
  4244f0:	ldr	x9, [sp, #1880]
  4244f4:	str	x0, [sp, #480]
  4244f8:	mov	x0, x9
  4244fc:	str	x3, [sp, #472]
  424500:	str	x4, [sp, #464]
  424504:	bl	41b7c4 <safe_atollu@plt+0x14094>
  424508:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  42450c:	add	x8, x8, #0xf4b
  424510:	str	x0, [sp, #456]
  424514:	mov	x0, x8
  424518:	ldr	x1, [sp, #488]
  42451c:	ldr	x2, [sp, #480]
  424520:	ldr	x3, [sp, #472]
  424524:	ldr	x4, [sp, #464]
  424528:	ldr	x5, [sp, #456]
  42452c:	bl	406650 <printf@plt>
  424530:	ldur	x8, [x29, #-16]
  424534:	ldr	x8, [x8, #256]
  424538:	str	x8, [sp, #1144]
  42453c:	ldr	x8, [sp, #1144]
  424540:	cbz	x8, 424574 <safe_atollu@plt+0x1ce44>
  424544:	ldr	x8, [sp, #1144]
  424548:	ldr	w9, [x8, #20]
  42454c:	cmp	w9, #0x0
  424550:	cset	w9, ge  // ge = tcont
  424554:	tbnz	w9, #0, 424564 <safe_atollu@plt+0x1ce34>
  424558:	ldr	w8, [sp, #1140]
  42455c:	add	w8, w8, #0x1
  424560:	str	w8, [sp, #1140]
  424564:	ldr	x8, [sp, #1144]
  424568:	ldr	x8, [x8, #24]
  42456c:	str	x8, [sp, #1144]
  424570:	b	42453c <safe_atollu@plt+0x1ce0c>
  424574:	ldur	x8, [x29, #-16]
  424578:	ldr	x8, [x8, #256]
  42457c:	str	x8, [sp, #1144]
  424580:	ldr	x8, [sp, #1144]
  424584:	cbz	x8, 424630 <safe_atollu@plt+0x1cf00>
  424588:	ldr	x8, [sp, #1144]
  42458c:	ldr	w9, [x8, #20]
  424590:	cmp	w9, #0x0
  424594:	cset	w9, ge  // ge = tcont
  424598:	tbnz	w9, #0, 424620 <safe_atollu@plt+0x1cef0>
  42459c:	ldr	w8, [sp, #1140]
  4245a0:	subs	w8, w8, #0x1
  4245a4:	str	w8, [sp, #1140]
  4245a8:	cbz	w8, 4245bc <safe_atollu@plt+0x1ce8c>
  4245ac:	mov	w0, #0x1                   	// #1
  4245b0:	bl	406d20 <special_glyph@plt>
  4245b4:	str	x0, [sp, #448]
  4245b8:	b	4245c8 <safe_atollu@plt+0x1ce98>
  4245bc:	mov	w0, #0x2                   	// #2
  4245c0:	bl	406d20 <special_glyph@plt>
  4245c4:	str	x0, [sp, #448]
  4245c8:	ldr	x8, [sp, #448]
  4245cc:	ldr	x9, [sp, #1144]
  4245d0:	ldr	x2, [x9]
  4245d4:	ldr	x9, [sp, #1144]
  4245d8:	ldrb	w10, [x9, #16]
  4245dc:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  4245e0:	add	x9, x9, #0xfa8
  4245e4:	tst	w10, #0x1
  4245e8:	ldr	x11, [sp, #880]
  4245ec:	csel	x3, x9, x11, ne  // ne = any
  4245f0:	ldr	x9, [sp, #1144]
  4245f4:	ldrb	w10, [x9, #17]
  4245f8:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  4245fc:	add	x9, x9, #0xfaa
  424600:	tst	w10, #0x1
  424604:	csel	x4, x9, x11, ne  // ne = any
  424608:	ldr	x9, [sp, #1144]
  42460c:	ldr	x5, [x9, #8]
  424610:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  424614:	add	x0, x0, #0xf81
  424618:	mov	x1, x8
  42461c:	bl	406650 <printf@plt>
  424620:	ldr	x8, [sp, #1144]
  424624:	ldr	x8, [x8, #24]
  424628:	str	x8, [sp, #1144]
  42462c:	b	424580 <safe_atollu@plt+0x1ce50>
  424630:	ldur	x8, [x29, #-16]
  424634:	ldrb	w9, [x8, #272]
  424638:	tbnz	w9, #0, 42474c <safe_atollu@plt+0x1d01c>
  42463c:	ldur	x8, [x29, #-16]
  424640:	ldr	x8, [x8, #264]
  424644:	cmp	x8, #0x0
  424648:	cset	w9, ls  // ls = plast
  42464c:	tbnz	w9, #0, 42474c <safe_atollu@plt+0x1d01c>
  424650:	ldur	x8, [x29, #-16]
  424654:	ldr	x2, [x8, #264]
  424658:	add	x0, sp, #0x788
  42465c:	mov	x1, #0x100                 	// #256
  424660:	bl	407030 <format_timestamp_relative@plt>
  424664:	str	x0, [sp, #1880]
  424668:	ldur	x8, [x29, #-16]
  42466c:	ldr	x2, [x8, #264]
  424670:	add	x0, sp, #0x762
  424674:	mov	x1, #0x26                  	// #38
  424678:	bl	407020 <format_timestamp@plt>
  42467c:	str	x0, [sp, #1872]
  424680:	bl	41ac6c <safe_atollu@plt+0x1353c>
  424684:	str	x0, [sp, #440]
  424688:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  42468c:	ldr	x3, [sp, #1872]
  424690:	ldr	x8, [sp, #1880]
  424694:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  424698:	add	x9, x9, #0xf7e
  42469c:	cmp	x8, #0x0
  4246a0:	ldr	x8, [sp, #880]
  4246a4:	csel	x4, x9, x8, ne  // ne = any
  4246a8:	ldr	x9, [sp, #1880]
  4246ac:	str	x0, [sp, #432]
  4246b0:	mov	x0, x9
  4246b4:	str	x3, [sp, #424]
  4246b8:	str	x4, [sp, #416]
  4246bc:	bl	41b7c4 <safe_atollu@plt+0x14094>
  4246c0:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  4246c4:	add	x8, x8, #0xfac
  4246c8:	str	x0, [sp, #408]
  4246cc:	mov	x0, x8
  4246d0:	ldr	x1, [sp, #440]
  4246d4:	ldr	x2, [sp, #432]
  4246d8:	ldr	x3, [sp, #424]
  4246dc:	ldr	x4, [sp, #416]
  4246e0:	ldr	x5, [sp, #408]
  4246e4:	bl	406650 <printf@plt>
  4246e8:	ldur	x8, [x29, #-16]
  4246ec:	ldrb	w10, [x8, #273]
  4246f0:	tbnz	w10, #0, 4246f8 <safe_atollu@plt+0x1cfc8>
  4246f4:	b	424708 <safe_atollu@plt+0x1cfd8>
  4246f8:	adrp	x0, 43b000 <safe_atollu@plt+0x338d0>
  4246fc:	add	x0, x0, #0xfdf
  424700:	bl	406650 <printf@plt>
  424704:	b	42474c <safe_atollu@plt+0x1d01c>
  424708:	ldur	x8, [x29, #-16]
  42470c:	ldr	x8, [x8, #280]
  424710:	cbz	x8, 42474c <safe_atollu@plt+0x1d01c>
  424714:	ldur	x8, [x29, #-16]
  424718:	ldr	x1, [x8, #280]
  42471c:	ldur	x8, [x29, #-16]
  424720:	ldrb	w9, [x8, #274]
  424724:	adrp	x8, 43b000 <safe_atollu@plt+0x338d0>
  424728:	add	x8, x8, #0xfaa
  42472c:	tst	w9, #0x1
  424730:	ldr	x10, [sp, #880]
  424734:	csel	x2, x8, x10, ne  // ne = any
  424738:	ldur	x8, [x29, #-16]
  42473c:	ldr	x3, [x8, #288]
  424740:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424744:	add	x0, x0, #0x15
  424748:	bl	406650 <printf@plt>
  42474c:	ldur	x8, [x29, #-16]
  424750:	ldr	x8, [x8, #336]
  424754:	cbz	x8, 42476c <safe_atollu@plt+0x1d03c>
  424758:	ldur	x8, [x29, #-16]
  42475c:	ldr	x1, [x8, #336]
  424760:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424764:	add	x0, x0, #0x37
  424768:	bl	406650 <printf@plt>
  42476c:	ldur	x8, [x29, #-16]
  424770:	ldr	x8, [x8, #344]
  424774:	cbz	x8, 42478c <safe_atollu@plt+0x1d05c>
  424778:	ldur	x8, [x29, #-16]
  42477c:	ldr	x1, [x8, #344]
  424780:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424784:	add	x0, x0, #0x48
  424788:	bl	406650 <printf@plt>
  42478c:	ldur	x8, [x29, #-16]
  424790:	ldr	x8, [x8, #352]
  424794:	cbz	x8, 4247ac <safe_atollu@plt+0x1d07c>
  424798:	ldur	x8, [x29, #-16]
  42479c:	ldr	x1, [x8, #352]
  4247a0:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  4247a4:	add	x0, x0, #0x59
  4247a8:	bl	406650 <printf@plt>
  4247ac:	ldur	x8, [x29, #-16]
  4247b0:	ldr	x8, [x8, #64]
  4247b4:	str	x8, [sp, #1792]
  4247b8:	ldr	x8, [sp, #1792]
  4247bc:	mov	w9, #0x0                   	// #0
  4247c0:	str	w9, [sp, #404]
  4247c4:	cbz	x8, 4247dc <safe_atollu@plt+0x1d0ac>
  4247c8:	ldr	x8, [sp, #1792]
  4247cc:	ldr	x8, [x8]
  4247d0:	cmp	x8, #0x0
  4247d4:	cset	w9, ne  // ne = any
  4247d8:	str	w9, [sp, #404]
  4247dc:	ldr	w8, [sp, #404]
  4247e0:	tbnz	w8, #0, 4247e8 <safe_atollu@plt+0x1d0b8>
  4247e4:	b	424878 <safe_atollu@plt+0x1d148>
  4247e8:	add	x2, sp, #0x468
  4247ec:	mov	x8, xzr
  4247f0:	str	x8, [sp, #1128]
  4247f4:	ldr	x9, [sp, #1792]
  4247f8:	ldr	x0, [x9]
  4247fc:	mov	x1, x8
  424800:	bl	407170 <terminal_urlify@plt>
  424804:	cmp	w0, #0x0
  424808:	cset	w10, lt  // lt = tstop
  42480c:	tbnz	w10, #0, 42481c <safe_atollu@plt+0x1d0ec>
  424810:	ldr	x8, [sp, #1128]
  424814:	str	x8, [sp, #1120]
  424818:	b	424828 <safe_atollu@plt+0x1d0f8>
  42481c:	ldr	x8, [sp, #1792]
  424820:	ldr	x8, [x8]
  424824:	str	x8, [sp, #1120]
  424828:	ldr	x8, [sp, #1792]
  42482c:	ldur	x9, [x29, #-16]
  424830:	ldr	x9, [x9, #64]
  424834:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  424838:	add	x10, x10, #0x75
  42483c:	cmp	x8, x9
  424840:	ldr	x8, [sp, #880]
  424844:	csel	x2, x10, x8, eq  // eq = none
  424848:	ldr	x3, [sp, #1120]
  42484c:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424850:	add	x0, x0, #0x6a
  424854:	mov	w1, #0x9                   	// #9
  424858:	bl	406650 <printf@plt>
  42485c:	add	x8, sp, #0x468
  424860:	mov	x0, x8
  424864:	bl	407e0c <safe_atollu@plt+0x6dc>
  424868:	ldr	x8, [sp, #1792]
  42486c:	add	x8, x8, #0x8
  424870:	str	x8, [sp, #1792]
  424874:	b	4247b8 <safe_atollu@plt+0x1d088>
  424878:	ldur	x8, [x29, #-16]
  42487c:	ldr	x8, [x8, #328]
  424880:	str	x8, [sp, #1792]
  424884:	ldr	x8, [sp, #1792]
  424888:	add	x8, x8, #0x8
  42488c:	str	x8, [sp, #1784]
  424890:	ldr	x8, [sp, #1792]
  424894:	mov	w9, #0x0                   	// #0
  424898:	str	w9, [sp, #400]
  42489c:	cbz	x8, 4248c8 <safe_atollu@plt+0x1d198>
  4248a0:	ldr	x8, [sp, #1792]
  4248a4:	ldr	x8, [x8]
  4248a8:	mov	w9, #0x0                   	// #0
  4248ac:	str	w9, [sp, #400]
  4248b0:	cbz	x8, 4248c8 <safe_atollu@plt+0x1d198>
  4248b4:	ldr	x8, [sp, #1784]
  4248b8:	ldr	x8, [x8]
  4248bc:	cmp	x8, #0x0
  4248c0:	cset	w9, ne  // ne = any
  4248c4:	str	w9, [sp, #400]
  4248c8:	ldr	w8, [sp, #400]
  4248cc:	tbnz	w8, #0, 4248d4 <safe_atollu@plt+0x1d1a4>
  4248d0:	b	424930 <safe_atollu@plt+0x1d200>
  4248d4:	ldr	x8, [sp, #1792]
  4248d8:	ldur	x9, [x29, #-16]
  4248dc:	ldr	x9, [x9, #328]
  4248e0:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  4248e4:	add	x10, x10, #0x8b
  4248e8:	cmp	x8, x9
  4248ec:	ldr	x8, [sp, #880]
  4248f0:	csel	x2, x10, x8, eq  // eq = none
  4248f4:	ldr	x9, [sp, #1784]
  4248f8:	ldr	x3, [x9]
  4248fc:	ldr	x9, [sp, #1792]
  424900:	ldr	x4, [x9]
  424904:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424908:	add	x0, x0, #0x7b
  42490c:	mov	w1, #0x9                   	// #9
  424910:	bl	406650 <printf@plt>
  424914:	ldr	x8, [sp, #1792]
  424918:	add	x8, x8, #0x10
  42491c:	str	x8, [sp, #1792]
  424920:	ldr	x8, [sp, #1792]
  424924:	add	x8, x8, #0x8
  424928:	str	x8, [sp, #1784]
  42492c:	b	424890 <safe_atollu@plt+0x1d160>
  424930:	ldur	x8, [x29, #-16]
  424934:	ldrb	w9, [x8, #324]
  424938:	tbnz	w9, #0, 424940 <safe_atollu@plt+0x1d210>
  42493c:	b	424984 <safe_atollu@plt+0x1d254>
  424940:	ldur	x8, [x29, #-16]
  424944:	ldr	w1, [x8, #312]
  424948:	ldur	x8, [x29, #-16]
  42494c:	ldr	w2, [x8, #316]
  424950:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424954:	add	x0, x0, #0x93
  424958:	bl	406650 <printf@plt>
  42495c:	ldur	x8, [x29, #-16]
  424960:	ldr	w9, [x8, #320]
  424964:	cbz	w9, 42497c <safe_atollu@plt+0x1d24c>
  424968:	ldur	x8, [x29, #-16]
  42496c:	ldr	w1, [x8, #320]
  424970:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424974:	add	x0, x0, #0xb3
  424978:	bl	406650 <printf@plt>
  42497c:	ldr	x0, [sp, #888]
  424980:	bl	406650 <printf@plt>
  424984:	ldur	x8, [x29, #-16]
  424988:	ldr	x8, [x8, #488]
  42498c:	str	x8, [sp, #1816]
  424990:	ldr	x8, [sp, #1816]
  424994:	cbz	x8, 424be0 <safe_atollu@plt+0x1d4b0>
  424998:	mov	x8, xzr
  42499c:	str	x8, [sp, #1112]
  4249a0:	ldr	x8, [sp, #1816]
  4249a4:	ldr	w9, [x8, #52]
  4249a8:	cbnz	w9, 4249b8 <safe_atollu@plt+0x1d288>
  4249ac:	mov	w8, #0x1b                  	// #27
  4249b0:	str	w8, [sp, #1652]
  4249b4:	b	424bb8 <safe_atollu@plt+0x1d488>
  4249b8:	ldr	x8, [sp, #1816]
  4249bc:	ldr	x0, [x8]
  4249c0:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4249c4:	add	x1, x1, #0xb72
  4249c8:	bl	406a80 <endswith@plt>
  4249cc:	cbz	x0, 4249dc <safe_atollu@plt+0x1d2ac>
  4249d0:	mov	w8, #0x1b                  	// #27
  4249d4:	str	w8, [sp, #1652]
  4249d8:	b	424bb8 <safe_atollu@plt+0x1d488>
  4249dc:	ldr	x8, [sp, #1816]
  4249e0:	ldr	x0, [x8, #16]
  4249e4:	ldr	x1, [sp, #848]
  4249e8:	bl	42a690 <safe_atollu@plt+0x22f60>
  4249ec:	str	x0, [sp, #1112]
  4249f0:	ldr	x8, [sp, #1816]
  4249f4:	ldr	w1, [x8, #48]
  4249f8:	ldr	x8, [sp, #1816]
  4249fc:	ldr	x2, [x8]
  424a00:	ldr	x0, [sp, #1112]
  424a04:	str	w1, [sp, #396]
  424a08:	str	x2, [sp, #384]
  424a0c:	bl	41f840 <safe_atollu@plt+0x18110>
  424a10:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424a14:	add	x8, x8, #0xc2
  424a18:	str	x0, [sp, #376]
  424a1c:	mov	x0, x8
  424a20:	ldr	w1, [sp, #396]
  424a24:	ldr	x2, [sp, #384]
  424a28:	ldr	x3, [sp, #376]
  424a2c:	bl	406650 <printf@plt>
  424a30:	ldr	x8, [sp, #1816]
  424a34:	ldr	w9, [x8, #52]
  424a38:	ldr	x8, [sp, #1816]
  424a3c:	ldr	w1, [x8, #56]
  424a40:	mov	w0, w9
  424a44:	mov	w9, wzr
  424a48:	mov	w2, w9
  424a4c:	mov	x8, xzr
  424a50:	mov	x3, x8
  424a54:	bl	407180 <is_clean_exit@plt>
  424a58:	and	w9, w0, #0x1
  424a5c:	strb	w9, [sp, #1111]
  424a60:	ldrb	w9, [sp, #1111]
  424a64:	tbnz	w9, #0, 424a7c <safe_atollu@plt+0x1d34c>
  424a68:	bl	41ac6c <safe_atollu@plt+0x1353c>
  424a6c:	str	x0, [sp, #1848]
  424a70:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  424a74:	str	x0, [sp, #1840]
  424a78:	b	424a88 <safe_atollu@plt+0x1d358>
  424a7c:	ldr	x8, [sp, #880]
  424a80:	str	x8, [sp, #1840]
  424a84:	str	x8, [sp, #1848]
  424a88:	ldr	x1, [sp, #1848]
  424a8c:	ldr	x8, [sp, #1816]
  424a90:	ldr	w0, [x8, #52]
  424a94:	str	x1, [sp, #368]
  424a98:	bl	407190 <sigchld_code_to_string@plt>
  424a9c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424aa0:	add	x8, x8, #0xd9
  424aa4:	str	x0, [sp, #360]
  424aa8:	mov	x0, x8
  424aac:	ldr	x1, [sp, #368]
  424ab0:	ldr	x2, [sp, #360]
  424ab4:	bl	406650 <printf@plt>
  424ab8:	ldr	x8, [sp, #1816]
  424abc:	ldr	w9, [x8, #52]
  424ac0:	cmp	w9, #0x1
  424ac4:	b.ne	424b10 <safe_atollu@plt+0x1d3e0>  // b.any
  424ac8:	ldr	x8, [sp, #1816]
  424acc:	ldr	w1, [x8, #56]
  424ad0:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424ad4:	add	x0, x0, #0xe6
  424ad8:	bl	406650 <printf@plt>
  424adc:	ldr	x8, [sp, #1816]
  424ae0:	ldr	w9, [x8, #56]
  424ae4:	mov	w0, w9
  424ae8:	mov	w1, #0x3                   	// #3
  424aec:	bl	4071a0 <exit_status_to_string@plt>
  424af0:	str	x0, [sp, #1096]
  424af4:	ldr	x8, [sp, #1096]
  424af8:	cbz	x8, 424b0c <safe_atollu@plt+0x1d3dc>
  424afc:	ldr	x1, [sp, #1096]
  424b00:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424b04:	add	x0, x0, #0xf0
  424b08:	bl	406650 <printf@plt>
  424b0c:	b	424b34 <safe_atollu@plt+0x1d404>
  424b10:	ldr	x8, [sp, #1816]
  424b14:	ldr	w0, [x8, #56]
  424b18:	bl	406770 <signal_to_string@plt>
  424b1c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424b20:	add	x8, x8, #0xf4
  424b24:	str	x0, [sp, #352]
  424b28:	mov	x0, x8
  424b2c:	ldr	x1, [sp, #352]
  424b30:	bl	406650 <printf@plt>
  424b34:	ldr	x1, [sp, #1840]
  424b38:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424b3c:	add	x0, x0, #0xfe
  424b40:	bl	406650 <printf@plt>
  424b44:	ldur	x8, [x29, #-16]
  424b48:	ldr	w9, [x8, #180]
  424b4c:	ldr	x8, [sp, #1816]
  424b50:	ldr	w10, [x8, #48]
  424b54:	cmp	w9, w10
  424b58:	b.ne	424b94 <safe_atollu@plt+0x1d464>  // b.any
  424b5c:	ldur	x8, [x29, #-16]
  424b60:	ldr	x8, [x8, #216]
  424b64:	ldr	x9, [sp, #1816]
  424b68:	ldr	x9, [x9, #32]
  424b6c:	cmp	x8, x9
  424b70:	b.ne	424b94 <safe_atollu@plt+0x1d464>  // b.any
  424b74:	ldur	x8, [x29, #-16]
  424b78:	ldr	x8, [x8, #224]
  424b7c:	ldr	x9, [sp, #1816]
  424b80:	ldr	x9, [x9, #32]
  424b84:	cmp	x8, x9
  424b88:	b.ne	424b94 <safe_atollu@plt+0x1d464>  // b.any
  424b8c:	ldur	x8, [x29, #-16]
  424b90:	str	wzr, [x8, #180]
  424b94:	ldr	x8, [sp, #1816]
  424b98:	ldr	w9, [x8, #48]
  424b9c:	ldur	x8, [x29, #-16]
  424ba0:	ldr	w10, [x8, #184]
  424ba4:	cmp	w9, w10
  424ba8:	b.ne	424bb4 <safe_atollu@plt+0x1d484>  // b.any
  424bac:	ldur	x8, [x29, #-16]
  424bb0:	str	wzr, [x8, #184]
  424bb4:	str	wzr, [sp, #1652]
  424bb8:	add	x0, sp, #0x458
  424bbc:	bl	407e0c <safe_atollu@plt+0x6dc>
  424bc0:	ldr	w8, [sp, #1652]
  424bc4:	cbz	w8, 424bd0 <safe_atollu@plt+0x1d4a0>
  424bc8:	b	424bcc <safe_atollu@plt+0x1d49c>
  424bcc:	b	424bd0 <safe_atollu@plt+0x1d4a0>
  424bd0:	ldr	x8, [sp, #1816]
  424bd4:	ldr	x8, [x8, #64]
  424bd8:	str	x8, [sp, #1816]
  424bdc:	b	424990 <safe_atollu@plt+0x1d260>
  424be0:	ldur	x8, [x29, #-16]
  424be4:	ldr	w9, [x8, #180]
  424be8:	cmp	w9, #0x0
  424bec:	cset	w9, gt
  424bf0:	tbnz	w9, #0, 424c08 <safe_atollu@plt+0x1d4d8>
  424bf4:	ldur	x8, [x29, #-16]
  424bf8:	ldr	w9, [x8, #184]
  424bfc:	cmp	w9, #0x0
  424c00:	cset	w9, le
  424c04:	tbnz	w9, #0, 424e00 <safe_atollu@plt+0x1d6d0>
  424c08:	ldur	x8, [x29, #-16]
  424c0c:	ldr	w9, [x8, #180]
  424c10:	cmp	w9, #0x0
  424c14:	cset	w9, le
  424c18:	tbnz	w9, #0, 424d4c <safe_atollu@plt+0x1d61c>
  424c1c:	ldur	x8, [x29, #-16]
  424c20:	ldr	w1, [x8, #180]
  424c24:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424c28:	add	x0, x0, #0x103
  424c2c:	bl	406650 <printf@plt>
  424c30:	ldur	x8, [x29, #-16]
  424c34:	ldrb	w9, [x8, #208]
  424c38:	and	w9, w9, #0x1
  424c3c:	tbnz	w9, #0, 424c44 <safe_atollu@plt+0x1d514>
  424c40:	b	424c8c <safe_atollu@plt+0x1d55c>
  424c44:	ldr	x8, [sp, #864]
  424c48:	ldr	w9, [x8]
  424c4c:	cbnz	w9, 424c88 <safe_atollu@plt+0x1d558>
  424c50:	add	x1, sp, #0x440
  424c54:	mov	x8, xzr
  424c58:	str	x8, [sp, #1088]
  424c5c:	ldur	x8, [x29, #-16]
  424c60:	ldr	w0, [x8, #180]
  424c64:	bl	4071b0 <get_process_comm@plt>
  424c68:	ldr	x8, [sp, #1088]
  424c6c:	cbz	x8, 424c80 <safe_atollu@plt+0x1d550>
  424c70:	ldr	x1, [sp, #1088]
  424c74:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424c78:	add	x0, x0, #0x113
  424c7c:	bl	406650 <printf@plt>
  424c80:	add	x0, sp, #0x440
  424c84:	bl	407e0c <safe_atollu@plt+0x6dc>
  424c88:	b	424d4c <safe_atollu@plt+0x1d61c>
  424c8c:	ldur	x8, [x29, #-16]
  424c90:	ldr	w9, [x8, #232]
  424c94:	cmp	w9, #0x0
  424c98:	cset	w9, le
  424c9c:	tbnz	w9, #0, 424d4c <safe_atollu@plt+0x1d61c>
  424ca0:	ldur	x8, [x29, #-16]
  424ca4:	ldr	w0, [x8, #232]
  424ca8:	bl	407190 <sigchld_code_to_string@plt>
  424cac:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424cb0:	add	x8, x8, #0x119
  424cb4:	str	x0, [sp, #344]
  424cb8:	mov	x0, x8
  424cbc:	ldr	x1, [sp, #344]
  424cc0:	bl	406650 <printf@plt>
  424cc4:	ldur	x8, [x29, #-16]
  424cc8:	ldr	w9, [x8, #232]
  424ccc:	cmp	w9, #0x1
  424cd0:	b.ne	424d1c <safe_atollu@plt+0x1d5ec>  // b.any
  424cd4:	ldur	x8, [x29, #-16]
  424cd8:	ldr	w1, [x8, #236]
  424cdc:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424ce0:	add	x0, x0, #0xe6
  424ce4:	bl	406650 <printf@plt>
  424ce8:	ldur	x8, [x29, #-16]
  424cec:	ldr	w9, [x8, #236]
  424cf0:	mov	w0, w9
  424cf4:	mov	w1, #0x3                   	// #3
  424cf8:	bl	4071a0 <exit_status_to_string@plt>
  424cfc:	str	x0, [sp, #1080]
  424d00:	ldr	x8, [sp, #1080]
  424d04:	cbz	x8, 424d18 <safe_atollu@plt+0x1d5e8>
  424d08:	ldr	x1, [sp, #1080]
  424d0c:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424d10:	add	x0, x0, #0xf0
  424d14:	bl	406650 <printf@plt>
  424d18:	b	424d40 <safe_atollu@plt+0x1d610>
  424d1c:	ldur	x8, [x29, #-16]
  424d20:	ldr	w0, [x8, #236]
  424d24:	bl	406770 <signal_to_string@plt>
  424d28:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424d2c:	add	x8, x8, #0xf4
  424d30:	str	x0, [sp, #336]
  424d34:	mov	x0, x8
  424d38:	ldr	x1, [sp, #336]
  424d3c:	bl	406650 <printf@plt>
  424d40:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424d44:	add	x0, x0, #0x125
  424d48:	bl	406650 <printf@plt>
  424d4c:	ldur	x8, [x29, #-16]
  424d50:	ldr	w9, [x8, #184]
  424d54:	cmp	w9, #0x0
  424d58:	cset	w9, le
  424d5c:	tbnz	w9, #0, 424df8 <safe_atollu@plt+0x1d6c8>
  424d60:	mov	x8, xzr
  424d64:	str	x8, [sp, #1072]
  424d68:	ldur	x8, [x29, #-16]
  424d6c:	ldr	w9, [x8, #180]
  424d70:	cmp	w9, #0x0
  424d74:	cset	w9, le
  424d78:	tbnz	w9, #0, 424d94 <safe_atollu@plt+0x1d664>
  424d7c:	ldr	x8, [sp, #856]
  424d80:	ldr	x1, [x8]
  424d84:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424d88:	add	x0, x0, #0x127
  424d8c:	bl	406f60 <fputs@plt>
  424d90:	b	424da8 <safe_atollu@plt+0x1d678>
  424d94:	ldr	x8, [sp, #856]
  424d98:	ldr	x1, [x8]
  424d9c:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424da0:	add	x0, x0, #0x137
  424da4:	bl	406f60 <fputs@plt>
  424da8:	ldur	x8, [x29, #-16]
  424dac:	ldr	w1, [x8, #184]
  424db0:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424db4:	add	x0, x0, #0x143
  424db8:	bl	406650 <printf@plt>
  424dbc:	ldr	x8, [sp, #864]
  424dc0:	ldr	w9, [x8]
  424dc4:	cbnz	w9, 424df0 <safe_atollu@plt+0x1d6c0>
  424dc8:	ldur	x8, [x29, #-16]
  424dcc:	ldr	w0, [x8, #184]
  424dd0:	add	x1, sp, #0x430
  424dd4:	bl	4071b0 <get_process_comm@plt>
  424dd8:	ldr	x8, [sp, #1072]
  424ddc:	cbz	x8, 424df0 <safe_atollu@plt+0x1d6c0>
  424de0:	ldr	x1, [sp, #1072]
  424de4:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424de8:	add	x0, x0, #0x113
  424dec:	bl	406650 <printf@plt>
  424df0:	add	x0, sp, #0x430
  424df4:	bl	407e0c <safe_atollu@plt+0x6dc>
  424df8:	ldr	x0, [sp, #888]
  424dfc:	bl	406650 <printf@plt>
  424e00:	ldur	x8, [x29, #-16]
  424e04:	ldr	x8, [x8, #192]
  424e08:	cbz	x8, 424e20 <safe_atollu@plt+0x1d6f0>
  424e0c:	ldur	x8, [x29, #-16]
  424e10:	ldr	x1, [x8, #192]
  424e14:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424e18:	add	x0, x0, #0x146
  424e1c:	bl	406650 <printf@plt>
  424e20:	ldur	x8, [x29, #-16]
  424e24:	ldr	w9, [x8, #212]
  424e28:	cmp	w9, #0x0
  424e2c:	cset	w9, le
  424e30:	tbnz	w9, #0, 424e68 <safe_atollu@plt+0x1d738>
  424e34:	ldur	x8, [x29, #-16]
  424e38:	ldr	w1, [x8, #212]
  424e3c:	ldur	x8, [x29, #-16]
  424e40:	ldr	w0, [x8, #212]
  424e44:	str	w1, [sp, #332]
  424e48:	bl	42a6c4 <safe_atollu@plt+0x22f94>
  424e4c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424e50:	add	x8, x8, #0x159
  424e54:	str	x0, [sp, #320]
  424e58:	mov	x0, x8
  424e5c:	ldr	w1, [sp, #332]
  424e60:	ldr	x2, [sp, #320]
  424e64:	bl	406650 <printf@plt>
  424e68:	ldur	x8, [x29, #-16]
  424e6c:	ldr	x8, [x8, #440]
  424e70:	mov	x9, #0xffffffffffffffff    	// #-1
  424e74:	cmp	x8, x9
  424e78:	b.eq	424ee4 <safe_atollu@plt+0x1d7b4>  // b.none
  424e7c:	ldur	x8, [x29, #-16]
  424e80:	ldr	x8, [x8, #448]
  424e84:	mov	x9, #0xffffffffffffffff    	// #-1
  424e88:	cmp	x8, x9
  424e8c:	b.eq	424ee4 <safe_atollu@plt+0x1d7b4>  // b.none
  424e90:	ldur	x8, [x29, #-16]
  424e94:	ldr	x2, [x8, #440]
  424e98:	add	x0, sp, #0x428
  424e9c:	mov	x8, #0x8                   	// #8
  424ea0:	mov	x1, x8
  424ea4:	str	x8, [sp, #312]
  424ea8:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  424eac:	ldur	x8, [x29, #-16]
  424eb0:	ldr	x2, [x8, #448]
  424eb4:	add	x8, sp, #0x420
  424eb8:	str	x0, [sp, #304]
  424ebc:	mov	x0, x8
  424ec0:	ldr	x1, [sp, #312]
  424ec4:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  424ec8:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424ecc:	add	x8, x8, #0x16f
  424ed0:	str	x0, [sp, #296]
  424ed4:	mov	x0, x8
  424ed8:	ldr	x1, [sp, #304]
  424edc:	ldr	x2, [sp, #296]
  424ee0:	bl	406650 <printf@plt>
  424ee4:	ldur	x8, [x29, #-16]
  424ee8:	ldr	x8, [x8, #456]
  424eec:	mov	x9, #0xffffffffffffffff    	// #-1
  424ef0:	cmp	x8, x9
  424ef4:	b.eq	424f60 <safe_atollu@plt+0x1d830>  // b.none
  424ef8:	ldur	x8, [x29, #-16]
  424efc:	ldr	x8, [x8, #464]
  424f00:	mov	x9, #0xffffffffffffffff    	// #-1
  424f04:	cmp	x8, x9
  424f08:	b.eq	424f60 <safe_atollu@plt+0x1d830>  // b.none
  424f0c:	ldur	x8, [x29, #-16]
  424f10:	ldr	x2, [x8, #456]
  424f14:	add	x0, sp, #0x418
  424f18:	mov	x8, #0x8                   	// #8
  424f1c:	mov	x1, x8
  424f20:	str	x8, [sp, #288]
  424f24:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  424f28:	ldur	x8, [x29, #-16]
  424f2c:	ldr	x2, [x8, #464]
  424f30:	add	x8, sp, #0x410
  424f34:	str	x0, [sp, #280]
  424f38:	mov	x0, x8
  424f3c:	ldr	x1, [sp, #288]
  424f40:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  424f44:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424f48:	add	x8, x8, #0x18b
  424f4c:	str	x0, [sp, #272]
  424f50:	mov	x0, x8
  424f54:	ldr	x1, [sp, #280]
  424f58:	ldr	x2, [sp, #272]
  424f5c:	bl	406650 <printf@plt>
  424f60:	ldur	x8, [x29, #-16]
  424f64:	ldr	x8, [x8, #424]
  424f68:	mov	x9, #0xffffffffffffffff    	// #-1
  424f6c:	cmp	x8, x9
  424f70:	b.eq	424fbc <safe_atollu@plt+0x1d88c>  // b.none
  424f74:	ldur	x8, [x29, #-16]
  424f78:	ldr	x1, [x8, #424]
  424f7c:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424f80:	add	x0, x0, #0x1ad
  424f84:	bl	406650 <printf@plt>
  424f88:	ldur	x8, [x29, #-16]
  424f8c:	ldr	x8, [x8, #432]
  424f90:	mov	x9, #0xffffffffffffffff    	// #-1
  424f94:	cmp	x8, x9
  424f98:	b.eq	424fb4 <safe_atollu@plt+0x1d884>  // b.none
  424f9c:	ldur	x8, [x29, #-16]
  424fa0:	ldr	x1, [x8, #432]
  424fa4:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  424fa8:	add	x0, x0, #0x1be
  424fac:	bl	406650 <printf@plt>
  424fb0:	b	424fbc <safe_atollu@plt+0x1d88c>
  424fb4:	ldr	x0, [sp, #888]
  424fb8:	bl	406650 <printf@plt>
  424fbc:	ldur	x8, [x29, #-16]
  424fc0:	ldr	x8, [x8, #360]
  424fc4:	mov	x9, #0xffffffffffffffff    	// #-1
  424fc8:	cmp	x8, x9
  424fcc:	b.eq	4252ac <safe_atollu@plt+0x1db7c>  // b.none
  424fd0:	ldur	x8, [x29, #-16]
  424fd4:	ldr	x2, [x8, #360]
  424fd8:	add	x0, sp, #0x408
  424fdc:	mov	x1, #0x8                   	// #8
  424fe0:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  424fe4:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  424fe8:	add	x8, x8, #0x1cd
  424fec:	str	x0, [sp, #264]
  424ff0:	mov	x0, x8
  424ff4:	ldr	x1, [sp, #264]
  424ff8:	bl	406650 <printf@plt>
  424ffc:	ldur	x8, [x29, #-16]
  425000:	ldr	x8, [x8, #368]
  425004:	cmp	x8, #0x0
  425008:	cset	w9, hi  // hi = pmore
  42500c:	tbnz	w9, #0, 425074 <safe_atollu@plt+0x1d944>
  425010:	ldur	x8, [x29, #-16]
  425014:	ldr	x8, [x8, #376]
  425018:	cmp	x8, #0x0
  42501c:	cset	w9, hi  // hi = pmore
  425020:	tbnz	w9, #0, 425074 <safe_atollu@plt+0x1d944>
  425024:	ldur	x8, [x29, #-16]
  425028:	ldr	x8, [x8, #384]
  42502c:	mov	x9, #0xffffffffffffffff    	// #-1
  425030:	cmp	x8, x9
  425034:	b.ne	425074 <safe_atollu@plt+0x1d944>  // b.any
  425038:	ldur	x8, [x29, #-16]
  42503c:	ldr	x8, [x8, #392]
  425040:	mov	x9, #0xffffffffffffffff    	// #-1
  425044:	cmp	x8, x9
  425048:	b.ne	425074 <safe_atollu@plt+0x1d944>  // b.any
  42504c:	ldur	x8, [x29, #-16]
  425050:	ldr	x8, [x8, #400]
  425054:	mov	x9, #0xffffffffffffffff    	// #-1
  425058:	cmp	x8, x9
  42505c:	b.ne	425074 <safe_atollu@plt+0x1d944>  // b.any
  425060:	ldur	x8, [x29, #-16]
  425064:	ldr	x8, [x8, #408]
  425068:	mov	x9, #0xffffffffffffffff    	// #-1
  42506c:	cmp	x8, x9
  425070:	b.eq	4252a4 <safe_atollu@plt+0x1db74>  // b.none
  425074:	ldr	x8, [sp, #880]
  425078:	str	x8, [sp, #1024]
  42507c:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  425080:	add	x0, x0, #0x1dd
  425084:	bl	406650 <printf@plt>
  425088:	ldur	x8, [x29, #-16]
  42508c:	ldr	x8, [x8, #368]
  425090:	cmp	x8, #0x0
  425094:	cset	w9, ls  // ls = plast
  425098:	tbnz	w9, #0, 4250e0 <safe_atollu@plt+0x1d9b0>
  42509c:	ldr	x1, [sp, #1024]
  4250a0:	ldur	x8, [x29, #-16]
  4250a4:	ldr	x2, [x8, #368]
  4250a8:	add	x0, sp, #0x408
  4250ac:	mov	x8, #0x8                   	// #8
  4250b0:	str	x1, [sp, #256]
  4250b4:	mov	x1, x8
  4250b8:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  4250bc:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  4250c0:	add	x8, x8, #0x1e0
  4250c4:	str	x0, [sp, #248]
  4250c8:	mov	x0, x8
  4250cc:	ldr	x1, [sp, #256]
  4250d0:	ldr	x2, [sp, #248]
  4250d4:	bl	406650 <printf@plt>
  4250d8:	ldr	x8, [sp, #848]
  4250dc:	str	x8, [sp, #1024]
  4250e0:	ldur	x8, [x29, #-16]
  4250e4:	ldr	x8, [x8, #376]
  4250e8:	cmp	x8, #0x0
  4250ec:	cset	w9, ls  // ls = plast
  4250f0:	tbnz	w9, #0, 425138 <safe_atollu@plt+0x1da08>
  4250f4:	ldr	x1, [sp, #1024]
  4250f8:	ldur	x8, [x29, #-16]
  4250fc:	ldr	x2, [x8, #376]
  425100:	add	x0, sp, #0x408
  425104:	mov	x8, #0x8                   	// #8
  425108:	str	x1, [sp, #240]
  42510c:	mov	x1, x8
  425110:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  425114:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  425118:	add	x8, x8, #0x1ea
  42511c:	str	x0, [sp, #232]
  425120:	mov	x0, x8
  425124:	ldr	x1, [sp, #240]
  425128:	ldr	x2, [sp, #232]
  42512c:	bl	406650 <printf@plt>
  425130:	ldr	x8, [sp, #848]
  425134:	str	x8, [sp, #1024]
  425138:	ldur	x8, [x29, #-16]
  42513c:	ldr	x8, [x8, #384]
  425140:	mov	x9, #0xffffffffffffffff    	// #-1
  425144:	cmp	x8, x9
  425148:	b.eq	425190 <safe_atollu@plt+0x1da60>  // b.none
  42514c:	ldr	x1, [sp, #1024]
  425150:	ldur	x8, [x29, #-16]
  425154:	ldr	x2, [x8, #384]
  425158:	add	x0, sp, #0x408
  42515c:	mov	x8, #0x8                   	// #8
  425160:	str	x1, [sp, #224]
  425164:	mov	x1, x8
  425168:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  42516c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  425170:	add	x8, x8, #0x1f4
  425174:	str	x0, [sp, #216]
  425178:	mov	x0, x8
  42517c:	ldr	x1, [sp, #224]
  425180:	ldr	x2, [sp, #216]
  425184:	bl	406650 <printf@plt>
  425188:	ldr	x8, [sp, #848]
  42518c:	str	x8, [sp, #1024]
  425190:	ldur	x8, [x29, #-16]
  425194:	ldr	x8, [x8, #392]
  425198:	mov	x9, #0xffffffffffffffff    	// #-1
  42519c:	cmp	x8, x9
  4251a0:	b.eq	4251e8 <safe_atollu@plt+0x1dab8>  // b.none
  4251a4:	ldr	x1, [sp, #1024]
  4251a8:	ldur	x8, [x29, #-16]
  4251ac:	ldr	x2, [x8, #392]
  4251b0:	add	x0, sp, #0x408
  4251b4:	mov	x8, #0x8                   	// #8
  4251b8:	str	x1, [sp, #208]
  4251bc:	mov	x1, x8
  4251c0:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  4251c4:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  4251c8:	add	x8, x8, #0x1ff
  4251cc:	str	x0, [sp, #200]
  4251d0:	mov	x0, x8
  4251d4:	ldr	x1, [sp, #208]
  4251d8:	ldr	x2, [sp, #200]
  4251dc:	bl	406650 <printf@plt>
  4251e0:	ldr	x8, [sp, #848]
  4251e4:	str	x8, [sp, #1024]
  4251e8:	ldur	x8, [x29, #-16]
  4251ec:	ldr	x8, [x8, #400]
  4251f0:	mov	x9, #0xffffffffffffffff    	// #-1
  4251f4:	cmp	x8, x9
  4251f8:	b.eq	425240 <safe_atollu@plt+0x1db10>  // b.none
  4251fc:	ldr	x1, [sp, #1024]
  425200:	ldur	x8, [x29, #-16]
  425204:	ldr	x2, [x8, #400]
  425208:	add	x0, sp, #0x408
  42520c:	mov	x8, #0x8                   	// #8
  425210:	str	x1, [sp, #192]
  425214:	mov	x1, x8
  425218:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  42521c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  425220:	add	x8, x8, #0x209
  425224:	str	x0, [sp, #184]
  425228:	mov	x0, x8
  42522c:	ldr	x1, [sp, #192]
  425230:	ldr	x2, [sp, #184]
  425234:	bl	406650 <printf@plt>
  425238:	ldr	x8, [sp, #848]
  42523c:	str	x8, [sp, #1024]
  425240:	ldur	x8, [x29, #-16]
  425244:	ldr	x8, [x8, #408]
  425248:	mov	x9, #0xffffffffffffffff    	// #-1
  42524c:	cmp	x8, x9
  425250:	b.eq	425298 <safe_atollu@plt+0x1db68>  // b.none
  425254:	ldr	x1, [sp, #1024]
  425258:	ldur	x8, [x29, #-16]
  42525c:	ldr	x2, [x8, #408]
  425260:	add	x0, sp, #0x408
  425264:	mov	x8, #0x8                   	// #8
  425268:	str	x1, [sp, #176]
  42526c:	mov	x1, x8
  425270:	bl	42a6ec <safe_atollu@plt+0x22fbc>
  425274:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  425278:	add	x8, x8, #0x218
  42527c:	str	x0, [sp, #168]
  425280:	mov	x0, x8
  425284:	ldr	x1, [sp, #176]
  425288:	ldr	x2, [sp, #168]
  42528c:	bl	406650 <printf@plt>
  425290:	ldr	x8, [sp, #848]
  425294:	str	x8, [sp, #1024]
  425298:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  42529c:	add	x0, x0, #0x125
  4252a0:	bl	406650 <printf@plt>
  4252a4:	ldr	x0, [sp, #888]
  4252a8:	bl	406650 <printf@plt>
  4252ac:	ldur	x8, [x29, #-16]
  4252b0:	ldr	x8, [x8, #416]
  4252b4:	mov	x9, #0xffffffffffffffff    	// #-1
  4252b8:	cmp	x8, x9
  4252bc:	b.eq	4252f8 <safe_atollu@plt+0x1dbc8>  // b.none
  4252c0:	ldur	x8, [x29, #-16]
  4252c4:	ldr	x8, [x8, #416]
  4252c8:	mov	x9, #0x3e8                 	// #1000
  4252cc:	udiv	x2, x8, x9
  4252d0:	add	x0, sp, #0x3c0
  4252d4:	mov	x1, #0x40                  	// #64
  4252d8:	mov	x3, x9
  4252dc:	bl	4071c0 <format_timespan@plt>
  4252e0:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  4252e4:	add	x8, x8, #0x224
  4252e8:	str	x0, [sp, #160]
  4252ec:	mov	x0, x8
  4252f0:	ldr	x1, [sp, #160]
  4252f4:	bl	406650 <printf@plt>
  4252f8:	ldur	x8, [x29, #-16]
  4252fc:	ldr	x8, [x8, #88]
  425300:	cbz	x8, 425560 <safe_atollu@plt+0x1de30>
  425304:	str	xzr, [sp, #936]
  425308:	str	xzr, [sp, #944]
  42530c:	str	xzr, [sp, #952]
  425310:	ldur	x8, [x29, #-16]
  425314:	ldr	x1, [x8, #88]
  425318:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  42531c:	add	x0, x0, #0x235
  425320:	bl	406650 <printf@plt>
  425324:	bl	406f50 <columns@plt>
  425328:	str	w0, [sp, #932]
  42532c:	ldr	w9, [sp, #932]
  425330:	mov	w8, w9
  425334:	cmp	x8, #0xd
  425338:	b.ls	425350 <safe_atollu@plt+0x1dc20>  // b.plast
  42533c:	ldr	w8, [sp, #932]
  425340:	mov	w9, w8
  425344:	subs	x9, x9, #0xd
  425348:	str	w9, [sp, #932]
  42534c:	b	425354 <safe_atollu@plt+0x1dc24>
  425350:	str	wzr, [sp, #932]
  425354:	ldur	x0, [x29, #-8]
  425358:	ldur	x8, [x29, #-16]
  42535c:	ldr	x1, [x8]
  425360:	ldur	x8, [x29, #-16]
  425364:	ldr	x2, [x8, #88]
  425368:	ldr	w4, [sp, #932]
  42536c:	str	x0, [sp, #152]
  425370:	str	x1, [sp, #144]
  425374:	str	x2, [sp, #136]
  425378:	str	w4, [sp, #132]
  42537c:	bl	42a724 <safe_atollu@plt+0x22ff4>
  425380:	ldr	x8, [sp, #152]
  425384:	str	w0, [sp, #128]
  425388:	mov	x0, x8
  42538c:	ldr	x1, [sp, #144]
  425390:	ldr	x2, [sp, #136]
  425394:	adrp	x3, 435000 <safe_atollu@plt+0x2d8d0>
  425398:	add	x3, x3, #0x658
  42539c:	ldr	w4, [sp, #132]
  4253a0:	ldr	w5, [sp, #128]
  4253a4:	add	x6, sp, #0x3a8
  4253a8:	bl	4071d0 <unit_show_processes@plt>
  4253ac:	str	w0, [sp, #1780]
  4253b0:	ldr	w9, [sp, #1780]
  4253b4:	mov	w10, #0xffffffcb            	// #-53
  4253b8:	cmp	w9, w10
  4253bc:	b.ne	42548c <safe_atollu@plt+0x1dd5c>  // b.any
  4253c0:	str	wzr, [sp, #928]
  4253c4:	ldur	x8, [x29, #-16]
  4253c8:	ldr	w9, [x8, #180]
  4253cc:	cmp	w9, #0x0
  4253d0:	cset	w9, le
  4253d4:	tbnz	w9, #0, 4253fc <safe_atollu@plt+0x1dccc>
  4253d8:	ldur	x8, [x29, #-16]
  4253dc:	ldr	w9, [x8, #180]
  4253e0:	ldr	w10, [sp, #928]
  4253e4:	mov	w8, w10
  4253e8:	mov	w10, w8
  4253ec:	add	w10, w10, #0x1
  4253f0:	str	w10, [sp, #928]
  4253f4:	add	x11, sp, #0x398
  4253f8:	str	w9, [x11, x8, lsl #2]
  4253fc:	ldur	x8, [x29, #-16]
  425400:	ldr	w9, [x8, #184]
  425404:	cmp	w9, #0x0
  425408:	cset	w9, le
  42540c:	tbnz	w9, #0, 425434 <safe_atollu@plt+0x1dd04>
  425410:	ldur	x8, [x29, #-16]
  425414:	ldr	w9, [x8, #184]
  425418:	ldr	w10, [sp, #928]
  42541c:	mov	w8, w10
  425420:	mov	w10, w8
  425424:	add	w10, w10, #0x1
  425428:	str	w10, [sp, #928]
  42542c:	add	x11, sp, #0x398
  425430:	str	w9, [x11, x8, lsl #2]
  425434:	ldur	x8, [x29, #-16]
  425438:	ldr	x1, [x8, #88]
  42543c:	ldr	w9, [sp, #932]
  425440:	mov	w3, w9
  425444:	ldr	w5, [sp, #928]
  425448:	str	x1, [sp, #120]
  42544c:	str	x3, [sp, #112]
  425450:	str	w5, [sp, #108]
  425454:	bl	42a724 <safe_atollu@plt+0x22ff4>
  425458:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42545c:	add	x8, x8, #0x246
  425460:	str	w0, [sp, #104]
  425464:	mov	x0, x8
  425468:	ldr	x1, [sp, #120]
  42546c:	adrp	x2, 435000 <safe_atollu@plt+0x2d8d0>
  425470:	add	x2, x2, #0x658
  425474:	ldr	x3, [sp, #112]
  425478:	add	x4, sp, #0x398
  42547c:	ldr	w5, [sp, #108]
  425480:	ldr	w6, [sp, #104]
  425484:	bl	4071e0 <show_cgroup_and_extra@plt>
  425488:	b	425558 <safe_atollu@plt+0x1de28>
  42548c:	ldr	w8, [sp, #1780]
  425490:	cmp	w8, #0x0
  425494:	cset	w8, ge  // ge = tcont
  425498:	tbnz	w8, #0, 425558 <safe_atollu@plt+0x1de28>
  42549c:	mov	w8, #0x4                   	// #4
  4254a0:	str	w8, [sp, #916]
  4254a4:	ldr	w8, [sp, #1780]
  4254a8:	str	w8, [sp, #912]
  4254ac:	str	wzr, [sp, #908]
  4254b0:	ldr	w0, [sp, #908]
  4254b4:	bl	4064d0 <log_get_max_level_realm@plt>
  4254b8:	ldr	w8, [sp, #916]
  4254bc:	and	w8, w8, #0x7
  4254c0:	cmp	w0, w8
  4254c4:	b.lt	42553c <safe_atollu@plt+0x1de0c>  // b.tstop
  4254c8:	ldr	w8, [sp, #908]
  4254cc:	ldr	w9, [sp, #916]
  4254d0:	orr	w0, w9, w8, lsl #10
  4254d4:	ldr	w1, [sp, #912]
  4254d8:	ldur	x10, [x29, #-16]
  4254dc:	ldr	x6, [x10]
  4254e0:	ldr	w8, [sp, #1780]
  4254e4:	add	x10, sp, #0x3a8
  4254e8:	str	w0, [sp, #100]
  4254ec:	mov	x0, x10
  4254f0:	str	w1, [sp, #96]
  4254f4:	mov	w1, w8
  4254f8:	str	x6, [sp, #88]
  4254fc:	bl	406610 <bus_error_message@plt>
  425500:	ldr	w8, [sp, #100]
  425504:	str	x0, [sp, #80]
  425508:	mov	w0, w8
  42550c:	ldr	w1, [sp, #96]
  425510:	ldr	x2, [sp, #872]
  425514:	mov	w3, #0x11fe                	// #4606
  425518:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  42551c:	add	x4, x4, #0xe66
  425520:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  425524:	add	x5, x5, #0x24f
  425528:	ldr	x6, [sp, #88]
  42552c:	ldr	x7, [sp, #80]
  425530:	bl	4064e0 <log_internal_realm@plt>
  425534:	str	w0, [sp, #76]
  425538:	b	425550 <safe_atollu@plt+0x1de20>
  42553c:	ldr	w0, [sp, #912]
  425540:	bl	4064f0 <abs@plt>
  425544:	mov	w8, wzr
  425548:	subs	w8, w8, w0, uxtb
  42554c:	str	w8, [sp, #76]
  425550:	ldr	w8, [sp, #76]
  425554:	str	w8, [sp, #904]
  425558:	add	x0, sp, #0x3a8
  42555c:	bl	406620 <sd_bus_error_free@plt>
  425560:	ldur	x8, [x29, #-16]
  425564:	ldr	x8, [x8]
  425568:	cbz	x8, 425628 <safe_atollu@plt+0x1def8>
  42556c:	ldr	x8, [sp, #864]
  425570:	ldr	w9, [x8]
  425574:	cbnz	w9, 425628 <safe_atollu@plt+0x1def8>
  425578:	ldr	x8, [sp, #856]
  42557c:	ldr	x0, [x8]
  425580:	ldur	x9, [x29, #-16]
  425584:	ldr	x1, [x9]
  425588:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42558c:	add	x9, x9, #0x36c
  425590:	ldr	w2, [x9]
  425594:	ldur	x9, [x29, #-16]
  425598:	ldr	x4, [x9, #144]
  42559c:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4255a0:	add	x9, x9, #0xc
  4255a4:	ldr	w5, [x9]
  4255a8:	str	x0, [sp, #64]
  4255ac:	str	x1, [sp, #56]
  4255b0:	str	w2, [sp, #52]
  4255b4:	str	x4, [sp, #40]
  4255b8:	str	w5, [sp, #36]
  4255bc:	bl	4071f0 <getuid@plt>
  4255c0:	str	w0, [sp, #32]
  4255c4:	bl	42a724 <safe_atollu@plt+0x22ff4>
  4255c8:	orr	w7, w0, #0x40
  4255cc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4255d0:	add	x8, x8, #0x33c
  4255d4:	ldr	w10, [x8]
  4255d8:	mov	w11, wzr
  4255dc:	cmp	w10, #0x0
  4255e0:	cset	w10, eq  // eq = none
  4255e4:	ldur	x8, [x29, #-24]
  4255e8:	ldr	x0, [sp, #64]
  4255ec:	ldr	x1, [sp, #56]
  4255f0:	ldr	w2, [sp, #52]
  4255f4:	mov	w3, w11
  4255f8:	ldr	x4, [sp, #40]
  4255fc:	ldr	w5, [sp, #36]
  425600:	ldr	w6, [sp, #32]
  425604:	mov	x9, sp
  425608:	mov	w11, #0x1                   	// #1
  42560c:	str	w11, [x9]
  425610:	mov	x9, sp
  425614:	and	w10, w10, #0x1
  425618:	strb	w10, [x9, #8]
  42561c:	mov	x9, sp
  425620:	str	x8, [x9, #16]
  425624:	bl	407200 <show_journal_by_unit@plt>
  425628:	ldur	x8, [x29, #-16]
  42562c:	ldrb	w9, [x8, #176]
  425630:	tbnz	w9, #0, 425638 <safe_atollu@plt+0x1df08>
  425634:	b	425644 <safe_atollu@plt+0x1df14>
  425638:	ldur	x8, [x29, #-16]
  42563c:	ldr	x0, [x8]
  425640:	bl	4213c0 <safe_atollu@plt+0x19c90>
  425644:	str	wzr, [sp, #1652]
  425648:	add	x0, sp, #0x720
  42564c:	bl	407e0c <safe_atollu@plt+0x6dc>
  425650:	add	sp, sp, #0x8a0
  425654:	ldr	x28, [sp, #16]
  425658:	ldp	x29, x30, [sp], #32
  42565c:	ret
  425660:	sub	sp, sp, #0x60
  425664:	stp	x29, x30, [sp, #80]
  425668:	add	x29, sp, #0x50
  42566c:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  425670:	add	x8, x8, #0xe41
  425674:	add	x8, x8, #0x3
  425678:	stur	x0, [x29, #-8]
  42567c:	str	x8, [sp, #24]
  425680:	ldur	x8, [x29, #-8]
  425684:	cmp	x8, #0x0
  425688:	cset	w9, ne  // ne = any
  42568c:	mov	w10, #0x1                   	// #1
  425690:	eor	w9, w9, #0x1
  425694:	eor	w9, w9, w10
  425698:	eor	w9, w9, w10
  42569c:	and	w9, w9, #0x1
  4256a0:	mov	w0, w9
  4256a4:	sxtw	x8, w0
  4256a8:	cbz	x8, 4256d0 <safe_atollu@plt+0x1dfa0>
  4256ac:	mov	w8, wzr
  4256b0:	mov	w0, w8
  4256b4:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4256b8:	add	x1, x1, #0x78b
  4256bc:	ldr	x2, [sp, #24]
  4256c0:	mov	w3, #0x1216                	// #4630
  4256c4:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4256c8:	add	x4, x4, #0x282
  4256cc:	bl	406540 <log_assert_failed_realm@plt>
  4256d0:	ldur	x8, [x29, #-8]
  4256d4:	ldr	x8, [x8, #64]
  4256d8:	cbnz	x8, 425760 <safe_atollu@plt+0x1e030>
  4256dc:	mov	w8, #0x6                   	// #6
  4256e0:	stur	w8, [x29, #-20]
  4256e4:	stur	wzr, [x29, #-24]
  4256e8:	stur	wzr, [x29, #-28]
  4256ec:	ldur	w0, [x29, #-28]
  4256f0:	bl	4064d0 <log_get_max_level_realm@plt>
  4256f4:	ldur	w8, [x29, #-20]
  4256f8:	and	w8, w8, #0x7
  4256fc:	cmp	w0, w8
  425700:	b.lt	425740 <safe_atollu@plt+0x1e010>  // b.tstop
  425704:	ldur	w8, [x29, #-28]
  425708:	ldur	w9, [x29, #-20]
  42570c:	orr	w0, w9, w8, lsl #10
  425710:	ldur	w1, [x29, #-24]
  425714:	ldur	x10, [x29, #-8]
  425718:	ldr	x6, [x10]
  42571c:	ldr	x2, [sp, #24]
  425720:	mov	w3, #0x1219                	// #4633
  425724:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  425728:	add	x4, x4, #0x2a8
  42572c:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  425730:	add	x5, x5, #0x2b7
  425734:	bl	4064e0 <log_internal_realm@plt>
  425738:	str	w0, [sp, #20]
  42573c:	b	425754 <safe_atollu@plt+0x1e024>
  425740:	ldur	w0, [x29, #-24]
  425744:	bl	4064f0 <abs@plt>
  425748:	mov	w8, wzr
  42574c:	subs	w8, w8, w0, uxtb
  425750:	str	w8, [sp, #20]
  425754:	ldr	w8, [sp, #20]
  425758:	stur	w8, [x29, #-32]
  42575c:	b	425860 <safe_atollu@plt+0x1e130>
  425760:	ldur	x8, [x29, #-8]
  425764:	ldr	x8, [x8, #64]
  425768:	stur	x8, [x29, #-16]
  42576c:	ldur	x8, [x29, #-16]
  425770:	mov	w9, #0x0                   	// #0
  425774:	str	w9, [sp, #16]
  425778:	cbz	x8, 425790 <safe_atollu@plt+0x1e060>
  42577c:	ldur	x8, [x29, #-16]
  425780:	ldr	x8, [x8]
  425784:	cmp	x8, #0x0
  425788:	cset	w9, ne  // ne = any
  42578c:	str	w9, [sp, #16]
  425790:	ldr	w8, [sp, #16]
  425794:	tbnz	w8, #0, 42579c <safe_atollu@plt+0x1e06c>
  425798:	b	425860 <safe_atollu@plt+0x1e130>
  42579c:	ldur	x8, [x29, #-16]
  4257a0:	ldr	x0, [x8]
  4257a4:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4257a8:	add	x1, x1, #0x2d7
  4257ac:	bl	42a630 <safe_atollu@plt+0x22f00>
  4257b0:	cbz	x0, 4257d0 <safe_atollu@plt+0x1e0a0>
  4257b4:	ldur	x8, [x29, #-16]
  4257b8:	ldr	x8, [x8]
  4257bc:	add	x0, x8, #0x4
  4257c0:	mov	w9, wzr
  4257c4:	and	w1, w9, #0x1
  4257c8:	bl	407210 <show_man_page@plt>
  4257cc:	b	425850 <safe_atollu@plt+0x1e120>
  4257d0:	mov	w8, #0x6                   	// #6
  4257d4:	stur	w8, [x29, #-36]
  4257d8:	str	wzr, [sp, #40]
  4257dc:	str	wzr, [sp, #36]
  4257e0:	ldr	w0, [sp, #36]
  4257e4:	bl	4064d0 <log_get_max_level_realm@plt>
  4257e8:	ldur	w8, [x29, #-36]
  4257ec:	and	w8, w8, #0x7
  4257f0:	cmp	w0, w8
  4257f4:	b.lt	425834 <safe_atollu@plt+0x1e104>  // b.tstop
  4257f8:	ldr	w8, [sp, #36]
  4257fc:	ldur	w9, [x29, #-36]
  425800:	orr	w0, w9, w8, lsl #10
  425804:	ldr	w1, [sp, #40]
  425808:	ldur	x10, [x29, #-16]
  42580c:	ldr	x6, [x10]
  425810:	ldr	x2, [sp, #24]
  425814:	mov	w3, #0x1221                	// #4641
  425818:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  42581c:	add	x4, x4, #0x2a8
  425820:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  425824:	add	x5, x5, #0x2dc
  425828:	bl	4064e0 <log_internal_realm@plt>
  42582c:	str	w0, [sp, #12]
  425830:	b	425848 <safe_atollu@plt+0x1e118>
  425834:	ldr	w0, [sp, #40]
  425838:	bl	4064f0 <abs@plt>
  42583c:	mov	w8, wzr
  425840:	subs	w8, w8, w0, uxtb
  425844:	str	w8, [sp, #12]
  425848:	ldr	w8, [sp, #12]
  42584c:	str	w8, [sp, #32]
  425850:	ldur	x8, [x29, #-16]
  425854:	add	x8, x8, #0x8
  425858:	stur	x8, [x29, #-16]
  42585c:	b	42576c <safe_atollu@plt+0x1e03c>
  425860:	ldp	x29, x30, [sp, #80]
  425864:	add	sp, sp, #0x60
  425868:	ret
  42586c:	stp	x29, x30, [sp, #-32]!
  425870:	str	x28, [sp, #16]
  425874:	mov	x29, sp
  425878:	sub	sp, sp, #0xd90
  42587c:	add	x8, sp, #0x660
  425880:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  425884:	add	x9, x9, #0xe41
  425888:	add	x9, x9, #0x3
  42588c:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  425890:	add	x10, x10, #0x36c
  425894:	mov	w11, #0x1                   	// #1
  425898:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  42589c:	add	x12, x12, #0x9eb
  4258a0:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  4258a4:	add	x13, x13, #0xb7f
  4258a8:	adrp	x14, 439000 <safe_atollu@plt+0x318d0>
  4258ac:	add	x14, x14, #0xec5
  4258b0:	adrp	x15, 435000 <safe_atollu@plt+0x2d8d0>
  4258b4:	add	x15, x15, #0xe40
  4258b8:	adrp	x16, 43c000 <safe_atollu@plt+0x348d0>
  4258bc:	add	x16, x16, #0x5c4
  4258c0:	adrp	x17, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4258c4:	add	x17, x17, #0x3c8
  4258c8:	adrp	x18, 43c000 <safe_atollu@plt+0x348d0>
  4258cc:	add	x18, x18, #0x143
  4258d0:	stur	x0, [x29, #-16]
  4258d4:	stur	x1, [x29, #-24]
  4258d8:	stur	x2, [x29, #-32]
  4258dc:	and	w3, w3, w11
  4258e0:	sturb	w3, [x29, #-33]
  4258e4:	and	w11, w4, w11
  4258e8:	sturb	w11, [x29, #-34]
  4258ec:	str	x8, [sp, #1232]
  4258f0:	str	x9, [sp, #1224]
  4258f4:	str	x10, [sp, #1216]
  4258f8:	str	x12, [sp, #1208]
  4258fc:	str	x13, [sp, #1200]
  425900:	str	x14, [sp, #1192]
  425904:	str	x15, [sp, #1184]
  425908:	str	x16, [sp, #1176]
  42590c:	str	x17, [sp, #1168]
  425910:	str	x18, [sp, #1160]
  425914:	ldur	x8, [x29, #-16]
  425918:	cmp	x8, #0x0
  42591c:	cset	w9, ne  // ne = any
  425920:	mov	w10, #0x1                   	// #1
  425924:	eor	w9, w9, #0x1
  425928:	eor	w9, w9, w10
  42592c:	eor	w9, w9, w10
  425930:	and	w9, w9, #0x1
  425934:	mov	w0, w9
  425938:	sxtw	x8, w0
  42593c:	cbz	x8, 425964 <safe_atollu@plt+0x1e234>
  425940:	mov	w8, wzr
  425944:	mov	w0, w8
  425948:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  42594c:	add	x1, x1, #0xe3e
  425950:	ldr	x2, [sp, #1224]
  425954:	mov	w3, #0x12d1                	// #4817
  425958:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  42595c:	add	x4, x4, #0x2eb
  425960:	bl	406540 <log_assert_failed_realm@plt>
  425964:	ldur	x8, [x29, #-32]
  425968:	cmp	x8, #0x0
  42596c:	cset	w9, ne  // ne = any
  425970:	mov	w10, #0x1                   	// #1
  425974:	eor	w9, w9, #0x1
  425978:	eor	w9, w9, w10
  42597c:	eor	w9, w9, w10
  425980:	and	w9, w9, #0x1
  425984:	mov	w0, w9
  425988:	sxtw	x8, w0
  42598c:	cbz	x8, 4259b4 <safe_atollu@plt+0x1e284>
  425990:	mov	w8, wzr
  425994:	mov	w0, w8
  425998:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  42599c:	add	x1, x1, #0xbe4
  4259a0:	ldr	x2, [sp, #1224]
  4259a4:	mov	w3, #0x12d2                	// #4818
  4259a8:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  4259ac:	add	x4, x4, #0x2eb
  4259b0:	bl	406540 <log_assert_failed_realm@plt>
  4259b4:	ldur	x0, [x29, #-32]
  4259b8:	sub	x1, x29, #0x23
  4259bc:	sub	x2, x29, #0x30
  4259c0:	bl	407220 <sd_bus_message_peek_type@plt>
  4259c4:	stur	w0, [x29, #-52]
  4259c8:	ldur	w8, [x29, #-52]
  4259cc:	cmp	w8, #0x0
  4259d0:	cset	w8, ge  // ge = tcont
  4259d4:	tbnz	w8, #0, 4259e4 <safe_atollu@plt+0x1e2b4>
  4259d8:	ldur	w8, [x29, #-52]
  4259dc:	stur	w8, [x29, #-4]
  4259e0:	b	429c84 <safe_atollu@plt+0x22554>
  4259e4:	ldurb	w8, [x29, #-35]
  4259e8:	cmp	w8, #0x61
  4259ec:	str	w8, [sp, #1156]
  4259f0:	b.eq	4268c4 <safe_atollu@plt+0x1f194>  // b.none
  4259f4:	b	4259f8 <safe_atollu@plt+0x1e2c8>
  4259f8:	ldr	w8, [sp, #1156]
  4259fc:	cmp	w8, #0x69
  425a00:	b.eq	425a18 <safe_atollu@plt+0x1e2e8>  // b.none
  425a04:	b	425a08 <safe_atollu@plt+0x1e2d8>
  425a08:	ldr	w8, [sp, #1156]
  425a0c:	cmp	w8, #0x72
  425a10:	b.eq	425b70 <safe_atollu@plt+0x1e440>  // b.none
  425a14:	b	429c80 <safe_atollu@plt+0x22550>
  425a18:	ldur	x0, [x29, #-16]
  425a1c:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  425a20:	add	x1, x1, #0x33a
  425a24:	bl	406a80 <endswith@plt>
  425a28:	cbz	x0, 425acc <safe_atollu@plt+0x1e39c>
  425a2c:	ldur	x0, [x29, #-32]
  425a30:	ldurb	w1, [x29, #-35]
  425a34:	sub	x2, x29, #0x38
  425a38:	bl	406c30 <sd_bus_message_read_basic@plt>
  425a3c:	stur	w0, [x29, #-52]
  425a40:	ldur	w8, [x29, #-52]
  425a44:	cmp	w8, #0x0
  425a48:	cset	w8, ge  // ge = tcont
  425a4c:	tbnz	w8, #0, 425a5c <safe_atollu@plt+0x1e32c>
  425a50:	ldur	w8, [x29, #-52]
  425a54:	stur	w8, [x29, #-4]
  425a58:	b	429c84 <safe_atollu@plt+0x22554>
  425a5c:	ldur	w8, [x29, #-56]
  425a60:	cmp	w8, #0x0
  425a64:	cset	w8, lt  // lt = tstop
  425a68:	tbnz	w8, #0, 425a98 <safe_atollu@plt+0x1e368>
  425a6c:	ldur	w8, [x29, #-56]
  425a70:	cmp	w8, #0xff
  425a74:	b.gt	425a98 <safe_atollu@plt+0x1e368>
  425a78:	ldur	x0, [x29, #-16]
  425a7c:	ldur	x1, [x29, #-24]
  425a80:	ldurb	w8, [x29, #-33]
  425a84:	ldur	w4, [x29, #-56]
  425a88:	and	w2, w8, #0x1
  425a8c:	ldr	x3, [sp, #1160]
  425a90:	bl	407230 <bus_print_property_valuef@plt>
  425a94:	b	425ac0 <safe_atollu@plt+0x1e390>
  425a98:	ldurb	w8, [x29, #-34]
  425a9c:	tbnz	w8, #0, 425aa4 <safe_atollu@plt+0x1e374>
  425aa0:	b	425ac0 <safe_atollu@plt+0x1e390>
  425aa4:	ldur	x0, [x29, #-16]
  425aa8:	ldur	x1, [x29, #-24]
  425aac:	ldurb	w8, [x29, #-33]
  425ab0:	and	w2, w8, #0x1
  425ab4:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  425ab8:	add	x3, x3, #0x34b
  425abc:	bl	407240 <bus_print_property_value@plt>
  425ac0:	mov	w8, #0x1                   	// #1
  425ac4:	stur	w8, [x29, #-4]
  425ac8:	b	429c84 <safe_atollu@plt+0x22554>
  425acc:	ldur	x0, [x29, #-16]
  425ad0:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  425ad4:	add	x1, x1, #0x355
  425ad8:	bl	4066f0 <strcmp@plt>
  425adc:	cbnz	w0, 425b6c <safe_atollu@plt+0x1e43c>
  425ae0:	ldur	x0, [x29, #-32]
  425ae4:	ldurb	w1, [x29, #-35]
  425ae8:	sub	x2, x29, #0x3c
  425aec:	bl	406c30 <sd_bus_message_read_basic@plt>
  425af0:	stur	w0, [x29, #-52]
  425af4:	ldur	w8, [x29, #-52]
  425af8:	cmp	w8, #0x0
  425afc:	cset	w8, ge  // ge = tcont
  425b00:	tbnz	w8, #0, 425b10 <safe_atollu@plt+0x1e3e0>
  425b04:	ldur	w8, [x29, #-52]
  425b08:	stur	w8, [x29, #-4]
  425b0c:	b	429c84 <safe_atollu@plt+0x22554>
  425b10:	ldur	x0, [x29, #-16]
  425b14:	ldur	x1, [x29, #-24]
  425b18:	ldurb	w8, [x29, #-33]
  425b1c:	ldur	w9, [x29, #-60]
  425b20:	str	x0, [sp, #1144]
  425b24:	mov	w0, w9
  425b28:	str	x1, [sp, #1136]
  425b2c:	str	w8, [sp, #1132]
  425b30:	bl	407250 <mpol_to_string@plt>
  425b34:	bl	41f840 <safe_atollu@plt+0x18110>
  425b38:	ldr	x10, [sp, #1144]
  425b3c:	str	x0, [sp, #1120]
  425b40:	mov	x0, x10
  425b44:	ldr	x1, [sp, #1136]
  425b48:	ldr	w8, [sp, #1132]
  425b4c:	and	w2, w8, #0x1
  425b50:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  425b54:	add	x3, x3, #0x360
  425b58:	ldr	x4, [sp, #1120]
  425b5c:	bl	407230 <bus_print_property_valuef@plt>
  425b60:	mov	w8, #0x1                   	// #1
  425b64:	stur	w8, [x29, #-4]
  425b68:	b	429c84 <safe_atollu@plt+0x22554>
  425b6c:	b	429c80 <safe_atollu@plt+0x22550>
  425b70:	ldur	x8, [x29, #-48]
  425b74:	ldrb	w9, [x8]
  425b78:	cmp	w9, #0x75
  425b7c:	b.ne	425ca8 <safe_atollu@plt+0x1e578>  // b.any
  425b80:	ldur	x0, [x29, #-16]
  425b84:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  425b88:	add	x1, x1, #0x363
  425b8c:	bl	4066f0 <strcmp@plt>
  425b90:	cbnz	w0, 425ca8 <safe_atollu@plt+0x1e578>
  425b94:	ldur	x0, [x29, #-32]
  425b98:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  425b9c:	add	x1, x1, #0x367
  425ba0:	sub	x2, x29, #0x40
  425ba4:	mov	x8, xzr
  425ba8:	mov	x3, x8
  425bac:	bl	406a40 <sd_bus_message_read@plt>
  425bb0:	stur	w0, [x29, #-52]
  425bb4:	ldur	w9, [x29, #-52]
  425bb8:	cmp	w9, #0x0
  425bbc:	cset	w9, ge  // ge = tcont
  425bc0:	tbnz	w9, #0, 425c44 <safe_atollu@plt+0x1e514>
  425bc4:	mov	w8, #0x3                   	// #3
  425bc8:	stur	w8, [x29, #-68]
  425bcc:	ldur	w8, [x29, #-52]
  425bd0:	stur	w8, [x29, #-72]
  425bd4:	stur	wzr, [x29, #-76]
  425bd8:	ldur	w0, [x29, #-76]
  425bdc:	bl	4064d0 <log_get_max_level_realm@plt>
  425be0:	ldur	w8, [x29, #-68]
  425be4:	and	w8, w8, #0x7
  425be8:	cmp	w0, w8
  425bec:	b.lt	425c1c <safe_atollu@plt+0x1e4ec>  // b.tstop
  425bf0:	ldur	w8, [x29, #-76]
  425bf4:	ldur	w9, [x29, #-68]
  425bf8:	orr	w0, w9, w8, lsl #10
  425bfc:	ldur	w1, [x29, #-72]
  425c00:	ldr	x2, [sp, #1224]
  425c04:	mov	w3, #0x12ff                	// #4863
  425c08:	ldr	x4, [sp, #1216]
  425c0c:	ldr	x5, [sp, #1208]
  425c10:	bl	4064e0 <log_internal_realm@plt>
  425c14:	str	w0, [sp, #1116]
  425c18:	b	425c30 <safe_atollu@plt+0x1e500>
  425c1c:	ldur	w0, [x29, #-72]
  425c20:	bl	4064f0 <abs@plt>
  425c24:	mov	w8, wzr
  425c28:	subs	w8, w8, w0, uxtb
  425c2c:	str	w8, [sp, #1116]
  425c30:	ldr	w8, [sp, #1116]
  425c34:	stur	w8, [x29, #-80]
  425c38:	ldur	w8, [x29, #-80]
  425c3c:	stur	w8, [x29, #-4]
  425c40:	b	429c84 <safe_atollu@plt+0x22554>
  425c44:	ldur	w8, [x29, #-64]
  425c48:	cmp	w8, #0x0
  425c4c:	cset	w8, ls  // ls = plast
  425c50:	tbnz	w8, #0, 425c78 <safe_atollu@plt+0x1e548>
  425c54:	ldur	x0, [x29, #-16]
  425c58:	ldur	x1, [x29, #-24]
  425c5c:	ldurb	w8, [x29, #-33]
  425c60:	ldur	w4, [x29, #-64]
  425c64:	and	w2, w8, #0x1
  425c68:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  425c6c:	add	x3, x3, #0x37b
  425c70:	bl	407230 <bus_print_property_valuef@plt>
  425c74:	b	425c9c <safe_atollu@plt+0x1e56c>
  425c78:	ldurb	w8, [x29, #-34]
  425c7c:	tbnz	w8, #0, 425c84 <safe_atollu@plt+0x1e554>
  425c80:	b	425c9c <safe_atollu@plt+0x1e56c>
  425c84:	ldur	x0, [x29, #-16]
  425c88:	ldur	x1, [x29, #-24]
  425c8c:	ldurb	w8, [x29, #-33]
  425c90:	and	w2, w8, #0x1
  425c94:	ldr	x3, [sp, #1184]
  425c98:	bl	407240 <bus_print_property_value@plt>
  425c9c:	mov	w8, #0x1                   	// #1
  425ca0:	stur	w8, [x29, #-4]
  425ca4:	b	429c84 <safe_atollu@plt+0x22554>
  425ca8:	ldur	x8, [x29, #-48]
  425cac:	ldrb	w9, [x8]
  425cb0:	cmp	w9, #0x73
  425cb4:	b.ne	425db4 <safe_atollu@plt+0x1e684>  // b.any
  425cb8:	ldur	x0, [x29, #-16]
  425cbc:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  425cc0:	add	x1, x1, #0x37e
  425cc4:	bl	4066f0 <strcmp@plt>
  425cc8:	cbnz	w0, 425db4 <safe_atollu@plt+0x1e684>
  425ccc:	ldur	x0, [x29, #-32]
  425cd0:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  425cd4:	add	x1, x1, #0x383
  425cd8:	sub	x2, x29, #0x58
  425cdc:	mov	x8, xzr
  425ce0:	mov	x3, x8
  425ce4:	bl	406a40 <sd_bus_message_read@plt>
  425ce8:	stur	w0, [x29, #-52]
  425cec:	ldur	w9, [x29, #-52]
  425cf0:	cmp	w9, #0x0
  425cf4:	cset	w9, ge  // ge = tcont
  425cf8:	tbnz	w9, #0, 425d7c <safe_atollu@plt+0x1e64c>
  425cfc:	mov	w8, #0x3                   	// #3
  425d00:	stur	w8, [x29, #-92]
  425d04:	ldur	w8, [x29, #-52]
  425d08:	stur	w8, [x29, #-96]
  425d0c:	stur	wzr, [x29, #-100]
  425d10:	ldur	w0, [x29, #-100]
  425d14:	bl	4064d0 <log_get_max_level_realm@plt>
  425d18:	ldur	w8, [x29, #-92]
  425d1c:	and	w8, w8, #0x7
  425d20:	cmp	w0, w8
  425d24:	b.lt	425d54 <safe_atollu@plt+0x1e624>  // b.tstop
  425d28:	ldur	w8, [x29, #-100]
  425d2c:	ldur	w9, [x29, #-92]
  425d30:	orr	w0, w9, w8, lsl #10
  425d34:	ldur	w1, [x29, #-96]
  425d38:	ldr	x2, [sp, #1224]
  425d3c:	mov	w3, #0x130d                	// #4877
  425d40:	ldr	x4, [sp, #1216]
  425d44:	ldr	x5, [sp, #1208]
  425d48:	bl	4064e0 <log_internal_realm@plt>
  425d4c:	str	w0, [sp, #1112]
  425d50:	b	425d68 <safe_atollu@plt+0x1e638>
  425d54:	ldur	w0, [x29, #-96]
  425d58:	bl	4064f0 <abs@plt>
  425d5c:	mov	w8, wzr
  425d60:	subs	w8, w8, w0, uxtb
  425d64:	str	w8, [sp, #1112]
  425d68:	ldr	w8, [sp, #1112]
  425d6c:	stur	w8, [x29, #-104]
  425d70:	ldur	w8, [x29, #-104]
  425d74:	stur	w8, [x29, #-4]
  425d78:	b	429c84 <safe_atollu@plt+0x22554>
  425d7c:	ldurb	w8, [x29, #-34]
  425d80:	tbnz	w8, #0, 425d90 <safe_atollu@plt+0x1e660>
  425d84:	ldur	x0, [x29, #-88]
  425d88:	bl	40bb00 <safe_atollu@plt+0x43d0>
  425d8c:	tbnz	w0, #0, 425da8 <safe_atollu@plt+0x1e678>
  425d90:	ldur	x0, [x29, #-16]
  425d94:	ldur	x1, [x29, #-24]
  425d98:	ldurb	w8, [x29, #-33]
  425d9c:	ldur	x3, [x29, #-88]
  425da0:	and	w2, w8, #0x1
  425da4:	bl	407240 <bus_print_property_value@plt>
  425da8:	mov	w8, #0x1                   	// #1
  425dac:	stur	w8, [x29, #-4]
  425db0:	b	429c84 <safe_atollu@plt+0x22554>
  425db4:	ldur	x8, [x29, #-48]
  425db8:	ldrb	w9, [x8]
  425dbc:	cmp	w9, #0x73
  425dc0:	b.ne	425f3c <safe_atollu@plt+0x1e80c>  // b.any
  425dc4:	ldur	x0, [x29, #-16]
  425dc8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  425dcc:	add	x1, x1, #0x6bd
  425dd0:	bl	4066f0 <strcmp@plt>
  425dd4:	cbnz	w0, 425f3c <safe_atollu@plt+0x1e80c>
  425dd8:	sub	x2, x29, #0x70
  425ddc:	mov	x8, xzr
  425de0:	stur	x8, [x29, #-112]
  425de4:	sub	x3, x29, #0x78
  425de8:	stur	x8, [x29, #-120]
  425dec:	ldur	x0, [x29, #-32]
  425df0:	ldr	x1, [sp, #1192]
  425df4:	bl	406a40 <sd_bus_message_read@plt>
  425df8:	stur	w0, [x29, #-52]
  425dfc:	ldur	w9, [x29, #-52]
  425e00:	cmp	w9, #0x0
  425e04:	cset	w9, ge  // ge = tcont
  425e08:	tbnz	w9, #0, 425e8c <safe_atollu@plt+0x1e75c>
  425e0c:	mov	w8, #0x3                   	// #3
  425e10:	stur	w8, [x29, #-124]
  425e14:	ldur	w8, [x29, #-52]
  425e18:	stur	w8, [x29, #-128]
  425e1c:	stur	wzr, [x29, #-132]
  425e20:	ldur	w0, [x29, #-132]
  425e24:	bl	4064d0 <log_get_max_level_realm@plt>
  425e28:	ldur	w8, [x29, #-124]
  425e2c:	and	w8, w8, #0x7
  425e30:	cmp	w0, w8
  425e34:	b.lt	425e64 <safe_atollu@plt+0x1e734>  // b.tstop
  425e38:	ldur	w8, [x29, #-132]
  425e3c:	ldur	w9, [x29, #-124]
  425e40:	orr	w0, w9, w8, lsl #10
  425e44:	ldur	w1, [x29, #-128]
  425e48:	ldr	x2, [sp, #1224]
  425e4c:	mov	w3, #0x1319                	// #4889
  425e50:	ldr	x4, [sp, #1216]
  425e54:	ldr	x5, [sp, #1208]
  425e58:	bl	4064e0 <log_internal_realm@plt>
  425e5c:	str	w0, [sp, #1108]
  425e60:	b	425e78 <safe_atollu@plt+0x1e748>
  425e64:	ldur	w0, [x29, #-128]
  425e68:	bl	4064f0 <abs@plt>
  425e6c:	mov	w8, wzr
  425e70:	subs	w8, w8, w0, uxtb
  425e74:	str	w8, [sp, #1108]
  425e78:	ldr	w8, [sp, #1108]
  425e7c:	stur	w8, [x29, #-136]
  425e80:	ldur	w8, [x29, #-136]
  425e84:	stur	w8, [x29, #-4]
  425e88:	b	429c84 <safe_atollu@plt+0x22554>
  425e8c:	ldur	x0, [x29, #-112]
  425e90:	bl	40bb00 <safe_atollu@plt+0x43d0>
  425e94:	tbnz	w0, #0, 425e9c <safe_atollu@plt+0x1e76c>
  425e98:	b	425ea8 <safe_atollu@plt+0x1e778>
  425e9c:	ldur	x0, [x29, #-120]
  425ea0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  425ea4:	tbnz	w0, #0, 425f0c <safe_atollu@plt+0x1e7dc>
  425ea8:	ldur	x0, [x29, #-16]
  425eac:	ldur	x1, [x29, #-24]
  425eb0:	ldurb	w8, [x29, #-33]
  425eb4:	ldur	x9, [x29, #-112]
  425eb8:	str	x0, [sp, #1096]
  425ebc:	mov	x0, x9
  425ec0:	str	x1, [sp, #1088]
  425ec4:	str	w8, [sp, #1084]
  425ec8:	bl	41b7c4 <safe_atollu@plt+0x14094>
  425ecc:	ldur	x9, [x29, #-120]
  425ed0:	str	x0, [sp, #1072]
  425ed4:	mov	x0, x9
  425ed8:	bl	41b7c4 <safe_atollu@plt+0x14094>
  425edc:	ldr	x9, [sp, #1096]
  425ee0:	str	x0, [sp, #1064]
  425ee4:	mov	x0, x9
  425ee8:	ldr	x1, [sp, #1088]
  425eec:	ldr	w8, [sp, #1084]
  425ef0:	and	w2, w8, #0x1
  425ef4:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  425ef8:	add	x3, x3, #0x388
  425efc:	ldr	x4, [sp, #1072]
  425f00:	ldr	x5, [sp, #1064]
  425f04:	bl	407230 <bus_print_property_valuef@plt>
  425f08:	b	425f30 <safe_atollu@plt+0x1e800>
  425f0c:	ldurb	w8, [x29, #-34]
  425f10:	tbnz	w8, #0, 425f18 <safe_atollu@plt+0x1e7e8>
  425f14:	b	425f30 <safe_atollu@plt+0x1e800>
  425f18:	ldur	x0, [x29, #-16]
  425f1c:	ldur	x1, [x29, #-24]
  425f20:	ldurb	w8, [x29, #-33]
  425f24:	and	w2, w8, #0x1
  425f28:	ldr	x3, [sp, #1184]
  425f2c:	bl	407240 <bus_print_property_value@plt>
  425f30:	mov	w8, #0x1                   	// #1
  425f34:	stur	w8, [x29, #-4]
  425f38:	b	429c84 <safe_atollu@plt+0x22554>
  425f3c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  425f40:	add	x8, x8, #0x118
  425f44:	ldr	q0, [x8]
  425f48:	sub	x0, x29, #0xa0
  425f4c:	ldr	x9, [sp, #1232]
  425f50:	str	q0, [x9, #1680]
  425f54:	ldr	x8, [x8, #16]
  425f58:	stur	x8, [x29, #-144]
  425f5c:	ldur	x1, [x29, #-16]
  425f60:	bl	406ab0 <strv_find@plt>
  425f64:	cbz	x0, 426330 <safe_atollu@plt+0x1ec00>
  425f68:	mov	x8, xzr
  425f6c:	stur	x8, [x29, #-168]
  425f70:	ldur	x0, [x29, #-32]
  425f74:	mov	w1, #0x72                  	// #114
  425f78:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  425f7c:	add	x2, x2, #0x3b9
  425f80:	bl	406a30 <sd_bus_message_enter_container@plt>
  425f84:	stur	w0, [x29, #-52]
  425f88:	ldur	w9, [x29, #-52]
  425f8c:	cmp	w9, #0x0
  425f90:	cset	w9, ge  // ge = tcont
  425f94:	tbnz	w9, #0, 426020 <safe_atollu@plt+0x1e8f0>
  425f98:	mov	w8, #0x3                   	// #3
  425f9c:	stur	w8, [x29, #-176]
  425fa0:	ldur	w8, [x29, #-52]
  425fa4:	stur	w8, [x29, #-180]
  425fa8:	stur	wzr, [x29, #-184]
  425fac:	ldur	w0, [x29, #-184]
  425fb0:	bl	4064d0 <log_get_max_level_realm@plt>
  425fb4:	ldur	w8, [x29, #-176]
  425fb8:	and	w8, w8, #0x7
  425fbc:	cmp	w0, w8
  425fc0:	b.lt	425ff0 <safe_atollu@plt+0x1e8c0>  // b.tstop
  425fc4:	ldur	w8, [x29, #-184]
  425fc8:	ldur	w9, [x29, #-176]
  425fcc:	orr	w0, w9, w8, lsl #10
  425fd0:	ldur	w1, [x29, #-180]
  425fd4:	ldr	x2, [sp, #1224]
  425fd8:	mov	w3, #0x1328                	// #4904
  425fdc:	ldr	x4, [sp, #1216]
  425fe0:	ldr	x5, [sp, #1208]
  425fe4:	bl	4064e0 <log_internal_realm@plt>
  425fe8:	str	w0, [sp, #1060]
  425fec:	b	426004 <safe_atollu@plt+0x1e8d4>
  425ff0:	ldur	w0, [x29, #-180]
  425ff4:	bl	4064f0 <abs@plt>
  425ff8:	mov	w8, wzr
  425ffc:	subs	w8, w8, w0, uxtb
  426000:	str	w8, [sp, #1060]
  426004:	ldr	w8, [sp, #1060]
  426008:	stur	w8, [x29, #-188]
  42600c:	ldur	w8, [x29, #-188]
  426010:	stur	w8, [x29, #-4]
  426014:	mov	w8, #0x1                   	// #1
  426018:	stur	w8, [x29, #-192]
  42601c:	b	426324 <safe_atollu@plt+0x1ebf4>
  426020:	ldur	x0, [x29, #-32]
  426024:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  426028:	add	x1, x1, #0x1ab
  42602c:	sub	x2, x29, #0xac
  426030:	bl	406a40 <sd_bus_message_read@plt>
  426034:	stur	w0, [x29, #-52]
  426038:	ldur	w8, [x29, #-52]
  42603c:	cmp	w8, #0x0
  426040:	cset	w8, ge  // ge = tcont
  426044:	tbnz	w8, #0, 4260d0 <safe_atollu@plt+0x1e9a0>
  426048:	mov	w8, #0x3                   	// #3
  42604c:	stur	w8, [x29, #-196]
  426050:	ldur	w8, [x29, #-52]
  426054:	stur	w8, [x29, #-200]
  426058:	stur	wzr, [x29, #-204]
  42605c:	ldur	w0, [x29, #-204]
  426060:	bl	4064d0 <log_get_max_level_realm@plt>
  426064:	ldur	w8, [x29, #-196]
  426068:	and	w8, w8, #0x7
  42606c:	cmp	w0, w8
  426070:	b.lt	4260a0 <safe_atollu@plt+0x1e970>  // b.tstop
  426074:	ldur	w8, [x29, #-204]
  426078:	ldur	w9, [x29, #-196]
  42607c:	orr	w0, w9, w8, lsl #10
  426080:	ldur	w1, [x29, #-200]
  426084:	ldr	x2, [sp, #1224]
  426088:	mov	w3, #0x132c                	// #4908
  42608c:	ldr	x4, [sp, #1216]
  426090:	ldr	x5, [sp, #1208]
  426094:	bl	4064e0 <log_internal_realm@plt>
  426098:	str	w0, [sp, #1056]
  42609c:	b	4260b4 <safe_atollu@plt+0x1e984>
  4260a0:	ldur	w0, [x29, #-200]
  4260a4:	bl	4064f0 <abs@plt>
  4260a8:	mov	w8, wzr
  4260ac:	subs	w8, w8, w0, uxtb
  4260b0:	str	w8, [sp, #1056]
  4260b4:	ldr	w8, [sp, #1056]
  4260b8:	stur	w8, [x29, #-208]
  4260bc:	ldur	w8, [x29, #-208]
  4260c0:	stur	w8, [x29, #-4]
  4260c4:	mov	w8, #0x1                   	// #1
  4260c8:	stur	w8, [x29, #-192]
  4260cc:	b	426324 <safe_atollu@plt+0x1ebf4>
  4260d0:	ldur	x0, [x29, #-32]
  4260d4:	sub	x1, x29, #0xa8
  4260d8:	bl	407260 <sd_bus_message_read_strv@plt>
  4260dc:	stur	w0, [x29, #-52]
  4260e0:	ldur	w8, [x29, #-52]
  4260e4:	cmp	w8, #0x0
  4260e8:	cset	w8, ge  // ge = tcont
  4260ec:	tbnz	w8, #0, 426178 <safe_atollu@plt+0x1ea48>
  4260f0:	mov	w8, #0x3                   	// #3
  4260f4:	stur	w8, [x29, #-212]
  4260f8:	ldur	w8, [x29, #-52]
  4260fc:	stur	w8, [x29, #-216]
  426100:	stur	wzr, [x29, #-220]
  426104:	ldur	w0, [x29, #-220]
  426108:	bl	4064d0 <log_get_max_level_realm@plt>
  42610c:	ldur	w8, [x29, #-212]
  426110:	and	w8, w8, #0x7
  426114:	cmp	w0, w8
  426118:	b.lt	426148 <safe_atollu@plt+0x1ea18>  // b.tstop
  42611c:	ldur	w8, [x29, #-220]
  426120:	ldur	w9, [x29, #-212]
  426124:	orr	w0, w9, w8, lsl #10
  426128:	ldur	w1, [x29, #-216]
  42612c:	ldr	x2, [sp, #1224]
  426130:	mov	w3, #0x1330                	// #4912
  426134:	ldr	x4, [sp, #1216]
  426138:	ldr	x5, [sp, #1208]
  42613c:	bl	4064e0 <log_internal_realm@plt>
  426140:	str	w0, [sp, #1052]
  426144:	b	42615c <safe_atollu@plt+0x1ea2c>
  426148:	ldur	w0, [x29, #-216]
  42614c:	bl	4064f0 <abs@plt>
  426150:	mov	w8, wzr
  426154:	subs	w8, w8, w0, uxtb
  426158:	str	w8, [sp, #1052]
  42615c:	ldr	w8, [sp, #1052]
  426160:	stur	w8, [x29, #-224]
  426164:	ldur	w8, [x29, #-224]
  426168:	stur	w8, [x29, #-4]
  42616c:	mov	w8, #0x1                   	// #1
  426170:	stur	w8, [x29, #-192]
  426174:	b	426324 <safe_atollu@plt+0x1ebf4>
  426178:	ldur	x0, [x29, #-32]
  42617c:	bl	406a70 <sd_bus_message_exit_container@plt>
  426180:	stur	w0, [x29, #-52]
  426184:	ldur	w8, [x29, #-52]
  426188:	cmp	w8, #0x0
  42618c:	cset	w8, ge  // ge = tcont
  426190:	tbnz	w8, #0, 42621c <safe_atollu@plt+0x1eaec>
  426194:	mov	w8, #0x3                   	// #3
  426198:	stur	w8, [x29, #-228]
  42619c:	ldur	w8, [x29, #-52]
  4261a0:	stur	w8, [x29, #-232]
  4261a4:	stur	wzr, [x29, #-236]
  4261a8:	ldur	w0, [x29, #-236]
  4261ac:	bl	4064d0 <log_get_max_level_realm@plt>
  4261b0:	ldur	w8, [x29, #-228]
  4261b4:	and	w8, w8, #0x7
  4261b8:	cmp	w0, w8
  4261bc:	b.lt	4261ec <safe_atollu@plt+0x1eabc>  // b.tstop
  4261c0:	ldur	w8, [x29, #-236]
  4261c4:	ldur	w9, [x29, #-228]
  4261c8:	orr	w0, w9, w8, lsl #10
  4261cc:	ldur	w1, [x29, #-232]
  4261d0:	ldr	x2, [sp, #1224]
  4261d4:	mov	w3, #0x1334                	// #4916
  4261d8:	ldr	x4, [sp, #1216]
  4261dc:	ldr	x5, [sp, #1208]
  4261e0:	bl	4064e0 <log_internal_realm@plt>
  4261e4:	str	w0, [sp, #1048]
  4261e8:	b	426200 <safe_atollu@plt+0x1ead0>
  4261ec:	ldur	w0, [x29, #-232]
  4261f0:	bl	4064f0 <abs@plt>
  4261f4:	mov	w8, wzr
  4261f8:	subs	w8, w8, w0, uxtb
  4261fc:	str	w8, [sp, #1048]
  426200:	ldr	w8, [sp, #1048]
  426204:	stur	w8, [x29, #-240]
  426208:	ldur	w8, [x29, #-240]
  42620c:	stur	w8, [x29, #-4]
  426210:	mov	w8, #0x1                   	// #1
  426214:	stur	w8, [x29, #-192]
  426218:	b	426324 <safe_atollu@plt+0x1ebf4>
  42621c:	ldurb	w8, [x29, #-34]
  426220:	tbnz	w8, #0, 426238 <safe_atollu@plt+0x1eb08>
  426224:	ldur	w8, [x29, #-172]
  426228:	cbnz	w8, 426238 <safe_atollu@plt+0x1eb08>
  42622c:	ldur	x0, [x29, #-168]
  426230:	bl	40c9fc <safe_atollu@plt+0x52cc>
  426234:	tbnz	w0, #0, 426318 <safe_atollu@plt+0x1ebe8>
  426238:	mov	w8, #0x1                   	// #1
  42623c:	sturb	w8, [x29, #-241]
  426240:	ldurb	w8, [x29, #-33]
  426244:	tbnz	w8, #0, 42626c <safe_atollu@plt+0x1eb3c>
  426248:	ldur	x0, [x29, #-16]
  42624c:	ldr	x8, [sp, #1168]
  426250:	ldr	x1, [x8]
  426254:	bl	406f60 <fputs@plt>
  426258:	ldr	x8, [sp, #1168]
  42625c:	ldr	x1, [x8]
  426260:	mov	w9, #0x3d                  	// #61
  426264:	mov	w0, w9
  426268:	bl	407270 <fputc@plt>
  42626c:	ldur	w8, [x29, #-172]
  426270:	cbnz	w8, 426284 <safe_atollu@plt+0x1eb54>
  426274:	ldr	x8, [sp, #1168]
  426278:	ldr	x1, [x8]
  42627c:	mov	w0, #0x7e                  	// #126
  426280:	bl	407270 <fputc@plt>
  426284:	ldur	x8, [x29, #-168]
  426288:	stur	x8, [x29, #-256]
  42628c:	ldur	x8, [x29, #-256]
  426290:	mov	w9, #0x0                   	// #0
  426294:	str	w9, [sp, #1044]
  426298:	cbz	x8, 4262b0 <safe_atollu@plt+0x1eb80>
  42629c:	ldur	x8, [x29, #-256]
  4262a0:	ldr	x8, [x8]
  4262a4:	cmp	x8, #0x0
  4262a8:	cset	w9, ne  // ne = any
  4262ac:	str	w9, [sp, #1044]
  4262b0:	ldr	w8, [sp, #1044]
  4262b4:	tbnz	w8, #0, 4262bc <safe_atollu@plt+0x1eb8c>
  4262b8:	b	426308 <safe_atollu@plt+0x1ebd8>
  4262bc:	ldurb	w8, [x29, #-241]
  4262c0:	tbnz	w8, #0, 4262c8 <safe_atollu@plt+0x1eb98>
  4262c4:	b	4262d4 <safe_atollu@plt+0x1eba4>
  4262c8:	mov	w8, #0x0                   	// #0
  4262cc:	sturb	w8, [x29, #-241]
  4262d0:	b	4262e4 <safe_atollu@plt+0x1ebb4>
  4262d4:	ldr	x8, [sp, #1168]
  4262d8:	ldr	x1, [x8]
  4262dc:	mov	w0, #0x20                  	// #32
  4262e0:	bl	407270 <fputc@plt>
  4262e4:	ldur	x8, [x29, #-256]
  4262e8:	ldr	x0, [x8]
  4262ec:	ldr	x8, [sp, #1168]
  4262f0:	ldr	x1, [x8]
  4262f4:	bl	406f60 <fputs@plt>
  4262f8:	ldur	x8, [x29, #-256]
  4262fc:	add	x8, x8, #0x8
  426300:	stur	x8, [x29, #-256]
  426304:	b	42628c <safe_atollu@plt+0x1eb5c>
  426308:	ldr	x8, [sp, #1168]
  42630c:	ldr	x1, [x8]
  426310:	mov	w0, #0xa                   	// #10
  426314:	bl	407270 <fputc@plt>
  426318:	mov	w8, #0x1                   	// #1
  42631c:	stur	w8, [x29, #-4]
  426320:	stur	w8, [x29, #-192]
  426324:	sub	x0, x29, #0xa8
  426328:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42632c:	b	429c84 <safe_atollu@plt+0x22554>
  426330:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  426334:	add	x8, x8, #0x130
  426338:	ldr	q0, [x8]
  42633c:	add	x0, sp, #0xc70
  426340:	ldr	x9, [sp, #1232]
  426344:	str	q0, [x9, #1552]
  426348:	ldr	q0, [x8, #16]
  42634c:	str	q0, [x9, #1568]
  426350:	ldur	x1, [x29, #-16]
  426354:	bl	406ab0 <strv_find@plt>
  426358:	cbz	x0, 426480 <safe_atollu@plt+0x1ed50>
  42635c:	ldur	x0, [x29, #-32]
  426360:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  426364:	add	x1, x1, #0x3ee
  426368:	add	x2, sp, #0xc6c
  42636c:	add	x3, sp, #0xc60
  426370:	bl	406a40 <sd_bus_message_read@plt>
  426374:	stur	w0, [x29, #-52]
  426378:	ldur	w8, [x29, #-52]
  42637c:	cmp	w8, #0x0
  426380:	cset	w8, ge  // ge = tcont
  426384:	tbnz	w8, #0, 426408 <safe_atollu@plt+0x1ecd8>
  426388:	mov	w8, #0x3                   	// #3
  42638c:	str	w8, [sp, #3164]
  426390:	ldur	w8, [x29, #-52]
  426394:	str	w8, [sp, #3160]
  426398:	str	wzr, [sp, #3156]
  42639c:	ldr	w0, [sp, #3156]
  4263a0:	bl	4064d0 <log_get_max_level_realm@plt>
  4263a4:	ldr	w8, [sp, #3164]
  4263a8:	and	w8, w8, #0x7
  4263ac:	cmp	w0, w8
  4263b0:	b.lt	4263e0 <safe_atollu@plt+0x1ecb0>  // b.tstop
  4263b4:	ldr	w8, [sp, #3156]
  4263b8:	ldr	w9, [sp, #3164]
  4263bc:	orr	w0, w9, w8, lsl #10
  4263c0:	ldr	w1, [sp, #3160]
  4263c4:	ldr	x2, [sp, #1224]
  4263c8:	mov	w3, #0x1355                	// #4949
  4263cc:	ldr	x4, [sp, #1216]
  4263d0:	ldr	x5, [sp, #1208]
  4263d4:	bl	4064e0 <log_internal_realm@plt>
  4263d8:	str	w0, [sp, #1040]
  4263dc:	b	4263f4 <safe_atollu@plt+0x1ecc4>
  4263e0:	ldr	w0, [sp, #3160]
  4263e4:	bl	4064f0 <abs@plt>
  4263e8:	mov	w8, wzr
  4263ec:	subs	w8, w8, w0, uxtb
  4263f0:	str	w8, [sp, #1040]
  4263f4:	ldr	w8, [sp, #1040]
  4263f8:	str	w8, [sp, #3152]
  4263fc:	ldr	w8, [sp, #3152]
  426400:	stur	w8, [x29, #-4]
  426404:	b	429c84 <safe_atollu@plt+0x22554>
  426408:	ldr	x0, [sp, #3168]
  42640c:	bl	40bb00 <safe_atollu@plt+0x43d0>
  426410:	tbnz	w0, #0, 426450 <safe_atollu@plt+0x1ed20>
  426414:	ldur	x0, [x29, #-16]
  426418:	ldur	x1, [x29, #-24]
  42641c:	ldurb	w8, [x29, #-33]
  426420:	ldr	w9, [sp, #3180]
  426424:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  426428:	add	x10, x10, #0x3f3
  42642c:	cmp	w9, #0x0
  426430:	ldr	x11, [sp, #1184]
  426434:	csel	x4, x10, x11, ne  // ne = any
  426438:	ldr	x5, [sp, #3168]
  42643c:	and	w2, w8, #0x1
  426440:	adrp	x3, 43b000 <safe_atollu@plt+0x338d0>
  426444:	add	x3, x3, #0xe8b
  426448:	bl	407230 <bus_print_property_valuef@plt>
  42644c:	b	426474 <safe_atollu@plt+0x1ed44>
  426450:	ldurb	w8, [x29, #-34]
  426454:	tbnz	w8, #0, 42645c <safe_atollu@plt+0x1ed2c>
  426458:	b	426474 <safe_atollu@plt+0x1ed44>
  42645c:	ldur	x0, [x29, #-16]
  426460:	ldur	x1, [x29, #-24]
  426464:	ldurb	w8, [x29, #-33]
  426468:	and	w2, w8, #0x1
  42646c:	ldr	x3, [sp, #1184]
  426470:	bl	407240 <bus_print_property_value@plt>
  426474:	mov	w8, #0x1                   	// #1
  426478:	stur	w8, [x29, #-4]
  42647c:	b	429c84 <safe_atollu@plt+0x22554>
  426480:	ldur	x0, [x29, #-16]
  426484:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  426488:	add	x1, x1, #0x3f5
  42648c:	bl	406a80 <endswith@plt>
  426490:	cbz	x0, 4268c0 <safe_atollu@plt+0x1f190>
  426494:	ldur	x0, [x29, #-48]
  426498:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42649c:	add	x1, x1, #0x400
  4264a0:	bl	4066f0 <strcmp@plt>
  4264a4:	cbnz	w0, 4268c0 <safe_atollu@plt+0x1f190>
  4264a8:	ldur	x0, [x29, #-32]
  4264ac:	mov	w1, #0x72                  	// #114
  4264b0:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  4264b4:	add	x2, x2, #0x400
  4264b8:	bl	406a30 <sd_bus_message_enter_container@plt>
  4264bc:	stur	w0, [x29, #-52]
  4264c0:	ldur	w8, [x29, #-52]
  4264c4:	cmp	w8, #0x0
  4264c8:	cset	w8, ge  // ge = tcont
  4264cc:	tbnz	w8, #0, 426550 <safe_atollu@plt+0x1ee20>
  4264d0:	mov	w8, #0x3                   	// #3
  4264d4:	str	w8, [sp, #3108]
  4264d8:	ldur	w8, [x29, #-52]
  4264dc:	str	w8, [sp, #3104]
  4264e0:	str	wzr, [sp, #3100]
  4264e4:	ldr	w0, [sp, #3100]
  4264e8:	bl	4064d0 <log_get_max_level_realm@plt>
  4264ec:	ldr	w8, [sp, #3108]
  4264f0:	and	w8, w8, #0x7
  4264f4:	cmp	w0, w8
  4264f8:	b.lt	426528 <safe_atollu@plt+0x1edf8>  // b.tstop
  4264fc:	ldr	w8, [sp, #3100]
  426500:	ldr	w9, [sp, #3108]
  426504:	orr	w0, w9, w8, lsl #10
  426508:	ldr	w1, [sp, #3104]
  42650c:	ldr	x2, [sp, #1224]
  426510:	mov	w3, #0x1364                	// #4964
  426514:	ldr	x4, [sp, #1216]
  426518:	ldr	x5, [sp, #1208]
  42651c:	bl	4064e0 <log_internal_realm@plt>
  426520:	str	w0, [sp, #1036]
  426524:	b	42653c <safe_atollu@plt+0x1ee0c>
  426528:	ldr	w0, [sp, #3104]
  42652c:	bl	4064f0 <abs@plt>
  426530:	mov	w8, wzr
  426534:	subs	w8, w8, w0, uxtb
  426538:	str	w8, [sp, #1036]
  42653c:	ldr	w8, [sp, #1036]
  426540:	str	w8, [sp, #3096]
  426544:	ldr	w8, [sp, #3096]
  426548:	stur	w8, [x29, #-4]
  42654c:	b	429c84 <safe_atollu@plt+0x22554>
  426550:	ldur	x0, [x29, #-32]
  426554:	mov	w1, #0x69                  	// #105
  426558:	add	x2, sp, #0xc48
  42655c:	add	x3, sp, #0xc38
  426560:	bl	407280 <sd_bus_message_read_array@plt>
  426564:	stur	w0, [x29, #-52]
  426568:	ldur	w8, [x29, #-52]
  42656c:	cmp	w8, #0x0
  426570:	cset	w8, ge  // ge = tcont
  426574:	tbnz	w8, #0, 4265f8 <safe_atollu@plt+0x1eec8>
  426578:	mov	w8, #0x3                   	// #3
  42657c:	str	w8, [sp, #3092]
  426580:	ldur	w8, [x29, #-52]
  426584:	str	w8, [sp, #3088]
  426588:	str	wzr, [sp, #3084]
  42658c:	ldr	w0, [sp, #3084]
  426590:	bl	4064d0 <log_get_max_level_realm@plt>
  426594:	ldr	w8, [sp, #3092]
  426598:	and	w8, w8, #0x7
  42659c:	cmp	w0, w8
  4265a0:	b.lt	4265d0 <safe_atollu@plt+0x1eea0>  // b.tstop
  4265a4:	ldr	w8, [sp, #3084]
  4265a8:	ldr	w9, [sp, #3092]
  4265ac:	orr	w0, w9, w8, lsl #10
  4265b0:	ldr	w1, [sp, #3088]
  4265b4:	ldr	x2, [sp, #1224]
  4265b8:	mov	w3, #0x1368                	// #4968
  4265bc:	ldr	x4, [sp, #1216]
  4265c0:	ldr	x5, [sp, #1208]
  4265c4:	bl	4064e0 <log_internal_realm@plt>
  4265c8:	str	w0, [sp, #1032]
  4265cc:	b	4265e4 <safe_atollu@plt+0x1eeb4>
  4265d0:	ldr	w0, [sp, #3088]
  4265d4:	bl	4064f0 <abs@plt>
  4265d8:	mov	w8, wzr
  4265dc:	subs	w8, w8, w0, uxtb
  4265e0:	str	w8, [sp, #1032]
  4265e4:	ldr	w8, [sp, #1032]
  4265e8:	str	w8, [sp, #3080]
  4265ec:	ldr	w8, [sp, #3080]
  4265f0:	stur	w8, [x29, #-4]
  4265f4:	b	429c84 <safe_atollu@plt+0x22554>
  4265f8:	ldur	x0, [x29, #-32]
  4265fc:	mov	w1, #0x69                  	// #105
  426600:	add	x2, sp, #0xc40
  426604:	add	x3, sp, #0xc30
  426608:	bl	407280 <sd_bus_message_read_array@plt>
  42660c:	stur	w0, [x29, #-52]
  426610:	ldur	w8, [x29, #-52]
  426614:	cmp	w8, #0x0
  426618:	cset	w8, ge  // ge = tcont
  42661c:	tbnz	w8, #0, 4266a0 <safe_atollu@plt+0x1ef70>
  426620:	mov	w8, #0x3                   	// #3
  426624:	str	w8, [sp, #3076]
  426628:	ldur	w8, [x29, #-52]
  42662c:	str	w8, [sp, #3072]
  426630:	str	wzr, [sp, #3068]
  426634:	ldr	w0, [sp, #3068]
  426638:	bl	4064d0 <log_get_max_level_realm@plt>
  42663c:	ldr	w8, [sp, #3076]
  426640:	and	w8, w8, #0x7
  426644:	cmp	w0, w8
  426648:	b.lt	426678 <safe_atollu@plt+0x1ef48>  // b.tstop
  42664c:	ldr	w8, [sp, #3068]
  426650:	ldr	w9, [sp, #3076]
  426654:	orr	w0, w9, w8, lsl #10
  426658:	ldr	w1, [sp, #3072]
  42665c:	ldr	x2, [sp, #1224]
  426660:	mov	w3, #0x136c                	// #4972
  426664:	ldr	x4, [sp, #1216]
  426668:	ldr	x5, [sp, #1208]
  42666c:	bl	4064e0 <log_internal_realm@plt>
  426670:	str	w0, [sp, #1028]
  426674:	b	42668c <safe_atollu@plt+0x1ef5c>
  426678:	ldr	w0, [sp, #3072]
  42667c:	bl	4064f0 <abs@plt>
  426680:	mov	w8, wzr
  426684:	subs	w8, w8, w0, uxtb
  426688:	str	w8, [sp, #1028]
  42668c:	ldr	w8, [sp, #1028]
  426690:	str	w8, [sp, #3064]
  426694:	ldr	w8, [sp, #3064]
  426698:	stur	w8, [x29, #-4]
  42669c:	b	429c84 <safe_atollu@plt+0x22554>
  4266a0:	ldur	x0, [x29, #-32]
  4266a4:	bl	406a70 <sd_bus_message_exit_container@plt>
  4266a8:	stur	w0, [x29, #-52]
  4266ac:	ldur	w8, [x29, #-52]
  4266b0:	cmp	w8, #0x0
  4266b4:	cset	w8, ge  // ge = tcont
  4266b8:	tbnz	w8, #0, 42673c <safe_atollu@plt+0x1f00c>
  4266bc:	mov	w8, #0x3                   	// #3
  4266c0:	str	w8, [sp, #3060]
  4266c4:	ldur	w8, [x29, #-52]
  4266c8:	str	w8, [sp, #3056]
  4266cc:	str	wzr, [sp, #3052]
  4266d0:	ldr	w0, [sp, #3052]
  4266d4:	bl	4064d0 <log_get_max_level_realm@plt>
  4266d8:	ldr	w8, [sp, #3060]
  4266dc:	and	w8, w8, #0x7
  4266e0:	cmp	w0, w8
  4266e4:	b.lt	426714 <safe_atollu@plt+0x1efe4>  // b.tstop
  4266e8:	ldr	w8, [sp, #3052]
  4266ec:	ldr	w9, [sp, #3060]
  4266f0:	orr	w0, w9, w8, lsl #10
  4266f4:	ldr	w1, [sp, #3056]
  4266f8:	ldr	x2, [sp, #1224]
  4266fc:	mov	w3, #0x1370                	// #4976
  426700:	ldr	x4, [sp, #1216]
  426704:	ldr	x5, [sp, #1208]
  426708:	bl	4064e0 <log_internal_realm@plt>
  42670c:	str	w0, [sp, #1024]
  426710:	b	426728 <safe_atollu@plt+0x1eff8>
  426714:	ldr	w0, [sp, #3056]
  426718:	bl	4064f0 <abs@plt>
  42671c:	mov	w8, wzr
  426720:	subs	w8, w8, w0, uxtb
  426724:	str	w8, [sp, #1024]
  426728:	ldr	w8, [sp, #1024]
  42672c:	str	w8, [sp, #3048]
  426730:	ldr	w8, [sp, #3048]
  426734:	stur	w8, [x29, #-4]
  426738:	b	429c84 <safe_atollu@plt+0x22554>
  42673c:	ldr	x8, [sp, #3128]
  426740:	mov	x9, #0x4                   	// #4
  426744:	udiv	x8, x8, x9
  426748:	str	x8, [sp, #3128]
  42674c:	ldr	x8, [sp, #3120]
  426750:	udiv	x8, x8, x9
  426754:	str	x8, [sp, #3120]
  426758:	ldurb	w10, [x29, #-34]
  42675c:	tbnz	w10, #0, 426780 <safe_atollu@plt+0x1f050>
  426760:	ldr	x8, [sp, #3128]
  426764:	cmp	x8, #0x0
  426768:	cset	w9, hi  // hi = pmore
  42676c:	tbnz	w9, #0, 426780 <safe_atollu@plt+0x1f050>
  426770:	ldr	x8, [sp, #3120]
  426774:	cmp	x8, #0x0
  426778:	cset	w9, ls  // ls = plast
  42677c:	tbnz	w9, #0, 4268b4 <safe_atollu@plt+0x1f184>
  426780:	mov	w8, #0x1                   	// #1
  426784:	strb	w8, [sp, #3047]
  426788:	ldurb	w8, [x29, #-33]
  42678c:	tbnz	w8, #0, 4267b4 <safe_atollu@plt+0x1f084>
  426790:	ldur	x0, [x29, #-16]
  426794:	ldr	x8, [sp, #1168]
  426798:	ldr	x1, [x8]
  42679c:	bl	406f60 <fputs@plt>
  4267a0:	ldr	x8, [sp, #1168]
  4267a4:	ldr	x1, [x8]
  4267a8:	mov	w9, #0x3d                  	// #61
  4267ac:	mov	w0, w9
  4267b0:	bl	407270 <fputc@plt>
  4267b4:	str	xzr, [sp, #3112]
  4267b8:	ldr	x8, [sp, #3112]
  4267bc:	ldr	x9, [sp, #3128]
  4267c0:	cmp	x8, x9
  4267c4:	b.cs	426814 <safe_atollu@plt+0x1f0e4>  // b.hs, b.nlast
  4267c8:	ldrb	w8, [sp, #3047]
  4267cc:	tbnz	w8, #0, 4267d4 <safe_atollu@plt+0x1f0a4>
  4267d0:	b	4267e0 <safe_atollu@plt+0x1f0b0>
  4267d4:	mov	w8, #0x0                   	// #0
  4267d8:	strb	w8, [sp, #3047]
  4267dc:	b	4267f0 <safe_atollu@plt+0x1f0c0>
  4267e0:	ldr	x8, [sp, #1168]
  4267e4:	ldr	x1, [x8]
  4267e8:	mov	w0, #0x20                  	// #32
  4267ec:	bl	407270 <fputc@plt>
  4267f0:	ldr	x8, [sp, #3144]
  4267f4:	ldr	x9, [sp, #3112]
  4267f8:	ldr	w1, [x8, x9, lsl #2]
  4267fc:	ldr	x0, [sp, #1160]
  426800:	bl	406650 <printf@plt>
  426804:	ldr	x8, [sp, #3112]
  426808:	add	x8, x8, #0x1
  42680c:	str	x8, [sp, #3112]
  426810:	b	4267b8 <safe_atollu@plt+0x1f088>
  426814:	str	xzr, [sp, #3112]
  426818:	ldr	x8, [sp, #3112]
  42681c:	ldr	x9, [sp, #3120]
  426820:	cmp	x8, x9
  426824:	b.cs	4268a4 <safe_atollu@plt+0x1f174>  // b.hs, b.nlast
  426828:	ldr	x8, [sp, #3136]
  42682c:	ldr	x9, [sp, #3112]
  426830:	ldr	w0, [x8, x9, lsl #2]
  426834:	bl	406770 <signal_to_string@plt>
  426838:	str	x0, [sp, #3032]
  42683c:	ldrb	w10, [sp, #3047]
  426840:	tbnz	w10, #0, 426848 <safe_atollu@plt+0x1f118>
  426844:	b	426854 <safe_atollu@plt+0x1f124>
  426848:	mov	w8, #0x0                   	// #0
  42684c:	strb	w8, [sp, #3047]
  426850:	b	426864 <safe_atollu@plt+0x1f134>
  426854:	ldr	x8, [sp, #1168]
  426858:	ldr	x1, [x8]
  42685c:	mov	w0, #0x20                  	// #32
  426860:	bl	407270 <fputc@plt>
  426864:	ldr	x8, [sp, #3032]
  426868:	cbz	x8, 426880 <safe_atollu@plt+0x1f150>
  42686c:	ldr	x0, [sp, #3032]
  426870:	ldr	x8, [sp, #1168]
  426874:	ldr	x1, [x8]
  426878:	bl	406f60 <fputs@plt>
  42687c:	b	426894 <safe_atollu@plt+0x1f164>
  426880:	ldr	x8, [sp, #3144]
  426884:	ldr	x9, [sp, #3112]
  426888:	ldr	w1, [x8, x9, lsl #2]
  42688c:	ldr	x0, [sp, #1160]
  426890:	bl	406650 <printf@plt>
  426894:	ldr	x8, [sp, #3112]
  426898:	add	x8, x8, #0x1
  42689c:	str	x8, [sp, #3112]
  4268a0:	b	426818 <safe_atollu@plt+0x1f0e8>
  4268a4:	ldr	x8, [sp, #1168]
  4268a8:	ldr	x1, [x8]
  4268ac:	mov	w0, #0xa                   	// #10
  4268b0:	bl	407270 <fputc@plt>
  4268b4:	mov	w8, #0x1                   	// #1
  4268b8:	stur	w8, [x29, #-4]
  4268bc:	b	429c84 <safe_atollu@plt+0x22554>
  4268c0:	b	429c80 <safe_atollu@plt+0x22550>
  4268c4:	ldur	x8, [x29, #-48]
  4268c8:	ldrb	w9, [x8]
  4268cc:	cmp	w9, #0x28
  4268d0:	b.ne	426b58 <safe_atollu@plt+0x1f428>  // b.any
  4268d4:	ldur	x0, [x29, #-16]
  4268d8:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4268dc:	add	x1, x1, #0x405
  4268e0:	bl	4066f0 <strcmp@plt>
  4268e4:	cbnz	w0, 426b58 <safe_atollu@plt+0x1f428>
  4268e8:	ldur	x0, [x29, #-32]
  4268ec:	mov	w1, #0x61                  	// #97
  4268f0:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  4268f4:	add	x2, x2, #0x416
  4268f8:	bl	406a30 <sd_bus_message_enter_container@plt>
  4268fc:	stur	w0, [x29, #-52]
  426900:	ldur	w8, [x29, #-52]
  426904:	cmp	w8, #0x0
  426908:	cset	w8, ge  // ge = tcont
  42690c:	tbnz	w8, #0, 426990 <safe_atollu@plt+0x1f260>
  426910:	mov	w8, #0x3                   	// #3
  426914:	str	w8, [sp, #3016]
  426918:	ldur	w8, [x29, #-52]
  42691c:	str	w8, [sp, #3012]
  426920:	str	wzr, [sp, #3008]
  426924:	ldr	w0, [sp, #3008]
  426928:	bl	4064d0 <log_get_max_level_realm@plt>
  42692c:	ldr	w8, [sp, #3016]
  426930:	and	w8, w8, #0x7
  426934:	cmp	w0, w8
  426938:	b.lt	426968 <safe_atollu@plt+0x1f238>  // b.tstop
  42693c:	ldr	w8, [sp, #3008]
  426940:	ldr	w9, [sp, #3016]
  426944:	orr	w0, w9, w8, lsl #10
  426948:	ldr	w1, [sp, #3012]
  42694c:	ldr	x2, [sp, #1224]
  426950:	mov	w3, #0x13a5                	// #5029
  426954:	ldr	x4, [sp, #1216]
  426958:	ldr	x5, [sp, #1208]
  42695c:	bl	4064e0 <log_internal_realm@plt>
  426960:	str	w0, [sp, #1020]
  426964:	b	42697c <safe_atollu@plt+0x1f24c>
  426968:	ldr	w0, [sp, #3012]
  42696c:	bl	4064f0 <abs@plt>
  426970:	mov	w8, wzr
  426974:	subs	w8, w8, w0, uxtb
  426978:	str	w8, [sp, #1020]
  42697c:	ldr	w8, [sp, #1020]
  426980:	str	w8, [sp, #3004]
  426984:	ldr	w8, [sp, #3004]
  426988:	stur	w8, [x29, #-4]
  42698c:	b	429c84 <safe_atollu@plt+0x22554>
  426990:	ldur	x0, [x29, #-32]
  426994:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  426998:	add	x1, x1, #0x416
  42699c:	add	x2, sp, #0xbd0
  4269a0:	add	x3, sp, #0xbcc
  4269a4:	bl	406a40 <sd_bus_message_read@plt>
  4269a8:	stur	w0, [x29, #-52]
  4269ac:	cmp	w0, #0x0
  4269b0:	cset	w8, le
  4269b4:	tbnz	w8, #0, 426a20 <safe_atollu@plt+0x1f2f0>
  4269b8:	ldur	x0, [x29, #-16]
  4269bc:	ldur	x1, [x29, #-24]
  4269c0:	ldurb	w8, [x29, #-33]
  4269c4:	ldr	x4, [sp, #3024]
  4269c8:	ldr	w9, [sp, #3020]
  4269cc:	cmp	w9, #0x0
  4269d0:	cset	w9, ne  // ne = any
  4269d4:	and	w9, w9, #0x1
  4269d8:	str	x0, [sp, #1008]
  4269dc:	mov	w0, w9
  4269e0:	str	x1, [sp, #1000]
  4269e4:	str	w8, [sp, #996]
  4269e8:	str	x4, [sp, #984]
  4269ec:	bl	42a7e0 <safe_atollu@plt+0x230b0>
  4269f0:	ldr	x10, [sp, #1008]
  4269f4:	str	x0, [sp, #976]
  4269f8:	mov	x0, x10
  4269fc:	ldr	x1, [sp, #1000]
  426a00:	ldr	w8, [sp, #996]
  426a04:	and	w2, w8, #0x1
  426a08:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  426a0c:	add	x3, x3, #0x41b
  426a10:	ldr	x4, [sp, #984]
  426a14:	ldr	x5, [sp, #976]
  426a18:	bl	407230 <bus_print_property_valuef@plt>
  426a1c:	b	426990 <safe_atollu@plt+0x1f260>
  426a20:	ldur	w8, [x29, #-52]
  426a24:	cmp	w8, #0x0
  426a28:	cset	w8, ge  // ge = tcont
  426a2c:	tbnz	w8, #0, 426ab0 <safe_atollu@plt+0x1f380>
  426a30:	mov	w8, #0x3                   	// #3
  426a34:	str	w8, [sp, #3000]
  426a38:	ldur	w8, [x29, #-52]
  426a3c:	str	w8, [sp, #2996]
  426a40:	str	wzr, [sp, #2992]
  426a44:	ldr	w0, [sp, #2992]
  426a48:	bl	4064d0 <log_get_max_level_realm@plt>
  426a4c:	ldr	w8, [sp, #3000]
  426a50:	and	w8, w8, #0x7
  426a54:	cmp	w0, w8
  426a58:	b.lt	426a88 <safe_atollu@plt+0x1f358>  // b.tstop
  426a5c:	ldr	w8, [sp, #2992]
  426a60:	ldr	w9, [sp, #3000]
  426a64:	orr	w0, w9, w8, lsl #10
  426a68:	ldr	w1, [sp, #2996]
  426a6c:	ldr	x2, [sp, #1224]
  426a70:	mov	w3, #0x13ab                	// #5035
  426a74:	ldr	x4, [sp, #1216]
  426a78:	ldr	x5, [sp, #1208]
  426a7c:	bl	4064e0 <log_internal_realm@plt>
  426a80:	str	w0, [sp, #972]
  426a84:	b	426a9c <safe_atollu@plt+0x1f36c>
  426a88:	ldr	w0, [sp, #2996]
  426a8c:	bl	4064f0 <abs@plt>
  426a90:	mov	w8, wzr
  426a94:	subs	w8, w8, w0, uxtb
  426a98:	str	w8, [sp, #972]
  426a9c:	ldr	w8, [sp, #972]
  426aa0:	str	w8, [sp, #2988]
  426aa4:	ldr	w8, [sp, #2988]
  426aa8:	stur	w8, [x29, #-4]
  426aac:	b	429c84 <safe_atollu@plt+0x22554>
  426ab0:	ldur	x0, [x29, #-32]
  426ab4:	bl	406a70 <sd_bus_message_exit_container@plt>
  426ab8:	stur	w0, [x29, #-52]
  426abc:	ldur	w8, [x29, #-52]
  426ac0:	cmp	w8, #0x0
  426ac4:	cset	w8, ge  // ge = tcont
  426ac8:	tbnz	w8, #0, 426b4c <safe_atollu@plt+0x1f41c>
  426acc:	mov	w8, #0x3                   	// #3
  426ad0:	str	w8, [sp, #2984]
  426ad4:	ldur	w8, [x29, #-52]
  426ad8:	str	w8, [sp, #2980]
  426adc:	str	wzr, [sp, #2976]
  426ae0:	ldr	w0, [sp, #2976]
  426ae4:	bl	4064d0 <log_get_max_level_realm@plt>
  426ae8:	ldr	w8, [sp, #2984]
  426aec:	and	w8, w8, #0x7
  426af0:	cmp	w0, w8
  426af4:	b.lt	426b24 <safe_atollu@plt+0x1f3f4>  // b.tstop
  426af8:	ldr	w8, [sp, #2976]
  426afc:	ldr	w9, [sp, #2984]
  426b00:	orr	w0, w9, w8, lsl #10
  426b04:	ldr	w1, [sp, #2980]
  426b08:	ldr	x2, [sp, #1224]
  426b0c:	mov	w3, #0x13af                	// #5039
  426b10:	ldr	x4, [sp, #1216]
  426b14:	ldr	x5, [sp, #1208]
  426b18:	bl	4064e0 <log_internal_realm@plt>
  426b1c:	str	w0, [sp, #968]
  426b20:	b	426b38 <safe_atollu@plt+0x1f408>
  426b24:	ldr	w0, [sp, #2980]
  426b28:	bl	4064f0 <abs@plt>
  426b2c:	mov	w8, wzr
  426b30:	subs	w8, w8, w0, uxtb
  426b34:	str	w8, [sp, #968]
  426b38:	ldr	w8, [sp, #968]
  426b3c:	str	w8, [sp, #2972]
  426b40:	ldr	w8, [sp, #2972]
  426b44:	stur	w8, [x29, #-4]
  426b48:	b	429c84 <safe_atollu@plt+0x22554>
  426b4c:	mov	w8, #0x1                   	// #1
  426b50:	stur	w8, [x29, #-4]
  426b54:	b	429c84 <safe_atollu@plt+0x22554>
  426b58:	ldur	x8, [x29, #-48]
  426b5c:	ldrb	w9, [x8]
  426b60:	cmp	w9, #0x28
  426b64:	b.ne	426da4 <safe_atollu@plt+0x1f674>  // b.any
  426b68:	ldur	x0, [x29, #-16]
  426b6c:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  426b70:	add	x1, x1, #0x431
  426b74:	bl	4066f0 <strcmp@plt>
  426b78:	cbnz	w0, 426da4 <safe_atollu@plt+0x1f674>
  426b7c:	ldur	x0, [x29, #-32]
  426b80:	mov	w1, #0x61                  	// #97
  426b84:	ldr	x2, [sp, #1192]
  426b88:	bl	406a30 <sd_bus_message_enter_container@plt>
  426b8c:	stur	w0, [x29, #-52]
  426b90:	ldur	w8, [x29, #-52]
  426b94:	cmp	w8, #0x0
  426b98:	cset	w8, ge  // ge = tcont
  426b9c:	tbnz	w8, #0, 426c20 <safe_atollu@plt+0x1f4f0>
  426ba0:	mov	w8, #0x3                   	// #3
  426ba4:	str	w8, [sp, #2948]
  426ba8:	ldur	w8, [x29, #-52]
  426bac:	str	w8, [sp, #2944]
  426bb0:	str	wzr, [sp, #2940]
  426bb4:	ldr	w0, [sp, #2940]
  426bb8:	bl	4064d0 <log_get_max_level_realm@plt>
  426bbc:	ldr	w8, [sp, #2948]
  426bc0:	and	w8, w8, #0x7
  426bc4:	cmp	w0, w8
  426bc8:	b.lt	426bf8 <safe_atollu@plt+0x1f4c8>  // b.tstop
  426bcc:	ldr	w8, [sp, #2940]
  426bd0:	ldr	w9, [sp, #2948]
  426bd4:	orr	w0, w9, w8, lsl #10
  426bd8:	ldr	w1, [sp, #2944]
  426bdc:	ldr	x2, [sp, #1224]
  426be0:	mov	w3, #0x13b8                	// #5048
  426be4:	ldr	x4, [sp, #1216]
  426be8:	ldr	x5, [sp, #1208]
  426bec:	bl	4064e0 <log_internal_realm@plt>
  426bf0:	str	w0, [sp, #964]
  426bf4:	b	426c0c <safe_atollu@plt+0x1f4dc>
  426bf8:	ldr	w0, [sp, #2944]
  426bfc:	bl	4064f0 <abs@plt>
  426c00:	mov	w8, wzr
  426c04:	subs	w8, w8, w0, uxtb
  426c08:	str	w8, [sp, #964]
  426c0c:	ldr	w8, [sp, #964]
  426c10:	str	w8, [sp, #2936]
  426c14:	ldr	w8, [sp, #2936]
  426c18:	stur	w8, [x29, #-4]
  426c1c:	b	429c84 <safe_atollu@plt+0x22554>
  426c20:	ldur	x0, [x29, #-32]
  426c24:	ldr	x1, [sp, #1192]
  426c28:	add	x2, sp, #0xb90
  426c2c:	add	x3, sp, #0xb88
  426c30:	bl	406a40 <sd_bus_message_read@plt>
  426c34:	stur	w0, [x29, #-52]
  426c38:	cmp	w0, #0x0
  426c3c:	cset	w8, le
  426c40:	tbnz	w8, #0, 426c6c <safe_atollu@plt+0x1f53c>
  426c44:	ldur	x0, [x29, #-16]
  426c48:	ldur	x1, [x29, #-24]
  426c4c:	ldurb	w8, [x29, #-33]
  426c50:	ldr	x4, [sp, #2952]
  426c54:	ldr	x5, [sp, #2960]
  426c58:	and	w2, w8, #0x1
  426c5c:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  426c60:	add	x3, x3, #0x437
  426c64:	bl	407230 <bus_print_property_valuef@plt>
  426c68:	b	426c20 <safe_atollu@plt+0x1f4f0>
  426c6c:	ldur	w8, [x29, #-52]
  426c70:	cmp	w8, #0x0
  426c74:	cset	w8, ge  // ge = tcont
  426c78:	tbnz	w8, #0, 426cfc <safe_atollu@plt+0x1f5cc>
  426c7c:	mov	w8, #0x3                   	// #3
  426c80:	str	w8, [sp, #2932]
  426c84:	ldur	w8, [x29, #-52]
  426c88:	str	w8, [sp, #2928]
  426c8c:	str	wzr, [sp, #2924]
  426c90:	ldr	w0, [sp, #2924]
  426c94:	bl	4064d0 <log_get_max_level_realm@plt>
  426c98:	ldr	w8, [sp, #2932]
  426c9c:	and	w8, w8, #0x7
  426ca0:	cmp	w0, w8
  426ca4:	b.lt	426cd4 <safe_atollu@plt+0x1f5a4>  // b.tstop
  426ca8:	ldr	w8, [sp, #2924]
  426cac:	ldr	w9, [sp, #2932]
  426cb0:	orr	w0, w9, w8, lsl #10
  426cb4:	ldr	w1, [sp, #2928]
  426cb8:	ldr	x2, [sp, #1224]
  426cbc:	mov	w3, #0x13bd                	// #5053
  426cc0:	ldr	x4, [sp, #1216]
  426cc4:	ldr	x5, [sp, #1208]
  426cc8:	bl	4064e0 <log_internal_realm@plt>
  426ccc:	str	w0, [sp, #960]
  426cd0:	b	426ce8 <safe_atollu@plt+0x1f5b8>
  426cd4:	ldr	w0, [sp, #2928]
  426cd8:	bl	4064f0 <abs@plt>
  426cdc:	mov	w8, wzr
  426ce0:	subs	w8, w8, w0, uxtb
  426ce4:	str	w8, [sp, #960]
  426ce8:	ldr	w8, [sp, #960]
  426cec:	str	w8, [sp, #2920]
  426cf0:	ldr	w8, [sp, #2920]
  426cf4:	stur	w8, [x29, #-4]
  426cf8:	b	429c84 <safe_atollu@plt+0x22554>
  426cfc:	ldur	x0, [x29, #-32]
  426d00:	bl	406a70 <sd_bus_message_exit_container@plt>
  426d04:	stur	w0, [x29, #-52]
  426d08:	ldur	w8, [x29, #-52]
  426d0c:	cmp	w8, #0x0
  426d10:	cset	w8, ge  // ge = tcont
  426d14:	tbnz	w8, #0, 426d98 <safe_atollu@plt+0x1f668>
  426d18:	mov	w8, #0x3                   	// #3
  426d1c:	str	w8, [sp, #2916]
  426d20:	ldur	w8, [x29, #-52]
  426d24:	str	w8, [sp, #2912]
  426d28:	str	wzr, [sp, #2908]
  426d2c:	ldr	w0, [sp, #2908]
  426d30:	bl	4064d0 <log_get_max_level_realm@plt>
  426d34:	ldr	w8, [sp, #2916]
  426d38:	and	w8, w8, #0x7
  426d3c:	cmp	w0, w8
  426d40:	b.lt	426d70 <safe_atollu@plt+0x1f640>  // b.tstop
  426d44:	ldr	w8, [sp, #2908]
  426d48:	ldr	w9, [sp, #2916]
  426d4c:	orr	w0, w9, w8, lsl #10
  426d50:	ldr	w1, [sp, #2912]
  426d54:	ldr	x2, [sp, #1224]
  426d58:	mov	w3, #0x13c1                	// #5057
  426d5c:	ldr	x4, [sp, #1216]
  426d60:	ldr	x5, [sp, #1208]
  426d64:	bl	4064e0 <log_internal_realm@plt>
  426d68:	str	w0, [sp, #956]
  426d6c:	b	426d84 <safe_atollu@plt+0x1f654>
  426d70:	ldr	w0, [sp, #2912]
  426d74:	bl	4064f0 <abs@plt>
  426d78:	mov	w8, wzr
  426d7c:	subs	w8, w8, w0, uxtb
  426d80:	str	w8, [sp, #956]
  426d84:	ldr	w8, [sp, #956]
  426d88:	str	w8, [sp, #2904]
  426d8c:	ldr	w8, [sp, #2904]
  426d90:	stur	w8, [x29, #-4]
  426d94:	b	429c84 <safe_atollu@plt+0x22554>
  426d98:	mov	w8, #0x1                   	// #1
  426d9c:	stur	w8, [x29, #-4]
  426da0:	b	429c84 <safe_atollu@plt+0x22554>
  426da4:	ldur	x8, [x29, #-48]
  426da8:	ldrb	w9, [x8]
  426dac:	cmp	w9, #0x28
  426db0:	b.ne	426ff0 <safe_atollu@plt+0x1f8c0>  // b.any
  426db4:	ldur	x0, [x29, #-16]
  426db8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  426dbc:	add	x1, x1, #0x112
  426dc0:	bl	4066f0 <strcmp@plt>
  426dc4:	cbnz	w0, 426ff0 <safe_atollu@plt+0x1f8c0>
  426dc8:	ldur	x0, [x29, #-32]
  426dcc:	mov	w1, #0x61                  	// #97
  426dd0:	ldr	x2, [sp, #1192]
  426dd4:	bl	406a30 <sd_bus_message_enter_container@plt>
  426dd8:	stur	w0, [x29, #-52]
  426ddc:	ldur	w8, [x29, #-52]
  426de0:	cmp	w8, #0x0
  426de4:	cset	w8, ge  // ge = tcont
  426de8:	tbnz	w8, #0, 426e6c <safe_atollu@plt+0x1f73c>
  426dec:	mov	w8, #0x3                   	// #3
  426df0:	str	w8, [sp, #2884]
  426df4:	ldur	w8, [x29, #-52]
  426df8:	str	w8, [sp, #2880]
  426dfc:	str	wzr, [sp, #2876]
  426e00:	ldr	w0, [sp, #2876]
  426e04:	bl	4064d0 <log_get_max_level_realm@plt>
  426e08:	ldr	w8, [sp, #2884]
  426e0c:	and	w8, w8, #0x7
  426e10:	cmp	w0, w8
  426e14:	b.lt	426e44 <safe_atollu@plt+0x1f714>  // b.tstop
  426e18:	ldr	w8, [sp, #2876]
  426e1c:	ldr	w9, [sp, #2884]
  426e20:	orr	w0, w9, w8, lsl #10
  426e24:	ldr	w1, [sp, #2880]
  426e28:	ldr	x2, [sp, #1224]
  426e2c:	mov	w3, #0x13ca                	// #5066
  426e30:	ldr	x4, [sp, #1216]
  426e34:	ldr	x5, [sp, #1208]
  426e38:	bl	4064e0 <log_internal_realm@plt>
  426e3c:	str	w0, [sp, #952]
  426e40:	b	426e58 <safe_atollu@plt+0x1f728>
  426e44:	ldr	w0, [sp, #2880]
  426e48:	bl	4064f0 <abs@plt>
  426e4c:	mov	w8, wzr
  426e50:	subs	w8, w8, w0, uxtb
  426e54:	str	w8, [sp, #952]
  426e58:	ldr	w8, [sp, #952]
  426e5c:	str	w8, [sp, #2872]
  426e60:	ldr	w8, [sp, #2872]
  426e64:	stur	w8, [x29, #-4]
  426e68:	b	429c84 <safe_atollu@plt+0x22554>
  426e6c:	ldur	x0, [x29, #-32]
  426e70:	ldr	x1, [sp, #1192]
  426e74:	add	x2, sp, #0xb50
  426e78:	add	x3, sp, #0xb48
  426e7c:	bl	406a40 <sd_bus_message_read@plt>
  426e80:	stur	w0, [x29, #-52]
  426e84:	cmp	w0, #0x0
  426e88:	cset	w8, le
  426e8c:	tbnz	w8, #0, 426eb8 <safe_atollu@plt+0x1f788>
  426e90:	ldur	x0, [x29, #-16]
  426e94:	ldur	x1, [x29, #-24]
  426e98:	ldurb	w8, [x29, #-33]
  426e9c:	ldr	x4, [sp, #2888]
  426ea0:	ldr	x5, [sp, #2896]
  426ea4:	and	w2, w8, #0x1
  426ea8:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  426eac:	add	x3, x3, #0x437
  426eb0:	bl	407230 <bus_print_property_valuef@plt>
  426eb4:	b	426e6c <safe_atollu@plt+0x1f73c>
  426eb8:	ldur	w8, [x29, #-52]
  426ebc:	cmp	w8, #0x0
  426ec0:	cset	w8, ge  // ge = tcont
  426ec4:	tbnz	w8, #0, 426f48 <safe_atollu@plt+0x1f818>
  426ec8:	mov	w8, #0x3                   	// #3
  426ecc:	str	w8, [sp, #2868]
  426ed0:	ldur	w8, [x29, #-52]
  426ed4:	str	w8, [sp, #2864]
  426ed8:	str	wzr, [sp, #2860]
  426edc:	ldr	w0, [sp, #2860]
  426ee0:	bl	4064d0 <log_get_max_level_realm@plt>
  426ee4:	ldr	w8, [sp, #2868]
  426ee8:	and	w8, w8, #0x7
  426eec:	cmp	w0, w8
  426ef0:	b.lt	426f20 <safe_atollu@plt+0x1f7f0>  // b.tstop
  426ef4:	ldr	w8, [sp, #2860]
  426ef8:	ldr	w9, [sp, #2868]
  426efc:	orr	w0, w9, w8, lsl #10
  426f00:	ldr	w1, [sp, #2864]
  426f04:	ldr	x2, [sp, #1224]
  426f08:	mov	w3, #0x13cf                	// #5071
  426f0c:	ldr	x4, [sp, #1216]
  426f10:	ldr	x5, [sp, #1208]
  426f14:	bl	4064e0 <log_internal_realm@plt>
  426f18:	str	w0, [sp, #948]
  426f1c:	b	426f34 <safe_atollu@plt+0x1f804>
  426f20:	ldr	w0, [sp, #2864]
  426f24:	bl	4064f0 <abs@plt>
  426f28:	mov	w8, wzr
  426f2c:	subs	w8, w8, w0, uxtb
  426f30:	str	w8, [sp, #948]
  426f34:	ldr	w8, [sp, #948]
  426f38:	str	w8, [sp, #2856]
  426f3c:	ldr	w8, [sp, #2856]
  426f40:	stur	w8, [x29, #-4]
  426f44:	b	429c84 <safe_atollu@plt+0x22554>
  426f48:	ldur	x0, [x29, #-32]
  426f4c:	bl	406a70 <sd_bus_message_exit_container@plt>
  426f50:	stur	w0, [x29, #-52]
  426f54:	ldur	w8, [x29, #-52]
  426f58:	cmp	w8, #0x0
  426f5c:	cset	w8, ge  // ge = tcont
  426f60:	tbnz	w8, #0, 426fe4 <safe_atollu@plt+0x1f8b4>
  426f64:	mov	w8, #0x3                   	// #3
  426f68:	str	w8, [sp, #2852]
  426f6c:	ldur	w8, [x29, #-52]
  426f70:	str	w8, [sp, #2848]
  426f74:	str	wzr, [sp, #2844]
  426f78:	ldr	w0, [sp, #2844]
  426f7c:	bl	4064d0 <log_get_max_level_realm@plt>
  426f80:	ldr	w8, [sp, #2852]
  426f84:	and	w8, w8, #0x7
  426f88:	cmp	w0, w8
  426f8c:	b.lt	426fbc <safe_atollu@plt+0x1f88c>  // b.tstop
  426f90:	ldr	w8, [sp, #2844]
  426f94:	ldr	w9, [sp, #2852]
  426f98:	orr	w0, w9, w8, lsl #10
  426f9c:	ldr	w1, [sp, #2848]
  426fa0:	ldr	x2, [sp, #1224]
  426fa4:	mov	w3, #0x13d3                	// #5075
  426fa8:	ldr	x4, [sp, #1216]
  426fac:	ldr	x5, [sp, #1208]
  426fb0:	bl	4064e0 <log_internal_realm@plt>
  426fb4:	str	w0, [sp, #944]
  426fb8:	b	426fd0 <safe_atollu@plt+0x1f8a0>
  426fbc:	ldr	w0, [sp, #2848]
  426fc0:	bl	4064f0 <abs@plt>
  426fc4:	mov	w8, wzr
  426fc8:	subs	w8, w8, w0, uxtb
  426fcc:	str	w8, [sp, #944]
  426fd0:	ldr	w8, [sp, #944]
  426fd4:	str	w8, [sp, #2840]
  426fd8:	ldr	w8, [sp, #2840]
  426fdc:	stur	w8, [x29, #-4]
  426fe0:	b	429c84 <safe_atollu@plt+0x22554>
  426fe4:	mov	w8, #0x1                   	// #1
  426fe8:	stur	w8, [x29, #-4]
  426fec:	b	429c84 <safe_atollu@plt+0x22554>
  426ff0:	ldur	x8, [x29, #-48]
  426ff4:	ldrb	w9, [x8]
  426ff8:	cmp	w9, #0x28
  426ffc:	b.ne	42730c <safe_atollu@plt+0x1fbdc>  // b.any
  427000:	ldur	x0, [x29, #-16]
  427004:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  427008:	add	x1, x1, #0x43f
  42700c:	bl	4066f0 <strcmp@plt>
  427010:	cbnz	w0, 42730c <safe_atollu@plt+0x1fbdc>
  427014:	ldur	x0, [x29, #-32]
  427018:	mov	w1, #0x61                  	// #97
  42701c:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  427020:	add	x2, x2, #0x44f
  427024:	bl	406a30 <sd_bus_message_enter_container@plt>
  427028:	stur	w0, [x29, #-52]
  42702c:	ldur	w8, [x29, #-52]
  427030:	cmp	w8, #0x0
  427034:	cset	w8, ge  // ge = tcont
  427038:	tbnz	w8, #0, 4270bc <safe_atollu@plt+0x1f98c>
  42703c:	mov	w8, #0x3                   	// #3
  427040:	str	w8, [sp, #2812]
  427044:	ldur	w8, [x29, #-52]
  427048:	str	w8, [sp, #2808]
  42704c:	str	wzr, [sp, #2804]
  427050:	ldr	w0, [sp, #2804]
  427054:	bl	4064d0 <log_get_max_level_realm@plt>
  427058:	ldr	w8, [sp, #2812]
  42705c:	and	w8, w8, #0x7
  427060:	cmp	w0, w8
  427064:	b.lt	427094 <safe_atollu@plt+0x1f964>  // b.tstop
  427068:	ldr	w8, [sp, #2804]
  42706c:	ldr	w9, [sp, #2812]
  427070:	orr	w0, w9, w8, lsl #10
  427074:	ldr	w1, [sp, #2808]
  427078:	ldr	x2, [sp, #1224]
  42707c:	mov	w3, #0x13dd                	// #5085
  427080:	ldr	x4, [sp, #1216]
  427084:	ldr	x5, [sp, #1208]
  427088:	bl	4064e0 <log_internal_realm@plt>
  42708c:	str	w0, [sp, #940]
  427090:	b	4270a8 <safe_atollu@plt+0x1f978>
  427094:	ldr	w0, [sp, #2808]
  427098:	bl	4064f0 <abs@plt>
  42709c:	mov	w8, wzr
  4270a0:	subs	w8, w8, w0, uxtb
  4270a4:	str	w8, [sp, #940]
  4270a8:	ldr	w8, [sp, #940]
  4270ac:	str	w8, [sp, #2800]
  4270b0:	ldr	w8, [sp, #2800]
  4270b4:	stur	w8, [x29, #-4]
  4270b8:	b	429c84 <safe_atollu@plt+0x22554>
  4270bc:	ldur	x0, [x29, #-32]
  4270c0:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4270c4:	add	x1, x1, #0x44f
  4270c8:	add	x2, sp, #0xb10
  4270cc:	add	x3, sp, #0xb08
  4270d0:	add	x4, sp, #0xb00
  4270d4:	bl	406a40 <sd_bus_message_read@plt>
  4270d8:	stur	w0, [x29, #-52]
  4270dc:	cmp	w0, #0x0
  4270e0:	cset	w8, le
  4270e4:	tbnz	w8, #0, 4271d4 <safe_atollu@plt+0x1faa4>
  4270e8:	add	x8, sp, #0xab0
  4270ec:	mov	x0, x8
  4270f0:	mov	w9, wzr
  4270f4:	mov	w1, w9
  4270f8:	mov	x10, #0x40                  	// #64
  4270fc:	mov	x2, x10
  427100:	str	x8, [sp, #928]
  427104:	str	w9, [sp, #924]
  427108:	str	x10, [sp, #912]
  42710c:	bl	406b90 <memset@plt>
  427110:	mov	w9, #0x6e                  	// #110
  427114:	strb	w9, [sp, #2736]
  427118:	mov	w11, #0x2f                  	// #47
  42711c:	ldr	x8, [sp, #928]
  427120:	strb	w11, [x8, #1]
  427124:	mov	w12, #0x61                  	// #97
  427128:	strb	w12, [x8, #2]
  42712c:	add	x10, sp, #0xa70
  427130:	mov	x0, x10
  427134:	ldr	w13, [sp, #924]
  427138:	mov	w1, w13
  42713c:	ldr	x2, [sp, #912]
  427140:	str	w9, [sp, #908]
  427144:	str	w11, [sp, #904]
  427148:	str	w12, [sp, #900]
  42714c:	str	x10, [sp, #888]
  427150:	bl	406b90 <memset@plt>
  427154:	ldr	w9, [sp, #908]
  427158:	strb	w9, [sp, #2672]
  42715c:	ldr	w11, [sp, #904]
  427160:	ldr	x8, [sp, #888]
  427164:	strb	w11, [x8, #1]
  427168:	ldr	w12, [sp, #900]
  42716c:	strb	w12, [x8, #2]
  427170:	ldr	x2, [sp, #2824]
  427174:	ldr	x0, [sp, #928]
  427178:	ldr	x1, [sp, #912]
  42717c:	mov	x10, xzr
  427180:	mov	x3, x10
  427184:	str	x10, [sp, #880]
  427188:	bl	4071c0 <format_timespan@plt>
  42718c:	ldr	x2, [sp, #2816]
  427190:	ldr	x8, [sp, #888]
  427194:	mov	x0, x8
  427198:	ldr	x1, [sp, #912]
  42719c:	ldr	x3, [sp, #880]
  4271a0:	bl	4071c0 <format_timespan@plt>
  4271a4:	ldur	x8, [x29, #-16]
  4271a8:	ldur	x1, [x29, #-24]
  4271ac:	ldurb	w9, [x29, #-33]
  4271b0:	ldr	x4, [sp, #2832]
  4271b4:	mov	x0, x8
  4271b8:	and	w2, w9, #0x1
  4271bc:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  4271c0:	add	x3, x3, #0x455
  4271c4:	ldr	x5, [sp, #928]
  4271c8:	ldr	x6, [sp, #888]
  4271cc:	bl	407230 <bus_print_property_valuef@plt>
  4271d0:	b	4270bc <safe_atollu@plt+0x1f98c>
  4271d4:	ldur	w8, [x29, #-52]
  4271d8:	cmp	w8, #0x0
  4271dc:	cset	w8, ge  // ge = tcont
  4271e0:	tbnz	w8, #0, 427264 <safe_atollu@plt+0x1fb34>
  4271e4:	mov	w8, #0x3                   	// #3
  4271e8:	str	w8, [sp, #2668]
  4271ec:	ldur	w8, [x29, #-52]
  4271f0:	str	w8, [sp, #2664]
  4271f4:	str	wzr, [sp, #2660]
  4271f8:	ldr	w0, [sp, #2660]
  4271fc:	bl	4064d0 <log_get_max_level_realm@plt>
  427200:	ldr	w8, [sp, #2668]
  427204:	and	w8, w8, #0x7
  427208:	cmp	w0, w8
  42720c:	b.lt	42723c <safe_atollu@plt+0x1fb0c>  // b.tstop
  427210:	ldr	w8, [sp, #2660]
  427214:	ldr	w9, [sp, #2668]
  427218:	orr	w0, w9, w8, lsl #10
  42721c:	ldr	w1, [sp, #2664]
  427220:	ldr	x2, [sp, #1224]
  427224:	mov	w3, #0x13e9                	// #5097
  427228:	ldr	x4, [sp, #1216]
  42722c:	ldr	x5, [sp, #1208]
  427230:	bl	4064e0 <log_internal_realm@plt>
  427234:	str	w0, [sp, #876]
  427238:	b	427250 <safe_atollu@plt+0x1fb20>
  42723c:	ldr	w0, [sp, #2664]
  427240:	bl	4064f0 <abs@plt>
  427244:	mov	w8, wzr
  427248:	subs	w8, w8, w0, uxtb
  42724c:	str	w8, [sp, #876]
  427250:	ldr	w8, [sp, #876]
  427254:	str	w8, [sp, #2656]
  427258:	ldr	w8, [sp, #2656]
  42725c:	stur	w8, [x29, #-4]
  427260:	b	429c84 <safe_atollu@plt+0x22554>
  427264:	ldur	x0, [x29, #-32]
  427268:	bl	406a70 <sd_bus_message_exit_container@plt>
  42726c:	stur	w0, [x29, #-52]
  427270:	ldur	w8, [x29, #-52]
  427274:	cmp	w8, #0x0
  427278:	cset	w8, ge  // ge = tcont
  42727c:	tbnz	w8, #0, 427300 <safe_atollu@plt+0x1fbd0>
  427280:	mov	w8, #0x3                   	// #3
  427284:	str	w8, [sp, #2652]
  427288:	ldur	w8, [x29, #-52]
  42728c:	str	w8, [sp, #2648]
  427290:	str	wzr, [sp, #2644]
  427294:	ldr	w0, [sp, #2644]
  427298:	bl	4064d0 <log_get_max_level_realm@plt>
  42729c:	ldr	w8, [sp, #2652]
  4272a0:	and	w8, w8, #0x7
  4272a4:	cmp	w0, w8
  4272a8:	b.lt	4272d8 <safe_atollu@plt+0x1fba8>  // b.tstop
  4272ac:	ldr	w8, [sp, #2644]
  4272b0:	ldr	w9, [sp, #2652]
  4272b4:	orr	w0, w9, w8, lsl #10
  4272b8:	ldr	w1, [sp, #2648]
  4272bc:	ldr	x2, [sp, #1224]
  4272c0:	mov	w3, #0x13ed                	// #5101
  4272c4:	ldr	x4, [sp, #1216]
  4272c8:	ldr	x5, [sp, #1208]
  4272cc:	bl	4064e0 <log_internal_realm@plt>
  4272d0:	str	w0, [sp, #872]
  4272d4:	b	4272ec <safe_atollu@plt+0x1fbbc>
  4272d8:	ldr	w0, [sp, #2648]
  4272dc:	bl	4064f0 <abs@plt>
  4272e0:	mov	w8, wzr
  4272e4:	subs	w8, w8, w0, uxtb
  4272e8:	str	w8, [sp, #872]
  4272ec:	ldr	w8, [sp, #872]
  4272f0:	str	w8, [sp, #2640]
  4272f4:	ldr	w8, [sp, #2640]
  4272f8:	stur	w8, [x29, #-4]
  4272fc:	b	429c84 <safe_atollu@plt+0x22554>
  427300:	mov	w8, #0x1                   	// #1
  427304:	stur	w8, [x29, #-4]
  427308:	b	429c84 <safe_atollu@plt+0x22554>
  42730c:	ldur	x8, [x29, #-48]
  427310:	ldrb	w9, [x8]
  427314:	cmp	w9, #0x28
  427318:	b.ne	4275bc <safe_atollu@plt+0x1fe8c>  // b.any
  42731c:	ldur	x0, [x29, #-16]
  427320:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  427324:	add	x1, x1, #0x470
  427328:	bl	4066f0 <strcmp@plt>
  42732c:	cbnz	w0, 4275bc <safe_atollu@plt+0x1fe8c>
  427330:	ldur	x0, [x29, #-32]
  427334:	mov	w1, #0x61                  	// #97
  427338:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  42733c:	add	x2, x2, #0x47f
  427340:	bl	406a30 <sd_bus_message_enter_container@plt>
  427344:	stur	w0, [x29, #-52]
  427348:	ldur	w8, [x29, #-52]
  42734c:	cmp	w8, #0x0
  427350:	cset	w8, ge  // ge = tcont
  427354:	tbnz	w8, #0, 4273d8 <safe_atollu@plt+0x1fca8>
  427358:	mov	w8, #0x3                   	// #3
  42735c:	str	w8, [sp, #2612]
  427360:	ldur	w8, [x29, #-52]
  427364:	str	w8, [sp, #2608]
  427368:	str	wzr, [sp, #2604]
  42736c:	ldr	w0, [sp, #2604]
  427370:	bl	4064d0 <log_get_max_level_realm@plt>
  427374:	ldr	w8, [sp, #2612]
  427378:	and	w8, w8, #0x7
  42737c:	cmp	w0, w8
  427380:	b.lt	4273b0 <safe_atollu@plt+0x1fc80>  // b.tstop
  427384:	ldr	w8, [sp, #2604]
  427388:	ldr	w9, [sp, #2612]
  42738c:	orr	w0, w9, w8, lsl #10
  427390:	ldr	w1, [sp, #2608]
  427394:	ldr	x2, [sp, #1224]
  427398:	mov	w3, #0x13f7                	// #5111
  42739c:	ldr	x4, [sp, #1216]
  4273a0:	ldr	x5, [sp, #1208]
  4273a4:	bl	4064e0 <log_internal_realm@plt>
  4273a8:	str	w0, [sp, #868]
  4273ac:	b	4273c4 <safe_atollu@plt+0x1fc94>
  4273b0:	ldr	w0, [sp, #2608]
  4273b4:	bl	4064f0 <abs@plt>
  4273b8:	mov	w8, wzr
  4273bc:	subs	w8, w8, w0, uxtb
  4273c0:	str	w8, [sp, #868]
  4273c4:	ldr	w8, [sp, #868]
  4273c8:	str	w8, [sp, #2600]
  4273cc:	ldr	w8, [sp, #2600]
  4273d0:	stur	w8, [x29, #-4]
  4273d4:	b	429c84 <safe_atollu@plt+0x22554>
  4273d8:	ldur	x0, [x29, #-32]
  4273dc:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4273e0:	add	x1, x1, #0x47f
  4273e4:	add	x2, sp, #0xa48
  4273e8:	add	x3, sp, #0xa40
  4273ec:	add	x4, sp, #0xa38
  4273f0:	bl	406a40 <sd_bus_message_read@plt>
  4273f4:	stur	w0, [x29, #-52]
  4273f8:	cmp	w0, #0x0
  4273fc:	cset	w8, le
  427400:	tbnz	w8, #0, 427484 <safe_atollu@plt+0x1fd54>
  427404:	add	x8, sp, #0xa02
  427408:	mov	x0, x8
  42740c:	mov	w9, wzr
  427410:	mov	w1, w9
  427414:	mov	x10, #0x26                  	// #38
  427418:	mov	x2, x10
  42741c:	str	x8, [sp, #856]
  427420:	str	x10, [sp, #848]
  427424:	bl	406b90 <memset@plt>
  427428:	mov	w9, #0x6e                  	// #110
  42742c:	strb	w9, [sp, #2562]
  427430:	mov	w9, #0x2f                  	// #47
  427434:	ldr	x8, [sp, #856]
  427438:	strb	w9, [x8, #1]
  42743c:	mov	w9, #0x61                  	// #97
  427440:	strb	w9, [x8, #2]
  427444:	ldr	x2, [sp, #2616]
  427448:	mov	x0, x8
  42744c:	ldr	x1, [sp, #848]
  427450:	bl	407020 <format_timestamp@plt>
  427454:	ldur	x8, [x29, #-16]
  427458:	ldur	x1, [x29, #-24]
  42745c:	ldurb	w9, [x29, #-33]
  427460:	ldr	x4, [sp, #2632]
  427464:	ldr	x5, [sp, #2624]
  427468:	mov	x0, x8
  42746c:	and	w2, w9, #0x1
  427470:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  427474:	add	x3, x3, #0x455
  427478:	ldr	x6, [sp, #856]
  42747c:	bl	407230 <bus_print_property_valuef@plt>
  427480:	b	4273d8 <safe_atollu@plt+0x1fca8>
  427484:	ldur	w8, [x29, #-52]
  427488:	cmp	w8, #0x0
  42748c:	cset	w8, ge  // ge = tcont
  427490:	tbnz	w8, #0, 427514 <safe_atollu@plt+0x1fde4>
  427494:	mov	w8, #0x3                   	// #3
  427498:	str	w8, [sp, #2556]
  42749c:	ldur	w8, [x29, #-52]
  4274a0:	str	w8, [sp, #2552]
  4274a4:	str	wzr, [sp, #2548]
  4274a8:	ldr	w0, [sp, #2548]
  4274ac:	bl	4064d0 <log_get_max_level_realm@plt>
  4274b0:	ldr	w8, [sp, #2556]
  4274b4:	and	w8, w8, #0x7
  4274b8:	cmp	w0, w8
  4274bc:	b.lt	4274ec <safe_atollu@plt+0x1fdbc>  // b.tstop
  4274c0:	ldr	w8, [sp, #2548]
  4274c4:	ldr	w9, [sp, #2556]
  4274c8:	orr	w0, w9, w8, lsl #10
  4274cc:	ldr	w1, [sp, #2552]
  4274d0:	ldr	x2, [sp, #1224]
  4274d4:	mov	w3, #0x1401                	// #5121
  4274d8:	ldr	x4, [sp, #1216]
  4274dc:	ldr	x5, [sp, #1208]
  4274e0:	bl	4064e0 <log_internal_realm@plt>
  4274e4:	str	w0, [sp, #844]
  4274e8:	b	427500 <safe_atollu@plt+0x1fdd0>
  4274ec:	ldr	w0, [sp, #2552]
  4274f0:	bl	4064f0 <abs@plt>
  4274f4:	mov	w8, wzr
  4274f8:	subs	w8, w8, w0, uxtb
  4274fc:	str	w8, [sp, #844]
  427500:	ldr	w8, [sp, #844]
  427504:	str	w8, [sp, #2544]
  427508:	ldr	w8, [sp, #2544]
  42750c:	stur	w8, [x29, #-4]
  427510:	b	429c84 <safe_atollu@plt+0x22554>
  427514:	ldur	x0, [x29, #-32]
  427518:	bl	406a70 <sd_bus_message_exit_container@plt>
  42751c:	stur	w0, [x29, #-52]
  427520:	ldur	w8, [x29, #-52]
  427524:	cmp	w8, #0x0
  427528:	cset	w8, ge  // ge = tcont
  42752c:	tbnz	w8, #0, 4275b0 <safe_atollu@plt+0x1fe80>
  427530:	mov	w8, #0x3                   	// #3
  427534:	str	w8, [sp, #2540]
  427538:	ldur	w8, [x29, #-52]
  42753c:	str	w8, [sp, #2536]
  427540:	str	wzr, [sp, #2532]
  427544:	ldr	w0, [sp, #2532]
  427548:	bl	4064d0 <log_get_max_level_realm@plt>
  42754c:	ldr	w8, [sp, #2540]
  427550:	and	w8, w8, #0x7
  427554:	cmp	w0, w8
  427558:	b.lt	427588 <safe_atollu@plt+0x1fe58>  // b.tstop
  42755c:	ldr	w8, [sp, #2532]
  427560:	ldr	w9, [sp, #2540]
  427564:	orr	w0, w9, w8, lsl #10
  427568:	ldr	w1, [sp, #2536]
  42756c:	ldr	x2, [sp, #1224]
  427570:	mov	w3, #0x1405                	// #5125
  427574:	ldr	x4, [sp, #1216]
  427578:	ldr	x5, [sp, #1208]
  42757c:	bl	4064e0 <log_internal_realm@plt>
  427580:	str	w0, [sp, #840]
  427584:	b	42759c <safe_atollu@plt+0x1fe6c>
  427588:	ldr	w0, [sp, #2536]
  42758c:	bl	4064f0 <abs@plt>
  427590:	mov	w8, wzr
  427594:	subs	w8, w8, w0, uxtb
  427598:	str	w8, [sp, #840]
  42759c:	ldr	w8, [sp, #840]
  4275a0:	str	w8, [sp, #2528]
  4275a4:	ldr	w8, [sp, #2528]
  4275a8:	stur	w8, [x29, #-4]
  4275ac:	b	429c84 <safe_atollu@plt+0x22554>
  4275b0:	mov	w8, #0x1                   	// #1
  4275b4:	stur	w8, [x29, #-4]
  4275b8:	b	429c84 <safe_atollu@plt+0x22554>
  4275bc:	ldur	x8, [x29, #-48]
  4275c0:	ldrb	w9, [x8]
  4275c4:	cmp	w9, #0x28
  4275c8:	b.ne	427bf4 <safe_atollu@plt+0x204c4>  // b.any
  4275cc:	ldur	x0, [x29, #-16]
  4275d0:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4275d4:	add	x1, x1, #0x485
  4275d8:	bl	42a630 <safe_atollu@plt+0x22f00>
  4275dc:	cbz	x0, 427bf4 <safe_atollu@plt+0x204c4>
  4275e0:	add	x0, sp, #0x990
  4275e4:	mov	w8, wzr
  4275e8:	mov	w1, w8
  4275ec:	mov	x2, #0x50                  	// #80
  4275f0:	bl	406b90 <memset@plt>
  4275f4:	ldur	x0, [x29, #-16]
  4275f8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4275fc:	add	x1, x1, #0xb72
  427600:	bl	406a80 <endswith@plt>
  427604:	cmp	x0, #0x0
  427608:	cset	w8, ne  // ne = any
  42760c:	and	w8, w8, #0x1
  427610:	strb	w8, [sp, #2447]
  427614:	ldur	x0, [x29, #-32]
  427618:	ldrb	w8, [sp, #2447]
  42761c:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  427620:	add	x9, x9, #0xb84
  427624:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  427628:	add	x10, x10, #0xb75
  42762c:	tst	w8, #0x1
  427630:	csel	x2, x10, x9, ne  // ne = any
  427634:	mov	w1, #0x61                  	// #97
  427638:	bl	406a30 <sd_bus_message_enter_container@plt>
  42763c:	stur	w0, [x29, #-52]
  427640:	ldur	w8, [x29, #-52]
  427644:	cmp	w8, #0x0
  427648:	cset	w8, ge  // ge = tcont
  42764c:	tbnz	w8, #0, 4276d0 <safe_atollu@plt+0x1ffa0>
  427650:	mov	w8, #0x3                   	// #3
  427654:	str	w8, [sp, #2440]
  427658:	ldur	w8, [x29, #-52]
  42765c:	str	w8, [sp, #2436]
  427660:	str	wzr, [sp, #2432]
  427664:	ldr	w0, [sp, #2432]
  427668:	bl	4064d0 <log_get_max_level_realm@plt>
  42766c:	ldr	w8, [sp, #2440]
  427670:	and	w8, w8, #0x7
  427674:	cmp	w0, w8
  427678:	b.lt	4276a8 <safe_atollu@plt+0x1ff78>  // b.tstop
  42767c:	ldr	w8, [sp, #2432]
  427680:	ldr	w9, [sp, #2440]
  427684:	orr	w0, w9, w8, lsl #10
  427688:	ldr	w1, [sp, #2436]
  42768c:	ldr	x2, [sp, #1224]
  427690:	mov	w3, #0x140f                	// #5135
  427694:	ldr	x4, [sp, #1216]
  427698:	ldr	x5, [sp, #1208]
  42769c:	bl	4064e0 <log_internal_realm@plt>
  4276a0:	str	w0, [sp, #836]
  4276a4:	b	4276bc <safe_atollu@plt+0x1ff8c>
  4276a8:	ldr	w0, [sp, #2436]
  4276ac:	bl	4064f0 <abs@plt>
  4276b0:	mov	w8, wzr
  4276b4:	subs	w8, w8, w0, uxtb
  4276b8:	str	w8, [sp, #836]
  4276bc:	ldr	w8, [sp, #836]
  4276c0:	str	w8, [sp, #2428]
  4276c4:	ldr	w8, [sp, #2428]
  4276c8:	stur	w8, [x29, #-4]
  4276cc:	b	429c84 <safe_atollu@plt+0x22554>
  4276d0:	ldur	x0, [x29, #-32]
  4276d4:	ldrb	w8, [sp, #2447]
  4276d8:	add	x1, sp, #0x990
  4276dc:	and	w2, w8, #0x1
  4276e0:	bl	429d44 <safe_atollu@plt+0x22614>
  4276e4:	stur	w0, [x29, #-52]
  4276e8:	cmp	w0, #0x0
  4276ec:	cset	w8, le
  4276f0:	tbnz	w8, #0, 427b4c <safe_atollu@plt+0x2041c>
  4276f4:	mov	x8, xzr
  4276f8:	str	x8, [sp, #2344]
  4276fc:	str	x8, [sp, #2328]
  427700:	add	x8, sp, #0x990
  427704:	ldr	x0, [x8, #16]
  427708:	ldr	x1, [sp, #1200]
  42770c:	bl	42a690 <safe_atollu@plt+0x22f60>
  427710:	str	x0, [sp, #2336]
  427714:	ldrb	w9, [sp, #2447]
  427718:	tbnz	w9, #0, 427720 <safe_atollu@plt+0x1fff0>
  42771c:	b	427954 <safe_atollu@plt+0x20224>
  427720:	ldr	w0, [sp, #2508]
  427724:	add	x1, sp, #0x928
  427728:	bl	407290 <exec_command_flags_to_strv@plt>
  42772c:	stur	w0, [x29, #-52]
  427730:	ldur	w8, [x29, #-52]
  427734:	cmp	w8, #0x0
  427738:	cset	w8, ge  // ge = tcont
  42773c:	tbnz	w8, #0, 4277cc <safe_atollu@plt+0x2009c>
  427740:	mov	w8, #0x3                   	// #3
  427744:	str	w8, [sp, #2324]
  427748:	ldur	w8, [x29, #-52]
  42774c:	str	w8, [sp, #2320]
  427750:	str	wzr, [sp, #2316]
  427754:	ldr	w0, [sp, #2316]
  427758:	bl	4064d0 <log_get_max_level_realm@plt>
  42775c:	ldr	w8, [sp, #2324]
  427760:	and	w8, w8, #0x7
  427764:	cmp	w0, w8
  427768:	b.lt	42779c <safe_atollu@plt+0x2006c>  // b.tstop
  42776c:	ldr	w8, [sp, #2316]
  427770:	ldr	w9, [sp, #2324]
  427774:	orr	w0, w9, w8, lsl #10
  427778:	ldr	w1, [sp, #2320]
  42777c:	ldr	x2, [sp, #1224]
  427780:	mov	w3, #0x141b                	// #5147
  427784:	ldr	x4, [sp, #1216]
  427788:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  42778c:	add	x5, x5, #0x48a
  427790:	bl	4064e0 <log_internal_realm@plt>
  427794:	str	w0, [sp, #832]
  427798:	b	4277b0 <safe_atollu@plt+0x20080>
  42779c:	ldr	w0, [sp, #2320]
  4277a0:	bl	4064f0 <abs@plt>
  4277a4:	mov	w8, wzr
  4277a8:	subs	w8, w8, w0, uxtb
  4277ac:	str	w8, [sp, #832]
  4277b0:	ldr	w8, [sp, #832]
  4277b4:	str	w8, [sp, #2312]
  4277b8:	ldr	w8, [sp, #2312]
  4277bc:	stur	w8, [x29, #-4]
  4277c0:	mov	w8, #0x1                   	// #1
  4277c4:	stur	w8, [x29, #-192]
  4277c8:	b	427b20 <safe_atollu@plt+0x203f0>
  4277cc:	ldr	x0, [sp, #2344]
  4277d0:	ldr	x1, [sp, #1200]
  4277d4:	bl	42a690 <safe_atollu@plt+0x22f60>
  4277d8:	str	x0, [sp, #2328]
  4277dc:	ldur	x0, [x29, #-16]
  4277e0:	ldur	x1, [x29, #-24]
  4277e4:	ldurb	w8, [x29, #-33]
  4277e8:	add	x9, sp, #0x990
  4277ec:	ldr	x9, [x9, #8]
  4277f0:	str	x0, [sp, #824]
  4277f4:	mov	x0, x9
  4277f8:	str	x1, [sp, #816]
  4277fc:	str	w8, [sp, #812]
  427800:	bl	41f840 <safe_atollu@plt+0x18110>
  427804:	ldr	x9, [sp, #2336]
  427808:	str	x0, [sp, #800]
  42780c:	mov	x0, x9
  427810:	bl	41f840 <safe_atollu@plt+0x18110>
  427814:	ldr	x9, [sp, #2328]
  427818:	str	x0, [sp, #792]
  42781c:	mov	x0, x9
  427820:	bl	41f840 <safe_atollu@plt+0x18110>
  427824:	ldr	x2, [sp, #2480]
  427828:	add	x9, sp, #0x956
  42782c:	str	x0, [sp, #784]
  427830:	mov	x0, x9
  427834:	mov	x9, #0x26                  	// #38
  427838:	mov	x1, x9
  42783c:	str	x9, [sp, #776]
  427840:	bl	407020 <format_timestamp@plt>
  427844:	bl	41f840 <safe_atollu@plt+0x18110>
  427848:	ldr	x2, [sp, #2488]
  42784c:	add	x9, sp, #0x930
  427850:	str	x0, [sp, #768]
  427854:	mov	x0, x9
  427858:	ldr	x1, [sp, #776]
  42785c:	bl	407020 <format_timestamp@plt>
  427860:	bl	41f840 <safe_atollu@plt+0x18110>
  427864:	ldr	w8, [sp, #2496]
  427868:	ldr	w10, [sp, #2500]
  42786c:	str	x0, [sp, #760]
  427870:	mov	w0, w10
  427874:	str	w8, [sp, #756]
  427878:	bl	407190 <sigchld_code_to_string@plt>
  42787c:	ldr	w8, [sp, #2504]
  427880:	ldr	w10, [sp, #2500]
  427884:	adrp	x9, 43c000 <safe_atollu@plt+0x348d0>
  427888:	add	x9, x9, #0x522
  42788c:	cmp	w10, #0x1
  427890:	ldr	x11, [sp, #1184]
  427894:	csel	x9, x11, x9, eq  // eq = none
  427898:	ldr	w10, [sp, #2500]
  42789c:	cmp	w10, #0x1
  4278a0:	str	x0, [sp, #744]
  4278a4:	str	w8, [sp, #740]
  4278a8:	str	x9, [sp, #728]
  4278ac:	b.ne	4278bc <safe_atollu@plt+0x2018c>  // b.any
  4278b0:	mov	x8, xzr
  4278b4:	str	x8, [sp, #720]
  4278b8:	b	4278c8 <safe_atollu@plt+0x20198>
  4278bc:	ldr	w0, [sp, #2504]
  4278c0:	bl	406770 <signal_to_string@plt>
  4278c4:	str	x0, [sp, #720]
  4278c8:	ldr	x8, [sp, #720]
  4278cc:	mov	x0, x8
  4278d0:	bl	41b7c4 <safe_atollu@plt+0x14094>
  4278d4:	ldr	x8, [sp, #824]
  4278d8:	str	x0, [sp, #712]
  4278dc:	mov	x0, x8
  4278e0:	ldr	x1, [sp, #816]
  4278e4:	ldr	w9, [sp, #812]
  4278e8:	and	w2, w9, #0x1
  4278ec:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  4278f0:	add	x3, x3, #0x4b9
  4278f4:	ldr	x4, [sp, #800]
  4278f8:	ldr	x5, [sp, #792]
  4278fc:	ldr	x6, [sp, #784]
  427900:	ldr	x7, [sp, #768]
  427904:	mov	x10, sp
  427908:	ldr	x11, [sp, #760]
  42790c:	str	x11, [x10]
  427910:	mov	x10, sp
  427914:	ldr	w12, [sp, #756]
  427918:	str	w12, [x10, #8]
  42791c:	mov	x10, sp
  427920:	ldr	x13, [sp, #744]
  427924:	str	x13, [x10, #16]
  427928:	mov	x10, sp
  42792c:	ldr	w14, [sp, #740]
  427930:	str	w14, [x10, #24]
  427934:	mov	x10, sp
  427938:	ldr	x15, [sp, #728]
  42793c:	str	x15, [x10, #32]
  427940:	mov	x10, sp
  427944:	ldr	x16, [sp, #712]
  427948:	str	x16, [x10, #40]
  42794c:	bl	407230 <bus_print_property_valuef@plt>
  427950:	b	427ad4 <safe_atollu@plt+0x203a4>
  427954:	ldur	x0, [x29, #-16]
  427958:	ldur	x1, [x29, #-24]
  42795c:	ldurb	w8, [x29, #-33]
  427960:	add	x9, sp, #0x990
  427964:	ldr	x10, [x9, #8]
  427968:	str	x0, [sp, #704]
  42796c:	mov	x0, x10
  427970:	str	x1, [sp, #696]
  427974:	str	w8, [sp, #692]
  427978:	str	x9, [sp, #680]
  42797c:	bl	41f840 <safe_atollu@plt+0x18110>
  427980:	ldr	x9, [sp, #2336]
  427984:	str	x0, [sp, #672]
  427988:	mov	x0, x9
  42798c:	bl	41f840 <safe_atollu@plt+0x18110>
  427990:	ldr	x9, [sp, #680]
  427994:	ldrb	w8, [x9, #24]
  427998:	and	w8, w8, #0x1
  42799c:	str	x0, [sp, #664]
  4279a0:	mov	w0, w8
  4279a4:	bl	42a7e0 <safe_atollu@plt+0x230b0>
  4279a8:	ldr	x2, [sp, #2480]
  4279ac:	add	x9, sp, #0x956
  4279b0:	str	x0, [sp, #656]
  4279b4:	mov	x0, x9
  4279b8:	mov	x9, #0x26                  	// #38
  4279bc:	mov	x1, x9
  4279c0:	str	x9, [sp, #648]
  4279c4:	bl	407020 <format_timestamp@plt>
  4279c8:	bl	41f840 <safe_atollu@plt+0x18110>
  4279cc:	ldr	x2, [sp, #2488]
  4279d0:	add	x9, sp, #0x930
  4279d4:	str	x0, [sp, #640]
  4279d8:	mov	x0, x9
  4279dc:	ldr	x1, [sp, #648]
  4279e0:	bl	407020 <format_timestamp@plt>
  4279e4:	bl	41f840 <safe_atollu@plt+0x18110>
  4279e8:	ldr	w8, [sp, #2496]
  4279ec:	ldr	w11, [sp, #2500]
  4279f0:	str	x0, [sp, #632]
  4279f4:	mov	w0, w11
  4279f8:	str	w8, [sp, #628]
  4279fc:	bl	407190 <sigchld_code_to_string@plt>
  427a00:	ldr	w8, [sp, #2504]
  427a04:	ldr	w11, [sp, #2500]
  427a08:	adrp	x9, 43c000 <safe_atollu@plt+0x348d0>
  427a0c:	add	x9, x9, #0x522
  427a10:	cmp	w11, #0x1
  427a14:	ldr	x10, [sp, #1184]
  427a18:	csel	x9, x10, x9, eq  // eq = none
  427a1c:	ldr	w11, [sp, #2500]
  427a20:	cmp	w11, #0x1
  427a24:	str	x0, [sp, #616]
  427a28:	str	w8, [sp, #612]
  427a2c:	str	x9, [sp, #600]
  427a30:	b.ne	427a40 <safe_atollu@plt+0x20310>  // b.any
  427a34:	mov	x8, xzr
  427a38:	str	x8, [sp, #592]
  427a3c:	b	427a4c <safe_atollu@plt+0x2031c>
  427a40:	ldr	w0, [sp, #2504]
  427a44:	bl	406770 <signal_to_string@plt>
  427a48:	str	x0, [sp, #592]
  427a4c:	ldr	x8, [sp, #592]
  427a50:	mov	x0, x8
  427a54:	bl	41b7c4 <safe_atollu@plt+0x14094>
  427a58:	ldr	x8, [sp, #704]
  427a5c:	str	x0, [sp, #584]
  427a60:	mov	x0, x8
  427a64:	ldr	x1, [sp, #696]
  427a68:	ldr	w9, [sp, #692]
  427a6c:	and	w2, w9, #0x1
  427a70:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  427a74:	add	x3, x3, #0x524
  427a78:	ldr	x4, [sp, #672]
  427a7c:	ldr	x5, [sp, #664]
  427a80:	ldr	x6, [sp, #656]
  427a84:	ldr	x7, [sp, #640]
  427a88:	mov	x10, sp
  427a8c:	ldr	x11, [sp, #632]
  427a90:	str	x11, [x10]
  427a94:	mov	x10, sp
  427a98:	ldr	w12, [sp, #628]
  427a9c:	str	w12, [x10, #8]
  427aa0:	mov	x10, sp
  427aa4:	ldr	x13, [sp, #616]
  427aa8:	str	x13, [x10, #16]
  427aac:	mov	x10, sp
  427ab0:	ldr	w14, [sp, #612]
  427ab4:	str	w14, [x10, #24]
  427ab8:	mov	x10, sp
  427abc:	ldr	x15, [sp, #600]
  427ac0:	str	x15, [x10, #32]
  427ac4:	mov	x10, sp
  427ac8:	ldr	x16, [sp, #584]
  427acc:	str	x16, [x10, #40]
  427ad0:	bl	407230 <bus_print_property_valuef@plt>
  427ad4:	add	x8, sp, #0x990
  427ad8:	ldr	x0, [x8, #8]
  427adc:	str	x8, [sp, #576]
  427ae0:	bl	406520 <free@plt>
  427ae4:	ldr	x8, [sp, #576]
  427ae8:	ldr	x0, [x8, #16]
  427aec:	bl	406510 <strv_free@plt>
  427af0:	mov	x8, #0x50                  	// #80
  427af4:	str	x8, [sp, #2304]
  427af8:	ldr	x8, [sp, #2304]
  427afc:	cmp	x8, #0x0
  427b00:	cset	w9, ls  // ls = plast
  427b04:	tbnz	w9, #0, 427b1c <safe_atollu@plt+0x203ec>
  427b08:	ldr	x2, [sp, #2304]
  427b0c:	add	x0, sp, #0x990
  427b10:	mov	w8, wzr
  427b14:	mov	w1, w8
  427b18:	bl	406b90 <memset@plt>
  427b1c:	stur	wzr, [x29, #-192]
  427b20:	add	x0, sp, #0x918
  427b24:	bl	407e0c <safe_atollu@plt+0x6dc>
  427b28:	add	x0, sp, #0x920
  427b2c:	bl	407e0c <safe_atollu@plt+0x6dc>
  427b30:	add	x0, sp, #0x928
  427b34:	bl	407dd8 <safe_atollu@plt+0x6a8>
  427b38:	ldur	w8, [x29, #-192]
  427b3c:	cbz	w8, 427b48 <safe_atollu@plt+0x20418>
  427b40:	b	427b44 <safe_atollu@plt+0x20414>
  427b44:	b	429c84 <safe_atollu@plt+0x22554>
  427b48:	b	4276d0 <safe_atollu@plt+0x1ffa0>
  427b4c:	ldur	x0, [x29, #-32]
  427b50:	bl	406a70 <sd_bus_message_exit_container@plt>
  427b54:	stur	w0, [x29, #-52]
  427b58:	ldur	w8, [x29, #-52]
  427b5c:	cmp	w8, #0x0
  427b60:	cset	w8, ge  // ge = tcont
  427b64:	tbnz	w8, #0, 427be8 <safe_atollu@plt+0x204b8>
  427b68:	mov	w8, #0x3                   	// #3
  427b6c:	str	w8, [sp, #2300]
  427b70:	ldur	w8, [x29, #-52]
  427b74:	str	w8, [sp, #2296]
  427b78:	str	wzr, [sp, #2292]
  427b7c:	ldr	w0, [sp, #2292]
  427b80:	bl	4064d0 <log_get_max_level_realm@plt>
  427b84:	ldr	w8, [sp, #2300]
  427b88:	and	w8, w8, #0x7
  427b8c:	cmp	w0, w8
  427b90:	b.lt	427bc0 <safe_atollu@plt+0x20490>  // b.tstop
  427b94:	ldr	w8, [sp, #2292]
  427b98:	ldr	w9, [sp, #2300]
  427b9c:	orr	w0, w9, w8, lsl #10
  427ba0:	ldr	w1, [sp, #2296]
  427ba4:	ldr	x2, [sp, #1224]
  427ba8:	mov	w3, #0x1440                	// #5184
  427bac:	ldr	x4, [sp, #1216]
  427bb0:	ldr	x5, [sp, #1208]
  427bb4:	bl	4064e0 <log_internal_realm@plt>
  427bb8:	str	w0, [sp, #572]
  427bbc:	b	427bd4 <safe_atollu@plt+0x204a4>
  427bc0:	ldr	w0, [sp, #2296]
  427bc4:	bl	4064f0 <abs@plt>
  427bc8:	mov	w8, wzr
  427bcc:	subs	w8, w8, w0, uxtb
  427bd0:	str	w8, [sp, #572]
  427bd4:	ldr	w8, [sp, #572]
  427bd8:	str	w8, [sp, #2288]
  427bdc:	ldr	w8, [sp, #2288]
  427be0:	stur	w8, [x29, #-4]
  427be4:	b	429c84 <safe_atollu@plt+0x22554>
  427be8:	mov	w8, #0x1                   	// #1
  427bec:	stur	w8, [x29, #-4]
  427bf0:	b	429c84 <safe_atollu@plt+0x22554>
  427bf4:	ldur	x8, [x29, #-48]
  427bf8:	ldrb	w9, [x8]
  427bfc:	cmp	w9, #0x28
  427c00:	b.ne	427e7c <safe_atollu@plt+0x2074c>  // b.any
  427c04:	ldur	x0, [x29, #-16]
  427c08:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  427c0c:	add	x1, x1, #0x595
  427c10:	bl	4066f0 <strcmp@plt>
  427c14:	cbnz	w0, 427e7c <safe_atollu@plt+0x2074c>
  427c18:	ldur	x0, [x29, #-32]
  427c1c:	mov	w1, #0x61                  	// #97
  427c20:	ldr	x2, [sp, #1192]
  427c24:	bl	406a30 <sd_bus_message_enter_container@plt>
  427c28:	stur	w0, [x29, #-52]
  427c2c:	ldur	w8, [x29, #-52]
  427c30:	cmp	w8, #0x0
  427c34:	cset	w8, ge  // ge = tcont
  427c38:	tbnz	w8, #0, 427cbc <safe_atollu@plt+0x2058c>
  427c3c:	mov	w8, #0x3                   	// #3
  427c40:	str	w8, [sp, #2268]
  427c44:	ldur	w8, [x29, #-52]
  427c48:	str	w8, [sp, #2264]
  427c4c:	str	wzr, [sp, #2260]
  427c50:	ldr	w0, [sp, #2260]
  427c54:	bl	4064d0 <log_get_max_level_realm@plt>
  427c58:	ldr	w8, [sp, #2268]
  427c5c:	and	w8, w8, #0x7
  427c60:	cmp	w0, w8
  427c64:	b.lt	427c94 <safe_atollu@plt+0x20564>  // b.tstop
  427c68:	ldr	w8, [sp, #2260]
  427c6c:	ldr	w9, [sp, #2268]
  427c70:	orr	w0, w9, w8, lsl #10
  427c74:	ldr	w1, [sp, #2264]
  427c78:	ldr	x2, [sp, #1224]
  427c7c:	mov	w3, #0x1449                	// #5193
  427c80:	ldr	x4, [sp, #1216]
  427c84:	ldr	x5, [sp, #1208]
  427c88:	bl	4064e0 <log_internal_realm@plt>
  427c8c:	str	w0, [sp, #568]
  427c90:	b	427ca8 <safe_atollu@plt+0x20578>
  427c94:	ldr	w0, [sp, #2264]
  427c98:	bl	4064f0 <abs@plt>
  427c9c:	mov	w8, wzr
  427ca0:	subs	w8, w8, w0, uxtb
  427ca4:	str	w8, [sp, #568]
  427ca8:	ldr	w8, [sp, #568]
  427cac:	str	w8, [sp, #2256]
  427cb0:	ldr	w8, [sp, #2256]
  427cb4:	stur	w8, [x29, #-4]
  427cb8:	b	429c84 <safe_atollu@plt+0x22554>
  427cbc:	ldur	x0, [x29, #-32]
  427cc0:	ldr	x1, [sp, #1192]
  427cc4:	add	x2, sp, #0x8e8
  427cc8:	add	x3, sp, #0x8e0
  427ccc:	bl	406a40 <sd_bus_message_read@plt>
  427cd0:	stur	w0, [x29, #-52]
  427cd4:	cmp	w0, #0x0
  427cd8:	cset	w8, le
  427cdc:	tbnz	w8, #0, 427d44 <safe_atollu@plt+0x20614>
  427ce0:	ldur	x0, [x29, #-16]
  427ce4:	ldur	x1, [x29, #-24]
  427ce8:	ldurb	w8, [x29, #-33]
  427cec:	ldr	x9, [sp, #2280]
  427cf0:	str	x0, [sp, #560]
  427cf4:	mov	x0, x9
  427cf8:	str	x1, [sp, #552]
  427cfc:	str	w8, [sp, #548]
  427d00:	bl	41f840 <safe_atollu@plt+0x18110>
  427d04:	ldr	x9, [sp, #2272]
  427d08:	str	x0, [sp, #536]
  427d0c:	mov	x0, x9
  427d10:	bl	41f840 <safe_atollu@plt+0x18110>
  427d14:	ldr	x9, [sp, #560]
  427d18:	str	x0, [sp, #528]
  427d1c:	mov	x0, x9
  427d20:	ldr	x1, [sp, #552]
  427d24:	ldr	w8, [sp, #548]
  427d28:	and	w2, w8, #0x1
  427d2c:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  427d30:	add	x3, x3, #0x205
  427d34:	ldr	x4, [sp, #536]
  427d38:	ldr	x5, [sp, #528]
  427d3c:	bl	407230 <bus_print_property_valuef@plt>
  427d40:	b	427cbc <safe_atollu@plt+0x2058c>
  427d44:	ldur	w8, [x29, #-52]
  427d48:	cmp	w8, #0x0
  427d4c:	cset	w8, ge  // ge = tcont
  427d50:	tbnz	w8, #0, 427dd4 <safe_atollu@plt+0x206a4>
  427d54:	mov	w8, #0x3                   	// #3
  427d58:	str	w8, [sp, #2252]
  427d5c:	ldur	w8, [x29, #-52]
  427d60:	str	w8, [sp, #2248]
  427d64:	str	wzr, [sp, #2244]
  427d68:	ldr	w0, [sp, #2244]
  427d6c:	bl	4064d0 <log_get_max_level_realm@plt>
  427d70:	ldr	w8, [sp, #2252]
  427d74:	and	w8, w8, #0x7
  427d78:	cmp	w0, w8
  427d7c:	b.lt	427dac <safe_atollu@plt+0x2067c>  // b.tstop
  427d80:	ldr	w8, [sp, #2244]
  427d84:	ldr	w9, [sp, #2252]
  427d88:	orr	w0, w9, w8, lsl #10
  427d8c:	ldr	w1, [sp, #2248]
  427d90:	ldr	x2, [sp, #1224]
  427d94:	mov	w3, #0x144e                	// #5198
  427d98:	ldr	x4, [sp, #1216]
  427d9c:	ldr	x5, [sp, #1208]
  427da0:	bl	4064e0 <log_internal_realm@plt>
  427da4:	str	w0, [sp, #524]
  427da8:	b	427dc0 <safe_atollu@plt+0x20690>
  427dac:	ldr	w0, [sp, #2248]
  427db0:	bl	4064f0 <abs@plt>
  427db4:	mov	w8, wzr
  427db8:	subs	w8, w8, w0, uxtb
  427dbc:	str	w8, [sp, #524]
  427dc0:	ldr	w8, [sp, #524]
  427dc4:	str	w8, [sp, #2240]
  427dc8:	ldr	w8, [sp, #2240]
  427dcc:	stur	w8, [x29, #-4]
  427dd0:	b	429c84 <safe_atollu@plt+0x22554>
  427dd4:	ldur	x0, [x29, #-32]
  427dd8:	bl	406a70 <sd_bus_message_exit_container@plt>
  427ddc:	stur	w0, [x29, #-52]
  427de0:	ldur	w8, [x29, #-52]
  427de4:	cmp	w8, #0x0
  427de8:	cset	w8, ge  // ge = tcont
  427dec:	tbnz	w8, #0, 427e70 <safe_atollu@plt+0x20740>
  427df0:	mov	w8, #0x3                   	// #3
  427df4:	str	w8, [sp, #2236]
  427df8:	ldur	w8, [x29, #-52]
  427dfc:	str	w8, [sp, #2232]
  427e00:	str	wzr, [sp, #2228]
  427e04:	ldr	w0, [sp, #2228]
  427e08:	bl	4064d0 <log_get_max_level_realm@plt>
  427e0c:	ldr	w8, [sp, #2236]
  427e10:	and	w8, w8, #0x7
  427e14:	cmp	w0, w8
  427e18:	b.lt	427e48 <safe_atollu@plt+0x20718>  // b.tstop
  427e1c:	ldr	w8, [sp, #2228]
  427e20:	ldr	w9, [sp, #2236]
  427e24:	orr	w0, w9, w8, lsl #10
  427e28:	ldr	w1, [sp, #2232]
  427e2c:	ldr	x2, [sp, #1224]
  427e30:	mov	w3, #0x1452                	// #5202
  427e34:	ldr	x4, [sp, #1216]
  427e38:	ldr	x5, [sp, #1208]
  427e3c:	bl	4064e0 <log_internal_realm@plt>
  427e40:	str	w0, [sp, #520]
  427e44:	b	427e5c <safe_atollu@plt+0x2072c>
  427e48:	ldr	w0, [sp, #2232]
  427e4c:	bl	4064f0 <abs@plt>
  427e50:	mov	w8, wzr
  427e54:	subs	w8, w8, w0, uxtb
  427e58:	str	w8, [sp, #520]
  427e5c:	ldr	w8, [sp, #520]
  427e60:	str	w8, [sp, #2224]
  427e64:	ldr	w8, [sp, #2224]
  427e68:	stur	w8, [x29, #-4]
  427e6c:	b	429c84 <safe_atollu@plt+0x22554>
  427e70:	mov	w8, #0x1                   	// #1
  427e74:	stur	w8, [x29, #-4]
  427e78:	b	429c84 <safe_atollu@plt+0x22554>
  427e7c:	ldur	x8, [x29, #-48]
  427e80:	ldrb	w9, [x8]
  427e84:	cmp	w9, #0x28
  427e88:	b.ne	42810c <safe_atollu@plt+0x209dc>  // b.any
  427e8c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  427e90:	add	x8, x8, #0x150
  427e94:	ldr	q0, [x8]
  427e98:	add	x0, sp, #0x890
  427e9c:	ldr	x9, [sp, #1232]
  427ea0:	str	q0, [x9, #560]
  427ea4:	ldr	x8, [x8, #16]
  427ea8:	str	x8, [sp, #2208]
  427eac:	ldur	x1, [x29, #-16]
  427eb0:	bl	406ab0 <strv_find@plt>
  427eb4:	cbz	x0, 42810c <safe_atollu@plt+0x209dc>
  427eb8:	ldur	x0, [x29, #-32]
  427ebc:	mov	w1, #0x61                  	// #97
  427ec0:	ldr	x2, [sp, #1176]
  427ec4:	bl	406a30 <sd_bus_message_enter_container@plt>
  427ec8:	stur	w0, [x29, #-52]
  427ecc:	ldur	w8, [x29, #-52]
  427ed0:	cmp	w8, #0x0
  427ed4:	cset	w8, ge  // ge = tcont
  427ed8:	tbnz	w8, #0, 427f5c <safe_atollu@plt+0x2082c>
  427edc:	mov	w8, #0x3                   	// #3
  427ee0:	str	w8, [sp, #2172]
  427ee4:	ldur	w8, [x29, #-52]
  427ee8:	str	w8, [sp, #2168]
  427eec:	str	wzr, [sp, #2164]
  427ef0:	ldr	w0, [sp, #2164]
  427ef4:	bl	4064d0 <log_get_max_level_realm@plt>
  427ef8:	ldr	w8, [sp, #2172]
  427efc:	and	w8, w8, #0x7
  427f00:	cmp	w0, w8
  427f04:	b.lt	427f34 <safe_atollu@plt+0x20804>  // b.tstop
  427f08:	ldr	w8, [sp, #2164]
  427f0c:	ldr	w9, [sp, #2172]
  427f10:	orr	w0, w9, w8, lsl #10
  427f14:	ldr	w1, [sp, #2168]
  427f18:	ldr	x2, [sp, #1224]
  427f1c:	mov	w3, #0x145d                	// #5213
  427f20:	ldr	x4, [sp, #1216]
  427f24:	ldr	x5, [sp, #1208]
  427f28:	bl	4064e0 <log_internal_realm@plt>
  427f2c:	str	w0, [sp, #516]
  427f30:	b	427f48 <safe_atollu@plt+0x20818>
  427f34:	ldr	w0, [sp, #2168]
  427f38:	bl	4064f0 <abs@plt>
  427f3c:	mov	w8, wzr
  427f40:	subs	w8, w8, w0, uxtb
  427f44:	str	w8, [sp, #516]
  427f48:	ldr	w8, [sp, #516]
  427f4c:	str	w8, [sp, #2160]
  427f50:	ldr	w8, [sp, #2160]
  427f54:	stur	w8, [x29, #-4]
  427f58:	b	429c84 <safe_atollu@plt+0x22554>
  427f5c:	ldur	x0, [x29, #-32]
  427f60:	ldr	x1, [sp, #1176]
  427f64:	add	x2, sp, #0x888
  427f68:	add	x3, sp, #0x880
  427f6c:	bl	406a40 <sd_bus_message_read@plt>
  427f70:	stur	w0, [x29, #-52]
  427f74:	cmp	w0, #0x0
  427f78:	cset	w8, le
  427f7c:	tbnz	w8, #0, 427fd4 <safe_atollu@plt+0x208a4>
  427f80:	ldur	x0, [x29, #-16]
  427f84:	ldur	x1, [x29, #-24]
  427f88:	ldurb	w8, [x29, #-33]
  427f8c:	ldr	x9, [sp, #2184]
  427f90:	str	x0, [sp, #504]
  427f94:	mov	x0, x9
  427f98:	str	x1, [sp, #496]
  427f9c:	str	w8, [sp, #492]
  427fa0:	bl	41f840 <safe_atollu@plt+0x18110>
  427fa4:	ldr	x5, [sp, #2176]
  427fa8:	ldr	x9, [sp, #504]
  427fac:	str	x0, [sp, #480]
  427fb0:	mov	x0, x9
  427fb4:	ldr	x1, [sp, #496]
  427fb8:	ldr	w8, [sp, #492]
  427fbc:	and	w2, w8, #0x1
  427fc0:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  427fc4:	add	x3, x3, #0x5c9
  427fc8:	ldr	x4, [sp, #480]
  427fcc:	bl	407230 <bus_print_property_valuef@plt>
  427fd0:	b	427f5c <safe_atollu@plt+0x2082c>
  427fd4:	ldur	w8, [x29, #-52]
  427fd8:	cmp	w8, #0x0
  427fdc:	cset	w8, ge  // ge = tcont
  427fe0:	tbnz	w8, #0, 428064 <safe_atollu@plt+0x20934>
  427fe4:	mov	w8, #0x3                   	// #3
  427fe8:	str	w8, [sp, #2156]
  427fec:	ldur	w8, [x29, #-52]
  427ff0:	str	w8, [sp, #2152]
  427ff4:	str	wzr, [sp, #2148]
  427ff8:	ldr	w0, [sp, #2148]
  427ffc:	bl	4064d0 <log_get_max_level_realm@plt>
  428000:	ldr	w8, [sp, #2156]
  428004:	and	w8, w8, #0x7
  428008:	cmp	w0, w8
  42800c:	b.lt	42803c <safe_atollu@plt+0x2090c>  // b.tstop
  428010:	ldr	w8, [sp, #2148]
  428014:	ldr	w9, [sp, #2156]
  428018:	orr	w0, w9, w8, lsl #10
  42801c:	ldr	w1, [sp, #2152]
  428020:	ldr	x2, [sp, #1224]
  428024:	mov	w3, #0x1462                	// #5218
  428028:	ldr	x4, [sp, #1216]
  42802c:	ldr	x5, [sp, #1208]
  428030:	bl	4064e0 <log_internal_realm@plt>
  428034:	str	w0, [sp, #476]
  428038:	b	428050 <safe_atollu@plt+0x20920>
  42803c:	ldr	w0, [sp, #2152]
  428040:	bl	4064f0 <abs@plt>
  428044:	mov	w8, wzr
  428048:	subs	w8, w8, w0, uxtb
  42804c:	str	w8, [sp, #476]
  428050:	ldr	w8, [sp, #476]
  428054:	str	w8, [sp, #2144]
  428058:	ldr	w8, [sp, #2144]
  42805c:	stur	w8, [x29, #-4]
  428060:	b	429c84 <safe_atollu@plt+0x22554>
  428064:	ldur	x0, [x29, #-32]
  428068:	bl	406a70 <sd_bus_message_exit_container@plt>
  42806c:	stur	w0, [x29, #-52]
  428070:	ldur	w8, [x29, #-52]
  428074:	cmp	w8, #0x0
  428078:	cset	w8, ge  // ge = tcont
  42807c:	tbnz	w8, #0, 428100 <safe_atollu@plt+0x209d0>
  428080:	mov	w8, #0x3                   	// #3
  428084:	str	w8, [sp, #2140]
  428088:	ldur	w8, [x29, #-52]
  42808c:	str	w8, [sp, #2136]
  428090:	str	wzr, [sp, #2132]
  428094:	ldr	w0, [sp, #2132]
  428098:	bl	4064d0 <log_get_max_level_realm@plt>
  42809c:	ldr	w8, [sp, #2140]
  4280a0:	and	w8, w8, #0x7
  4280a4:	cmp	w0, w8
  4280a8:	b.lt	4280d8 <safe_atollu@plt+0x209a8>  // b.tstop
  4280ac:	ldr	w8, [sp, #2132]
  4280b0:	ldr	w9, [sp, #2140]
  4280b4:	orr	w0, w9, w8, lsl #10
  4280b8:	ldr	w1, [sp, #2136]
  4280bc:	ldr	x2, [sp, #1224]
  4280c0:	mov	w3, #0x1466                	// #5222
  4280c4:	ldr	x4, [sp, #1216]
  4280c8:	ldr	x5, [sp, #1208]
  4280cc:	bl	4064e0 <log_internal_realm@plt>
  4280d0:	str	w0, [sp, #472]
  4280d4:	b	4280ec <safe_atollu@plt+0x209bc>
  4280d8:	ldr	w0, [sp, #2136]
  4280dc:	bl	4064f0 <abs@plt>
  4280e0:	mov	w8, wzr
  4280e4:	subs	w8, w8, w0, uxtb
  4280e8:	str	w8, [sp, #472]
  4280ec:	ldr	w8, [sp, #472]
  4280f0:	str	w8, [sp, #2128]
  4280f4:	ldr	w8, [sp, #2128]
  4280f8:	stur	w8, [x29, #-4]
  4280fc:	b	429c84 <safe_atollu@plt+0x22554>
  428100:	mov	w8, #0x1                   	// #1
  428104:	stur	w8, [x29, #-4]
  428108:	b	429c84 <safe_atollu@plt+0x22554>
  42810c:	ldur	x8, [x29, #-48]
  428110:	ldrb	w9, [x8]
  428114:	cmp	w9, #0x28
  428118:	b.ne	4283b0 <safe_atollu@plt+0x20c80>  // b.any
  42811c:	ldur	x0, [x29, #-16]
  428120:	bl	4072a0 <cgroup_io_limit_type_from_string@plt>
  428124:	cmp	w0, #0x0
  428128:	cset	w8, ge  // ge = tcont
  42812c:	tbnz	w8, #0, 42815c <safe_atollu@plt+0x20a2c>
  428130:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  428134:	add	x8, x8, #0x168
  428138:	ldr	q0, [x8]
  42813c:	add	x0, sp, #0x830
  428140:	ldr	x9, [sp, #1232]
  428144:	str	q0, [x9, #464]
  428148:	ldr	x8, [x8, #16]
  42814c:	str	x8, [sp, #2112]
  428150:	ldur	x1, [x29, #-16]
  428154:	bl	406ab0 <strv_find@plt>
  428158:	cbz	x0, 4283b0 <safe_atollu@plt+0x20c80>
  42815c:	ldur	x0, [x29, #-32]
  428160:	mov	w1, #0x61                  	// #97
  428164:	ldr	x2, [sp, #1176]
  428168:	bl	406a30 <sd_bus_message_enter_container@plt>
  42816c:	stur	w0, [x29, #-52]
  428170:	ldur	w8, [x29, #-52]
  428174:	cmp	w8, #0x0
  428178:	cset	w8, ge  // ge = tcont
  42817c:	tbnz	w8, #0, 428200 <safe_atollu@plt+0x20ad0>
  428180:	mov	w8, #0x3                   	// #3
  428184:	str	w8, [sp, #2076]
  428188:	ldur	w8, [x29, #-52]
  42818c:	str	w8, [sp, #2072]
  428190:	str	wzr, [sp, #2068]
  428194:	ldr	w0, [sp, #2068]
  428198:	bl	4064d0 <log_get_max_level_realm@plt>
  42819c:	ldr	w8, [sp, #2076]
  4281a0:	and	w8, w8, #0x7
  4281a4:	cmp	w0, w8
  4281a8:	b.lt	4281d8 <safe_atollu@plt+0x20aa8>  // b.tstop
  4281ac:	ldr	w8, [sp, #2068]
  4281b0:	ldr	w9, [sp, #2076]
  4281b4:	orr	w0, w9, w8, lsl #10
  4281b8:	ldr	w1, [sp, #2072]
  4281bc:	ldr	x2, [sp, #1224]
  4281c0:	mov	w3, #0x1472                	// #5234
  4281c4:	ldr	x4, [sp, #1216]
  4281c8:	ldr	x5, [sp, #1208]
  4281cc:	bl	4064e0 <log_internal_realm@plt>
  4281d0:	str	w0, [sp, #468]
  4281d4:	b	4281ec <safe_atollu@plt+0x20abc>
  4281d8:	ldr	w0, [sp, #2072]
  4281dc:	bl	4064f0 <abs@plt>
  4281e0:	mov	w8, wzr
  4281e4:	subs	w8, w8, w0, uxtb
  4281e8:	str	w8, [sp, #468]
  4281ec:	ldr	w8, [sp, #468]
  4281f0:	str	w8, [sp, #2064]
  4281f4:	ldr	w8, [sp, #2064]
  4281f8:	stur	w8, [x29, #-4]
  4281fc:	b	429c84 <safe_atollu@plt+0x22554>
  428200:	ldur	x0, [x29, #-32]
  428204:	ldr	x1, [sp, #1176]
  428208:	add	x2, sp, #0x828
  42820c:	add	x3, sp, #0x820
  428210:	bl	406a40 <sd_bus_message_read@plt>
  428214:	stur	w0, [x29, #-52]
  428218:	cmp	w0, #0x0
  42821c:	cset	w8, le
  428220:	tbnz	w8, #0, 428278 <safe_atollu@plt+0x20b48>
  428224:	ldur	x0, [x29, #-16]
  428228:	ldur	x1, [x29, #-24]
  42822c:	ldurb	w8, [x29, #-33]
  428230:	ldr	x9, [sp, #2088]
  428234:	str	x0, [sp, #456]
  428238:	mov	x0, x9
  42823c:	str	x1, [sp, #448]
  428240:	str	w8, [sp, #444]
  428244:	bl	41f840 <safe_atollu@plt+0x18110>
  428248:	ldr	x5, [sp, #2080]
  42824c:	ldr	x9, [sp, #456]
  428250:	str	x0, [sp, #432]
  428254:	mov	x0, x9
  428258:	ldr	x1, [sp, #448]
  42825c:	ldr	w8, [sp, #444]
  428260:	and	w2, w8, #0x1
  428264:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  428268:	add	x3, x3, #0x5c9
  42826c:	ldr	x4, [sp, #432]
  428270:	bl	407230 <bus_print_property_valuef@plt>
  428274:	b	428200 <safe_atollu@plt+0x20ad0>
  428278:	ldur	w8, [x29, #-52]
  42827c:	cmp	w8, #0x0
  428280:	cset	w8, ge  // ge = tcont
  428284:	tbnz	w8, #0, 428308 <safe_atollu@plt+0x20bd8>
  428288:	mov	w8, #0x3                   	// #3
  42828c:	str	w8, [sp, #2060]
  428290:	ldur	w8, [x29, #-52]
  428294:	str	w8, [sp, #2056]
  428298:	str	wzr, [sp, #2052]
  42829c:	ldr	w0, [sp, #2052]
  4282a0:	bl	4064d0 <log_get_max_level_realm@plt>
  4282a4:	ldr	w8, [sp, #2060]
  4282a8:	and	w8, w8, #0x7
  4282ac:	cmp	w0, w8
  4282b0:	b.lt	4282e0 <safe_atollu@plt+0x20bb0>  // b.tstop
  4282b4:	ldr	w8, [sp, #2052]
  4282b8:	ldr	w9, [sp, #2060]
  4282bc:	orr	w0, w9, w8, lsl #10
  4282c0:	ldr	w1, [sp, #2056]
  4282c4:	ldr	x2, [sp, #1224]
  4282c8:	mov	w3, #0x1477                	// #5239
  4282cc:	ldr	x4, [sp, #1216]
  4282d0:	ldr	x5, [sp, #1208]
  4282d4:	bl	4064e0 <log_internal_realm@plt>
  4282d8:	str	w0, [sp, #428]
  4282dc:	b	4282f4 <safe_atollu@plt+0x20bc4>
  4282e0:	ldr	w0, [sp, #2056]
  4282e4:	bl	4064f0 <abs@plt>
  4282e8:	mov	w8, wzr
  4282ec:	subs	w8, w8, w0, uxtb
  4282f0:	str	w8, [sp, #428]
  4282f4:	ldr	w8, [sp, #428]
  4282f8:	str	w8, [sp, #2048]
  4282fc:	ldr	w8, [sp, #2048]
  428300:	stur	w8, [x29, #-4]
  428304:	b	429c84 <safe_atollu@plt+0x22554>
  428308:	ldur	x0, [x29, #-32]
  42830c:	bl	406a70 <sd_bus_message_exit_container@plt>
  428310:	stur	w0, [x29, #-52]
  428314:	ldur	w8, [x29, #-52]
  428318:	cmp	w8, #0x0
  42831c:	cset	w8, ge  // ge = tcont
  428320:	tbnz	w8, #0, 4283a4 <safe_atollu@plt+0x20c74>
  428324:	mov	w8, #0x3                   	// #3
  428328:	str	w8, [sp, #2044]
  42832c:	ldur	w8, [x29, #-52]
  428330:	str	w8, [sp, #2040]
  428334:	str	wzr, [sp, #2036]
  428338:	ldr	w0, [sp, #2036]
  42833c:	bl	4064d0 <log_get_max_level_realm@plt>
  428340:	ldr	w8, [sp, #2044]
  428344:	and	w8, w8, #0x7
  428348:	cmp	w0, w8
  42834c:	b.lt	42837c <safe_atollu@plt+0x20c4c>  // b.tstop
  428350:	ldr	w8, [sp, #2036]
  428354:	ldr	w9, [sp, #2044]
  428358:	orr	w0, w9, w8, lsl #10
  42835c:	ldr	w1, [sp, #2040]
  428360:	ldr	x2, [sp, #1224]
  428364:	mov	w3, #0x147b                	// #5243
  428368:	ldr	x4, [sp, #1216]
  42836c:	ldr	x5, [sp, #1208]
  428370:	bl	4064e0 <log_internal_realm@plt>
  428374:	str	w0, [sp, #424]
  428378:	b	428390 <safe_atollu@plt+0x20c60>
  42837c:	ldr	w0, [sp, #2040]
  428380:	bl	4064f0 <abs@plt>
  428384:	mov	w8, wzr
  428388:	subs	w8, w8, w0, uxtb
  42838c:	str	w8, [sp, #424]
  428390:	ldr	w8, [sp, #424]
  428394:	str	w8, [sp, #2032]
  428398:	ldr	w8, [sp, #2032]
  42839c:	stur	w8, [x29, #-4]
  4283a0:	b	429c84 <safe_atollu@plt+0x22554>
  4283a4:	mov	w8, #0x1                   	// #1
  4283a8:	stur	w8, [x29, #-4]
  4283ac:	b	429c84 <safe_atollu@plt+0x22554>
  4283b0:	ldur	x8, [x29, #-48]
  4283b4:	ldrb	w9, [x8]
  4283b8:	cmp	w9, #0x28
  4283bc:	b.ne	428644 <safe_atollu@plt+0x20f14>  // b.any
  4283c0:	ldur	x0, [x29, #-16]
  4283c4:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4283c8:	add	x1, x1, #0x5fb
  4283cc:	bl	4066f0 <strcmp@plt>
  4283d0:	cbnz	w0, 428644 <safe_atollu@plt+0x20f14>
  4283d4:	ldur	x0, [x29, #-32]
  4283d8:	mov	w1, #0x61                  	// #97
  4283dc:	ldr	x2, [sp, #1176]
  4283e0:	bl	406a30 <sd_bus_message_enter_container@plt>
  4283e4:	stur	w0, [x29, #-52]
  4283e8:	ldur	w8, [x29, #-52]
  4283ec:	cmp	w8, #0x0
  4283f0:	cset	w8, ge  // ge = tcont
  4283f4:	tbnz	w8, #0, 428478 <safe_atollu@plt+0x20d48>
  4283f8:	mov	w8, #0x3                   	// #3
  4283fc:	str	w8, [sp, #1948]
  428400:	ldur	w8, [x29, #-52]
  428404:	str	w8, [sp, #1944]
  428408:	str	wzr, [sp, #1940]
  42840c:	ldr	w0, [sp, #1940]
  428410:	bl	4064d0 <log_get_max_level_realm@plt>
  428414:	ldr	w8, [sp, #1948]
  428418:	and	w8, w8, #0x7
  42841c:	cmp	w0, w8
  428420:	b.lt	428450 <safe_atollu@plt+0x20d20>  // b.tstop
  428424:	ldr	w8, [sp, #1940]
  428428:	ldr	w9, [sp, #1948]
  42842c:	orr	w0, w9, w8, lsl #10
  428430:	ldr	w1, [sp, #1944]
  428434:	ldr	x2, [sp, #1224]
  428438:	mov	w3, #0x1487                	// #5255
  42843c:	ldr	x4, [sp, #1216]
  428440:	ldr	x5, [sp, #1208]
  428444:	bl	4064e0 <log_internal_realm@plt>
  428448:	str	w0, [sp, #420]
  42844c:	b	428464 <safe_atollu@plt+0x20d34>
  428450:	ldr	w0, [sp, #1944]
  428454:	bl	4064f0 <abs@plt>
  428458:	mov	w8, wzr
  42845c:	subs	w8, w8, w0, uxtb
  428460:	str	w8, [sp, #420]
  428464:	ldr	w8, [sp, #420]
  428468:	str	w8, [sp, #1936]
  42846c:	ldr	w8, [sp, #1936]
  428470:	stur	w8, [x29, #-4]
  428474:	b	429c84 <safe_atollu@plt+0x22554>
  428478:	ldur	x0, [x29, #-32]
  42847c:	ldr	x1, [sp, #1176]
  428480:	add	x2, sp, #0x7a8
  428484:	add	x3, sp, #0x7a0
  428488:	bl	406a40 <sd_bus_message_read@plt>
  42848c:	stur	w0, [x29, #-52]
  428490:	cmp	w0, #0x0
  428494:	cset	w8, le
  428498:	tbnz	w8, #0, 42850c <safe_atollu@plt+0x20ddc>
  42849c:	ldur	x0, [x29, #-16]
  4284a0:	ldur	x1, [x29, #-24]
  4284a4:	ldurb	w8, [x29, #-33]
  4284a8:	ldr	x9, [sp, #1960]
  4284ac:	str	x0, [sp, #408]
  4284b0:	mov	x0, x9
  4284b4:	str	x1, [sp, #400]
  4284b8:	str	w8, [sp, #396]
  4284bc:	bl	41f840 <safe_atollu@plt+0x18110>
  4284c0:	ldr	x2, [sp, #1952]
  4284c4:	add	x9, sp, #0x7b0
  4284c8:	str	x0, [sp, #384]
  4284cc:	mov	x0, x9
  4284d0:	mov	x1, #0x40                  	// #64
  4284d4:	mov	x3, #0x1                   	// #1
  4284d8:	bl	4071c0 <format_timespan@plt>
  4284dc:	ldr	x9, [sp, #408]
  4284e0:	str	x0, [sp, #376]
  4284e4:	mov	x0, x9
  4284e8:	ldr	x1, [sp, #400]
  4284ec:	ldr	w8, [sp, #396]
  4284f0:	and	w2, w8, #0x1
  4284f4:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  4284f8:	add	x3, x3, #0x205
  4284fc:	ldr	x4, [sp, #384]
  428500:	ldr	x5, [sp, #376]
  428504:	bl	407230 <bus_print_property_valuef@plt>
  428508:	b	428478 <safe_atollu@plt+0x20d48>
  42850c:	ldur	w8, [x29, #-52]
  428510:	cmp	w8, #0x0
  428514:	cset	w8, ge  // ge = tcont
  428518:	tbnz	w8, #0, 42859c <safe_atollu@plt+0x20e6c>
  42851c:	mov	w8, #0x3                   	// #3
  428520:	str	w8, [sp, #1932]
  428524:	ldur	w8, [x29, #-52]
  428528:	str	w8, [sp, #1928]
  42852c:	str	wzr, [sp, #1924]
  428530:	ldr	w0, [sp, #1924]
  428534:	bl	4064d0 <log_get_max_level_realm@plt>
  428538:	ldr	w8, [sp, #1932]
  42853c:	and	w8, w8, #0x7
  428540:	cmp	w0, w8
  428544:	b.lt	428574 <safe_atollu@plt+0x20e44>  // b.tstop
  428548:	ldr	w8, [sp, #1924]
  42854c:	ldr	w9, [sp, #1932]
  428550:	orr	w0, w9, w8, lsl #10
  428554:	ldr	w1, [sp, #1928]
  428558:	ldr	x2, [sp, #1224]
  42855c:	mov	w3, #0x148d                	// #5261
  428560:	ldr	x4, [sp, #1216]
  428564:	ldr	x5, [sp, #1208]
  428568:	bl	4064e0 <log_internal_realm@plt>
  42856c:	str	w0, [sp, #372]
  428570:	b	428588 <safe_atollu@plt+0x20e58>
  428574:	ldr	w0, [sp, #1928]
  428578:	bl	4064f0 <abs@plt>
  42857c:	mov	w8, wzr
  428580:	subs	w8, w8, w0, uxtb
  428584:	str	w8, [sp, #372]
  428588:	ldr	w8, [sp, #372]
  42858c:	str	w8, [sp, #1920]
  428590:	ldr	w8, [sp, #1920]
  428594:	stur	w8, [x29, #-4]
  428598:	b	429c84 <safe_atollu@plt+0x22554>
  42859c:	ldur	x0, [x29, #-32]
  4285a0:	bl	406a70 <sd_bus_message_exit_container@plt>
  4285a4:	stur	w0, [x29, #-52]
  4285a8:	ldur	w8, [x29, #-52]
  4285ac:	cmp	w8, #0x0
  4285b0:	cset	w8, ge  // ge = tcont
  4285b4:	tbnz	w8, #0, 428638 <safe_atollu@plt+0x20f08>
  4285b8:	mov	w8, #0x3                   	// #3
  4285bc:	str	w8, [sp, #1916]
  4285c0:	ldur	w8, [x29, #-52]
  4285c4:	str	w8, [sp, #1912]
  4285c8:	str	wzr, [sp, #1908]
  4285cc:	ldr	w0, [sp, #1908]
  4285d0:	bl	4064d0 <log_get_max_level_realm@plt>
  4285d4:	ldr	w8, [sp, #1916]
  4285d8:	and	w8, w8, #0x7
  4285dc:	cmp	w0, w8
  4285e0:	b.lt	428610 <safe_atollu@plt+0x20ee0>  // b.tstop
  4285e4:	ldr	w8, [sp, #1908]
  4285e8:	ldr	w9, [sp, #1916]
  4285ec:	orr	w0, w9, w8, lsl #10
  4285f0:	ldr	w1, [sp, #1912]
  4285f4:	ldr	x2, [sp, #1224]
  4285f8:	mov	w3, #0x1491                	// #5265
  4285fc:	ldr	x4, [sp, #1216]
  428600:	ldr	x5, [sp, #1208]
  428604:	bl	4064e0 <log_internal_realm@plt>
  428608:	str	w0, [sp, #368]
  42860c:	b	428624 <safe_atollu@plt+0x20ef4>
  428610:	ldr	w0, [sp, #1912]
  428614:	bl	4064f0 <abs@plt>
  428618:	mov	w8, wzr
  42861c:	subs	w8, w8, w0, uxtb
  428620:	str	w8, [sp, #368]
  428624:	ldr	w8, [sp, #368]
  428628:	str	w8, [sp, #1904]
  42862c:	ldr	w8, [sp, #1904]
  428630:	stur	w8, [x29, #-4]
  428634:	b	429c84 <safe_atollu@plt+0x22554>
  428638:	mov	w8, #0x1                   	// #1
  42863c:	stur	w8, [x29, #-4]
  428640:	b	429c84 <safe_atollu@plt+0x22554>
  428644:	ldur	x8, [x29, #-48]
  428648:	ldrb	w9, [x8]
  42864c:	cmp	w9, #0x79
  428650:	b.ne	42879c <safe_atollu@plt+0x2106c>  // b.any
  428654:	ldur	x0, [x29, #-16]
  428658:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42865c:	add	x1, x1, #0x615
  428660:	bl	4066f0 <strcmp@plt>
  428664:	cbnz	w0, 42879c <safe_atollu@plt+0x2106c>
  428668:	mov	x8, xzr
  42866c:	str	x8, [sp, #1896]
  428670:	ldur	x0, [x29, #-32]
  428674:	mov	w1, #0x79                  	// #121
  428678:	add	x2, sp, #0x760
  42867c:	add	x3, sp, #0x758
  428680:	bl	407280 <sd_bus_message_read_array@plt>
  428684:	stur	w0, [x29, #-52]
  428688:	ldur	w9, [x29, #-52]
  42868c:	cmp	w9, #0x0
  428690:	cset	w9, ge  // ge = tcont
  428694:	tbnz	w9, #0, 428720 <safe_atollu@plt+0x20ff0>
  428698:	mov	w8, #0x3                   	// #3
  42869c:	str	w8, [sp, #1868]
  4286a0:	ldur	w8, [x29, #-52]
  4286a4:	str	w8, [sp, #1864]
  4286a8:	str	wzr, [sp, #1860]
  4286ac:	ldr	w0, [sp, #1860]
  4286b0:	bl	4064d0 <log_get_max_level_realm@plt>
  4286b4:	ldr	w8, [sp, #1868]
  4286b8:	and	w8, w8, #0x7
  4286bc:	cmp	w0, w8
  4286c0:	b.lt	4286f0 <safe_atollu@plt+0x20fc0>  // b.tstop
  4286c4:	ldr	w8, [sp, #1860]
  4286c8:	ldr	w9, [sp, #1868]
  4286cc:	orr	w0, w9, w8, lsl #10
  4286d0:	ldr	w1, [sp, #1864]
  4286d4:	ldr	x2, [sp, #1224]
  4286d8:	mov	w3, #0x149d                	// #5277
  4286dc:	ldr	x4, [sp, #1216]
  4286e0:	ldr	x5, [sp, #1208]
  4286e4:	bl	4064e0 <log_internal_realm@plt>
  4286e8:	str	w0, [sp, #364]
  4286ec:	b	428704 <safe_atollu@plt+0x20fd4>
  4286f0:	ldr	w0, [sp, #1864]
  4286f4:	bl	4064f0 <abs@plt>
  4286f8:	mov	w8, wzr
  4286fc:	subs	w8, w8, w0, uxtb
  428700:	str	w8, [sp, #364]
  428704:	ldr	w8, [sp, #364]
  428708:	str	w8, [sp, #1856]
  42870c:	ldr	w8, [sp, #1856]
  428710:	stur	w8, [x29, #-4]
  428714:	mov	w8, #0x1                   	// #1
  428718:	stur	w8, [x29, #-192]
  42871c:	b	428790 <safe_atollu@plt+0x21060>
  428720:	ldr	x0, [sp, #1888]
  428724:	ldr	x1, [sp, #1880]
  428728:	add	x2, sp, #0x768
  42872c:	bl	4072b0 <base64mem@plt>
  428730:	str	x0, [sp, #1872]
  428734:	ldr	x8, [sp, #1872]
  428738:	cmp	x8, #0x0
  42873c:	cset	w9, ge  // ge = tcont
  428740:	tbnz	w9, #0, 42876c <safe_atollu@plt+0x2103c>
  428744:	mov	w8, wzr
  428748:	mov	w0, w8
  42874c:	ldr	x1, [sp, #1224]
  428750:	mov	w2, #0x14a1                	// #5281
  428754:	ldr	x3, [sp, #1216]
  428758:	bl	4066b0 <log_oom_internal@plt>
  42875c:	stur	w0, [x29, #-4]
  428760:	mov	w8, #0x1                   	// #1
  428764:	stur	w8, [x29, #-192]
  428768:	b	428790 <safe_atollu@plt+0x21060>
  42876c:	ldur	x0, [x29, #-16]
  428770:	ldur	x1, [x29, #-24]
  428774:	ldurb	w8, [x29, #-33]
  428778:	ldr	x3, [sp, #1896]
  42877c:	and	w2, w8, #0x1
  428780:	bl	407240 <bus_print_property_value@plt>
  428784:	mov	w8, #0x1                   	// #1
  428788:	stur	w8, [x29, #-4]
  42878c:	stur	w8, [x29, #-192]
  428790:	add	x0, sp, #0x768
  428794:	bl	407e0c <safe_atollu@plt+0x6dc>
  428798:	b	429c84 <safe_atollu@plt+0x22554>
  42879c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4287a0:	add	x8, x8, #0x180
  4287a4:	ldr	q0, [x8]
  4287a8:	add	x0, sp, #0x720
  4287ac:	ldr	x9, [sp, #1232]
  4287b0:	str	q0, [x9, #192]
  4287b4:	ldr	x8, [x8, #16]
  4287b8:	str	x8, [sp, #1840]
  4287bc:	ldur	x1, [x29, #-16]
  4287c0:	bl	406ab0 <strv_find@plt>
  4287c4:	cbz	x0, 428e80 <safe_atollu@plt+0x21750>
  4287c8:	mov	x8, xzr
  4287cc:	str	x8, [sp, #1816]
  4287d0:	ldur	x0, [x29, #-32]
  4287d4:	mov	w1, #0x61                  	// #97
  4287d8:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  4287dc:	add	x2, x2, #0x644
  4287e0:	bl	406a30 <sd_bus_message_enter_container@plt>
  4287e4:	stur	w0, [x29, #-52]
  4287e8:	ldur	w9, [x29, #-52]
  4287ec:	cmp	w9, #0x0
  4287f0:	cset	w9, ge  // ge = tcont
  4287f4:	tbnz	w9, #0, 428880 <safe_atollu@plt+0x21150>
  4287f8:	mov	w8, #0x3                   	// #3
  4287fc:	str	w8, [sp, #1812]
  428800:	ldur	w8, [x29, #-52]
  428804:	str	w8, [sp, #1808]
  428808:	str	wzr, [sp, #1804]
  42880c:	ldr	w0, [sp, #1804]
  428810:	bl	4064d0 <log_get_max_level_realm@plt>
  428814:	ldr	w8, [sp, #1812]
  428818:	and	w8, w8, #0x7
  42881c:	cmp	w0, w8
  428820:	b.lt	428850 <safe_atollu@plt+0x21120>  // b.tstop
  428824:	ldr	w8, [sp, #1804]
  428828:	ldr	w9, [sp, #1812]
  42882c:	orr	w0, w9, w8, lsl #10
  428830:	ldr	w1, [sp, #1808]
  428834:	ldr	x2, [sp, #1224]
  428838:	mov	w3, #0x14ac                	// #5292
  42883c:	ldr	x4, [sp, #1216]
  428840:	ldr	x5, [sp, #1208]
  428844:	bl	4064e0 <log_internal_realm@plt>
  428848:	str	w0, [sp, #360]
  42884c:	b	428864 <safe_atollu@plt+0x21134>
  428850:	ldr	w0, [sp, #1808]
  428854:	bl	4064f0 <abs@plt>
  428858:	mov	w8, wzr
  42885c:	subs	w8, w8, w0, uxtb
  428860:	str	w8, [sp, #360]
  428864:	ldr	w8, [sp, #360]
  428868:	str	w8, [sp, #1800]
  42886c:	ldr	w8, [sp, #1800]
  428870:	stur	w8, [x29, #-4]
  428874:	mov	w8, #0x1                   	// #1
  428878:	stur	w8, [x29, #-192]
  42887c:	b	428e74 <safe_atollu@plt+0x21744>
  428880:	mov	x8, xzr
  428884:	str	x8, [sp, #1792]
  428888:	ldur	x0, [x29, #-32]
  42888c:	mov	w1, #0x72                  	// #114
  428890:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  428894:	add	x2, x2, #0x64b
  428898:	bl	406a30 <sd_bus_message_enter_container@plt>
  42889c:	stur	w0, [x29, #-52]
  4288a0:	ldur	w9, [x29, #-52]
  4288a4:	cmp	w9, #0x0
  4288a8:	cset	w9, ge  // ge = tcont
  4288ac:	tbnz	w9, #0, 428938 <safe_atollu@plt+0x21208>
  4288b0:	mov	w8, #0x3                   	// #3
  4288b4:	str	w8, [sp, #1764]
  4288b8:	ldur	w8, [x29, #-52]
  4288bc:	str	w8, [sp, #1760]
  4288c0:	str	wzr, [sp, #1756]
  4288c4:	ldr	w0, [sp, #1756]
  4288c8:	bl	4064d0 <log_get_max_level_realm@plt>
  4288cc:	ldr	w8, [sp, #1764]
  4288d0:	and	w8, w8, #0x7
  4288d4:	cmp	w0, w8
  4288d8:	b.lt	428908 <safe_atollu@plt+0x211d8>  // b.tstop
  4288dc:	ldr	w8, [sp, #1756]
  4288e0:	ldr	w9, [sp, #1764]
  4288e4:	orr	w0, w9, w8, lsl #10
  4288e8:	ldr	w1, [sp, #1760]
  4288ec:	ldr	x2, [sp, #1224]
  4288f0:	mov	w3, #0x14b7                	// #5303
  4288f4:	ldr	x4, [sp, #1216]
  4288f8:	ldr	x5, [sp, #1208]
  4288fc:	bl	4064e0 <log_internal_realm@plt>
  428900:	str	w0, [sp, #356]
  428904:	b	42891c <safe_atollu@plt+0x211ec>
  428908:	ldr	w0, [sp, #1760]
  42890c:	bl	4064f0 <abs@plt>
  428910:	mov	w8, wzr
  428914:	subs	w8, w8, w0, uxtb
  428918:	str	w8, [sp, #356]
  42891c:	ldr	w8, [sp, #356]
  428920:	str	w8, [sp, #1752]
  428924:	ldr	w8, [sp, #1752]
  428928:	stur	w8, [x29, #-4]
  42892c:	mov	w8, #0x1                   	// #1
  428930:	stur	w8, [x29, #-192]
  428934:	b	428d30 <safe_atollu@plt+0x21600>
  428938:	ldur	w8, [x29, #-52]
  42893c:	cbnz	w8, 42894c <safe_atollu@plt+0x2121c>
  428940:	mov	w8, #0x24                  	// #36
  428944:	stur	w8, [x29, #-192]
  428948:	b	428d30 <safe_atollu@plt+0x21600>
  42894c:	ldur	x0, [x29, #-32]
  428950:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  428954:	add	x1, x1, #0x78b
  428958:	add	x2, sp, #0x6f8
  42895c:	bl	406a40 <sd_bus_message_read@plt>
  428960:	stur	w0, [x29, #-52]
  428964:	ldur	w8, [x29, #-52]
  428968:	cmp	w8, #0x0
  42896c:	cset	w8, ge  // ge = tcont
  428970:	tbnz	w8, #0, 4289fc <safe_atollu@plt+0x212cc>
  428974:	mov	w8, #0x3                   	// #3
  428978:	str	w8, [sp, #1748]
  42897c:	ldur	w8, [x29, #-52]
  428980:	str	w8, [sp, #1744]
  428984:	str	wzr, [sp, #1740]
  428988:	ldr	w0, [sp, #1740]
  42898c:	bl	4064d0 <log_get_max_level_realm@plt>
  428990:	ldr	w8, [sp, #1748]
  428994:	and	w8, w8, #0x7
  428998:	cmp	w0, w8
  42899c:	b.lt	4289cc <safe_atollu@plt+0x2129c>  // b.tstop
  4289a0:	ldr	w8, [sp, #1740]
  4289a4:	ldr	w9, [sp, #1748]
  4289a8:	orr	w0, w9, w8, lsl #10
  4289ac:	ldr	w1, [sp, #1744]
  4289b0:	ldr	x2, [sp, #1224]
  4289b4:	mov	w3, #0x14bd                	// #5309
  4289b8:	ldr	x4, [sp, #1216]
  4289bc:	ldr	x5, [sp, #1208]
  4289c0:	bl	4064e0 <log_internal_realm@plt>
  4289c4:	str	w0, [sp, #352]
  4289c8:	b	4289e0 <safe_atollu@plt+0x212b0>
  4289cc:	ldr	w0, [sp, #1744]
  4289d0:	bl	4064f0 <abs@plt>
  4289d4:	mov	w8, wzr
  4289d8:	subs	w8, w8, w0, uxtb
  4289dc:	str	w8, [sp, #352]
  4289e0:	ldr	w8, [sp, #352]
  4289e4:	str	w8, [sp, #1736]
  4289e8:	ldr	w8, [sp, #1736]
  4289ec:	stur	w8, [x29, #-4]
  4289f0:	mov	w8, #0x1                   	// #1
  4289f4:	stur	w8, [x29, #-192]
  4289f8:	b	428d30 <safe_atollu@plt+0x21600>
  4289fc:	ldur	x0, [x29, #-32]
  428a00:	mov	w1, #0x79                  	// #121
  428a04:	add	x2, sp, #0x6f0
  428a08:	add	x3, sp, #0x6e8
  428a0c:	bl	407280 <sd_bus_message_read_array@plt>
  428a10:	stur	w0, [x29, #-52]
  428a14:	ldur	w8, [x29, #-52]
  428a18:	cmp	w8, #0x0
  428a1c:	cset	w8, ge  // ge = tcont
  428a20:	tbnz	w8, #0, 428aac <safe_atollu@plt+0x2137c>
  428a24:	mov	w8, #0x3                   	// #3
  428a28:	str	w8, [sp, #1732]
  428a2c:	ldur	w8, [x29, #-52]
  428a30:	str	w8, [sp, #1728]
  428a34:	str	wzr, [sp, #1724]
  428a38:	ldr	w0, [sp, #1724]
  428a3c:	bl	4064d0 <log_get_max_level_realm@plt>
  428a40:	ldr	w8, [sp, #1732]
  428a44:	and	w8, w8, #0x7
  428a48:	cmp	w0, w8
  428a4c:	b.lt	428a7c <safe_atollu@plt+0x2134c>  // b.tstop
  428a50:	ldr	w8, [sp, #1724]
  428a54:	ldr	w9, [sp, #1732]
  428a58:	orr	w0, w9, w8, lsl #10
  428a5c:	ldr	w1, [sp, #1728]
  428a60:	ldr	x2, [sp, #1224]
  428a64:	mov	w3, #0x14c1                	// #5313
  428a68:	ldr	x4, [sp, #1216]
  428a6c:	ldr	x5, [sp, #1208]
  428a70:	bl	4064e0 <log_internal_realm@plt>
  428a74:	str	w0, [sp, #348]
  428a78:	b	428a90 <safe_atollu@plt+0x21360>
  428a7c:	ldr	w0, [sp, #1728]
  428a80:	bl	4064f0 <abs@plt>
  428a84:	mov	w8, wzr
  428a88:	subs	w8, w8, w0, uxtb
  428a8c:	str	w8, [sp, #348]
  428a90:	ldr	w8, [sp, #348]
  428a94:	str	w8, [sp, #1720]
  428a98:	ldr	w8, [sp, #1720]
  428a9c:	stur	w8, [x29, #-4]
  428aa0:	mov	w8, #0x1                   	// #1
  428aa4:	stur	w8, [x29, #-192]
  428aa8:	b	428d30 <safe_atollu@plt+0x21600>
  428aac:	ldur	x0, [x29, #-32]
  428ab0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  428ab4:	add	x1, x1, #0xa0b
  428ab8:	add	x2, sp, #0x6fc
  428abc:	bl	406a40 <sd_bus_message_read@plt>
  428ac0:	stur	w0, [x29, #-52]
  428ac4:	ldur	w8, [x29, #-52]
  428ac8:	cmp	w8, #0x0
  428acc:	cset	w8, ge  // ge = tcont
  428ad0:	tbnz	w8, #0, 428b5c <safe_atollu@plt+0x2142c>
  428ad4:	mov	w8, #0x3                   	// #3
  428ad8:	str	w8, [sp, #1716]
  428adc:	ldur	w8, [x29, #-52]
  428ae0:	str	w8, [sp, #1712]
  428ae4:	str	wzr, [sp, #1708]
  428ae8:	ldr	w0, [sp, #1708]
  428aec:	bl	4064d0 <log_get_max_level_realm@plt>
  428af0:	ldr	w8, [sp, #1716]
  428af4:	and	w8, w8, #0x7
  428af8:	cmp	w0, w8
  428afc:	b.lt	428b2c <safe_atollu@plt+0x213fc>  // b.tstop
  428b00:	ldr	w8, [sp, #1708]
  428b04:	ldr	w9, [sp, #1716]
  428b08:	orr	w0, w9, w8, lsl #10
  428b0c:	ldr	w1, [sp, #1712]
  428b10:	ldr	x2, [sp, #1224]
  428b14:	mov	w3, #0x14c5                	// #5317
  428b18:	ldr	x4, [sp, #1216]
  428b1c:	ldr	x5, [sp, #1208]
  428b20:	bl	4064e0 <log_internal_realm@plt>
  428b24:	str	w0, [sp, #344]
  428b28:	b	428b40 <safe_atollu@plt+0x21410>
  428b2c:	ldr	w0, [sp, #1712]
  428b30:	bl	4064f0 <abs@plt>
  428b34:	mov	w8, wzr
  428b38:	subs	w8, w8, w0, uxtb
  428b3c:	str	w8, [sp, #344]
  428b40:	ldr	w8, [sp, #344]
  428b44:	str	w8, [sp, #1704]
  428b48:	ldr	w8, [sp, #1704]
  428b4c:	stur	w8, [x29, #-4]
  428b50:	mov	w8, #0x1                   	// #1
  428b54:	stur	w8, [x29, #-192]
  428b58:	b	428d30 <safe_atollu@plt+0x21600>
  428b5c:	ldur	x0, [x29, #-32]
  428b60:	bl	406a70 <sd_bus_message_exit_container@plt>
  428b64:	stur	w0, [x29, #-52]
  428b68:	ldur	w8, [x29, #-52]
  428b6c:	cmp	w8, #0x0
  428b70:	cset	w8, ge  // ge = tcont
  428b74:	tbnz	w8, #0, 428c00 <safe_atollu@plt+0x214d0>
  428b78:	mov	w8, #0x3                   	// #3
  428b7c:	str	w8, [sp, #1700]
  428b80:	ldur	w8, [x29, #-52]
  428b84:	str	w8, [sp, #1696]
  428b88:	str	wzr, [sp, #1692]
  428b8c:	ldr	w0, [sp, #1692]
  428b90:	bl	4064d0 <log_get_max_level_realm@plt>
  428b94:	ldr	w8, [sp, #1700]
  428b98:	and	w8, w8, #0x7
  428b9c:	cmp	w0, w8
  428ba0:	b.lt	428bd0 <safe_atollu@plt+0x214a0>  // b.tstop
  428ba4:	ldr	w8, [sp, #1692]
  428ba8:	ldr	w9, [sp, #1700]
  428bac:	orr	w0, w9, w8, lsl #10
  428bb0:	ldr	w1, [sp, #1696]
  428bb4:	ldr	x2, [sp, #1224]
  428bb8:	mov	w3, #0x14c9                	// #5321
  428bbc:	ldr	x4, [sp, #1216]
  428bc0:	ldr	x5, [sp, #1208]
  428bc4:	bl	4064e0 <log_internal_realm@plt>
  428bc8:	str	w0, [sp, #340]
  428bcc:	b	428be4 <safe_atollu@plt+0x214b4>
  428bd0:	ldr	w0, [sp, #1696]
  428bd4:	bl	4064f0 <abs@plt>
  428bd8:	mov	w8, wzr
  428bdc:	subs	w8, w8, w0, uxtb
  428be0:	str	w8, [sp, #340]
  428be4:	ldr	w8, [sp, #340]
  428be8:	str	w8, [sp, #1688]
  428bec:	ldr	w8, [sp, #1688]
  428bf0:	stur	w8, [x29, #-4]
  428bf4:	mov	w8, #0x1                   	// #1
  428bf8:	stur	w8, [x29, #-192]
  428bfc:	b	428d30 <safe_atollu@plt+0x21600>
  428c00:	mov	w8, #0x0                   	// #0
  428c04:	strb	w8, [sp, #1687]
  428c08:	ldr	w8, [sp, #1784]
  428c0c:	cmp	w8, #0x2
  428c10:	str	w8, [sp, #336]
  428c14:	b.eq	428c34 <safe_atollu@plt+0x21504>  // b.none
  428c18:	b	428c1c <safe_atollu@plt+0x214ec>
  428c1c:	ldr	w8, [sp, #336]
  428c20:	cmp	w8, #0xa
  428c24:	cset	w9, eq  // eq = none
  428c28:	eor	w9, w9, #0x1
  428c2c:	tbnz	w9, #0, 428c40 <safe_atollu@plt+0x21510>
  428c30:	b	428c34 <safe_atollu@plt+0x21504>
  428c34:	mov	w8, #0x1                   	// #1
  428c38:	strb	w8, [sp, #1687]
  428c3c:	b	428c40 <safe_atollu@plt+0x21510>
  428c40:	ldrb	w8, [sp, #1687]
  428c44:	and	w8, w8, #0x1
  428c48:	strb	w8, [sp, #1686]
  428c4c:	ldrb	w8, [sp, #1686]
  428c50:	tbnz	w8, #0, 428c60 <safe_atollu@plt+0x21530>
  428c54:	mov	w8, #0x25                  	// #37
  428c58:	stur	w8, [x29, #-192]
  428c5c:	b	428d30 <safe_atollu@plt+0x21600>
  428c60:	ldr	x8, [sp, #1768]
  428c64:	ldr	w0, [sp, #1784]
  428c68:	str	x8, [sp, #328]
  428c6c:	bl	42a810 <safe_atollu@plt+0x230e0>
  428c70:	ldr	x8, [sp, #328]
  428c74:	cmp	x8, x0
  428c78:	b.eq	428c88 <safe_atollu@plt+0x21558>  // b.none
  428c7c:	mov	w8, #0x25                  	// #37
  428c80:	stur	w8, [x29, #-192]
  428c84:	b	428d30 <safe_atollu@plt+0x21600>
  428c88:	ldr	w8, [sp, #1788]
  428c8c:	mov	w9, w8
  428c90:	ldr	w0, [sp, #1784]
  428c94:	str	x9, [sp, #320]
  428c98:	bl	42a810 <safe_atollu@plt+0x230e0>
  428c9c:	mov	x9, #0x8                   	// #8
  428ca0:	mul	x9, x0, x9
  428ca4:	ldr	x10, [sp, #320]
  428ca8:	cmp	x10, x9
  428cac:	b.ls	428cbc <safe_atollu@plt+0x2158c>  // b.plast
  428cb0:	mov	w8, #0x25                  	// #37
  428cb4:	stur	w8, [x29, #-192]
  428cb8:	b	428d30 <safe_atollu@plt+0x21600>
  428cbc:	ldr	w0, [sp, #1784]
  428cc0:	ldr	x1, [sp, #1776]
  428cc4:	ldr	w2, [sp, #1788]
  428cc8:	add	x3, sp, #0x700
  428ccc:	bl	4072c0 <in_addr_prefix_to_string@plt>
  428cd0:	cmp	w0, #0x0
  428cd4:	cset	w8, ge  // ge = tcont
  428cd8:	tbnz	w8, #0, 428ce8 <safe_atollu@plt+0x215b8>
  428cdc:	mov	w8, #0x25                  	// #37
  428ce0:	stur	w8, [x29, #-192]
  428ce4:	b	428d30 <safe_atollu@plt+0x21600>
  428ce8:	ldr	x2, [sp, #1792]
  428cec:	add	x0, sp, #0x718
  428cf0:	ldr	x1, [sp, #1200]
  428cf4:	mov	x8, xzr
  428cf8:	mov	x3, x8
  428cfc:	bl	4072d0 <strextend_with_separator@plt>
  428d00:	cbnz	x0, 428d2c <safe_atollu@plt+0x215fc>
  428d04:	mov	w8, wzr
  428d08:	mov	w0, w8
  428d0c:	ldr	x1, [sp, #1224]
  428d10:	mov	w2, #0x14d8                	// #5336
  428d14:	ldr	x3, [sp, #1216]
  428d18:	bl	4066b0 <log_oom_internal@plt>
  428d1c:	stur	w0, [x29, #-4]
  428d20:	mov	w8, #0x1                   	// #1
  428d24:	stur	w8, [x29, #-192]
  428d28:	b	428d30 <safe_atollu@plt+0x21600>
  428d2c:	stur	wzr, [x29, #-192]
  428d30:	add	x0, sp, #0x700
  428d34:	bl	407e0c <safe_atollu@plt+0x6dc>
  428d38:	ldur	w8, [x29, #-192]
  428d3c:	str	w8, [sp, #316]
  428d40:	cbz	w8, 428d68 <safe_atollu@plt+0x21638>
  428d44:	b	428d48 <safe_atollu@plt+0x21618>
  428d48:	ldr	w8, [sp, #316]
  428d4c:	cmp	w8, #0x24
  428d50:	b.eq	428d6c <safe_atollu@plt+0x2163c>  // b.none
  428d54:	b	428d58 <safe_atollu@plt+0x21628>
  428d58:	ldr	w8, [sp, #316]
  428d5c:	cmp	w8, #0x25
  428d60:	b.eq	428880 <safe_atollu@plt+0x21150>  // b.none
  428d64:	b	428e74 <safe_atollu@plt+0x21744>
  428d68:	b	428880 <safe_atollu@plt+0x21150>
  428d6c:	ldur	x0, [x29, #-32]
  428d70:	bl	406a70 <sd_bus_message_exit_container@plt>
  428d74:	stur	w0, [x29, #-52]
  428d78:	ldur	w8, [x29, #-52]
  428d7c:	cmp	w8, #0x0
  428d80:	cset	w8, ge  // ge = tcont
  428d84:	tbnz	w8, #0, 428e10 <safe_atollu@plt+0x216e0>
  428d88:	mov	w8, #0x3                   	// #3
  428d8c:	str	w8, [sp, #1680]
  428d90:	ldur	w8, [x29, #-52]
  428d94:	str	w8, [sp, #1676]
  428d98:	str	wzr, [sp, #1672]
  428d9c:	ldr	w0, [sp, #1672]
  428da0:	bl	4064d0 <log_get_max_level_realm@plt>
  428da4:	ldr	w8, [sp, #1680]
  428da8:	and	w8, w8, #0x7
  428dac:	cmp	w0, w8
  428db0:	b.lt	428de0 <safe_atollu@plt+0x216b0>  // b.tstop
  428db4:	ldr	w8, [sp, #1672]
  428db8:	ldr	w9, [sp, #1680]
  428dbc:	orr	w0, w9, w8, lsl #10
  428dc0:	ldr	w1, [sp, #1676]
  428dc4:	ldr	x2, [sp, #1224]
  428dc8:	mov	w3, #0x14dd                	// #5341
  428dcc:	ldr	x4, [sp, #1216]
  428dd0:	ldr	x5, [sp, #1208]
  428dd4:	bl	4064e0 <log_internal_realm@plt>
  428dd8:	str	w0, [sp, #312]
  428ddc:	b	428df4 <safe_atollu@plt+0x216c4>
  428de0:	ldr	w0, [sp, #1676]
  428de4:	bl	4064f0 <abs@plt>
  428de8:	mov	w8, wzr
  428dec:	subs	w8, w8, w0, uxtb
  428df0:	str	w8, [sp, #312]
  428df4:	ldr	w8, [sp, #312]
  428df8:	str	w8, [sp, #1668]
  428dfc:	ldr	w8, [sp, #1668]
  428e00:	stur	w8, [x29, #-4]
  428e04:	mov	w8, #0x1                   	// #1
  428e08:	stur	w8, [x29, #-192]
  428e0c:	b	428e74 <safe_atollu@plt+0x21744>
  428e10:	ldurb	w8, [x29, #-34]
  428e14:	tbnz	w8, #0, 428e24 <safe_atollu@plt+0x216f4>
  428e18:	ldr	x0, [sp, #1816]
  428e1c:	bl	40bb00 <safe_atollu@plt+0x43d0>
  428e20:	tbnz	w0, #0, 428e68 <safe_atollu@plt+0x21738>
  428e24:	ldur	x0, [x29, #-16]
  428e28:	ldur	x1, [x29, #-24]
  428e2c:	ldurb	w8, [x29, #-33]
  428e30:	ldr	x9, [sp, #1816]
  428e34:	str	x0, [sp, #304]
  428e38:	mov	x0, x9
  428e3c:	str	x1, [sp, #296]
  428e40:	str	w8, [sp, #292]
  428e44:	bl	41b7c4 <safe_atollu@plt+0x14094>
  428e48:	ldr	x9, [sp, #304]
  428e4c:	str	x0, [sp, #280]
  428e50:	mov	x0, x9
  428e54:	ldr	x1, [sp, #296]
  428e58:	ldr	w8, [sp, #292]
  428e5c:	and	w2, w8, #0x1
  428e60:	ldr	x3, [sp, #280]
  428e64:	bl	407240 <bus_print_property_value@plt>
  428e68:	mov	w8, #0x1                   	// #1
  428e6c:	stur	w8, [x29, #-4]
  428e70:	stur	w8, [x29, #-192]
  428e74:	add	x0, sp, #0x718
  428e78:	bl	407e0c <safe_atollu@plt+0x6dc>
  428e7c:	b	429c84 <safe_atollu@plt+0x22554>
  428e80:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  428e84:	add	x8, x8, #0x198
  428e88:	ldr	q0, [x8]
  428e8c:	add	x0, sp, #0x660
  428e90:	ldr	x9, [sp, #1232]
  428e94:	str	q0, [x9]
  428e98:	ldr	x8, [x8, #16]
  428e9c:	str	x8, [sp, #1648]
  428ea0:	ldur	x1, [x29, #-16]
  428ea4:	bl	406ab0 <strv_find@plt>
  428ea8:	cbz	x0, 429298 <safe_atollu@plt+0x21b68>
  428eac:	mov	x8, xzr
  428eb0:	str	x8, [sp, #1624]
  428eb4:	ldur	x0, [x29, #-32]
  428eb8:	mov	w1, #0x61                  	// #97
  428ebc:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  428ec0:	add	x2, x2, #0x66c
  428ec4:	bl	406a30 <sd_bus_message_enter_container@plt>
  428ec8:	stur	w0, [x29, #-52]
  428ecc:	ldur	w9, [x29, #-52]
  428ed0:	cmp	w9, #0x0
  428ed4:	cset	w9, ge  // ge = tcont
  428ed8:	tbnz	w9, #0, 428f64 <safe_atollu@plt+0x21834>
  428edc:	mov	w8, #0x3                   	// #3
  428ee0:	str	w8, [sp, #1588]
  428ee4:	ldur	w8, [x29, #-52]
  428ee8:	str	w8, [sp, #1584]
  428eec:	str	wzr, [sp, #1580]
  428ef0:	ldr	w0, [sp, #1580]
  428ef4:	bl	4064d0 <log_get_max_level_realm@plt>
  428ef8:	ldr	w8, [sp, #1588]
  428efc:	and	w8, w8, #0x7
  428f00:	cmp	w0, w8
  428f04:	b.lt	428f34 <safe_atollu@plt+0x21804>  // b.tstop
  428f08:	ldr	w8, [sp, #1580]
  428f0c:	ldr	w9, [sp, #1588]
  428f10:	orr	w0, w9, w8, lsl #10
  428f14:	ldr	w1, [sp, #1584]
  428f18:	ldr	x2, [sp, #1224]
  428f1c:	mov	w3, #0x14ec                	// #5356
  428f20:	ldr	x4, [sp, #1216]
  428f24:	ldr	x5, [sp, #1208]
  428f28:	bl	4064e0 <log_internal_realm@plt>
  428f2c:	str	w0, [sp, #276]
  428f30:	b	428f48 <safe_atollu@plt+0x21818>
  428f34:	ldr	w0, [sp, #1584]
  428f38:	bl	4064f0 <abs@plt>
  428f3c:	mov	w8, wzr
  428f40:	subs	w8, w8, w0, uxtb
  428f44:	str	w8, [sp, #276]
  428f48:	ldr	w8, [sp, #276]
  428f4c:	str	w8, [sp, #1576]
  428f50:	ldr	w8, [sp, #1576]
  428f54:	stur	w8, [x29, #-4]
  428f58:	mov	w8, #0x1                   	// #1
  428f5c:	stur	w8, [x29, #-192]
  428f60:	b	42928c <safe_atollu@plt+0x21b5c>
  428f64:	ldur	x0, [x29, #-32]
  428f68:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  428f6c:	add	x1, x1, #0x66c
  428f70:	add	x2, sp, #0x650
  428f74:	add	x3, sp, #0x648
  428f78:	add	x4, sp, #0x644
  428f7c:	add	x5, sp, #0x638
  428f80:	bl	406a40 <sd_bus_message_read@plt>
  428f84:	stur	w0, [x29, #-52]
  428f88:	cmp	w0, #0x0
  428f8c:	cset	w8, le
  428f90:	tbnz	w8, #0, 4290ec <safe_atollu@plt+0x219bc>
  428f94:	mov	x8, xzr
  428f98:	str	x8, [sp, #1568]
  428f9c:	ldr	x0, [sp, #1616]
  428fa0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  428fa4:	tbnz	w0, #0, 428fac <safe_atollu@plt+0x2187c>
  428fa8:	b	428fb8 <safe_atollu@plt+0x21888>
  428fac:	mov	w8, #0x27                  	// #39
  428fb0:	stur	w8, [x29, #-192]
  428fb4:	b	4290c0 <safe_atollu@plt+0x21990>
  428fb8:	ldr	w8, [sp, #1604]
  428fbc:	adrp	x9, 43c000 <safe_atollu@plt+0x348d0>
  428fc0:	add	x9, x9, #0x3f3
  428fc4:	cmp	w8, #0x0
  428fc8:	ldr	x10, [sp, #1184]
  428fcc:	csel	x2, x9, x10, ne  // ne = any
  428fd0:	ldr	x3, [sp, #1616]
  428fd4:	ldr	x0, [sp, #1608]
  428fd8:	str	x2, [sp, #264]
  428fdc:	str	x3, [sp, #256]
  428fe0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  428fe4:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  428fe8:	add	x9, x9, #0xb63
  428fec:	tst	w0, #0x1
  428ff0:	ldr	x10, [sp, #1184]
  428ff4:	csel	x4, x10, x9, ne  // ne = any
  428ff8:	ldr	x0, [sp, #1608]
  428ffc:	str	x4, [sp, #248]
  429000:	bl	41b7c4 <safe_atollu@plt+0x14094>
  429004:	ldr	x9, [sp, #1592]
  429008:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  42900c:	add	x10, x10, #0x67e
  429010:	cmp	x9, #0x4, lsl #12
  429014:	ldr	x9, [sp, #1184]
  429018:	csel	x6, x10, x9, eq  // eq = none
  42901c:	add	x10, sp, #0x620
  429020:	str	x0, [sp, #240]
  429024:	mov	x0, x10
  429028:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42902c:	add	x1, x1, #0x673
  429030:	ldr	x2, [sp, #264]
  429034:	ldr	x3, [sp, #256]
  429038:	ldr	x4, [sp, #248]
  42903c:	ldr	x5, [sp, #240]
  429040:	bl	406b60 <asprintf@plt>
  429044:	cmp	w0, #0x0
  429048:	cset	w8, ge  // ge = tcont
  42904c:	tbnz	w8, #0, 429078 <safe_atollu@plt+0x21948>
  429050:	mov	w8, wzr
  429054:	mov	w0, w8
  429058:	ldr	x1, [sp, #1224]
  42905c:	mov	w2, #0x14fa                	// #5370
  429060:	ldr	x3, [sp, #1216]
  429064:	bl	4066b0 <log_oom_internal@plt>
  429068:	stur	w0, [x29, #-4]
  42906c:	mov	w8, #0x1                   	// #1
  429070:	stur	w8, [x29, #-192]
  429074:	b	4290c0 <safe_atollu@plt+0x21990>
  429078:	ldr	x2, [sp, #1568]
  42907c:	add	x0, sp, #0x658
  429080:	ldr	x1, [sp, #1200]
  429084:	mov	x8, xzr
  429088:	mov	x3, x8
  42908c:	bl	4072d0 <strextend_with_separator@plt>
  429090:	cbnz	x0, 4290bc <safe_atollu@plt+0x2198c>
  429094:	mov	w8, wzr
  429098:	mov	w0, w8
  42909c:	ldr	x1, [sp, #1224]
  4290a0:	mov	w2, #0x14fd                	// #5373
  4290a4:	ldr	x3, [sp, #1216]
  4290a8:	bl	4066b0 <log_oom_internal@plt>
  4290ac:	stur	w0, [x29, #-4]
  4290b0:	mov	w8, #0x1                   	// #1
  4290b4:	stur	w8, [x29, #-192]
  4290b8:	b	4290c0 <safe_atollu@plt+0x21990>
  4290bc:	stur	wzr, [x29, #-192]
  4290c0:	add	x0, sp, #0x620
  4290c4:	bl	407e0c <safe_atollu@plt+0x6dc>
  4290c8:	ldur	w8, [x29, #-192]
  4290cc:	str	w8, [sp, #236]
  4290d0:	cbz	w8, 4290e8 <safe_atollu@plt+0x219b8>
  4290d4:	b	4290d8 <safe_atollu@plt+0x219a8>
  4290d8:	ldr	w8, [sp, #236]
  4290dc:	cmp	w8, #0x27
  4290e0:	b.eq	428f64 <safe_atollu@plt+0x21834>  // b.none
  4290e4:	b	42928c <safe_atollu@plt+0x21b5c>
  4290e8:	b	428f64 <safe_atollu@plt+0x21834>
  4290ec:	ldur	w8, [x29, #-52]
  4290f0:	cmp	w8, #0x0
  4290f4:	cset	w8, ge  // ge = tcont
  4290f8:	tbnz	w8, #0, 429184 <safe_atollu@plt+0x21a54>
  4290fc:	mov	w8, #0x3                   	// #3
  429100:	str	w8, [sp, #1564]
  429104:	ldur	w8, [x29, #-52]
  429108:	str	w8, [sp, #1560]
  42910c:	str	wzr, [sp, #1556]
  429110:	ldr	w0, [sp, #1556]
  429114:	bl	4064d0 <log_get_max_level_realm@plt>
  429118:	ldr	w8, [sp, #1564]
  42911c:	and	w8, w8, #0x7
  429120:	cmp	w0, w8
  429124:	b.lt	429154 <safe_atollu@plt+0x21a24>  // b.tstop
  429128:	ldr	w8, [sp, #1556]
  42912c:	ldr	w9, [sp, #1564]
  429130:	orr	w0, w9, w8, lsl #10
  429134:	ldr	w1, [sp, #1560]
  429138:	ldr	x2, [sp, #1224]
  42913c:	mov	w3, #0x1500                	// #5376
  429140:	ldr	x4, [sp, #1216]
  429144:	ldr	x5, [sp, #1208]
  429148:	bl	4064e0 <log_internal_realm@plt>
  42914c:	str	w0, [sp, #232]
  429150:	b	429168 <safe_atollu@plt+0x21a38>
  429154:	ldr	w0, [sp, #1560]
  429158:	bl	4064f0 <abs@plt>
  42915c:	mov	w8, wzr
  429160:	subs	w8, w8, w0, uxtb
  429164:	str	w8, [sp, #232]
  429168:	ldr	w8, [sp, #232]
  42916c:	str	w8, [sp, #1552]
  429170:	ldr	w8, [sp, #1552]
  429174:	stur	w8, [x29, #-4]
  429178:	mov	w8, #0x1                   	// #1
  42917c:	stur	w8, [x29, #-192]
  429180:	b	42928c <safe_atollu@plt+0x21b5c>
  429184:	ldur	x0, [x29, #-32]
  429188:	bl	406a70 <sd_bus_message_exit_container@plt>
  42918c:	stur	w0, [x29, #-52]
  429190:	ldur	w8, [x29, #-52]
  429194:	cmp	w8, #0x0
  429198:	cset	w8, ge  // ge = tcont
  42919c:	tbnz	w8, #0, 429228 <safe_atollu@plt+0x21af8>
  4291a0:	mov	w8, #0x3                   	// #3
  4291a4:	str	w8, [sp, #1548]
  4291a8:	ldur	w8, [x29, #-52]
  4291ac:	str	w8, [sp, #1544]
  4291b0:	str	wzr, [sp, #1540]
  4291b4:	ldr	w0, [sp, #1540]
  4291b8:	bl	4064d0 <log_get_max_level_realm@plt>
  4291bc:	ldr	w8, [sp, #1548]
  4291c0:	and	w8, w8, #0x7
  4291c4:	cmp	w0, w8
  4291c8:	b.lt	4291f8 <safe_atollu@plt+0x21ac8>  // b.tstop
  4291cc:	ldr	w8, [sp, #1540]
  4291d0:	ldr	w9, [sp, #1548]
  4291d4:	orr	w0, w9, w8, lsl #10
  4291d8:	ldr	w1, [sp, #1544]
  4291dc:	ldr	x2, [sp, #1224]
  4291e0:	mov	w3, #0x1504                	// #5380
  4291e4:	ldr	x4, [sp, #1216]
  4291e8:	ldr	x5, [sp, #1208]
  4291ec:	bl	4064e0 <log_internal_realm@plt>
  4291f0:	str	w0, [sp, #228]
  4291f4:	b	42920c <safe_atollu@plt+0x21adc>
  4291f8:	ldr	w0, [sp, #1544]
  4291fc:	bl	4064f0 <abs@plt>
  429200:	mov	w8, wzr
  429204:	subs	w8, w8, w0, uxtb
  429208:	str	w8, [sp, #228]
  42920c:	ldr	w8, [sp, #228]
  429210:	str	w8, [sp, #1536]
  429214:	ldr	w8, [sp, #1536]
  429218:	stur	w8, [x29, #-4]
  42921c:	mov	w8, #0x1                   	// #1
  429220:	stur	w8, [x29, #-192]
  429224:	b	42928c <safe_atollu@plt+0x21b5c>
  429228:	ldurb	w8, [x29, #-34]
  42922c:	tbnz	w8, #0, 42923c <safe_atollu@plt+0x21b0c>
  429230:	ldr	x0, [sp, #1624]
  429234:	bl	40bb00 <safe_atollu@plt+0x43d0>
  429238:	tbnz	w0, #0, 429280 <safe_atollu@plt+0x21b50>
  42923c:	ldur	x0, [x29, #-16]
  429240:	ldur	x1, [x29, #-24]
  429244:	ldurb	w8, [x29, #-33]
  429248:	ldr	x9, [sp, #1624]
  42924c:	str	x0, [sp, #216]
  429250:	mov	x0, x9
  429254:	str	x1, [sp, #208]
  429258:	str	w8, [sp, #204]
  42925c:	bl	41b7c4 <safe_atollu@plt+0x14094>
  429260:	ldr	x9, [sp, #216]
  429264:	str	x0, [sp, #192]
  429268:	mov	x0, x9
  42926c:	ldr	x1, [sp, #208]
  429270:	ldr	w8, [sp, #204]
  429274:	and	w2, w8, #0x1
  429278:	ldr	x3, [sp, #192]
  42927c:	bl	407240 <bus_print_property_value@plt>
  429280:	mov	w8, #0x1                   	// #1
  429284:	stur	w8, [x29, #-4]
  429288:	stur	w8, [x29, #-192]
  42928c:	add	x0, sp, #0x658
  429290:	bl	407e0c <safe_atollu@plt+0x6dc>
  429294:	b	429c84 <safe_atollu@plt+0x22554>
  429298:	ldur	x0, [x29, #-16]
  42929c:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4292a0:	add	x1, x1, #0x685
  4292a4:	bl	4066f0 <strcmp@plt>
  4292a8:	cbnz	w0, 429650 <safe_atollu@plt+0x21f20>
  4292ac:	mov	x8, xzr
  4292b0:	str	x8, [sp, #1528]
  4292b4:	ldur	x0, [x29, #-32]
  4292b8:	mov	w1, #0x61                  	// #97
  4292bc:	ldr	x2, [sp, #1192]
  4292c0:	bl	406a30 <sd_bus_message_enter_container@plt>
  4292c4:	stur	w0, [x29, #-52]
  4292c8:	ldur	w9, [x29, #-52]
  4292cc:	cmp	w9, #0x0
  4292d0:	cset	w9, ge  // ge = tcont
  4292d4:	tbnz	w9, #0, 429360 <safe_atollu@plt+0x21c30>
  4292d8:	mov	w8, #0x3                   	// #3
  4292dc:	str	w8, [sp, #1508]
  4292e0:	ldur	w8, [x29, #-52]
  4292e4:	str	w8, [sp, #1504]
  4292e8:	str	wzr, [sp, #1500]
  4292ec:	ldr	w0, [sp, #1500]
  4292f0:	bl	4064d0 <log_get_max_level_realm@plt>
  4292f4:	ldr	w8, [sp, #1508]
  4292f8:	and	w8, w8, #0x7
  4292fc:	cmp	w0, w8
  429300:	b.lt	429330 <safe_atollu@plt+0x21c00>  // b.tstop
  429304:	ldr	w8, [sp, #1500]
  429308:	ldr	w9, [sp, #1508]
  42930c:	orr	w0, w9, w8, lsl #10
  429310:	ldr	w1, [sp, #1504]
  429314:	ldr	x2, [sp, #1224]
  429318:	mov	w3, #0x1511                	// #5393
  42931c:	ldr	x4, [sp, #1216]
  429320:	ldr	x5, [sp, #1208]
  429324:	bl	4064e0 <log_internal_realm@plt>
  429328:	str	w0, [sp, #188]
  42932c:	b	429344 <safe_atollu@plt+0x21c14>
  429330:	ldr	w0, [sp, #1504]
  429334:	bl	4064f0 <abs@plt>
  429338:	mov	w8, wzr
  42933c:	subs	w8, w8, w0, uxtb
  429340:	str	w8, [sp, #188]
  429344:	ldr	w8, [sp, #188]
  429348:	str	w8, [sp, #1496]
  42934c:	ldr	w8, [sp, #1496]
  429350:	stur	w8, [x29, #-4]
  429354:	mov	w8, #0x1                   	// #1
  429358:	stur	w8, [x29, #-192]
  42935c:	b	429644 <safe_atollu@plt+0x21f14>
  429360:	ldur	x0, [x29, #-32]
  429364:	ldr	x1, [sp, #1192]
  429368:	add	x2, sp, #0x5f0
  42936c:	add	x3, sp, #0x5e8
  429370:	bl	406a40 <sd_bus_message_read@plt>
  429374:	stur	w0, [x29, #-52]
  429378:	cmp	w0, #0x0
  42937c:	cset	w8, le
  429380:	tbnz	w8, #0, 4294a4 <safe_atollu@plt+0x21d74>
  429384:	mov	x8, xzr
  429388:	str	x8, [sp, #1488]
  42938c:	ldr	x0, [sp, #1520]
  429390:	bl	40bb00 <safe_atollu@plt+0x43d0>
  429394:	tbnz	w0, #0, 42939c <safe_atollu@plt+0x21c6c>
  429398:	b	4293a8 <safe_atollu@plt+0x21c78>
  42939c:	mov	w8, #0x29                  	// #41
  4293a0:	stur	w8, [x29, #-192]
  4293a4:	b	429478 <safe_atollu@plt+0x21d48>
  4293a8:	ldr	x2, [sp, #1520]
  4293ac:	ldr	x0, [sp, #1512]
  4293b0:	str	x2, [sp, #176]
  4293b4:	bl	40bb00 <safe_atollu@plt+0x43d0>
  4293b8:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  4293bc:	add	x8, x8, #0xb63
  4293c0:	tst	w0, #0x1
  4293c4:	ldr	x9, [sp, #1184]
  4293c8:	csel	x3, x9, x8, ne  // ne = any
  4293cc:	ldr	x0, [sp, #1512]
  4293d0:	str	x3, [sp, #168]
  4293d4:	bl	41b7c4 <safe_atollu@plt+0x14094>
  4293d8:	add	x8, sp, #0x5d0
  4293dc:	str	x0, [sp, #160]
  4293e0:	mov	x0, x8
  4293e4:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  4293e8:	add	x1, x1, #0x699
  4293ec:	ldr	x2, [sp, #176]
  4293f0:	ldr	x3, [sp, #168]
  4293f4:	ldr	x4, [sp, #160]
  4293f8:	bl	406b60 <asprintf@plt>
  4293fc:	cmp	w0, #0x0
  429400:	cset	w10, ge  // ge = tcont
  429404:	tbnz	w10, #0, 429430 <safe_atollu@plt+0x21d00>
  429408:	mov	w8, wzr
  42940c:	mov	w0, w8
  429410:	ldr	x1, [sp, #1224]
  429414:	mov	w2, #0x151a                	// #5402
  429418:	ldr	x3, [sp, #1216]
  42941c:	bl	4066b0 <log_oom_internal@plt>
  429420:	stur	w0, [x29, #-4]
  429424:	mov	w8, #0x1                   	// #1
  429428:	stur	w8, [x29, #-192]
  42942c:	b	429478 <safe_atollu@plt+0x21d48>
  429430:	ldr	x2, [sp, #1488]
  429434:	add	x0, sp, #0x5f8
  429438:	ldr	x1, [sp, #1200]
  42943c:	mov	x8, xzr
  429440:	mov	x3, x8
  429444:	bl	4072d0 <strextend_with_separator@plt>
  429448:	cbnz	x0, 429474 <safe_atollu@plt+0x21d44>
  42944c:	mov	w8, wzr
  429450:	mov	w0, w8
  429454:	ldr	x1, [sp, #1224]
  429458:	mov	w2, #0x151d                	// #5405
  42945c:	ldr	x3, [sp, #1216]
  429460:	bl	4066b0 <log_oom_internal@plt>
  429464:	stur	w0, [x29, #-4]
  429468:	mov	w8, #0x1                   	// #1
  42946c:	stur	w8, [x29, #-192]
  429470:	b	429478 <safe_atollu@plt+0x21d48>
  429474:	stur	wzr, [x29, #-192]
  429478:	add	x0, sp, #0x5d0
  42947c:	bl	407e0c <safe_atollu@plt+0x6dc>
  429480:	ldur	w8, [x29, #-192]
  429484:	str	w8, [sp, #156]
  429488:	cbz	w8, 4294a0 <safe_atollu@plt+0x21d70>
  42948c:	b	429490 <safe_atollu@plt+0x21d60>
  429490:	ldr	w8, [sp, #156]
  429494:	cmp	w8, #0x29
  429498:	b.eq	429360 <safe_atollu@plt+0x21c30>  // b.none
  42949c:	b	429644 <safe_atollu@plt+0x21f14>
  4294a0:	b	429360 <safe_atollu@plt+0x21c30>
  4294a4:	ldur	w8, [x29, #-52]
  4294a8:	cmp	w8, #0x0
  4294ac:	cset	w8, ge  // ge = tcont
  4294b0:	tbnz	w8, #0, 42953c <safe_atollu@plt+0x21e0c>
  4294b4:	mov	w8, #0x3                   	// #3
  4294b8:	str	w8, [sp, #1484]
  4294bc:	ldur	w8, [x29, #-52]
  4294c0:	str	w8, [sp, #1480]
  4294c4:	str	wzr, [sp, #1476]
  4294c8:	ldr	w0, [sp, #1476]
  4294cc:	bl	4064d0 <log_get_max_level_realm@plt>
  4294d0:	ldr	w8, [sp, #1484]
  4294d4:	and	w8, w8, #0x7
  4294d8:	cmp	w0, w8
  4294dc:	b.lt	42950c <safe_atollu@plt+0x21ddc>  // b.tstop
  4294e0:	ldr	w8, [sp, #1476]
  4294e4:	ldr	w9, [sp, #1484]
  4294e8:	orr	w0, w9, w8, lsl #10
  4294ec:	ldr	w1, [sp, #1480]
  4294f0:	ldr	x2, [sp, #1224]
  4294f4:	mov	w3, #0x1520                	// #5408
  4294f8:	ldr	x4, [sp, #1216]
  4294fc:	ldr	x5, [sp, #1208]
  429500:	bl	4064e0 <log_internal_realm@plt>
  429504:	str	w0, [sp, #152]
  429508:	b	429520 <safe_atollu@plt+0x21df0>
  42950c:	ldr	w0, [sp, #1480]
  429510:	bl	4064f0 <abs@plt>
  429514:	mov	w8, wzr
  429518:	subs	w8, w8, w0, uxtb
  42951c:	str	w8, [sp, #152]
  429520:	ldr	w8, [sp, #152]
  429524:	str	w8, [sp, #1472]
  429528:	ldr	w8, [sp, #1472]
  42952c:	stur	w8, [x29, #-4]
  429530:	mov	w8, #0x1                   	// #1
  429534:	stur	w8, [x29, #-192]
  429538:	b	429644 <safe_atollu@plt+0x21f14>
  42953c:	ldur	x0, [x29, #-32]
  429540:	bl	406a70 <sd_bus_message_exit_container@plt>
  429544:	stur	w0, [x29, #-52]
  429548:	ldur	w8, [x29, #-52]
  42954c:	cmp	w8, #0x0
  429550:	cset	w8, ge  // ge = tcont
  429554:	tbnz	w8, #0, 4295e0 <safe_atollu@plt+0x21eb0>
  429558:	mov	w8, #0x3                   	// #3
  42955c:	str	w8, [sp, #1468]
  429560:	ldur	w8, [x29, #-52]
  429564:	str	w8, [sp, #1464]
  429568:	str	wzr, [sp, #1460]
  42956c:	ldr	w0, [sp, #1460]
  429570:	bl	4064d0 <log_get_max_level_realm@plt>
  429574:	ldr	w8, [sp, #1468]
  429578:	and	w8, w8, #0x7
  42957c:	cmp	w0, w8
  429580:	b.lt	4295b0 <safe_atollu@plt+0x21e80>  // b.tstop
  429584:	ldr	w8, [sp, #1460]
  429588:	ldr	w9, [sp, #1468]
  42958c:	orr	w0, w9, w8, lsl #10
  429590:	ldr	w1, [sp, #1464]
  429594:	ldr	x2, [sp, #1224]
  429598:	mov	w3, #0x1524                	// #5412
  42959c:	ldr	x4, [sp, #1216]
  4295a0:	ldr	x5, [sp, #1208]
  4295a4:	bl	4064e0 <log_internal_realm@plt>
  4295a8:	str	w0, [sp, #148]
  4295ac:	b	4295c4 <safe_atollu@plt+0x21e94>
  4295b0:	ldr	w0, [sp, #1464]
  4295b4:	bl	4064f0 <abs@plt>
  4295b8:	mov	w8, wzr
  4295bc:	subs	w8, w8, w0, uxtb
  4295c0:	str	w8, [sp, #148]
  4295c4:	ldr	w8, [sp, #148]
  4295c8:	str	w8, [sp, #1456]
  4295cc:	ldr	w8, [sp, #1456]
  4295d0:	stur	w8, [x29, #-4]
  4295d4:	mov	w8, #0x1                   	// #1
  4295d8:	stur	w8, [x29, #-192]
  4295dc:	b	429644 <safe_atollu@plt+0x21f14>
  4295e0:	ldurb	w8, [x29, #-34]
  4295e4:	tbnz	w8, #0, 4295f4 <safe_atollu@plt+0x21ec4>
  4295e8:	ldr	x0, [sp, #1528]
  4295ec:	bl	40bb00 <safe_atollu@plt+0x43d0>
  4295f0:	tbnz	w0, #0, 429638 <safe_atollu@plt+0x21f08>
  4295f4:	ldur	x0, [x29, #-16]
  4295f8:	ldur	x1, [x29, #-24]
  4295fc:	ldurb	w8, [x29, #-33]
  429600:	ldr	x9, [sp, #1528]
  429604:	str	x0, [sp, #136]
  429608:	mov	x0, x9
  42960c:	str	x1, [sp, #128]
  429610:	str	w8, [sp, #124]
  429614:	bl	41b7c4 <safe_atollu@plt+0x14094>
  429618:	ldr	x9, [sp, #136]
  42961c:	str	x0, [sp, #112]
  429620:	mov	x0, x9
  429624:	ldr	x1, [sp, #128]
  429628:	ldr	w8, [sp, #124]
  42962c:	and	w2, w8, #0x1
  429630:	ldr	x3, [sp, #112]
  429634:	bl	407240 <bus_print_property_value@plt>
  429638:	mov	w8, #0x1                   	// #1
  42963c:	stur	w8, [x29, #-4]
  429640:	stur	w8, [x29, #-192]
  429644:	add	x0, sp, #0x5f8
  429648:	bl	407e0c <safe_atollu@plt+0x6dc>
  42964c:	b	429c84 <safe_atollu@plt+0x22554>
  429650:	ldur	x0, [x29, #-16]
  429654:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  429658:	add	x1, x1, #0x6a0
  42965c:	bl	4066f0 <strcmp@plt>
  429660:	cbnz	w0, 429a5c <safe_atollu@plt+0x2232c>
  429664:	mov	x8, xzr
  429668:	str	x8, [sp, #1448]
  42966c:	ldur	x0, [x29, #-32]
  429670:	mov	w1, #0x61                  	// #97
  429674:	adrp	x2, 43c000 <safe_atollu@plt+0x348d0>
  429678:	add	x2, x2, #0x6af
  42967c:	bl	406a30 <sd_bus_message_enter_container@plt>
  429680:	stur	w0, [x29, #-52]
  429684:	ldur	w9, [x29, #-52]
  429688:	cmp	w9, #0x0
  42968c:	cset	w9, ge  // ge = tcont
  429690:	tbnz	w9, #0, 42971c <safe_atollu@plt+0x21fec>
  429694:	mov	w8, #0x3                   	// #3
  429698:	str	w8, [sp, #1428]
  42969c:	ldur	w8, [x29, #-52]
  4296a0:	str	w8, [sp, #1424]
  4296a4:	str	wzr, [sp, #1420]
  4296a8:	ldr	w0, [sp, #1420]
  4296ac:	bl	4064d0 <log_get_max_level_realm@plt>
  4296b0:	ldr	w8, [sp, #1428]
  4296b4:	and	w8, w8, #0x7
  4296b8:	cmp	w0, w8
  4296bc:	b.lt	4296ec <safe_atollu@plt+0x21fbc>  // b.tstop
  4296c0:	ldr	w8, [sp, #1420]
  4296c4:	ldr	w9, [sp, #1428]
  4296c8:	orr	w0, w9, w8, lsl #10
  4296cc:	ldr	w1, [sp, #1424]
  4296d0:	ldr	x2, [sp, #1224]
  4296d4:	mov	w3, #0x1532                	// #5426
  4296d8:	ldr	x4, [sp, #1216]
  4296dc:	ldr	x5, [sp, #1208]
  4296e0:	bl	4064e0 <log_internal_realm@plt>
  4296e4:	str	w0, [sp, #108]
  4296e8:	b	429700 <safe_atollu@plt+0x21fd0>
  4296ec:	ldr	w0, [sp, #1424]
  4296f0:	bl	4064f0 <abs@plt>
  4296f4:	mov	w8, wzr
  4296f8:	subs	w8, w8, w0, uxtb
  4296fc:	str	w8, [sp, #108]
  429700:	ldr	w8, [sp, #108]
  429704:	str	w8, [sp, #1416]
  429708:	ldr	w8, [sp, #1416]
  42970c:	stur	w8, [x29, #-4]
  429710:	mov	w8, #0x1                   	// #1
  429714:	stur	w8, [x29, #-192]
  429718:	b	429a50 <safe_atollu@plt+0x22320>
  42971c:	ldur	x0, [x29, #-32]
  429720:	mov	w1, #0x79                  	// #121
  429724:	add	x2, sp, #0x5a0
  429728:	add	x3, sp, #0x598
  42972c:	bl	407280 <sd_bus_message_read_array@plt>
  429730:	stur	w0, [x29, #-52]
  429734:	cmp	w0, #0x0
  429738:	cset	w8, le
  42973c:	tbnz	w8, #0, 4298b0 <safe_atollu@plt+0x22180>
  429740:	mov	x8, xzr
  429744:	str	x8, [sp, #1408]
  429748:	ldr	x0, [sp, #1440]
  42974c:	ldr	x2, [sp, #1432]
  429750:	mov	w9, wzr
  429754:	mov	w1, w9
  429758:	bl	4072e0 <memchr@plt>
  42975c:	cbz	x0, 42976c <safe_atollu@plt+0x2203c>
  429760:	mov	w8, #0x2b                  	// #43
  429764:	stur	w8, [x29, #-192]
  429768:	b	429884 <safe_atollu@plt+0x22154>
  42976c:	ldr	x0, [sp, #1440]
  429770:	ldr	x2, [sp, #1432]
  429774:	mov	w1, #0x3d                  	// #61
  429778:	bl	4072e0 <memchr@plt>
  42977c:	str	x0, [sp, #1400]
  429780:	ldr	x8, [sp, #1400]
  429784:	cbnz	x8, 429794 <safe_atollu@plt+0x22064>
  429788:	mov	w8, #0x2b                  	// #43
  42978c:	stur	w8, [x29, #-192]
  429790:	b	429884 <safe_atollu@plt+0x22154>
  429794:	ldr	x0, [sp, #1440]
  429798:	ldr	x8, [sp, #1400]
  42979c:	ldr	x9, [sp, #1440]
  4297a0:	subs	x1, x8, x9
  4297a4:	mov	w10, wzr
  4297a8:	and	w2, w10, #0x1
  4297ac:	bl	4072f0 <journal_field_valid@plt>
  4297b0:	tbnz	w0, #0, 4297c0 <safe_atollu@plt+0x22090>
  4297b4:	mov	w8, #0x2b                  	// #43
  4297b8:	stur	w8, [x29, #-192]
  4297bc:	b	429884 <safe_atollu@plt+0x22154>
  4297c0:	ldr	x8, [sp, #1432]
  4297c4:	add	x0, x8, #0x1
  4297c8:	bl	406fe0 <malloc@plt>
  4297cc:	str	x0, [sp, #1408]
  4297d0:	ldr	x8, [sp, #1408]
  4297d4:	cbnz	x8, 429800 <safe_atollu@plt+0x220d0>
  4297d8:	mov	w8, wzr
  4297dc:	mov	w0, w8
  4297e0:	ldr	x1, [sp, #1224]
  4297e4:	mov	w2, #0x1544                	// #5444
  4297e8:	ldr	x3, [sp, #1216]
  4297ec:	bl	4066b0 <log_oom_internal@plt>
  4297f0:	stur	w0, [x29, #-4]
  4297f4:	mov	w8, #0x1                   	// #1
  4297f8:	stur	w8, [x29, #-192]
  4297fc:	b	429884 <safe_atollu@plt+0x22154>
  429800:	ldr	x0, [sp, #1408]
  429804:	ldr	x1, [sp, #1440]
  429808:	ldr	x2, [sp, #1432]
  42980c:	bl	406a90 <memcpy@plt>
  429810:	ldr	x8, [sp, #1408]
  429814:	ldr	x9, [sp, #1432]
  429818:	add	x8, x8, x9
  42981c:	mov	w10, #0x0                   	// #0
  429820:	strb	w10, [x8]
  429824:	ldr	x0, [sp, #1408]
  429828:	bl	407300 <utf8_is_valid@plt>
  42982c:	cbnz	x0, 42983c <safe_atollu@plt+0x2210c>
  429830:	mov	w8, #0x2b                  	// #43
  429834:	stur	w8, [x29, #-192]
  429838:	b	429884 <safe_atollu@plt+0x22154>
  42983c:	ldr	x2, [sp, #1408]
  429840:	add	x0, sp, #0x5a8
  429844:	ldr	x1, [sp, #1200]
  429848:	mov	x8, xzr
  42984c:	mov	x3, x8
  429850:	bl	4072d0 <strextend_with_separator@plt>
  429854:	cbnz	x0, 429880 <safe_atollu@plt+0x22150>
  429858:	mov	w8, wzr
  42985c:	mov	w0, w8
  429860:	ldr	x1, [sp, #1224]
  429864:	mov	w2, #0x154d                	// #5453
  429868:	ldr	x3, [sp, #1216]
  42986c:	bl	4066b0 <log_oom_internal@plt>
  429870:	stur	w0, [x29, #-4]
  429874:	mov	w8, #0x1                   	// #1
  429878:	stur	w8, [x29, #-192]
  42987c:	b	429884 <safe_atollu@plt+0x22154>
  429880:	stur	wzr, [x29, #-192]
  429884:	add	x0, sp, #0x580
  429888:	bl	407e0c <safe_atollu@plt+0x6dc>
  42988c:	ldur	w8, [x29, #-192]
  429890:	str	w8, [sp, #104]
  429894:	cbz	w8, 4298ac <safe_atollu@plt+0x2217c>
  429898:	b	42989c <safe_atollu@plt+0x2216c>
  42989c:	ldr	w8, [sp, #104]
  4298a0:	cmp	w8, #0x2b
  4298a4:	b.eq	42971c <safe_atollu@plt+0x21fec>  // b.none
  4298a8:	b	429a50 <safe_atollu@plt+0x22320>
  4298ac:	b	42971c <safe_atollu@plt+0x21fec>
  4298b0:	ldur	w8, [x29, #-52]
  4298b4:	cmp	w8, #0x0
  4298b8:	cset	w8, ge  // ge = tcont
  4298bc:	tbnz	w8, #0, 429948 <safe_atollu@plt+0x22218>
  4298c0:	mov	w8, #0x3                   	// #3
  4298c4:	str	w8, [sp, #1396]
  4298c8:	ldur	w8, [x29, #-52]
  4298cc:	str	w8, [sp, #1392]
  4298d0:	str	wzr, [sp, #1388]
  4298d4:	ldr	w0, [sp, #1388]
  4298d8:	bl	4064d0 <log_get_max_level_realm@plt>
  4298dc:	ldr	w8, [sp, #1396]
  4298e0:	and	w8, w8, #0x7
  4298e4:	cmp	w0, w8
  4298e8:	b.lt	429918 <safe_atollu@plt+0x221e8>  // b.tstop
  4298ec:	ldr	w8, [sp, #1388]
  4298f0:	ldr	w9, [sp, #1396]
  4298f4:	orr	w0, w9, w8, lsl #10
  4298f8:	ldr	w1, [sp, #1392]
  4298fc:	ldr	x2, [sp, #1224]
  429900:	mov	w3, #0x1550                	// #5456
  429904:	ldr	x4, [sp, #1216]
  429908:	ldr	x5, [sp, #1208]
  42990c:	bl	4064e0 <log_internal_realm@plt>
  429910:	str	w0, [sp, #100]
  429914:	b	42992c <safe_atollu@plt+0x221fc>
  429918:	ldr	w0, [sp, #1392]
  42991c:	bl	4064f0 <abs@plt>
  429920:	mov	w8, wzr
  429924:	subs	w8, w8, w0, uxtb
  429928:	str	w8, [sp, #100]
  42992c:	ldr	w8, [sp, #100]
  429930:	str	w8, [sp, #1384]
  429934:	ldr	w8, [sp, #1384]
  429938:	stur	w8, [x29, #-4]
  42993c:	mov	w8, #0x1                   	// #1
  429940:	stur	w8, [x29, #-192]
  429944:	b	429a50 <safe_atollu@plt+0x22320>
  429948:	ldur	x0, [x29, #-32]
  42994c:	bl	406a70 <sd_bus_message_exit_container@plt>
  429950:	stur	w0, [x29, #-52]
  429954:	ldur	w8, [x29, #-52]
  429958:	cmp	w8, #0x0
  42995c:	cset	w8, ge  // ge = tcont
  429960:	tbnz	w8, #0, 4299ec <safe_atollu@plt+0x222bc>
  429964:	mov	w8, #0x3                   	// #3
  429968:	str	w8, [sp, #1380]
  42996c:	ldur	w8, [x29, #-52]
  429970:	str	w8, [sp, #1376]
  429974:	str	wzr, [sp, #1372]
  429978:	ldr	w0, [sp, #1372]
  42997c:	bl	4064d0 <log_get_max_level_realm@plt>
  429980:	ldr	w8, [sp, #1380]
  429984:	and	w8, w8, #0x7
  429988:	cmp	w0, w8
  42998c:	b.lt	4299bc <safe_atollu@plt+0x2228c>  // b.tstop
  429990:	ldr	w8, [sp, #1372]
  429994:	ldr	w9, [sp, #1380]
  429998:	orr	w0, w9, w8, lsl #10
  42999c:	ldr	w1, [sp, #1376]
  4299a0:	ldr	x2, [sp, #1224]
  4299a4:	mov	w3, #0x1554                	// #5460
  4299a8:	ldr	x4, [sp, #1216]
  4299ac:	ldr	x5, [sp, #1208]
  4299b0:	bl	4064e0 <log_internal_realm@plt>
  4299b4:	str	w0, [sp, #96]
  4299b8:	b	4299d0 <safe_atollu@plt+0x222a0>
  4299bc:	ldr	w0, [sp, #1376]
  4299c0:	bl	4064f0 <abs@plt>
  4299c4:	mov	w8, wzr
  4299c8:	subs	w8, w8, w0, uxtb
  4299cc:	str	w8, [sp, #96]
  4299d0:	ldr	w8, [sp, #96]
  4299d4:	str	w8, [sp, #1368]
  4299d8:	ldr	w8, [sp, #1368]
  4299dc:	stur	w8, [x29, #-4]
  4299e0:	mov	w8, #0x1                   	// #1
  4299e4:	stur	w8, [x29, #-192]
  4299e8:	b	429a50 <safe_atollu@plt+0x22320>
  4299ec:	ldurb	w8, [x29, #-34]
  4299f0:	tbnz	w8, #0, 429a00 <safe_atollu@plt+0x222d0>
  4299f4:	ldr	x0, [sp, #1448]
  4299f8:	bl	40bb00 <safe_atollu@plt+0x43d0>
  4299fc:	tbnz	w0, #0, 429a44 <safe_atollu@plt+0x22314>
  429a00:	ldur	x0, [x29, #-16]
  429a04:	ldur	x1, [x29, #-24]
  429a08:	ldurb	w8, [x29, #-33]
  429a0c:	ldr	x9, [sp, #1448]
  429a10:	str	x0, [sp, #88]
  429a14:	mov	x0, x9
  429a18:	str	x1, [sp, #80]
  429a1c:	str	w8, [sp, #76]
  429a20:	bl	41b7c4 <safe_atollu@plt+0x14094>
  429a24:	ldr	x9, [sp, #88]
  429a28:	str	x0, [sp, #64]
  429a2c:	mov	x0, x9
  429a30:	ldr	x1, [sp, #80]
  429a34:	ldr	w8, [sp, #76]
  429a38:	and	w2, w8, #0x1
  429a3c:	ldr	x3, [sp, #64]
  429a40:	bl	407240 <bus_print_property_value@plt>
  429a44:	mov	w8, #0x1                   	// #1
  429a48:	stur	w8, [x29, #-4]
  429a4c:	stur	w8, [x29, #-192]
  429a50:	add	x0, sp, #0x5a8
  429a54:	bl	407e0c <safe_atollu@plt+0x6dc>
  429a58:	b	429c84 <safe_atollu@plt+0x22554>
  429a5c:	ldur	x8, [x29, #-48]
  429a60:	ldrb	w9, [x8]
  429a64:	cmp	w9, #0x79
  429a68:	b.ne	429c80 <safe_atollu@plt+0x22550>  // b.any
  429a6c:	add	x8, sp, #0x520
  429a70:	mov	x0, x8
  429a74:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  429a78:	add	x1, x1, #0x1b0
  429a7c:	mov	x2, #0x38                  	// #56
  429a80:	str	x8, [sp, #56]
  429a84:	bl	406a90 <memcpy@plt>
  429a88:	ldur	x1, [x29, #-16]
  429a8c:	ldr	x0, [sp, #56]
  429a90:	bl	406ab0 <strv_find@plt>
  429a94:	cbz	x0, 429c80 <safe_atollu@plt+0x22550>
  429a98:	mov	x8, xzr
  429a9c:	str	x8, [sp, #1304]
  429aa0:	str	xzr, [sp, #1288]
  429aa4:	str	xzr, [sp, #1296]
  429aa8:	ldur	x0, [x29, #-32]
  429aac:	mov	w1, #0x79                  	// #121
  429ab0:	add	x2, sp, #0x500
  429ab4:	add	x3, sp, #0x4f8
  429ab8:	bl	407280 <sd_bus_message_read_array@plt>
  429abc:	stur	w0, [x29, #-52]
  429ac0:	ldur	w9, [x29, #-52]
  429ac4:	cmp	w9, #0x0
  429ac8:	cset	w9, ge  // ge = tcont
  429acc:	tbnz	w9, #0, 429b58 <safe_atollu@plt+0x22428>
  429ad0:	mov	w8, #0x3                   	// #3
  429ad4:	str	w8, [sp, #1268]
  429ad8:	ldur	w8, [x29, #-52]
  429adc:	str	w8, [sp, #1264]
  429ae0:	str	wzr, [sp, #1260]
  429ae4:	ldr	w0, [sp, #1260]
  429ae8:	bl	4064d0 <log_get_max_level_realm@plt>
  429aec:	ldr	w8, [sp, #1268]
  429af0:	and	w8, w8, #0x7
  429af4:	cmp	w0, w8
  429af8:	b.lt	429b28 <safe_atollu@plt+0x223f8>  // b.tstop
  429afc:	ldr	w8, [sp, #1260]
  429b00:	ldr	w9, [sp, #1268]
  429b04:	orr	w0, w9, w8, lsl #10
  429b08:	ldr	w1, [sp, #1264]
  429b0c:	ldr	x2, [sp, #1224]
  429b10:	mov	w3, #0x1562                	// #5474
  429b14:	ldr	x4, [sp, #1216]
  429b18:	ldr	x5, [sp, #1208]
  429b1c:	bl	4064e0 <log_internal_realm@plt>
  429b20:	str	w0, [sp, #52]
  429b24:	b	429b3c <safe_atollu@plt+0x2240c>
  429b28:	ldr	w0, [sp, #1264]
  429b2c:	bl	4064f0 <abs@plt>
  429b30:	mov	w8, wzr
  429b34:	subs	w8, w8, w0, uxtb
  429b38:	str	w8, [sp, #52]
  429b3c:	ldr	w8, [sp, #52]
  429b40:	str	w8, [sp, #1256]
  429b44:	ldr	w8, [sp, #1256]
  429b48:	stur	w8, [x29, #-4]
  429b4c:	mov	w8, #0x1                   	// #1
  429b50:	stur	w8, [x29, #-192]
  429b54:	b	429c6c <safe_atollu@plt+0x2253c>
  429b58:	ldr	x0, [sp, #1280]
  429b5c:	ldr	x1, [sp, #1272]
  429b60:	add	x2, sp, #0x508
  429b64:	bl	407310 <cpu_set_from_dbus@plt>
  429b68:	stur	w0, [x29, #-52]
  429b6c:	ldur	w8, [x29, #-52]
  429b70:	cmp	w8, #0x0
  429b74:	cset	w8, ge  // ge = tcont
  429b78:	tbnz	w8, #0, 429c0c <safe_atollu@plt+0x224dc>
  429b7c:	mov	w8, #0x3                   	// #3
  429b80:	str	w8, [sp, #1252]
  429b84:	ldur	w8, [x29, #-52]
  429b88:	str	w8, [sp, #1248]
  429b8c:	str	wzr, [sp, #1244]
  429b90:	ldr	w0, [sp, #1244]
  429b94:	bl	4064d0 <log_get_max_level_realm@plt>
  429b98:	ldr	w8, [sp, #1252]
  429b9c:	and	w8, w8, #0x7
  429ba0:	cmp	w0, w8
  429ba4:	b.lt	429bdc <safe_atollu@plt+0x224ac>  // b.tstop
  429ba8:	ldr	w8, [sp, #1244]
  429bac:	ldr	w9, [sp, #1252]
  429bb0:	orr	w0, w9, w8, lsl #10
  429bb4:	ldr	w1, [sp, #1248]
  429bb8:	ldur	x6, [x29, #-16]
  429bbc:	ldr	x2, [sp, #1224]
  429bc0:	mov	w3, #0x1566                	// #5478
  429bc4:	ldr	x4, [sp, #1216]
  429bc8:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  429bcc:	add	x5, x5, #0x709
  429bd0:	bl	4064e0 <log_internal_realm@plt>
  429bd4:	str	w0, [sp, #48]
  429bd8:	b	429bf0 <safe_atollu@plt+0x224c0>
  429bdc:	ldr	w0, [sp, #1248]
  429be0:	bl	4064f0 <abs@plt>
  429be4:	mov	w8, wzr
  429be8:	subs	w8, w8, w0, uxtb
  429bec:	str	w8, [sp, #48]
  429bf0:	ldr	w8, [sp, #48]
  429bf4:	str	w8, [sp, #1240]
  429bf8:	ldr	w8, [sp, #1240]
  429bfc:	stur	w8, [x29, #-4]
  429c00:	mov	w8, #0x1                   	// #1
  429c04:	stur	w8, [x29, #-192]
  429c08:	b	429c6c <safe_atollu@plt+0x2253c>
  429c0c:	add	x0, sp, #0x508
  429c10:	bl	407320 <cpu_set_to_range_string@plt>
  429c14:	str	x0, [sp, #1304]
  429c18:	ldr	x8, [sp, #1304]
  429c1c:	cbnz	x8, 429c48 <safe_atollu@plt+0x22518>
  429c20:	mov	w8, wzr
  429c24:	mov	w0, w8
  429c28:	ldr	x1, [sp, #1224]
  429c2c:	mov	w2, #0x156a                	// #5482
  429c30:	ldr	x3, [sp, #1216]
  429c34:	bl	4066b0 <log_oom_internal@plt>
  429c38:	stur	w0, [x29, #-4]
  429c3c:	mov	w8, #0x1                   	// #1
  429c40:	stur	w8, [x29, #-192]
  429c44:	b	429c6c <safe_atollu@plt+0x2253c>
  429c48:	ldur	x0, [x29, #-16]
  429c4c:	ldur	x1, [x29, #-24]
  429c50:	ldurb	w8, [x29, #-33]
  429c54:	ldr	x3, [sp, #1304]
  429c58:	and	w2, w8, #0x1
  429c5c:	bl	407240 <bus_print_property_value@plt>
  429c60:	mov	w8, #0x1                   	// #1
  429c64:	stur	w8, [x29, #-4]
  429c68:	stur	w8, [x29, #-192]
  429c6c:	add	x0, sp, #0x508
  429c70:	bl	42a8ec <safe_atollu@plt+0x231bc>
  429c74:	add	x0, sp, #0x518
  429c78:	bl	407e0c <safe_atollu@plt+0x6dc>
  429c7c:	b	429c84 <safe_atollu@plt+0x22554>
  429c80:	stur	wzr, [x29, #-4]
  429c84:	ldur	w0, [x29, #-4]
  429c88:	add	sp, sp, #0xd90
  429c8c:	ldr	x28, [sp, #16]
  429c90:	ldp	x29, x30, [sp], #32
  429c94:	ret
  429c98:	sub	sp, sp, #0x20
  429c9c:	stp	x29, x30, [sp, #16]
  429ca0:	add	x29, sp, #0x10
  429ca4:	str	x0, [sp, #8]
  429ca8:	str	x1, [sp]
  429cac:	ldr	x0, [sp, #8]
  429cb0:	ldr	x1, [sp]
  429cb4:	bl	407330 <internal_hashmap_contains@plt>
  429cb8:	and	w0, w0, #0x1
  429cbc:	ldp	x29, x30, [sp, #16]
  429cc0:	add	sp, sp, #0x20
  429cc4:	ret
  429cc8:	sub	sp, sp, #0x20
  429ccc:	stp	x29, x30, [sp, #16]
  429cd0:	add	x29, sp, #0x10
  429cd4:	str	x0, [sp, #8]
  429cd8:	ldr	x8, [sp, #8]
  429cdc:	ldr	x8, [x8]
  429ce0:	cbz	x8, 429cf0 <safe_atollu@plt+0x225c0>
  429ce4:	ldr	x8, [sp, #8]
  429ce8:	ldr	x0, [x8]
  429cec:	bl	429cfc <safe_atollu@plt+0x225cc>
  429cf0:	ldp	x29, x30, [sp, #16]
  429cf4:	add	sp, sp, #0x20
  429cf8:	ret
  429cfc:	sub	sp, sp, #0x20
  429d00:	stp	x29, x30, [sp, #16]
  429d04:	add	x29, sp, #0x10
  429d08:	str	x0, [sp, #8]
  429d0c:	ldr	x8, [sp, #8]
  429d10:	cbnz	x8, 429d18 <safe_atollu@plt+0x225e8>
  429d14:	b	429d38 <safe_atollu@plt+0x22608>
  429d18:	ldr	x8, [sp, #8]
  429d1c:	ldr	x0, [x8]
  429d20:	bl	406520 <free@plt>
  429d24:	ldr	x8, [sp, #8]
  429d28:	ldr	x0, [x8, #8]
  429d2c:	bl	406520 <free@plt>
  429d30:	ldr	x0, [sp, #8]
  429d34:	bl	406520 <free@plt>
  429d38:	ldp	x29, x30, [sp, #16]
  429d3c:	add	sp, sp, #0x20
  429d40:	ret
  429d44:	sub	sp, sp, #0x140
  429d48:	stp	x29, x30, [sp, #288]
  429d4c:	str	x28, [sp, #304]
  429d50:	add	x29, sp, #0x120
  429d54:	mov	x8, xzr
  429d58:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  429d5c:	add	x9, x9, #0xe41
  429d60:	add	x9, x9, #0x3
  429d64:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  429d68:	add	x10, x10, #0xc4b
  429d6c:	mov	w11, #0x1                   	// #1
  429d70:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  429d74:	add	x12, x12, #0x9eb
  429d78:	stur	x0, [x29, #-16]
  429d7c:	stur	x1, [x29, #-24]
  429d80:	and	w11, w2, w11
  429d84:	sturb	w11, [x29, #-25]
  429d88:	stur	x8, [x29, #-40]
  429d8c:	str	x9, [sp, #64]
  429d90:	str	x10, [sp, #56]
  429d94:	str	x12, [sp, #48]
  429d98:	ldur	x8, [x29, #-16]
  429d9c:	cmp	x8, #0x0
  429da0:	cset	w9, ne  // ne = any
  429da4:	mov	w10, #0x1                   	// #1
  429da8:	eor	w9, w9, #0x1
  429dac:	eor	w9, w9, w10
  429db0:	eor	w9, w9, w10
  429db4:	and	w9, w9, #0x1
  429db8:	mov	w0, w9
  429dbc:	sxtw	x8, w0
  429dc0:	cbz	x8, 429de8 <safe_atollu@plt+0x226b8>
  429dc4:	mov	w8, wzr
  429dc8:	mov	w0, w8
  429dcc:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  429dd0:	add	x1, x1, #0xbe4
  429dd4:	ldr	x2, [sp, #64]
  429dd8:	mov	w3, #0xf6f                 	// #3951
  429ddc:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  429de0:	add	x4, x4, #0xbe6
  429de4:	bl	406540 <log_assert_failed_realm@plt>
  429de8:	ldur	x8, [x29, #-24]
  429dec:	cmp	x8, #0x0
  429df0:	cset	w9, ne  // ne = any
  429df4:	mov	w10, #0x1                   	// #1
  429df8:	eor	w9, w9, #0x1
  429dfc:	eor	w9, w9, w10
  429e00:	eor	w9, w9, w10
  429e04:	and	w9, w9, #0x1
  429e08:	mov	w0, w9
  429e0c:	sxtw	x8, w0
  429e10:	cbz	x8, 429e38 <safe_atollu@plt+0x22708>
  429e14:	mov	w8, wzr
  429e18:	mov	w0, w8
  429e1c:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  429e20:	add	x1, x1, #0x78b
  429e24:	ldr	x2, [sp, #64]
  429e28:	mov	w3, #0xf70                 	// #3952
  429e2c:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  429e30:	add	x4, x4, #0xbe6
  429e34:	bl	406540 <log_assert_failed_realm@plt>
  429e38:	ldur	x0, [x29, #-16]
  429e3c:	ldurb	w8, [x29, #-25]
  429e40:	adrp	x9, 43b000 <safe_atollu@plt+0x338d0>
  429e44:	add	x9, x9, #0xc3f
  429e48:	adrp	x10, 43b000 <safe_atollu@plt+0x338d0>
  429e4c:	add	x10, x10, #0xc32
  429e50:	tst	w8, #0x1
  429e54:	csel	x2, x10, x9, ne  // ne = any
  429e58:	mov	w1, #0x72                  	// #114
  429e5c:	bl	406a30 <sd_bus_message_enter_container@plt>
  429e60:	stur	w0, [x29, #-100]
  429e64:	ldur	w8, [x29, #-100]
  429e68:	cmp	w8, #0x0
  429e6c:	cset	w8, ge  // ge = tcont
  429e70:	tbnz	w8, #0, 429efc <safe_atollu@plt+0x227cc>
  429e74:	mov	w8, #0x3                   	// #3
  429e78:	stur	w8, [x29, #-104]
  429e7c:	ldur	w8, [x29, #-100]
  429e80:	stur	w8, [x29, #-108]
  429e84:	stur	wzr, [x29, #-112]
  429e88:	ldur	w0, [x29, #-112]
  429e8c:	bl	4064d0 <log_get_max_level_realm@plt>
  429e90:	ldur	w8, [x29, #-104]
  429e94:	and	w8, w8, #0x7
  429e98:	cmp	w0, w8
  429e9c:	b.lt	429ecc <safe_atollu@plt+0x2279c>  // b.tstop
  429ea0:	ldur	w8, [x29, #-112]
  429ea4:	ldur	w9, [x29, #-104]
  429ea8:	orr	w0, w9, w8, lsl #10
  429eac:	ldur	w1, [x29, #-108]
  429eb0:	ldr	x2, [sp, #64]
  429eb4:	mov	w3, #0xf74                 	// #3956
  429eb8:	ldr	x4, [sp, #56]
  429ebc:	ldr	x5, [sp, #48]
  429ec0:	bl	4064e0 <log_internal_realm@plt>
  429ec4:	str	w0, [sp, #44]
  429ec8:	b	429ee0 <safe_atollu@plt+0x227b0>
  429ecc:	ldur	w0, [x29, #-108]
  429ed0:	bl	4064f0 <abs@plt>
  429ed4:	mov	w8, wzr
  429ed8:	subs	w8, w8, w0, uxtb
  429edc:	str	w8, [sp, #44]
  429ee0:	ldr	w8, [sp, #44]
  429ee4:	stur	w8, [x29, #-116]
  429ee8:	ldur	w8, [x29, #-116]
  429eec:	stur	w8, [x29, #-4]
  429ef0:	mov	w8, #0x1                   	// #1
  429ef4:	stur	w8, [x29, #-120]
  429ef8:	b	42a440 <safe_atollu@plt+0x22d10>
  429efc:	ldur	w8, [x29, #-100]
  429f00:	cbnz	w8, 429f14 <safe_atollu@plt+0x227e4>
  429f04:	stur	wzr, [x29, #-4]
  429f08:	mov	w8, #0x1                   	// #1
  429f0c:	stur	w8, [x29, #-120]
  429f10:	b	42a440 <safe_atollu@plt+0x22d10>
  429f14:	ldur	x0, [x29, #-16]
  429f18:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  429f1c:	add	x1, x1, #0xa48
  429f20:	sub	x2, x29, #0x50
  429f24:	bl	406a40 <sd_bus_message_read@plt>
  429f28:	stur	w0, [x29, #-100]
  429f2c:	ldur	w8, [x29, #-100]
  429f30:	cmp	w8, #0x0
  429f34:	cset	w8, ge  // ge = tcont
  429f38:	tbnz	w8, #0, 429fc4 <safe_atollu@plt+0x22894>
  429f3c:	mov	w8, #0x3                   	// #3
  429f40:	stur	w8, [x29, #-124]
  429f44:	ldur	w8, [x29, #-100]
  429f48:	stur	w8, [x29, #-128]
  429f4c:	stur	wzr, [x29, #-132]
  429f50:	ldur	w0, [x29, #-132]
  429f54:	bl	4064d0 <log_get_max_level_realm@plt>
  429f58:	ldur	w8, [x29, #-124]
  429f5c:	and	w8, w8, #0x7
  429f60:	cmp	w0, w8
  429f64:	b.lt	429f94 <safe_atollu@plt+0x22864>  // b.tstop
  429f68:	ldur	w8, [x29, #-132]
  429f6c:	ldur	w9, [x29, #-124]
  429f70:	orr	w0, w9, w8, lsl #10
  429f74:	ldur	w1, [x29, #-128]
  429f78:	ldr	x2, [sp, #64]
  429f7c:	mov	w3, #0xf7a                 	// #3962
  429f80:	ldr	x4, [sp, #56]
  429f84:	ldr	x5, [sp, #48]
  429f88:	bl	4064e0 <log_internal_realm@plt>
  429f8c:	str	w0, [sp, #40]
  429f90:	b	429fa8 <safe_atollu@plt+0x22878>
  429f94:	ldur	w0, [x29, #-128]
  429f98:	bl	4064f0 <abs@plt>
  429f9c:	mov	w8, wzr
  429fa0:	subs	w8, w8, w0, uxtb
  429fa4:	str	w8, [sp, #40]
  429fa8:	ldr	w8, [sp, #40]
  429fac:	stur	w8, [x29, #-136]
  429fb0:	ldur	w8, [x29, #-136]
  429fb4:	stur	w8, [x29, #-4]
  429fb8:	mov	w8, #0x1                   	// #1
  429fbc:	stur	w8, [x29, #-120]
  429fc0:	b	42a440 <safe_atollu@plt+0x22d10>
  429fc4:	ldur	x0, [x29, #-80]
  429fc8:	bl	407000 <strdup@plt>
  429fcc:	ldur	x8, [x29, #-24]
  429fd0:	str	x0, [x8, #8]
  429fd4:	ldur	x8, [x29, #-24]
  429fd8:	ldr	x8, [x8, #8]
  429fdc:	cbnz	x8, 42a008 <safe_atollu@plt+0x228d8>
  429fe0:	mov	w8, wzr
  429fe4:	mov	w0, w8
  429fe8:	ldr	x1, [sp, #64]
  429fec:	mov	w2, #0xf7e                 	// #3966
  429ff0:	ldr	x3, [sp, #56]
  429ff4:	bl	4066b0 <log_oom_internal@plt>
  429ff8:	stur	w0, [x29, #-4]
  429ffc:	mov	w8, #0x1                   	// #1
  42a000:	stur	w8, [x29, #-120]
  42a004:	b	42a440 <safe_atollu@plt+0x22d10>
  42a008:	ldur	x0, [x29, #-16]
  42a00c:	ldur	x8, [x29, #-24]
  42a010:	add	x1, x8, #0x10
  42a014:	bl	407260 <sd_bus_message_read_strv@plt>
  42a018:	stur	w0, [x29, #-100]
  42a01c:	ldur	w9, [x29, #-100]
  42a020:	cmp	w9, #0x0
  42a024:	cset	w9, ge  // ge = tcont
  42a028:	tbnz	w9, #0, 42a0b4 <safe_atollu@plt+0x22984>
  42a02c:	mov	w8, #0x3                   	// #3
  42a030:	stur	w8, [x29, #-140]
  42a034:	ldur	w8, [x29, #-100]
  42a038:	str	w8, [sp, #144]
  42a03c:	str	wzr, [sp, #140]
  42a040:	ldr	w0, [sp, #140]
  42a044:	bl	4064d0 <log_get_max_level_realm@plt>
  42a048:	ldur	w8, [x29, #-140]
  42a04c:	and	w8, w8, #0x7
  42a050:	cmp	w0, w8
  42a054:	b.lt	42a084 <safe_atollu@plt+0x22954>  // b.tstop
  42a058:	ldr	w8, [sp, #140]
  42a05c:	ldur	w9, [x29, #-140]
  42a060:	orr	w0, w9, w8, lsl #10
  42a064:	ldr	w1, [sp, #144]
  42a068:	ldr	x2, [sp, #64]
  42a06c:	mov	w3, #0xf82                 	// #3970
  42a070:	ldr	x4, [sp, #56]
  42a074:	ldr	x5, [sp, #48]
  42a078:	bl	4064e0 <log_internal_realm@plt>
  42a07c:	str	w0, [sp, #36]
  42a080:	b	42a098 <safe_atollu@plt+0x22968>
  42a084:	ldr	w0, [sp, #144]
  42a088:	bl	4064f0 <abs@plt>
  42a08c:	mov	w8, wzr
  42a090:	subs	w8, w8, w0, uxtb
  42a094:	str	w8, [sp, #36]
  42a098:	ldr	w8, [sp, #36]
  42a09c:	str	w8, [sp, #136]
  42a0a0:	ldr	w8, [sp, #136]
  42a0a4:	stur	w8, [x29, #-4]
  42a0a8:	mov	w8, #0x1                   	// #1
  42a0ac:	stur	w8, [x29, #-120]
  42a0b0:	b	42a440 <safe_atollu@plt+0x22d10>
  42a0b4:	ldurb	w8, [x29, #-25]
  42a0b8:	tbnz	w8, #0, 42a0c0 <safe_atollu@plt+0x22990>
  42a0bc:	b	42a0d4 <safe_atollu@plt+0x229a4>
  42a0c0:	ldur	x0, [x29, #-16]
  42a0c4:	sub	x1, x29, #0x28
  42a0c8:	bl	407260 <sd_bus_message_read_strv@plt>
  42a0cc:	str	w0, [sp, #32]
  42a0d0:	b	42a0ec <safe_atollu@plt+0x229bc>
  42a0d4:	ldur	x0, [x29, #-16]
  42a0d8:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  42a0dc:	add	x1, x1, #0x1ab
  42a0e0:	sub	x2, x29, #0x60
  42a0e4:	bl	406a40 <sd_bus_message_read@plt>
  42a0e8:	str	w0, [sp, #32]
  42a0ec:	ldr	w8, [sp, #32]
  42a0f0:	stur	w8, [x29, #-100]
  42a0f4:	ldur	w8, [x29, #-100]
  42a0f8:	cmp	w8, #0x0
  42a0fc:	cset	w8, ge  // ge = tcont
  42a100:	tbnz	w8, #0, 42a18c <safe_atollu@plt+0x22a5c>
  42a104:	mov	w8, #0x3                   	// #3
  42a108:	str	w8, [sp, #132]
  42a10c:	ldur	w8, [x29, #-100]
  42a110:	str	w8, [sp, #128]
  42a114:	str	wzr, [sp, #124]
  42a118:	ldr	w0, [sp, #124]
  42a11c:	bl	4064d0 <log_get_max_level_realm@plt>
  42a120:	ldr	w8, [sp, #132]
  42a124:	and	w8, w8, #0x7
  42a128:	cmp	w0, w8
  42a12c:	b.lt	42a15c <safe_atollu@plt+0x22a2c>  // b.tstop
  42a130:	ldr	w8, [sp, #124]
  42a134:	ldr	w9, [sp, #132]
  42a138:	orr	w0, w9, w8, lsl #10
  42a13c:	ldr	w1, [sp, #128]
  42a140:	ldr	x2, [sp, #64]
  42a144:	mov	w3, #0xf86                 	// #3974
  42a148:	ldr	x4, [sp, #56]
  42a14c:	ldr	x5, [sp, #48]
  42a150:	bl	4064e0 <log_internal_realm@plt>
  42a154:	str	w0, [sp, #28]
  42a158:	b	42a170 <safe_atollu@plt+0x22a40>
  42a15c:	ldr	w0, [sp, #128]
  42a160:	bl	4064f0 <abs@plt>
  42a164:	mov	w8, wzr
  42a168:	subs	w8, w8, w0, uxtb
  42a16c:	str	w8, [sp, #28]
  42a170:	ldr	w8, [sp, #28]
  42a174:	str	w8, [sp, #120]
  42a178:	ldr	w8, [sp, #120]
  42a17c:	stur	w8, [x29, #-4]
  42a180:	mov	w8, #0x1                   	// #1
  42a184:	stur	w8, [x29, #-120]
  42a188:	b	42a440 <safe_atollu@plt+0x22d10>
  42a18c:	ldur	x0, [x29, #-16]
  42a190:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  42a194:	add	x1, x1, #0xc68
  42a198:	sub	x2, x29, #0x30
  42a19c:	sub	x3, x29, #0x40
  42a1a0:	sub	x4, x29, #0x38
  42a1a4:	sub	x5, x29, #0x48
  42a1a8:	sub	x6, x29, #0x54
  42a1ac:	sub	x7, x29, #0x58
  42a1b0:	mov	x8, sp
  42a1b4:	sub	x9, x29, #0x5c
  42a1b8:	str	x9, [x8]
  42a1bc:	bl	406a40 <sd_bus_message_read@plt>
  42a1c0:	stur	w0, [x29, #-100]
  42a1c4:	ldur	w10, [x29, #-100]
  42a1c8:	cmp	w10, #0x0
  42a1cc:	cset	w10, ge  // ge = tcont
  42a1d0:	tbnz	w10, #0, 42a25c <safe_atollu@plt+0x22b2c>
  42a1d4:	mov	w8, #0x3                   	// #3
  42a1d8:	str	w8, [sp, #116]
  42a1dc:	ldur	w8, [x29, #-100]
  42a1e0:	str	w8, [sp, #112]
  42a1e4:	str	wzr, [sp, #108]
  42a1e8:	ldr	w0, [sp, #108]
  42a1ec:	bl	4064d0 <log_get_max_level_realm@plt>
  42a1f0:	ldr	w8, [sp, #116]
  42a1f4:	and	w8, w8, #0x7
  42a1f8:	cmp	w0, w8
  42a1fc:	b.lt	42a22c <safe_atollu@plt+0x22afc>  // b.tstop
  42a200:	ldr	w8, [sp, #108]
  42a204:	ldr	w9, [sp, #116]
  42a208:	orr	w0, w9, w8, lsl #10
  42a20c:	ldr	w1, [sp, #112]
  42a210:	ldr	x2, [sp, #64]
  42a214:	mov	w3, #0xf8f                 	// #3983
  42a218:	ldr	x4, [sp, #56]
  42a21c:	ldr	x5, [sp, #48]
  42a220:	bl	4064e0 <log_internal_realm@plt>
  42a224:	str	w0, [sp, #24]
  42a228:	b	42a240 <safe_atollu@plt+0x22b10>
  42a22c:	ldr	w0, [sp, #112]
  42a230:	bl	4064f0 <abs@plt>
  42a234:	mov	w8, wzr
  42a238:	subs	w8, w8, w0, uxtb
  42a23c:	str	w8, [sp, #24]
  42a240:	ldr	w8, [sp, #24]
  42a244:	str	w8, [sp, #104]
  42a248:	ldr	w8, [sp, #104]
  42a24c:	stur	w8, [x29, #-4]
  42a250:	mov	w8, #0x1                   	// #1
  42a254:	stur	w8, [x29, #-120]
  42a258:	b	42a440 <safe_atollu@plt+0x22d10>
  42a25c:	ldurb	w8, [x29, #-25]
  42a260:	tbnz	w8, #0, 42a268 <safe_atollu@plt+0x22b38>
  42a264:	b	42a33c <safe_atollu@plt+0x22c0c>
  42a268:	ldur	x0, [x29, #-40]
  42a26c:	ldur	x8, [x29, #-24]
  42a270:	add	x1, x8, #0x3c
  42a274:	bl	407340 <exec_command_flags_from_strv@plt>
  42a278:	stur	w0, [x29, #-100]
  42a27c:	ldur	w9, [x29, #-100]
  42a280:	cmp	w9, #0x0
  42a284:	cset	w9, ge  // ge = tcont
  42a288:	tbnz	w9, #0, 42a318 <safe_atollu@plt+0x22be8>
  42a28c:	mov	w8, #0x3                   	// #3
  42a290:	str	w8, [sp, #100]
  42a294:	ldur	w8, [x29, #-100]
  42a298:	str	w8, [sp, #96]
  42a29c:	str	wzr, [sp, #92]
  42a2a0:	ldr	w0, [sp, #92]
  42a2a4:	bl	4064d0 <log_get_max_level_realm@plt>
  42a2a8:	ldr	w8, [sp, #100]
  42a2ac:	and	w8, w8, #0x7
  42a2b0:	cmp	w0, w8
  42a2b4:	b.lt	42a2e8 <safe_atollu@plt+0x22bb8>  // b.tstop
  42a2b8:	ldr	w8, [sp, #92]
  42a2bc:	ldr	w9, [sp, #100]
  42a2c0:	orr	w0, w9, w8, lsl #10
  42a2c4:	ldr	w1, [sp, #96]
  42a2c8:	ldr	x2, [sp, #64]
  42a2cc:	mov	w3, #0xf94                 	// #3988
  42a2d0:	ldr	x4, [sp, #56]
  42a2d4:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  42a2d8:	add	x5, x5, #0xc70
  42a2dc:	bl	4064e0 <log_internal_realm@plt>
  42a2e0:	str	w0, [sp, #20]
  42a2e4:	b	42a2fc <safe_atollu@plt+0x22bcc>
  42a2e8:	ldr	w0, [sp, #96]
  42a2ec:	bl	4064f0 <abs@plt>
  42a2f0:	mov	w8, wzr
  42a2f4:	subs	w8, w8, w0, uxtb
  42a2f8:	str	w8, [sp, #20]
  42a2fc:	ldr	w8, [sp, #20]
  42a300:	str	w8, [sp, #88]
  42a304:	ldr	w8, [sp, #88]
  42a308:	stur	w8, [x29, #-4]
  42a30c:	mov	w8, #0x1                   	// #1
  42a310:	stur	w8, [x29, #-120]
  42a314:	b	42a440 <safe_atollu@plt+0x22d10>
  42a318:	ldur	x8, [x29, #-24]
  42a31c:	ldr	w9, [x8, #60]
  42a320:	mvn	w9, w9
  42a324:	tst	w9, #0x1
  42a328:	cset	w9, eq  // eq = none
  42a32c:	ldur	x8, [x29, #-24]
  42a330:	and	w9, w9, #0x1
  42a334:	strb	w9, [x8, #24]
  42a338:	b	42a354 <safe_atollu@plt+0x22c24>
  42a33c:	ldur	w8, [x29, #-96]
  42a340:	cmp	w8, #0x0
  42a344:	cset	w8, ne  // ne = any
  42a348:	ldur	x9, [x29, #-24]
  42a34c:	and	w8, w8, #0x1
  42a350:	strb	w8, [x9, #24]
  42a354:	ldur	x8, [x29, #-48]
  42a358:	ldur	x9, [x29, #-24]
  42a35c:	str	x8, [x9, #32]
  42a360:	ldur	x8, [x29, #-56]
  42a364:	ldur	x9, [x29, #-24]
  42a368:	str	x8, [x9, #40]
  42a36c:	ldur	w10, [x29, #-84]
  42a370:	ldur	x8, [x29, #-24]
  42a374:	str	w10, [x8, #48]
  42a378:	ldur	w10, [x29, #-88]
  42a37c:	ldur	x8, [x29, #-24]
  42a380:	str	w10, [x8, #52]
  42a384:	ldur	w10, [x29, #-92]
  42a388:	ldur	x8, [x29, #-24]
  42a38c:	str	w10, [x8, #56]
  42a390:	ldur	x0, [x29, #-16]
  42a394:	bl	406a70 <sd_bus_message_exit_container@plt>
  42a398:	stur	w0, [x29, #-100]
  42a39c:	ldur	w10, [x29, #-100]
  42a3a0:	cmp	w10, #0x0
  42a3a4:	cset	w10, ge  // ge = tcont
  42a3a8:	tbnz	w10, #0, 42a434 <safe_atollu@plt+0x22d04>
  42a3ac:	mov	w8, #0x3                   	// #3
  42a3b0:	str	w8, [sp, #84]
  42a3b4:	ldur	w8, [x29, #-100]
  42a3b8:	str	w8, [sp, #80]
  42a3bc:	str	wzr, [sp, #76]
  42a3c0:	ldr	w0, [sp, #76]
  42a3c4:	bl	4064d0 <log_get_max_level_realm@plt>
  42a3c8:	ldr	w8, [sp, #84]
  42a3cc:	and	w8, w8, #0x7
  42a3d0:	cmp	w0, w8
  42a3d4:	b.lt	42a404 <safe_atollu@plt+0x22cd4>  // b.tstop
  42a3d8:	ldr	w8, [sp, #76]
  42a3dc:	ldr	w9, [sp, #84]
  42a3e0:	orr	w0, w9, w8, lsl #10
  42a3e4:	ldr	w1, [sp, #80]
  42a3e8:	ldr	x2, [sp, #64]
  42a3ec:	mov	w3, #0xfa2                 	// #4002
  42a3f0:	ldr	x4, [sp, #56]
  42a3f4:	ldr	x5, [sp, #48]
  42a3f8:	bl	4064e0 <log_internal_realm@plt>
  42a3fc:	str	w0, [sp, #16]
  42a400:	b	42a418 <safe_atollu@plt+0x22ce8>
  42a404:	ldr	w0, [sp, #80]
  42a408:	bl	4064f0 <abs@plt>
  42a40c:	mov	w8, wzr
  42a410:	subs	w8, w8, w0, uxtb
  42a414:	str	w8, [sp, #16]
  42a418:	ldr	w8, [sp, #16]
  42a41c:	str	w8, [sp, #72]
  42a420:	ldr	w8, [sp, #72]
  42a424:	stur	w8, [x29, #-4]
  42a428:	mov	w8, #0x1                   	// #1
  42a42c:	stur	w8, [x29, #-120]
  42a430:	b	42a440 <safe_atollu@plt+0x22d10>
  42a434:	mov	w8, #0x1                   	// #1
  42a438:	stur	w8, [x29, #-4]
  42a43c:	stur	w8, [x29, #-120]
  42a440:	sub	x0, x29, #0x28
  42a444:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42a448:	ldur	w0, [x29, #-4]
  42a44c:	ldr	x28, [sp, #304]
  42a450:	ldp	x29, x30, [sp, #288]
  42a454:	add	sp, sp, #0x140
  42a458:	ret
  42a45c:	sub	sp, sp, #0x20
  42a460:	stp	x29, x30, [sp, #16]
  42a464:	add	x29, sp, #0x10
  42a468:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  42a46c:	add	x8, x8, #0xe41
  42a470:	add	x2, x8, #0x3
  42a474:	str	x0, [sp, #8]
  42a478:	str	x2, [sp]
  42a47c:	ldr	x8, [sp, #8]
  42a480:	cmp	x8, #0x0
  42a484:	cset	w9, ne  // ne = any
  42a488:	mov	w10, #0x1                   	// #1
  42a48c:	eor	w9, w9, #0x1
  42a490:	eor	w9, w9, w10
  42a494:	eor	w9, w9, w10
  42a498:	and	w9, w9, #0x1
  42a49c:	mov	w0, w9
  42a4a0:	sxtw	x8, w0
  42a4a4:	cbz	x8, 42a4cc <safe_atollu@plt+0x22d9c>
  42a4a8:	mov	w8, wzr
  42a4ac:	mov	w0, w8
  42a4b0:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  42a4b4:	add	x1, x1, #0x78b
  42a4b8:	ldr	x2, [sp]
  42a4bc:	mov	w3, #0xf5f                 	// #3935
  42a4c0:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  42a4c4:	add	x4, x4, #0xcdc
  42a4c8:	bl	406540 <log_assert_failed_realm@plt>
  42a4cc:	ldr	x8, [sp, #8]
  42a4d0:	ldr	x0, [x8]
  42a4d4:	bl	406520 <free@plt>
  42a4d8:	ldr	x8, [sp, #8]
  42a4dc:	ldr	x0, [x8, #8]
  42a4e0:	bl	406520 <free@plt>
  42a4e4:	ldr	x8, [sp, #8]
  42a4e8:	ldr	x0, [x8, #16]
  42a4ec:	bl	406510 <strv_free@plt>
  42a4f0:	ldr	x8, [sp, #8]
  42a4f4:	mov	x0, x8
  42a4f8:	bl	406520 <free@plt>
  42a4fc:	ldp	x29, x30, [sp, #16]
  42a500:	add	sp, sp, #0x20
  42a504:	ret
  42a508:	sub	sp, sp, #0x60
  42a50c:	stp	x29, x30, [sp, #80]
  42a510:	add	x29, sp, #0x50
  42a514:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  42a518:	add	x8, x8, #0x7d9
  42a51c:	stur	x0, [x29, #-8]
  42a520:	stur	x1, [x29, #-16]
  42a524:	stur	x2, [x29, #-24]
  42a528:	ldur	x0, [x29, #-8]
  42a52c:	mov	x1, x8
  42a530:	bl	41f7cc <safe_atollu@plt+0x1809c>
  42a534:	tbnz	w0, #0, 42a53c <safe_atollu@plt+0x22e0c>
  42a538:	b	42a558 <safe_atollu@plt+0x22e28>
  42a53c:	bl	41ac6c <safe_atollu@plt+0x1353c>
  42a540:	ldur	x8, [x29, #-16]
  42a544:	str	x0, [x8]
  42a548:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  42a54c:	ldur	x8, [x29, #-24]
  42a550:	str	x0, [x8]
  42a554:	b	42a5f4 <safe_atollu@plt+0x22ec4>
  42a558:	ldur	x8, [x29, #-8]
  42a55c:	stur	x8, [x29, #-32]
  42a560:	ldur	x8, [x29, #-32]
  42a564:	mov	w9, #0x0                   	// #0
  42a568:	str	w9, [sp, #12]
  42a56c:	cbz	x8, 42a5ac <safe_atollu@plt+0x22e7c>
  42a570:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42a574:	add	x8, x8, #0x100
  42a578:	ldr	q0, [x8]
  42a57c:	add	x0, sp, #0x10
  42a580:	str	q0, [sp, #16]
  42a584:	ldr	x8, [x8, #16]
  42a588:	str	x8, [sp, #32]
  42a58c:	ldur	x1, [x29, #-32]
  42a590:	bl	406ab0 <strv_find@plt>
  42a594:	cmp	x0, #0x0
  42a598:	cset	w9, ne  // ne = any
  42a59c:	mov	w10, #0x1                   	// #1
  42a5a0:	eor	w9, w9, #0x1
  42a5a4:	eor	w9, w9, w10
  42a5a8:	str	w9, [sp, #12]
  42a5ac:	ldr	w8, [sp, #12]
  42a5b0:	and	w8, w8, #0x1
  42a5b4:	stur	w8, [x29, #-36]
  42a5b8:	ldur	w8, [x29, #-36]
  42a5bc:	cbz	w8, 42a5dc <safe_atollu@plt+0x22eac>
  42a5c0:	bl	41b780 <safe_atollu@plt+0x14050>
  42a5c4:	ldur	x8, [x29, #-16]
  42a5c8:	str	x0, [x8]
  42a5cc:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  42a5d0:	ldur	x8, [x29, #-24]
  42a5d4:	str	x0, [x8]
  42a5d8:	b	42a5f4 <safe_atollu@plt+0x22ec4>
  42a5dc:	ldur	x8, [x29, #-24]
  42a5e0:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42a5e4:	add	x9, x9, #0xe40
  42a5e8:	str	x9, [x8]
  42a5ec:	ldur	x8, [x29, #-16]
  42a5f0:	str	x9, [x8]
  42a5f4:	ldp	x29, x30, [sp, #80]
  42a5f8:	add	sp, sp, #0x60
  42a5fc:	ret
  42a600:	sub	sp, sp, #0x20
  42a604:	stp	x29, x30, [sp, #16]
  42a608:	add	x29, sp, #0x10
  42a60c:	mov	x8, xzr
  42a610:	str	x0, [sp, #8]
  42a614:	ldr	x0, [sp, #8]
  42a618:	str	x8, [sp]
  42a61c:	bl	406520 <free@plt>
  42a620:	ldr	x0, [sp]
  42a624:	ldp	x29, x30, [sp, #16]
  42a628:	add	sp, sp, #0x20
  42a62c:	ret
  42a630:	sub	sp, sp, #0x30
  42a634:	stp	x29, x30, [sp, #32]
  42a638:	add	x29, sp, #0x20
  42a63c:	str	x0, [sp, #16]
  42a640:	str	x1, [sp, #8]
  42a644:	ldr	x0, [sp, #8]
  42a648:	bl	4066c0 <strlen@plt>
  42a64c:	str	x0, [sp]
  42a650:	ldr	x0, [sp, #16]
  42a654:	ldr	x1, [sp, #8]
  42a658:	ldr	x2, [sp]
  42a65c:	bl	407350 <strncmp@plt>
  42a660:	cbnz	w0, 42a678 <safe_atollu@plt+0x22f48>
  42a664:	ldr	x8, [sp, #16]
  42a668:	ldr	x9, [sp]
  42a66c:	add	x8, x8, x9
  42a670:	stur	x8, [x29, #-8]
  42a674:	b	42a680 <safe_atollu@plt+0x22f50>
  42a678:	mov	x8, xzr
  42a67c:	stur	x8, [x29, #-8]
  42a680:	ldur	x0, [x29, #-8]
  42a684:	ldp	x29, x30, [sp, #32]
  42a688:	add	sp, sp, #0x30
  42a68c:	ret
  42a690:	sub	sp, sp, #0x20
  42a694:	stp	x29, x30, [sp, #16]
  42a698:	add	x29, sp, #0x10
  42a69c:	mov	x8, xzr
  42a6a0:	str	x0, [sp, #8]
  42a6a4:	str	x1, [sp]
  42a6a8:	ldr	x0, [sp, #8]
  42a6ac:	ldr	x1, [sp]
  42a6b0:	mov	x2, x8
  42a6b4:	bl	407360 <strv_join_prefix@plt>
  42a6b8:	ldp	x29, x30, [sp, #16]
  42a6bc:	add	sp, sp, #0x20
  42a6c0:	ret
  42a6c4:	sub	sp, sp, #0x20
  42a6c8:	stp	x29, x30, [sp, #16]
  42a6cc:	add	x29, sp, #0x10
  42a6d0:	stur	w0, [x29, #-4]
  42a6d4:	ldur	w0, [x29, #-4]
  42a6d8:	bl	4064f0 <abs@plt>
  42a6dc:	bl	407370 <strerror@plt>
  42a6e0:	ldp	x29, x30, [sp, #16]
  42a6e4:	add	sp, sp, #0x20
  42a6e8:	ret
  42a6ec:	sub	sp, sp, #0x30
  42a6f0:	stp	x29, x30, [sp, #32]
  42a6f4:	add	x29, sp, #0x20
  42a6f8:	mov	w3, #0x7                   	// #7
  42a6fc:	stur	x0, [x29, #-8]
  42a700:	str	x1, [sp, #16]
  42a704:	str	x2, [sp, #8]
  42a708:	ldur	x0, [x29, #-8]
  42a70c:	ldr	x1, [sp, #16]
  42a710:	ldr	x2, [sp, #8]
  42a714:	bl	407380 <format_bytes_full@plt>
  42a718:	ldp	x29, x30, [sp, #32]
  42a71c:	add	sp, sp, #0x30
  42a720:	ret
  42a724:	sub	sp, sp, #0x20
  42a728:	stp	x29, x30, [sp, #16]
  42a72c:	add	x29, sp, #0x10
  42a730:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42a734:	add	x8, x8, #0x331
  42a738:	mov	w9, #0x1                   	// #1
  42a73c:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42a740:	add	x10, x10, #0x348
  42a744:	ldrb	w11, [x8]
  42a748:	and	w11, w11, #0x1
  42a74c:	mul	w9, w11, w9
  42a750:	ldrb	w11, [x10]
  42a754:	mov	w12, #0x1                   	// #1
  42a758:	stur	w9, [x29, #-4]
  42a75c:	str	w12, [sp, #8]
  42a760:	tbnz	w11, #0, 42a780 <safe_atollu@plt+0x23050>
  42a764:	bl	406e80 <on_tty@plt>
  42a768:	mov	w8, #0x1                   	// #1
  42a76c:	str	w8, [sp, #8]
  42a770:	tbnz	w0, #0, 42a778 <safe_atollu@plt+0x23048>
  42a774:	b	42a780 <safe_atollu@plt+0x23050>
  42a778:	bl	407390 <pager_have@plt>
  42a77c:	str	w0, [sp, #8]
  42a780:	ldr	w8, [sp, #8]
  42a784:	and	w8, w8, #0x1
  42a788:	mov	w9, #0x8                   	// #8
  42a78c:	mul	w8, w8, w9
  42a790:	ldur	w9, [x29, #-4]
  42a794:	orr	w8, w9, w8
  42a798:	str	w8, [sp, #4]
  42a79c:	bl	406820 <colors_enabled@plt>
  42a7a0:	and	w8, w0, #0x1
  42a7a4:	mov	w9, #0x10                  	// #16
  42a7a8:	mul	w8, w8, w9
  42a7ac:	ldr	w9, [sp, #4]
  42a7b0:	orr	w8, w9, w8
  42a7b4:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42a7b8:	add	x10, x10, #0x318
  42a7bc:	ldrb	w11, [x10]
  42a7c0:	eor	w11, w11, #0x1
  42a7c4:	and	w11, w11, #0x1
  42a7c8:	mov	w12, #0x4                   	// #4
  42a7cc:	mul	w11, w11, w12
  42a7d0:	orr	w0, w8, w11
  42a7d4:	ldp	x29, x30, [sp, #16]
  42a7d8:	add	sp, sp, #0x20
  42a7dc:	ret
  42a7e0:	sub	sp, sp, #0x10
  42a7e4:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42a7e8:	add	x8, x8, #0x726
  42a7ec:	adrp	x9, 43c000 <safe_atollu@plt+0x348d0>
  42a7f0:	add	x9, x9, #0x72a
  42a7f4:	and	w10, w0, #0x1
  42a7f8:	strb	w10, [sp, #15]
  42a7fc:	ldrb	w10, [sp, #15]
  42a800:	tst	w10, #0x1
  42a804:	csel	x0, x8, x9, ne  // ne = any
  42a808:	add	sp, sp, #0x10
  42a80c:	ret
  42a810:	sub	sp, sp, #0x30
  42a814:	stp	x29, x30, [sp, #32]
  42a818:	add	x29, sp, #0x20
  42a81c:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42a820:	add	x8, x8, #0x74f
  42a824:	add	x2, x8, #0x3
  42a828:	stur	w0, [x29, #-4]
  42a82c:	str	x2, [sp, #16]
  42a830:	mov	w8, #0x0                   	// #0
  42a834:	sturb	w8, [x29, #-5]
  42a838:	ldur	w8, [x29, #-4]
  42a83c:	cmp	w8, #0x2
  42a840:	str	w8, [sp, #12]
  42a844:	b.eq	42a864 <safe_atollu@plt+0x23134>  // b.none
  42a848:	b	42a84c <safe_atollu@plt+0x2311c>
  42a84c:	ldr	w8, [sp, #12]
  42a850:	cmp	w8, #0xa
  42a854:	cset	w9, eq  // eq = none
  42a858:	eor	w9, w9, #0x1
  42a85c:	tbnz	w9, #0, 42a870 <safe_atollu@plt+0x23140>
  42a860:	b	42a864 <safe_atollu@plt+0x23134>
  42a864:	mov	w8, #0x1                   	// #1
  42a868:	sturb	w8, [x29, #-5]
  42a86c:	b	42a870 <safe_atollu@plt+0x23140>
  42a870:	ldurb	w8, [x29, #-5]
  42a874:	mov	w9, #0x1                   	// #1
  42a878:	and	w8, w8, w9
  42a87c:	sturb	w8, [x29, #-6]
  42a880:	ldurb	w8, [x29, #-6]
  42a884:	eor	w8, w8, #0x1
  42a888:	eor	w8, w8, w9
  42a88c:	eor	w8, w8, w9
  42a890:	and	w8, w8, #0x1
  42a894:	mov	w0, w8
  42a898:	sxtw	x10, w0
  42a89c:	cbz	x10, 42a8c4 <safe_atollu@plt+0x23194>
  42a8a0:	mov	w8, wzr
  42a8a4:	mov	w0, w8
  42a8a8:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42a8ac:	add	x1, x1, #0x72d
  42a8b0:	ldr	x2, [sp, #16]
  42a8b4:	mov	w3, #0x43                  	// #67
  42a8b8:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  42a8bc:	add	x4, x4, #0x76b
  42a8c0:	bl	406540 <log_assert_failed_realm@plt>
  42a8c4:	ldur	w8, [x29, #-4]
  42a8c8:	mov	w9, #0x4                   	// #4
  42a8cc:	mov	w10, #0x10                  	// #16
  42a8d0:	cmp	w8, #0xa
  42a8d4:	csel	w8, w10, w9, eq  // eq = none
  42a8d8:	mov	w0, w8
  42a8dc:	sxtw	x0, w0
  42a8e0:	ldp	x29, x30, [sp, #32]
  42a8e4:	add	sp, sp, #0x30
  42a8e8:	ret
  42a8ec:	sub	sp, sp, #0x30
  42a8f0:	stp	x29, x30, [sp, #32]
  42a8f4:	add	x29, sp, #0x20
  42a8f8:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42a8fc:	add	x8, x8, #0x7aa
  42a900:	add	x2, x8, #0x3
  42a904:	stur	x0, [x29, #-8]
  42a908:	str	x2, [sp]
  42a90c:	ldur	x8, [x29, #-8]
  42a910:	ldr	x8, [x8, #8]
  42a914:	cmp	x8, #0x0
  42a918:	cset	w9, hi  // hi = pmore
  42a91c:	mov	w10, #0x1                   	// #1
  42a920:	and	w9, w9, #0x1
  42a924:	ldur	x8, [x29, #-8]
  42a928:	ldr	x8, [x8]
  42a92c:	cmp	x8, #0x0
  42a930:	cset	w11, ne  // ne = any
  42a934:	eor	w11, w11, #0x1
  42a938:	eor	w11, w11, w10
  42a93c:	and	w11, w11, #0x1
  42a940:	cmp	w9, w11
  42a944:	cset	w9, eq  // eq = none
  42a948:	eor	w9, w9, w10
  42a94c:	eor	w9, w9, w10
  42a950:	eor	w9, w9, w10
  42a954:	and	w9, w9, #0x1
  42a958:	mov	w0, w9
  42a95c:	sxtw	x8, w0
  42a960:	cbz	x8, 42a988 <safe_atollu@plt+0x23258>
  42a964:	mov	w8, wzr
  42a968:	mov	w0, w8
  42a96c:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42a970:	add	x1, x1, #0x78b
  42a974:	ldr	x2, [sp]
  42a978:	mov	w3, #0x10                  	// #16
  42a97c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  42a980:	add	x4, x4, #0x7c7
  42a984:	bl	406540 <log_assert_failed_realm@plt>
  42a988:	ldur	x8, [x29, #-8]
  42a98c:	ldr	x8, [x8]
  42a990:	cbz	x8, 42a9a0 <safe_atollu@plt+0x23270>
  42a994:	ldur	x8, [x29, #-8]
  42a998:	ldr	x0, [x8]
  42a99c:	bl	4073a0 <__sched_cpufree@plt>
  42a9a0:	ldur	x8, [x29, #-8]
  42a9a4:	mov	x9, xzr
  42a9a8:	str	x9, [sp, #8]
  42a9ac:	str	xzr, [sp, #16]
  42a9b0:	ldur	q0, [sp, #8]
  42a9b4:	str	q0, [x8]
  42a9b8:	ldp	x29, x30, [sp, #32]
  42a9bc:	add	sp, sp, #0x30
  42a9c0:	ret
  42a9c4:	sub	sp, sp, #0x1b0
  42a9c8:	stp	x29, x30, [sp, #400]
  42a9cc:	str	x28, [sp, #416]
  42a9d0:	add	x29, sp, #0x190
  42a9d4:	mov	x8, xzr
  42a9d8:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42a9dc:	add	x9, x9, #0xe41
  42a9e0:	add	x9, x9, #0x3
  42a9e4:	adrp	x10, 43c000 <safe_atollu@plt+0x348d0>
  42a9e8:	add	x10, x10, #0xb0b
  42a9ec:	mov	w11, #0x1                   	// #1
  42a9f0:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  42a9f4:	add	x12, x12, #0x888
  42a9f8:	adrp	x13, 43a000 <safe_atollu@plt+0x328d0>
  42a9fc:	add	x13, x13, #0x96
  42aa00:	adrp	x14, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42aa04:	add	x14, x14, #0x308
  42aa08:	adrp	x15, 43c000 <safe_atollu@plt+0x348d0>
  42aa0c:	add	x15, x15, #0xaa1
  42aa10:	stur	x0, [x29, #-16]
  42aa14:	stur	x1, [x29, #-24]
  42aa18:	stur	x2, [x29, #-32]
  42aa1c:	and	w11, w3, w11
  42aa20:	sturb	w11, [x29, #-33]
  42aa24:	stur	x4, [x29, #-48]
  42aa28:	stur	x5, [x29, #-56]
  42aa2c:	stur	x8, [x29, #-64]
  42aa30:	stur	x8, [x29, #-72]
  42aa34:	str	x9, [sp, #120]
  42aa38:	str	x10, [sp, #112]
  42aa3c:	str	x12, [sp, #104]
  42aa40:	str	x13, [sp, #96]
  42aa44:	str	x14, [sp, #88]
  42aa48:	str	x15, [sp, #80]
  42aa4c:	ldur	x8, [x29, #-24]
  42aa50:	cmp	x8, #0x0
  42aa54:	cset	w9, ne  // ne = any
  42aa58:	mov	w10, #0x1                   	// #1
  42aa5c:	eor	w9, w9, #0x1
  42aa60:	eor	w9, w9, w10
  42aa64:	eor	w9, w9, w10
  42aa68:	and	w9, w9, #0x1
  42aa6c:	mov	w0, w9
  42aa70:	sxtw	x8, w0
  42aa74:	cbz	x8, 42aa98 <safe_atollu@plt+0x23368>
  42aa78:	mov	w8, wzr
  42aa7c:	mov	w0, w8
  42aa80:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42aa84:	add	x1, x1, #0xa97
  42aa88:	ldr	x2, [sp, #120]
  42aa8c:	mov	w3, #0xa27                 	// #2599
  42aa90:	ldr	x4, [sp, #80]
  42aa94:	bl	406540 <log_assert_failed_realm@plt>
  42aa98:	ldur	x8, [x29, #-48]
  42aa9c:	cmp	x8, #0x0
  42aaa0:	cset	w9, ne  // ne = any
  42aaa4:	mov	w10, #0x1                   	// #1
  42aaa8:	eor	w9, w9, #0x1
  42aaac:	eor	w9, w9, w10
  42aab0:	eor	w9, w9, w10
  42aab4:	and	w9, w9, #0x1
  42aab8:	mov	w0, w9
  42aabc:	sxtw	x8, w0
  42aac0:	cbz	x8, 42aae4 <safe_atollu@plt+0x233b4>
  42aac4:	mov	w8, wzr
  42aac8:	mov	w0, w8
  42aacc:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42aad0:	add	x1, x1, #0xaf6
  42aad4:	ldr	x2, [sp, #120]
  42aad8:	mov	w3, #0xa28                 	// #2600
  42aadc:	ldr	x4, [sp, #80]
  42aae0:	bl	406540 <log_assert_failed_realm@plt>
  42aae4:	ldur	x8, [x29, #-32]
  42aae8:	cmp	x8, #0x0
  42aaec:	cset	w9, ne  // ne = any
  42aaf0:	mov	w10, #0x1                   	// #1
  42aaf4:	eor	w9, w9, #0x1
  42aaf8:	eor	w9, w9, w10
  42aafc:	eor	w9, w9, w10
  42ab00:	and	w9, w9, #0x1
  42ab04:	mov	w0, w9
  42ab08:	sxtw	x8, w0
  42ab0c:	cbz	x8, 42ab30 <safe_atollu@plt+0x23400>
  42ab10:	mov	w8, wzr
  42ab14:	mov	w0, w8
  42ab18:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42ab1c:	add	x1, x1, #0xb08
  42ab20:	ldr	x2, [sp, #120]
  42ab24:	mov	w3, #0xa29                 	// #2601
  42ab28:	ldr	x4, [sp, #80]
  42ab2c:	bl	406540 <log_assert_failed_realm@plt>
  42ab30:	ldurb	w8, [x29, #-33]
  42ab34:	tbnz	w8, #0, 42af50 <safe_atollu@plt+0x23820>
  42ab38:	bl	41ad04 <safe_atollu@plt+0x135d4>
  42ab3c:	tbnz	w0, #0, 42af50 <safe_atollu@plt+0x23820>
  42ab40:	ldur	x0, [x29, #-24]
  42ab44:	mov	w1, #0x2                   	// #2
  42ab48:	bl	4073b0 <unit_name_is_valid@plt>
  42ab4c:	tbnz	w0, #0, 42af50 <safe_atollu@plt+0x23820>
  42ab50:	stur	xzr, [x29, #-104]
  42ab54:	stur	xzr, [x29, #-96]
  42ab58:	stur	xzr, [x29, #-88]
  42ab5c:	mov	x8, xzr
  42ab60:	stur	x8, [x29, #-112]
  42ab64:	stur	x8, [x29, #-120]
  42ab68:	ldur	x0, [x29, #-24]
  42ab6c:	bl	406b80 <unit_dbus_path_from_name@plt>
  42ab70:	stur	x0, [x29, #-120]
  42ab74:	ldur	x8, [x29, #-120]
  42ab78:	cbnz	x8, 42aba4 <safe_atollu@plt+0x23474>
  42ab7c:	mov	w8, wzr
  42ab80:	mov	w0, w8
  42ab84:	ldr	x1, [sp, #120]
  42ab88:	mov	w2, #0xa34                 	// #2612
  42ab8c:	ldr	x3, [sp, #112]
  42ab90:	bl	4066b0 <log_oom_internal@plt>
  42ab94:	stur	w0, [x29, #-4]
  42ab98:	mov	w8, #0x1                   	// #1
  42ab9c:	stur	w8, [x29, #-124]
  42aba0:	b	42af14 <safe_atollu@plt+0x237e4>
  42aba4:	ldur	x0, [x29, #-16]
  42aba8:	ldur	x2, [x29, #-120]
  42abac:	ldr	x1, [sp, #104]
  42abb0:	ldr	x3, [sp, #96]
  42abb4:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  42abb8:	add	x4, x4, #0x63f
  42abbc:	sub	x5, x29, #0x68
  42abc0:	sub	x6, x29, #0x70
  42abc4:	bl	406be0 <sd_bus_get_property_string@plt>
  42abc8:	stur	w0, [x29, #-76]
  42abcc:	ldur	w8, [x29, #-76]
  42abd0:	cmp	w8, #0x0
  42abd4:	cset	w8, ge  // ge = tcont
  42abd8:	tbnz	w8, #0, 42ac98 <safe_atollu@plt+0x23568>
  42abdc:	mov	w8, #0x3                   	// #3
  42abe0:	stur	w8, [x29, #-128]
  42abe4:	ldur	w8, [x29, #-76]
  42abe8:	stur	w8, [x29, #-132]
  42abec:	stur	wzr, [x29, #-136]
  42abf0:	ldur	w0, [x29, #-136]
  42abf4:	bl	4064d0 <log_get_max_level_realm@plt>
  42abf8:	ldur	w8, [x29, #-128]
  42abfc:	and	w8, w8, #0x7
  42ac00:	cmp	w0, w8
  42ac04:	b.lt	42ac68 <safe_atollu@plt+0x23538>  // b.tstop
  42ac08:	ldur	w8, [x29, #-136]
  42ac0c:	ldur	w9, [x29, #-128]
  42ac10:	orr	w0, w9, w8, lsl #10
  42ac14:	ldur	w1, [x29, #-132]
  42ac18:	ldur	w8, [x29, #-76]
  42ac1c:	sub	x10, x29, #0x68
  42ac20:	str	w0, [sp, #76]
  42ac24:	mov	x0, x10
  42ac28:	str	w1, [sp, #72]
  42ac2c:	mov	w1, w8
  42ac30:	bl	406610 <bus_error_message@plt>
  42ac34:	ldr	w8, [sp, #76]
  42ac38:	str	x0, [sp, #64]
  42ac3c:	mov	w0, w8
  42ac40:	ldr	w1, [sp, #72]
  42ac44:	ldr	x2, [sp, #120]
  42ac48:	mov	w3, #0xa3f                 	// #2623
  42ac4c:	ldr	x4, [sp, #112]
  42ac50:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  42ac54:	add	x5, x5, #0xb1b
  42ac58:	ldr	x6, [sp, #64]
  42ac5c:	bl	4064e0 <log_internal_realm@plt>
  42ac60:	str	w0, [sp, #60]
  42ac64:	b	42ac7c <safe_atollu@plt+0x2354c>
  42ac68:	ldur	w0, [x29, #-132]
  42ac6c:	bl	4064f0 <abs@plt>
  42ac70:	mov	w8, wzr
  42ac74:	subs	w8, w8, w0, uxtb
  42ac78:	str	w8, [sp, #60]
  42ac7c:	ldr	w8, [sp, #60]
  42ac80:	stur	w8, [x29, #-140]
  42ac84:	ldur	w8, [x29, #-140]
  42ac88:	stur	w8, [x29, #-4]
  42ac8c:	mov	w8, #0x1                   	// #1
  42ac90:	stur	w8, [x29, #-124]
  42ac94:	b	42af14 <safe_atollu@plt+0x237e4>
  42ac98:	ldur	x0, [x29, #-112]
  42ac9c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42aca0:	add	x1, x1, #0xb0d
  42aca4:	bl	4066f0 <strcmp@plt>
  42aca8:	cbnz	w0, 42acc0 <safe_atollu@plt+0x23590>
  42acac:	mov	w8, #0xffffff7c            	// #-132
  42acb0:	stur	w8, [x29, #-4]
  42acb4:	mov	w8, #0x1                   	// #1
  42acb8:	stur	w8, [x29, #-124]
  42acbc:	b	42af14 <safe_atollu@plt+0x237e4>
  42acc0:	ldur	x0, [x29, #-112]
  42acc4:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42acc8:	add	x1, x1, #0xaf7
  42accc:	bl	4066f0 <strcmp@plt>
  42acd0:	cbnz	w0, 42ace4 <safe_atollu@plt+0x235b4>
  42acd4:	stur	wzr, [x29, #-76]
  42acd8:	mov	w8, #0x8                   	// #8
  42acdc:	stur	w8, [x29, #-124]
  42ace0:	b	42af14 <safe_atollu@plt+0x237e4>
  42ace4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42ace8:	add	x8, x8, #0x1e8
  42acec:	ldr	q0, [x8]
  42acf0:	sub	x0, x29, #0xb0
  42acf4:	stur	q0, [x29, #-176]
  42acf8:	ldr	x8, [x8, #16]
  42acfc:	stur	x8, [x29, #-160]
  42ad00:	ldur	x1, [x29, #-112]
  42ad04:	bl	406ab0 <strv_find@plt>
  42ad08:	cbnz	x0, 42ad20 <safe_atollu@plt+0x235f0>
  42ad0c:	mov	w8, #0xffffff7f            	// #-129
  42ad10:	stur	w8, [x29, #-4]
  42ad14:	mov	w8, #0x1                   	// #1
  42ad18:	stur	w8, [x29, #-124]
  42ad1c:	b	42af14 <safe_atollu@plt+0x237e4>
  42ad20:	ldur	x0, [x29, #-16]
  42ad24:	ldur	x2, [x29, #-120]
  42ad28:	ldr	x1, [sp, #104]
  42ad2c:	ldr	x3, [sp, #96]
  42ad30:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  42ad34:	add	x4, x4, #0x699
  42ad38:	sub	x5, x29, #0x68
  42ad3c:	sub	x6, x29, #0x48
  42ad40:	bl	406be0 <sd_bus_get_property_string@plt>
  42ad44:	stur	w0, [x29, #-76]
  42ad48:	ldur	w8, [x29, #-76]
  42ad4c:	cmp	w8, #0x0
  42ad50:	cset	w8, ge  // ge = tcont
  42ad54:	tbnz	w8, #0, 42ae14 <safe_atollu@plt+0x236e4>
  42ad58:	mov	w8, #0x3                   	// #3
  42ad5c:	stur	w8, [x29, #-180]
  42ad60:	ldur	w8, [x29, #-76]
  42ad64:	stur	w8, [x29, #-184]
  42ad68:	stur	wzr, [x29, #-188]
  42ad6c:	ldur	w0, [x29, #-188]
  42ad70:	bl	4064d0 <log_get_max_level_realm@plt>
  42ad74:	ldur	w8, [x29, #-180]
  42ad78:	and	w8, w8, #0x7
  42ad7c:	cmp	w0, w8
  42ad80:	b.lt	42ade4 <safe_atollu@plt+0x236b4>  // b.tstop
  42ad84:	ldur	w8, [x29, #-188]
  42ad88:	ldur	w9, [x29, #-180]
  42ad8c:	orr	w0, w9, w8, lsl #10
  42ad90:	ldur	w1, [x29, #-184]
  42ad94:	ldur	w8, [x29, #-76]
  42ad98:	sub	x10, x29, #0x68
  42ad9c:	str	w0, [sp, #56]
  42ada0:	mov	x0, x10
  42ada4:	str	w1, [sp, #52]
  42ada8:	mov	w1, w8
  42adac:	bl	406610 <bus_error_message@plt>
  42adb0:	ldr	w8, [sp, #56]
  42adb4:	str	x0, [sp, #40]
  42adb8:	mov	w0, w8
  42adbc:	ldr	w1, [sp, #52]
  42adc0:	ldr	x2, [sp, #120]
  42adc4:	mov	w3, #0xa53                 	// #2643
  42adc8:	ldr	x4, [sp, #112]
  42adcc:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  42add0:	add	x5, x5, #0xb3e
  42add4:	ldr	x6, [sp, #40]
  42add8:	bl	4064e0 <log_internal_realm@plt>
  42addc:	str	w0, [sp, #36]
  42ade0:	b	42adf8 <safe_atollu@plt+0x236c8>
  42ade4:	ldur	w0, [x29, #-184]
  42ade8:	bl	4064f0 <abs@plt>
  42adec:	mov	w8, wzr
  42adf0:	subs	w8, w8, w0, uxtb
  42adf4:	str	w8, [sp, #36]
  42adf8:	ldr	w8, [sp, #36]
  42adfc:	stur	w8, [x29, #-192]
  42ae00:	ldur	w8, [x29, #-192]
  42ae04:	stur	w8, [x29, #-4]
  42ae08:	mov	w8, #0x1                   	// #1
  42ae0c:	stur	w8, [x29, #-124]
  42ae10:	b	42af14 <safe_atollu@plt+0x237e4>
  42ae14:	ldur	x8, [x29, #-56]
  42ae18:	cbz	x8, 42af10 <safe_atollu@plt+0x237e0>
  42ae1c:	ldur	x0, [x29, #-16]
  42ae20:	ldur	x2, [x29, #-120]
  42ae24:	ldr	x1, [sp, #104]
  42ae28:	ldr	x3, [sp, #96]
  42ae2c:	adrp	x4, 43b000 <safe_atollu@plt+0x338d0>
  42ae30:	add	x4, x4, #0x6b1
  42ae34:	sub	x5, x29, #0x68
  42ae38:	sub	x6, x29, #0x40
  42ae3c:	bl	406860 <sd_bus_get_property_strv@plt>
  42ae40:	stur	w0, [x29, #-76]
  42ae44:	ldur	w8, [x29, #-76]
  42ae48:	cmp	w8, #0x0
  42ae4c:	cset	w8, ge  // ge = tcont
  42ae50:	tbnz	w8, #0, 42af10 <safe_atollu@plt+0x237e0>
  42ae54:	mov	w8, #0x3                   	// #3
  42ae58:	stur	w8, [x29, #-196]
  42ae5c:	ldur	w8, [x29, #-76]
  42ae60:	str	w8, [sp, #200]
  42ae64:	str	wzr, [sp, #196]
  42ae68:	ldr	w0, [sp, #196]
  42ae6c:	bl	4064d0 <log_get_max_level_realm@plt>
  42ae70:	ldur	w8, [x29, #-196]
  42ae74:	and	w8, w8, #0x7
  42ae78:	cmp	w0, w8
  42ae7c:	b.lt	42aee0 <safe_atollu@plt+0x237b0>  // b.tstop
  42ae80:	ldr	w8, [sp, #196]
  42ae84:	ldur	w9, [x29, #-196]
  42ae88:	orr	w0, w9, w8, lsl #10
  42ae8c:	ldr	w1, [sp, #200]
  42ae90:	ldur	w8, [x29, #-76]
  42ae94:	sub	x10, x29, #0x68
  42ae98:	str	w0, [sp, #32]
  42ae9c:	mov	x0, x10
  42aea0:	str	w1, [sp, #28]
  42aea4:	mov	w1, w8
  42aea8:	bl	406610 <bus_error_message@plt>
  42aeac:	ldr	w8, [sp, #32]
  42aeb0:	str	x0, [sp, #16]
  42aeb4:	mov	w0, w8
  42aeb8:	ldr	w1, [sp, #28]
  42aebc:	ldr	x2, [sp, #120]
  42aec0:	mov	w3, #0xa5f                 	// #2655
  42aec4:	ldr	x4, [sp, #112]
  42aec8:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  42aecc:	add	x5, x5, #0xb5d
  42aed0:	ldr	x6, [sp, #16]
  42aed4:	bl	4064e0 <log_internal_realm@plt>
  42aed8:	str	w0, [sp, #12]
  42aedc:	b	42aef4 <safe_atollu@plt+0x237c4>
  42aee0:	ldr	w0, [sp, #200]
  42aee4:	bl	4064f0 <abs@plt>
  42aee8:	mov	w8, wzr
  42aeec:	subs	w8, w8, w0, uxtb
  42aef0:	str	w8, [sp, #12]
  42aef4:	ldr	w8, [sp, #12]
  42aef8:	str	w8, [sp, #192]
  42aefc:	ldr	w8, [sp, #192]
  42af00:	stur	w8, [x29, #-4]
  42af04:	mov	w8, #0x1                   	// #1
  42af08:	stur	w8, [x29, #-124]
  42af0c:	b	42af14 <safe_atollu@plt+0x237e4>
  42af10:	stur	wzr, [x29, #-124]
  42af14:	sub	x0, x29, #0x78
  42af18:	bl	407e0c <safe_atollu@plt+0x6dc>
  42af1c:	sub	x0, x29, #0x70
  42af20:	bl	407e0c <safe_atollu@plt+0x6dc>
  42af24:	sub	x0, x29, #0x68
  42af28:	bl	406620 <sd_bus_error_free@plt>
  42af2c:	ldur	w8, [x29, #-124]
  42af30:	str	w8, [sp, #8]
  42af34:	cbz	w8, 42af4c <safe_atollu@plt+0x2381c>
  42af38:	b	42af3c <safe_atollu@plt+0x2380c>
  42af3c:	ldr	w8, [sp, #8]
  42af40:	cmp	w8, #0x8
  42af44:	b.eq	42b168 <safe_atollu@plt+0x23a38>  // b.none
  42af48:	b	42b208 <safe_atollu@plt+0x23ad8>
  42af4c:	b	42b0c8 <safe_atollu@plt+0x23998>
  42af50:	mov	x8, xzr
  42af54:	str	x8, [sp, #176]
  42af58:	ldr	x8, [sp, #88]
  42af5c:	ldr	x9, [x8]
  42af60:	cbnz	x9, 42afac <safe_atollu@plt+0x2387c>
  42af64:	ldur	x0, [x29, #-32]
  42af68:	mov	x8, xzr
  42af6c:	mov	x1, x8
  42af70:	adrp	x2, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42af74:	add	x2, x2, #0x300
  42af78:	ldr	x3, [sp, #88]
  42af7c:	mov	x4, x8
  42af80:	bl	4073c0 <unit_file_build_name_map@plt>
  42af84:	stur	w0, [x29, #-76]
  42af88:	ldur	w9, [x29, #-76]
  42af8c:	cmp	w9, #0x0
  42af90:	cset	w9, ge  // ge = tcont
  42af94:	tbnz	w9, #0, 42afac <safe_atollu@plt+0x2387c>
  42af98:	ldur	w8, [x29, #-76]
  42af9c:	stur	w8, [x29, #-4]
  42afa0:	mov	w8, #0x1                   	// #1
  42afa4:	stur	w8, [x29, #-124]
  42afa8:	b	42b0a8 <safe_atollu@plt+0x23978>
  42afac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42afb0:	add	x8, x8, #0x300
  42afb4:	ldr	x0, [x8]
  42afb8:	ldr	x8, [sp, #88]
  42afbc:	ldr	x1, [x8]
  42afc0:	ldur	x2, [x29, #-24]
  42afc4:	add	x3, sp, #0xb8
  42afc8:	add	x4, sp, #0xb0
  42afcc:	bl	4073d0 <unit_file_find_fragment@plt>
  42afd0:	stur	w0, [x29, #-76]
  42afd4:	ldur	w9, [x29, #-76]
  42afd8:	cmp	w9, #0x0
  42afdc:	cset	w9, ge  // ge = tcont
  42afe0:	tbnz	w9, #0, 42aff8 <safe_atollu@plt+0x238c8>
  42afe4:	ldur	w8, [x29, #-76]
  42afe8:	stur	w8, [x29, #-4]
  42afec:	mov	w8, #0x1                   	// #1
  42aff0:	stur	w8, [x29, #-124]
  42aff4:	b	42b0a8 <safe_atollu@plt+0x23978>
  42aff8:	ldr	x8, [sp, #184]
  42affc:	cbz	x8, 42b03c <safe_atollu@plt+0x2390c>
  42b000:	ldr	x0, [sp, #184]
  42b004:	bl	407000 <strdup@plt>
  42b008:	stur	x0, [x29, #-72]
  42b00c:	ldur	x8, [x29, #-72]
  42b010:	cbnz	x8, 42b03c <safe_atollu@plt+0x2390c>
  42b014:	mov	w8, wzr
  42b018:	mov	w0, w8
  42b01c:	ldr	x1, [sp, #120]
  42b020:	mov	w2, #0xa72                 	// #2674
  42b024:	ldr	x3, [sp, #112]
  42b028:	bl	4066b0 <log_oom_internal@plt>
  42b02c:	stur	w0, [x29, #-4]
  42b030:	mov	w8, #0x1                   	// #1
  42b034:	stur	w8, [x29, #-124]
  42b038:	b	42b0a8 <safe_atollu@plt+0x23978>
  42b03c:	ldur	x8, [x29, #-56]
  42b040:	cbz	x8, 42b0a4 <safe_atollu@plt+0x23974>
  42b044:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42b048:	add	x8, x8, #0x2d8
  42b04c:	ldr	x0, [x8]
  42b050:	ldur	x8, [x29, #-32]
  42b054:	ldr	x1, [x8]
  42b058:	ldr	x5, [sp, #176]
  42b05c:	mov	x8, xzr
  42b060:	mov	x2, x8
  42b064:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  42b068:	add	x3, x3, #0xb7b
  42b06c:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  42b070:	add	x4, x4, #0xb7e
  42b074:	sub	x6, x29, #0x40
  42b078:	bl	4073e0 <unit_file_find_dropin_paths@plt>
  42b07c:	stur	w0, [x29, #-76]
  42b080:	ldur	w9, [x29, #-76]
  42b084:	cmp	w9, #0x0
  42b088:	cset	w9, ge  // ge = tcont
  42b08c:	tbnz	w9, #0, 42b0a4 <safe_atollu@plt+0x23974>
  42b090:	ldur	w8, [x29, #-76]
  42b094:	stur	w8, [x29, #-4]
  42b098:	mov	w8, #0x1                   	// #1
  42b09c:	stur	w8, [x29, #-124]
  42b0a0:	b	42b0a8 <safe_atollu@plt+0x23978>
  42b0a4:	stur	wzr, [x29, #-124]
  42b0a8:	add	x0, sp, #0xb0
  42b0ac:	bl	42b270 <safe_atollu@plt+0x23b40>
  42b0b0:	ldur	w8, [x29, #-124]
  42b0b4:	cmp	w8, #0x0
  42b0b8:	cset	w8, eq  // eq = none
  42b0bc:	eor	w8, w8, #0x1
  42b0c0:	tbnz	w8, #0, 42b208 <safe_atollu@plt+0x23ad8>
  42b0c4:	b	42b0c8 <safe_atollu@plt+0x23998>
  42b0c8:	ldur	x0, [x29, #-72]
  42b0cc:	bl	40bb00 <safe_atollu@plt+0x43d0>
  42b0d0:	tbnz	w0, #0, 42b0d8 <safe_atollu@plt+0x239a8>
  42b0d4:	b	42b0ec <safe_atollu@plt+0x239bc>
  42b0d8:	ldur	x8, [x29, #-48]
  42b0dc:	mov	x9, xzr
  42b0e0:	str	x9, [x8]
  42b0e4:	stur	wzr, [x29, #-76]
  42b0e8:	b	42b118 <safe_atollu@plt+0x239e8>
  42b0ec:	ldur	x8, [x29, #-72]
  42b0f0:	str	x8, [sp, #168]
  42b0f4:	mov	x8, xzr
  42b0f8:	stur	x8, [x29, #-72]
  42b0fc:	ldr	x8, [sp, #168]
  42b100:	str	x8, [sp, #160]
  42b104:	ldr	x8, [sp, #160]
  42b108:	ldur	x9, [x29, #-48]
  42b10c:	str	x8, [x9]
  42b110:	mov	w10, #0x1                   	// #1
  42b114:	stur	w10, [x29, #-76]
  42b118:	ldur	x8, [x29, #-56]
  42b11c:	cbz	x8, 42b168 <safe_atollu@plt+0x23a38>
  42b120:	ldur	x0, [x29, #-64]
  42b124:	bl	40c9fc <safe_atollu@plt+0x52cc>
  42b128:	tbnz	w0, #0, 42b15c <safe_atollu@plt+0x23a2c>
  42b12c:	ldur	x8, [x29, #-64]
  42b130:	str	x8, [sp, #152]
  42b134:	mov	x8, xzr
  42b138:	stur	x8, [x29, #-64]
  42b13c:	ldr	x8, [sp, #152]
  42b140:	str	x8, [sp, #144]
  42b144:	ldr	x8, [sp, #144]
  42b148:	ldur	x9, [x29, #-56]
  42b14c:	str	x8, [x9]
  42b150:	mov	w10, #0x1                   	// #1
  42b154:	stur	w10, [x29, #-76]
  42b158:	b	42b168 <safe_atollu@plt+0x23a38>
  42b15c:	ldur	x8, [x29, #-56]
  42b160:	mov	x9, xzr
  42b164:	str	x9, [x8]
  42b168:	ldur	w8, [x29, #-76]
  42b16c:	cbnz	w8, 42b1f8 <safe_atollu@plt+0x23ac8>
  42b170:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42b174:	add	x8, x8, #0x31c
  42b178:	ldr	w9, [x8]
  42b17c:	cbnz	w9, 42b1f8 <safe_atollu@plt+0x23ac8>
  42b180:	mov	w8, #0x3                   	// #3
  42b184:	str	w8, [sp, #140]
  42b188:	str	wzr, [sp, #136]
  42b18c:	str	wzr, [sp, #132]
  42b190:	ldr	w0, [sp, #132]
  42b194:	bl	4064d0 <log_get_max_level_realm@plt>
  42b198:	ldr	w8, [sp, #140]
  42b19c:	and	w8, w8, #0x7
  42b1a0:	cmp	w0, w8
  42b1a4:	b.lt	42b1dc <safe_atollu@plt+0x23aac>  // b.tstop
  42b1a8:	ldr	w8, [sp, #132]
  42b1ac:	ldr	w9, [sp, #140]
  42b1b0:	orr	w0, w9, w8, lsl #10
  42b1b4:	ldr	w1, [sp, #136]
  42b1b8:	ldur	x6, [x29, #-24]
  42b1bc:	ldr	x2, [sp, #120]
  42b1c0:	mov	w3, #0xa90                 	// #2704
  42b1c4:	ldr	x4, [sp, #112]
  42b1c8:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  42b1cc:	add	x5, x5, #0xb84
  42b1d0:	bl	4064e0 <log_internal_realm@plt>
  42b1d4:	str	w0, [sp, #4]
  42b1d8:	b	42b1f0 <safe_atollu@plt+0x23ac0>
  42b1dc:	ldr	w0, [sp, #136]
  42b1e0:	bl	4064f0 <abs@plt>
  42b1e4:	mov	w8, wzr
  42b1e8:	subs	w8, w8, w0, uxtb
  42b1ec:	str	w8, [sp, #4]
  42b1f0:	ldr	w8, [sp, #4]
  42b1f4:	str	w8, [sp, #128]
  42b1f8:	ldur	w8, [x29, #-76]
  42b1fc:	stur	w8, [x29, #-4]
  42b200:	mov	w8, #0x1                   	// #1
  42b204:	stur	w8, [x29, #-124]
  42b208:	sub	x0, x29, #0x48
  42b20c:	bl	407e0c <safe_atollu@plt+0x6dc>
  42b210:	sub	x0, x29, #0x40
  42b214:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42b218:	ldur	w0, [x29, #-4]
  42b21c:	ldr	x28, [sp, #416]
  42b220:	ldp	x29, x30, [sp, #400]
  42b224:	add	sp, sp, #0x1b0
  42b228:	ret
  42b22c:	sub	sp, sp, #0x20
  42b230:	stp	x29, x30, [sp, #16]
  42b234:	add	x29, sp, #0x10
  42b238:	adrp	x8, 43c000 <safe_atollu@plt+0x348d0>
  42b23c:	add	x8, x8, #0xb9b
  42b240:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42b244:	add	x9, x9, #0xe40
  42b248:	str	x8, [sp, #8]
  42b24c:	str	x9, [sp]
  42b250:	bl	406820 <colors_enabled@plt>
  42b254:	tst	w0, #0x1
  42b258:	ldr	x8, [sp, #8]
  42b25c:	ldr	x9, [sp]
  42b260:	csel	x0, x8, x9, ne  // ne = any
  42b264:	ldp	x29, x30, [sp, #16]
  42b268:	add	sp, sp, #0x20
  42b26c:	ret
  42b270:	sub	sp, sp, #0x20
  42b274:	stp	x29, x30, [sp, #16]
  42b278:	add	x29, sp, #0x10
  42b27c:	str	x0, [sp, #8]
  42b280:	ldr	x8, [sp, #8]
  42b284:	ldr	x8, [x8]
  42b288:	cbz	x8, 42b298 <safe_atollu@plt+0x23b68>
  42b28c:	ldr	x8, [sp, #8]
  42b290:	ldr	x0, [x8]
  42b294:	bl	42b2a4 <safe_atollu@plt+0x23b74>
  42b298:	ldp	x29, x30, [sp, #16]
  42b29c:	add	sp, sp, #0x20
  42b2a0:	ret
  42b2a4:	sub	sp, sp, #0x20
  42b2a8:	stp	x29, x30, [sp, #16]
  42b2ac:	add	x29, sp, #0x10
  42b2b0:	adrp	x1, 406000 <__libc_start_main@plt-0x3f0>
  42b2b4:	add	x1, x1, #0x520
  42b2b8:	mov	x8, xzr
  42b2bc:	str	x0, [sp, #8]
  42b2c0:	ldr	x0, [sp, #8]
  42b2c4:	mov	x2, x8
  42b2c8:	bl	406530 <internal_hashmap_free@plt>
  42b2cc:	ldp	x29, x30, [sp, #16]
  42b2d0:	add	sp, sp, #0x20
  42b2d4:	ret
  42b2d8:	sub	sp, sp, #0x60
  42b2dc:	stp	x29, x30, [sp, #80]
  42b2e0:	add	x29, sp, #0x50
  42b2e4:	mov	x8, xzr
  42b2e8:	mov	w1, #0x3d                  	// #61
  42b2ec:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42b2f0:	add	x9, x9, #0xe41
  42b2f4:	add	x9, x9, #0x3
  42b2f8:	stur	x0, [x29, #-16]
  42b2fc:	stur	x8, [x29, #-32]
  42b300:	ldur	x0, [x29, #-16]
  42b304:	str	x9, [sp, #16]
  42b308:	bl	4073f0 <strchr@plt>
  42b30c:	stur	x0, [x29, #-24]
  42b310:	ldur	x8, [x29, #-24]
  42b314:	cbnz	x8, 42b3ac <safe_atollu@plt+0x23c7c>
  42b318:	mov	w8, #0x3                   	// #3
  42b31c:	stur	w8, [x29, #-36]
  42b320:	mov	w8, #0x75                  	// #117
  42b324:	movk	w8, #0x4000, lsl #16
  42b328:	str	w8, [sp, #40]
  42b32c:	str	wzr, [sp, #36]
  42b330:	ldr	w0, [sp, #36]
  42b334:	bl	4064d0 <log_get_max_level_realm@plt>
  42b338:	ldur	w8, [x29, #-36]
  42b33c:	and	w8, w8, #0x7
  42b340:	cmp	w0, w8
  42b344:	b.lt	42b37c <safe_atollu@plt+0x23c4c>  // b.tstop
  42b348:	ldr	w8, [sp, #36]
  42b34c:	ldur	w9, [x29, #-36]
  42b350:	orr	w0, w9, w8, lsl #10
  42b354:	ldr	w1, [sp, #40]
  42b358:	ldr	x2, [sp, #16]
  42b35c:	mov	w3, #0x1848                	// #6216
  42b360:	adrp	x4, 43c000 <safe_atollu@plt+0x348d0>
  42b364:	add	x4, x4, #0xe16
  42b368:	adrp	x5, 43c000 <safe_atollu@plt+0x348d0>
  42b36c:	add	x5, x5, #0xe25
  42b370:	bl	4064e0 <log_internal_realm@plt>
  42b374:	str	w0, [sp, #12]
  42b378:	b	42b390 <safe_atollu@plt+0x23c60>
  42b37c:	ldr	w0, [sp, #40]
  42b380:	bl	4064f0 <abs@plt>
  42b384:	mov	w8, wzr
  42b388:	subs	w8, w8, w0, uxtb
  42b38c:	str	w8, [sp, #12]
  42b390:	ldr	w8, [sp, #12]
  42b394:	str	w8, [sp, #32]
  42b398:	ldr	w8, [sp, #32]
  42b39c:	stur	w8, [x29, #-4]
  42b3a0:	mov	w8, #0x1                   	// #1
  42b3a4:	str	w8, [sp, #28]
  42b3a8:	b	42b424 <safe_atollu@plt+0x23cf4>
  42b3ac:	ldur	x8, [x29, #-24]
  42b3b0:	add	x0, x8, #0x1
  42b3b4:	mov	w1, #0x2                   	// #2
  42b3b8:	bl	407400 <shell_maybe_quote@plt>
  42b3bc:	stur	x0, [x29, #-32]
  42b3c0:	ldur	x8, [x29, #-32]
  42b3c4:	cbnz	x8, 42b3f4 <safe_atollu@plt+0x23cc4>
  42b3c8:	mov	w8, wzr
  42b3cc:	mov	w0, w8
  42b3d0:	ldr	x1, [sp, #16]
  42b3d4:	mov	w2, #0x184c                	// #6220
  42b3d8:	adrp	x3, 43c000 <safe_atollu@plt+0x348d0>
  42b3dc:	add	x3, x3, #0xe16
  42b3e0:	bl	4066b0 <log_oom_internal@plt>
  42b3e4:	stur	w0, [x29, #-4]
  42b3e8:	mov	w8, #0x1                   	// #1
  42b3ec:	str	w8, [sp, #28]
  42b3f0:	b	42b424 <safe_atollu@plt+0x23cf4>
  42b3f4:	ldur	x8, [x29, #-24]
  42b3f8:	ldur	x9, [x29, #-16]
  42b3fc:	subs	x8, x8, x9
  42b400:	ldur	x2, [x29, #-16]
  42b404:	ldur	x3, [x29, #-32]
  42b408:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  42b40c:	add	x0, x0, #0xe3f
  42b410:	mov	w1, w8
  42b414:	bl	406650 <printf@plt>
  42b418:	stur	wzr, [x29, #-4]
  42b41c:	mov	w8, #0x1                   	// #1
  42b420:	str	w8, [sp, #28]
  42b424:	sub	x0, x29, #0x20
  42b428:	bl	407e0c <safe_atollu@plt+0x6dc>
  42b42c:	ldur	w0, [x29, #-4]
  42b430:	ldp	x29, x30, [sp, #80]
  42b434:	add	sp, sp, #0x60
  42b438:	ret
  42b43c:	stp	x29, x30, [sp, #-32]!
  42b440:	str	x28, [sp, #16]
  42b444:	mov	x29, sp
  42b448:	sub	sp, sp, #0x200
  42b44c:	mov	x8, xzr
  42b450:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42b454:	add	x9, x9, #0x370
  42b458:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42b45c:	add	x10, x10, #0xe41
  42b460:	add	x10, x10, #0x3
  42b464:	adrp	x11, 43d000 <safe_atollu@plt+0x358d0>
  42b468:	add	x11, x11, #0x51
  42b46c:	adrp	x12, 439000 <safe_atollu@plt+0x318d0>
  42b470:	add	x12, x12, #0x9eb
  42b474:	stur	w0, [x29, #-8]
  42b478:	stur	x8, [x29, #-16]
  42b47c:	stur	x8, [x29, #-24]
  42b480:	stur	wzr, [x29, #-76]
  42b484:	ldrb	w13, [x9]
  42b488:	str	x10, [sp, #176]
  42b48c:	str	x11, [sp, #168]
  42b490:	str	x12, [sp, #160]
  42b494:	tbnz	w13, #0, 42b4b0 <safe_atollu@plt+0x23d80>
  42b498:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42b49c:	add	x8, x8, #0x31c
  42b4a0:	ldr	w9, [x8]
  42b4a4:	cmp	w9, #0x0
  42b4a8:	cset	w9, le
  42b4ac:	tbnz	w9, #0, 42b4c0 <safe_atollu@plt+0x23d90>
  42b4b0:	stur	wzr, [x29, #-4]
  42b4b4:	mov	w8, #0x1                   	// #1
  42b4b8:	stur	w8, [x29, #-96]
  42b4bc:	b	42be4c <safe_atollu@plt+0x2471c>
  42b4c0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42b4c4:	add	x8, x8, #0x328
  42b4c8:	ldr	x8, [x8]
  42b4cc:	cmp	x8, #0x0
  42b4d0:	cset	w9, ls  // ls = plast
  42b4d4:	tbnz	w9, #0, 42b4e8 <safe_atollu@plt+0x23db8>
  42b4d8:	stur	wzr, [x29, #-4]
  42b4dc:	mov	w8, #0x1                   	// #1
  42b4e0:	stur	w8, [x29, #-96]
  42b4e4:	b	42be4c <safe_atollu@plt+0x2471c>
  42b4e8:	bl	4065b0 <geteuid@plt>
  42b4ec:	cbnz	w0, 42b500 <safe_atollu@plt+0x23dd0>
  42b4f0:	stur	wzr, [x29, #-4]
  42b4f4:	mov	w8, #0x1                   	// #1
  42b4f8:	stur	w8, [x29, #-96]
  42b4fc:	b	42be4c <safe_atollu@plt+0x2471c>
  42b500:	bl	406e80 <on_tty@plt>
  42b504:	tbnz	w0, #0, 42b518 <safe_atollu@plt+0x23de8>
  42b508:	stur	wzr, [x29, #-4]
  42b50c:	mov	w8, #0x1                   	// #1
  42b510:	stur	w8, [x29, #-96]
  42b514:	b	42be4c <safe_atollu@plt+0x2471c>
  42b518:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42b51c:	add	x8, x8, #0x358
  42b520:	ldr	w9, [x8]
  42b524:	cbz	w9, 42b538 <safe_atollu@plt+0x23e08>
  42b528:	stur	wzr, [x29, #-4]
  42b52c:	mov	w8, #0x1                   	// #1
  42b530:	stur	w8, [x29, #-96]
  42b534:	b	42be4c <safe_atollu@plt+0x2471c>
  42b538:	mov	w8, wzr
  42b53c:	mov	w0, w8
  42b540:	sub	x1, x29, #0x48
  42b544:	bl	40c730 <safe_atollu@plt+0x5000>
  42b548:	stur	w0, [x29, #-92]
  42b54c:	ldur	w8, [x29, #-92]
  42b550:	cmp	w8, #0x0
  42b554:	cset	w8, ge  // ge = tcont
  42b558:	tbnz	w8, #0, 42b570 <safe_atollu@plt+0x23e40>
  42b55c:	ldur	w8, [x29, #-92]
  42b560:	stur	w8, [x29, #-4]
  42b564:	mov	w8, #0x1                   	// #1
  42b568:	stur	w8, [x29, #-96]
  42b56c:	b	42be4c <safe_atollu@plt+0x2471c>
  42b570:	ldur	x0, [x29, #-72]
  42b574:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42b578:	add	x1, x1, #0x164
  42b57c:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42b580:	add	x2, x2, #0x17b
  42b584:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42b588:	add	x3, x3, #0x193
  42b58c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42b590:	add	x4, x4, #0x39
  42b594:	mov	x8, xzr
  42b598:	mov	x5, x8
  42b59c:	sub	x6, x29, #0x10
  42b5a0:	mov	x7, x8
  42b5a4:	bl	406600 <sd_bus_call_method@plt>
  42b5a8:	stur	w0, [x29, #-92]
  42b5ac:	ldur	w9, [x29, #-92]
  42b5b0:	cmp	w9, #0x0
  42b5b4:	cset	w9, ge  // ge = tcont
  42b5b8:	tbnz	w9, #0, 42b5cc <safe_atollu@plt+0x23e9c>
  42b5bc:	stur	wzr, [x29, #-4]
  42b5c0:	mov	w8, #0x1                   	// #1
  42b5c4:	stur	w8, [x29, #-96]
  42b5c8:	b	42be4c <safe_atollu@plt+0x2471c>
  42b5cc:	ldur	x0, [x29, #-16]
  42b5d0:	mov	w1, #0x61                  	// #97
  42b5d4:	adrp	x2, 43d000 <safe_atollu@plt+0x358d0>
  42b5d8:	add	x2, x2, #0x48
  42b5dc:	bl	406a30 <sd_bus_message_enter_container@plt>
  42b5e0:	stur	w0, [x29, #-92]
  42b5e4:	ldur	w8, [x29, #-92]
  42b5e8:	cmp	w8, #0x0
  42b5ec:	cset	w8, ge  // ge = tcont
  42b5f0:	tbnz	w8, #0, 42b67c <safe_atollu@plt+0x23f4c>
  42b5f4:	mov	w8, #0x3                   	// #3
  42b5f8:	stur	w8, [x29, #-100]
  42b5fc:	ldur	w8, [x29, #-92]
  42b600:	stur	w8, [x29, #-104]
  42b604:	stur	wzr, [x29, #-108]
  42b608:	ldur	w0, [x29, #-108]
  42b60c:	bl	4064d0 <log_get_max_level_realm@plt>
  42b610:	ldur	w8, [x29, #-100]
  42b614:	and	w8, w8, #0x7
  42b618:	cmp	w0, w8
  42b61c:	b.lt	42b64c <safe_atollu@plt+0x23f1c>  // b.tstop
  42b620:	ldur	w8, [x29, #-108]
  42b624:	ldur	w9, [x29, #-100]
  42b628:	orr	w0, w9, w8, lsl #10
  42b62c:	ldur	w1, [x29, #-104]
  42b630:	ldr	x2, [sp, #176]
  42b634:	mov	w3, #0xd00                 	// #3328
  42b638:	ldr	x4, [sp, #168]
  42b63c:	ldr	x5, [sp, #160]
  42b640:	bl	4064e0 <log_internal_realm@plt>
  42b644:	str	w0, [sp, #156]
  42b648:	b	42b660 <safe_atollu@plt+0x23f30>
  42b64c:	ldur	w0, [x29, #-104]
  42b650:	bl	4064f0 <abs@plt>
  42b654:	mov	w8, wzr
  42b658:	subs	w8, w8, w0, uxtb
  42b65c:	str	w8, [sp, #156]
  42b660:	ldr	w8, [sp, #156]
  42b664:	stur	w8, [x29, #-112]
  42b668:	ldur	w8, [x29, #-112]
  42b66c:	stur	w8, [x29, #-4]
  42b670:	mov	w8, #0x1                   	// #1
  42b674:	stur	w8, [x29, #-96]
  42b678:	b	42be4c <safe_atollu@plt+0x2471c>
  42b67c:	ldur	x0, [x29, #-16]
  42b680:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  42b684:	add	x1, x1, #0x48
  42b688:	sub	x2, x29, #0x20
  42b68c:	sub	x3, x29, #0x28
  42b690:	sub	x4, x29, #0x30
  42b694:	sub	x5, x29, #0x38
  42b698:	sub	x6, x29, #0x3c
  42b69c:	sub	x7, x29, #0x40
  42b6a0:	bl	406a40 <sd_bus_message_read@plt>
  42b6a4:	stur	w0, [x29, #-92]
  42b6a8:	cmp	w0, #0x0
  42b6ac:	cset	w8, le
  42b6b0:	tbnz	w8, #0, 42b98c <safe_atollu@plt+0x2425c>
  42b6b4:	mov	x8, xzr
  42b6b8:	stur	x8, [x29, #-120]
  42b6bc:	stur	x8, [x29, #-128]
  42b6c0:	stur	x8, [x29, #-136]
  42b6c4:	ldur	x0, [x29, #-56]
  42b6c8:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  42b6cc:	add	x1, x1, #0x69
  42b6d0:	bl	4066f0 <strcmp@plt>
  42b6d4:	cbz	w0, 42b6e4 <safe_atollu@plt+0x23fb4>
  42b6d8:	mov	w8, #0x2                   	// #2
  42b6dc:	stur	w8, [x29, #-96]
  42b6e0:	b	42b950 <safe_atollu@plt+0x24220>
  42b6e4:	ldur	x0, [x29, #-32]
  42b6e8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42b6ec:	add	x1, x1, #0xb63
  42b6f0:	bl	42d35c <safe_atollu@plt+0x25c2c>
  42b6f4:	stur	x0, [x29, #-136]
  42b6f8:	ldur	x8, [x29, #-136]
  42b6fc:	cbnz	x8, 42b728 <safe_atollu@plt+0x23ff8>
  42b700:	mov	w8, wzr
  42b704:	mov	w0, w8
  42b708:	ldr	x1, [sp, #176]
  42b70c:	mov	w2, #0xd0b                 	// #3339
  42b710:	ldr	x3, [sp, #168]
  42b714:	bl	4066b0 <log_oom_internal@plt>
  42b718:	stur	w0, [x29, #-4]
  42b71c:	mov	w8, #0x1                   	// #1
  42b720:	stur	w8, [x29, #-96]
  42b724:	b	42b950 <safe_atollu@plt+0x24220>
  42b728:	ldur	w0, [x29, #-64]
  42b72c:	bl	42d390 <safe_atollu@plt+0x25c60>
  42b730:	tbnz	w0, #0, 42b7c8 <safe_atollu@plt+0x24098>
  42b734:	mov	w8, #0x3                   	// #3
  42b738:	stur	w8, [x29, #-140]
  42b73c:	mov	w8, #0x22                  	// #34
  42b740:	movk	w8, #0x4000, lsl #16
  42b744:	stur	w8, [x29, #-144]
  42b748:	stur	wzr, [x29, #-148]
  42b74c:	ldur	w0, [x29, #-148]
  42b750:	bl	4064d0 <log_get_max_level_realm@plt>
  42b754:	ldur	w8, [x29, #-140]
  42b758:	and	w8, w8, #0x7
  42b75c:	cmp	w0, w8
  42b760:	b.lt	42b798 <safe_atollu@plt+0x24068>  // b.tstop
  42b764:	ldur	w8, [x29, #-148]
  42b768:	ldur	w9, [x29, #-140]
  42b76c:	orr	w0, w9, w8, lsl #10
  42b770:	ldur	w1, [x29, #-144]
  42b774:	ldur	w6, [x29, #-64]
  42b778:	ldr	x2, [sp, #176]
  42b77c:	mov	w3, #0xd0e                 	// #3342
  42b780:	ldr	x4, [sp, #168]
  42b784:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42b788:	add	x5, x5, #0x6f
  42b78c:	bl	4064e0 <log_internal_realm@plt>
  42b790:	str	w0, [sp, #152]
  42b794:	b	42b7ac <safe_atollu@plt+0x2407c>
  42b798:	ldur	w0, [x29, #-144]
  42b79c:	bl	4064f0 <abs@plt>
  42b7a0:	mov	w8, wzr
  42b7a4:	subs	w8, w8, w0, uxtb
  42b7a8:	str	w8, [sp, #152]
  42b7ac:	ldr	w8, [sp, #152]
  42b7b0:	stur	w8, [x29, #-152]
  42b7b4:	ldur	w8, [x29, #-152]
  42b7b8:	stur	w8, [x29, #-4]
  42b7bc:	mov	w8, #0x1                   	// #1
  42b7c0:	stur	w8, [x29, #-96]
  42b7c4:	b	42b950 <safe_atollu@plt+0x24220>
  42b7c8:	ldur	x0, [x29, #-136]
  42b7cc:	mov	w8, #0x0                   	// #0
  42b7d0:	sturb	w8, [x29, #-153]
  42b7d4:	ldur	w8, [x29, #-8]
  42b7d8:	subs	w8, w8, #0x1
  42b7dc:	cmp	w8, #0x3
  42b7e0:	cset	w8, ls  // ls = plast
  42b7e4:	eor	w8, w8, #0x1
  42b7e8:	str	x0, [sp, #144]
  42b7ec:	tbnz	w8, #0, 42b800 <safe_atollu@plt+0x240d0>
  42b7f0:	b	42b7f4 <safe_atollu@plt+0x240c4>
  42b7f4:	mov	w8, #0x1                   	// #1
  42b7f8:	sturb	w8, [x29, #-153]
  42b7fc:	b	42b800 <safe_atollu@plt+0x240d0>
  42b800:	ldurb	w8, [x29, #-153]
  42b804:	and	w8, w8, #0x1
  42b808:	sturb	w8, [x29, #-154]
  42b80c:	ldurb	w8, [x29, #-154]
  42b810:	adrp	x9, 43d000 <safe_atollu@plt+0x358d0>
  42b814:	add	x9, x9, #0x7f
  42b818:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42b81c:	add	x10, x10, #0xeed
  42b820:	tst	w8, #0x1
  42b824:	csel	x1, x10, x9, ne  // ne = any
  42b828:	ldr	x0, [sp, #144]
  42b82c:	bl	406ab0 <strv_find@plt>
  42b830:	cbnz	x0, 42b840 <safe_atollu@plt+0x24110>
  42b834:	mov	w8, #0x2                   	// #2
  42b838:	stur	w8, [x29, #-96]
  42b83c:	b	42b950 <safe_atollu@plt+0x24220>
  42b840:	ldur	w0, [x29, #-64]
  42b844:	sub	x1, x29, #0x78
  42b848:	bl	4071b0 <get_process_comm@plt>
  42b84c:	ldur	w8, [x29, #-60]
  42b850:	mov	w0, w8
  42b854:	bl	407410 <uid_to_name@plt>
  42b858:	stur	x0, [x29, #-128]
  42b85c:	mov	w8, #0x4                   	// #4
  42b860:	stur	w8, [x29, #-160]
  42b864:	stur	wzr, [x29, #-164]
  42b868:	stur	wzr, [x29, #-168]
  42b86c:	ldur	w0, [x29, #-168]
  42b870:	bl	4064d0 <log_get_max_level_realm@plt>
  42b874:	ldur	w8, [x29, #-160]
  42b878:	and	w8, w8, #0x7
  42b87c:	cmp	w0, w8
  42b880:	b.lt	42b924 <safe_atollu@plt+0x241f4>  // b.tstop
  42b884:	ldur	w8, [x29, #-168]
  42b888:	ldur	w9, [x29, #-160]
  42b88c:	orr	w0, w9, w8, lsl #10
  42b890:	ldur	w1, [x29, #-164]
  42b894:	ldur	x6, [x29, #-40]
  42b898:	ldur	w7, [x29, #-64]
  42b89c:	ldur	x10, [x29, #-120]
  42b8a0:	str	w0, [sp, #140]
  42b8a4:	mov	x0, x10
  42b8a8:	str	w1, [sp, #136]
  42b8ac:	str	x6, [sp, #128]
  42b8b0:	str	w7, [sp, #124]
  42b8b4:	bl	41f840 <safe_atollu@plt+0x18110>
  42b8b8:	ldur	x10, [x29, #-128]
  42b8bc:	str	x0, [sp, #112]
  42b8c0:	mov	x0, x10
  42b8c4:	bl	41f840 <safe_atollu@plt+0x18110>
  42b8c8:	ldur	x10, [x29, #-48]
  42b8cc:	ldr	w8, [sp, #140]
  42b8d0:	str	x0, [sp, #104]
  42b8d4:	mov	w0, w8
  42b8d8:	ldr	w1, [sp, #136]
  42b8dc:	ldr	x2, [sp, #176]
  42b8e0:	mov	w3, #0xd1c                 	// #3356
  42b8e4:	ldr	x4, [sp, #168]
  42b8e8:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42b8ec:	add	x5, x5, #0x85
  42b8f0:	ldr	x6, [sp, #128]
  42b8f4:	ldr	w7, [sp, #124]
  42b8f8:	mov	x11, sp
  42b8fc:	ldr	x12, [sp, #112]
  42b900:	str	x12, [x11]
  42b904:	mov	x11, sp
  42b908:	ldr	x13, [sp, #104]
  42b90c:	str	x13, [x11, #8]
  42b910:	mov	x11, sp
  42b914:	str	x10, [x11, #16]
  42b918:	bl	4064e0 <log_internal_realm@plt>
  42b91c:	str	w0, [sp, #100]
  42b920:	b	42b938 <safe_atollu@plt+0x24208>
  42b924:	ldur	w0, [x29, #-164]
  42b928:	bl	4064f0 <abs@plt>
  42b92c:	mov	w8, wzr
  42b930:	subs	w8, w8, w0, uxtb
  42b934:	str	w8, [sp, #100]
  42b938:	ldr	w8, [sp, #100]
  42b93c:	stur	w8, [x29, #-172]
  42b940:	ldur	w8, [x29, #-76]
  42b944:	add	w8, w8, #0x1
  42b948:	stur	w8, [x29, #-76]
  42b94c:	stur	wzr, [x29, #-96]
  42b950:	sub	x0, x29, #0x88
  42b954:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42b958:	sub	x0, x29, #0x80
  42b95c:	bl	407e0c <safe_atollu@plt+0x6dc>
  42b960:	sub	x0, x29, #0x78
  42b964:	bl	407e0c <safe_atollu@plt+0x6dc>
  42b968:	ldur	w8, [x29, #-96]
  42b96c:	str	w8, [sp, #96]
  42b970:	cbz	w8, 42b988 <safe_atollu@plt+0x24258>
  42b974:	b	42b978 <safe_atollu@plt+0x24248>
  42b978:	ldr	w8, [sp, #96]
  42b97c:	cmp	w8, #0x2
  42b980:	b.eq	42b67c <safe_atollu@plt+0x23f4c>  // b.none
  42b984:	b	42be4c <safe_atollu@plt+0x2471c>
  42b988:	b	42b67c <safe_atollu@plt+0x23f4c>
  42b98c:	ldur	w8, [x29, #-92]
  42b990:	cmp	w8, #0x0
  42b994:	cset	w8, ge  // ge = tcont
  42b998:	tbnz	w8, #0, 42ba24 <safe_atollu@plt+0x242f4>
  42b99c:	mov	w8, #0x3                   	// #3
  42b9a0:	stur	w8, [x29, #-176]
  42b9a4:	ldur	w8, [x29, #-92]
  42b9a8:	stur	w8, [x29, #-180]
  42b9ac:	stur	wzr, [x29, #-184]
  42b9b0:	ldur	w0, [x29, #-184]
  42b9b4:	bl	4064d0 <log_get_max_level_realm@plt>
  42b9b8:	ldur	w8, [x29, #-176]
  42b9bc:	and	w8, w8, #0x7
  42b9c0:	cmp	w0, w8
  42b9c4:	b.lt	42b9f4 <safe_atollu@plt+0x242c4>  // b.tstop
  42b9c8:	ldur	w8, [x29, #-184]
  42b9cc:	ldur	w9, [x29, #-176]
  42b9d0:	orr	w0, w9, w8, lsl #10
  42b9d4:	ldur	w1, [x29, #-180]
  42b9d8:	ldr	x2, [sp, #176]
  42b9dc:	mov	w3, #0xd21                 	// #3361
  42b9e0:	ldr	x4, [sp, #168]
  42b9e4:	ldr	x5, [sp, #160]
  42b9e8:	bl	4064e0 <log_internal_realm@plt>
  42b9ec:	str	w0, [sp, #92]
  42b9f0:	b	42ba08 <safe_atollu@plt+0x242d8>
  42b9f4:	ldur	w0, [x29, #-180]
  42b9f8:	bl	4064f0 <abs@plt>
  42b9fc:	mov	w8, wzr
  42ba00:	subs	w8, w8, w0, uxtb
  42ba04:	str	w8, [sp, #92]
  42ba08:	ldr	w8, [sp, #92]
  42ba0c:	stur	w8, [x29, #-188]
  42ba10:	ldur	w8, [x29, #-188]
  42ba14:	stur	w8, [x29, #-4]
  42ba18:	mov	w8, #0x1                   	// #1
  42ba1c:	stur	w8, [x29, #-96]
  42ba20:	b	42be4c <safe_atollu@plt+0x2471c>
  42ba24:	ldur	x0, [x29, #-16]
  42ba28:	bl	406a70 <sd_bus_message_exit_container@plt>
  42ba2c:	stur	w0, [x29, #-92]
  42ba30:	ldur	w8, [x29, #-92]
  42ba34:	cmp	w8, #0x0
  42ba38:	cset	w8, ge  // ge = tcont
  42ba3c:	tbnz	w8, #0, 42bac8 <safe_atollu@plt+0x24398>
  42ba40:	mov	w8, #0x3                   	// #3
  42ba44:	stur	w8, [x29, #-192]
  42ba48:	ldur	w8, [x29, #-92]
  42ba4c:	stur	w8, [x29, #-196]
  42ba50:	stur	wzr, [x29, #-200]
  42ba54:	ldur	w0, [x29, #-200]
  42ba58:	bl	4064d0 <log_get_max_level_realm@plt>
  42ba5c:	ldur	w8, [x29, #-192]
  42ba60:	and	w8, w8, #0x7
  42ba64:	cmp	w0, w8
  42ba68:	b.lt	42ba98 <safe_atollu@plt+0x24368>  // b.tstop
  42ba6c:	ldur	w8, [x29, #-200]
  42ba70:	ldur	w9, [x29, #-192]
  42ba74:	orr	w0, w9, w8, lsl #10
  42ba78:	ldur	w1, [x29, #-196]
  42ba7c:	ldr	x2, [sp, #176]
  42ba80:	mov	w3, #0xd25                 	// #3365
  42ba84:	ldr	x4, [sp, #168]
  42ba88:	ldr	x5, [sp, #160]
  42ba8c:	bl	4064e0 <log_internal_realm@plt>
  42ba90:	str	w0, [sp, #88]
  42ba94:	b	42baac <safe_atollu@plt+0x2437c>
  42ba98:	ldur	w0, [x29, #-196]
  42ba9c:	bl	4064f0 <abs@plt>
  42baa0:	mov	w8, wzr
  42baa4:	subs	w8, w8, w0, uxtb
  42baa8:	str	w8, [sp, #88]
  42baac:	ldr	w8, [sp, #88]
  42bab0:	stur	w8, [x29, #-204]
  42bab4:	ldur	w8, [x29, #-204]
  42bab8:	stur	w8, [x29, #-4]
  42babc:	mov	w8, #0x1                   	// #1
  42bac0:	stur	w8, [x29, #-96]
  42bac4:	b	42be4c <safe_atollu@plt+0x2471c>
  42bac8:	sub	x0, x29, #0x18
  42bacc:	bl	407420 <sd_get_sessions@plt>
  42bad0:	ldur	x8, [x29, #-24]
  42bad4:	stur	x8, [x29, #-88]
  42bad8:	ldur	x8, [x29, #-88]
  42badc:	mov	w9, #0x0                   	// #0
  42bae0:	str	w9, [sp, #84]
  42bae4:	cbz	x8, 42bafc <safe_atollu@plt+0x243cc>
  42bae8:	ldur	x8, [x29, #-88]
  42baec:	ldr	x8, [x8]
  42baf0:	cmp	x8, #0x0
  42baf4:	cset	w9, ne  // ne = any
  42baf8:	str	w9, [sp, #84]
  42bafc:	ldr	w8, [sp, #84]
  42bb00:	tbnz	w8, #0, 42bb08 <safe_atollu@plt+0x243d8>
  42bb04:	b	42bd8c <safe_atollu@plt+0x2465c>
  42bb08:	mov	x8, xzr
  42bb0c:	stur	x8, [x29, #-216]
  42bb10:	stur	x8, [x29, #-224]
  42bb14:	stur	x8, [x29, #-232]
  42bb18:	stur	x8, [x29, #-240]
  42bb1c:	stur	x8, [x29, #-248]
  42bb20:	str	x8, [sp, #256]
  42bb24:	ldur	x8, [x29, #-88]
  42bb28:	ldr	x0, [x8]
  42bb2c:	sub	x1, x29, #0x3c
  42bb30:	bl	407430 <sd_session_get_uid@plt>
  42bb34:	cmp	w0, #0x0
  42bb38:	cset	w9, lt  // lt = tstop
  42bb3c:	tbnz	w9, #0, 42bb58 <safe_atollu@plt+0x24428>
  42bb40:	ldur	w8, [x29, #-60]
  42bb44:	str	w8, [sp, #80]
  42bb48:	bl	4071f0 <getuid@plt>
  42bb4c:	ldr	w8, [sp, #80]
  42bb50:	cmp	w8, w0
  42bb54:	b.ne	42bb64 <safe_atollu@plt+0x24434>  // b.any
  42bb58:	mov	w8, #0x7                   	// #7
  42bb5c:	stur	w8, [x29, #-96]
  42bb60:	b	42bd3c <safe_atollu@plt+0x2460c>
  42bb64:	ldur	x8, [x29, #-88]
  42bb68:	ldr	x0, [x8]
  42bb6c:	add	x1, sp, #0x100
  42bb70:	bl	407440 <sd_session_get_class@plt>
  42bb74:	cmp	w0, #0x0
  42bb78:	cset	w9, lt  // lt = tstop
  42bb7c:	tbnz	w9, #0, 42bb94 <safe_atollu@plt+0x24464>
  42bb80:	ldr	x0, [sp, #256]
  42bb84:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  42bb88:	add	x1, x1, #0x82c
  42bb8c:	bl	4066f0 <strcmp@plt>
  42bb90:	cbz	w0, 42bba0 <safe_atollu@plt+0x24470>
  42bb94:	mov	w8, #0x7                   	// #7
  42bb98:	stur	w8, [x29, #-96]
  42bb9c:	b	42bd3c <safe_atollu@plt+0x2460c>
  42bba0:	ldur	x8, [x29, #-88]
  42bba4:	ldr	x0, [x8]
  42bba8:	sub	x1, x29, #0xd8
  42bbac:	bl	407450 <sd_session_get_type@plt>
  42bbb0:	cmp	w0, #0x0
  42bbb4:	cset	w9, lt  // lt = tstop
  42bbb8:	tbnz	w9, #0, 42bbe8 <safe_atollu@plt+0x244b8>
  42bbbc:	add	x8, sp, #0xd8
  42bbc0:	mov	x0, x8
  42bbc4:	adrp	x1, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42bbc8:	add	x1, x1, #0x200
  42bbcc:	mov	x2, #0x28                  	// #40
  42bbd0:	str	x8, [sp, #72]
  42bbd4:	bl	406a90 <memcpy@plt>
  42bbd8:	ldur	x1, [x29, #-216]
  42bbdc:	ldr	x0, [sp, #72]
  42bbe0:	bl	406ab0 <strv_find@plt>
  42bbe4:	cbnz	x0, 42bbf4 <safe_atollu@plt+0x244c4>
  42bbe8:	mov	w8, #0x7                   	// #7
  42bbec:	stur	w8, [x29, #-96]
  42bbf0:	b	42bd3c <safe_atollu@plt+0x2460c>
  42bbf4:	ldur	x8, [x29, #-88]
  42bbf8:	ldr	x0, [x8]
  42bbfc:	sub	x1, x29, #0xe0
  42bc00:	bl	407460 <sd_session_get_tty@plt>
  42bc04:	ldur	x8, [x29, #-88]
  42bc08:	ldr	x8, [x8]
  42bc0c:	mov	x0, x8
  42bc10:	sub	x1, x29, #0xe8
  42bc14:	bl	407470 <sd_session_get_seat@plt>
  42bc18:	ldur	x8, [x29, #-88]
  42bc1c:	ldr	x8, [x8]
  42bc20:	mov	x0, x8
  42bc24:	sub	x1, x29, #0xf8
  42bc28:	bl	407480 <sd_session_get_service@plt>
  42bc2c:	ldur	w9, [x29, #-60]
  42bc30:	mov	w0, w9
  42bc34:	bl	407410 <uid_to_name@plt>
  42bc38:	stur	x0, [x29, #-240]
  42bc3c:	mov	w9, #0x4                   	// #4
  42bc40:	str	w9, [sp, #212]
  42bc44:	str	wzr, [sp, #208]
  42bc48:	str	wzr, [sp, #204]
  42bc4c:	ldr	w0, [sp, #204]
  42bc50:	bl	4064d0 <log_get_max_level_realm@plt>
  42bc54:	ldr	w9, [sp, #212]
  42bc58:	and	w9, w9, #0x7
  42bc5c:	cmp	w0, w9
  42bc60:	b.lt	42bd10 <safe_atollu@plt+0x245e0>  // b.tstop
  42bc64:	ldr	w8, [sp, #204]
  42bc68:	ldr	w9, [sp, #212]
  42bc6c:	orr	w0, w9, w8, lsl #10
  42bc70:	ldr	w1, [sp, #208]
  42bc74:	ldur	x10, [x29, #-240]
  42bc78:	str	w0, [sp, #68]
  42bc7c:	mov	x0, x10
  42bc80:	str	w1, [sp, #64]
  42bc84:	bl	41f840 <safe_atollu@plt+0x18110>
  42bc88:	ldur	x10, [x29, #-224]
  42bc8c:	str	x0, [sp, #56]
  42bc90:	mov	x0, x10
  42bc94:	bl	40bb00 <safe_atollu@plt+0x43d0>
  42bc98:	tbnz	w0, #0, 42bca0 <safe_atollu@plt+0x24570>
  42bc9c:	b	42bcd4 <safe_atollu@plt+0x245a4>
  42bca0:	ldur	x0, [x29, #-232]
  42bca4:	bl	40bb00 <safe_atollu@plt+0x43d0>
  42bca8:	tbnz	w0, #0, 42bcb0 <safe_atollu@plt+0x24580>
  42bcac:	b	42bcc0 <safe_atollu@plt+0x24590>
  42bcb0:	ldur	x0, [x29, #-248]
  42bcb4:	bl	41f840 <safe_atollu@plt+0x18110>
  42bcb8:	str	x0, [sp, #48]
  42bcbc:	b	42bcc8 <safe_atollu@plt+0x24598>
  42bcc0:	ldur	x8, [x29, #-232]
  42bcc4:	str	x8, [sp, #48]
  42bcc8:	ldr	x8, [sp, #48]
  42bccc:	str	x8, [sp, #40]
  42bcd0:	b	42bcdc <safe_atollu@plt+0x245ac>
  42bcd4:	ldur	x8, [x29, #-224]
  42bcd8:	str	x8, [sp, #40]
  42bcdc:	ldr	x8, [sp, #40]
  42bce0:	ldr	w0, [sp, #68]
  42bce4:	ldr	w1, [sp, #64]
  42bce8:	ldr	x2, [sp, #176]
  42bcec:	mov	w3, #0xd3a                 	// #3386
  42bcf0:	ldr	x4, [sp, #168]
  42bcf4:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42bcf8:	add	x5, x5, #0xdd
  42bcfc:	ldr	x6, [sp, #56]
  42bd00:	mov	x7, x8
  42bd04:	bl	4064e0 <log_internal_realm@plt>
  42bd08:	str	w0, [sp, #36]
  42bd0c:	b	42bd24 <safe_atollu@plt+0x245f4>
  42bd10:	ldr	w0, [sp, #208]
  42bd14:	bl	4064f0 <abs@plt>
  42bd18:	mov	w8, wzr
  42bd1c:	subs	w8, w8, w0, uxtb
  42bd20:	str	w8, [sp, #36]
  42bd24:	ldr	w8, [sp, #36]
  42bd28:	str	w8, [sp, #200]
  42bd2c:	ldur	w8, [x29, #-76]
  42bd30:	add	w8, w8, #0x1
  42bd34:	stur	w8, [x29, #-76]
  42bd38:	stur	wzr, [x29, #-96]
  42bd3c:	add	x0, sp, #0x100
  42bd40:	bl	407e0c <safe_atollu@plt+0x6dc>
  42bd44:	sub	x0, x29, #0xf8
  42bd48:	bl	407e0c <safe_atollu@plt+0x6dc>
  42bd4c:	sub	x0, x29, #0xf0
  42bd50:	bl	407e0c <safe_atollu@plt+0x6dc>
  42bd54:	sub	x0, x29, #0xe8
  42bd58:	bl	407e0c <safe_atollu@plt+0x6dc>
  42bd5c:	sub	x0, x29, #0xe0
  42bd60:	bl	407e0c <safe_atollu@plt+0x6dc>
  42bd64:	sub	x0, x29, #0xd8
  42bd68:	bl	407e0c <safe_atollu@plt+0x6dc>
  42bd6c:	ldur	w8, [x29, #-96]
  42bd70:	cbz	w8, 42bd7c <safe_atollu@plt+0x2464c>
  42bd74:	b	42bd78 <safe_atollu@plt+0x24648>
  42bd78:	b	42bd7c <safe_atollu@plt+0x2464c>
  42bd7c:	ldur	x8, [x29, #-88]
  42bd80:	add	x8, x8, #0x8
  42bd84:	stur	x8, [x29, #-88]
  42bd88:	b	42bad8 <safe_atollu@plt+0x243a8>
  42bd8c:	ldur	w8, [x29, #-76]
  42bd90:	cmp	w8, #0x0
  42bd94:	cset	w8, hi  // hi = pmore
  42bd98:	tbnz	w8, #0, 42bdac <safe_atollu@plt+0x2467c>
  42bd9c:	stur	wzr, [x29, #-4]
  42bda0:	mov	w8, #0x1                   	// #1
  42bda4:	stur	w8, [x29, #-96]
  42bda8:	b	42be4c <safe_atollu@plt+0x2471c>
  42bdac:	mov	w8, #0x3                   	// #3
  42bdb0:	str	w8, [sp, #196]
  42bdb4:	str	wzr, [sp, #192]
  42bdb8:	str	wzr, [sp, #188]
  42bdbc:	ldr	w0, [sp, #188]
  42bdc0:	bl	4064d0 <log_get_max_level_realm@plt>
  42bdc4:	ldr	w8, [sp, #196]
  42bdc8:	and	w8, w8, #0x7
  42bdcc:	cmp	w0, w8
  42bdd0:	b.lt	42be20 <safe_atollu@plt+0x246f0>  // b.tstop
  42bdd4:	ldr	w8, [sp, #188]
  42bdd8:	ldr	w9, [sp, #196]
  42bddc:	orr	w0, w9, w8, lsl #10
  42bde0:	ldr	w1, [sp, #192]
  42bde4:	ldursw	x10, [x29, #-8]
  42bde8:	mov	x11, #0x18                  	// #24
  42bdec:	mul	x10, x11, x10
  42bdf0:	adrp	x11, 434000 <safe_atollu@plt+0x2c8d0>
  42bdf4:	add	x11, x11, #0x640
  42bdf8:	add	x10, x11, x10
  42bdfc:	ldr	x6, [x10, #8]
  42be00:	ldr	x2, [sp, #176]
  42be04:	mov	w3, #0xd42                 	// #3394
  42be08:	ldr	x4, [sp, #168]
  42be0c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42be10:	add	x5, x5, #0xf9
  42be14:	bl	4064e0 <log_internal_realm@plt>
  42be18:	str	w0, [sp, #32]
  42be1c:	b	42be34 <safe_atollu@plt+0x24704>
  42be20:	ldr	w0, [sp, #192]
  42be24:	bl	4064f0 <abs@plt>
  42be28:	mov	w8, wzr
  42be2c:	subs	w8, w8, w0, uxtb
  42be30:	str	w8, [sp, #32]
  42be34:	ldr	w8, [sp, #32]
  42be38:	str	w8, [sp, #184]
  42be3c:	mov	w8, #0xffffffff            	// #-1
  42be40:	stur	w8, [x29, #-4]
  42be44:	mov	w8, #0x1                   	// #1
  42be48:	stur	w8, [x29, #-96]
  42be4c:	sub	x0, x29, #0x18
  42be50:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42be54:	sub	x0, x29, #0x10
  42be58:	bl	41a8c8 <safe_atollu@plt+0x13198>
  42be5c:	ldur	w0, [x29, #-4]
  42be60:	add	sp, sp, #0x200
  42be64:	ldr	x28, [sp, #16]
  42be68:	ldp	x29, x30, [sp], #32
  42be6c:	ret
  42be70:	sub	sp, sp, #0x80
  42be74:	stp	x29, x30, [sp, #112]
  42be78:	add	x29, sp, #0x70
  42be7c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42be80:	add	x8, x8, #0x372
  42be84:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42be88:	add	x9, x9, #0xe41
  42be8c:	add	x2, x9, #0x3
  42be90:	ldrb	w10, [x8]
  42be94:	str	x2, [sp, #40]
  42be98:	tbnz	w10, #0, 42bea4 <safe_atollu@plt+0x24774>
  42be9c:	stur	wzr, [x29, #-4]
  42bea0:	b	42c018 <safe_atollu@plt+0x248e8>
  42bea4:	stur	xzr, [x29, #-32]
  42bea8:	stur	xzr, [x29, #-24]
  42beac:	stur	xzr, [x29, #-16]
  42beb0:	mov	w8, wzr
  42beb4:	mov	w0, w8
  42beb8:	sub	x1, x29, #0x28
  42bebc:	bl	40c730 <safe_atollu@plt+0x5000>
  42bec0:	stur	w0, [x29, #-44]
  42bec4:	ldur	w8, [x29, #-44]
  42bec8:	cmp	w8, #0x0
  42becc:	cset	w8, ge  // ge = tcont
  42bed0:	tbnz	w8, #0, 42bee8 <safe_atollu@plt+0x247b8>
  42bed4:	ldur	w8, [x29, #-44]
  42bed8:	stur	w8, [x29, #-4]
  42bedc:	mov	w8, #0x1                   	// #1
  42bee0:	stur	w8, [x29, #-48]
  42bee4:	b	42c010 <safe_atollu@plt+0x248e0>
  42bee8:	ldur	x0, [x29, #-40]
  42beec:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42bef0:	add	x1, x1, #0x164
  42bef4:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42bef8:	add	x2, x2, #0x17b
  42befc:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42bf00:	add	x3, x3, #0x193
  42bf04:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42bf08:	add	x4, x4, #0x189
  42bf0c:	sub	x5, x29, #0x20
  42bf10:	mov	x8, xzr
  42bf14:	mov	x6, x8
  42bf18:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  42bf1c:	add	x7, x7, #0x1ab
  42bf20:	mov	x8, sp
  42bf24:	mov	w9, #0x1                   	// #1
  42bf28:	str	w9, [x8]
  42bf2c:	bl	406600 <sd_bus_call_method@plt>
  42bf30:	stur	w0, [x29, #-44]
  42bf34:	ldur	w9, [x29, #-44]
  42bf38:	cmp	w9, #0x0
  42bf3c:	cset	w9, ge  // ge = tcont
  42bf40:	tbnz	w9, #0, 42c004 <safe_atollu@plt+0x248d4>
  42bf44:	mov	w8, #0x3                   	// #3
  42bf48:	stur	w8, [x29, #-52]
  42bf4c:	ldur	w8, [x29, #-44]
  42bf50:	str	w8, [sp, #56]
  42bf54:	str	wzr, [sp, #52]
  42bf58:	ldr	w0, [sp, #52]
  42bf5c:	bl	4064d0 <log_get_max_level_realm@plt>
  42bf60:	ldur	w8, [x29, #-52]
  42bf64:	and	w8, w8, #0x7
  42bf68:	cmp	w0, w8
  42bf6c:	b.lt	42bfd4 <safe_atollu@plt+0x248a4>  // b.tstop
  42bf70:	ldr	w8, [sp, #52]
  42bf74:	ldur	w9, [x29, #-52]
  42bf78:	orr	w0, w9, w8, lsl #10
  42bf7c:	ldr	w1, [sp, #56]
  42bf80:	ldur	w8, [x29, #-44]
  42bf84:	sub	x10, x29, #0x20
  42bf88:	str	w0, [sp, #36]
  42bf8c:	mov	x0, x10
  42bf90:	str	w1, [sp, #32]
  42bf94:	mov	w1, w8
  42bf98:	bl	406610 <bus_error_message@plt>
  42bf9c:	ldr	w8, [sp, #36]
  42bfa0:	str	x0, [sp, #24]
  42bfa4:	mov	w0, w8
  42bfa8:	ldr	w1, [sp, #32]
  42bfac:	ldr	x2, [sp, #40]
  42bfb0:	mov	w3, #0xd62                 	// #3426
  42bfb4:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42bfb8:	add	x4, x4, #0x1a2
  42bfbc:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42bfc0:	add	x5, x5, #0x1b9
  42bfc4:	ldr	x6, [sp, #24]
  42bfc8:	bl	4064e0 <log_internal_realm@plt>
  42bfcc:	str	w0, [sp, #20]
  42bfd0:	b	42bfe8 <safe_atollu@plt+0x248b8>
  42bfd4:	ldr	w0, [sp, #56]
  42bfd8:	bl	4064f0 <abs@plt>
  42bfdc:	mov	w8, wzr
  42bfe0:	subs	w8, w8, w0, uxtb
  42bfe4:	str	w8, [sp, #20]
  42bfe8:	ldr	w8, [sp, #20]
  42bfec:	str	w8, [sp, #48]
  42bff0:	ldr	w8, [sp, #48]
  42bff4:	stur	w8, [x29, #-4]
  42bff8:	mov	w8, #0x1                   	// #1
  42bffc:	stur	w8, [x29, #-48]
  42c000:	b	42c010 <safe_atollu@plt+0x248e0>
  42c004:	stur	wzr, [x29, #-4]
  42c008:	mov	w8, #0x1                   	// #1
  42c00c:	stur	w8, [x29, #-48]
  42c010:	sub	x0, x29, #0x20
  42c014:	bl	406620 <sd_bus_error_free@plt>
  42c018:	ldur	w0, [x29, #-4]
  42c01c:	ldp	x29, x30, [sp, #112]
  42c020:	add	sp, sp, #0x80
  42c024:	ret
  42c028:	sub	sp, sp, #0x80
  42c02c:	stp	x29, x30, [sp, #112]
  42c030:	add	x29, sp, #0x70
  42c034:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42c038:	add	x8, x8, #0x10
  42c03c:	mov	x9, #0xffffffffffffffff    	// #-1
  42c040:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42c044:	add	x10, x10, #0xe41
  42c048:	add	x2, x10, #0x3
  42c04c:	ldr	x8, [x8]
  42c050:	cmp	x8, x9
  42c054:	str	x2, [sp, #40]
  42c058:	b.ne	42c064 <safe_atollu@plt+0x24934>  // b.any
  42c05c:	stur	wzr, [x29, #-4]
  42c060:	b	42c1e0 <safe_atollu@plt+0x24ab0>
  42c064:	stur	xzr, [x29, #-32]
  42c068:	stur	xzr, [x29, #-24]
  42c06c:	stur	xzr, [x29, #-16]
  42c070:	mov	w8, wzr
  42c074:	mov	w0, w8
  42c078:	sub	x1, x29, #0x28
  42c07c:	bl	40c730 <safe_atollu@plt+0x5000>
  42c080:	stur	w0, [x29, #-44]
  42c084:	ldur	w8, [x29, #-44]
  42c088:	cmp	w8, #0x0
  42c08c:	cset	w8, ge  // ge = tcont
  42c090:	tbnz	w8, #0, 42c0a8 <safe_atollu@plt+0x24978>
  42c094:	ldur	w8, [x29, #-44]
  42c098:	stur	w8, [x29, #-4]
  42c09c:	mov	w8, #0x1                   	// #1
  42c0a0:	stur	w8, [x29, #-48]
  42c0a4:	b	42c1d8 <safe_atollu@plt+0x24aa8>
  42c0a8:	ldur	x0, [x29, #-40]
  42c0ac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42c0b0:	add	x8, x8, #0x10
  42c0b4:	ldr	x8, [x8]
  42c0b8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42c0bc:	add	x1, x1, #0x164
  42c0c0:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42c0c4:	add	x2, x2, #0x17b
  42c0c8:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42c0cc:	add	x3, x3, #0x193
  42c0d0:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42c0d4:	add	x4, x4, #0x1ec
  42c0d8:	sub	x5, x29, #0x20
  42c0dc:	mov	x9, xzr
  42c0e0:	mov	x6, x9
  42c0e4:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  42c0e8:	add	x7, x7, #0x7d4
  42c0ec:	mov	x9, sp
  42c0f0:	str	x8, [x9]
  42c0f4:	bl	406600 <sd_bus_call_method@plt>
  42c0f8:	stur	w0, [x29, #-44]
  42c0fc:	ldur	w10, [x29, #-44]
  42c100:	cmp	w10, #0x0
  42c104:	cset	w10, ge  // ge = tcont
  42c108:	tbnz	w10, #0, 42c1cc <safe_atollu@plt+0x24a9c>
  42c10c:	mov	w8, #0x3                   	// #3
  42c110:	stur	w8, [x29, #-52]
  42c114:	ldur	w8, [x29, #-44]
  42c118:	str	w8, [sp, #56]
  42c11c:	str	wzr, [sp, #52]
  42c120:	ldr	w0, [sp, #52]
  42c124:	bl	4064d0 <log_get_max_level_realm@plt>
  42c128:	ldur	w8, [x29, #-52]
  42c12c:	and	w8, w8, #0x7
  42c130:	cmp	w0, w8
  42c134:	b.lt	42c19c <safe_atollu@plt+0x24a6c>  // b.tstop
  42c138:	ldr	w8, [sp, #52]
  42c13c:	ldur	w9, [x29, #-52]
  42c140:	orr	w0, w9, w8, lsl #10
  42c144:	ldr	w1, [sp, #56]
  42c148:	ldur	w8, [x29, #-44]
  42c14c:	sub	x10, x29, #0x20
  42c150:	str	w0, [sp, #36]
  42c154:	mov	x0, x10
  42c158:	str	w1, [sp, #32]
  42c15c:	mov	w1, w8
  42c160:	bl	406610 <bus_error_message@plt>
  42c164:	ldr	w8, [sp, #36]
  42c168:	str	x0, [sp, #24]
  42c16c:	mov	w0, w8
  42c170:	ldr	w1, [sp, #32]
  42c174:	ldr	x2, [sp, #40]
  42c178:	mov	w3, #0xd83                 	// #3459
  42c17c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42c180:	add	x4, x4, #0x206
  42c184:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c188:	add	x5, x5, #0x21f
  42c18c:	ldr	x6, [sp, #24]
  42c190:	bl	4064e0 <log_internal_realm@plt>
  42c194:	str	w0, [sp, #20]
  42c198:	b	42c1b0 <safe_atollu@plt+0x24a80>
  42c19c:	ldr	w0, [sp, #56]
  42c1a0:	bl	4064f0 <abs@plt>
  42c1a4:	mov	w8, wzr
  42c1a8:	subs	w8, w8, w0, uxtb
  42c1ac:	str	w8, [sp, #20]
  42c1b0:	ldr	w8, [sp, #20]
  42c1b4:	str	w8, [sp, #48]
  42c1b8:	ldr	w8, [sp, #48]
  42c1bc:	stur	w8, [x29, #-4]
  42c1c0:	mov	w8, #0x1                   	// #1
  42c1c4:	stur	w8, [x29, #-48]
  42c1c8:	b	42c1d8 <safe_atollu@plt+0x24aa8>
  42c1cc:	stur	wzr, [x29, #-4]
  42c1d0:	mov	w8, #0x1                   	// #1
  42c1d4:	stur	w8, [x29, #-48]
  42c1d8:	sub	x0, x29, #0x20
  42c1dc:	bl	406620 <sd_bus_error_free@plt>
  42c1e0:	ldur	w0, [x29, #-4]
  42c1e4:	ldp	x29, x30, [sp, #112]
  42c1e8:	add	sp, sp, #0x80
  42c1ec:	ret
  42c1f0:	sub	sp, sp, #0x90
  42c1f4:	stp	x29, x30, [sp, #128]
  42c1f8:	add	x29, sp, #0x80
  42c1fc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42c200:	add	x8, x8, #0x378
  42c204:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42c208:	add	x9, x9, #0xe41
  42c20c:	add	x2, x9, #0x3
  42c210:	ldr	x9, [x8]
  42c214:	str	x8, [sp, #56]
  42c218:	str	x2, [sp, #48]
  42c21c:	cbnz	x9, 42c228 <safe_atollu@plt+0x24af8>
  42c220:	stur	wzr, [x29, #-4]
  42c224:	b	42c3b0 <safe_atollu@plt+0x24c80>
  42c228:	stur	xzr, [x29, #-32]
  42c22c:	stur	xzr, [x29, #-24]
  42c230:	stur	xzr, [x29, #-16]
  42c234:	mov	w8, wzr
  42c238:	mov	w0, w8
  42c23c:	sub	x1, x29, #0x28
  42c240:	bl	40c730 <safe_atollu@plt+0x5000>
  42c244:	stur	w0, [x29, #-44]
  42c248:	ldur	w8, [x29, #-44]
  42c24c:	cmp	w8, #0x0
  42c250:	cset	w8, ge  // ge = tcont
  42c254:	tbnz	w8, #0, 42c26c <safe_atollu@plt+0x24b3c>
  42c258:	ldur	w8, [x29, #-44]
  42c25c:	stur	w8, [x29, #-4]
  42c260:	mov	w8, #0x1                   	// #1
  42c264:	stur	w8, [x29, #-48]
  42c268:	b	42c3a8 <safe_atollu@plt+0x24c78>
  42c26c:	ldur	x0, [x29, #-40]
  42c270:	ldr	x8, [sp, #56]
  42c274:	ldr	x9, [x8]
  42c278:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42c27c:	add	x1, x1, #0x164
  42c280:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42c284:	add	x2, x2, #0x17b
  42c288:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42c28c:	add	x3, x3, #0x193
  42c290:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42c294:	add	x4, x4, #0x262
  42c298:	sub	x5, x29, #0x20
  42c29c:	mov	x10, xzr
  42c2a0:	mov	x6, x10
  42c2a4:	adrp	x7, 439000 <safe_atollu@plt+0x318d0>
  42c2a8:	add	x7, x7, #0xa48
  42c2ac:	mov	x10, sp
  42c2b0:	str	x9, [x10]
  42c2b4:	bl	406600 <sd_bus_call_method@plt>
  42c2b8:	stur	w0, [x29, #-44]
  42c2bc:	ldur	w11, [x29, #-44]
  42c2c0:	cmp	w11, #0x0
  42c2c4:	cset	w11, ge  // ge = tcont
  42c2c8:	tbnz	w11, #0, 42c39c <safe_atollu@plt+0x24c6c>
  42c2cc:	mov	w8, #0x3                   	// #3
  42c2d0:	stur	w8, [x29, #-52]
  42c2d4:	ldur	w8, [x29, #-44]
  42c2d8:	stur	w8, [x29, #-56]
  42c2dc:	stur	wzr, [x29, #-60]
  42c2e0:	ldur	w0, [x29, #-60]
  42c2e4:	bl	4064d0 <log_get_max_level_realm@plt>
  42c2e8:	ldur	w8, [x29, #-52]
  42c2ec:	and	w8, w8, #0x7
  42c2f0:	cmp	w0, w8
  42c2f4:	b.lt	42c36c <safe_atollu@plt+0x24c3c>  // b.tstop
  42c2f8:	ldur	w8, [x29, #-60]
  42c2fc:	ldur	w9, [x29, #-52]
  42c300:	orr	w0, w9, w8, lsl #10
  42c304:	ldur	w1, [x29, #-56]
  42c308:	ldr	x10, [sp, #56]
  42c30c:	ldr	x6, [x10]
  42c310:	ldur	w8, [x29, #-44]
  42c314:	sub	x11, x29, #0x20
  42c318:	str	w0, [sp, #44]
  42c31c:	mov	x0, x11
  42c320:	str	w1, [sp, #40]
  42c324:	mov	w1, w8
  42c328:	str	x6, [sp, #32]
  42c32c:	bl	406610 <bus_error_message@plt>
  42c330:	ldr	w8, [sp, #44]
  42c334:	str	x0, [sp, #24]
  42c338:	mov	w0, w8
  42c33c:	ldr	w1, [sp, #40]
  42c340:	ldr	x2, [sp, #48]
  42c344:	mov	w3, #0xda4                 	// #3492
  42c348:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42c34c:	add	x4, x4, #0x27d
  42c350:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c354:	add	x5, x5, #0x297
  42c358:	ldr	x6, [sp, #32]
  42c35c:	ldr	x7, [sp, #24]
  42c360:	bl	4064e0 <log_internal_realm@plt>
  42c364:	str	w0, [sp, #20]
  42c368:	b	42c380 <safe_atollu@plt+0x24c50>
  42c36c:	ldur	w0, [x29, #-56]
  42c370:	bl	4064f0 <abs@plt>
  42c374:	mov	w8, wzr
  42c378:	subs	w8, w8, w0, uxtb
  42c37c:	str	w8, [sp, #20]
  42c380:	ldr	w8, [sp, #20]
  42c384:	str	w8, [sp, #64]
  42c388:	ldr	w8, [sp, #64]
  42c38c:	stur	w8, [x29, #-4]
  42c390:	mov	w8, #0x1                   	// #1
  42c394:	stur	w8, [x29, #-48]
  42c398:	b	42c3a8 <safe_atollu@plt+0x24c78>
  42c39c:	stur	wzr, [x29, #-4]
  42c3a0:	mov	w8, #0x1                   	// #1
  42c3a4:	stur	w8, [x29, #-48]
  42c3a8:	sub	x0, x29, #0x20
  42c3ac:	bl	406620 <sd_bus_error_free@plt>
  42c3b0:	ldur	w0, [x29, #-4]
  42c3b4:	ldp	x29, x30, [sp, #128]
  42c3b8:	add	sp, sp, #0x90
  42c3bc:	ret
  42c3c0:	stp	x29, x30, [sp, #-32]!
  42c3c4:	str	x28, [sp, #16]
  42c3c8:	mov	x29, sp
  42c3cc:	sub	sp, sp, #0x1e0
  42c3d0:	mov	x2, #0x58                  	// #88
  42c3d4:	mov	x8, xzr
  42c3d8:	mov	w9, wzr
  42c3dc:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42c3e0:	add	x10, x10, #0xe41
  42c3e4:	add	x10, x10, #0x3
  42c3e8:	adrp	x11, 43d000 <safe_atollu@plt+0x358d0>
  42c3ec:	add	x11, x11, #0x2c2
  42c3f0:	sub	x0, x29, #0x60
  42c3f4:	mov	w1, w9
  42c3f8:	str	x8, [sp, #136]
  42c3fc:	str	x10, [sp, #128]
  42c400:	str	x11, [sp, #120]
  42c404:	bl	406b90 <memset@plt>
  42c408:	ldr	x8, [sp, #136]
  42c40c:	stur	x8, [x29, #-104]
  42c410:	stur	x8, [x29, #-112]
  42c414:	stur	x8, [x29, #-120]
  42c418:	bl	406560 <kexec_loaded@plt>
  42c41c:	tbnz	w0, #0, 42c424 <safe_atollu@plt+0x24cf4>
  42c420:	b	42c4a8 <safe_atollu@plt+0x24d78>
  42c424:	mov	w8, #0x7                   	// #7
  42c428:	stur	w8, [x29, #-140]
  42c42c:	stur	wzr, [x29, #-144]
  42c430:	stur	wzr, [x29, #-148]
  42c434:	ldur	w0, [x29, #-148]
  42c438:	bl	4064d0 <log_get_max_level_realm@plt>
  42c43c:	ldur	w8, [x29, #-140]
  42c440:	and	w8, w8, #0x7
  42c444:	cmp	w0, w8
  42c448:	b.lt	42c47c <safe_atollu@plt+0x24d4c>  // b.tstop
  42c44c:	ldur	w8, [x29, #-148]
  42c450:	ldur	w9, [x29, #-140]
  42c454:	orr	w0, w9, w8, lsl #10
  42c458:	ldur	w1, [x29, #-144]
  42c45c:	ldr	x2, [sp, #128]
  42c460:	mov	w3, #0xdb5                 	// #3509
  42c464:	ldr	x4, [sp, #120]
  42c468:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c46c:	add	x5, x5, #0x2d4
  42c470:	bl	4064e0 <log_internal_realm@plt>
  42c474:	str	w0, [sp, #116]
  42c478:	b	42c490 <safe_atollu@plt+0x24d60>
  42c47c:	ldur	w0, [x29, #-144]
  42c480:	bl	4064f0 <abs@plt>
  42c484:	mov	w8, wzr
  42c488:	subs	w8, w8, w0, uxtb
  42c48c:	str	w8, [sp, #116]
  42c490:	ldr	w8, [sp, #116]
  42c494:	stur	w8, [x29, #-152]
  42c498:	stur	wzr, [x29, #-4]
  42c49c:	mov	w8, #0x1                   	// #1
  42c4a0:	stur	w8, [x29, #-156]
  42c4a4:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c4a8:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42c4ac:	add	x0, x0, #0x2f1
  42c4b0:	mov	w1, #0x1                   	// #1
  42c4b4:	bl	407490 <access@plt>
  42c4b8:	cmp	w0, #0x0
  42c4bc:	cset	w8, ge  // ge = tcont
  42c4c0:	tbnz	w8, #0, 42c554 <safe_atollu@plt+0x24e24>
  42c4c4:	mov	w8, #0x3                   	// #3
  42c4c8:	stur	w8, [x29, #-160]
  42c4cc:	bl	4065f0 <__errno_location@plt>
  42c4d0:	ldr	w8, [x0]
  42c4d4:	stur	w8, [x29, #-164]
  42c4d8:	stur	wzr, [x29, #-168]
  42c4dc:	ldur	w0, [x29, #-168]
  42c4e0:	bl	4064d0 <log_get_max_level_realm@plt>
  42c4e4:	ldur	w8, [x29, #-160]
  42c4e8:	and	w8, w8, #0x7
  42c4ec:	cmp	w0, w8
  42c4f0:	b.lt	42c524 <safe_atollu@plt+0x24df4>  // b.tstop
  42c4f4:	ldur	w8, [x29, #-168]
  42c4f8:	ldur	w9, [x29, #-160]
  42c4fc:	orr	w0, w9, w8, lsl #10
  42c500:	ldur	w1, [x29, #-164]
  42c504:	ldr	x2, [sp, #128]
  42c508:	mov	w3, #0xdba                 	// #3514
  42c50c:	ldr	x4, [sp, #120]
  42c510:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c514:	add	x5, x5, #0x301
  42c518:	bl	4064e0 <log_internal_realm@plt>
  42c51c:	str	w0, [sp, #112]
  42c520:	b	42c538 <safe_atollu@plt+0x24e08>
  42c524:	ldur	w0, [x29, #-164]
  42c528:	bl	4064f0 <abs@plt>
  42c52c:	mov	w8, wzr
  42c530:	subs	w8, w8, w0, uxtb
  42c534:	str	w8, [sp, #112]
  42c538:	ldr	w8, [sp, #112]
  42c53c:	stur	w8, [x29, #-172]
  42c540:	ldur	w8, [x29, #-172]
  42c544:	stur	w8, [x29, #-4]
  42c548:	mov	w8, #0x1                   	// #1
  42c54c:	stur	w8, [x29, #-156]
  42c550:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c554:	mov	x8, xzr
  42c558:	mov	x0, x8
  42c55c:	mov	x1, x8
  42c560:	sub	x2, x29, #0x60
  42c564:	bl	4074a0 <boot_entries_load_config_auto@plt>
  42c568:	stur	w0, [x29, #-136]
  42c56c:	ldur	w9, [x29, #-136]
  42c570:	mov	w10, #0xffffff82            	// #-126
  42c574:	cmp	w9, w10
  42c578:	b.ne	42c608 <safe_atollu@plt+0x24ed8>  // b.any
  42c57c:	mov	w8, #0x3                   	// #3
  42c580:	stur	w8, [x29, #-176]
  42c584:	ldur	w8, [x29, #-136]
  42c588:	stur	w8, [x29, #-180]
  42c58c:	stur	wzr, [x29, #-184]
  42c590:	ldur	w0, [x29, #-184]
  42c594:	bl	4064d0 <log_get_max_level_realm@plt>
  42c598:	ldur	w8, [x29, #-176]
  42c59c:	and	w8, w8, #0x7
  42c5a0:	cmp	w0, w8
  42c5a4:	b.lt	42c5d8 <safe_atollu@plt+0x24ea8>  // b.tstop
  42c5a8:	ldur	w8, [x29, #-184]
  42c5ac:	ldur	w9, [x29, #-176]
  42c5b0:	orr	w0, w9, w8, lsl #10
  42c5b4:	ldur	w1, [x29, #-180]
  42c5b8:	ldr	x2, [sp, #128]
  42c5bc:	mov	w3, #0xdbe                 	// #3518
  42c5c0:	ldr	x4, [sp, #120]
  42c5c4:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c5c8:	add	x5, x5, #0x326
  42c5cc:	bl	4064e0 <log_internal_realm@plt>
  42c5d0:	str	w0, [sp, #108]
  42c5d4:	b	42c5ec <safe_atollu@plt+0x24ebc>
  42c5d8:	ldur	w0, [x29, #-180]
  42c5dc:	bl	4064f0 <abs@plt>
  42c5e0:	mov	w8, wzr
  42c5e4:	subs	w8, w8, w0, uxtb
  42c5e8:	str	w8, [sp, #108]
  42c5ec:	ldr	w8, [sp, #108]
  42c5f0:	stur	w8, [x29, #-188]
  42c5f4:	ldur	w8, [x29, #-188]
  42c5f8:	stur	w8, [x29, #-4]
  42c5fc:	mov	w8, #0x1                   	// #1
  42c600:	stur	w8, [x29, #-156]
  42c604:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c608:	ldur	w8, [x29, #-136]
  42c60c:	cmp	w8, #0x0
  42c610:	cset	w8, ge  // ge = tcont
  42c614:	tbnz	w8, #0, 42c62c <safe_atollu@plt+0x24efc>
  42c618:	ldur	w8, [x29, #-136]
  42c61c:	stur	w8, [x29, #-4]
  42c620:	mov	w8, #0x1                   	// #1
  42c624:	stur	w8, [x29, #-156]
  42c628:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c62c:	sub	x0, x29, #0x60
  42c630:	bl	42d3b0 <safe_atollu@plt+0x25c80>
  42c634:	stur	x0, [x29, #-128]
  42c638:	ldur	x8, [x29, #-128]
  42c63c:	cbnz	x8, 42c6d0 <safe_atollu@plt+0x24fa0>
  42c640:	mov	w8, #0x3                   	// #3
  42c644:	stur	w8, [x29, #-192]
  42c648:	mov	w8, #0x2                   	// #2
  42c64c:	movk	w8, #0x4000, lsl #16
  42c650:	stur	w8, [x29, #-196]
  42c654:	stur	wzr, [x29, #-200]
  42c658:	ldur	w0, [x29, #-200]
  42c65c:	bl	4064d0 <log_get_max_level_realm@plt>
  42c660:	ldur	w8, [x29, #-192]
  42c664:	and	w8, w8, #0x7
  42c668:	cmp	w0, w8
  42c66c:	b.lt	42c6a0 <safe_atollu@plt+0x24f70>  // b.tstop
  42c670:	ldur	w8, [x29, #-200]
  42c674:	ldur	w9, [x29, #-192]
  42c678:	orr	w0, w9, w8, lsl #10
  42c67c:	ldur	w1, [x29, #-196]
  42c680:	ldr	x2, [sp, #128]
  42c684:	mov	w3, #0xdc5                 	// #3525
  42c688:	ldr	x4, [sp, #120]
  42c68c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c690:	add	x5, x5, #0x351
  42c694:	bl	4064e0 <log_internal_realm@plt>
  42c698:	str	w0, [sp, #104]
  42c69c:	b	42c6b4 <safe_atollu@plt+0x24f84>
  42c6a0:	ldur	w0, [x29, #-196]
  42c6a4:	bl	4064f0 <abs@plt>
  42c6a8:	mov	w8, wzr
  42c6ac:	subs	w8, w8, w0, uxtb
  42c6b0:	str	w8, [sp, #104]
  42c6b4:	ldr	w8, [sp, #104]
  42c6b8:	stur	w8, [x29, #-204]
  42c6bc:	ldur	w8, [x29, #-204]
  42c6c0:	stur	w8, [x29, #-4]
  42c6c4:	mov	w8, #0x1                   	// #1
  42c6c8:	stur	w8, [x29, #-156]
  42c6cc:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c6d0:	mov	w8, #0x7                   	// #7
  42c6d4:	stur	w8, [x29, #-208]
  42c6d8:	stur	wzr, [x29, #-212]
  42c6dc:	stur	wzr, [x29, #-216]
  42c6e0:	ldur	w0, [x29, #-216]
  42c6e4:	bl	4064d0 <log_get_max_level_realm@plt>
  42c6e8:	ldur	w8, [x29, #-208]
  42c6ec:	and	w8, w8, #0x7
  42c6f0:	cmp	w0, w8
  42c6f4:	b.lt	42c730 <safe_atollu@plt+0x25000>  // b.tstop
  42c6f8:	ldur	w8, [x29, #-216]
  42c6fc:	ldur	w9, [x29, #-208]
  42c700:	orr	w0, w9, w8, lsl #10
  42c704:	ldur	w1, [x29, #-212]
  42c708:	ldur	x10, [x29, #-128]
  42c70c:	ldr	x6, [x10, #16]
  42c710:	ldr	x2, [sp, #128]
  42c714:	mov	w3, #0xdc7                 	// #3527
  42c718:	ldr	x4, [sp, #120]
  42c71c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c720:	add	x5, x5, #0x38e
  42c724:	bl	4064e0 <log_internal_realm@plt>
  42c728:	str	w0, [sp, #100]
  42c72c:	b	42c744 <safe_atollu@plt+0x25014>
  42c730:	ldur	w0, [x29, #-212]
  42c734:	bl	4064f0 <abs@plt>
  42c738:	mov	w8, wzr
  42c73c:	subs	w8, w8, w0, uxtb
  42c740:	str	w8, [sp, #100]
  42c744:	ldr	w8, [sp, #100]
  42c748:	stur	w8, [x29, #-220]
  42c74c:	ldur	x9, [x29, #-128]
  42c750:	ldr	x9, [x9, #80]
  42c754:	cbnz	x9, 42c7e8 <safe_atollu@plt+0x250b8>
  42c758:	mov	w8, #0x3                   	// #3
  42c75c:	stur	w8, [x29, #-224]
  42c760:	mov	w8, #0x5f                  	// #95
  42c764:	movk	w8, #0x4000, lsl #16
  42c768:	stur	w8, [x29, #-228]
  42c76c:	stur	wzr, [x29, #-232]
  42c770:	ldur	w0, [x29, #-232]
  42c774:	bl	4064d0 <log_get_max_level_realm@plt>
  42c778:	ldur	w8, [x29, #-224]
  42c77c:	and	w8, w8, #0x7
  42c780:	cmp	w0, w8
  42c784:	b.lt	42c7b8 <safe_atollu@plt+0x25088>  // b.tstop
  42c788:	ldur	w8, [x29, #-232]
  42c78c:	ldur	w9, [x29, #-224]
  42c790:	orr	w0, w9, w8, lsl #10
  42c794:	ldur	w1, [x29, #-228]
  42c798:	ldr	x2, [sp, #128]
  42c79c:	mov	w3, #0xdcb                 	// #3531
  42c7a0:	ldr	x4, [sp, #120]
  42c7a4:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c7a8:	add	x5, x5, #0x3bb
  42c7ac:	bl	4064e0 <log_internal_realm@plt>
  42c7b0:	str	w0, [sp, #96]
  42c7b4:	b	42c7cc <safe_atollu@plt+0x2509c>
  42c7b8:	ldur	w0, [x29, #-228]
  42c7bc:	bl	4064f0 <abs@plt>
  42c7c0:	mov	w8, wzr
  42c7c4:	subs	w8, w8, w0, uxtb
  42c7c8:	str	w8, [sp, #96]
  42c7cc:	ldr	w8, [sp, #96]
  42c7d0:	stur	w8, [x29, #-236]
  42c7d4:	ldur	w8, [x29, #-236]
  42c7d8:	stur	w8, [x29, #-4]
  42c7dc:	mov	w8, #0x1                   	// #1
  42c7e0:	stur	w8, [x29, #-156]
  42c7e4:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c7e8:	ldur	x8, [x29, #-128]
  42c7ec:	ldr	x0, [x8, #96]
  42c7f0:	bl	406d30 <strv_length@plt>
  42c7f4:	cmp	x0, #0x1
  42c7f8:	b.ls	42c88c <safe_atollu@plt+0x2515c>  // b.plast
  42c7fc:	mov	w8, #0x3                   	// #3
  42c800:	str	w8, [sp, #240]
  42c804:	mov	w8, #0x5f                  	// #95
  42c808:	movk	w8, #0x4000, lsl #16
  42c80c:	str	w8, [sp, #236]
  42c810:	str	wzr, [sp, #232]
  42c814:	ldr	w0, [sp, #232]
  42c818:	bl	4064d0 <log_get_max_level_realm@plt>
  42c81c:	ldr	w8, [sp, #240]
  42c820:	and	w8, w8, #0x7
  42c824:	cmp	w0, w8
  42c828:	b.lt	42c85c <safe_atollu@plt+0x2512c>  // b.tstop
  42c82c:	ldr	w8, [sp, #232]
  42c830:	ldr	w9, [sp, #240]
  42c834:	orr	w0, w9, w8, lsl #10
  42c838:	ldr	w1, [sp, #236]
  42c83c:	ldr	x2, [sp, #128]
  42c840:	mov	w3, #0xdce                 	// #3534
  42c844:	ldr	x4, [sp, #120]
  42c848:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42c84c:	add	x5, x5, #0x408
  42c850:	bl	4064e0 <log_internal_realm@plt>
  42c854:	str	w0, [sp, #92]
  42c858:	b	42c870 <safe_atollu@plt+0x25140>
  42c85c:	ldr	w0, [sp, #236]
  42c860:	bl	4064f0 <abs@plt>
  42c864:	mov	w8, wzr
  42c868:	subs	w8, w8, w0, uxtb
  42c86c:	str	w8, [sp, #92]
  42c870:	ldr	w8, [sp, #92]
  42c874:	str	w8, [sp, #228]
  42c878:	ldr	w8, [sp, #228]
  42c87c:	stur	w8, [x29, #-4]
  42c880:	mov	w8, #0x1                   	// #1
  42c884:	stur	w8, [x29, #-156]
  42c888:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c88c:	ldur	x8, [x29, #-128]
  42c890:	ldr	x0, [x8, #24]
  42c894:	ldur	x8, [x29, #-128]
  42c898:	ldr	x1, [x8, #80]
  42c89c:	mov	x8, #0xffffffffffffffff    	// #-1
  42c8a0:	mov	x2, x8
  42c8a4:	bl	4074b0 <path_join_internal@plt>
  42c8a8:	stur	x0, [x29, #-104]
  42c8ac:	ldur	x8, [x29, #-104]
  42c8b0:	cbnz	x8, 42c8dc <safe_atollu@plt+0x251ac>
  42c8b4:	mov	w8, wzr
  42c8b8:	mov	w0, w8
  42c8bc:	ldr	x1, [sp, #128]
  42c8c0:	mov	w2, #0xdd2                 	// #3538
  42c8c4:	ldr	x3, [sp, #120]
  42c8c8:	bl	4066b0 <log_oom_internal@plt>
  42c8cc:	stur	w0, [x29, #-4]
  42c8d0:	mov	w8, #0x1                   	// #1
  42c8d4:	stur	w8, [x29, #-156]
  42c8d8:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c8dc:	ldur	x8, [x29, #-128]
  42c8e0:	ldr	x0, [x8, #96]
  42c8e4:	bl	40c9fc <safe_atollu@plt+0x52cc>
  42c8e8:	tbnz	w0, #0, 42c940 <safe_atollu@plt+0x25210>
  42c8ec:	ldur	x8, [x29, #-128]
  42c8f0:	ldr	x0, [x8, #24]
  42c8f4:	ldur	x8, [x29, #-128]
  42c8f8:	ldr	x8, [x8, #96]
  42c8fc:	ldr	x1, [x8]
  42c900:	mov	x8, #0xffffffffffffffff    	// #-1
  42c904:	mov	x2, x8
  42c908:	bl	4074b0 <path_join_internal@plt>
  42c90c:	stur	x0, [x29, #-112]
  42c910:	ldur	x8, [x29, #-112]
  42c914:	cbnz	x8, 42c940 <safe_atollu@plt+0x25210>
  42c918:	mov	w8, wzr
  42c91c:	mov	w0, w8
  42c920:	ldr	x1, [sp, #128]
  42c924:	mov	w2, #0xdd7                 	// #3543
  42c928:	ldr	x3, [sp, #120]
  42c92c:	bl	4066b0 <log_oom_internal@plt>
  42c930:	stur	w0, [x29, #-4]
  42c934:	mov	w8, #0x1                   	// #1
  42c938:	stur	w8, [x29, #-156]
  42c93c:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c940:	ldur	x8, [x29, #-128]
  42c944:	ldr	x0, [x8, #72]
  42c948:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42c94c:	add	x1, x1, #0xb7f
  42c950:	bl	42a690 <safe_atollu@plt+0x22f60>
  42c954:	stur	x0, [x29, #-120]
  42c958:	ldur	x8, [x29, #-120]
  42c95c:	cbnz	x8, 42c988 <safe_atollu@plt+0x25258>
  42c960:	mov	w8, wzr
  42c964:	mov	w0, w8
  42c968:	ldr	x1, [sp, #128]
  42c96c:	mov	w2, #0xddc                 	// #3548
  42c970:	ldr	x3, [sp, #120]
  42c974:	bl	4066b0 <log_oom_internal@plt>
  42c978:	stur	w0, [x29, #-4]
  42c97c:	mov	w8, #0x1                   	// #1
  42c980:	stur	w8, [x29, #-156]
  42c984:	b	42cbc8 <safe_atollu@plt+0x25498>
  42c988:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42c98c:	add	x8, x8, #0x318
  42c990:	ldrb	w9, [x8]
  42c994:	mov	w10, #0x6                   	// #6
  42c998:	mov	w11, #0x7                   	// #7
  42c99c:	tst	w9, #0x1
  42c9a0:	csel	w9, w11, w10, ne  // ne = any
  42c9a4:	str	w9, [sp, #224]
  42c9a8:	str	wzr, [sp, #220]
  42c9ac:	str	wzr, [sp, #216]
  42c9b0:	ldr	w0, [sp, #216]
  42c9b4:	bl	4064d0 <log_get_max_level_realm@plt>
  42c9b8:	ldr	w9, [sp, #224]
  42c9bc:	and	w9, w9, #0x7
  42c9c0:	cmp	w0, w9
  42c9c4:	b.lt	42cac0 <safe_atollu@plt+0x25390>  // b.tstop
  42c9c8:	ldr	w8, [sp, #216]
  42c9cc:	ldr	w9, [sp, #224]
  42c9d0:	orr	w0, w9, w8, lsl #10
  42c9d4:	ldr	w1, [sp, #220]
  42c9d8:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42c9dc:	add	x10, x10, #0x320
  42c9e0:	ldrb	w8, [x10]
  42c9e4:	adrp	x10, 43d000 <safe_atollu@plt+0x358d0>
  42c9e8:	add	x10, x10, #0x48e
  42c9ec:	adrp	x11, 43d000 <safe_atollu@plt+0x358d0>
  42c9f0:	add	x11, x11, #0x484
  42c9f4:	tst	w8, #0x1
  42c9f8:	csel	x6, x11, x10, ne  // ne = any
  42c9fc:	ldur	x7, [x29, #-104]
  42ca00:	ldur	x10, [x29, #-120]
  42ca04:	ldur	x11, [x29, #-112]
  42ca08:	mov	x12, xzr
  42ca0c:	adrp	x13, 43d000 <safe_atollu@plt+0x358d0>
  42ca10:	add	x13, x13, #0x496
  42ca14:	cmp	x11, #0x0
  42ca18:	csel	x11, x13, x12, ne  // ne = any
  42ca1c:	ldur	x12, [x29, #-112]
  42ca20:	str	w0, [sp, #88]
  42ca24:	mov	x0, x12
  42ca28:	str	w1, [sp, #84]
  42ca2c:	str	x6, [sp, #72]
  42ca30:	str	x7, [sp, #64]
  42ca34:	str	x10, [sp, #56]
  42ca38:	str	x11, [sp, #48]
  42ca3c:	bl	41b7c4 <safe_atollu@plt+0x14094>
  42ca40:	ldur	x10, [x29, #-112]
  42ca44:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  42ca48:	add	x11, x11, #0xe40
  42ca4c:	adrp	x12, 43d000 <safe_atollu@plt+0x358d0>
  42ca50:	add	x12, x12, #0x4a2
  42ca54:	cmp	x10, #0x0
  42ca58:	csel	x10, x12, x11, ne  // ne = any
  42ca5c:	ldr	w8, [sp, #88]
  42ca60:	str	x0, [sp, #40]
  42ca64:	mov	w0, w8
  42ca68:	ldr	w1, [sp, #84]
  42ca6c:	ldr	x2, [sp, #128]
  42ca70:	mov	w3, #0xde3                 	// #3555
  42ca74:	ldr	x4, [sp, #120]
  42ca78:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42ca7c:	add	x5, x5, #0x451
  42ca80:	ldr	x6, [sp, #72]
  42ca84:	ldr	x7, [sp, #64]
  42ca88:	mov	x11, sp
  42ca8c:	ldr	x12, [sp, #56]
  42ca90:	str	x12, [x11]
  42ca94:	mov	x11, sp
  42ca98:	ldr	x13, [sp, #48]
  42ca9c:	str	x13, [x11, #8]
  42caa0:	mov	x11, sp
  42caa4:	ldr	x14, [sp, #40]
  42caa8:	str	x14, [x11, #16]
  42caac:	mov	x11, sp
  42cab0:	str	x10, [x11, #24]
  42cab4:	bl	4064e0 <log_internal_realm@plt>
  42cab8:	str	w0, [sp, #36]
  42cabc:	b	42cad4 <safe_atollu@plt+0x253a4>
  42cac0:	ldr	w0, [sp, #220]
  42cac4:	bl	4064f0 <abs@plt>
  42cac8:	mov	w8, wzr
  42cacc:	subs	w8, w8, w0, uxtb
  42cad0:	str	w8, [sp, #36]
  42cad4:	ldr	w8, [sp, #36]
  42cad8:	str	w8, [sp, #212]
  42cadc:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42cae0:	add	x9, x9, #0x320
  42cae4:	ldrb	w8, [x9]
  42cae8:	tbnz	w8, #0, 42caf0 <safe_atollu@plt+0x253c0>
  42caec:	b	42cb00 <safe_atollu@plt+0x253d0>
  42caf0:	stur	wzr, [x29, #-4]
  42caf4:	mov	w8, #0x1                   	// #1
  42caf8:	stur	w8, [x29, #-156]
  42cafc:	b	42cbc8 <safe_atollu@plt+0x25498>
  42cb00:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42cb04:	add	x0, x0, #0x4a4
  42cb08:	mov	w1, #0x265                 	// #613
  42cb0c:	sub	x2, x29, #0x84
  42cb10:	bl	42d404 <safe_atollu@plt+0x25cd4>
  42cb14:	stur	w0, [x29, #-136]
  42cb18:	ldur	w8, [x29, #-136]
  42cb1c:	cmp	w8, #0x0
  42cb20:	cset	w8, ge  // ge = tcont
  42cb24:	tbnz	w8, #0, 42cb3c <safe_atollu@plt+0x2540c>
  42cb28:	ldur	w8, [x29, #-136]
  42cb2c:	stur	w8, [x29, #-4]
  42cb30:	mov	w8, #0x1                   	// #1
  42cb34:	stur	w8, [x29, #-156]
  42cb38:	b	42cbc8 <safe_atollu@plt+0x25498>
  42cb3c:	ldur	w8, [x29, #-136]
  42cb40:	cbnz	w8, 42cbbc <safe_atollu@plt+0x2548c>
  42cb44:	add	x8, sp, #0x90
  42cb48:	adrp	x9, 43d000 <safe_atollu@plt+0x358d0>
  42cb4c:	add	x9, x9, #0x2f1
  42cb50:	str	x9, [sp, #144]
  42cb54:	adrp	x9, 43d000 <safe_atollu@plt+0x358d0>
  42cb58:	add	x9, x9, #0x4ac
  42cb5c:	str	x9, [x8, #8]
  42cb60:	ldur	x9, [x29, #-104]
  42cb64:	str	x9, [x8, #16]
  42cb68:	adrp	x9, 43d000 <safe_atollu@plt+0x358d0>
  42cb6c:	add	x9, x9, #0x4b3
  42cb70:	str	x9, [x8, #24]
  42cb74:	ldur	x9, [x29, #-120]
  42cb78:	str	x9, [x8, #32]
  42cb7c:	ldur	x9, [x29, #-112]
  42cb80:	mov	x10, xzr
  42cb84:	adrp	x11, 43d000 <safe_atollu@plt+0x358d0>
  42cb88:	add	x11, x11, #0x4bc
  42cb8c:	cmp	x9, #0x0
  42cb90:	csel	x9, x11, x10, ne  // ne = any
  42cb94:	str	x9, [x8, #40]
  42cb98:	ldur	x9, [x29, #-112]
  42cb9c:	str	x9, [x8, #48]
  42cba0:	str	x10, [x8, #56]
  42cba4:	ldr	x0, [sp, #144]
  42cba8:	mov	x1, x8
  42cbac:	bl	406590 <execv@plt>
  42cbb0:	mov	w12, #0x1                   	// #1
  42cbb4:	mov	w0, w12
  42cbb8:	bl	4074c0 <_exit@plt>
  42cbbc:	stur	wzr, [x29, #-4]
  42cbc0:	mov	w8, #0x1                   	// #1
  42cbc4:	stur	w8, [x29, #-156]
  42cbc8:	sub	x0, x29, #0x78
  42cbcc:	bl	407e0c <safe_atollu@plt+0x6dc>
  42cbd0:	sub	x0, x29, #0x70
  42cbd4:	bl	407e0c <safe_atollu@plt+0x6dc>
  42cbd8:	sub	x0, x29, #0x68
  42cbdc:	bl	407e0c <safe_atollu@plt+0x6dc>
  42cbe0:	sub	x0, x29, #0x60
  42cbe4:	bl	4074d0 <boot_config_free@plt>
  42cbe8:	ldur	w0, [x29, #-4]
  42cbec:	add	sp, sp, #0x1e0
  42cbf0:	ldr	x28, [sp, #16]
  42cbf4:	ldp	x29, x30, [sp], #32
  42cbf8:	ret
  42cbfc:	sub	sp, sp, #0x80
  42cc00:	stp	x29, x30, [sp, #112]
  42cc04:	add	x29, sp, #0x70
  42cc08:	mov	w8, #0x1                   	// #1
  42cc0c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42cc10:	add	x9, x9, #0xe41
  42cc14:	add	x2, x9, #0x3
  42cc18:	sub	x1, x29, #0x28
  42cc1c:	sturb	w0, [x29, #-5]
  42cc20:	stur	xzr, [x29, #-32]
  42cc24:	stur	xzr, [x29, #-24]
  42cc28:	stur	xzr, [x29, #-16]
  42cc2c:	mov	w0, w8
  42cc30:	str	x2, [sp, #40]
  42cc34:	bl	40c730 <safe_atollu@plt+0x5000>
  42cc38:	stur	w0, [x29, #-44]
  42cc3c:	ldur	w8, [x29, #-44]
  42cc40:	cmp	w8, #0x0
  42cc44:	cset	w8, ge  // ge = tcont
  42cc48:	tbnz	w8, #0, 42cc60 <safe_atollu@plt+0x25530>
  42cc4c:	ldur	w8, [x29, #-44]
  42cc50:	stur	w8, [x29, #-4]
  42cc54:	mov	w8, #0x1                   	// #1
  42cc58:	stur	w8, [x29, #-48]
  42cc5c:	b	42cd88 <safe_atollu@plt+0x25658>
  42cc60:	ldur	x0, [x29, #-40]
  42cc64:	ldurb	w8, [x29, #-5]
  42cc68:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42cc6c:	add	x1, x1, #0x888
  42cc70:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42cc74:	add	x2, x2, #0x8a1
  42cc78:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42cc7c:	add	x3, x3, #0x8bb
  42cc80:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42cc84:	add	x4, x4, #0x4c5
  42cc88:	sub	x5, x29, #0x20
  42cc8c:	mov	x9, xzr
  42cc90:	mov	x6, x9
  42cc94:	adrp	x7, 43d000 <safe_atollu@plt+0x358d0>
  42cc98:	add	x7, x7, #0x4d1
  42cc9c:	mov	x9, sp
  42cca0:	str	w8, [x9]
  42cca4:	bl	406600 <sd_bus_call_method@plt>
  42cca8:	stur	w0, [x29, #-44]
  42ccac:	ldur	w8, [x29, #-44]
  42ccb0:	cmp	w8, #0x0
  42ccb4:	cset	w8, ge  // ge = tcont
  42ccb8:	tbnz	w8, #0, 42cd7c <safe_atollu@plt+0x2564c>
  42ccbc:	mov	w8, #0x3                   	// #3
  42ccc0:	stur	w8, [x29, #-52]
  42ccc4:	ldur	w8, [x29, #-44]
  42ccc8:	str	w8, [sp, #56]
  42cccc:	str	wzr, [sp, #52]
  42ccd0:	ldr	w0, [sp, #52]
  42ccd4:	bl	4064d0 <log_get_max_level_realm@plt>
  42ccd8:	ldur	w8, [x29, #-52]
  42ccdc:	and	w8, w8, #0x7
  42cce0:	cmp	w0, w8
  42cce4:	b.lt	42cd4c <safe_atollu@plt+0x2561c>  // b.tstop
  42cce8:	ldr	w8, [sp, #52]
  42ccec:	ldur	w9, [x29, #-52]
  42ccf0:	orr	w0, w9, w8, lsl #10
  42ccf4:	ldr	w1, [sp, #56]
  42ccf8:	ldur	w8, [x29, #-44]
  42ccfc:	sub	x10, x29, #0x20
  42cd00:	str	w0, [sp, #36]
  42cd04:	mov	x0, x10
  42cd08:	str	w1, [sp, #32]
  42cd0c:	mov	w1, w8
  42cd10:	bl	406610 <bus_error_message@plt>
  42cd14:	ldr	w8, [sp, #36]
  42cd18:	str	x0, [sp, #24]
  42cd1c:	mov	w0, w8
  42cd20:	ldr	w1, [sp, #32]
  42cd24:	ldr	x2, [sp, #40]
  42cd28:	mov	w3, #0xe0e                 	// #3598
  42cd2c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42cd30:	add	x4, x4, #0x4d3
  42cd34:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42cd38:	add	x5, x5, #0x4e1
  42cd3c:	ldr	x6, [sp, #24]
  42cd40:	bl	4064e0 <log_internal_realm@plt>
  42cd44:	str	w0, [sp, #20]
  42cd48:	b	42cd60 <safe_atollu@plt+0x25630>
  42cd4c:	ldr	w0, [sp, #56]
  42cd50:	bl	4064f0 <abs@plt>
  42cd54:	mov	w8, wzr
  42cd58:	subs	w8, w8, w0, uxtb
  42cd5c:	str	w8, [sp, #20]
  42cd60:	ldr	w8, [sp, #20]
  42cd64:	str	w8, [sp, #48]
  42cd68:	ldr	w8, [sp, #48]
  42cd6c:	stur	w8, [x29, #-4]
  42cd70:	mov	w8, #0x1                   	// #1
  42cd74:	stur	w8, [x29, #-48]
  42cd78:	b	42cd88 <safe_atollu@plt+0x25658>
  42cd7c:	stur	wzr, [x29, #-4]
  42cd80:	mov	w8, #0x1                   	// #1
  42cd84:	stur	w8, [x29, #-48]
  42cd88:	sub	x0, x29, #0x20
  42cd8c:	bl	406620 <sd_bus_error_free@plt>
  42cd90:	ldur	w0, [x29, #-4]
  42cd94:	ldp	x29, x30, [sp, #112]
  42cd98:	add	sp, sp, #0x80
  42cd9c:	ret
  42cda0:	sub	sp, sp, #0x60
  42cda4:	stp	x29, x30, [sp, #80]
  42cda8:	add	x29, sp, #0x50
  42cdac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42cdb0:	add	x8, x8, #0x322
  42cdb4:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42cdb8:	add	x9, x9, #0x320
  42cdbc:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42cdc0:	add	x10, x10, #0x318
  42cdc4:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  42cdc8:	add	x11, x11, #0xe41
  42cdcc:	add	x11, x11, #0x3
  42cdd0:	stur	w0, [x29, #-8]
  42cdd4:	ldrb	w12, [x8]
  42cdd8:	str	x9, [sp, #32]
  42cddc:	str	x10, [sp, #24]
  42cde0:	str	x11, [sp, #16]
  42cde4:	tbnz	w12, #0, 42cdf8 <safe_atollu@plt+0x256c8>
  42cde8:	ldr	x8, [sp, #32]
  42cdec:	ldrb	w9, [x8]
  42cdf0:	tbnz	w9, #0, 42cdf8 <safe_atollu@plt+0x256c8>
  42cdf4:	bl	4074e0 <sync@plt>
  42cdf8:	ldr	x8, [sp, #32]
  42cdfc:	ldrb	w9, [x8]
  42ce00:	tbnz	w9, #0, 42ce10 <safe_atollu@plt+0x256e0>
  42ce04:	mov	w0, #0xcdef                	// #52719
  42ce08:	movk	w0, #0x89ab, lsl #16
  42ce0c:	bl	4074f0 <reboot@plt>
  42ce10:	ldur	w8, [x29, #-8]
  42ce14:	cmp	w8, #0x1
  42ce18:	str	w8, [sp, #12]
  42ce1c:	b.eq	42ce48 <safe_atollu@plt+0x25718>  // b.none
  42ce20:	b	42ce24 <safe_atollu@plt+0x256f4>
  42ce24:	ldr	w8, [sp, #12]
  42ce28:	cmp	w8, #0x2
  42ce2c:	b.eq	42cf08 <safe_atollu@plt+0x257d8>  // b.none
  42ce30:	b	42ce34 <safe_atollu@plt+0x25704>
  42ce34:	ldr	w8, [sp, #12]
  42ce38:	subs	w9, w8, #0x3
  42ce3c:	cmp	w9, #0x1
  42ce40:	b.ls	42cfc8 <safe_atollu@plt+0x25898>  // b.plast
  42ce44:	b	42d00c <safe_atollu@plt+0x258dc>
  42ce48:	ldr	x8, [sp, #24]
  42ce4c:	ldrb	w9, [x8]
  42ce50:	tbnz	w9, #0, 42cecc <safe_atollu@plt+0x2579c>
  42ce54:	mov	w8, #0x6                   	// #6
  42ce58:	stur	w8, [x29, #-12]
  42ce5c:	stur	wzr, [x29, #-16]
  42ce60:	stur	wzr, [x29, #-20]
  42ce64:	ldur	w0, [x29, #-20]
  42ce68:	bl	4064d0 <log_get_max_level_realm@plt>
  42ce6c:	ldur	w8, [x29, #-12]
  42ce70:	and	w8, w8, #0x7
  42ce74:	cmp	w0, w8
  42ce78:	b.lt	42ceb0 <safe_atollu@plt+0x25780>  // b.tstop
  42ce7c:	ldur	w8, [x29, #-20]
  42ce80:	ldur	w9, [x29, #-12]
  42ce84:	orr	w0, w9, w8, lsl #10
  42ce88:	ldur	w1, [x29, #-16]
  42ce8c:	ldr	x2, [sp, #16]
  42ce90:	mov	w3, #0x23fe                	// #9214
  42ce94:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42ce98:	add	x4, x4, #0x4fd
  42ce9c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42cea0:	add	x5, x5, #0x506
  42cea4:	bl	4064e0 <log_internal_realm@plt>
  42cea8:	str	w0, [sp, #8]
  42ceac:	b	42cec4 <safe_atollu@plt+0x25794>
  42ceb0:	ldur	w0, [x29, #-16]
  42ceb4:	bl	4064f0 <abs@plt>
  42ceb8:	mov	w8, wzr
  42cebc:	subs	w8, w8, w0, uxtb
  42cec0:	str	w8, [sp, #8]
  42cec4:	ldr	w8, [sp, #8]
  42cec8:	stur	w8, [x29, #-24]
  42cecc:	ldr	x8, [sp, #32]
  42ced0:	ldrb	w9, [x8]
  42ced4:	tbnz	w9, #0, 42cedc <safe_atollu@plt+0x257ac>
  42ced8:	b	42cee4 <safe_atollu@plt+0x257b4>
  42cedc:	stur	wzr, [x29, #-4]
  42cee0:	b	42d030 <safe_atollu@plt+0x25900>
  42cee4:	mov	w0, #0x123                 	// #291
  42cee8:	movk	w0, #0xcdef, lsl #16
  42ceec:	bl	4074f0 <reboot@plt>
  42cef0:	bl	4065f0 <__errno_location@plt>
  42cef4:	ldr	w8, [x0]
  42cef8:	mov	w9, wzr
  42cefc:	subs	w8, w9, w8
  42cf00:	stur	w8, [x29, #-4]
  42cf04:	b	42d030 <safe_atollu@plt+0x25900>
  42cf08:	ldr	x8, [sp, #24]
  42cf0c:	ldrb	w9, [x8]
  42cf10:	tbnz	w9, #0, 42cf8c <safe_atollu@plt+0x2585c>
  42cf14:	mov	w8, #0x6                   	// #6
  42cf18:	stur	w8, [x29, #-28]
  42cf1c:	stur	wzr, [x29, #-32]
  42cf20:	stur	wzr, [x29, #-36]
  42cf24:	ldur	w0, [x29, #-36]
  42cf28:	bl	4064d0 <log_get_max_level_realm@plt>
  42cf2c:	ldur	w8, [x29, #-28]
  42cf30:	and	w8, w8, #0x7
  42cf34:	cmp	w0, w8
  42cf38:	b.lt	42cf70 <safe_atollu@plt+0x25840>  // b.tstop
  42cf3c:	ldur	w8, [x29, #-36]
  42cf40:	ldur	w9, [x29, #-28]
  42cf44:	orr	w0, w9, w8, lsl #10
  42cf48:	ldur	w1, [x29, #-32]
  42cf4c:	ldr	x2, [sp, #16]
  42cf50:	mov	w3, #0x2406                	// #9222
  42cf54:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42cf58:	add	x4, x4, #0x4fd
  42cf5c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42cf60:	add	x5, x5, #0x50f
  42cf64:	bl	4064e0 <log_internal_realm@plt>
  42cf68:	str	w0, [sp, #4]
  42cf6c:	b	42cf84 <safe_atollu@plt+0x25854>
  42cf70:	ldur	w0, [x29, #-32]
  42cf74:	bl	4064f0 <abs@plt>
  42cf78:	mov	w8, wzr
  42cf7c:	subs	w8, w8, w0, uxtb
  42cf80:	str	w8, [sp, #4]
  42cf84:	ldr	w8, [sp, #4]
  42cf88:	str	w8, [sp, #40]
  42cf8c:	ldr	x8, [sp, #32]
  42cf90:	ldrb	w9, [x8]
  42cf94:	tbnz	w9, #0, 42cf9c <safe_atollu@plt+0x2586c>
  42cf98:	b	42cfa4 <safe_atollu@plt+0x25874>
  42cf9c:	stur	wzr, [x29, #-4]
  42cfa0:	b	42d030 <safe_atollu@plt+0x25900>
  42cfa4:	mov	w0, #0xfedc                	// #65244
  42cfa8:	movk	w0, #0x4321, lsl #16
  42cfac:	bl	4074f0 <reboot@plt>
  42cfb0:	bl	4065f0 <__errno_location@plt>
  42cfb4:	ldr	w8, [x0]
  42cfb8:	mov	w9, wzr
  42cfbc:	subs	w8, w9, w8
  42cfc0:	stur	w8, [x29, #-4]
  42cfc4:	b	42d030 <safe_atollu@plt+0x25900>
  42cfc8:	ldr	x8, [sp, #24]
  42cfcc:	ldrb	w9, [x8]
  42cfd0:	mov	w10, wzr
  42cfd4:	mov	w11, #0x1                   	// #1
  42cfd8:	tst	w9, #0x1
  42cfdc:	csel	w9, w10, w11, ne  // ne = any
  42cfe0:	mov	w11, #0x4                   	// #4
  42cfe4:	orr	w9, w11, w9
  42cfe8:	ldr	x12, [sp, #32]
  42cfec:	ldrb	w11, [x12]
  42cff0:	mov	w13, #0x2                   	// #2
  42cff4:	tst	w11, #0x1
  42cff8:	csel	w10, w13, w10, ne  // ne = any
  42cffc:	orr	w0, w9, w10
  42d000:	bl	407500 <reboot_with_parameter@plt>
  42d004:	stur	w0, [x29, #-4]
  42d008:	b	42d030 <safe_atollu@plt+0x25900>
  42d00c:	mov	w8, wzr
  42d010:	mov	w0, w8
  42d014:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  42d018:	add	x1, x1, #0x51d
  42d01c:	ldr	x2, [sp, #16]
  42d020:	mov	w3, #0x2413                	// #9235
  42d024:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42d028:	add	x4, x4, #0x52d
  42d02c:	bl	406500 <log_assert_failed_unreachable_realm@plt>
  42d030:	ldur	w0, [x29, #-4]
  42d034:	ldp	x29, x30, [sp, #80]
  42d038:	add	sp, sp, #0x60
  42d03c:	ret
  42d040:	sub	sp, sp, #0xa0
  42d044:	stp	x29, x30, [sp, #144]
  42d048:	add	x29, sp, #0x90
  42d04c:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  42d050:	add	x8, x8, #0x860
  42d054:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42d058:	add	x9, x9, #0xe41
  42d05c:	add	x9, x9, #0x3
  42d060:	stur	w0, [x29, #-8]
  42d064:	stur	xzr, [x29, #-32]
  42d068:	stur	xzr, [x29, #-24]
  42d06c:	stur	xzr, [x29, #-16]
  42d070:	ldur	w10, [x29, #-8]
  42d074:	cmp	w10, #0x0
  42d078:	cset	w10, lt  // lt = tstop
  42d07c:	str	x8, [sp, #56]
  42d080:	str	x9, [sp, #48]
  42d084:	tbnz	w10, #0, 42d0b0 <safe_atollu@plt+0x25980>
  42d088:	ldur	w8, [x29, #-8]
  42d08c:	cmp	w8, #0x15
  42d090:	b.ge	42d0b0 <safe_atollu@plt+0x25980>  // b.tcont
  42d094:	ldursw	x8, [x29, #-8]
  42d098:	mov	x9, #0x10                  	// #16
  42d09c:	mul	x8, x9, x8
  42d0a0:	ldr	x9, [sp, #56]
  42d0a4:	add	x8, x9, x8
  42d0a8:	ldr	x8, [x8]
  42d0ac:	cbnz	x8, 42d0c4 <safe_atollu@plt+0x25994>
  42d0b0:	mov	w8, #0xffffffea            	// #-22
  42d0b4:	stur	w8, [x29, #-4]
  42d0b8:	mov	w8, #0x1                   	// #1
  42d0bc:	stur	w8, [x29, #-48]
  42d0c0:	b	42d344 <safe_atollu@plt+0x25c14>
  42d0c4:	mov	w8, wzr
  42d0c8:	mov	w0, w8
  42d0cc:	sub	x1, x29, #0x28
  42d0d0:	bl	40c730 <safe_atollu@plt+0x5000>
  42d0d4:	stur	w0, [x29, #-44]
  42d0d8:	ldur	w8, [x29, #-44]
  42d0dc:	cmp	w8, #0x0
  42d0e0:	cset	w8, ge  // ge = tcont
  42d0e4:	tbnz	w8, #0, 42d0fc <safe_atollu@plt+0x259cc>
  42d0e8:	ldur	w8, [x29, #-44]
  42d0ec:	stur	w8, [x29, #-4]
  42d0f0:	mov	w8, #0x1                   	// #1
  42d0f4:	stur	w8, [x29, #-48]
  42d0f8:	b	42d344 <safe_atollu@plt+0x25c14>
  42d0fc:	bl	41f948 <safe_atollu@plt+0x18218>
  42d100:	bl	42d44c <safe_atollu@plt+0x25d1c>
  42d104:	mov	w8, #0x7                   	// #7
  42d108:	stur	w8, [x29, #-52]
  42d10c:	stur	wzr, [x29, #-56]
  42d110:	stur	wzr, [x29, #-60]
  42d114:	ldur	w8, [x29, #-60]
  42d118:	mov	w0, w8
  42d11c:	bl	4064d0 <log_get_max_level_realm@plt>
  42d120:	ldur	w8, [x29, #-52]
  42d124:	and	w8, w8, #0x7
  42d128:	cmp	w0, w8
  42d12c:	b.lt	42d1a0 <safe_atollu@plt+0x25a70>  // b.tstop
  42d130:	ldur	w8, [x29, #-60]
  42d134:	ldur	w9, [x29, #-52]
  42d138:	orr	w0, w9, w8, lsl #10
  42d13c:	ldur	w1, [x29, #-56]
  42d140:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d144:	add	x10, x10, #0x320
  42d148:	ldrb	w8, [x10]
  42d14c:	adrp	x10, 43a000 <safe_atollu@plt+0x328d0>
  42d150:	add	x10, x10, #0xe9e
  42d154:	adrp	x11, 43a000 <safe_atollu@plt+0x328d0>
  42d158:	add	x11, x11, #0xe90
  42d15c:	tst	w8, #0x1
  42d160:	csel	x6, x11, x10, ne  // ne = any
  42d164:	ldursw	x10, [x29, #-8]
  42d168:	mov	x11, #0x10                  	// #16
  42d16c:	mul	x10, x11, x10
  42d170:	ldr	x11, [sp, #56]
  42d174:	add	x10, x11, x10
  42d178:	ldr	x7, [x10]
  42d17c:	ldr	x2, [sp, #48]
  42d180:	mov	w3, #0xcbc                 	// #3260
  42d184:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42d188:	add	x4, x4, #0x602
  42d18c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42d190:	add	x5, x5, #0x610
  42d194:	bl	4064e0 <log_internal_realm@plt>
  42d198:	str	w0, [sp, #44]
  42d19c:	b	42d1b4 <safe_atollu@plt+0x25a84>
  42d1a0:	ldur	w0, [x29, #-56]
  42d1a4:	bl	4064f0 <abs@plt>
  42d1a8:	mov	w8, wzr
  42d1ac:	subs	w8, w8, w0, uxtb
  42d1b0:	str	w8, [sp, #44]
  42d1b4:	ldr	w8, [sp, #44]
  42d1b8:	stur	w8, [x29, #-64]
  42d1bc:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d1c0:	add	x9, x9, #0x320
  42d1c4:	ldrb	w8, [x9]
  42d1c8:	tbnz	w8, #0, 42d1d0 <safe_atollu@plt+0x25aa0>
  42d1cc:	b	42d1e0 <safe_atollu@plt+0x25ab0>
  42d1d0:	stur	wzr, [x29, #-4]
  42d1d4:	mov	w8, #0x1                   	// #1
  42d1d8:	stur	w8, [x29, #-48]
  42d1dc:	b	42d344 <safe_atollu@plt+0x25c14>
  42d1e0:	ldur	x0, [x29, #-40]
  42d1e4:	ldursw	x8, [x29, #-8]
  42d1e8:	mov	x9, #0x10                  	// #16
  42d1ec:	mul	x8, x9, x8
  42d1f0:	ldr	x9, [sp, #56]
  42d1f4:	add	x8, x9, x8
  42d1f8:	ldr	x4, [x8]
  42d1fc:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d200:	add	x8, x8, #0x330
  42d204:	ldrb	w10, [x8]
  42d208:	and	w10, w10, #0x1
  42d20c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42d210:	add	x1, x1, #0x164
  42d214:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42d218:	add	x2, x2, #0x17b
  42d21c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42d220:	add	x3, x3, #0x193
  42d224:	sub	x5, x29, #0x20
  42d228:	mov	x8, xzr
  42d22c:	mov	x6, x8
  42d230:	adrp	x7, 43a000 <safe_atollu@plt+0x328d0>
  42d234:	add	x7, x7, #0x1ab
  42d238:	mov	x8, sp
  42d23c:	str	w10, [x8]
  42d240:	bl	406600 <sd_bus_call_method@plt>
  42d244:	stur	w0, [x29, #-44]
  42d248:	ldur	w10, [x29, #-44]
  42d24c:	cmp	w10, #0x0
  42d250:	cset	w10, ge  // ge = tcont
  42d254:	tbnz	w10, #0, 42d338 <safe_atollu@plt+0x25c08>
  42d258:	mov	w8, #0x3                   	// #3
  42d25c:	stur	w8, [x29, #-68]
  42d260:	ldur	w8, [x29, #-44]
  42d264:	str	w8, [sp, #72]
  42d268:	str	wzr, [sp, #68]
  42d26c:	ldr	w0, [sp, #68]
  42d270:	bl	4064d0 <log_get_max_level_realm@plt>
  42d274:	ldur	w8, [x29, #-68]
  42d278:	and	w8, w8, #0x7
  42d27c:	cmp	w0, w8
  42d280:	b.lt	42d308 <safe_atollu@plt+0x25bd8>  // b.tstop
  42d284:	ldr	w8, [sp, #68]
  42d288:	ldur	w9, [x29, #-68]
  42d28c:	orr	w0, w9, w8, lsl #10
  42d290:	ldr	w1, [sp, #72]
  42d294:	ldursw	x10, [x29, #-8]
  42d298:	mov	x11, #0x10                  	// #16
  42d29c:	mul	x10, x11, x10
  42d2a0:	ldr	x11, [sp, #56]
  42d2a4:	add	x10, x11, x10
  42d2a8:	ldr	x6, [x10, #8]
  42d2ac:	ldur	w8, [x29, #-44]
  42d2b0:	sub	x10, x29, #0x20
  42d2b4:	str	w0, [sp, #40]
  42d2b8:	mov	x0, x10
  42d2bc:	str	w1, [sp, #36]
  42d2c0:	mov	w1, w8
  42d2c4:	str	x6, [sp, #24]
  42d2c8:	bl	406610 <bus_error_message@plt>
  42d2cc:	ldr	w8, [sp, #40]
  42d2d0:	str	x0, [sp, #16]
  42d2d4:	mov	w0, w8
  42d2d8:	ldr	w1, [sp, #36]
  42d2dc:	ldr	x2, [sp, #48]
  42d2e0:	mov	w3, #0xccb                 	// #3275
  42d2e4:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42d2e8:	add	x4, x4, #0x602
  42d2ec:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42d2f0:	add	x5, x5, #0x640
  42d2f4:	ldr	x6, [sp, #24]
  42d2f8:	ldr	x7, [sp, #16]
  42d2fc:	bl	4064e0 <log_internal_realm@plt>
  42d300:	str	w0, [sp, #12]
  42d304:	b	42d31c <safe_atollu@plt+0x25bec>
  42d308:	ldr	w0, [sp, #72]
  42d30c:	bl	4064f0 <abs@plt>
  42d310:	mov	w8, wzr
  42d314:	subs	w8, w8, w0, uxtb
  42d318:	str	w8, [sp, #12]
  42d31c:	ldr	w8, [sp, #12]
  42d320:	str	w8, [sp, #64]
  42d324:	ldr	w8, [sp, #64]
  42d328:	stur	w8, [x29, #-4]
  42d32c:	mov	w8, #0x1                   	// #1
  42d330:	stur	w8, [x29, #-48]
  42d334:	b	42d344 <safe_atollu@plt+0x25c14>
  42d338:	stur	wzr, [x29, #-4]
  42d33c:	mov	w8, #0x1                   	// #1
  42d340:	stur	w8, [x29, #-48]
  42d344:	sub	x0, x29, #0x20
  42d348:	bl	406620 <sd_bus_error_free@plt>
  42d34c:	ldur	w0, [x29, #-4]
  42d350:	ldp	x29, x30, [sp, #144]
  42d354:	add	sp, sp, #0xa0
  42d358:	ret
  42d35c:	sub	sp, sp, #0x20
  42d360:	stp	x29, x30, [sp, #16]
  42d364:	add	x29, sp, #0x10
  42d368:	mov	w8, wzr
  42d36c:	str	x0, [sp, #8]
  42d370:	str	x1, [sp]
  42d374:	ldr	x0, [sp, #8]
  42d378:	ldr	x1, [sp]
  42d37c:	mov	w2, w8
  42d380:	bl	407510 <strv_split_full@plt>
  42d384:	ldp	x29, x30, [sp, #16]
  42d388:	add	sp, sp, #0x20
  42d38c:	ret
  42d390:	sub	sp, sp, #0x10
  42d394:	str	w0, [sp, #12]
  42d398:	ldr	w8, [sp, #12]
  42d39c:	cmp	w8, #0x0
  42d3a0:	cset	w8, gt
  42d3a4:	and	w0, w8, #0x1
  42d3a8:	add	sp, sp, #0x10
  42d3ac:	ret
  42d3b0:	sub	sp, sp, #0x10
  42d3b4:	str	x0, [sp]
  42d3b8:	ldr	x8, [sp]
  42d3bc:	ldr	x8, [x8, #80]
  42d3c0:	cmp	x8, #0x0
  42d3c4:	cset	w9, ge  // ge = tcont
  42d3c8:	tbnz	w9, #0, 42d3d8 <safe_atollu@plt+0x25ca8>
  42d3cc:	mov	x8, xzr
  42d3d0:	str	x8, [sp, #8]
  42d3d4:	b	42d3f8 <safe_atollu@plt+0x25cc8>
  42d3d8:	ldr	x8, [sp]
  42d3dc:	ldr	x8, [x8, #64]
  42d3e0:	ldr	x9, [sp]
  42d3e4:	ldr	x9, [x9, #80]
  42d3e8:	mov	x10, #0x70                  	// #112
  42d3ec:	mul	x9, x10, x9
  42d3f0:	add	x8, x8, x9
  42d3f4:	str	x8, [sp, #8]
  42d3f8:	ldr	x0, [sp, #8]
  42d3fc:	add	sp, sp, #0x10
  42d400:	ret
  42d404:	sub	sp, sp, #0x30
  42d408:	stp	x29, x30, [sp, #32]
  42d40c:	add	x29, sp, #0x20
  42d410:	mov	x8, xzr
  42d414:	mov	x3, x8
  42d418:	stur	x0, [x29, #-8]
  42d41c:	stur	w1, [x29, #-12]
  42d420:	str	x2, [sp, #8]
  42d424:	ldur	x0, [x29, #-8]
  42d428:	ldur	w9, [x29, #-12]
  42d42c:	ldr	x4, [sp, #8]
  42d430:	mov	x1, x3
  42d434:	mov	x2, x8
  42d438:	mov	w3, w9
  42d43c:	bl	407520 <safe_fork_full@plt>
  42d440:	ldp	x29, x30, [sp, #32]
  42d444:	add	sp, sp, #0x30
  42d448:	ret
  42d44c:	sub	sp, sp, #0xb0
  42d450:	stp	x29, x30, [sp, #160]
  42d454:	add	x29, sp, #0xa0
  42d458:	mov	x8, xzr
  42d45c:	mov	w9, wzr
  42d460:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42d464:	add	x10, x10, #0xe41
  42d468:	add	x10, x10, #0x3
  42d46c:	adrp	x11, 43d000 <safe_atollu@plt+0x358d0>
  42d470:	add	x11, x11, #0x65c
  42d474:	sub	x1, x29, #0x28
  42d478:	stur	xzr, [x29, #-32]
  42d47c:	stur	xzr, [x29, #-24]
  42d480:	stur	xzr, [x29, #-16]
  42d484:	stur	x8, [x29, #-48]
  42d488:	mov	w0, w9
  42d48c:	str	x10, [sp, #64]
  42d490:	str	x11, [sp, #56]
  42d494:	bl	40c730 <safe_atollu@plt+0x5000>
  42d498:	stur	w0, [x29, #-52]
  42d49c:	ldur	w9, [x29, #-52]
  42d4a0:	cmp	w9, #0x0
  42d4a4:	cset	w9, ge  // ge = tcont
  42d4a8:	tbnz	w9, #0, 42d4c0 <safe_atollu@plt+0x25d90>
  42d4ac:	ldur	w8, [x29, #-52]
  42d4b0:	stur	w8, [x29, #-4]
  42d4b4:	mov	w8, #0x1                   	// #1
  42d4b8:	stur	w8, [x29, #-56]
  42d4bc:	b	42d70c <safe_atollu@plt+0x25fdc>
  42d4c0:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d4c4:	add	x8, x8, #0x2d0
  42d4c8:	ldr	x0, [x8]
  42d4cc:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42d4d0:	add	x1, x1, #0xb7f
  42d4d4:	bl	42a690 <safe_atollu@plt+0x22f60>
  42d4d8:	stur	x0, [x29, #-48]
  42d4dc:	ldur	x8, [x29, #-48]
  42d4e0:	cbnz	x8, 42d50c <safe_atollu@plt+0x25ddc>
  42d4e4:	mov	w8, wzr
  42d4e8:	mov	w0, w8
  42d4ec:	ldr	x1, [sp, #64]
  42d4f0:	mov	w2, #0xc86                 	// #3206
  42d4f4:	ldr	x3, [sp, #56]
  42d4f8:	bl	4066b0 <log_oom_internal@plt>
  42d4fc:	stur	w0, [x29, #-4]
  42d500:	mov	w8, #0x1                   	// #1
  42d504:	stur	w8, [x29, #-56]
  42d508:	b	42d70c <safe_atollu@plt+0x25fdc>
  42d50c:	mov	w8, #0x7                   	// #7
  42d510:	stur	w8, [x29, #-60]
  42d514:	stur	wzr, [x29, #-64]
  42d518:	stur	wzr, [x29, #-68]
  42d51c:	ldur	w0, [x29, #-68]
  42d520:	bl	4064d0 <log_get_max_level_realm@plt>
  42d524:	ldur	w8, [x29, #-60]
  42d528:	and	w8, w8, #0x7
  42d52c:	cmp	w0, w8
  42d530:	b.lt	42d58c <safe_atollu@plt+0x25e5c>  // b.tstop
  42d534:	ldur	w8, [x29, #-68]
  42d538:	ldur	w9, [x29, #-60]
  42d53c:	orr	w0, w9, w8, lsl #10
  42d540:	ldur	w1, [x29, #-64]
  42d544:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d548:	add	x10, x10, #0x320
  42d54c:	ldrb	w8, [x10]
  42d550:	adrp	x10, 43d000 <safe_atollu@plt+0x358d0>
  42d554:	add	x10, x10, #0x694
  42d558:	adrp	x11, 43d000 <safe_atollu@plt+0x358d0>
  42d55c:	add	x11, x11, #0x68a
  42d560:	tst	w8, #0x1
  42d564:	csel	x6, x11, x10, ne  // ne = any
  42d568:	ldur	x7, [x29, #-48]
  42d56c:	ldr	x2, [sp, #64]
  42d570:	mov	w3, #0xc88                 	// #3208
  42d574:	ldr	x4, [sp, #56]
  42d578:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42d57c:	add	x5, x5, #0x674
  42d580:	bl	4064e0 <log_internal_realm@plt>
  42d584:	str	w0, [sp, #52]
  42d588:	b	42d5a0 <safe_atollu@plt+0x25e70>
  42d58c:	ldur	w0, [x29, #-64]
  42d590:	bl	4064f0 <abs@plt>
  42d594:	mov	w8, wzr
  42d598:	subs	w8, w8, w0, uxtb
  42d59c:	str	w8, [sp, #52]
  42d5a0:	ldr	w8, [sp, #52]
  42d5a4:	stur	w8, [x29, #-72]
  42d5a8:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d5ac:	add	x9, x9, #0x320
  42d5b0:	ldrb	w8, [x9]
  42d5b4:	tbnz	w8, #0, 42d5bc <safe_atollu@plt+0x25e8c>
  42d5b8:	b	42d5cc <safe_atollu@plt+0x25e9c>
  42d5bc:	stur	wzr, [x29, #-4]
  42d5c0:	mov	w8, #0x1                   	// #1
  42d5c4:	stur	w8, [x29, #-56]
  42d5c8:	b	42d70c <safe_atollu@plt+0x25fdc>
  42d5cc:	ldur	x0, [x29, #-40]
  42d5d0:	ldur	x8, [x29, #-48]
  42d5d4:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d5d8:	add	x9, x9, #0x323
  42d5dc:	ldrb	w10, [x9]
  42d5e0:	eor	w10, w10, #0x1
  42d5e4:	and	w10, w10, #0x1
  42d5e8:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42d5ec:	add	x1, x1, #0x164
  42d5f0:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42d5f4:	add	x2, x2, #0x17b
  42d5f8:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42d5fc:	add	x3, x3, #0x193
  42d600:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42d604:	add	x4, x4, #0x69c
  42d608:	sub	x5, x29, #0x20
  42d60c:	mov	x9, xzr
  42d610:	mov	x6, x9
  42d614:	adrp	x7, 43d000 <safe_atollu@plt+0x358d0>
  42d618:	add	x7, x7, #0x6ab
  42d61c:	mov	x9, sp
  42d620:	str	x8, [x9]
  42d624:	mov	x8, sp
  42d628:	str	w10, [x8, #8]
  42d62c:	bl	406600 <sd_bus_call_method@plt>
  42d630:	stur	w0, [x29, #-52]
  42d634:	ldur	w10, [x29, #-52]
  42d638:	cmp	w10, #0x0
  42d63c:	cset	w10, ge  // ge = tcont
  42d640:	tbnz	w10, #0, 42d700 <safe_atollu@plt+0x25fd0>
  42d644:	mov	w8, #0x4                   	// #4
  42d648:	stur	w8, [x29, #-76]
  42d64c:	ldur	w8, [x29, #-52]
  42d650:	str	w8, [sp, #80]
  42d654:	str	wzr, [sp, #76]
  42d658:	ldr	w0, [sp, #76]
  42d65c:	bl	4064d0 <log_get_max_level_realm@plt>
  42d660:	ldur	w8, [x29, #-76]
  42d664:	and	w8, w8, #0x7
  42d668:	cmp	w0, w8
  42d66c:	b.lt	42d6d0 <safe_atollu@plt+0x25fa0>  // b.tstop
  42d670:	ldr	w8, [sp, #76]
  42d674:	ldur	w9, [x29, #-76]
  42d678:	orr	w0, w9, w8, lsl #10
  42d67c:	ldr	w1, [sp, #80]
  42d680:	ldur	w8, [x29, #-52]
  42d684:	sub	x10, x29, #0x20
  42d688:	str	w0, [sp, #48]
  42d68c:	mov	x0, x10
  42d690:	str	w1, [sp, #44]
  42d694:	mov	w1, w8
  42d698:	bl	406610 <bus_error_message@plt>
  42d69c:	ldr	w8, [sp, #48]
  42d6a0:	str	x0, [sp, #32]
  42d6a4:	mov	w0, w8
  42d6a8:	ldr	w1, [sp, #44]
  42d6ac:	ldr	x2, [sp, #64]
  42d6b0:	mov	w3, #0xc99                 	// #3225
  42d6b4:	ldr	x4, [sp, #56]
  42d6b8:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42d6bc:	add	x5, x5, #0x6ae
  42d6c0:	ldr	x6, [sp, #32]
  42d6c4:	bl	4064e0 <log_internal_realm@plt>
  42d6c8:	str	w0, [sp, #28]
  42d6cc:	b	42d6e4 <safe_atollu@plt+0x25fb4>
  42d6d0:	ldr	w0, [sp, #80]
  42d6d4:	bl	4064f0 <abs@plt>
  42d6d8:	mov	w8, wzr
  42d6dc:	subs	w8, w8, w0, uxtb
  42d6e0:	str	w8, [sp, #28]
  42d6e4:	ldr	w8, [sp, #28]
  42d6e8:	str	w8, [sp, #72]
  42d6ec:	ldr	w8, [sp, #72]
  42d6f0:	stur	w8, [x29, #-4]
  42d6f4:	mov	w8, #0x1                   	// #1
  42d6f8:	stur	w8, [x29, #-56]
  42d6fc:	b	42d70c <safe_atollu@plt+0x25fdc>
  42d700:	stur	wzr, [x29, #-4]
  42d704:	mov	w8, #0x1                   	// #1
  42d708:	stur	w8, [x29, #-56]
  42d70c:	sub	x0, x29, #0x30
  42d710:	bl	407e0c <safe_atollu@plt+0x6dc>
  42d714:	sub	x0, x29, #0x20
  42d718:	bl	406620 <sd_bus_error_free@plt>
  42d71c:	ldur	w0, [x29, #-4]
  42d720:	ldp	x29, x30, [sp, #160]
  42d724:	add	sp, sp, #0xb0
  42d728:	ret
  42d72c:	sub	sp, sp, #0x80
  42d730:	stp	x29, x30, [sp, #112]
  42d734:	add	x29, sp, #0x70
  42d738:	mov	x8, #0x8                   	// #8
  42d73c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42d740:	add	x9, x9, #0xe41
  42d744:	add	x9, x9, #0x3
  42d748:	adrp	x10, 43d000 <safe_atollu@plt+0x358d0>
  42d74c:	add	x10, x10, #0xb12
  42d750:	stur	x0, [x29, #-16]
  42d754:	stur	x1, [x29, #-24]
  42d758:	stur	x2, [x29, #-32]
  42d75c:	ldur	x0, [x29, #-24]
  42d760:	str	x8, [sp, #24]
  42d764:	str	x9, [sp, #16]
  42d768:	str	x10, [sp, #8]
  42d76c:	bl	406d30 <strv_length@plt>
  42d770:	add	x1, x0, #0x1
  42d774:	ldr	x0, [sp, #24]
  42d778:	bl	41ae00 <safe_atollu@plt+0x136d0>
  42d77c:	stur	x0, [x29, #-40]
  42d780:	stur	x0, [x29, #-48]
  42d784:	ldur	x8, [x29, #-48]
  42d788:	cbnz	x8, 42d7ac <safe_atollu@plt+0x2607c>
  42d78c:	mov	w8, wzr
  42d790:	mov	w0, w8
  42d794:	ldr	x1, [sp, #16]
  42d798:	mov	w2, #0x1a51                	// #6737
  42d79c:	ldr	x3, [sp, #8]
  42d7a0:	bl	4066b0 <log_oom_internal@plt>
  42d7a4:	stur	w0, [x29, #-4]
  42d7a8:	b	42d964 <safe_atollu@plt+0x26234>
  42d7ac:	ldur	x8, [x29, #-24]
  42d7b0:	str	x8, [sp, #56]
  42d7b4:	ldr	x8, [sp, #56]
  42d7b8:	mov	w9, #0x0                   	// #0
  42d7bc:	str	w9, [sp, #4]
  42d7c0:	cbz	x8, 42d7d8 <safe_atollu@plt+0x260a8>
  42d7c4:	ldr	x8, [sp, #56]
  42d7c8:	ldr	x8, [x8]
  42d7cc:	cmp	x8, #0x0
  42d7d0:	cset	w9, ne  // ne = any
  42d7d4:	str	w9, [sp, #4]
  42d7d8:	ldr	w8, [sp, #4]
  42d7dc:	tbnz	w8, #0, 42d7e4 <safe_atollu@plt+0x260b4>
  42d7e0:	b	42d948 <safe_atollu@plt+0x26218>
  42d7e4:	ldr	x8, [sp, #56]
  42d7e8:	ldr	x0, [x8]
  42d7ec:	bl	407530 <is_path@plt>
  42d7f0:	tbnz	w0, #0, 42d7f8 <safe_atollu@plt+0x260c8>
  42d7f4:	b	42d844 <safe_atollu@plt+0x26114>
  42d7f8:	ldr	x8, [sp, #56]
  42d7fc:	ldr	x0, [x8]
  42d800:	bl	407000 <strdup@plt>
  42d804:	ldur	x8, [x29, #-40]
  42d808:	str	x0, [x8]
  42d80c:	ldur	x8, [x29, #-40]
  42d810:	ldr	x8, [x8]
  42d814:	cbnz	x8, 42d840 <safe_atollu@plt+0x26110>
  42d818:	ldur	x0, [x29, #-48]
  42d81c:	bl	406510 <strv_free@plt>
  42d820:	mov	w8, wzr
  42d824:	mov	w0, w8
  42d828:	ldr	x1, [sp, #16]
  42d82c:	mov	w2, #0x1a5c                	// #6748
  42d830:	ldr	x3, [sp, #8]
  42d834:	bl	4066b0 <log_oom_internal@plt>
  42d838:	stur	w0, [x29, #-4]
  42d83c:	b	42d964 <safe_atollu@plt+0x26234>
  42d840:	b	42d92c <safe_atollu@plt+0x261fc>
  42d844:	ldr	x8, [sp, #56]
  42d848:	ldr	x0, [x8]
  42d84c:	ldur	x1, [x29, #-16]
  42d850:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d854:	add	x8, x8, #0x318
  42d858:	ldrb	w9, [x8]
  42d85c:	mov	w10, #0x2                   	// #2
  42d860:	mov	w11, wzr
  42d864:	tst	w9, #0x1
  42d868:	csel	w2, w11, w10, ne  // ne = any
  42d86c:	ldur	x4, [x29, #-40]
  42d870:	adrp	x3, 43a000 <safe_atollu@plt+0x328d0>
  42d874:	add	x3, x3, #0x23
  42d878:	bl	406dd0 <unit_name_mangle_with_suffix@plt>
  42d87c:	str	w0, [sp, #52]
  42d880:	ldr	w9, [sp, #52]
  42d884:	cmp	w9, #0x0
  42d888:	cset	w9, ge  // ge = tcont
  42d88c:	tbnz	w9, #0, 42d92c <safe_atollu@plt+0x261fc>
  42d890:	ldur	x8, [x29, #-40]
  42d894:	mov	x9, xzr
  42d898:	str	x9, [x8]
  42d89c:	ldur	x0, [x29, #-48]
  42d8a0:	bl	406510 <strv_free@plt>
  42d8a4:	mov	w10, #0x3                   	// #3
  42d8a8:	str	w10, [sp, #48]
  42d8ac:	ldr	w10, [sp, #52]
  42d8b0:	str	w10, [sp, #44]
  42d8b4:	str	wzr, [sp, #40]
  42d8b8:	ldr	w10, [sp, #40]
  42d8bc:	mov	w0, w10
  42d8c0:	bl	4064d0 <log_get_max_level_realm@plt>
  42d8c4:	ldr	w10, [sp, #48]
  42d8c8:	and	w10, w10, #0x7
  42d8cc:	cmp	w0, w10
  42d8d0:	b.lt	42d904 <safe_atollu@plt+0x261d4>  // b.tstop
  42d8d4:	ldr	w8, [sp, #40]
  42d8d8:	ldr	w9, [sp, #48]
  42d8dc:	orr	w0, w9, w8, lsl #10
  42d8e0:	ldr	w1, [sp, #44]
  42d8e4:	ldr	x2, [sp, #16]
  42d8e8:	mov	w3, #0x1a65                	// #6757
  42d8ec:	ldr	x4, [sp, #8]
  42d8f0:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  42d8f4:	add	x5, x5, #0x2eb
  42d8f8:	bl	4064e0 <log_internal_realm@plt>
  42d8fc:	str	w0, [sp]
  42d900:	b	42d918 <safe_atollu@plt+0x261e8>
  42d904:	ldr	w0, [sp, #44]
  42d908:	bl	4064f0 <abs@plt>
  42d90c:	mov	w8, wzr
  42d910:	subs	w8, w8, w0, uxtb
  42d914:	str	w8, [sp]
  42d918:	ldr	w8, [sp]
  42d91c:	str	w8, [sp, #36]
  42d920:	ldr	w8, [sp, #36]
  42d924:	stur	w8, [x29, #-4]
  42d928:	b	42d964 <safe_atollu@plt+0x26234>
  42d92c:	ldur	x8, [x29, #-40]
  42d930:	add	x8, x8, #0x8
  42d934:	stur	x8, [x29, #-40]
  42d938:	ldr	x8, [sp, #56]
  42d93c:	add	x8, x8, #0x8
  42d940:	str	x8, [sp, #56]
  42d944:	b	42d7b4 <safe_atollu@plt+0x26084>
  42d948:	ldur	x8, [x29, #-40]
  42d94c:	mov	x9, xzr
  42d950:	str	x9, [x8]
  42d954:	ldur	x8, [x29, #-48]
  42d958:	ldur	x9, [x29, #-32]
  42d95c:	str	x8, [x9]
  42d960:	stur	wzr, [x29, #-4]
  42d964:	ldur	w0, [x29, #-4]
  42d968:	ldp	x29, x30, [sp, #112]
  42d96c:	add	sp, sp, #0x80
  42d970:	ret
  42d974:	sub	sp, sp, #0x1f0
  42d978:	stp	x29, x30, [sp, #464]
  42d97c:	str	x28, [sp, #480]
  42d980:	add	x29, sp, #0x1d0
  42d984:	sub	x8, x29, #0xb0
  42d988:	mov	w9, wzr
  42d98c:	mov	x2, #0x68                  	// #104
  42d990:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d994:	add	x10, x10, #0x33c
  42d998:	adrp	x11, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d99c:	add	x11, x11, #0x2d8
  42d9a0:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  42d9a4:	add	x12, x12, #0xe41
  42d9a8:	add	x12, x12, #0x3
  42d9ac:	adrp	x13, 43d000 <safe_atollu@plt+0x358d0>
  42d9b0:	add	x13, x13, #0xb55
  42d9b4:	adrp	x14, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42d9b8:	add	x14, x14, #0x318
  42d9bc:	sub	x15, x29, #0x88
  42d9c0:	stur	x0, [x29, #-16]
  42d9c4:	stur	x1, [x29, #-24]
  42d9c8:	stur	wzr, [x29, #-28]
  42d9cc:	mov	x0, x15
  42d9d0:	mov	w1, w9
  42d9d4:	str	x8, [sp, #96]
  42d9d8:	str	x10, [sp, #88]
  42d9dc:	str	x11, [sp, #80]
  42d9e0:	str	x12, [sp, #72]
  42d9e4:	str	x13, [sp, #64]
  42d9e8:	str	x14, [sp, #56]
  42d9ec:	bl	406b90 <memset@plt>
  42d9f0:	stur	wzr, [x29, #-140]
  42d9f4:	ldr	x8, [sp, #88]
  42d9f8:	ldr	w9, [x8]
  42d9fc:	cbz	w9, 42da10 <safe_atollu@plt+0x262e0>
  42da00:	stur	wzr, [x29, #-4]
  42da04:	mov	w8, #0x1                   	// #1
  42da08:	stur	w8, [x29, #-144]
  42da0c:	b	42e398 <safe_atollu@plt+0x26c68>
  42da10:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42da14:	add	x0, x0, #0xb1f
  42da18:	bl	406960 <getenv_bool@plt>
  42da1c:	cmp	w0, #0x0
  42da20:	cset	w8, le
  42da24:	tbnz	w8, #0, 42da38 <safe_atollu@plt+0x26308>
  42da28:	stur	wzr, [x29, #-4]
  42da2c:	mov	w8, #0x1                   	// #1
  42da30:	stur	w8, [x29, #-144]
  42da34:	b	42e398 <safe_atollu@plt+0x26c68>
  42da38:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42da3c:	add	x8, x8, #0x260
  42da40:	ldr	q0, [x8]
  42da44:	sub	x0, x29, #0xb0
  42da48:	ldr	x9, [sp, #96]
  42da4c:	str	q0, [x9]
  42da50:	ldr	q0, [x8, #16]
  42da54:	str	q0, [x9, #16]
  42da58:	ldur	x1, [x29, #-16]
  42da5c:	bl	406ab0 <strv_find@plt>
  42da60:	cbnz	x0, 42da74 <safe_atollu@plt+0x26344>
  42da64:	stur	wzr, [x29, #-4]
  42da68:	mov	w8, #0x1                   	// #1
  42da6c:	stur	w8, [x29, #-144]
  42da70:	b	42e398 <safe_atollu@plt+0x26c68>
  42da74:	ldr	x8, [sp, #88]
  42da78:	ldr	w1, [x8]
  42da7c:	ldr	x9, [sp, #80]
  42da80:	ldr	x3, [x9]
  42da84:	sub	x0, x29, #0x88
  42da88:	mov	w2, #0x1                   	// #1
  42da8c:	bl	406ba0 <lookup_paths_init@plt>
  42da90:	stur	w0, [x29, #-28]
  42da94:	ldur	w10, [x29, #-28]
  42da98:	cmp	w10, #0x0
  42da9c:	cset	w10, ge  // ge = tcont
  42daa0:	tbnz	w10, #0, 42dab8 <safe_atollu@plt+0x26388>
  42daa4:	ldur	w8, [x29, #-28]
  42daa8:	stur	w8, [x29, #-4]
  42daac:	mov	w8, #0x1                   	// #1
  42dab0:	stur	w8, [x29, #-144]
  42dab4:	b	42e398 <safe_atollu@plt+0x26c68>
  42dab8:	stur	wzr, [x29, #-28]
  42dabc:	ldur	x8, [x29, #-24]
  42dac0:	ldur	w9, [x29, #-140]
  42dac4:	mov	w10, w9
  42dac8:	mov	x11, #0x8                   	// #8
  42dacc:	mul	x10, x11, x10
  42dad0:	add	x8, x8, x10
  42dad4:	ldr	x8, [x8]
  42dad8:	cbz	x8, 42e388 <safe_atollu@plt+0x26c58>
  42dadc:	sub	x0, x29, #0xd8
  42dae0:	mov	w8, wzr
  42dae4:	mov	w1, w8
  42dae8:	mov	x2, #0x28                  	// #40
  42daec:	bl	406b90 <memset@plt>
  42daf0:	adrp	x9, 43d000 <safe_atollu@plt+0x358d0>
  42daf4:	add	x9, x9, #0xb33
  42daf8:	stur	x9, [x29, #-216]
  42dafc:	mov	x9, xzr
  42db00:	stur	x9, [x29, #-224]
  42db04:	str	x9, [sp, #232]
  42db08:	str	x9, [sp, #224]
  42db0c:	str	x9, [sp, #216]
  42db10:	mov	w8, #0x0                   	// #0
  42db14:	strb	w8, [sp, #215]
  42db18:	mov	w8, #0x1                   	// #1
  42db1c:	str	w8, [sp, #196]
  42db20:	ldur	x9, [x29, #-24]
  42db24:	ldur	w8, [x29, #-140]
  42db28:	mov	w10, w8
  42db2c:	mov	w8, w10
  42db30:	add	w8, w8, #0x1
  42db34:	stur	w8, [x29, #-140]
  42db38:	mov	x11, #0x8                   	// #8
  42db3c:	mul	x10, x11, x10
  42db40:	add	x9, x9, x10
  42db44:	ldr	x9, [x9]
  42db48:	str	x9, [sp, #200]
  42db4c:	ldr	x0, [sp, #200]
  42db50:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  42db54:	add	x1, x1, #0x23
  42db58:	bl	406a80 <endswith@plt>
  42db5c:	cbnz	x0, 42db6c <safe_atollu@plt+0x2643c>
  42db60:	mov	w8, #0x2                   	// #2
  42db64:	stur	w8, [x29, #-144]
  42db68:	b	42e344 <safe_atollu@plt+0x26c14>
  42db6c:	ldr	x0, [sp, #200]
  42db70:	bl	407540 <path_is_absolute@plt>
  42db74:	tbnz	w0, #0, 42db7c <safe_atollu@plt+0x2644c>
  42db78:	b	42db88 <safe_atollu@plt+0x26458>
  42db7c:	mov	w8, #0x2                   	// #2
  42db80:	stur	w8, [x29, #-144]
  42db84:	b	42e344 <safe_atollu@plt+0x26c14>
  42db88:	ldr	x8, [sp, #88]
  42db8c:	ldr	w0, [x8]
  42db90:	ldr	x2, [sp, #200]
  42db94:	sub	x1, x29, #0x88
  42db98:	bl	407550 <unit_file_exists@plt>
  42db9c:	str	w0, [sp, #188]
  42dba0:	ldr	w9, [sp, #188]
  42dba4:	cmp	w9, #0x0
  42dba8:	cset	w9, ge  // ge = tcont
  42dbac:	tbnz	w9, #0, 42dcac <safe_atollu@plt+0x2657c>
  42dbb0:	mov	w8, #0x0                   	// #0
  42dbb4:	strb	w8, [sp, #187]
  42dbb8:	ldr	w8, [sp, #188]
  42dbbc:	mov	w9, #0xffffff7c            	// #-132
  42dbc0:	cmp	w8, w9
  42dbc4:	str	w8, [sp, #52]
  42dbc8:	b.eq	42dc00 <safe_atollu@plt+0x264d0>  // b.none
  42dbcc:	b	42dbd0 <safe_atollu@plt+0x264a0>
  42dbd0:	mov	w8, #0xffffff9d            	// #-99
  42dbd4:	ldr	w9, [sp, #52]
  42dbd8:	cmp	w9, w8
  42dbdc:	b.eq	42dc00 <safe_atollu@plt+0x264d0>  // b.none
  42dbe0:	b	42dbe4 <safe_atollu@plt+0x264b4>
  42dbe4:	mov	w8, #0xffffffd8            	// #-40
  42dbe8:	ldr	w9, [sp, #52]
  42dbec:	cmp	w9, w8
  42dbf0:	cset	w8, eq  // eq = none
  42dbf4:	eor	w8, w8, #0x1
  42dbf8:	tbnz	w8, #0, 42dc0c <safe_atollu@plt+0x264dc>
  42dbfc:	b	42dc00 <safe_atollu@plt+0x264d0>
  42dc00:	mov	w8, #0x1                   	// #1
  42dc04:	strb	w8, [sp, #187]
  42dc08:	b	42dc0c <safe_atollu@plt+0x264dc>
  42dc0c:	ldrb	w8, [sp, #187]
  42dc10:	and	w8, w8, #0x1
  42dc14:	strb	w8, [sp, #186]
  42dc18:	ldrb	w8, [sp, #186]
  42dc1c:	tbnz	w8, #0, 42dcac <safe_atollu@plt+0x2657c>
  42dc20:	mov	w8, #0x3                   	// #3
  42dc24:	str	w8, [sp, #180]
  42dc28:	ldr	w8, [sp, #188]
  42dc2c:	str	w8, [sp, #176]
  42dc30:	str	wzr, [sp, #172]
  42dc34:	ldr	w0, [sp, #172]
  42dc38:	bl	4064d0 <log_get_max_level_realm@plt>
  42dc3c:	ldr	w8, [sp, #180]
  42dc40:	and	w8, w8, #0x7
  42dc44:	cmp	w0, w8
  42dc48:	b.lt	42dc7c <safe_atollu@plt+0x2654c>  // b.tstop
  42dc4c:	ldr	w8, [sp, #172]
  42dc50:	ldr	w9, [sp, #180]
  42dc54:	orr	w0, w9, w8, lsl #10
  42dc58:	ldr	w1, [sp, #176]
  42dc5c:	ldr	x2, [sp, #72]
  42dc60:	mov	w3, #0x19f2                	// #6642
  42dc64:	ldr	x4, [sp, #64]
  42dc68:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42dc6c:	add	x5, x5, #0xb67
  42dc70:	bl	4064e0 <log_internal_realm@plt>
  42dc74:	str	w0, [sp, #48]
  42dc78:	b	42dc90 <safe_atollu@plt+0x26560>
  42dc7c:	ldr	w0, [sp, #176]
  42dc80:	bl	4064f0 <abs@plt>
  42dc84:	mov	w8, wzr
  42dc88:	subs	w8, w8, w0, uxtb
  42dc8c:	str	w8, [sp, #48]
  42dc90:	ldr	w8, [sp, #48]
  42dc94:	str	w8, [sp, #168]
  42dc98:	ldr	w8, [sp, #168]
  42dc9c:	stur	w8, [x29, #-4]
  42dca0:	mov	w8, #0x1                   	// #1
  42dca4:	stur	w8, [x29, #-144]
  42dca8:	b	42e344 <safe_atollu@plt+0x26c14>
  42dcac:	ldr	w8, [sp, #188]
  42dcb0:	cmp	w8, #0x0
  42dcb4:	cset	w8, ne  // ne = any
  42dcb8:	and	w8, w8, #0x1
  42dcbc:	strb	w8, [sp, #215]
  42dcc0:	ldrb	w8, [sp, #215]
  42dcc4:	tbnz	w8, #0, 42dccc <safe_atollu@plt+0x2659c>
  42dcc8:	b	42dcec <safe_atollu@plt+0x265bc>
  42dccc:	ldur	x0, [x29, #-16]
  42dcd0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42dcd4:	add	x1, x1, #0x696
  42dcd8:	bl	4066f0 <strcmp@plt>
  42dcdc:	cbnz	w0, 42dcec <safe_atollu@plt+0x265bc>
  42dce0:	mov	w8, #0x2                   	// #2
  42dce4:	stur	w8, [x29, #-144]
  42dce8:	b	42e344 <safe_atollu@plt+0x26c14>
  42dcec:	ldr	x8, [sp, #80]
  42dcf0:	ldr	x0, [x8]
  42dcf4:	ldr	x2, [sp, #200]
  42dcf8:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  42dcfc:	add	x1, x1, #0xb8c
  42dd00:	mov	x9, #0xffffffffffffffff    	// #-1
  42dd04:	mov	x3, x9
  42dd08:	bl	4074b0 <path_join_internal@plt>
  42dd0c:	stur	x0, [x29, #-224]
  42dd10:	ldur	x8, [x29, #-224]
  42dd14:	cbnz	x8, 42dd40 <safe_atollu@plt+0x26610>
  42dd18:	mov	w8, wzr
  42dd1c:	mov	w0, w8
  42dd20:	ldr	x1, [sp, #72]
  42dd24:	mov	w2, #0x19fc                	// #6652
  42dd28:	ldr	x3, [sp, #64]
  42dd2c:	bl	4066b0 <log_oom_internal@plt>
  42dd30:	stur	w0, [x29, #-4]
  42dd34:	mov	w8, #0x1                   	// #1
  42dd38:	stur	w8, [x29, #-144]
  42dd3c:	b	42e344 <safe_atollu@plt+0x26c14>
  42dd40:	ldur	x8, [x29, #-224]
  42dd44:	ldur	x0, [x29, #-224]
  42dd48:	str	x8, [sp, #40]
  42dd4c:	bl	4066c0 <strlen@plt>
  42dd50:	subs	x8, x0, #0x8
  42dd54:	ldr	x9, [sp, #40]
  42dd58:	add	x8, x9, x8
  42dd5c:	mov	w10, #0x0                   	// #0
  42dd60:	strb	w10, [x8]
  42dd64:	ldur	x0, [x29, #-224]
  42dd68:	mov	w10, wzr
  42dd6c:	mov	w1, w10
  42dd70:	bl	407490 <access@plt>
  42dd74:	cmp	w0, #0x0
  42dd78:	cset	w10, ge  // ge = tcont
  42dd7c:	and	w10, w10, #0x1
  42dd80:	strb	w10, [sp, #214]
  42dd84:	ldrb	w10, [sp, #214]
  42dd88:	tbnz	w10, #0, 42dd98 <safe_atollu@plt+0x26668>
  42dd8c:	mov	w8, #0x2                   	// #2
  42dd90:	stur	w8, [x29, #-144]
  42dd94:	b	42e344 <safe_atollu@plt+0x26c14>
  42dd98:	ldr	x8, [sp, #56]
  42dd9c:	ldrb	w9, [x8]
  42dda0:	tbnz	w9, #0, 42dea8 <safe_atollu@plt+0x26778>
  42dda4:	ldrb	w8, [sp, #215]
  42dda8:	tbnz	w8, #0, 42ddb0 <safe_atollu@plt+0x26680>
  42ddac:	b	42de30 <safe_atollu@plt+0x26700>
  42ddb0:	mov	w8, #0x6                   	// #6
  42ddb4:	str	w8, [sp, #164]
  42ddb8:	str	wzr, [sp, #160]
  42ddbc:	str	wzr, [sp, #156]
  42ddc0:	ldr	w0, [sp, #156]
  42ddc4:	bl	4064d0 <log_get_max_level_realm@plt>
  42ddc8:	ldr	w8, [sp, #164]
  42ddcc:	and	w8, w8, #0x7
  42ddd0:	cmp	w0, w8
  42ddd4:	b.lt	42de10 <safe_atollu@plt+0x266e0>  // b.tstop
  42ddd8:	ldr	w8, [sp, #156]
  42dddc:	ldr	w9, [sp, #164]
  42dde0:	orr	w0, w9, w8, lsl #10
  42dde4:	ldr	w1, [sp, #160]
  42dde8:	ldr	x6, [sp, #200]
  42ddec:	ldur	x7, [x29, #-216]
  42ddf0:	ldr	x2, [sp, #72]
  42ddf4:	mov	w3, #0x1a05                	// #6661
  42ddf8:	ldr	x4, [sp, #64]
  42ddfc:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42de00:	add	x5, x5, #0xb98
  42de04:	bl	4064e0 <log_internal_realm@plt>
  42de08:	str	w0, [sp, #36]
  42de0c:	b	42de24 <safe_atollu@plt+0x266f4>
  42de10:	ldr	w0, [sp, #160]
  42de14:	bl	4064f0 <abs@plt>
  42de18:	mov	w8, wzr
  42de1c:	subs	w8, w8, w0, uxtb
  42de20:	str	w8, [sp, #36]
  42de24:	ldr	w8, [sp, #36]
  42de28:	str	w8, [sp, #152]
  42de2c:	b	42dea8 <safe_atollu@plt+0x26778>
  42de30:	mov	w8, #0x6                   	// #6
  42de34:	str	w8, [sp, #148]
  42de38:	str	wzr, [sp, #144]
  42de3c:	str	wzr, [sp, #140]
  42de40:	ldr	w0, [sp, #140]
  42de44:	bl	4064d0 <log_get_max_level_realm@plt>
  42de48:	ldr	w8, [sp, #148]
  42de4c:	and	w8, w8, #0x7
  42de50:	cmp	w0, w8
  42de54:	b.lt	42de8c <safe_atollu@plt+0x2675c>  // b.tstop
  42de58:	ldr	w8, [sp, #140]
  42de5c:	ldr	w9, [sp, #148]
  42de60:	orr	w0, w9, w8, lsl #10
  42de64:	ldr	w1, [sp, #144]
  42de68:	ldr	x6, [sp, #200]
  42de6c:	ldr	x2, [sp, #72]
  42de70:	mov	w3, #0x1a07                	// #6663
  42de74:	ldr	x4, [sp, #64]
  42de78:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42de7c:	add	x5, x5, #0xbd4
  42de80:	bl	4064e0 <log_internal_realm@plt>
  42de84:	str	w0, [sp, #32]
  42de88:	b	42dea0 <safe_atollu@plt+0x26770>
  42de8c:	ldr	w0, [sp, #144]
  42de90:	bl	4064f0 <abs@plt>
  42de94:	mov	w8, wzr
  42de98:	subs	w8, w8, w0, uxtb
  42de9c:	str	w8, [sp, #32]
  42dea0:	ldr	w8, [sp, #32]
  42dea4:	str	w8, [sp, #136]
  42dea8:	ldr	x8, [sp, #80]
  42deac:	ldr	x0, [x8]
  42deb0:	bl	40bb00 <safe_atollu@plt+0x43d0>
  42deb4:	tbnz	w0, #0, 42df34 <safe_atollu@plt+0x26804>
  42deb8:	ldr	x8, [sp, #80]
  42debc:	ldr	x1, [x8]
  42dec0:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42dec4:	add	x0, x0, #0xc15
  42dec8:	mov	x9, xzr
  42decc:	mov	x2, x9
  42ded0:	bl	406f70 <strjoin_real@plt>
  42ded4:	str	x0, [sp, #232]
  42ded8:	ldr	x8, [sp, #232]
  42dedc:	cbnz	x8, 42df08 <safe_atollu@plt+0x267d8>
  42dee0:	mov	w8, wzr
  42dee4:	mov	w0, w8
  42dee8:	ldr	x1, [sp, #72]
  42deec:	mov	w2, #0x1a0d                	// #6669
  42def0:	ldr	x3, [sp, #64]
  42def4:	bl	4066b0 <log_oom_internal@plt>
  42def8:	stur	w0, [x29, #-4]
  42defc:	mov	w8, #0x1                   	// #1
  42df00:	stur	w8, [x29, #-144]
  42df04:	b	42e344 <safe_atollu@plt+0x26c14>
  42df08:	ldr	x8, [sp, #232]
  42df0c:	ldr	w9, [sp, #196]
  42df10:	mov	w10, w9
  42df14:	mov	w9, w10
  42df18:	add	w9, w9, #0x1
  42df1c:	str	w9, [sp, #196]
  42df20:	mov	x11, #0x8                   	// #8
  42df24:	mul	x10, x11, x10
  42df28:	sub	x11, x29, #0xd8
  42df2c:	add	x10, x11, x10
  42df30:	str	x8, [x10]
  42df34:	ldur	x0, [x29, #-16]
  42df38:	bl	407000 <strdup@plt>
  42df3c:	str	x0, [sp, #216]
  42df40:	ldr	x8, [sp, #216]
  42df44:	cbnz	x8, 42df70 <safe_atollu@plt+0x26840>
  42df48:	mov	w8, wzr
  42df4c:	mov	w0, w8
  42df50:	ldr	x1, [sp, #72]
  42df54:	mov	w2, #0x1a16                	// #6678
  42df58:	ldr	x3, [sp, #64]
  42df5c:	bl	4066b0 <log_oom_internal@plt>
  42df60:	stur	w0, [x29, #-4]
  42df64:	mov	w8, #0x1                   	// #1
  42df68:	stur	w8, [x29, #-144]
  42df6c:	b	42e344 <safe_atollu@plt+0x26c14>
  42df70:	ldr	x8, [sp, #216]
  42df74:	ldr	w9, [sp, #196]
  42df78:	mov	w10, w9
  42df7c:	mov	w9, w10
  42df80:	add	w9, w9, #0x1
  42df84:	str	w9, [sp, #196]
  42df88:	mov	x11, #0x8                   	// #8
  42df8c:	mul	x10, x11, x10
  42df90:	sub	x12, x29, #0xd8
  42df94:	add	x10, x12, x10
  42df98:	str	x8, [x10]
  42df9c:	ldur	x0, [x29, #-224]
  42dfa0:	str	x11, [sp, #24]
  42dfa4:	str	x12, [sp, #16]
  42dfa8:	bl	406d40 <basename@plt>
  42dfac:	ldr	w9, [sp, #196]
  42dfb0:	mov	w8, w9
  42dfb4:	mov	w9, w8
  42dfb8:	add	w9, w9, #0x1
  42dfbc:	str	w9, [sp, #196]
  42dfc0:	ldr	x10, [sp, #24]
  42dfc4:	mul	x8, x10, x8
  42dfc8:	ldr	x11, [sp, #16]
  42dfcc:	add	x8, x11, x8
  42dfd0:	str	x0, [x8]
  42dfd4:	ldr	w9, [sp, #196]
  42dfd8:	mov	w8, w9
  42dfdc:	mul	x8, x10, x8
  42dfe0:	add	x8, x11, x8
  42dfe4:	mov	x12, xzr
  42dfe8:	str	x12, [x8]
  42dfec:	mov	x0, x11
  42dff0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42dff4:	add	x1, x1, #0xb7f
  42dff8:	bl	42a690 <safe_atollu@plt+0x22f60>
  42dffc:	str	x0, [sp, #224]
  42e000:	ldr	x8, [sp, #224]
  42e004:	cbnz	x8, 42e030 <safe_atollu@plt+0x26900>
  42e008:	mov	w8, wzr
  42e00c:	mov	w0, w8
  42e010:	ldr	x1, [sp, #72]
  42e014:	mov	w2, #0x1a1e                	// #6686
  42e018:	ldr	x3, [sp, #64]
  42e01c:	bl	4066b0 <log_oom_internal@plt>
  42e020:	stur	w0, [x29, #-4]
  42e024:	mov	w8, #0x1                   	// #1
  42e028:	stur	w8, [x29, #-144]
  42e02c:	b	42e344 <safe_atollu@plt+0x26c14>
  42e030:	ldr	x8, [sp, #56]
  42e034:	ldrb	w9, [x8]
  42e038:	tbnz	w9, #0, 42e0b4 <safe_atollu@plt+0x26984>
  42e03c:	mov	w8, #0x6                   	// #6
  42e040:	str	w8, [sp, #132]
  42e044:	str	wzr, [sp, #128]
  42e048:	str	wzr, [sp, #124]
  42e04c:	ldr	w0, [sp, #124]
  42e050:	bl	4064d0 <log_get_max_level_realm@plt>
  42e054:	ldr	w8, [sp, #132]
  42e058:	and	w8, w8, #0x7
  42e05c:	cmp	w0, w8
  42e060:	b.lt	42e098 <safe_atollu@plt+0x26968>  // b.tstop
  42e064:	ldr	w8, [sp, #124]
  42e068:	ldr	w9, [sp, #132]
  42e06c:	orr	w0, w9, w8, lsl #10
  42e070:	ldr	w1, [sp, #128]
  42e074:	ldr	x6, [sp, #224]
  42e078:	ldr	x2, [sp, #72]
  42e07c:	mov	w3, #0x1a21                	// #6689
  42e080:	ldr	x4, [sp, #64]
  42e084:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42e088:	add	x5, x5, #0xc1d
  42e08c:	bl	4064e0 <log_internal_realm@plt>
  42e090:	str	w0, [sp, #12]
  42e094:	b	42e0ac <safe_atollu@plt+0x2697c>
  42e098:	ldr	w0, [sp, #128]
  42e09c:	bl	4064f0 <abs@plt>
  42e0a0:	mov	w8, wzr
  42e0a4:	subs	w8, w8, w0, uxtb
  42e0a8:	str	w8, [sp, #12]
  42e0ac:	ldr	w8, [sp, #12]
  42e0b0:	str	w8, [sp, #120]
  42e0b4:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42e0b8:	add	x0, x0, #0xc2b
  42e0bc:	mov	w1, #0x225                 	// #549
  42e0c0:	add	x2, sp, #0xc0
  42e0c4:	bl	42d404 <safe_atollu@plt+0x25cd4>
  42e0c8:	str	w0, [sp, #188]
  42e0cc:	ldr	w8, [sp, #188]
  42e0d0:	cmp	w8, #0x0
  42e0d4:	cset	w8, ge  // ge = tcont
  42e0d8:	tbnz	w8, #0, 42e0f0 <safe_atollu@plt+0x269c0>
  42e0dc:	ldr	w8, [sp, #188]
  42e0e0:	stur	w8, [x29, #-4]
  42e0e4:	mov	w8, #0x1                   	// #1
  42e0e8:	stur	w8, [x29, #-144]
  42e0ec:	b	42e344 <safe_atollu@plt+0x26c14>
  42e0f0:	ldr	w8, [sp, #188]
  42e0f4:	cbnz	w8, 42e18c <safe_atollu@plt+0x26a5c>
  42e0f8:	sub	x1, x29, #0xd8
  42e0fc:	ldur	x0, [x29, #-216]
  42e100:	bl	406590 <execv@plt>
  42e104:	mov	w8, #0x3                   	// #3
  42e108:	str	w8, [sp, #116]
  42e10c:	bl	4065f0 <__errno_location@plt>
  42e110:	ldr	w8, [x0]
  42e114:	str	w8, [sp, #112]
  42e118:	str	wzr, [sp, #108]
  42e11c:	ldr	w0, [sp, #108]
  42e120:	bl	4064d0 <log_get_max_level_realm@plt>
  42e124:	ldr	w8, [sp, #116]
  42e128:	and	w8, w8, #0x7
  42e12c:	cmp	w0, w8
  42e130:	b.lt	42e168 <safe_atollu@plt+0x26a38>  // b.tstop
  42e134:	ldr	w8, [sp, #108]
  42e138:	ldr	w9, [sp, #116]
  42e13c:	orr	w0, w9, w8, lsl #10
  42e140:	ldr	w1, [sp, #112]
  42e144:	ldur	x6, [x29, #-216]
  42e148:	ldr	x2, [sp, #72]
  42e14c:	mov	w3, #0x1a29                	// #6697
  42e150:	ldr	x4, [sp, #64]
  42e154:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42e158:	add	x5, x5, #0xc3a
  42e15c:	bl	4064e0 <log_internal_realm@plt>
  42e160:	str	w0, [sp, #8]
  42e164:	b	42e17c <safe_atollu@plt+0x26a4c>
  42e168:	ldr	w0, [sp, #112]
  42e16c:	bl	4064f0 <abs@plt>
  42e170:	mov	w8, wzr
  42e174:	subs	w8, w8, w0, uxtb
  42e178:	str	w8, [sp, #8]
  42e17c:	ldr	w8, [sp, #8]
  42e180:	str	w8, [sp, #104]
  42e184:	mov	w0, #0x1                   	// #1
  42e188:	bl	4074c0 <_exit@plt>
  42e18c:	ldr	w1, [sp, #192]
  42e190:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42e194:	add	x0, x0, #0xc53
  42e198:	mov	w2, #0x1                   	// #1
  42e19c:	bl	407560 <wait_for_terminate_and_check@plt>
  42e1a0:	str	w0, [sp, #188]
  42e1a4:	ldr	w8, [sp, #188]
  42e1a8:	cmp	w8, #0x0
  42e1ac:	cset	w8, ge  // ge = tcont
  42e1b0:	tbnz	w8, #0, 42e1c8 <safe_atollu@plt+0x26a98>
  42e1b4:	ldr	w8, [sp, #188]
  42e1b8:	stur	w8, [x29, #-4]
  42e1bc:	mov	w8, #0x1                   	// #1
  42e1c0:	stur	w8, [x29, #-144]
  42e1c4:	b	42e344 <safe_atollu@plt+0x26c14>
  42e1c8:	ldur	x0, [x29, #-16]
  42e1cc:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42e1d0:	add	x1, x1, #0x696
  42e1d4:	bl	4066f0 <strcmp@plt>
  42e1d8:	cbnz	w0, 42e224 <safe_atollu@plt+0x26af4>
  42e1dc:	ldr	w8, [sp, #188]
  42e1e0:	cbnz	w8, 42e208 <safe_atollu@plt+0x26ad8>
  42e1e4:	ldr	x8, [sp, #56]
  42e1e8:	ldrb	w9, [x8]
  42e1ec:	tbnz	w9, #0, 42e1fc <safe_atollu@plt+0x26acc>
  42e1f0:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42e1f4:	add	x0, x0, #0xc60
  42e1f8:	bl	406640 <puts@plt>
  42e1fc:	mov	w8, #0x1                   	// #1
  42e200:	stur	w8, [x29, #-28]
  42e204:	b	42e220 <safe_atollu@plt+0x26af0>
  42e208:	ldr	x8, [sp, #56]
  42e20c:	ldrb	w9, [x8]
  42e210:	tbnz	w9, #0, 42e220 <safe_atollu@plt+0x26af0>
  42e214:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42e218:	add	x0, x0, #0xc68
  42e21c:	bl	406640 <puts@plt>
  42e220:	b	42e240 <safe_atollu@plt+0x26b10>
  42e224:	ldr	w8, [sp, #188]
  42e228:	cbz	w8, 42e240 <safe_atollu@plt+0x26b10>
  42e22c:	mov	w8, #0xffffffcc            	// #-52
  42e230:	stur	w8, [x29, #-4]
  42e234:	mov	w8, #0x1                   	// #1
  42e238:	stur	w8, [x29, #-144]
  42e23c:	b	42e344 <safe_atollu@plt+0x26c14>
  42e240:	ldrb	w8, [sp, #215]
  42e244:	tbnz	w8, #0, 42e24c <safe_atollu@plt+0x26b1c>
  42e248:	b	42e258 <safe_atollu@plt+0x26b28>
  42e24c:	mov	w8, #0x2                   	// #2
  42e250:	stur	w8, [x29, #-144]
  42e254:	b	42e344 <safe_atollu@plt+0x26c14>
  42e258:	ldur	w8, [x29, #-140]
  42e25c:	cmp	w8, #0x0
  42e260:	cset	w8, hi  // hi = pmore
  42e264:	mov	w9, #0x1                   	// #1
  42e268:	eor	w8, w8, #0x1
  42e26c:	eor	w8, w8, w9
  42e270:	eor	w8, w8, w9
  42e274:	and	w8, w8, #0x1
  42e278:	mov	w0, w8
  42e27c:	sxtw	x10, w0
  42e280:	cbz	x10, 42e2a8 <safe_atollu@plt+0x26b78>
  42e284:	mov	w8, wzr
  42e288:	mov	w0, w8
  42e28c:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  42e290:	add	x1, x1, #0xc71
  42e294:	ldr	x2, [sp, #72]
  42e298:	mov	w3, #0x1a41                	// #6721
  42e29c:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e2a0:	add	x4, x4, #0xc77
  42e2a4:	bl	406540 <log_assert_failed_realm@plt>
  42e2a8:	ldur	w8, [x29, #-140]
  42e2ac:	subs	w8, w8, #0x1
  42e2b0:	stur	w8, [x29, #-140]
  42e2b4:	ldur	x8, [x29, #-24]
  42e2b8:	ldur	w9, [x29, #-140]
  42e2bc:	mov	w10, w9
  42e2c0:	mov	x11, #0x8                   	// #8
  42e2c4:	mul	x10, x11, x10
  42e2c8:	add	x8, x8, x10
  42e2cc:	ldr	x8, [x8]
  42e2d0:	ldr	x10, [sp, #200]
  42e2d4:	cmp	x8, x10
  42e2d8:	cset	w9, eq  // eq = none
  42e2dc:	mov	w12, #0x1                   	// #1
  42e2e0:	eor	w9, w9, #0x1
  42e2e4:	eor	w9, w9, w12
  42e2e8:	eor	w9, w9, w12
  42e2ec:	and	w9, w9, #0x1
  42e2f0:	mov	w0, w9
  42e2f4:	sxtw	x8, w0
  42e2f8:	cbz	x8, 42e320 <safe_atollu@plt+0x26bf0>
  42e2fc:	mov	w8, wzr
  42e300:	mov	w0, w8
  42e304:	adrp	x1, 43d000 <safe_atollu@plt+0x358d0>
  42e308:	add	x1, x1, #0xca4
  42e30c:	ldr	x2, [sp, #72]
  42e310:	mov	w3, #0x1a43                	// #6723
  42e314:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e318:	add	x4, x4, #0xc77
  42e31c:	bl	406540 <log_assert_failed_realm@plt>
  42e320:	ldur	x8, [x29, #-24]
  42e324:	ldur	w9, [x29, #-140]
  42e328:	mov	w10, w9
  42e32c:	mov	x11, #0x8                   	// #8
  42e330:	mul	x10, x11, x10
  42e334:	add	x0, x8, x10
  42e338:	ldr	x1, [sp, #200]
  42e33c:	bl	407570 <strv_remove@plt>
  42e340:	stur	wzr, [x29, #-144]
  42e344:	add	x0, sp, #0xd8
  42e348:	bl	407e0c <safe_atollu@plt+0x6dc>
  42e34c:	add	x0, sp, #0xe0
  42e350:	bl	407e0c <safe_atollu@plt+0x6dc>
  42e354:	add	x0, sp, #0xe8
  42e358:	bl	407e0c <safe_atollu@plt+0x6dc>
  42e35c:	sub	x0, x29, #0xe0
  42e360:	bl	407e0c <safe_atollu@plt+0x6dc>
  42e364:	ldur	w8, [x29, #-144]
  42e368:	str	w8, [sp, #4]
  42e36c:	cbz	w8, 42e384 <safe_atollu@plt+0x26c54>
  42e370:	b	42e374 <safe_atollu@plt+0x26c44>
  42e374:	ldr	w8, [sp, #4]
  42e378:	cmp	w8, #0x2
  42e37c:	b.eq	42dabc <safe_atollu@plt+0x2638c>  // b.none
  42e380:	b	42e398 <safe_atollu@plt+0x26c68>
  42e384:	b	42dabc <safe_atollu@plt+0x2638c>
  42e388:	ldur	w8, [x29, #-28]
  42e38c:	stur	w8, [x29, #-4]
  42e390:	mov	w8, #0x1                   	// #1
  42e394:	stur	w8, [x29, #-144]
  42e398:	sub	x0, x29, #0x88
  42e39c:	bl	406bd0 <lookup_paths_free@plt>
  42e3a0:	ldur	w0, [x29, #-4]
  42e3a4:	ldr	x28, [sp, #480]
  42e3a8:	ldp	x29, x30, [sp, #464]
  42e3ac:	add	sp, sp, #0x1f0
  42e3b0:	ret
  42e3b4:	sub	sp, sp, #0x80
  42e3b8:	stp	x29, x30, [sp, #112]
  42e3bc:	add	x29, sp, #0x70
  42e3c0:	mov	w8, #0x0                   	// #0
  42e3c4:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42e3c8:	add	x9, x9, #0xe41
  42e3cc:	add	x9, x9, #0x3
  42e3d0:	stur	x0, [x29, #-16]
  42e3d4:	and	w10, w1, #0x1
  42e3d8:	sturb	w10, [x29, #-17]
  42e3dc:	sturb	w8, [x29, #-33]
  42e3e0:	ldur	x11, [x29, #-16]
  42e3e4:	stur	x11, [x29, #-32]
  42e3e8:	str	x9, [sp, #32]
  42e3ec:	ldur	x8, [x29, #-32]
  42e3f0:	mov	w9, #0x0                   	// #0
  42e3f4:	str	w9, [sp, #28]
  42e3f8:	cbz	x8, 42e410 <safe_atollu@plt+0x26ce0>
  42e3fc:	ldur	x8, [x29, #-32]
  42e400:	ldr	x8, [x8]
  42e404:	cmp	x8, #0x0
  42e408:	cset	w9, ne  // ne = any
  42e40c:	str	w9, [sp, #28]
  42e410:	ldr	w8, [sp, #28]
  42e414:	tbnz	w8, #0, 42e41c <safe_atollu@plt+0x26cec>
  42e418:	b	42e510 <safe_atollu@plt+0x26de0>
  42e41c:	ldur	x8, [x29, #-32]
  42e420:	ldr	x0, [x8]
  42e424:	bl	407530 <is_path@plt>
  42e428:	tbnz	w0, #0, 42e430 <safe_atollu@plt+0x26d00>
  42e42c:	b	42e500 <safe_atollu@plt+0x26dd0>
  42e430:	ldur	x0, [x29, #-32]
  42e434:	ldur	x8, [x29, #-32]
  42e438:	ldr	x8, [x8]
  42e43c:	str	x0, [sp, #16]
  42e440:	mov	x0, x8
  42e444:	bl	406d40 <basename@plt>
  42e448:	ldr	x8, [sp, #16]
  42e44c:	str	x0, [sp, #8]
  42e450:	mov	x0, x8
  42e454:	ldr	x1, [sp, #8]
  42e458:	bl	407580 <free_and_strdup@plt>
  42e45c:	stur	w0, [x29, #-40]
  42e460:	ldur	w9, [x29, #-40]
  42e464:	cmp	w9, #0x0
  42e468:	cset	w9, ge  // ge = tcont
  42e46c:	tbnz	w9, #0, 42e4f8 <safe_atollu@plt+0x26dc8>
  42e470:	mov	w8, #0x3                   	// #3
  42e474:	stur	w8, [x29, #-44]
  42e478:	ldur	w8, [x29, #-40]
  42e47c:	stur	w8, [x29, #-48]
  42e480:	stur	wzr, [x29, #-52]
  42e484:	ldur	w0, [x29, #-52]
  42e488:	bl	4064d0 <log_get_max_level_realm@plt>
  42e48c:	ldur	w8, [x29, #-44]
  42e490:	and	w8, w8, #0x7
  42e494:	cmp	w0, w8
  42e498:	b.lt	42e4d0 <safe_atollu@plt+0x26da0>  // b.tstop
  42e49c:	ldur	w8, [x29, #-52]
  42e4a0:	ldur	w9, [x29, #-44]
  42e4a4:	orr	w0, w9, w8, lsl #10
  42e4a8:	ldur	w1, [x29, #-48]
  42e4ac:	ldr	x2, [sp, #32]
  42e4b0:	mov	w3, #0x1a9a                	// #6810
  42e4b4:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e4b8:	add	x4, x4, #0xcb4
  42e4bc:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42e4c0:	add	x5, x5, #0xcc4
  42e4c4:	bl	4064e0 <log_internal_realm@plt>
  42e4c8:	str	w0, [sp, #4]
  42e4cc:	b	42e4e4 <safe_atollu@plt+0x26db4>
  42e4d0:	ldur	w0, [x29, #-48]
  42e4d4:	bl	4064f0 <abs@plt>
  42e4d8:	mov	w8, wzr
  42e4dc:	subs	w8, w8, w0, uxtb
  42e4e0:	str	w8, [sp, #4]
  42e4e4:	ldr	w8, [sp, #4]
  42e4e8:	str	w8, [sp, #56]
  42e4ec:	ldr	w8, [sp, #56]
  42e4f0:	stur	w8, [x29, #-4]
  42e4f4:	b	42e5a4 <safe_atollu@plt+0x26e74>
  42e4f8:	mov	w8, #0x1                   	// #1
  42e4fc:	sturb	w8, [x29, #-33]
  42e500:	ldur	x8, [x29, #-32]
  42e504:	add	x8, x8, #0x8
  42e508:	stur	x8, [x29, #-32]
  42e50c:	b	42e3ec <safe_atollu@plt+0x26cbc>
  42e510:	ldurb	w8, [x29, #-17]
  42e514:	tbnz	w8, #0, 42e51c <safe_atollu@plt+0x26dec>
  42e518:	b	42e5a0 <safe_atollu@plt+0x26e70>
  42e51c:	ldurb	w8, [x29, #-33]
  42e520:	tbnz	w8, #0, 42e528 <safe_atollu@plt+0x26df8>
  42e524:	b	42e5a0 <safe_atollu@plt+0x26e70>
  42e528:	mov	w8, #0x4                   	// #4
  42e52c:	str	w8, [sp, #52]
  42e530:	str	wzr, [sp, #48]
  42e534:	str	wzr, [sp, #44]
  42e538:	ldr	w0, [sp, #44]
  42e53c:	bl	4064d0 <log_get_max_level_realm@plt>
  42e540:	ldr	w8, [sp, #52]
  42e544:	and	w8, w8, #0x7
  42e548:	cmp	w0, w8
  42e54c:	b.lt	42e584 <safe_atollu@plt+0x26e54>  // b.tstop
  42e550:	ldr	w8, [sp, #44]
  42e554:	ldr	w9, [sp, #52]
  42e558:	orr	w0, w9, w8, lsl #10
  42e55c:	ldr	w1, [sp, #48]
  42e560:	ldr	x2, [sp, #32]
  42e564:	mov	w3, #0x1aa0                	// #6816
  42e568:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e56c:	add	x4, x4, #0xcb4
  42e570:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42e574:	add	x5, x5, #0xceb
  42e578:	bl	4064e0 <log_internal_realm@plt>
  42e57c:	str	w0, [sp]
  42e580:	b	42e598 <safe_atollu@plt+0x26e68>
  42e584:	ldr	w0, [sp, #48]
  42e588:	bl	4064f0 <abs@plt>
  42e58c:	mov	w8, wzr
  42e590:	subs	w8, w8, w0, uxtb
  42e594:	str	w8, [sp]
  42e598:	ldr	w8, [sp]
  42e59c:	str	w8, [sp, #40]
  42e5a0:	stur	wzr, [x29, #-4]
  42e5a4:	ldur	w0, [x29, #-4]
  42e5a8:	ldp	x29, x30, [sp, #112]
  42e5ac:	add	sp, sp, #0x80
  42e5b0:	ret
  42e5b4:	sub	sp, sp, #0x80
  42e5b8:	stp	x29, x30, [sp, #112]
  42e5bc:	add	x29, sp, #0x70
  42e5c0:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  42e5c4:	add	x8, x8, #0xe41
  42e5c8:	add	x8, x8, #0x3
  42e5cc:	stur	x0, [x29, #-16]
  42e5d0:	ldur	x9, [x29, #-16]
  42e5d4:	stur	x9, [x29, #-24]
  42e5d8:	str	x8, [sp, #24]
  42e5dc:	ldur	x8, [x29, #-24]
  42e5e0:	mov	w9, #0x0                   	// #0
  42e5e4:	str	w9, [sp, #20]
  42e5e8:	cbz	x8, 42e600 <safe_atollu@plt+0x26ed0>
  42e5ec:	ldur	x8, [x29, #-24]
  42e5f0:	ldr	x8, [x8]
  42e5f4:	cmp	x8, #0x0
  42e5f8:	cset	w9, ne  // ne = any
  42e5fc:	str	w9, [sp, #20]
  42e600:	ldr	w8, [sp, #20]
  42e604:	tbnz	w8, #0, 42e60c <safe_atollu@plt+0x26edc>
  42e608:	b	42e7d0 <safe_atollu@plt+0x270a0>
  42e60c:	ldur	x8, [x29, #-24]
  42e610:	ldr	x0, [x8]
  42e614:	bl	407540 <path_is_absolute@plt>
  42e618:	tbnz	w0, #0, 42e7c0 <safe_atollu@plt+0x27090>
  42e61c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42e620:	add	x8, x8, #0x2d8
  42e624:	ldr	x0, [x8]
  42e628:	bl	40bb00 <safe_atollu@plt+0x43d0>
  42e62c:	tbnz	w0, #0, 42e6c4 <safe_atollu@plt+0x26f94>
  42e630:	mov	w8, #0x3                   	// #3
  42e634:	stur	w8, [x29, #-44]
  42e638:	mov	w8, #0x16                  	// #22
  42e63c:	movk	w8, #0x4000, lsl #16
  42e640:	stur	w8, [x29, #-48]
  42e644:	stur	wzr, [x29, #-52]
  42e648:	ldur	w0, [x29, #-52]
  42e64c:	bl	4064d0 <log_get_max_level_realm@plt>
  42e650:	ldur	w8, [x29, #-44]
  42e654:	and	w8, w8, #0x7
  42e658:	cmp	w0, w8
  42e65c:	b.lt	42e69c <safe_atollu@plt+0x26f6c>  // b.tstop
  42e660:	ldur	w8, [x29, #-52]
  42e664:	ldur	w9, [x29, #-44]
  42e668:	orr	w0, w9, w8, lsl #10
  42e66c:	ldur	w1, [x29, #-48]
  42e670:	ldur	x10, [x29, #-24]
  42e674:	ldr	x6, [x10]
  42e678:	ldr	x2, [sp, #24]
  42e67c:	mov	w3, #0x1a7d                	// #6781
  42e680:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e684:	add	x4, x4, #0xd40
  42e688:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42e68c:	add	x5, x5, #0xd54
  42e690:	bl	4064e0 <log_internal_realm@plt>
  42e694:	str	w0, [sp, #16]
  42e698:	b	42e6b0 <safe_atollu@plt+0x26f80>
  42e69c:	ldur	w0, [x29, #-48]
  42e6a0:	bl	4064f0 <abs@plt>
  42e6a4:	mov	w8, wzr
  42e6a8:	subs	w8, w8, w0, uxtb
  42e6ac:	str	w8, [sp, #16]
  42e6b0:	ldr	w8, [sp, #16]
  42e6b4:	str	w8, [sp, #56]
  42e6b8:	ldr	w8, [sp, #56]
  42e6bc:	stur	w8, [x29, #-4]
  42e6c0:	b	42e7d4 <safe_atollu@plt+0x270a4>
  42e6c4:	ldur	x8, [x29, #-24]
  42e6c8:	ldr	x0, [x8]
  42e6cc:	mov	w1, #0x2f                  	// #47
  42e6d0:	bl	4073f0 <strchr@plt>
  42e6d4:	cbnz	x0, 42e76c <safe_atollu@plt+0x2703c>
  42e6d8:	mov	w8, #0x3                   	// #3
  42e6dc:	str	w8, [sp, #52]
  42e6e0:	mov	w8, #0x16                  	// #22
  42e6e4:	movk	w8, #0x4000, lsl #16
  42e6e8:	str	w8, [sp, #48]
  42e6ec:	str	wzr, [sp, #44]
  42e6f0:	ldr	w0, [sp, #44]
  42e6f4:	bl	4064d0 <log_get_max_level_realm@plt>
  42e6f8:	ldr	w8, [sp, #52]
  42e6fc:	and	w8, w8, #0x7
  42e700:	cmp	w0, w8
  42e704:	b.lt	42e744 <safe_atollu@plt+0x27014>  // b.tstop
  42e708:	ldr	w8, [sp, #44]
  42e70c:	ldr	w9, [sp, #52]
  42e710:	orr	w0, w9, w8, lsl #10
  42e714:	ldr	w1, [sp, #48]
  42e718:	ldur	x10, [x29, #-24]
  42e71c:	ldr	x6, [x10]
  42e720:	ldr	x2, [sp, #24]
  42e724:	mov	w3, #0x1a82                	// #6786
  42e728:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e72c:	add	x4, x4, #0xd40
  42e730:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42e734:	add	x5, x5, #0xd8f
  42e738:	bl	4064e0 <log_internal_realm@plt>
  42e73c:	str	w0, [sp, #12]
  42e740:	b	42e758 <safe_atollu@plt+0x27028>
  42e744:	ldr	w0, [sp, #48]
  42e748:	bl	4064f0 <abs@plt>
  42e74c:	mov	w8, wzr
  42e750:	subs	w8, w8, w0, uxtb
  42e754:	str	w8, [sp, #12]
  42e758:	ldr	w8, [sp, #12]
  42e75c:	str	w8, [sp, #40]
  42e760:	ldr	w8, [sp, #40]
  42e764:	stur	w8, [x29, #-4]
  42e768:	b	42e7d4 <safe_atollu@plt+0x270a4>
  42e76c:	ldur	x8, [x29, #-24]
  42e770:	ldr	x0, [x8]
  42e774:	sub	x1, x29, #0x28
  42e778:	bl	407590 <path_make_absolute_cwd@plt>
  42e77c:	stur	w0, [x29, #-28]
  42e780:	ldur	w9, [x29, #-28]
  42e784:	cmp	w9, #0x0
  42e788:	cset	w9, ge  // ge = tcont
  42e78c:	tbnz	w9, #0, 42e79c <safe_atollu@plt+0x2706c>
  42e790:	ldur	w8, [x29, #-28]
  42e794:	stur	w8, [x29, #-4]
  42e798:	b	42e7d4 <safe_atollu@plt+0x270a4>
  42e79c:	ldur	x8, [x29, #-24]
  42e7a0:	ldr	x0, [x8]
  42e7a4:	bl	406520 <free@plt>
  42e7a8:	ldur	x8, [x29, #-40]
  42e7ac:	ldur	x9, [x29, #-24]
  42e7b0:	str	x8, [x9]
  42e7b4:	mov	x8, xzr
  42e7b8:	stur	x8, [x29, #-40]
  42e7bc:	str	wzr, [sp, #36]
  42e7c0:	ldur	x8, [x29, #-24]
  42e7c4:	add	x8, x8, #0x8
  42e7c8:	stur	x8, [x29, #-24]
  42e7cc:	b	42e5dc <safe_atollu@plt+0x26eac>
  42e7d0:	stur	wzr, [x29, #-4]
  42e7d4:	ldur	w0, [x29, #-4]
  42e7d8:	ldp	x29, x30, [sp, #112]
  42e7dc:	add	sp, sp, #0x80
  42e7e0:	ret
  42e7e4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42e7e8:	add	x8, x8, #0x368
  42e7ec:	mov	w9, #0x1                   	// #1
  42e7f0:	mov	w10, wzr
  42e7f4:	adrp	x11, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42e7f8:	add	x11, x11, #0x31c
  42e7fc:	mov	w12, #0x2                   	// #2
  42e800:	ldrb	w13, [x8]
  42e804:	tst	w13, #0x1
  42e808:	csel	w9, w9, w10, ne  // ne = any
  42e80c:	ldr	w13, [x11]
  42e810:	cmp	w13, #0x0
  42e814:	csel	w10, w12, w10, ne  // ne = any
  42e818:	orr	w0, w9, w10
  42e81c:	ret
  42e820:	stp	x29, x30, [sp, #-32]!
  42e824:	str	x28, [sp, #16]
  42e828:	mov	x29, sp
  42e82c:	sub	sp, sp, #0x280
  42e830:	mov	x8, xzr
  42e834:	mov	x2, #0x1f0                 	// #496
  42e838:	mov	w9, #0x2                   	// #2
  42e83c:	mov	w10, wzr
  42e840:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  42e844:	add	x11, x11, #0xe41
  42e848:	add	x11, x11, #0x3
  42e84c:	add	x12, sp, #0x50
  42e850:	stur	x0, [x29, #-16]
  42e854:	stur	x1, [x29, #-24]
  42e858:	stur	xzr, [x29, #-48]
  42e85c:	stur	xzr, [x29, #-40]
  42e860:	stur	xzr, [x29, #-32]
  42e864:	stur	x8, [x29, #-56]
  42e868:	stur	x8, [x29, #-64]
  42e86c:	mov	x0, x12
  42e870:	mov	w1, w10
  42e874:	str	w9, [sp, #44]
  42e878:	str	x11, [sp, #32]
  42e87c:	bl	406b90 <memset@plt>
  42e880:	ldur	x0, [x29, #-24]
  42e884:	ldr	w1, [sp, #44]
  42e888:	bl	4073b0 <unit_name_is_valid@plt>
  42e88c:	tbnz	w0, #0, 42e894 <safe_atollu@plt+0x27164>
  42e890:	b	42e8bc <safe_atollu@plt+0x2718c>
  42e894:	ldur	x0, [x29, #-24]
  42e898:	ldur	x1, [x29, #-16]
  42e89c:	mov	x8, xzr
  42e8a0:	mov	x2, x8
  42e8a4:	mov	x3, x8
  42e8a8:	bl	42eab4 <safe_atollu@plt+0x27384>
  42e8ac:	stur	w0, [x29, #-4]
  42e8b0:	mov	w9, #0x1                   	// #1
  42e8b4:	str	w9, [sp, #64]
  42e8b8:	b	42ea88 <safe_atollu@plt+0x27358>
  42e8bc:	ldur	x0, [x29, #-24]
  42e8c0:	bl	406b80 <unit_dbus_path_from_name@plt>
  42e8c4:	stur	x0, [x29, #-64]
  42e8c8:	ldur	x8, [x29, #-64]
  42e8cc:	cbnz	x8, 42e8fc <safe_atollu@plt+0x271cc>
  42e8d0:	mov	w8, wzr
  42e8d4:	mov	w0, w8
  42e8d8:	ldr	x1, [sp, #32]
  42e8dc:	mov	w2, #0x1ab7                	// #6839
  42e8e0:	adrp	x3, 43d000 <safe_atollu@plt+0x358d0>
  42e8e4:	add	x3, x3, #0xdcf
  42e8e8:	bl	4066b0 <log_oom_internal@plt>
  42e8ec:	stur	w0, [x29, #-4]
  42e8f0:	mov	w8, #0x1                   	// #1
  42e8f4:	str	w8, [sp, #64]
  42e8f8:	b	42ea88 <safe_atollu@plt+0x27358>
  42e8fc:	mov	w0, #0x1                   	// #1
  42e900:	add	x1, sp, #0x48
  42e904:	bl	40c730 <safe_atollu@plt+0x5000>
  42e908:	str	w0, [sp, #68]
  42e90c:	ldr	w8, [sp, #68]
  42e910:	cmp	w8, #0x0
  42e914:	cset	w8, ge  // ge = tcont
  42e918:	tbnz	w8, #0, 42e930 <safe_atollu@plt+0x27200>
  42e91c:	ldr	w8, [sp, #68]
  42e920:	stur	w8, [x29, #-4]
  42e924:	mov	w8, #0x1                   	// #1
  42e928:	str	w8, [sp, #64]
  42e92c:	b	42ea88 <safe_atollu@plt+0x27358>
  42e930:	ldr	x0, [sp, #72]
  42e934:	ldur	x2, [x29, #-64]
  42e938:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42e93c:	add	x1, x1, #0x888
  42e940:	adrp	x3, 435000 <safe_atollu@plt+0x2d8d0>
  42e944:	add	x3, x3, #0x9e0
  42e948:	mov	w8, wzr
  42e94c:	mov	w4, w8
  42e950:	sub	x5, x29, #0x30
  42e954:	sub	x6, x29, #0x38
  42e958:	add	x7, sp, #0x50
  42e95c:	bl	407070 <bus_map_all_properties@plt>
  42e960:	str	w0, [sp, #68]
  42e964:	ldr	w8, [sp, #68]
  42e968:	cmp	w8, #0x0
  42e96c:	cset	w8, ge  // ge = tcont
  42e970:	tbnz	w8, #0, 42ea34 <safe_atollu@plt+0x27304>
  42e974:	mov	w8, #0x3                   	// #3
  42e978:	str	w8, [sp, #60]
  42e97c:	ldr	w8, [sp, #68]
  42e980:	str	w8, [sp, #56]
  42e984:	str	wzr, [sp, #52]
  42e988:	ldr	w0, [sp, #52]
  42e98c:	bl	4064d0 <log_get_max_level_realm@plt>
  42e990:	ldr	w8, [sp, #60]
  42e994:	and	w8, w8, #0x7
  42e998:	cmp	w0, w8
  42e99c:	b.lt	42ea04 <safe_atollu@plt+0x272d4>  // b.tstop
  42e9a0:	ldr	w8, [sp, #52]
  42e9a4:	ldr	w9, [sp, #60]
  42e9a8:	orr	w0, w9, w8, lsl #10
  42e9ac:	ldr	w1, [sp, #56]
  42e9b0:	ldr	w8, [sp, #68]
  42e9b4:	sub	x10, x29, #0x30
  42e9b8:	str	w0, [sp, #28]
  42e9bc:	mov	x0, x10
  42e9c0:	str	w1, [sp, #24]
  42e9c4:	mov	w1, w8
  42e9c8:	bl	406610 <bus_error_message@plt>
  42e9cc:	ldr	w8, [sp, #28]
  42e9d0:	str	x0, [sp, #16]
  42e9d4:	mov	w0, w8
  42e9d8:	ldr	w1, [sp, #24]
  42e9dc:	ldr	x2, [sp, #32]
  42e9e0:	mov	w3, #0x1abf                	// #6847
  42e9e4:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42e9e8:	add	x4, x4, #0xdcf
  42e9ec:	adrp	x5, 43b000 <safe_atollu@plt+0x338d0>
  42e9f0:	add	x5, x5, #0xa94
  42e9f4:	ldr	x6, [sp, #16]
  42e9f8:	bl	4064e0 <log_internal_realm@plt>
  42e9fc:	str	w0, [sp, #12]
  42ea00:	b	42ea18 <safe_atollu@plt+0x272e8>
  42ea04:	ldr	w0, [sp, #56]
  42ea08:	bl	4064f0 <abs@plt>
  42ea0c:	mov	w8, wzr
  42ea10:	subs	w8, w8, w0, uxtb
  42ea14:	str	w8, [sp, #12]
  42ea18:	ldr	w8, [sp, #12]
  42ea1c:	str	w8, [sp, #48]
  42ea20:	ldr	w8, [sp, #48]
  42ea24:	stur	w8, [x29, #-4]
  42ea28:	mov	w8, #0x1                   	// #1
  42ea2c:	str	w8, [sp, #64]
  42ea30:	b	42ea88 <safe_atollu@plt+0x27358>
  42ea34:	add	x8, sp, #0x50
  42ea38:	ldr	x0, [x8, #8]
  42ea3c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42ea40:	add	x1, x1, #0xaf7
  42ea44:	bl	41f7cc <safe_atollu@plt+0x1809c>
  42ea48:	mov	w9, #0x1                   	// #1
  42ea4c:	str	w9, [sp, #8]
  42ea50:	tbnz	w0, #0, 42ea58 <safe_atollu@plt+0x27328>
  42ea54:	b	42ea74 <safe_atollu@plt+0x27344>
  42ea58:	add	x8, sp, #0x50
  42ea5c:	ldr	x0, [x8, #16]
  42ea60:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42ea64:	add	x1, x1, #0xa3f
  42ea68:	bl	41f7cc <safe_atollu@plt+0x1809c>
  42ea6c:	eor	w9, w0, #0x1
  42ea70:	str	w9, [sp, #8]
  42ea74:	ldr	w8, [sp, #8]
  42ea78:	and	w8, w8, #0x1
  42ea7c:	stur	w8, [x29, #-4]
  42ea80:	mov	w8, #0x1                   	// #1
  42ea84:	str	w8, [sp, #64]
  42ea88:	sub	x0, x29, #0x40
  42ea8c:	bl	407e0c <safe_atollu@plt+0x6dc>
  42ea90:	sub	x0, x29, #0x38
  42ea94:	bl	41a8c8 <safe_atollu@plt+0x13198>
  42ea98:	sub	x0, x29, #0x30
  42ea9c:	bl	406620 <sd_bus_error_free@plt>
  42eaa0:	ldur	w0, [x29, #-4]
  42eaa4:	add	sp, sp, #0x280
  42eaa8:	ldr	x28, [sp, #16]
  42eaac:	ldp	x29, x30, [sp], #32
  42eab0:	ret
  42eab4:	sub	sp, sp, #0xa0
  42eab8:	stp	x29, x30, [sp, #144]
  42eabc:	add	x29, sp, #0x90
  42eac0:	mov	x8, xzr
  42eac4:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  42eac8:	add	x9, x9, #0xe41
  42eacc:	add	x9, x9, #0x3
  42ead0:	sub	x10, x29, #0x38
  42ead4:	stur	x0, [x29, #-16]
  42ead8:	stur	x1, [x29, #-24]
  42eadc:	stur	x2, [x29, #-32]
  42eae0:	stur	x3, [x29, #-40]
  42eae4:	stur	x8, [x29, #-48]
  42eae8:	stur	x8, [x29, #-56]
  42eaec:	ldur	x0, [x29, #-24]
  42eaf0:	ldur	x1, [x29, #-16]
  42eaf4:	mov	x2, x10
  42eaf8:	str	x9, [sp, #24]
  42eafc:	bl	42ed3c <safe_atollu@plt+0x2760c>
  42eb00:	stur	w0, [x29, #-60]
  42eb04:	ldur	w11, [x29, #-60]
  42eb08:	cmp	w11, #0x0
  42eb0c:	cset	w11, ge  // ge = tcont
  42eb10:	tbnz	w11, #0, 42eb28 <safe_atollu@plt+0x273f8>
  42eb14:	ldur	w8, [x29, #-60]
  42eb18:	stur	w8, [x29, #-4]
  42eb1c:	mov	w8, #0x1                   	// #1
  42eb20:	stur	w8, [x29, #-64]
  42eb24:	b	42ed1c <safe_atollu@plt+0x275ec>
  42eb28:	ldur	w8, [x29, #-60]
  42eb2c:	cmp	w8, #0x0
  42eb30:	cset	w8, le
  42eb34:	tbnz	w8, #0, 42eb8c <safe_atollu@plt+0x2745c>
  42eb38:	ldur	x8, [x29, #-32]
  42eb3c:	cbz	x8, 42eb64 <safe_atollu@plt+0x27434>
  42eb40:	ldur	x8, [x29, #-56]
  42eb44:	str	x8, [sp, #72]
  42eb48:	mov	x8, xzr
  42eb4c:	stur	x8, [x29, #-56]
  42eb50:	ldr	x8, [sp, #72]
  42eb54:	str	x8, [sp, #64]
  42eb58:	ldr	x8, [sp, #64]
  42eb5c:	ldur	x9, [x29, #-32]
  42eb60:	str	x8, [x9]
  42eb64:	ldur	x8, [x29, #-40]
  42eb68:	cbz	x8, 42eb78 <safe_atollu@plt+0x27448>
  42eb6c:	ldur	x8, [x29, #-40]
  42eb70:	mov	x9, xzr
  42eb74:	str	x9, [x8]
  42eb78:	ldur	w8, [x29, #-60]
  42eb7c:	stur	w8, [x29, #-4]
  42eb80:	mov	w8, #0x1                   	// #1
  42eb84:	stur	w8, [x29, #-64]
  42eb88:	b	42ed1c <safe_atollu@plt+0x275ec>
  42eb8c:	ldur	x0, [x29, #-16]
  42eb90:	sub	x1, x29, #0x30
  42eb94:	bl	4075a0 <unit_name_template@plt>
  42eb98:	stur	w0, [x29, #-60]
  42eb9c:	ldur	w8, [x29, #-60]
  42eba0:	mov	w9, #0xffffffea            	// #-22
  42eba4:	cmp	w8, w9
  42eba8:	b.ne	42ebe4 <safe_atollu@plt+0x274b4>  // b.any
  42ebac:	ldur	x8, [x29, #-32]
  42ebb0:	cbz	x8, 42ebc0 <safe_atollu@plt+0x27490>
  42ebb4:	ldur	x8, [x29, #-32]
  42ebb8:	mov	x9, xzr
  42ebbc:	str	x9, [x8]
  42ebc0:	ldur	x8, [x29, #-40]
  42ebc4:	cbz	x8, 42ebd4 <safe_atollu@plt+0x274a4>
  42ebc8:	ldur	x8, [x29, #-40]
  42ebcc:	mov	x9, xzr
  42ebd0:	str	x9, [x8]
  42ebd4:	stur	wzr, [x29, #-4]
  42ebd8:	mov	w8, #0x1                   	// #1
  42ebdc:	stur	w8, [x29, #-64]
  42ebe0:	b	42ed1c <safe_atollu@plt+0x275ec>
  42ebe4:	ldur	w8, [x29, #-60]
  42ebe8:	cmp	w8, #0x0
  42ebec:	cset	w8, ge  // ge = tcont
  42ebf0:	tbnz	w8, #0, 42ec84 <safe_atollu@plt+0x27554>
  42ebf4:	mov	w8, #0x3                   	// #3
  42ebf8:	str	w8, [sp, #60]
  42ebfc:	ldur	w8, [x29, #-60]
  42ec00:	str	w8, [sp, #56]
  42ec04:	str	wzr, [sp, #52]
  42ec08:	ldr	w0, [sp, #52]
  42ec0c:	bl	4064d0 <log_get_max_level_realm@plt>
  42ec10:	ldr	w8, [sp, #60]
  42ec14:	and	w8, w8, #0x7
  42ec18:	cmp	w0, w8
  42ec1c:	b.lt	42ec54 <safe_atollu@plt+0x27524>  // b.tstop
  42ec20:	ldr	w8, [sp, #52]
  42ec24:	ldr	w9, [sp, #60]
  42ec28:	orr	w0, w9, w8, lsl #10
  42ec2c:	ldr	w1, [sp, #56]
  42ec30:	ldr	x2, [sp, #24]
  42ec34:	mov	w3, #0xa04                 	// #2564
  42ec38:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42ec3c:	add	x4, x4, #0xddb
  42ec40:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42ec44:	add	x5, x5, #0xdf3
  42ec48:	bl	4064e0 <log_internal_realm@plt>
  42ec4c:	str	w0, [sp, #20]
  42ec50:	b	42ec68 <safe_atollu@plt+0x27538>
  42ec54:	ldr	w0, [sp, #56]
  42ec58:	bl	4064f0 <abs@plt>
  42ec5c:	mov	w8, wzr
  42ec60:	subs	w8, w8, w0, uxtb
  42ec64:	str	w8, [sp, #20]
  42ec68:	ldr	w8, [sp, #20]
  42ec6c:	str	w8, [sp, #48]
  42ec70:	ldr	w8, [sp, #48]
  42ec74:	stur	w8, [x29, #-4]
  42ec78:	mov	w8, #0x1                   	// #1
  42ec7c:	stur	w8, [x29, #-64]
  42ec80:	b	42ed1c <safe_atollu@plt+0x275ec>
  42ec84:	ldur	x0, [x29, #-24]
  42ec88:	ldur	x1, [x29, #-48]
  42ec8c:	ldur	x2, [x29, #-32]
  42ec90:	bl	42ed3c <safe_atollu@plt+0x2760c>
  42ec94:	stur	w0, [x29, #-60]
  42ec98:	ldur	w8, [x29, #-60]
  42ec9c:	cmp	w8, #0x0
  42eca0:	cset	w8, ge  // ge = tcont
  42eca4:	tbnz	w8, #0, 42ecbc <safe_atollu@plt+0x2758c>
  42eca8:	ldur	w8, [x29, #-60]
  42ecac:	stur	w8, [x29, #-4]
  42ecb0:	mov	w8, #0x1                   	// #1
  42ecb4:	stur	w8, [x29, #-64]
  42ecb8:	b	42ed1c <safe_atollu@plt+0x275ec>
  42ecbc:	ldur	x8, [x29, #-40]
  42ecc0:	cbz	x8, 42ed0c <safe_atollu@plt+0x275dc>
  42ecc4:	ldur	w8, [x29, #-60]
  42ecc8:	cmp	w8, #0x0
  42eccc:	cset	w8, le
  42ecd0:	tbnz	w8, #0, 42ecf8 <safe_atollu@plt+0x275c8>
  42ecd4:	ldur	x8, [x29, #-48]
  42ecd8:	str	x8, [sp, #40]
  42ecdc:	mov	x8, xzr
  42ece0:	stur	x8, [x29, #-48]
  42ece4:	ldr	x8, [sp, #40]
  42ece8:	str	x8, [sp, #32]
  42ecec:	ldr	x8, [sp, #32]
  42ecf0:	str	x8, [sp, #8]
  42ecf4:	b	42ed00 <safe_atollu@plt+0x275d0>
  42ecf8:	mov	x8, xzr
  42ecfc:	str	x8, [sp, #8]
  42ed00:	ldr	x8, [sp, #8]
  42ed04:	ldur	x9, [x29, #-40]
  42ed08:	str	x8, [x9]
  42ed0c:	ldur	w8, [x29, #-60]
  42ed10:	stur	w8, [x29, #-4]
  42ed14:	mov	w8, #0x1                   	// #1
  42ed18:	stur	w8, [x29, #-64]
  42ed1c:	sub	x0, x29, #0x38
  42ed20:	bl	407e0c <safe_atollu@plt+0x6dc>
  42ed24:	sub	x0, x29, #0x30
  42ed28:	bl	407e0c <safe_atollu@plt+0x6dc>
  42ed2c:	ldur	w0, [x29, #-4]
  42ed30:	ldp	x29, x30, [sp, #144]
  42ed34:	add	sp, sp, #0xa0
  42ed38:	ret
  42ed3c:	sub	sp, sp, #0x90
  42ed40:	stp	x29, x30, [sp, #128]
  42ed44:	add	x29, sp, #0x80
  42ed48:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  42ed4c:	add	x8, x8, #0xe41
  42ed50:	add	x8, x8, #0x3
  42ed54:	adrp	x9, 43d000 <safe_atollu@plt+0x358d0>
  42ed58:	add	x9, x9, #0xe57
  42ed5c:	stur	x0, [x29, #-16]
  42ed60:	stur	x1, [x29, #-24]
  42ed64:	stur	x2, [x29, #-32]
  42ed68:	str	x8, [sp, #24]
  42ed6c:	str	x9, [sp, #16]
  42ed70:	ldur	x8, [x29, #-16]
  42ed74:	cmp	x8, #0x0
  42ed78:	cset	w9, ne  // ne = any
  42ed7c:	mov	w10, #0x1                   	// #1
  42ed80:	eor	w9, w9, #0x1
  42ed84:	eor	w9, w9, w10
  42ed88:	eor	w9, w9, w10
  42ed8c:	and	w9, w9, #0x1
  42ed90:	mov	w0, w9
  42ed94:	sxtw	x8, w0
  42ed98:	cbz	x8, 42edc0 <safe_atollu@plt+0x27690>
  42ed9c:	mov	w8, wzr
  42eda0:	mov	w0, w8
  42eda4:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42eda8:	add	x1, x1, #0xb08
  42edac:	ldr	x2, [sp, #24]
  42edb0:	mov	w3, #0x9c5                 	// #2501
  42edb4:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42edb8:	add	x4, x4, #0xe19
  42edbc:	bl	406540 <log_assert_failed_realm@plt>
  42edc0:	ldur	x8, [x29, #-24]
  42edc4:	cmp	x8, #0x0
  42edc8:	cset	w9, ne  // ne = any
  42edcc:	mov	w10, #0x1                   	// #1
  42edd0:	eor	w9, w9, #0x1
  42edd4:	eor	w9, w9, w10
  42edd8:	eor	w9, w9, w10
  42eddc:	and	w9, w9, #0x1
  42ede0:	mov	w0, w9
  42ede4:	sxtw	x8, w0
  42ede8:	cbz	x8, 42ee10 <safe_atollu@plt+0x276e0>
  42edec:	mov	w8, wzr
  42edf0:	mov	w0, w8
  42edf4:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  42edf8:	add	x1, x1, #0xa97
  42edfc:	ldr	x2, [sp, #24]
  42ee00:	mov	w3, #0x9c6                 	// #2502
  42ee04:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42ee08:	add	x4, x4, #0xe19
  42ee0c:	bl	406540 <log_assert_failed_realm@plt>
  42ee10:	ldur	x8, [x29, #-16]
  42ee14:	ldr	x8, [x8]
  42ee18:	stur	x8, [x29, #-40]
  42ee1c:	ldur	x8, [x29, #-40]
  42ee20:	mov	w9, #0x0                   	// #0
  42ee24:	str	w9, [sp, #12]
  42ee28:	cbz	x8, 42ee40 <safe_atollu@plt+0x27710>
  42ee2c:	ldur	x8, [x29, #-40]
  42ee30:	ldr	x8, [x8]
  42ee34:	cmp	x8, #0x0
  42ee38:	cset	w9, ne  // ne = any
  42ee3c:	str	w9, [sp, #12]
  42ee40:	ldr	w8, [sp, #12]
  42ee44:	tbnz	w8, #0, 42ee4c <safe_atollu@plt+0x2771c>
  42ee48:	b	42f02c <safe_atollu@plt+0x278fc>
  42ee4c:	mov	x8, xzr
  42ee50:	stur	x8, [x29, #-48]
  42ee54:	stur	x8, [x29, #-56]
  42ee58:	ldur	x8, [x29, #-40]
  42ee5c:	ldr	x0, [x8]
  42ee60:	ldur	x1, [x29, #-24]
  42ee64:	mov	x8, #0xffffffffffffffff    	// #-1
  42ee68:	mov	x2, x8
  42ee6c:	bl	4074b0 <path_join_internal@plt>
  42ee70:	stur	x0, [x29, #-48]
  42ee74:	ldur	x8, [x29, #-48]
  42ee78:	cbnz	x8, 42eea4 <safe_atollu@plt+0x27774>
  42ee7c:	mov	w8, wzr
  42ee80:	mov	w0, w8
  42ee84:	ldr	x1, [sp, #24]
  42ee88:	mov	w2, #0x9ce                 	// #2510
  42ee8c:	ldr	x3, [sp, #16]
  42ee90:	bl	4066b0 <log_oom_internal@plt>
  42ee94:	stur	w0, [x29, #-4]
  42ee98:	mov	w8, #0x1                   	// #1
  42ee9c:	str	w8, [sp, #64]
  42eea0:	b	42effc <safe_atollu@plt+0x278cc>
  42eea4:	ldur	x0, [x29, #-48]
  42eea8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42eeac:	add	x8, x8, #0x2d8
  42eeb0:	ldr	x1, [x8]
  42eeb4:	mov	w9, wzr
  42eeb8:	mov	w2, w9
  42eebc:	sub	x3, x29, #0x38
  42eec0:	mov	x8, xzr
  42eec4:	mov	x4, x8
  42eec8:	bl	4075b0 <chase_symlinks@plt>
  42eecc:	stur	w0, [x29, #-60]
  42eed0:	ldur	w9, [x29, #-60]
  42eed4:	mov	w10, #0xfffffffe            	// #-2
  42eed8:	cmp	w9, w10
  42eedc:	b.ne	42eeec <safe_atollu@plt+0x277bc>  // b.any
  42eee0:	mov	w8, #0x8                   	// #8
  42eee4:	str	w8, [sp, #64]
  42eee8:	b	42effc <safe_atollu@plt+0x278cc>
  42eeec:	ldur	w8, [x29, #-60]
  42eef0:	mov	w9, #0xfffffff4            	// #-12
  42eef4:	cmp	w8, w9
  42eef8:	b.ne	42ef24 <safe_atollu@plt+0x277f4>  // b.any
  42eefc:	mov	w8, wzr
  42ef00:	mov	w0, w8
  42ef04:	ldr	x1, [sp, #24]
  42ef08:	mov	w2, #0x9d4                 	// #2516
  42ef0c:	ldr	x3, [sp, #16]
  42ef10:	bl	4066b0 <log_oom_internal@plt>
  42ef14:	stur	w0, [x29, #-4]
  42ef18:	mov	w8, #0x1                   	// #1
  42ef1c:	str	w8, [sp, #64]
  42ef20:	b	42effc <safe_atollu@plt+0x278cc>
  42ef24:	ldur	w8, [x29, #-60]
  42ef28:	cmp	w8, #0x0
  42ef2c:	cset	w8, ge  // ge = tcont
  42ef30:	tbnz	w8, #0, 42efc4 <safe_atollu@plt+0x27894>
  42ef34:	mov	w8, #0x3                   	// #3
  42ef38:	str	w8, [sp, #60]
  42ef3c:	ldur	w8, [x29, #-60]
  42ef40:	str	w8, [sp, #56]
  42ef44:	str	wzr, [sp, #52]
  42ef48:	ldr	w0, [sp, #52]
  42ef4c:	bl	4064d0 <log_get_max_level_realm@plt>
  42ef50:	ldr	w8, [sp, #60]
  42ef54:	and	w8, w8, #0x7
  42ef58:	cmp	w0, w8
  42ef5c:	b.lt	42ef94 <safe_atollu@plt+0x27864>  // b.tstop
  42ef60:	ldr	w8, [sp, #52]
  42ef64:	ldr	w9, [sp, #60]
  42ef68:	orr	w0, w9, w8, lsl #10
  42ef6c:	ldr	w1, [sp, #56]
  42ef70:	ldur	x6, [x29, #-48]
  42ef74:	ldr	x2, [sp, #24]
  42ef78:	mov	w3, #0x9d6                 	// #2518
  42ef7c:	ldr	x4, [sp, #16]
  42ef80:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42ef84:	add	x5, x5, #0xe6b
  42ef88:	bl	4064e0 <log_internal_realm@plt>
  42ef8c:	str	w0, [sp, #8]
  42ef90:	b	42efa8 <safe_atollu@plt+0x27878>
  42ef94:	ldr	w0, [sp, #56]
  42ef98:	bl	4064f0 <abs@plt>
  42ef9c:	mov	w8, wzr
  42efa0:	subs	w8, w8, w0, uxtb
  42efa4:	str	w8, [sp, #8]
  42efa8:	ldr	w8, [sp, #8]
  42efac:	str	w8, [sp, #48]
  42efb0:	ldr	w8, [sp, #48]
  42efb4:	stur	w8, [x29, #-4]
  42efb8:	mov	w8, #0x1                   	// #1
  42efbc:	str	w8, [sp, #64]
  42efc0:	b	42effc <safe_atollu@plt+0x278cc>
  42efc4:	ldur	x8, [x29, #-32]
  42efc8:	cbz	x8, 42eff0 <safe_atollu@plt+0x278c0>
  42efcc:	ldur	x8, [x29, #-56]
  42efd0:	str	x8, [sp, #40]
  42efd4:	mov	x8, xzr
  42efd8:	stur	x8, [x29, #-56]
  42efdc:	ldr	x8, [sp, #40]
  42efe0:	str	x8, [sp, #32]
  42efe4:	ldr	x8, [sp, #32]
  42efe8:	ldur	x9, [x29, #-32]
  42efec:	str	x8, [x9]
  42eff0:	mov	w8, #0x1                   	// #1
  42eff4:	stur	w8, [x29, #-4]
  42eff8:	str	w8, [sp, #64]
  42effc:	sub	x0, x29, #0x38
  42f000:	bl	407e0c <safe_atollu@plt+0x6dc>
  42f004:	sub	x0, x29, #0x30
  42f008:	bl	407e0c <safe_atollu@plt+0x6dc>
  42f00c:	ldr	w8, [sp, #64]
  42f010:	cmp	w8, #0x1
  42f014:	b.eq	42f044 <safe_atollu@plt+0x27914>  // b.none
  42f018:	b	42f01c <safe_atollu@plt+0x278ec>
  42f01c:	ldur	x8, [x29, #-40]
  42f020:	add	x8, x8, #0x8
  42f024:	stur	x8, [x29, #-40]
  42f028:	b	42ee1c <safe_atollu@plt+0x276ec>
  42f02c:	ldur	x8, [x29, #-32]
  42f030:	cbz	x8, 42f040 <safe_atollu@plt+0x27910>
  42f034:	ldur	x8, [x29, #-32]
  42f038:	mov	x9, xzr
  42f03c:	str	x9, [x8]
  42f040:	stur	wzr, [x29, #-4]
  42f044:	ldur	w0, [x29, #-4]
  42f048:	ldp	x29, x30, [sp, #128]
  42f04c:	add	sp, sp, #0x90
  42f050:	ret
  42f054:	sub	sp, sp, #0x80
  42f058:	stp	x29, x30, [sp, #112]
  42f05c:	add	x29, sp, #0x70
  42f060:	mov	x8, xzr
  42f064:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42f068:	add	x9, x9, #0x368
  42f06c:	mov	w10, #0x1                   	// #1
  42f070:	mov	w11, wzr
  42f074:	mov	w12, #0x4                   	// #4
  42f078:	adrp	x13, 435000 <safe_atollu@plt+0x2d8d0>
  42f07c:	add	x13, x13, #0xe41
  42f080:	add	x2, x13, #0x3
  42f084:	sub	x4, x29, #0x18
  42f088:	sub	x5, x29, #0x20
  42f08c:	add	x13, sp, #0x20
  42f090:	stur	x0, [x29, #-16]
  42f094:	stur	x8, [x29, #-24]
  42f098:	stur	xzr, [x29, #-32]
  42f09c:	ldur	x14, [x29, #-16]
  42f0a0:	str	x14, [sp, #32]
  42f0a4:	str	x8, [x13, #8]
  42f0a8:	str	x13, [sp, #56]
  42f0ac:	ldrb	w15, [x9]
  42f0b0:	tst	w15, #0x1
  42f0b4:	csel	w10, w10, w11, ne  // ne = any
  42f0b8:	orr	w10, w12, w10
  42f0bc:	stur	w10, [x29, #-44]
  42f0c0:	ldur	w1, [x29, #-44]
  42f0c4:	ldr	x3, [sp, #56]
  42f0c8:	mov	w0, w11
  42f0cc:	str	x2, [sp, #8]
  42f0d0:	mov	x2, x8
  42f0d4:	bl	406c90 <unit_file_disable@plt>
  42f0d8:	str	w0, [sp, #52]
  42f0dc:	ldr	w10, [sp, #52]
  42f0e0:	cmp	w10, #0x0
  42f0e4:	cset	w10, ge  // ge = tcont
  42f0e8:	tbnz	w10, #0, 42f178 <safe_atollu@plt+0x27a48>
  42f0ec:	mov	w8, #0x3                   	// #3
  42f0f0:	str	w8, [sp, #28]
  42f0f4:	ldr	w8, [sp, #52]
  42f0f8:	str	w8, [sp, #24]
  42f0fc:	str	wzr, [sp, #20]
  42f100:	ldr	w0, [sp, #20]
  42f104:	bl	4064d0 <log_get_max_level_realm@plt>
  42f108:	ldr	w8, [sp, #28]
  42f10c:	and	w8, w8, #0x7
  42f110:	cmp	w0, w8
  42f114:	b.lt	42f150 <safe_atollu@plt+0x27a20>  // b.tstop
  42f118:	ldr	w8, [sp, #20]
  42f11c:	ldr	w9, [sp, #28]
  42f120:	orr	w0, w9, w8, lsl #10
  42f124:	ldr	w1, [sp, #24]
  42f128:	ldur	x6, [x29, #-16]
  42f12c:	ldr	x2, [sp, #8]
  42f130:	mov	w3, #0x1c41                	// #7233
  42f134:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42f138:	add	x4, x4, #0xf26
  42f13c:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42f140:	add	x5, x5, #0xf4c
  42f144:	bl	4064e0 <log_internal_realm@plt>
  42f148:	str	w0, [sp, #4]
  42f14c:	b	42f164 <safe_atollu@plt+0x27a34>
  42f150:	ldr	w0, [sp, #24]
  42f154:	bl	4064f0 <abs@plt>
  42f158:	mov	w8, wzr
  42f15c:	subs	w8, w8, w0, uxtb
  42f160:	str	w8, [sp, #4]
  42f164:	ldr	w8, [sp, #4]
  42f168:	str	w8, [sp, #16]
  42f16c:	ldr	w8, [sp, #16]
  42f170:	stur	w8, [x29, #-4]
  42f174:	b	42f1e0 <safe_atollu@plt+0x27ab0>
  42f178:	stur	xzr, [x29, #-40]
  42f17c:	ldur	x8, [x29, #-40]
  42f180:	ldur	x9, [x29, #-32]
  42f184:	cmp	x8, x9
  42f188:	b.cs	42f1dc <safe_atollu@plt+0x27aac>  // b.hs, b.nlast
  42f18c:	ldur	x8, [x29, #-24]
  42f190:	ldur	x9, [x29, #-40]
  42f194:	mov	x10, #0x18                  	// #24
  42f198:	mul	x9, x10, x9
  42f19c:	ldr	w11, [x8, x9]
  42f1a0:	cmp	w11, #0x1
  42f1a4:	b.ne	42f1cc <safe_atollu@plt+0x27a9c>  // b.any
  42f1a8:	ldur	x8, [x29, #-24]
  42f1ac:	ldur	x9, [x29, #-40]
  42f1b0:	mov	x10, #0x18                  	// #24
  42f1b4:	mul	x9, x10, x9
  42f1b8:	add	x8, x8, x9
  42f1bc:	ldr	x1, [x8, #8]
  42f1c0:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42f1c4:	add	x0, x0, #0xf70
  42f1c8:	bl	406650 <printf@plt>
  42f1cc:	ldur	x8, [x29, #-40]
  42f1d0:	add	x8, x8, #0x1
  42f1d4:	stur	x8, [x29, #-40]
  42f1d8:	b	42f17c <safe_atollu@plt+0x27a4c>
  42f1dc:	stur	wzr, [x29, #-4]
  42f1e0:	ldur	w0, [x29, #-4]
  42f1e4:	ldp	x29, x30, [sp, #112]
  42f1e8:	add	sp, sp, #0x80
  42f1ec:	ret
  42f1f0:	sub	sp, sp, #0xf0
  42f1f4:	stp	x29, x30, [sp, #224]
  42f1f8:	add	x29, sp, #0xe0
  42f1fc:	mov	x8, xzr
  42f200:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42f204:	add	x9, x9, #0x368
  42f208:	adrp	x10, 439000 <safe_atollu@plt+0x318d0>
  42f20c:	add	x10, x10, #0x888
  42f210:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42f214:	add	x2, x2, #0x8a1
  42f218:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  42f21c:	add	x3, x3, #0x8bb
  42f220:	adrp	x4, 43d000 <safe_atollu@plt+0x358d0>
  42f224:	add	x4, x4, #0xf76
  42f228:	adrp	x7, 43d000 <safe_atollu@plt+0x358d0>
  42f22c:	add	x7, x7, #0x6ab
  42f230:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  42f234:	add	x11, x11, #0xe41
  42f238:	add	x11, x11, #0x3
  42f23c:	adrp	x12, 43d000 <safe_atollu@plt+0x358d0>
  42f240:	add	x12, x12, #0xf87
  42f244:	adrp	x13, 439000 <safe_atollu@plt+0x318d0>
  42f248:	add	x13, x13, #0x9eb
  42f24c:	sub	x6, x29, #0x20
  42f250:	sub	x5, x29, #0x38
  42f254:	stur	x0, [x29, #-16]
  42f258:	stur	x1, [x29, #-24]
  42f25c:	stur	x8, [x29, #-32]
  42f260:	stur	xzr, [x29, #-56]
  42f264:	stur	xzr, [x29, #-48]
  42f268:	stur	xzr, [x29, #-40]
  42f26c:	ldur	x0, [x29, #-16]
  42f270:	ldur	x8, [x29, #-24]
  42f274:	ldrb	w14, [x9]
  42f278:	and	w14, w14, #0x1
  42f27c:	mov	x1, x10
  42f280:	mov	x9, sp
  42f284:	str	x8, [x9]
  42f288:	mov	x8, sp
  42f28c:	str	w14, [x8, #8]
  42f290:	str	x11, [sp, #80]
  42f294:	str	x12, [sp, #72]
  42f298:	str	x13, [sp, #64]
  42f29c:	bl	406600 <sd_bus_call_method@plt>
  42f2a0:	stur	w0, [x29, #-68]
  42f2a4:	ldur	w14, [x29, #-68]
  42f2a8:	cmp	w14, #0x0
  42f2ac:	cset	w14, ge  // ge = tcont
  42f2b0:	tbnz	w14, #0, 42f37c <safe_atollu@plt+0x27c4c>
  42f2b4:	mov	w8, #0x3                   	// #3
  42f2b8:	stur	w8, [x29, #-72]
  42f2bc:	ldur	w8, [x29, #-68]
  42f2c0:	stur	w8, [x29, #-76]
  42f2c4:	stur	wzr, [x29, #-80]
  42f2c8:	ldur	w0, [x29, #-80]
  42f2cc:	bl	4064d0 <log_get_max_level_realm@plt>
  42f2d0:	ldur	w8, [x29, #-72]
  42f2d4:	and	w8, w8, #0x7
  42f2d8:	cmp	w0, w8
  42f2dc:	b.lt	42f34c <safe_atollu@plt+0x27c1c>  // b.tstop
  42f2e0:	ldur	w8, [x29, #-80]
  42f2e4:	ldur	w9, [x29, #-72]
  42f2e8:	orr	w0, w9, w8, lsl #10
  42f2ec:	ldur	w1, [x29, #-76]
  42f2f0:	ldur	x6, [x29, #-24]
  42f2f4:	ldur	w8, [x29, #-68]
  42f2f8:	sub	x10, x29, #0x38
  42f2fc:	str	w0, [sp, #60]
  42f300:	mov	x0, x10
  42f304:	str	w1, [sp, #56]
  42f308:	mov	w1, w8
  42f30c:	str	x6, [sp, #48]
  42f310:	bl	406610 <bus_error_message@plt>
  42f314:	ldr	w8, [sp, #60]
  42f318:	str	x0, [sp, #40]
  42f31c:	mov	w0, w8
  42f320:	ldr	w1, [sp, #56]
  42f324:	ldr	x2, [sp, #80]
  42f328:	mov	w3, #0x1c5a                	// #7258
  42f32c:	ldr	x4, [sp, #72]
  42f330:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  42f334:	add	x5, x5, #0xfa1
  42f338:	ldr	x6, [sp, #48]
  42f33c:	ldr	x7, [sp, #40]
  42f340:	bl	4064e0 <log_internal_realm@plt>
  42f344:	str	w0, [sp, #36]
  42f348:	b	42f360 <safe_atollu@plt+0x27c30>
  42f34c:	ldur	w0, [x29, #-76]
  42f350:	bl	4064f0 <abs@plt>
  42f354:	mov	w8, wzr
  42f358:	subs	w8, w8, w0, uxtb
  42f35c:	str	w8, [sp, #36]
  42f360:	ldr	w8, [sp, #36]
  42f364:	stur	w8, [x29, #-84]
  42f368:	ldur	w8, [x29, #-84]
  42f36c:	stur	w8, [x29, #-4]
  42f370:	mov	w8, #0x1                   	// #1
  42f374:	stur	w8, [x29, #-88]
  42f378:	b	42f5ac <safe_atollu@plt+0x27e7c>
  42f37c:	ldur	x0, [x29, #-32]
  42f380:	mov	w1, #0x61                  	// #97
  42f384:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  42f388:	add	x2, x2, #0xa48
  42f38c:	bl	406a30 <sd_bus_message_enter_container@plt>
  42f390:	stur	w0, [x29, #-68]
  42f394:	ldur	w8, [x29, #-68]
  42f398:	cmp	w8, #0x0
  42f39c:	cset	w8, ge  // ge = tcont
  42f3a0:	tbnz	w8, #0, 42f42c <safe_atollu@plt+0x27cfc>
  42f3a4:	mov	w8, #0x3                   	// #3
  42f3a8:	stur	w8, [x29, #-92]
  42f3ac:	ldur	w8, [x29, #-68]
  42f3b0:	stur	w8, [x29, #-96]
  42f3b4:	stur	wzr, [x29, #-100]
  42f3b8:	ldur	w0, [x29, #-100]
  42f3bc:	bl	4064d0 <log_get_max_level_realm@plt>
  42f3c0:	ldur	w8, [x29, #-92]
  42f3c4:	and	w8, w8, #0x7
  42f3c8:	cmp	w0, w8
  42f3cc:	b.lt	42f3fc <safe_atollu@plt+0x27ccc>  // b.tstop
  42f3d0:	ldur	w8, [x29, #-100]
  42f3d4:	ldur	w9, [x29, #-92]
  42f3d8:	orr	w0, w9, w8, lsl #10
  42f3dc:	ldur	w1, [x29, #-96]
  42f3e0:	ldr	x2, [sp, #80]
  42f3e4:	mov	w3, #0x1c5e                	// #7262
  42f3e8:	ldr	x4, [sp, #72]
  42f3ec:	ldr	x5, [sp, #64]
  42f3f0:	bl	4064e0 <log_internal_realm@plt>
  42f3f4:	str	w0, [sp, #32]
  42f3f8:	b	42f410 <safe_atollu@plt+0x27ce0>
  42f3fc:	ldur	w0, [x29, #-96]
  42f400:	bl	4064f0 <abs@plt>
  42f404:	mov	w8, wzr
  42f408:	subs	w8, w8, w0, uxtb
  42f40c:	str	w8, [sp, #32]
  42f410:	ldr	w8, [sp, #32]
  42f414:	stur	w8, [x29, #-104]
  42f418:	ldur	w8, [x29, #-104]
  42f41c:	stur	w8, [x29, #-4]
  42f420:	mov	w8, #0x1                   	// #1
  42f424:	stur	w8, [x29, #-88]
  42f428:	b	42f5ac <safe_atollu@plt+0x27e7c>
  42f42c:	ldur	x0, [x29, #-32]
  42f430:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42f434:	add	x1, x1, #0xa48
  42f438:	sub	x2, x29, #0x40
  42f43c:	bl	406a40 <sd_bus_message_read@plt>
  42f440:	stur	w0, [x29, #-68]
  42f444:	cmp	w0, #0x0
  42f448:	cset	w8, le
  42f44c:	tbnz	w8, #0, 42f464 <safe_atollu@plt+0x27d34>
  42f450:	ldur	x1, [x29, #-64]
  42f454:	adrp	x0, 43d000 <safe_atollu@plt+0x358d0>
  42f458:	add	x0, x0, #0xf70
  42f45c:	bl	406650 <printf@plt>
  42f460:	b	42f42c <safe_atollu@plt+0x27cfc>
  42f464:	ldur	w8, [x29, #-68]
  42f468:	cmp	w8, #0x0
  42f46c:	cset	w8, ge  // ge = tcont
  42f470:	tbnz	w8, #0, 42f4fc <safe_atollu@plt+0x27dcc>
  42f474:	mov	w8, #0x3                   	// #3
  42f478:	stur	w8, [x29, #-108]
  42f47c:	ldur	w8, [x29, #-68]
  42f480:	str	w8, [sp, #112]
  42f484:	str	wzr, [sp, #108]
  42f488:	ldr	w0, [sp, #108]
  42f48c:	bl	4064d0 <log_get_max_level_realm@plt>
  42f490:	ldur	w8, [x29, #-108]
  42f494:	and	w8, w8, #0x7
  42f498:	cmp	w0, w8
  42f49c:	b.lt	42f4cc <safe_atollu@plt+0x27d9c>  // b.tstop
  42f4a0:	ldr	w8, [sp, #108]
  42f4a4:	ldur	w9, [x29, #-108]
  42f4a8:	orr	w0, w9, w8, lsl #10
  42f4ac:	ldr	w1, [sp, #112]
  42f4b0:	ldr	x2, [sp, #80]
  42f4b4:	mov	w3, #0x1c64                	// #7268
  42f4b8:	ldr	x4, [sp, #72]
  42f4bc:	ldr	x5, [sp, #64]
  42f4c0:	bl	4064e0 <log_internal_realm@plt>
  42f4c4:	str	w0, [sp, #28]
  42f4c8:	b	42f4e0 <safe_atollu@plt+0x27db0>
  42f4cc:	ldr	w0, [sp, #112]
  42f4d0:	bl	4064f0 <abs@plt>
  42f4d4:	mov	w8, wzr
  42f4d8:	subs	w8, w8, w0, uxtb
  42f4dc:	str	w8, [sp, #28]
  42f4e0:	ldr	w8, [sp, #28]
  42f4e4:	str	w8, [sp, #104]
  42f4e8:	ldr	w8, [sp, #104]
  42f4ec:	stur	w8, [x29, #-4]
  42f4f0:	mov	w8, #0x1                   	// #1
  42f4f4:	stur	w8, [x29, #-88]
  42f4f8:	b	42f5ac <safe_atollu@plt+0x27e7c>
  42f4fc:	ldur	x0, [x29, #-32]
  42f500:	bl	406a70 <sd_bus_message_exit_container@plt>
  42f504:	stur	w0, [x29, #-68]
  42f508:	ldur	w8, [x29, #-68]
  42f50c:	cmp	w8, #0x0
  42f510:	cset	w8, ge  // ge = tcont
  42f514:	tbnz	w8, #0, 42f5a0 <safe_atollu@plt+0x27e70>
  42f518:	mov	w8, #0x3                   	// #3
  42f51c:	str	w8, [sp, #100]
  42f520:	ldur	w8, [x29, #-68]
  42f524:	str	w8, [sp, #96]
  42f528:	str	wzr, [sp, #92]
  42f52c:	ldr	w0, [sp, #92]
  42f530:	bl	4064d0 <log_get_max_level_realm@plt>
  42f534:	ldr	w8, [sp, #100]
  42f538:	and	w8, w8, #0x7
  42f53c:	cmp	w0, w8
  42f540:	b.lt	42f570 <safe_atollu@plt+0x27e40>  // b.tstop
  42f544:	ldr	w8, [sp, #92]
  42f548:	ldr	w9, [sp, #100]
  42f54c:	orr	w0, w9, w8, lsl #10
  42f550:	ldr	w1, [sp, #96]
  42f554:	ldr	x2, [sp, #80]
  42f558:	mov	w3, #0x1c68                	// #7272
  42f55c:	ldr	x4, [sp, #72]
  42f560:	ldr	x5, [sp, #64]
  42f564:	bl	4064e0 <log_internal_realm@plt>
  42f568:	str	w0, [sp, #24]
  42f56c:	b	42f584 <safe_atollu@plt+0x27e54>
  42f570:	ldr	w0, [sp, #96]
  42f574:	bl	4064f0 <abs@plt>
  42f578:	mov	w8, wzr
  42f57c:	subs	w8, w8, w0, uxtb
  42f580:	str	w8, [sp, #24]
  42f584:	ldr	w8, [sp, #24]
  42f588:	str	w8, [sp, #88]
  42f58c:	ldr	w8, [sp, #88]
  42f590:	stur	w8, [x29, #-4]
  42f594:	mov	w8, #0x1                   	// #1
  42f598:	stur	w8, [x29, #-88]
  42f59c:	b	42f5ac <safe_atollu@plt+0x27e7c>
  42f5a0:	stur	wzr, [x29, #-4]
  42f5a4:	mov	w8, #0x1                   	// #1
  42f5a8:	stur	w8, [x29, #-88]
  42f5ac:	sub	x0, x29, #0x38
  42f5b0:	bl	406620 <sd_bus_error_free@plt>
  42f5b4:	sub	x0, x29, #0x20
  42f5b8:	bl	41a8c8 <safe_atollu@plt+0x13198>
  42f5bc:	ldur	w0, [x29, #-4]
  42f5c0:	ldp	x29, x30, [sp, #224]
  42f5c4:	add	sp, sp, #0xf0
  42f5c8:	ret
  42f5cc:	sub	sp, sp, #0xc0
  42f5d0:	stp	x29, x30, [sp, #176]
  42f5d4:	add	x29, sp, #0xb0
  42f5d8:	mov	x8, xzr
  42f5dc:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42f5e0:	add	x9, x9, #0x371
  42f5e4:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42f5e8:	add	x10, x10, #0xe41
  42f5ec:	add	x10, x10, #0x3
  42f5f0:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  42f5f4:	add	x11, x11, #0x157
  42f5f8:	stur	x0, [x29, #-16]
  42f5fc:	stur	x1, [x29, #-24]
  42f600:	stur	w2, [x29, #-28]
  42f604:	stur	x3, [x29, #-40]
  42f608:	stur	w4, [x29, #-44]
  42f60c:	stur	x8, [x29, #-56]
  42f610:	stur	wzr, [x29, #-68]
  42f614:	str	x9, [sp, #72]
  42f618:	str	x10, [sp, #64]
  42f61c:	str	x11, [sp, #56]
  42f620:	ldur	x8, [x29, #-16]
  42f624:	cmp	x8, #0x0
  42f628:	cset	w9, ne  // ne = any
  42f62c:	mov	w10, #0x1                   	// #1
  42f630:	eor	w9, w9, #0x1
  42f634:	eor	w9, w9, w10
  42f638:	eor	w9, w9, w10
  42f63c:	and	w9, w9, #0x1
  42f640:	mov	w0, w9
  42f644:	sxtw	x8, w0
  42f648:	cbz	x8, 42f66c <safe_atollu@plt+0x27f3c>
  42f64c:	mov	w8, wzr
  42f650:	mov	w0, w8
  42f654:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42f658:	add	x1, x1, #0x745
  42f65c:	ldr	x2, [sp, #64]
  42f660:	mov	w3, #0x6ec                 	// #1772
  42f664:	ldr	x4, [sp, #56]
  42f668:	bl	406540 <log_assert_failed_realm@plt>
  42f66c:	ldur	x8, [x29, #-24]
  42f670:	cmp	x8, #0x0
  42f674:	cset	w9, ne  // ne = any
  42f678:	mov	w10, #0x1                   	// #1
  42f67c:	eor	w9, w9, #0x1
  42f680:	eor	w9, w9, w10
  42f684:	eor	w9, w9, w10
  42f688:	and	w9, w9, #0x1
  42f68c:	mov	w0, w9
  42f690:	sxtw	x8, w0
  42f694:	cbz	x8, 42f6b8 <safe_atollu@plt+0x27f88>
  42f698:	mov	w8, wzr
  42f69c:	mov	w0, w8
  42f6a0:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  42f6a4:	add	x1, x1, #0xe3e
  42f6a8:	ldr	x2, [sp, #64]
  42f6ac:	mov	w3, #0x6ed                 	// #1773
  42f6b0:	ldr	x4, [sp, #56]
  42f6b4:	bl	406540 <log_assert_failed_realm@plt>
  42f6b8:	ldur	x8, [x29, #-40]
  42f6bc:	cmp	x8, #0x0
  42f6c0:	cset	w9, ne  // ne = any
  42f6c4:	mov	w10, #0x1                   	// #1
  42f6c8:	eor	w9, w9, #0x1
  42f6cc:	eor	w9, w9, w10
  42f6d0:	eor	w9, w9, w10
  42f6d4:	and	w9, w9, #0x1
  42f6d8:	mov	w0, w9
  42f6dc:	sxtw	x8, w0
  42f6e0:	cbz	x8, 42f704 <safe_atollu@plt+0x27fd4>
  42f6e4:	mov	w8, wzr
  42f6e8:	mov	w0, w8
  42f6ec:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  42f6f0:	add	x1, x1, #0x1a6
  42f6f4:	ldr	x2, [sp, #64]
  42f6f8:	mov	w3, #0x6ee                 	// #1774
  42f6fc:	ldr	x4, [sp, #56]
  42f700:	bl	406540 <log_assert_failed_realm@plt>
  42f704:	ldur	x0, [x29, #-40]
  42f708:	ldur	x1, [x29, #-24]
  42f70c:	bl	406750 <strv_extend@plt>
  42f710:	stur	w0, [x29, #-68]
  42f714:	ldur	w8, [x29, #-68]
  42f718:	cmp	w8, #0x0
  42f71c:	cset	w8, ge  // ge = tcont
  42f720:	tbnz	w8, #0, 42f750 <safe_atollu@plt+0x28020>
  42f724:	mov	w8, wzr
  42f728:	mov	w0, w8
  42f72c:	ldr	x1, [sp, #64]
  42f730:	mov	w2, #0x6f2                 	// #1778
  42f734:	adrp	x3, 43e000 <safe_atollu@plt+0x368d0>
  42f738:	add	x3, x3, #0x1ac
  42f73c:	bl	4066b0 <log_oom_internal@plt>
  42f740:	stur	w0, [x29, #-4]
  42f744:	mov	w8, #0x1                   	// #1
  42f748:	stur	w8, [x29, #-72]
  42f74c:	b	42fa84 <safe_atollu@plt+0x28354>
  42f750:	ldur	x0, [x29, #-16]
  42f754:	ldur	x1, [x29, #-24]
  42f758:	sub	x2, x29, #0x38
  42f75c:	bl	42fa9c <safe_atollu@plt+0x2836c>
  42f760:	stur	w0, [x29, #-68]
  42f764:	ldur	w8, [x29, #-68]
  42f768:	cmp	w8, #0x0
  42f76c:	cset	w8, ge  // ge = tcont
  42f770:	tbnz	w8, #0, 42f788 <safe_atollu@plt+0x28058>
  42f774:	ldur	w8, [x29, #-68]
  42f778:	stur	w8, [x29, #-4]
  42f77c:	mov	w8, #0x1                   	// #1
  42f780:	stur	w8, [x29, #-72]
  42f784:	b	42fa84 <safe_atollu@plt+0x28354>
  42f788:	adrp	x8, 42f000 <safe_atollu@plt+0x278d0>
  42f78c:	add	x8, x8, #0xee8
  42f790:	stur	x8, [x29, #-80]
  42f794:	ldur	x0, [x29, #-56]
  42f798:	ldur	x8, [x29, #-56]
  42f79c:	str	x0, [sp, #48]
  42f7a0:	mov	x0, x8
  42f7a4:	bl	406d30 <strv_length@plt>
  42f7a8:	ldur	x3, [x29, #-80]
  42f7ac:	ldr	x8, [sp, #48]
  42f7b0:	str	x0, [sp, #40]
  42f7b4:	mov	x0, x8
  42f7b8:	ldr	x1, [sp, #40]
  42f7bc:	mov	x2, #0x8                   	// #8
  42f7c0:	bl	41901c <safe_atollu@plt+0x118ec>
  42f7c4:	ldur	x8, [x29, #-56]
  42f7c8:	stur	x8, [x29, #-64]
  42f7cc:	ldur	x8, [x29, #-64]
  42f7d0:	mov	w9, #0x0                   	// #0
  42f7d4:	str	w9, [sp, #36]
  42f7d8:	cbz	x8, 42f7f0 <safe_atollu@plt+0x280c0>
  42f7dc:	ldur	x8, [x29, #-64]
  42f7e0:	ldr	x8, [x8]
  42f7e4:	cmp	x8, #0x0
  42f7e8:	cset	w9, ne  // ne = any
  42f7ec:	str	w9, [sp, #36]
  42f7f0:	ldr	w8, [sp, #36]
  42f7f4:	tbnz	w8, #0, 42f7fc <safe_atollu@plt+0x280cc>
  42f7f8:	b	42fa5c <safe_atollu@plt+0x2832c>
  42f7fc:	ldur	x8, [x29, #-40]
  42f800:	ldr	x0, [x8]
  42f804:	ldur	x8, [x29, #-64]
  42f808:	ldr	x1, [x8]
  42f80c:	bl	406ab0 <strv_find@plt>
  42f810:	cbz	x0, 42f898 <safe_atollu@plt+0x28168>
  42f814:	ldr	x8, [sp, #72]
  42f818:	ldrb	w9, [x8]
  42f81c:	tbnz	w9, #0, 42f894 <safe_atollu@plt+0x28164>
  42f820:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  42f824:	add	x0, x0, #0xb14
  42f828:	bl	406650 <printf@plt>
  42f82c:	ldur	w8, [x29, #-28]
  42f830:	mov	w9, #0x1                   	// #1
  42f834:	add	w1, w8, #0x1
  42f838:	ldur	w8, [x29, #-44]
  42f83c:	ldur	x10, [x29, #-64]
  42f840:	ldr	x10, [x10, #8]
  42f844:	mov	w11, wzr
  42f848:	cmp	x10, #0x0
  42f84c:	csel	w9, w11, w9, eq  // eq = none
  42f850:	orr	w2, w9, w8, lsl #1
  42f854:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  42f858:	add	x10, x10, #0x1c2
  42f85c:	mov	x0, x10
  42f860:	mov	w8, #0x1                   	// #1
  42f864:	and	w3, w8, #0x1
  42f868:	bl	42ff8c <safe_atollu@plt+0x2885c>
  42f86c:	stur	w0, [x29, #-68]
  42f870:	ldur	w8, [x29, #-68]
  42f874:	cmp	w8, #0x0
  42f878:	cset	w8, ge  // ge = tcont
  42f87c:	tbnz	w8, #0, 42f894 <safe_atollu@plt+0x28164>
  42f880:	ldur	w8, [x29, #-68]
  42f884:	stur	w8, [x29, #-4]
  42f888:	mov	w8, #0x1                   	// #1
  42f88c:	stur	w8, [x29, #-72]
  42f890:	b	42fa84 <safe_atollu@plt+0x28354>
  42f894:	b	42fa4c <safe_atollu@plt+0x2831c>
  42f898:	ldr	x8, [sp, #72]
  42f89c:	ldrb	w9, [x8]
  42f8a0:	tbnz	w9, #0, 42f8a8 <safe_atollu@plt+0x28178>
  42f8a4:	b	42f8b8 <safe_atollu@plt+0x28188>
  42f8a8:	adrp	x0, 439000 <safe_atollu@plt+0x318d0>
  42f8ac:	add	x0, x0, #0xb14
  42f8b0:	bl	406650 <printf@plt>
  42f8b4:	b	42f974 <safe_atollu@plt+0x28244>
  42f8b8:	sub	x2, x29, #0x54
  42f8bc:	mov	w8, #0xffffffff            	// #-1
  42f8c0:	stur	w8, [x29, #-84]
  42f8c4:	ldur	x0, [x29, #-16]
  42f8c8:	ldur	x9, [x29, #-64]
  42f8cc:	ldr	x1, [x9]
  42f8d0:	bl	42155c <safe_atollu@plt+0x19e2c>
  42f8d4:	ldur	w8, [x29, #-84]
  42f8d8:	subs	w10, w8, #0x0
  42f8dc:	cmp	w10, #0x1
  42f8e0:	str	w8, [sp, #32]
  42f8e4:	b.ls	42f91c <safe_atollu@plt+0x281ec>  // b.plast
  42f8e8:	b	42f8ec <safe_atollu@plt+0x281bc>
  42f8ec:	ldr	w8, [sp, #32]
  42f8f0:	cmp	w8, #0x2
  42f8f4:	b.eq	42f928 <safe_atollu@plt+0x281f8>  // b.none
  42f8f8:	b	42f8fc <safe_atollu@plt+0x281cc>
  42f8fc:	ldr	w8, [sp, #32]
  42f900:	cmp	w8, #0x4
  42f904:	b.eq	42f91c <safe_atollu@plt+0x281ec>  // b.none
  42f908:	b	42f90c <safe_atollu@plt+0x281dc>
  42f90c:	ldr	w8, [sp, #32]
  42f910:	cmp	w8, #0x5
  42f914:	b.eq	42f928 <safe_atollu@plt+0x281f8>  // b.none
  42f918:	b	42f934 <safe_atollu@plt+0x28204>
  42f91c:	bl	41b780 <safe_atollu@plt+0x14050>
  42f920:	str	x0, [sp, #80]
  42f924:	b	42f93c <safe_atollu@plt+0x2820c>
  42f928:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  42f92c:	str	x0, [sp, #80]
  42f930:	b	42f93c <safe_atollu@plt+0x2820c>
  42f934:	bl	41ac6c <safe_atollu@plt+0x1353c>
  42f938:	str	x0, [sp, #80]
  42f93c:	ldr	x1, [sp, #80]
  42f940:	mov	w0, #0x5                   	// #5
  42f944:	str	x1, [sp, #24]
  42f948:	bl	406d20 <special_glyph@plt>
  42f94c:	str	x0, [sp, #16]
  42f950:	bl	40b6ec <safe_atollu@plt+0x3fbc>
  42f954:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  42f958:	add	x8, x8, #0xb77
  42f95c:	str	x0, [sp, #8]
  42f960:	mov	x0, x8
  42f964:	ldr	x1, [sp, #24]
  42f968:	ldr	x2, [sp, #16]
  42f96c:	ldr	x3, [sp, #8]
  42f970:	bl	406650 <printf@plt>
  42f974:	ldur	x8, [x29, #-64]
  42f978:	ldr	x0, [x8]
  42f97c:	ldur	w1, [x29, #-28]
  42f980:	ldur	w2, [x29, #-44]
  42f984:	ldur	x8, [x29, #-64]
  42f988:	ldr	x8, [x8, #8]
  42f98c:	cmp	x8, #0x0
  42f990:	cset	w9, eq  // eq = none
  42f994:	and	w3, w9, #0x1
  42f998:	bl	42ff8c <safe_atollu@plt+0x2885c>
  42f99c:	stur	w0, [x29, #-68]
  42f9a0:	ldur	w9, [x29, #-68]
  42f9a4:	cmp	w9, #0x0
  42f9a8:	cset	w9, ge  // ge = tcont
  42f9ac:	tbnz	w9, #0, 42f9c4 <safe_atollu@plt+0x28294>
  42f9b0:	ldur	w8, [x29, #-68]
  42f9b4:	stur	w8, [x29, #-4]
  42f9b8:	mov	w8, #0x1                   	// #1
  42f9bc:	stur	w8, [x29, #-72]
  42f9c0:	b	42fa84 <safe_atollu@plt+0x28354>
  42f9c4:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42f9c8:	add	x8, x8, #0x331
  42f9cc:	ldrb	w9, [x8]
  42f9d0:	tbnz	w9, #0, 42f9e8 <safe_atollu@plt+0x282b8>
  42f9d4:	ldur	x8, [x29, #-64]
  42f9d8:	ldr	x0, [x8]
  42f9dc:	bl	406e00 <unit_name_to_type@plt>
  42f9e0:	cmp	w0, #0x4
  42f9e4:	b.ne	42fa4c <safe_atollu@plt+0x2831c>  // b.any
  42f9e8:	ldur	x0, [x29, #-16]
  42f9ec:	ldur	x8, [x29, #-64]
  42f9f0:	ldr	x1, [x8]
  42f9f4:	ldur	w9, [x29, #-28]
  42f9f8:	mov	w10, #0x1                   	// #1
  42f9fc:	add	w2, w9, #0x1
  42fa00:	ldur	x3, [x29, #-40]
  42fa04:	ldur	w9, [x29, #-44]
  42fa08:	ldur	x8, [x29, #-64]
  42fa0c:	ldr	x8, [x8, #8]
  42fa10:	mov	w11, wzr
  42fa14:	cmp	x8, #0x0
  42fa18:	csel	w10, w11, w10, eq  // eq = none
  42fa1c:	orr	w4, w10, w9, lsl #1
  42fa20:	bl	42f5cc <safe_atollu@plt+0x27e9c>
  42fa24:	stur	w0, [x29, #-68]
  42fa28:	ldur	w9, [x29, #-68]
  42fa2c:	cmp	w9, #0x0
  42fa30:	cset	w9, ge  // ge = tcont
  42fa34:	tbnz	w9, #0, 42fa4c <safe_atollu@plt+0x2831c>
  42fa38:	ldur	w8, [x29, #-68]
  42fa3c:	stur	w8, [x29, #-4]
  42fa40:	mov	w8, #0x1                   	// #1
  42fa44:	stur	w8, [x29, #-72]
  42fa48:	b	42fa84 <safe_atollu@plt+0x28354>
  42fa4c:	ldur	x8, [x29, #-64]
  42fa50:	add	x8, x8, #0x8
  42fa54:	stur	x8, [x29, #-64]
  42fa58:	b	42f7cc <safe_atollu@plt+0x2809c>
  42fa5c:	ldr	x8, [sp, #72]
  42fa60:	ldrb	w9, [x8]
  42fa64:	tbnz	w9, #0, 42fa78 <safe_atollu@plt+0x28348>
  42fa68:	ldur	x8, [x29, #-40]
  42fa6c:	ldr	x0, [x8]
  42fa70:	ldur	x1, [x29, #-24]
  42fa74:	bl	407570 <strv_remove@plt>
  42fa78:	stur	wzr, [x29, #-4]
  42fa7c:	mov	w8, #0x1                   	// #1
  42fa80:	stur	w8, [x29, #-72]
  42fa84:	sub	x0, x29, #0x38
  42fa88:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42fa8c:	ldur	w0, [x29, #-4]
  42fa90:	ldp	x29, x30, [sp, #176]
  42fa94:	add	sp, sp, #0xc0
  42fa98:	ret
  42fa9c:	sub	sp, sp, #0x100
  42faa0:	stp	x29, x30, [sp, #240]
  42faa4:	add	x29, sp, #0xf0
  42faa8:	mov	x8, #0x28                  	// #40
  42faac:	mov	x9, xzr
  42fab0:	mov	w10, wzr
  42fab4:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  42fab8:	add	x11, x11, #0xe41
  42fabc:	add	x11, x11, #0x3
  42fac0:	adrp	x12, 43e000 <safe_atollu@plt+0x368d0>
  42fac4:	add	x12, x12, #0x27c
  42fac8:	adrp	x13, 43e000 <safe_atollu@plt+0x368d0>
  42facc:	add	x13, x13, #0x22e
  42fad0:	sub	x14, x29, #0x48
  42fad4:	stur	x0, [x29, #-16]
  42fad8:	stur	x1, [x29, #-24]
  42fadc:	stur	x2, [x29, #-32]
  42fae0:	mov	x0, x14
  42fae4:	mov	w1, w10
  42fae8:	mov	x2, x8
  42faec:	str	x9, [sp, #72]
  42faf0:	str	x11, [sp, #64]
  42faf4:	str	x12, [sp, #56]
  42faf8:	str	x13, [sp, #48]
  42fafc:	bl	406b90 <memset@plt>
  42fb00:	stur	xzr, [x29, #-96]
  42fb04:	stur	xzr, [x29, #-88]
  42fb08:	stur	xzr, [x29, #-80]
  42fb0c:	ldr	x8, [sp, #72]
  42fb10:	stur	x8, [x29, #-104]
  42fb14:	stur	x8, [x29, #-112]
  42fb18:	ldur	x8, [x29, #-16]
  42fb1c:	cmp	x8, #0x0
  42fb20:	cset	w9, ne  // ne = any
  42fb24:	mov	w10, #0x1                   	// #1
  42fb28:	eor	w9, w9, #0x1
  42fb2c:	eor	w9, w9, w10
  42fb30:	eor	w9, w9, w10
  42fb34:	and	w9, w9, #0x1
  42fb38:	mov	w0, w9
  42fb3c:	sxtw	x8, w0
  42fb40:	cbz	x8, 42fb64 <safe_atollu@plt+0x28434>
  42fb44:	mov	w8, wzr
  42fb48:	mov	w0, w8
  42fb4c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42fb50:	add	x1, x1, #0x745
  42fb54:	ldr	x2, [sp, #64]
  42fb58:	mov	w3, #0x6b4                 	// #1716
  42fb5c:	ldr	x4, [sp, #48]
  42fb60:	bl	406540 <log_assert_failed_realm@plt>
  42fb64:	ldur	x8, [x29, #-24]
  42fb68:	cmp	x8, #0x0
  42fb6c:	cset	w9, ne  // ne = any
  42fb70:	mov	w10, #0x1                   	// #1
  42fb74:	eor	w9, w9, #0x1
  42fb78:	eor	w9, w9, w10
  42fb7c:	eor	w9, w9, w10
  42fb80:	and	w9, w9, #0x1
  42fb84:	mov	w0, w9
  42fb88:	sxtw	x8, w0
  42fb8c:	cbz	x8, 42fbb0 <safe_atollu@plt+0x28480>
  42fb90:	mov	w8, wzr
  42fb94:	mov	w0, w8
  42fb98:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  42fb9c:	add	x1, x1, #0xe3e
  42fba0:	ldr	x2, [sp, #64]
  42fba4:	mov	w3, #0x6b5                 	// #1717
  42fba8:	ldr	x4, [sp, #48]
  42fbac:	bl	406540 <log_assert_failed_realm@plt>
  42fbb0:	ldur	x8, [x29, #-32]
  42fbb4:	cmp	x8, #0x0
  42fbb8:	cset	w9, ne  // ne = any
  42fbbc:	mov	w10, #0x1                   	// #1
  42fbc0:	eor	w9, w9, #0x1
  42fbc4:	eor	w9, w9, w10
  42fbc8:	eor	w9, w9, w10
  42fbcc:	and	w9, w9, #0x1
  42fbd0:	mov	w0, w9
  42fbd4:	sxtw	x8, w0
  42fbd8:	cbz	x8, 42fbfc <safe_atollu@plt+0x284cc>
  42fbdc:	mov	w8, wzr
  42fbe0:	mov	w0, w8
  42fbe4:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  42fbe8:	add	x1, x1, #0x277
  42fbec:	ldr	x2, [sp, #64]
  42fbf0:	mov	w3, #0x6b6                 	// #1718
  42fbf4:	ldr	x4, [sp, #48]
  42fbf8:	bl	406540 <log_assert_failed_realm@plt>
  42fbfc:	ldur	x0, [x29, #-24]
  42fc00:	bl	406b80 <unit_dbus_path_from_name@plt>
  42fc04:	stur	x0, [x29, #-112]
  42fc08:	ldur	x8, [x29, #-112]
  42fc0c:	cbnz	x8, 42fc38 <safe_atollu@plt+0x28508>
  42fc10:	mov	w8, wzr
  42fc14:	mov	w0, w8
  42fc18:	ldr	x1, [sp, #64]
  42fc1c:	mov	w2, #0x6ba                 	// #1722
  42fc20:	ldr	x3, [sp, #56]
  42fc24:	bl	4066b0 <log_oom_internal@plt>
  42fc28:	stur	w0, [x29, #-4]
  42fc2c:	mov	w8, #0x1                   	// #1
  42fc30:	str	w8, [sp, #116]
  42fc34:	b	42fec0 <safe_atollu@plt+0x28790>
  42fc38:	ldur	x0, [x29, #-16]
  42fc3c:	ldur	x2, [x29, #-112]
  42fc40:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42fc44:	add	x8, x8, #0x334
  42fc48:	ldr	w9, [x8]
  42fc4c:	mov	w8, w9
  42fc50:	mov	x10, #0xc0                  	// #192
  42fc54:	mul	x8, x10, x8
  42fc58:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  42fc5c:	add	x10, x10, #0xa90
  42fc60:	add	x3, x10, x8
  42fc64:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  42fc68:	add	x1, x1, #0x888
  42fc6c:	mov	w4, #0x1                   	// #1
  42fc70:	sub	x5, x29, #0x60
  42fc74:	mov	x8, xzr
  42fc78:	mov	x6, x8
  42fc7c:	sub	x7, x29, #0x48
  42fc80:	bl	407070 <bus_map_all_properties@plt>
  42fc84:	str	w0, [sp, #120]
  42fc88:	ldr	w9, [sp, #120]
  42fc8c:	cmp	w9, #0x0
  42fc90:	cset	w9, ge  // ge = tcont
  42fc94:	tbnz	w9, #0, 42fd60 <safe_atollu@plt+0x28630>
  42fc98:	mov	w8, #0x3                   	// #3
  42fc9c:	str	w8, [sp, #112]
  42fca0:	ldr	w8, [sp, #120]
  42fca4:	str	w8, [sp, #108]
  42fca8:	str	wzr, [sp, #104]
  42fcac:	ldr	w0, [sp, #104]
  42fcb0:	bl	4064d0 <log_get_max_level_realm@plt>
  42fcb4:	ldr	w8, [sp, #112]
  42fcb8:	and	w8, w8, #0x7
  42fcbc:	cmp	w0, w8
  42fcc0:	b.lt	42fd30 <safe_atollu@plt+0x28600>  // b.tstop
  42fcc4:	ldr	w8, [sp, #104]
  42fcc8:	ldr	w9, [sp, #112]
  42fccc:	orr	w0, w9, w8, lsl #10
  42fcd0:	ldr	w1, [sp, #108]
  42fcd4:	ldur	x6, [x29, #-24]
  42fcd8:	ldr	w8, [sp, #120]
  42fcdc:	sub	x10, x29, #0x60
  42fce0:	str	w0, [sp, #44]
  42fce4:	mov	x0, x10
  42fce8:	str	w1, [sp, #40]
  42fcec:	mov	w1, w8
  42fcf0:	str	x6, [sp, #32]
  42fcf4:	bl	406610 <bus_error_message@plt>
  42fcf8:	ldr	w8, [sp, #44]
  42fcfc:	str	x0, [sp, #24]
  42fd00:	mov	w0, w8
  42fd04:	ldr	w1, [sp, #40]
  42fd08:	ldr	x2, [sp, #64]
  42fd0c:	mov	w3, #0x6c5                 	// #1733
  42fd10:	ldr	x4, [sp, #56]
  42fd14:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  42fd18:	add	x5, x5, #0x29f
  42fd1c:	ldr	x6, [sp, #32]
  42fd20:	ldr	x7, [sp, #24]
  42fd24:	bl	4064e0 <log_internal_realm@plt>
  42fd28:	str	w0, [sp, #20]
  42fd2c:	b	42fd44 <safe_atollu@plt+0x28614>
  42fd30:	ldr	w0, [sp, #108]
  42fd34:	bl	4064f0 <abs@plt>
  42fd38:	mov	w8, wzr
  42fd3c:	subs	w8, w8, w0, uxtb
  42fd40:	str	w8, [sp, #20]
  42fd44:	ldr	w8, [sp, #20]
  42fd48:	str	w8, [sp, #100]
  42fd4c:	ldr	w8, [sp, #100]
  42fd50:	stur	w8, [x29, #-4]
  42fd54:	mov	w8, #0x1                   	// #1
  42fd58:	str	w8, [sp, #116]
  42fd5c:	b	42fec0 <safe_atollu@plt+0x28790>
  42fd60:	mov	w8, #0x0                   	// #0
  42fd64:	strb	w8, [sp, #99]
  42fd68:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42fd6c:	add	x9, x9, #0x334
  42fd70:	ldr	w8, [x9]
  42fd74:	subs	w8, w8, #0x2
  42fd78:	mov	w10, #0x1                   	// #1
  42fd7c:	cmp	w8, #0x1
  42fd80:	cset	w8, ls  // ls = plast
  42fd84:	eor	w8, w8, w10
  42fd88:	tbnz	w8, #0, 42fd9c <safe_atollu@plt+0x2866c>
  42fd8c:	b	42fd90 <safe_atollu@plt+0x28660>
  42fd90:	mov	w8, #0x1                   	// #1
  42fd94:	strb	w8, [sp, #99]
  42fd98:	b	42fd9c <safe_atollu@plt+0x2866c>
  42fd9c:	ldrb	w8, [sp, #99]
  42fda0:	and	w8, w8, #0x1
  42fda4:	strb	w8, [sp, #98]
  42fda8:	ldrb	w8, [sp, #98]
  42fdac:	tbnz	w8, #0, 42fdb4 <safe_atollu@plt+0x28684>
  42fdb0:	b	42fdd0 <safe_atollu@plt+0x286a0>
  42fdb4:	ldur	x8, [x29, #-72]
  42fdb8:	ldur	x9, [x29, #-32]
  42fdbc:	str	x8, [x9]
  42fdc0:	stur	wzr, [x29, #-4]
  42fdc4:	mov	w10, #0x1                   	// #1
  42fdc8:	str	w10, [sp, #116]
  42fdcc:	b	42fec0 <safe_atollu@plt+0x28790>
  42fdd0:	stur	wzr, [x29, #-116]
  42fdd4:	ldur	w8, [x29, #-116]
  42fdd8:	cmp	w8, #0x5
  42fddc:	b.ge	42fe90 <safe_atollu@plt+0x28760>  // b.tcont
  42fde0:	ldursw	x8, [x29, #-116]
  42fde4:	mov	x9, #0x8                   	// #8
  42fde8:	mul	x8, x9, x8
  42fdec:	sub	x9, x29, #0x48
  42fdf0:	add	x8, x9, x8
  42fdf4:	ldr	x1, [x8]
  42fdf8:	sub	x0, x29, #0x68
  42fdfc:	mov	w10, #0x1                   	// #1
  42fe00:	and	w2, w10, #0x1
  42fe04:	bl	4075c0 <strv_extend_strv@plt>
  42fe08:	str	w0, [sp, #120]
  42fe0c:	ldr	w10, [sp, #120]
  42fe10:	cmp	w10, #0x0
  42fe14:	cset	w10, ge  // ge = tcont
  42fe18:	tbnz	w10, #0, 42fe44 <safe_atollu@plt+0x28714>
  42fe1c:	mov	w8, wzr
  42fe20:	mov	w0, w8
  42fe24:	ldr	x1, [sp, #64]
  42fe28:	mov	w2, #0x6cf                 	// #1743
  42fe2c:	ldr	x3, [sp, #56]
  42fe30:	bl	4066b0 <log_oom_internal@plt>
  42fe34:	stur	w0, [x29, #-4]
  42fe38:	mov	w8, #0x1                   	// #1
  42fe3c:	str	w8, [sp, #116]
  42fe40:	b	42fec0 <safe_atollu@plt+0x28790>
  42fe44:	ldursw	x8, [x29, #-116]
  42fe48:	mov	x9, #0x8                   	// #8
  42fe4c:	mul	x8, x9, x8
  42fe50:	sub	x10, x29, #0x48
  42fe54:	add	x8, x10, x8
  42fe58:	ldr	x0, [x8]
  42fe5c:	str	x9, [sp, #8]
  42fe60:	str	x10, [sp]
  42fe64:	bl	406510 <strv_free@plt>
  42fe68:	ldursw	x8, [x29, #-116]
  42fe6c:	ldr	x9, [sp, #8]
  42fe70:	mul	x8, x9, x8
  42fe74:	ldr	x10, [sp]
  42fe78:	add	x8, x10, x8
  42fe7c:	str	x0, [x8]
  42fe80:	ldur	w8, [x29, #-116]
  42fe84:	add	w8, w8, #0x1
  42fe88:	stur	w8, [x29, #-116]
  42fe8c:	b	42fdd4 <safe_atollu@plt+0x286a4>
  42fe90:	ldur	x8, [x29, #-104]
  42fe94:	str	x8, [sp, #88]
  42fe98:	mov	x8, xzr
  42fe9c:	stur	x8, [x29, #-104]
  42fea0:	ldr	x8, [sp, #88]
  42fea4:	str	x8, [sp, #80]
  42fea8:	ldr	x8, [sp, #80]
  42feac:	ldur	x9, [x29, #-32]
  42feb0:	str	x8, [x9]
  42feb4:	stur	wzr, [x29, #-4]
  42feb8:	mov	w10, #0x1                   	// #1
  42febc:	str	w10, [sp, #116]
  42fec0:	sub	x0, x29, #0x70
  42fec4:	bl	407e0c <safe_atollu@plt+0x6dc>
  42fec8:	sub	x0, x29, #0x68
  42fecc:	bl	407dd8 <safe_atollu@plt+0x6a8>
  42fed0:	sub	x0, x29, #0x60
  42fed4:	bl	406620 <sd_bus_error_free@plt>
  42fed8:	ldur	w0, [x29, #-4]
  42fedc:	ldp	x29, x30, [sp, #240]
  42fee0:	add	sp, sp, #0x100
  42fee4:	ret
  42fee8:	sub	sp, sp, #0x30
  42feec:	stp	x29, x30, [sp, #32]
  42fef0:	add	x29, sp, #0x20
  42fef4:	str	x0, [sp, #16]
  42fef8:	str	x1, [sp, #8]
  42fefc:	ldr	x8, [sp, #16]
  42ff00:	ldr	x0, [x8]
  42ff04:	bl	406e00 <unit_name_to_type@plt>
  42ff08:	cmp	w0, #0x4
  42ff0c:	b.ne	42ff30 <safe_atollu@plt+0x28800>  // b.any
  42ff10:	ldr	x8, [sp, #8]
  42ff14:	ldr	x0, [x8]
  42ff18:	bl	406e00 <unit_name_to_type@plt>
  42ff1c:	cmp	w0, #0x4
  42ff20:	b.eq	42ff30 <safe_atollu@plt+0x28800>  // b.none
  42ff24:	mov	w8, #0x1                   	// #1
  42ff28:	stur	w8, [x29, #-4]
  42ff2c:	b	42ff7c <safe_atollu@plt+0x2884c>
  42ff30:	ldr	x8, [sp, #16]
  42ff34:	ldr	x0, [x8]
  42ff38:	bl	406e00 <unit_name_to_type@plt>
  42ff3c:	cmp	w0, #0x4
  42ff40:	b.eq	42ff64 <safe_atollu@plt+0x28834>  // b.none
  42ff44:	ldr	x8, [sp, #8]
  42ff48:	ldr	x0, [x8]
  42ff4c:	bl	406e00 <unit_name_to_type@plt>
  42ff50:	cmp	w0, #0x4
  42ff54:	b.ne	42ff64 <safe_atollu@plt+0x28834>  // b.any
  42ff58:	mov	w8, #0xffffffff            	// #-1
  42ff5c:	stur	w8, [x29, #-4]
  42ff60:	b	42ff7c <safe_atollu@plt+0x2884c>
  42ff64:	ldr	x8, [sp, #16]
  42ff68:	ldr	x0, [x8]
  42ff6c:	ldr	x8, [sp, #8]
  42ff70:	ldr	x1, [x8]
  42ff74:	bl	406f20 <strcasecmp@plt>
  42ff78:	stur	w0, [x29, #-4]
  42ff7c:	ldur	w0, [x29, #-4]
  42ff80:	ldp	x29, x30, [sp, #32]
  42ff84:	add	sp, sp, #0x30
  42ff88:	ret
  42ff8c:	sub	sp, sp, #0x90
  42ff90:	stp	x29, x30, [sp, #128]
  42ff94:	add	x29, sp, #0x80
  42ff98:	mov	x8, xzr
  42ff9c:	mov	w9, #0x14                  	// #20
  42ffa0:	mov	w10, #0x1                   	// #1
  42ffa4:	adrp	x11, 450000 <string_hash_ops@@SD_SHARED+0x20>
  42ffa8:	add	x11, x11, #0x348
  42ffac:	adrp	x12, 435000 <safe_atollu@plt+0x2d8d0>
  42ffb0:	add	x12, x12, #0xe41
  42ffb4:	add	x12, x12, #0x3
  42ffb8:	stur	x0, [x29, #-16]
  42ffbc:	stur	w1, [x29, #-20]
  42ffc0:	stur	w2, [x29, #-24]
  42ffc4:	and	w10, w3, w10
  42ffc8:	sturb	w10, [x29, #-25]
  42ffcc:	stur	x8, [x29, #-40]
  42ffd0:	str	w9, [sp, #44]
  42ffd4:	str	x11, [sp, #32]
  42ffd8:	str	x12, [sp, #24]
  42ffdc:	bl	406f50 <columns@plt>
  42ffe0:	stur	w0, [x29, #-52]
  42ffe4:	ldr	w9, [sp, #44]
  42ffe8:	stur	w9, [x29, #-56]
  42ffec:	ldur	w10, [x29, #-52]
  42fff0:	cmp	w10, #0x14
  42fff4:	b.ls	430004 <safe_atollu@plt+0x288d4>  // b.plast
  42fff8:	ldur	w8, [x29, #-52]
  42fffc:	str	w8, [sp, #20]
  430000:	b	43000c <safe_atollu@plt+0x288dc>
  430004:	mov	w8, #0x14                  	// #20
  430008:	str	w8, [sp, #20]
  43000c:	ldr	w8, [sp, #20]
  430010:	stur	w8, [x29, #-60]
  430014:	ldur	w8, [x29, #-60]
  430018:	mov	w9, w8
  43001c:	stur	x9, [x29, #-48]
  430020:	str	xzr, [sp, #56]
  430024:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  430028:	add	x9, x9, #0x371
  43002c:	ldrb	w8, [x9]
  430030:	tbnz	w8, #0, 4301b4 <safe_atollu@plt+0x28a84>
  430034:	ldur	w8, [x29, #-20]
  430038:	subs	w8, w8, #0x1
  43003c:	str	w8, [sp, #52]
  430040:	ldr	w8, [sp, #52]
  430044:	cmp	w8, #0x0
  430048:	cset	w8, lt  // lt = tstop
  43004c:	tbnz	w8, #0, 430110 <safe_atollu@plt+0x289e0>
  430050:	ldr	x8, [sp, #56]
  430054:	add	x8, x8, #0x2
  430058:	str	x8, [sp, #56]
  43005c:	ldr	x8, [sp, #56]
  430060:	ldur	x9, [x29, #-48]
  430064:	subs	x9, x9, #0x3
  430068:	cmp	x8, x9
  43006c:	b.ls	4300c4 <safe_atollu@plt+0x28994>  // b.plast
  430070:	ldr	x8, [sp, #32]
  430074:	ldrb	w9, [x8]
  430078:	tbnz	w9, #0, 4300c4 <safe_atollu@plt+0x28994>
  43007c:	ldur	x8, [x29, #-48]
  430080:	mov	x9, #0x2                   	// #2
  430084:	udiv	x10, x8, x9
  430088:	mul	x9, x10, x9
  43008c:	subs	x8, x8, x9
  430090:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  430094:	add	x9, x9, #0xb7f
  430098:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  43009c:	add	x10, x10, #0xe40
  4300a0:	cmp	x8, #0x0
  4300a4:	csel	x1, x10, x9, ne  // ne = any
  4300a8:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  4300ac:	add	x0, x0, #0x2c2
  4300b0:	bl	406650 <printf@plt>
  4300b4:	stur	wzr, [x29, #-4]
  4300b8:	mov	w11, #0x1                   	// #1
  4300bc:	str	w11, [sp, #48]
  4300c0:	b	430250 <safe_atollu@plt+0x28b20>
  4300c4:	ldur	w8, [x29, #-24]
  4300c8:	ldr	w9, [sp, #52]
  4300cc:	mov	w10, #0x1                   	// #1
  4300d0:	lsl	w9, w10, w9
  4300d4:	mov	w10, wzr
  4300d8:	mov	w11, #0x3                   	// #3
  4300dc:	tst	w8, w9
  4300e0:	csel	w0, w10, w11, ne  // ne = any
  4300e4:	bl	406d20 <special_glyph@plt>
  4300e8:	adrp	x12, 43c000 <safe_atollu@plt+0x348d0>
  4300ec:	add	x12, x12, #0x360
  4300f0:	str	x0, [sp, #8]
  4300f4:	mov	x0, x12
  4300f8:	ldr	x1, [sp, #8]
  4300fc:	bl	406650 <printf@plt>
  430100:	ldr	w8, [sp, #52]
  430104:	subs	w8, w8, #0x1
  430108:	str	w8, [sp, #52]
  43010c:	b	430040 <safe_atollu@plt+0x28910>
  430110:	ldr	x8, [sp, #56]
  430114:	add	x8, x8, #0x2
  430118:	str	x8, [sp, #56]
  43011c:	ldr	x8, [sp, #56]
  430120:	ldur	x9, [x29, #-48]
  430124:	subs	x9, x9, #0x3
  430128:	cmp	x8, x9
  43012c:	b.ls	430184 <safe_atollu@plt+0x28a54>  // b.plast
  430130:	ldr	x8, [sp, #32]
  430134:	ldrb	w9, [x8]
  430138:	tbnz	w9, #0, 430184 <safe_atollu@plt+0x28a54>
  43013c:	ldur	x8, [x29, #-48]
  430140:	mov	x9, #0x2                   	// #2
  430144:	udiv	x10, x8, x9
  430148:	mul	x9, x10, x9
  43014c:	subs	x8, x8, x9
  430150:	adrp	x9, 439000 <safe_atollu@plt+0x318d0>
  430154:	add	x9, x9, #0xb7f
  430158:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  43015c:	add	x10, x10, #0xe40
  430160:	cmp	x8, #0x0
  430164:	csel	x1, x10, x9, ne  // ne = any
  430168:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  43016c:	add	x0, x0, #0x2c2
  430170:	bl	406650 <printf@plt>
  430174:	stur	wzr, [x29, #-4]
  430178:	mov	w11, #0x1                   	// #1
  43017c:	str	w11, [sp, #48]
  430180:	b	430250 <safe_atollu@plt+0x28b20>
  430184:	ldurb	w8, [x29, #-25]
  430188:	mov	w9, #0x2                   	// #2
  43018c:	mov	w10, #0x1                   	// #1
  430190:	tst	w8, #0x1
  430194:	csel	w0, w9, w10, ne  // ne = any
  430198:	bl	406d20 <special_glyph@plt>
  43019c:	adrp	x11, 43c000 <safe_atollu@plt+0x348d0>
  4301a0:	add	x11, x11, #0x360
  4301a4:	str	x0, [sp]
  4301a8:	mov	x0, x11
  4301ac:	ldr	x1, [sp]
  4301b0:	bl	406650 <printf@plt>
  4301b4:	ldr	x8, [sp, #32]
  4301b8:	ldrb	w9, [x8]
  4301bc:	tbnz	w9, #0, 4301c4 <safe_atollu@plt+0x28a94>
  4301c0:	b	4301e4 <safe_atollu@plt+0x28ab4>
  4301c4:	ldur	x1, [x29, #-16]
  4301c8:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  4301cc:	add	x0, x0, #0xd7f
  4301d0:	bl	406650 <printf@plt>
  4301d4:	stur	wzr, [x29, #-4]
  4301d8:	mov	w8, #0x1                   	// #1
  4301dc:	str	w8, [sp, #48]
  4301e0:	b	430250 <safe_atollu@plt+0x28b20>
  4301e4:	ldur	x0, [x29, #-16]
  4301e8:	ldur	x8, [x29, #-48]
  4301ec:	ldr	x9, [sp, #56]
  4301f0:	subs	x1, x8, x9
  4301f4:	mov	w2, #0x64                  	// #100
  4301f8:	bl	41acb0 <safe_atollu@plt+0x13580>
  4301fc:	stur	x0, [x29, #-40]
  430200:	ldur	x8, [x29, #-40]
  430204:	cbnz	x8, 430234 <safe_atollu@plt+0x28b04>
  430208:	mov	w8, wzr
  43020c:	mov	w0, w8
  430210:	ldr	x1, [sp, #24]
  430214:	mov	w2, #0x689                 	// #1673
  430218:	adrp	x3, 43e000 <safe_atollu@plt+0x368d0>
  43021c:	add	x3, x3, #0x2c9
  430220:	bl	4066b0 <log_oom_internal@plt>
  430224:	stur	w0, [x29, #-4]
  430228:	mov	w8, #0x1                   	// #1
  43022c:	str	w8, [sp, #48]
  430230:	b	430250 <safe_atollu@plt+0x28b20>
  430234:	ldur	x1, [x29, #-40]
  430238:	adrp	x0, 43c000 <safe_atollu@plt+0x348d0>
  43023c:	add	x0, x0, #0xd7f
  430240:	bl	406650 <printf@plt>
  430244:	stur	wzr, [x29, #-4]
  430248:	mov	w8, #0x1                   	// #1
  43024c:	str	w8, [sp, #48]
  430250:	sub	x0, x29, #0x28
  430254:	bl	407e0c <safe_atollu@plt+0x6dc>
  430258:	ldur	w0, [x29, #-4]
  43025c:	ldp	x29, x30, [sp, #128]
  430260:	add	sp, sp, #0x90
  430264:	ret
  430268:	sub	sp, sp, #0x20
  43026c:	stp	x29, x30, [sp, #16]
  430270:	add	x29, sp, #0x10
  430274:	str	x0, [sp, #8]
  430278:	ldr	x8, [sp, #8]
  43027c:	ldr	x8, [x8]
  430280:	cbz	x8, 430290 <safe_atollu@plt+0x28b60>
  430284:	ldr	x8, [sp, #8]
  430288:	ldr	x0, [x8]
  43028c:	bl	4075d0 <sd_bus_slot_unref@plt>
  430290:	ldp	x29, x30, [sp, #16]
  430294:	add	sp, sp, #0x20
  430298:	ret
  43029c:	sub	sp, sp, #0x20
  4302a0:	stp	x29, x30, [sp, #16]
  4302a4:	add	x29, sp, #0x10
  4302a8:	str	x0, [sp, #8]
  4302ac:	ldr	x8, [sp, #8]
  4302b0:	ldr	x8, [x8]
  4302b4:	cbz	x8, 4302c4 <safe_atollu@plt+0x28b94>
  4302b8:	ldr	x8, [sp, #8]
  4302bc:	ldr	x0, [x8]
  4302c0:	bl	4075e0 <sd_event_unref@plt>
  4302c4:	ldp	x29, x30, [sp, #16]
  4302c8:	add	sp, sp, #0x20
  4302cc:	ret
  4302d0:	sub	sp, sp, #0x40
  4302d4:	stp	x29, x30, [sp, #48]
  4302d8:	add	x29, sp, #0x30
  4302dc:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  4302e0:	add	x8, x8, #0xe41
  4302e4:	add	x8, x8, #0x3
  4302e8:	stur	x0, [x29, #-8]
  4302ec:	stur	x1, [x29, #-16]
  4302f0:	str	x2, [sp, #24]
  4302f4:	ldur	x9, [x29, #-16]
  4302f8:	str	x9, [sp, #16]
  4302fc:	str	x8, [sp]
  430300:	ldr	x8, [sp, #16]
  430304:	cmp	x8, #0x0
  430308:	cset	w9, ne  // ne = any
  43030c:	mov	w10, #0x1                   	// #1
  430310:	eor	w9, w9, #0x1
  430314:	eor	w9, w9, w10
  430318:	eor	w9, w9, w10
  43031c:	and	w9, w9, #0x1
  430320:	mov	w0, w9
  430324:	sxtw	x8, w0
  430328:	cbz	x8, 430350 <safe_atollu@plt+0x28c20>
  43032c:	mov	w8, wzr
  430330:	mov	w0, w8
  430334:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  430338:	add	x1, x1, #0x8c5
  43033c:	ldr	x2, [sp]
  430340:	mov	w3, #0x1cc9                	// #7369
  430344:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  430348:	add	x4, x4, #0x4e0
  43034c:	bl	406540 <log_assert_failed_realm@plt>
  430350:	ldur	x0, [x29, #-8]
  430354:	bl	4075f0 <sd_bus_message_get_bus@plt>
  430358:	ldr	x6, [sp, #16]
  43035c:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  430360:	add	x1, x1, #0x888
  430364:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  430368:	add	x2, x2, #0x8a1
  43036c:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  430370:	add	x3, x3, #0x8bb
  430374:	adrp	x4, 43a000 <safe_atollu@plt+0x328d0>
  430378:	add	x4, x4, #0x795
  43037c:	mov	x8, xzr
  430380:	mov	x5, x8
  430384:	bl	406be0 <sd_bus_get_property_string@plt>
  430388:	str	w0, [sp, #12]
  43038c:	ldur	x0, [x29, #-8]
  430390:	bl	4075f0 <sd_bus_message_get_bus@plt>
  430394:	bl	407600 <sd_bus_get_event@plt>
  430398:	ldr	w1, [sp, #12]
  43039c:	bl	407610 <sd_event_exit@plt>
  4303a0:	mov	w9, wzr
  4303a4:	mov	w0, w9
  4303a8:	ldp	x29, x30, [sp, #48]
  4303ac:	add	sp, sp, #0x40
  4303b0:	ret
  4303b4:	sub	sp, sp, #0x50
  4303b8:	stp	x29, x30, [sp, #64]
  4303bc:	add	x29, sp, #0x40
  4303c0:	mov	x8, xzr
  4303c4:	mov	w9, #0x2                   	// #2
  4303c8:	stur	x0, [x29, #-16]
  4303cc:	stur	x1, [x29, #-24]
  4303d0:	str	x2, [sp, #32]
  4303d4:	str	x8, [sp, #24]
  4303d8:	ldr	x0, [sp, #32]
  4303dc:	mov	w1, w9
  4303e0:	bl	4073b0 <unit_name_is_valid@plt>
  4303e4:	tbnz	w0, #0, 4303ec <safe_atollu@plt+0x28cbc>
  4303e8:	b	430464 <safe_atollu@plt+0x28d34>
  4303ec:	add	x2, sp, #0x8
  4303f0:	mov	x8, xzr
  4303f4:	str	x8, [sp, #8]
  4303f8:	ldur	x0, [x29, #-24]
  4303fc:	ldr	x1, [sp, #32]
  430400:	bl	42ed3c <safe_atollu@plt+0x2760c>
  430404:	str	w0, [sp, #20]
  430408:	ldr	w9, [sp, #20]
  43040c:	cmp	w9, #0x0
  430410:	cset	w9, ge  // ge = tcont
  430414:	tbnz	w9, #0, 43042c <safe_atollu@plt+0x28cfc>
  430418:	ldr	w8, [sp, #20]
  43041c:	stur	w8, [x29, #-4]
  430420:	mov	w8, #0x1                   	// #1
  430424:	str	w8, [sp, #4]
  430428:	b	430458 <safe_atollu@plt+0x28d28>
  43042c:	ldr	w8, [sp, #20]
  430430:	cbnz	w8, 430444 <safe_atollu@plt+0x28d14>
  430434:	stur	wzr, [x29, #-4]
  430438:	mov	w8, #0x1                   	// #1
  43043c:	str	w8, [sp, #4]
  430440:	b	430458 <safe_atollu@plt+0x28d28>
  430444:	ldr	x0, [sp, #8]
  430448:	bl	406e90 <null_or_empty_path@plt>
  43044c:	stur	w0, [x29, #-4]
  430450:	mov	w8, #0x1                   	// #1
  430454:	str	w8, [sp, #4]
  430458:	add	x0, sp, #0x8
  43045c:	bl	407e0c <safe_atollu@plt+0x6dc>
  430460:	b	4304c4 <safe_atollu@plt+0x28d94>
  430464:	ldur	x0, [x29, #-16]
  430468:	ldr	x1, [sp, #32]
  43046c:	add	x2, sp, #0x18
  430470:	bl	407100 <unit_load_state@plt>
  430474:	str	w0, [sp, #20]
  430478:	ldr	w8, [sp, #20]
  43047c:	cmp	w8, #0x0
  430480:	cset	w8, ge  // ge = tcont
  430484:	tbnz	w8, #0, 43049c <safe_atollu@plt+0x28d6c>
  430488:	ldr	w8, [sp, #20]
  43048c:	stur	w8, [x29, #-4]
  430490:	mov	w8, #0x1                   	// #1
  430494:	str	w8, [sp, #4]
  430498:	b	4304c4 <safe_atollu@plt+0x28d94>
  43049c:	ldr	x0, [sp, #24]
  4304a0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  4304a4:	add	x1, x1, #0xb0d
  4304a8:	bl	4066f0 <strcmp@plt>
  4304ac:	cmp	w0, #0x0
  4304b0:	cset	w8, eq  // eq = none
  4304b4:	and	w8, w8, #0x1
  4304b8:	stur	w8, [x29, #-4]
  4304bc:	mov	w8, #0x1                   	// #1
  4304c0:	str	w8, [sp, #4]
  4304c4:	add	x0, sp, #0x18
  4304c8:	bl	407e0c <safe_atollu@plt+0x6dc>
  4304cc:	ldur	w0, [x29, #-4]
  4304d0:	ldp	x29, x30, [sp, #64]
  4304d4:	add	sp, sp, #0x50
  4304d8:	ret
  4304dc:	sub	sp, sp, #0x160
  4304e0:	stp	x29, x30, [sp, #320]
  4304e4:	str	x28, [sp, #336]
  4304e8:	add	x29, sp, #0x140
  4304ec:	mov	x8, #0x68                  	// #104
  4304f0:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4304f4:	add	x9, x9, #0x33c
  4304f8:	mov	w10, wzr
  4304fc:	adrp	x11, 435000 <safe_atollu@plt+0x2d8d0>
  430500:	add	x11, x11, #0xe41
  430504:	add	x11, x11, #0x3
  430508:	adrp	x12, 43e000 <safe_atollu@plt+0x368d0>
  43050c:	add	x12, x12, #0x6b1
  430510:	adrp	x13, 43e000 <safe_atollu@plt+0x368d0>
  430514:	add	x13, x13, #0x677
  430518:	sub	x14, x29, #0x88
  43051c:	stur	x0, [x29, #-16]
  430520:	stur	x1, [x29, #-24]
  430524:	stur	x2, [x29, #-32]
  430528:	mov	x0, x14
  43052c:	mov	w1, w10
  430530:	mov	x2, x8
  430534:	str	x9, [sp, #64]
  430538:	str	x11, [sp, #56]
  43053c:	str	x12, [sp, #48]
  430540:	str	x13, [sp, #40]
  430544:	bl	406b90 <memset@plt>
  430548:	ldur	x8, [x29, #-24]
  43054c:	cmp	x8, #0x0
  430550:	cset	w9, ne  // ne = any
  430554:	mov	w10, #0x1                   	// #1
  430558:	eor	w9, w9, #0x1
  43055c:	eor	w9, w9, w10
  430560:	eor	w9, w9, w10
  430564:	and	w9, w9, #0x1
  430568:	mov	w0, w9
  43056c:	sxtw	x8, w0
  430570:	cbz	x8, 430594 <safe_atollu@plt+0x28e64>
  430574:	mov	w8, wzr
  430578:	mov	w0, w8
  43057c:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  430580:	add	x1, x1, #0x671
  430584:	ldr	x2, [sp, #56]
  430588:	mov	w3, #0x1ded                	// #7661
  43058c:	ldr	x4, [sp, #40]
  430590:	bl	406540 <log_assert_failed_realm@plt>
  430594:	ldur	x8, [x29, #-32]
  430598:	cmp	x8, #0x0
  43059c:	cset	w9, ne  // ne = any
  4305a0:	mov	w10, #0x1                   	// #1
  4305a4:	eor	w9, w9, #0x1
  4305a8:	eor	w9, w9, w10
  4305ac:	eor	w9, w9, w10
  4305b0:	and	w9, w9, #0x1
  4305b4:	mov	w0, w9
  4305b8:	sxtw	x8, w0
  4305bc:	cbz	x8, 4305e0 <safe_atollu@plt+0x28eb0>
  4305c0:	mov	w8, wzr
  4305c4:	mov	w0, w8
  4305c8:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4305cc:	add	x1, x1, #0x6ab
  4305d0:	ldr	x2, [sp, #56]
  4305d4:	mov	w3, #0x1dee                	// #7662
  4305d8:	ldr	x4, [sp, #40]
  4305dc:	bl	406540 <log_assert_failed_realm@plt>
  4305e0:	ldr	x8, [sp, #64]
  4305e4:	ldr	w1, [x8]
  4305e8:	adrp	x9, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4305ec:	add	x9, x9, #0x2d8
  4305f0:	ldr	x3, [x9]
  4305f4:	sub	x0, x29, #0x88
  4305f8:	mov	w10, wzr
  4305fc:	mov	w2, w10
  430600:	bl	406ba0 <lookup_paths_init@plt>
  430604:	stur	w0, [x29, #-148]
  430608:	ldur	w10, [x29, #-148]
  43060c:	cmp	w10, #0x0
  430610:	cset	w10, ge  // ge = tcont
  430614:	tbnz	w10, #0, 43062c <safe_atollu@plt+0x28efc>
  430618:	ldur	w8, [x29, #-148]
  43061c:	stur	w8, [x29, #-4]
  430620:	mov	w8, #0x1                   	// #1
  430624:	stur	w8, [x29, #-152]
  430628:	b	430c10 <safe_atollu@plt+0x294e0>
  43062c:	ldur	x8, [x29, #-24]
  430630:	stur	x8, [x29, #-144]
  430634:	ldur	x8, [x29, #-144]
  430638:	mov	w9, #0x0                   	// #0
  43063c:	str	w9, [sp, #36]
  430640:	cbz	x8, 430658 <safe_atollu@plt+0x28f28>
  430644:	ldur	x8, [x29, #-144]
  430648:	ldr	x8, [x8]
  43064c:	cmp	x8, #0x0
  430650:	cset	w9, ne  // ne = any
  430654:	str	w9, [sp, #36]
  430658:	ldr	w8, [sp, #36]
  43065c:	tbnz	w8, #0, 430664 <safe_atollu@plt+0x28f34>
  430660:	b	430c04 <safe_atollu@plt+0x294d4>
  430664:	add	x4, sp, #0xa0
  430668:	mov	x8, xzr
  43066c:	str	x8, [sp, #160]
  430670:	str	x8, [sp, #152]
  430674:	str	x8, [sp, #144]
  430678:	str	x8, [sp, #136]
  43067c:	ldur	x0, [x29, #-16]
  430680:	ldur	x9, [x29, #-144]
  430684:	ldr	x1, [x9]
  430688:	sub	x2, x29, #0x88
  43068c:	mov	w10, wzr
  430690:	and	w3, w10, #0x1
  430694:	mov	x5, x8
  430698:	bl	42a9c4 <safe_atollu@plt+0x23294>
  43069c:	stur	w0, [x29, #-148]
  4306a0:	ldur	w10, [x29, #-148]
  4306a4:	mov	w11, #0xffffff7f            	// #-129
  4306a8:	cmp	w10, w11
  4306ac:	b.ne	43075c <safe_atollu@plt+0x2902c>  // b.any
  4306b0:	mov	w8, #0x7                   	// #7
  4306b4:	str	w8, [sp, #124]
  4306b8:	ldur	w8, [x29, #-148]
  4306bc:	str	w8, [sp, #120]
  4306c0:	str	wzr, [sp, #116]
  4306c4:	ldr	w0, [sp, #116]
  4306c8:	bl	4064d0 <log_get_max_level_realm@plt>
  4306cc:	ldr	w8, [sp, #124]
  4306d0:	and	w8, w8, #0x7
  4306d4:	cmp	w0, w8
  4306d8:	b.lt	430714 <safe_atollu@plt+0x28fe4>  // b.tstop
  4306dc:	ldr	w8, [sp, #116]
  4306e0:	ldr	w9, [sp, #124]
  4306e4:	orr	w0, w9, w8, lsl #10
  4306e8:	ldr	w1, [sp, #120]
  4306ec:	ldur	x10, [x29, #-144]
  4306f0:	ldr	x6, [x10]
  4306f4:	ldr	x2, [sp, #56]
  4306f8:	mov	w3, #0x1dfc                	// #7676
  4306fc:	ldr	x4, [sp, #48]
  430700:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  430704:	add	x5, x5, #0x6c4
  430708:	bl	4064e0 <log_internal_realm@plt>
  43070c:	str	w0, [sp, #32]
  430710:	b	430728 <safe_atollu@plt+0x28ff8>
  430714:	ldr	w0, [sp, #120]
  430718:	bl	4064f0 <abs@plt>
  43071c:	mov	w8, wzr
  430720:	subs	w8, w8, w0, uxtb
  430724:	str	w8, [sp, #32]
  430728:	ldr	w8, [sp, #32]
  43072c:	str	w8, [sp, #112]
  430730:	ldur	x0, [x29, #-16]
  430734:	ldur	x9, [x29, #-144]
  430738:	ldr	x1, [x9]
  43073c:	sub	x2, x29, #0x88
  430740:	mov	w8, #0x1                   	// #1
  430744:	and	w3, w8, #0x1
  430748:	add	x4, sp, #0xa0
  43074c:	mov	x9, xzr
  430750:	mov	x5, x9
  430754:	bl	42a9c4 <safe_atollu@plt+0x23294>
  430758:	stur	w0, [x29, #-148]
  43075c:	ldur	w8, [x29, #-148]
  430760:	mov	w9, #0xffffff7c            	// #-132
  430764:	cmp	w8, w9
  430768:	b.ne	430800 <safe_atollu@plt+0x290d0>  // b.any
  43076c:	mov	w8, #0x3                   	// #3
  430770:	str	w8, [sp, #108]
  430774:	ldur	w8, [x29, #-148]
  430778:	str	w8, [sp, #104]
  43077c:	str	wzr, [sp, #100]
  430780:	ldr	w0, [sp, #100]
  430784:	bl	4064d0 <log_get_max_level_realm@plt>
  430788:	ldr	w8, [sp, #108]
  43078c:	and	w8, w8, #0x7
  430790:	cmp	w0, w8
  430794:	b.lt	4307d0 <safe_atollu@plt+0x290a0>  // b.tstop
  430798:	ldr	w8, [sp, #100]
  43079c:	ldr	w9, [sp, #108]
  4307a0:	orr	w0, w9, w8, lsl #10
  4307a4:	ldr	w1, [sp, #104]
  4307a8:	ldur	x10, [x29, #-144]
  4307ac:	ldr	x6, [x10]
  4307b0:	ldr	x2, [sp, #56]
  4307b4:	mov	w3, #0x1e00                	// #7680
  4307b8:	ldr	x4, [sp, #48]
  4307bc:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4307c0:	add	x5, x5, #0x6fe
  4307c4:	bl	4064e0 <log_internal_realm@plt>
  4307c8:	str	w0, [sp, #28]
  4307cc:	b	4307e4 <safe_atollu@plt+0x290b4>
  4307d0:	ldr	w0, [sp, #104]
  4307d4:	bl	4064f0 <abs@plt>
  4307d8:	mov	w8, wzr
  4307dc:	subs	w8, w8, w0, uxtb
  4307e0:	str	w8, [sp, #28]
  4307e4:	ldr	w8, [sp, #28]
  4307e8:	str	w8, [sp, #96]
  4307ec:	ldr	w8, [sp, #96]
  4307f0:	stur	w8, [x29, #-4]
  4307f4:	mov	w8, #0x1                   	// #1
  4307f8:	stur	w8, [x29, #-152]
  4307fc:	b	430bbc <safe_atollu@plt+0x2948c>
  430800:	ldur	w8, [x29, #-148]
  430804:	cmp	w8, #0x0
  430808:	cset	w8, ge  // ge = tcont
  43080c:	tbnz	w8, #0, 430824 <safe_atollu@plt+0x290f4>
  430810:	ldur	w8, [x29, #-148]
  430814:	stur	w8, [x29, #-4]
  430818:	mov	w8, #0x1                   	// #1
  43081c:	stur	w8, [x29, #-152]
  430820:	b	430bbc <safe_atollu@plt+0x2948c>
  430824:	ldur	w8, [x29, #-148]
  430828:	cbnz	w8, 4309c0 <safe_atollu@plt+0x29290>
  43082c:	ldr	x8, [sp, #160]
  430830:	cmp	x8, #0x0
  430834:	cset	w9, ne  // ne = any
  430838:	mov	w10, #0x1                   	// #1
  43083c:	eor	w9, w9, #0x1
  430840:	eor	w9, w9, w10
  430844:	eor	w9, w9, w10
  430848:	eor	w9, w9, w10
  43084c:	and	w9, w9, #0x1
  430850:	mov	w0, w9
  430854:	sxtw	x8, w0
  430858:	cbz	x8, 43087c <safe_atollu@plt+0x2914c>
  43085c:	mov	w8, wzr
  430860:	mov	w0, w8
  430864:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  430868:	add	x1, x1, #0x71d
  43086c:	ldr	x2, [sp, #56]
  430870:	mov	w3, #0x1e05                	// #7685
  430874:	ldr	x4, [sp, #40]
  430878:	bl	406540 <log_assert_failed_realm@plt>
  43087c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  430880:	add	x8, x8, #0x31c
  430884:	ldr	w9, [x8]
  430888:	cbnz	w9, 430978 <safe_atollu@plt+0x29248>
  43088c:	mov	w8, #0x6                   	// #6
  430890:	str	w8, [sp, #92]
  430894:	str	wzr, [sp, #88]
  430898:	str	wzr, [sp, #84]
  43089c:	ldr	w0, [sp, #84]
  4308a0:	bl	4064d0 <log_get_max_level_realm@plt>
  4308a4:	ldr	w8, [sp, #92]
  4308a8:	and	w8, w8, #0x7
  4308ac:	cmp	w0, w8
  4308b0:	b.lt	430948 <safe_atollu@plt+0x29218>  // b.tstop
  4308b4:	ldr	w8, [sp, #84]
  4308b8:	ldr	w9, [sp, #92]
  4308bc:	orr	w0, w9, w8, lsl #10
  4308c0:	ldr	w1, [sp, #88]
  4308c4:	ldr	x10, [sp, #64]
  4308c8:	ldr	w8, [x10]
  4308cc:	cmp	w8, #0x1
  4308d0:	str	w0, [sp, #24]
  4308d4:	str	w1, [sp, #20]
  4308d8:	b.ne	4308ec <safe_atollu@plt+0x291bc>  // b.any
  4308dc:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  4308e0:	add	x8, x8, #0x762
  4308e4:	str	x8, [sp, #8]
  4308e8:	b	430910 <safe_atollu@plt+0x291e0>
  4308ec:	ldr	x8, [sp, #64]
  4308f0:	ldr	w9, [x8]
  4308f4:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  4308f8:	add	x10, x10, #0xe40
  4308fc:	adrp	x11, 43b000 <safe_atollu@plt+0x338d0>
  430900:	add	x11, x11, #0x6c
  430904:	cmp	w9, #0x2
  430908:	csel	x10, x11, x10, eq  // eq = none
  43090c:	str	x10, [sp, #8]
  430910:	ldr	x8, [sp, #8]
  430914:	ldur	x9, [x29, #-144]
  430918:	ldr	x7, [x9]
  43091c:	ldr	w0, [sp, #24]
  430920:	ldr	w1, [sp, #20]
  430924:	ldr	x2, [sp, #56]
  430928:	mov	w3, #0x1e0b                	// #7691
  43092c:	ldr	x4, [sp, #48]
  430930:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  430934:	add	x5, x5, #0x723
  430938:	mov	x6, x8
  43093c:	bl	4064e0 <log_internal_realm@plt>
  430940:	str	w0, [sp, #4]
  430944:	b	43095c <safe_atollu@plt+0x2922c>
  430948:	ldr	w0, [sp, #88]
  43094c:	bl	4064f0 <abs@plt>
  430950:	mov	w8, wzr
  430954:	subs	w8, w8, w0, uxtb
  430958:	str	w8, [sp, #4]
  43095c:	ldr	w8, [sp, #4]
  430960:	str	w8, [sp, #80]
  430964:	mov	w8, #0xfffffffe            	// #-2
  430968:	stur	w8, [x29, #-4]
  43096c:	mov	w8, #0x1                   	// #1
  430970:	stur	w8, [x29, #-152]
  430974:	b	430bbc <safe_atollu@plt+0x2948c>
  430978:	ldur	x8, [x29, #-144]
  43097c:	ldr	x8, [x8]
  430980:	str	x8, [sp, #128]
  430984:	ldr	x1, [sp, #128]
  430988:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  43098c:	add	x8, x8, #0x348
  430990:	ldrb	w9, [x8]
  430994:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  430998:	add	x8, x8, #0x76c
  43099c:	mov	x10, xzr
  4309a0:	tst	w9, #0x1
  4309a4:	csel	x2, x10, x8, ne  // ne = any
  4309a8:	sub	x0, x29, #0x88
  4309ac:	add	x3, sp, #0x98
  4309b0:	add	x4, sp, #0x90
  4309b4:	bl	43119c <safe_atollu@plt+0x29a6c>
  4309b8:	stur	w0, [x29, #-148]
  4309bc:	b	430b3c <safe_atollu@plt+0x2940c>
  4309c0:	ldr	x8, [sp, #160]
  4309c4:	cmp	x8, #0x0
  4309c8:	cset	w9, ne  // ne = any
  4309cc:	mov	w10, #0x1                   	// #1
  4309d0:	eor	w9, w9, #0x1
  4309d4:	eor	w9, w9, w10
  4309d8:	eor	w9, w9, w10
  4309dc:	and	w9, w9, #0x1
  4309e0:	mov	w0, w9
  4309e4:	sxtw	x8, w0
  4309e8:	cbz	x8, 430a0c <safe_atollu@plt+0x292dc>
  4309ec:	mov	w8, wzr
  4309f0:	mov	w0, w8
  4309f4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4309f8:	add	x1, x1, #0x91
  4309fc:	ldr	x2, [sp, #56]
  430a00:	mov	w3, #0x1e15                	// #7701
  430a04:	ldr	x4, [sp, #40]
  430a08:	bl	406540 <log_assert_failed_realm@plt>
  430a0c:	ldr	x0, [sp, #160]
  430a10:	bl	406d40 <basename@plt>
  430a14:	str	x0, [sp, #128]
  430a18:	ldur	x8, [x29, #-144]
  430a1c:	ldr	x0, [x8]
  430a20:	mov	w1, #0x4                   	// #4
  430a24:	bl	4073b0 <unit_name_is_valid@plt>
  430a28:	tbnz	w0, #0, 430a30 <safe_atollu@plt+0x29300>
  430a2c:	b	430ae8 <safe_atollu@plt+0x293b8>
  430a30:	ldr	x0, [sp, #128]
  430a34:	mov	w1, #0x2                   	// #2
  430a38:	bl	4073b0 <unit_name_is_valid@plt>
  430a3c:	tbnz	w0, #0, 430a44 <safe_atollu@plt+0x29314>
  430a40:	b	430ae8 <safe_atollu@plt+0x293b8>
  430a44:	add	x1, sp, #0x48
  430a48:	mov	x8, xzr
  430a4c:	str	x8, [sp, #72]
  430a50:	ldur	x8, [x29, #-144]
  430a54:	ldr	x0, [x8]
  430a58:	bl	407620 <unit_name_to_instance@plt>
  430a5c:	stur	w0, [x29, #-148]
  430a60:	ldur	w9, [x29, #-148]
  430a64:	cmp	w9, #0x0
  430a68:	cset	w9, ge  // ge = tcont
  430a6c:	tbnz	w9, #0, 430a84 <safe_atollu@plt+0x29354>
  430a70:	ldur	w8, [x29, #-148]
  430a74:	stur	w8, [x29, #-4]
  430a78:	mov	w8, #0x1                   	// #1
  430a7c:	stur	w8, [x29, #-152]
  430a80:	b	430ac8 <safe_atollu@plt+0x29398>
  430a84:	ldr	x0, [sp, #128]
  430a88:	ldr	x1, [sp, #72]
  430a8c:	add	x2, sp, #0x88
  430a90:	bl	407630 <unit_name_replace_instance@plt>
  430a94:	stur	w0, [x29, #-148]
  430a98:	ldur	w8, [x29, #-148]
  430a9c:	cmp	w8, #0x0
  430aa0:	cset	w8, ge  // ge = tcont
  430aa4:	tbnz	w8, #0, 430abc <safe_atollu@plt+0x2938c>
  430aa8:	ldur	w8, [x29, #-148]
  430aac:	stur	w8, [x29, #-4]
  430ab0:	mov	w8, #0x1                   	// #1
  430ab4:	stur	w8, [x29, #-152]
  430ab8:	b	430ac8 <safe_atollu@plt+0x29398>
  430abc:	ldr	x8, [sp, #136]
  430ac0:	str	x8, [sp, #128]
  430ac4:	stur	wzr, [x29, #-152]
  430ac8:	add	x0, sp, #0x48
  430acc:	bl	407e0c <safe_atollu@plt+0x6dc>
  430ad0:	ldur	w8, [x29, #-152]
  430ad4:	cmp	w8, #0x0
  430ad8:	cset	w8, eq  // eq = none
  430adc:	eor	w8, w8, #0x1
  430ae0:	tbnz	w8, #0, 430bbc <safe_atollu@plt+0x2948c>
  430ae4:	b	430ae8 <safe_atollu@plt+0x293b8>
  430ae8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  430aec:	add	x8, x8, #0x348
  430af0:	ldrb	w9, [x8]
  430af4:	tbnz	w9, #0, 430afc <safe_atollu@plt+0x293cc>
  430af8:	b	430b1c <safe_atollu@plt+0x293ec>
  430afc:	ldr	x1, [sp, #128]
  430b00:	ldr	x2, [sp, #160]
  430b04:	sub	x0, x29, #0x88
  430b08:	add	x3, sp, #0x98
  430b0c:	add	x4, sp, #0x90
  430b10:	bl	4315bc <safe_atollu@plt+0x29e8c>
  430b14:	stur	w0, [x29, #-148]
  430b18:	b	430b3c <safe_atollu@plt+0x2940c>
  430b1c:	ldr	x1, [sp, #128]
  430b20:	sub	x0, x29, #0x88
  430b24:	adrp	x2, 43e000 <safe_atollu@plt+0x368d0>
  430b28:	add	x2, x2, #0x76c
  430b2c:	add	x3, sp, #0x98
  430b30:	add	x4, sp, #0x90
  430b34:	bl	43119c <safe_atollu@plt+0x29a6c>
  430b38:	stur	w0, [x29, #-148]
  430b3c:	ldur	w8, [x29, #-148]
  430b40:	cmp	w8, #0x0
  430b44:	cset	w8, ge  // ge = tcont
  430b48:	tbnz	w8, #0, 430b60 <safe_atollu@plt+0x29430>
  430b4c:	ldur	w8, [x29, #-148]
  430b50:	stur	w8, [x29, #-4]
  430b54:	mov	w8, #0x1                   	// #1
  430b58:	stur	w8, [x29, #-152]
  430b5c:	b	430bbc <safe_atollu@plt+0x2948c>
  430b60:	ldur	x0, [x29, #-32]
  430b64:	ldr	x1, [sp, #152]
  430b68:	ldr	x2, [sp, #144]
  430b6c:	bl	407640 <strv_push_pair@plt>
  430b70:	stur	w0, [x29, #-148]
  430b74:	ldur	w8, [x29, #-148]
  430b78:	cmp	w8, #0x0
  430b7c:	cset	w8, ge  // ge = tcont
  430b80:	tbnz	w8, #0, 430bac <safe_atollu@plt+0x2947c>
  430b84:	mov	w8, wzr
  430b88:	mov	w0, w8
  430b8c:	ldr	x1, [sp, #56]
  430b90:	mov	w2, #0x1e32                	// #7730
  430b94:	ldr	x3, [sp, #48]
  430b98:	bl	4066b0 <log_oom_internal@plt>
  430b9c:	stur	w0, [x29, #-4]
  430ba0:	mov	w8, #0x1                   	// #1
  430ba4:	stur	w8, [x29, #-152]
  430ba8:	b	430bbc <safe_atollu@plt+0x2948c>
  430bac:	mov	x8, xzr
  430bb0:	str	x8, [sp, #144]
  430bb4:	str	x8, [sp, #152]
  430bb8:	stur	wzr, [x29, #-152]
  430bbc:	add	x0, sp, #0x88
  430bc0:	bl	407e0c <safe_atollu@plt+0x6dc>
  430bc4:	add	x0, sp, #0x90
  430bc8:	bl	407e0c <safe_atollu@plt+0x6dc>
  430bcc:	add	x0, sp, #0x98
  430bd0:	bl	407e0c <safe_atollu@plt+0x6dc>
  430bd4:	add	x0, sp, #0xa0
  430bd8:	bl	407e0c <safe_atollu@plt+0x6dc>
  430bdc:	ldur	w8, [x29, #-152]
  430be0:	cmp	w8, #0x0
  430be4:	cset	w8, eq  // eq = none
  430be8:	eor	w8, w8, #0x1
  430bec:	tbnz	w8, #0, 430c10 <safe_atollu@plt+0x294e0>
  430bf0:	b	430bf4 <safe_atollu@plt+0x294c4>
  430bf4:	ldur	x8, [x29, #-144]
  430bf8:	add	x8, x8, #0x8
  430bfc:	stur	x8, [x29, #-144]
  430c00:	b	430634 <safe_atollu@plt+0x28f04>
  430c04:	stur	wzr, [x29, #-4]
  430c08:	mov	w8, #0x1                   	// #1
  430c0c:	stur	w8, [x29, #-152]
  430c10:	sub	x0, x29, #0x88
  430c14:	bl	406bd0 <lookup_paths_free@plt>
  430c18:	ldur	w0, [x29, #-4]
  430c1c:	ldr	x28, [sp, #336]
  430c20:	ldp	x29, x30, [sp, #320]
  430c24:	add	sp, sp, #0x160
  430c28:	ret
  430c2c:	stp	x29, x30, [sp, #-16]!
  430c30:	mov	x29, sp
  430c34:	sub	sp, sp, #0xf0
  430c38:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  430c3c:	add	x8, x8, #0xe41
  430c40:	add	x8, x8, #0x3
  430c44:	adrp	x9, 43e000 <safe_atollu@plt+0x368d0>
  430c48:	add	x9, x9, #0xacc
  430c4c:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  430c50:	add	x10, x10, #0xa89
  430c54:	stur	x0, [x29, #-16]
  430c58:	stur	x8, [x29, #-208]
  430c5c:	stur	x9, [x29, #-216]
  430c60:	stur	x10, [x29, #-224]
  430c64:	ldur	x8, [x29, #-16]
  430c68:	cmp	x8, #0x0
  430c6c:	cset	w9, ne  // ne = any
  430c70:	mov	w10, #0x1                   	// #1
  430c74:	eor	w9, w9, #0x1
  430c78:	eor	w9, w9, w10
  430c7c:	eor	w9, w9, w10
  430c80:	and	w9, w9, #0x1
  430c84:	mov	w0, w9
  430c88:	sxtw	x8, w0
  430c8c:	cbz	x8, 430cb0 <safe_atollu@plt+0x29580>
  430c90:	mov	w8, wzr
  430c94:	mov	w0, w8
  430c98:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  430c9c:	add	x1, x1, #0x6ab
  430ca0:	ldur	x2, [x29, #-208]
  430ca4:	mov	w3, #0x1da5                	// #7589
  430ca8:	ldur	x4, [x29, #-224]
  430cac:	bl	406540 <log_assert_failed_realm@plt>
  430cb0:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  430cb4:	add	x0, x0, #0xaa1
  430cb8:	mov	w1, #0x265                 	// #613
  430cbc:	mov	x8, xzr
  430cc0:	mov	x2, x8
  430cc4:	bl	42d404 <safe_atollu@plt+0x25cd4>
  430cc8:	stur	w0, [x29, #-20]
  430ccc:	ldur	w9, [x29, #-20]
  430cd0:	cmp	w9, #0x0
  430cd4:	cset	w9, ge  // ge = tcont
  430cd8:	tbnz	w9, #0, 430ce8 <safe_atollu@plt+0x295b8>
  430cdc:	ldur	w8, [x29, #-20]
  430ce0:	stur	w8, [x29, #-4]
  430ce4:	b	43118c <safe_atollu@plt+0x29a5c>
  430ce8:	ldur	w8, [x29, #-20]
  430cec:	cbnz	w8, 431188 <safe_atollu@plt+0x29a58>
  430cf0:	mov	x8, xzr
  430cf4:	stur	x8, [x29, #-32]
  430cf8:	stur	xzr, [x29, #-56]
  430cfc:	mov	x8, #0x1                   	// #1
  430d00:	stur	x8, [x29, #-64]
  430d04:	ldur	x0, [x29, #-16]
  430d08:	bl	406d30 <strv_length@plt>
  430d0c:	mov	x8, #0x2                   	// #2
  430d10:	udiv	x8, x0, x8
  430d14:	add	x8, x8, #0x1
  430d18:	stur	x8, [x29, #-72]
  430d1c:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  430d20:	add	x0, x0, #0xaaa
  430d24:	bl	407650 <getenv@plt>
  430d28:	stur	x0, [x29, #-88]
  430d2c:	ldur	x8, [x29, #-88]
  430d30:	cbnz	x8, 430d44 <safe_atollu@plt+0x29614>
  430d34:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  430d38:	add	x0, x0, #0xab9
  430d3c:	bl	407650 <getenv@plt>
  430d40:	stur	x0, [x29, #-88]
  430d44:	ldur	x8, [x29, #-88]
  430d48:	cbnz	x8, 430d5c <safe_atollu@plt+0x2962c>
  430d4c:	adrp	x0, 43e000 <safe_atollu@plt+0x368d0>
  430d50:	add	x0, x0, #0xac0
  430d54:	bl	407650 <getenv@plt>
  430d58:	stur	x0, [x29, #-88]
  430d5c:	ldur	x0, [x29, #-88]
  430d60:	bl	40bb00 <safe_atollu@plt+0x43d0>
  430d64:	tbnz	w0, #0, 430dc8 <safe_atollu@plt+0x29698>
  430d68:	ldur	x0, [x29, #-88]
  430d6c:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  430d70:	add	x1, x1, #0xac7
  430d74:	bl	42d35c <safe_atollu@plt+0x25c2c>
  430d78:	stur	x0, [x29, #-32]
  430d7c:	ldur	x8, [x29, #-32]
  430d80:	cbnz	x8, 430da8 <safe_atollu@plt+0x29678>
  430d84:	mov	w8, wzr
  430d88:	mov	w0, w8
  430d8c:	ldur	x1, [x29, #-208]
  430d90:	mov	w2, #0x1dbe                	// #7614
  430d94:	ldur	x3, [x29, #-216]
  430d98:	bl	4066b0 <log_oom_internal@plt>
  430d9c:	mov	w8, #0x1                   	// #1
  430da0:	mov	w0, w8
  430da4:	bl	4074c0 <_exit@plt>
  430da8:	ldur	x0, [x29, #-32]
  430dac:	bl	406d30 <strv_length@plt>
  430db0:	stur	x0, [x29, #-56]
  430db4:	ldur	x8, [x29, #-56]
  430db8:	subs	x8, x8, #0x1
  430dbc:	ldur	x9, [x29, #-72]
  430dc0:	add	x8, x9, x8
  430dc4:	stur	x8, [x29, #-72]
  430dc8:	ldur	x8, [x29, #-72]
  430dcc:	add	x8, x8, #0x1
  430dd0:	stur	x8, [x29, #-104]
  430dd4:	ldur	x1, [x29, #-104]
  430dd8:	mov	x0, #0x8                   	// #8
  430ddc:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  430de0:	mov	w8, #0x1                   	// #1
  430de4:	eor	w9, w0, #0x1
  430de8:	eor	w9, w9, w8
  430dec:	eor	w9, w9, w8
  430df0:	eor	w8, w9, w8
  430df4:	and	w8, w8, #0x1
  430df8:	mov	w1, w8
  430dfc:	sxtw	x10, w1
  430e00:	cbz	x10, 430e24 <safe_atollu@plt+0x296f4>
  430e04:	mov	w8, wzr
  430e08:	mov	w0, w8
  430e0c:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  430e10:	add	x1, x1, #0xad7
  430e14:	ldur	x2, [x29, #-208]
  430e18:	mov	w3, #0x1dc5                	// #7621
  430e1c:	ldur	x4, [x29, #-224]
  430e20:	bl	406540 <log_assert_failed_realm@plt>
  430e24:	ldur	x8, [x29, #-104]
  430e28:	mov	x9, #0x8                   	// #8
  430e2c:	mul	x8, x9, x8
  430e30:	cmp	x8, #0x400, lsl #12
  430e34:	cset	w10, ls  // ls = plast
  430e38:	mov	w11, #0x1                   	// #1
  430e3c:	eor	w10, w10, #0x1
  430e40:	eor	w10, w10, w11
  430e44:	eor	w10, w10, w11
  430e48:	and	w10, w10, #0x1
  430e4c:	mov	w0, w10
  430e50:	sxtw	x8, w0
  430e54:	cbz	x8, 430e78 <safe_atollu@plt+0x29748>
  430e58:	mov	w8, wzr
  430e5c:	mov	w0, w8
  430e60:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  430e64:	add	x1, x1, #0xb09
  430e68:	ldur	x2, [x29, #-208]
  430e6c:	mov	w3, #0x1dc5                	// #7621
  430e70:	ldur	x4, [x29, #-224]
  430e74:	bl	406540 <log_assert_failed_realm@plt>
  430e78:	ldur	x8, [x29, #-104]
  430e7c:	mov	x9, #0x8                   	// #8
  430e80:	mul	x8, x9, x8
  430e84:	mov	x9, #0x1                   	// #1
  430e88:	mul	x8, x8, x9
  430e8c:	add	x8, x8, #0xf
  430e90:	and	x8, x8, #0xfffffffffffffff0
  430e94:	mov	x9, sp
  430e98:	subs	x8, x9, x8
  430e9c:	mov	sp, x8
  430ea0:	stur	x8, [x29, #-112]
  430ea4:	ldur	x8, [x29, #-112]
  430ea8:	stur	x8, [x29, #-80]
  430eac:	ldur	x8, [x29, #-56]
  430eb0:	cmp	x8, #0x0
  430eb4:	cset	w10, ls  // ls = plast
  430eb8:	tbnz	w10, #0, 430f18 <safe_atollu@plt+0x297e8>
  430ebc:	ldur	x8, [x29, #-32]
  430ec0:	ldr	x8, [x8]
  430ec4:	ldur	x9, [x29, #-80]
  430ec8:	str	x8, [x9]
  430ecc:	ldur	x8, [x29, #-64]
  430ed0:	ldur	x9, [x29, #-56]
  430ed4:	cmp	x8, x9
  430ed8:	b.cs	430f18 <safe_atollu@plt+0x297e8>  // b.hs, b.nlast
  430edc:	ldur	x8, [x29, #-32]
  430ee0:	ldur	x9, [x29, #-64]
  430ee4:	mov	x10, #0x8                   	// #8
  430ee8:	mul	x9, x10, x9
  430eec:	add	x8, x8, x9
  430ef0:	ldr	x8, [x8]
  430ef4:	ldur	x9, [x29, #-80]
  430ef8:	ldur	x11, [x29, #-64]
  430efc:	mul	x10, x10, x11
  430f00:	add	x9, x9, x10
  430f04:	str	x8, [x9]
  430f08:	ldur	x8, [x29, #-64]
  430f0c:	add	x8, x8, #0x1
  430f10:	stur	x8, [x29, #-64]
  430f14:	b	430ecc <safe_atollu@plt+0x2979c>
  430f18:	ldur	x8, [x29, #-16]
  430f1c:	stur	x8, [x29, #-48]
  430f20:	ldur	x8, [x29, #-48]
  430f24:	add	x8, x8, #0x8
  430f28:	stur	x8, [x29, #-40]
  430f2c:	ldur	x8, [x29, #-48]
  430f30:	mov	w9, #0x0                   	// #0
  430f34:	stur	w9, [x29, #-228]
  430f38:	cbz	x8, 430f64 <safe_atollu@plt+0x29834>
  430f3c:	ldur	x8, [x29, #-48]
  430f40:	ldr	x8, [x8]
  430f44:	mov	w9, #0x0                   	// #0
  430f48:	stur	w9, [x29, #-228]
  430f4c:	cbz	x8, 430f64 <safe_atollu@plt+0x29834>
  430f50:	ldur	x8, [x29, #-40]
  430f54:	ldr	x8, [x8]
  430f58:	cmp	x8, #0x0
  430f5c:	cset	w9, ne  // ne = any
  430f60:	stur	w9, [x29, #-228]
  430f64:	ldur	w8, [x29, #-228]
  430f68:	tbnz	w8, #0, 430f70 <safe_atollu@plt+0x29840>
  430f6c:	b	430fb4 <safe_atollu@plt+0x29884>
  430f70:	ldur	x8, [x29, #-40]
  430f74:	ldr	x8, [x8]
  430f78:	ldur	x9, [x29, #-80]
  430f7c:	ldur	x10, [x29, #-64]
  430f80:	add	x11, x10, #0x1
  430f84:	stur	x11, [x29, #-64]
  430f88:	mov	x11, #0x8                   	// #8
  430f8c:	mul	x10, x11, x10
  430f90:	add	x9, x9, x10
  430f94:	str	x8, [x9]
  430f98:	ldur	x8, [x29, #-48]
  430f9c:	add	x8, x8, #0x10
  430fa0:	stur	x8, [x29, #-48]
  430fa4:	ldur	x8, [x29, #-48]
  430fa8:	add	x8, x8, #0x8
  430fac:	stur	x8, [x29, #-40]
  430fb0:	b	430f2c <safe_atollu@plt+0x297fc>
  430fb4:	ldur	x8, [x29, #-80]
  430fb8:	ldur	x9, [x29, #-64]
  430fbc:	mov	x10, #0x8                   	// #8
  430fc0:	mul	x9, x10, x9
  430fc4:	add	x8, x8, x9
  430fc8:	mov	x9, xzr
  430fcc:	str	x9, [x8]
  430fd0:	ldur	x8, [x29, #-56]
  430fd4:	cmp	x8, #0x0
  430fd8:	cset	w11, ls  // ls = plast
  430fdc:	tbnz	w11, #0, 430ff0 <safe_atollu@plt+0x298c0>
  430fe0:	ldur	x8, [x29, #-80]
  430fe4:	ldr	x0, [x8]
  430fe8:	ldur	x1, [x29, #-80]
  430fec:	bl	407660 <execvp@plt>
  430ff0:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  430ff4:	add	x8, x8, #0xb2f
  430ff8:	stur	x8, [x29, #-96]
  430ffc:	stur	x8, [x29, #-168]
  431000:	ldur	x8, [x29, #-168]
  431004:	sub	x9, x29, #0xa0
  431008:	stur	x8, [x29, #-160]
  43100c:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  431010:	add	x8, x8, #0xb36
  431014:	str	x8, [x9, #8]
  431018:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  43101c:	add	x8, x8, #0xb3b
  431020:	str	x8, [x9, #16]
  431024:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  431028:	add	x8, x8, #0xb3f
  43102c:	str	x8, [x9, #24]
  431030:	mov	x8, xzr
  431034:	str	x8, [x9, #32]
  431038:	stur	x9, [x29, #-120]
  43103c:	ldur	x8, [x29, #-96]
  431040:	cbz	x8, 43110c <safe_atollu@plt+0x299dc>
  431044:	ldur	x8, [x29, #-96]
  431048:	ldur	x9, [x29, #-80]
  43104c:	str	x8, [x9]
  431050:	ldur	x0, [x29, #-96]
  431054:	ldur	x1, [x29, #-80]
  431058:	bl	407660 <execvp@plt>
  43105c:	bl	4065f0 <__errno_location@plt>
  431060:	ldr	w10, [x0]
  431064:	cmp	w10, #0x2
  431068:	b.eq	4310f4 <safe_atollu@plt+0x299c4>  // b.none
  43106c:	mov	w8, #0x3                   	// #3
  431070:	stur	w8, [x29, #-172]
  431074:	bl	4065f0 <__errno_location@plt>
  431078:	ldr	w8, [x0]
  43107c:	stur	w8, [x29, #-176]
  431080:	stur	wzr, [x29, #-180]
  431084:	ldur	w0, [x29, #-180]
  431088:	bl	4064d0 <log_get_max_level_realm@plt>
  43108c:	ldur	w8, [x29, #-172]
  431090:	and	w8, w8, #0x7
  431094:	cmp	w0, w8
  431098:	b.lt	4310d0 <safe_atollu@plt+0x299a0>  // b.tstop
  43109c:	ldur	w8, [x29, #-180]
  4310a0:	ldur	w9, [x29, #-172]
  4310a4:	orr	w0, w9, w8, lsl #10
  4310a8:	ldur	w1, [x29, #-176]
  4310ac:	ldur	x6, [x29, #-88]
  4310b0:	ldur	x2, [x29, #-208]
  4310b4:	mov	w3, #0x1ddc                	// #7644
  4310b8:	ldur	x4, [x29, #-216]
  4310bc:	adrp	x5, 43d000 <safe_atollu@plt+0x358d0>
  4310c0:	add	x5, x5, #0xc3a
  4310c4:	bl	4064e0 <log_internal_realm@plt>
  4310c8:	stur	w0, [x29, #-232]
  4310cc:	b	4310e4 <safe_atollu@plt+0x299b4>
  4310d0:	ldur	w0, [x29, #-176]
  4310d4:	bl	4064f0 <abs@plt>
  4310d8:	mov	w8, wzr
  4310dc:	subs	w8, w8, w0, uxtb
  4310e0:	stur	w8, [x29, #-232]
  4310e4:	ldur	w8, [x29, #-232]
  4310e8:	stur	w8, [x29, #-184]
  4310ec:	mov	w0, #0x1                   	// #1
  4310f0:	bl	4074c0 <_exit@plt>
  4310f4:	ldur	x8, [x29, #-120]
  4310f8:	add	x9, x8, #0x8
  4310fc:	stur	x9, [x29, #-120]
  431100:	ldr	x8, [x8, #8]
  431104:	stur	x8, [x29, #-96]
  431108:	b	43103c <safe_atollu@plt+0x2990c>
  43110c:	mov	w8, #0x3                   	// #3
  431110:	stur	w8, [x29, #-188]
  431114:	stur	wzr, [x29, #-192]
  431118:	stur	wzr, [x29, #-196]
  43111c:	ldur	w0, [x29, #-196]
  431120:	bl	4064d0 <log_get_max_level_realm@plt>
  431124:	ldur	w8, [x29, #-188]
  431128:	and	w8, w8, #0x7
  43112c:	cmp	w0, w8
  431130:	b.lt	431164 <safe_atollu@plt+0x29a34>  // b.tstop
  431134:	ldur	w8, [x29, #-196]
  431138:	ldur	w9, [x29, #-188]
  43113c:	orr	w0, w9, w8, lsl #10
  431140:	ldur	w1, [x29, #-192]
  431144:	ldur	x2, [x29, #-208]
  431148:	mov	w3, #0x1de1                	// #7649
  43114c:	ldur	x4, [x29, #-216]
  431150:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431154:	add	x5, x5, #0xb42
  431158:	bl	4064e0 <log_internal_realm@plt>
  43115c:	stur	w0, [x29, #-236]
  431160:	b	431178 <safe_atollu@plt+0x29a48>
  431164:	ldur	w0, [x29, #-192]
  431168:	bl	4064f0 <abs@plt>
  43116c:	mov	w8, wzr
  431170:	subs	w8, w8, w0, uxtb
  431174:	stur	w8, [x29, #-236]
  431178:	ldur	w8, [x29, #-236]
  43117c:	stur	w8, [x29, #-200]
  431180:	mov	w0, #0x1                   	// #1
  431184:	bl	4074c0 <_exit@plt>
  431188:	stur	wzr, [x29, #-4]
  43118c:	ldur	w0, [x29, #-4]
  431190:	mov	sp, x29
  431194:	ldp	x29, x30, [sp], #16
  431198:	ret
  43119c:	stp	x29, x30, [sp, #-16]!
  4311a0:	mov	x29, sp
  4311a4:	sub	sp, sp, #0xe0
  4311a8:	mov	x8, xzr
  4311ac:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4311b0:	add	x9, x9, #0xe41
  4311b4:	add	x9, x9, #0x3
  4311b8:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  4311bc:	add	x10, x10, #0x77d
  4311c0:	stur	x0, [x29, #-16]
  4311c4:	stur	x1, [x29, #-24]
  4311c8:	stur	x2, [x29, #-32]
  4311cc:	stur	x3, [x29, #-40]
  4311d0:	stur	x4, [x29, #-48]
  4311d4:	stur	x8, [x29, #-56]
  4311d8:	stur	x8, [x29, #-64]
  4311dc:	stur	x9, [x29, #-200]
  4311e0:	stur	x10, [x29, #-208]
  4311e4:	ldur	x8, [x29, #-24]
  4311e8:	cmp	x8, #0x0
  4311ec:	cset	w9, ne  // ne = any
  4311f0:	mov	w10, #0x1                   	// #1
  4311f4:	eor	w9, w9, #0x1
  4311f8:	eor	w9, w9, w10
  4311fc:	eor	w9, w9, w10
  431200:	and	w9, w9, #0x1
  431204:	mov	w0, w9
  431208:	sxtw	x8, w0
  43120c:	cbz	x8, 431230 <safe_atollu@plt+0x29b00>
  431210:	mov	w8, wzr
  431214:	mov	w0, w8
  431218:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  43121c:	add	x1, x1, #0xa97
  431220:	ldur	x2, [x29, #-200]
  431224:	mov	w3, #0x1d68                	// #7528
  431228:	ldur	x4, [x29, #-208]
  43122c:	bl	406540 <log_assert_failed_realm@plt>
  431230:	ldur	x8, [x29, #-40]
  431234:	cmp	x8, #0x0
  431238:	cset	w9, ne  // ne = any
  43123c:	mov	w10, #0x1                   	// #1
  431240:	eor	w9, w9, #0x1
  431244:	eor	w9, w9, w10
  431248:	eor	w9, w9, w10
  43124c:	and	w9, w9, #0x1
  431250:	mov	w0, w9
  431254:	sxtw	x8, w0
  431258:	cbz	x8, 43127c <safe_atollu@plt+0x29b4c>
  43125c:	mov	w8, wzr
  431260:	mov	w0, w8
  431264:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  431268:	add	x1, x1, #0x7d9
  43126c:	ldur	x2, [x29, #-200]
  431270:	mov	w3, #0x1d69                	// #7529
  431274:	ldur	x4, [x29, #-208]
  431278:	bl	406540 <log_assert_failed_realm@plt>
  43127c:	ldur	x8, [x29, #-48]
  431280:	cmp	x8, #0x0
  431284:	cset	w9, ne  // ne = any
  431288:	mov	w10, #0x1                   	// #1
  43128c:	eor	w9, w9, #0x1
  431290:	eor	w9, w9, w10
  431294:	eor	w9, w9, w10
  431298:	and	w9, w9, #0x1
  43129c:	mov	w0, w9
  4312a0:	sxtw	x8, w0
  4312a4:	cbz	x8, 4312c8 <safe_atollu@plt+0x29b98>
  4312a8:	mov	w8, wzr
  4312ac:	mov	w0, w8
  4312b0:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4312b4:	add	x1, x1, #0x7e6
  4312b8:	ldur	x2, [x29, #-200]
  4312bc:	mov	w3, #0x1d6a                	// #7530
  4312c0:	ldur	x4, [x29, #-208]
  4312c4:	bl	406540 <log_assert_failed_realm@plt>
  4312c8:	ldur	x8, [x29, #-24]
  4312cc:	sub	x9, x29, #0x60
  4312d0:	stur	x8, [x29, #-96]
  4312d4:	ldur	x8, [x29, #-32]
  4312d8:	str	x8, [x9, #8]
  4312dc:	stur	xzr, [x29, #-120]
  4312e0:	stur	xzr, [x29, #-128]
  4312e4:	ldur	x8, [x29, #-128]
  4312e8:	mov	w9, #0x0                   	// #0
  4312ec:	cmp	x8, #0x2
  4312f0:	stur	w9, [x29, #-212]
  4312f4:	b.cs	43131c <safe_atollu@plt+0x29bec>  // b.hs, b.nlast
  4312f8:	ldur	x8, [x29, #-128]
  4312fc:	mov	x9, #0x8                   	// #8
  431300:	mul	x8, x9, x8
  431304:	sub	x9, x29, #0x60
  431308:	add	x8, x9, x8
  43130c:	ldr	x8, [x8]
  431310:	cmp	x8, #0x0
  431314:	cset	w10, ne  // ne = any
  431318:	stur	w10, [x29, #-212]
  43131c:	ldur	w8, [x29, #-212]
  431320:	tbnz	w8, #0, 431328 <safe_atollu@plt+0x29bf8>
  431324:	b	431360 <safe_atollu@plt+0x29c30>
  431328:	ldur	x8, [x29, #-128]
  43132c:	mov	x9, #0x8                   	// #8
  431330:	mul	x8, x9, x8
  431334:	sub	x9, x29, #0x60
  431338:	add	x8, x9, x8
  43133c:	ldr	x0, [x8]
  431340:	bl	4066c0 <strlen@plt>
  431344:	ldur	x8, [x29, #-120]
  431348:	add	x8, x8, x0
  43134c:	stur	x8, [x29, #-120]
  431350:	ldur	x8, [x29, #-128]
  431354:	add	x8, x8, #0x1
  431358:	stur	x8, [x29, #-128]
  43135c:	b	4312e4 <safe_atollu@plt+0x29bb4>
  431360:	ldur	x8, [x29, #-120]
  431364:	add	x8, x8, #0x1
  431368:	stur	x8, [x29, #-136]
  43136c:	ldur	x1, [x29, #-136]
  431370:	mov	x0, #0x1                   	// #1
  431374:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  431378:	mov	w8, #0x1                   	// #1
  43137c:	eor	w9, w0, #0x1
  431380:	eor	w9, w9, w8
  431384:	eor	w9, w9, w8
  431388:	eor	w8, w9, w8
  43138c:	and	w8, w8, #0x1
  431390:	mov	w1, w8
  431394:	sxtw	x10, w1
  431398:	cbz	x10, 4313bc <safe_atollu@plt+0x29c8c>
  43139c:	mov	w8, wzr
  4313a0:	mov	w0, w8
  4313a4:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4313a8:	add	x1, x1, #0x434
  4313ac:	ldur	x2, [x29, #-200]
  4313b0:	mov	w3, #0x1d6c                	// #7532
  4313b4:	ldur	x4, [x29, #-208]
  4313b8:	bl	406540 <log_assert_failed_realm@plt>
  4313bc:	ldur	x8, [x29, #-136]
  4313c0:	mov	x9, #0x1                   	// #1
  4313c4:	mul	x8, x9, x8
  4313c8:	cmp	x8, #0x400, lsl #12
  4313cc:	cset	w10, ls  // ls = plast
  4313d0:	mov	w11, #0x1                   	// #1
  4313d4:	eor	w10, w10, #0x1
  4313d8:	eor	w10, w10, w11
  4313dc:	eor	w10, w10, w11
  4313e0:	and	w10, w10, #0x1
  4313e4:	mov	w0, w10
  4313e8:	sxtw	x8, w0
  4313ec:	cbz	x8, 431410 <safe_atollu@plt+0x29ce0>
  4313f0:	mov	w8, wzr
  4313f4:	mov	w0, w8
  4313f8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4313fc:	add	x1, x1, #0x483
  431400:	ldur	x2, [x29, #-200]
  431404:	mov	w3, #0x1d6c                	// #7532
  431408:	ldur	x4, [x29, #-208]
  43140c:	bl	406540 <log_assert_failed_realm@plt>
  431410:	ldur	x8, [x29, #-136]
  431414:	mov	x9, #0x1                   	// #1
  431418:	mul	x8, x9, x8
  43141c:	mul	x8, x8, x9
  431420:	add	x8, x8, #0xf
  431424:	and	x8, x8, #0xfffffffffffffff0
  431428:	mov	x9, sp
  43142c:	subs	x8, x9, x8
  431430:	mov	sp, x8
  431434:	stur	x8, [x29, #-144]
  431438:	ldur	x8, [x29, #-144]
  43143c:	stur	x8, [x29, #-104]
  431440:	stur	x8, [x29, #-112]
  431444:	stur	xzr, [x29, #-128]
  431448:	ldur	x8, [x29, #-128]
  43144c:	mov	w9, #0x0                   	// #0
  431450:	cmp	x8, #0x2
  431454:	stur	w9, [x29, #-216]
  431458:	b.cs	431480 <safe_atollu@plt+0x29d50>  // b.hs, b.nlast
  43145c:	ldur	x8, [x29, #-128]
  431460:	mov	x9, #0x8                   	// #8
  431464:	mul	x8, x9, x8
  431468:	sub	x9, x29, #0x60
  43146c:	add	x8, x9, x8
  431470:	ldr	x8, [x8]
  431474:	cmp	x8, #0x0
  431478:	cset	w10, ne  // ne = any
  43147c:	stur	w10, [x29, #-216]
  431480:	ldur	w8, [x29, #-216]
  431484:	tbnz	w8, #0, 43148c <safe_atollu@plt+0x29d5c>
  431488:	b	4314c0 <safe_atollu@plt+0x29d90>
  43148c:	ldur	x0, [x29, #-112]
  431490:	ldur	x8, [x29, #-128]
  431494:	mov	x9, #0x8                   	// #8
  431498:	mul	x8, x9, x8
  43149c:	sub	x9, x29, #0x60
  4314a0:	add	x8, x9, x8
  4314a4:	ldr	x1, [x8]
  4314a8:	bl	406b30 <stpcpy@plt>
  4314ac:	stur	x0, [x29, #-112]
  4314b0:	ldur	x8, [x29, #-128]
  4314b4:	add	x8, x8, #0x1
  4314b8:	stur	x8, [x29, #-128]
  4314bc:	b	431448 <safe_atollu@plt+0x29d18>
  4314c0:	ldur	x8, [x29, #-112]
  4314c4:	mov	w9, #0x0                   	// #0
  4314c8:	strb	w9, [x8]
  4314cc:	ldur	x8, [x29, #-104]
  4314d0:	stur	x8, [x29, #-152]
  4314d4:	ldur	x8, [x29, #-152]
  4314d8:	stur	x8, [x29, #-72]
  4314dc:	ldur	x0, [x29, #-16]
  4314e0:	ldur	x1, [x29, #-72]
  4314e4:	sub	x2, x29, #0x38
  4314e8:	bl	43192c <safe_atollu@plt+0x2a1fc>
  4314ec:	stur	w0, [x29, #-76]
  4314f0:	ldur	w9, [x29, #-76]
  4314f4:	cmp	w9, #0x0
  4314f8:	cset	w9, ge  // ge = tcont
  4314fc:	tbnz	w9, #0, 431514 <safe_atollu@plt+0x29de4>
  431500:	ldur	w8, [x29, #-76]
  431504:	stur	w8, [x29, #-4]
  431508:	mov	w8, #0x1                   	// #1
  43150c:	stur	w8, [x29, #-156]
  431510:	b	43159c <safe_atollu@plt+0x29e6c>
  431514:	ldur	x0, [x29, #-56]
  431518:	ldur	x1, [x29, #-56]
  43151c:	sub	x2, x29, #0x40
  431520:	bl	431bf8 <safe_atollu@plt+0x2a4c8>
  431524:	stur	w0, [x29, #-76]
  431528:	ldur	w8, [x29, #-76]
  43152c:	cmp	w8, #0x0
  431530:	cset	w8, ge  // ge = tcont
  431534:	tbnz	w8, #0, 43154c <safe_atollu@plt+0x29e1c>
  431538:	ldur	w8, [x29, #-76]
  43153c:	stur	w8, [x29, #-4]
  431540:	mov	w8, #0x1                   	// #1
  431544:	stur	w8, [x29, #-156]
  431548:	b	43159c <safe_atollu@plt+0x29e6c>
  43154c:	ldur	x8, [x29, #-56]
  431550:	stur	x8, [x29, #-168]
  431554:	mov	x8, xzr
  431558:	stur	x8, [x29, #-56]
  43155c:	ldur	x9, [x29, #-168]
  431560:	stur	x9, [x29, #-176]
  431564:	ldur	x9, [x29, #-176]
  431568:	ldur	x10, [x29, #-40]
  43156c:	str	x9, [x10]
  431570:	ldur	x9, [x29, #-64]
  431574:	stur	x9, [x29, #-184]
  431578:	stur	x8, [x29, #-64]
  43157c:	ldur	x8, [x29, #-184]
  431580:	stur	x8, [x29, #-192]
  431584:	ldur	x8, [x29, #-192]
  431588:	ldur	x9, [x29, #-48]
  43158c:	str	x8, [x9]
  431590:	stur	wzr, [x29, #-4]
  431594:	mov	w11, #0x1                   	// #1
  431598:	stur	w11, [x29, #-156]
  43159c:	sub	x0, x29, #0x40
  4315a0:	bl	407e0c <safe_atollu@plt+0x6dc>
  4315a4:	sub	x0, x29, #0x38
  4315a8:	bl	407e0c <safe_atollu@plt+0x6dc>
  4315ac:	ldur	w0, [x29, #-4]
  4315b0:	mov	sp, x29
  4315b4:	ldp	x29, x30, [sp], #16
  4315b8:	ret
  4315bc:	sub	sp, sp, #0xb0
  4315c0:	stp	x29, x30, [sp, #160]
  4315c4:	add	x29, sp, #0xa0
  4315c8:	mov	x8, xzr
  4315cc:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4315d0:	add	x9, x9, #0xe41
  4315d4:	add	x9, x9, #0x3
  4315d8:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  4315dc:	add	x10, x10, #0x9ce
  4315e0:	stur	x0, [x29, #-16]
  4315e4:	stur	x1, [x29, #-24]
  4315e8:	stur	x2, [x29, #-32]
  4315ec:	stur	x3, [x29, #-40]
  4315f0:	stur	x4, [x29, #-48]
  4315f4:	stur	x8, [x29, #-56]
  4315f8:	stur	x8, [x29, #-64]
  4315fc:	str	x9, [sp, #24]
  431600:	str	x10, [sp, #16]
  431604:	ldur	x8, [x29, #-32]
  431608:	cmp	x8, #0x0
  43160c:	cset	w9, ne  // ne = any
  431610:	mov	w10, #0x1                   	// #1
  431614:	eor	w9, w9, #0x1
  431618:	eor	w9, w9, w10
  43161c:	eor	w9, w9, w10
  431620:	and	w9, w9, #0x1
  431624:	mov	w0, w9
  431628:	sxtw	x8, w0
  43162c:	cbz	x8, 431650 <safe_atollu@plt+0x29f20>
  431630:	mov	w8, wzr
  431634:	mov	w0, w8
  431638:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  43163c:	add	x1, x1, #0x9c0
  431640:	ldr	x2, [sp, #24]
  431644:	mov	w3, #0x1d85                	// #7557
  431648:	ldr	x4, [sp, #16]
  43164c:	bl	406540 <log_assert_failed_realm@plt>
  431650:	ldur	x8, [x29, #-24]
  431654:	cmp	x8, #0x0
  431658:	cset	w9, ne  // ne = any
  43165c:	mov	w10, #0x1                   	// #1
  431660:	eor	w9, w9, #0x1
  431664:	eor	w9, w9, w10
  431668:	eor	w9, w9, w10
  43166c:	and	w9, w9, #0x1
  431670:	mov	w0, w9
  431674:	sxtw	x8, w0
  431678:	cbz	x8, 43169c <safe_atollu@plt+0x29f6c>
  43167c:	mov	w8, wzr
  431680:	mov	w0, w8
  431684:	adrp	x1, 43c000 <safe_atollu@plt+0x348d0>
  431688:	add	x1, x1, #0xa97
  43168c:	ldr	x2, [sp, #24]
  431690:	mov	w3, #0x1d86                	// #7558
  431694:	ldr	x4, [sp, #16]
  431698:	bl	406540 <log_assert_failed_realm@plt>
  43169c:	ldur	x8, [x29, #-40]
  4316a0:	cmp	x8, #0x0
  4316a4:	cset	w9, ne  // ne = any
  4316a8:	mov	w10, #0x1                   	// #1
  4316ac:	eor	w9, w9, #0x1
  4316b0:	eor	w9, w9, w10
  4316b4:	eor	w9, w9, w10
  4316b8:	and	w9, w9, #0x1
  4316bc:	mov	w0, w9
  4316c0:	sxtw	x8, w0
  4316c4:	cbz	x8, 4316e8 <safe_atollu@plt+0x29fb8>
  4316c8:	mov	w8, wzr
  4316cc:	mov	w0, w8
  4316d0:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4316d4:	add	x1, x1, #0x7d9
  4316d8:	ldr	x2, [sp, #24]
  4316dc:	mov	w3, #0x1d87                	// #7559
  4316e0:	ldr	x4, [sp, #16]
  4316e4:	bl	406540 <log_assert_failed_realm@plt>
  4316e8:	ldur	x8, [x29, #-48]
  4316ec:	cmp	x8, #0x0
  4316f0:	cset	w9, ne  // ne = any
  4316f4:	mov	w10, #0x1                   	// #1
  4316f8:	eor	w9, w9, #0x1
  4316fc:	eor	w9, w9, w10
  431700:	eor	w9, w9, w10
  431704:	and	w9, w9, #0x1
  431708:	mov	w0, w9
  43170c:	sxtw	x8, w0
  431710:	cbz	x8, 431734 <safe_atollu@plt+0x2a004>
  431714:	mov	w8, wzr
  431718:	mov	w0, w8
  43171c:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  431720:	add	x1, x1, #0x7e6
  431724:	ldr	x2, [sp, #24]
  431728:	mov	w3, #0x1d88                	// #7560
  43172c:	ldr	x4, [sp, #16]
  431730:	bl	406540 <log_assert_failed_realm@plt>
  431734:	ldur	x0, [x29, #-16]
  431738:	ldur	x1, [x29, #-24]
  43173c:	sub	x2, x29, #0x38
  431740:	bl	43192c <safe_atollu@plt+0x2a1fc>
  431744:	stur	w0, [x29, #-68]
  431748:	ldur	w8, [x29, #-68]
  43174c:	cmp	w8, #0x0
  431750:	cset	w8, ge  // ge = tcont
  431754:	tbnz	w8, #0, 43176c <safe_atollu@plt+0x2a03c>
  431758:	ldur	w8, [x29, #-68]
  43175c:	stur	w8, [x29, #-4]
  431760:	mov	w8, #0x1                   	// #1
  431764:	stur	w8, [x29, #-72]
  431768:	b	43190c <safe_atollu@plt+0x2a1dc>
  43176c:	ldur	x0, [x29, #-32]
  431770:	ldur	x1, [x29, #-56]
  431774:	bl	407670 <path_equal@plt>
  431778:	tbnz	w0, #0, 431884 <safe_atollu@plt+0x2a154>
  43177c:	ldur	x0, [x29, #-56]
  431780:	mov	w8, wzr
  431784:	mov	w1, w8
  431788:	bl	407490 <access@plt>
  43178c:	cmp	w0, #0x0
  431790:	cset	w8, lt  // lt = tstop
  431794:	tbnz	w8, #0, 431884 <safe_atollu@plt+0x2a154>
  431798:	ldur	x3, [x29, #-56]
  43179c:	ldur	x4, [x29, #-32]
  4317a0:	sub	x0, x29, #0x49
  4317a4:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4317a8:	add	x1, x1, #0xa2b
  4317ac:	adrp	x2, 43e000 <safe_atollu@plt+0x368d0>
  4317b0:	add	x2, x2, #0xa2e
  4317b4:	bl	407680 <ask_char@plt>
  4317b8:	stur	w0, [x29, #-68]
  4317bc:	ldur	w8, [x29, #-68]
  4317c0:	cmp	w8, #0x0
  4317c4:	cset	w8, ge  // ge = tcont
  4317c8:	tbnz	w8, #0, 4317e0 <safe_atollu@plt+0x2a0b0>
  4317cc:	ldur	w8, [x29, #-68]
  4317d0:	stur	w8, [x29, #-4]
  4317d4:	mov	w8, #0x1                   	// #1
  4317d8:	stur	w8, [x29, #-72]
  4317dc:	b	43190c <safe_atollu@plt+0x2a1dc>
  4317e0:	ldurb	w8, [x29, #-73]
  4317e4:	cmp	w8, #0x79
  4317e8:	b.eq	431884 <safe_atollu@plt+0x2a154>  // b.none
  4317ec:	mov	w8, #0x4                   	// #4
  4317f0:	str	w8, [sp, #80]
  4317f4:	mov	w8, #0x81                  	// #129
  4317f8:	movk	w8, #0x4000, lsl #16
  4317fc:	str	w8, [sp, #76]
  431800:	str	wzr, [sp, #72]
  431804:	ldr	w0, [sp, #72]
  431808:	bl	4064d0 <log_get_max_level_realm@plt>
  43180c:	ldr	w8, [sp, #80]
  431810:	and	w8, w8, #0x7
  431814:	cmp	w0, w8
  431818:	b.lt	431854 <safe_atollu@plt+0x2a124>  // b.tstop
  43181c:	ldr	w8, [sp, #72]
  431820:	ldr	w9, [sp, #80]
  431824:	orr	w0, w9, w8, lsl #10
  431828:	ldr	w1, [sp, #76]
  43182c:	ldur	x6, [x29, #-24]
  431830:	ldr	x2, [sp, #24]
  431834:	mov	w3, #0x1d95                	// #7573
  431838:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  43183c:	add	x4, x4, #0xa67
  431840:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431844:	add	x5, x5, #0xa7d
  431848:	bl	4064e0 <log_internal_realm@plt>
  43184c:	str	w0, [sp, #12]
  431850:	b	431868 <safe_atollu@plt+0x2a138>
  431854:	ldr	w0, [sp, #76]
  431858:	bl	4064f0 <abs@plt>
  43185c:	mov	w8, wzr
  431860:	subs	w8, w8, w0, uxtb
  431864:	str	w8, [sp, #12]
  431868:	ldr	w8, [sp, #12]
  43186c:	str	w8, [sp, #68]
  431870:	ldr	w8, [sp, #68]
  431874:	stur	w8, [x29, #-4]
  431878:	mov	w8, #0x1                   	// #1
  43187c:	stur	w8, [x29, #-72]
  431880:	b	43190c <safe_atollu@plt+0x2a1dc>
  431884:	ldur	x0, [x29, #-56]
  431888:	ldur	x1, [x29, #-32]
  43188c:	sub	x2, x29, #0x40
  431890:	bl	431bf8 <safe_atollu@plt+0x2a4c8>
  431894:	stur	w0, [x29, #-68]
  431898:	ldur	w8, [x29, #-68]
  43189c:	cmp	w8, #0x0
  4318a0:	cset	w8, ge  // ge = tcont
  4318a4:	tbnz	w8, #0, 4318bc <safe_atollu@plt+0x2a18c>
  4318a8:	ldur	w8, [x29, #-68]
  4318ac:	stur	w8, [x29, #-4]
  4318b0:	mov	w8, #0x1                   	// #1
  4318b4:	stur	w8, [x29, #-72]
  4318b8:	b	43190c <safe_atollu@plt+0x2a1dc>
  4318bc:	ldur	x8, [x29, #-56]
  4318c0:	str	x8, [sp, #56]
  4318c4:	mov	x8, xzr
  4318c8:	stur	x8, [x29, #-56]
  4318cc:	ldr	x9, [sp, #56]
  4318d0:	str	x9, [sp, #48]
  4318d4:	ldr	x9, [sp, #48]
  4318d8:	ldur	x10, [x29, #-40]
  4318dc:	str	x9, [x10]
  4318e0:	ldur	x9, [x29, #-64]
  4318e4:	str	x9, [sp, #40]
  4318e8:	stur	x8, [x29, #-64]
  4318ec:	ldr	x8, [sp, #40]
  4318f0:	str	x8, [sp, #32]
  4318f4:	ldr	x8, [sp, #32]
  4318f8:	ldur	x9, [x29, #-48]
  4318fc:	str	x8, [x9]
  431900:	stur	wzr, [x29, #-4]
  431904:	mov	w11, #0x1                   	// #1
  431908:	stur	w11, [x29, #-72]
  43190c:	sub	x0, x29, #0x40
  431910:	bl	407e0c <safe_atollu@plt+0x6dc>
  431914:	sub	x0, x29, #0x38
  431918:	bl	407e0c <safe_atollu@plt+0x6dc>
  43191c:	ldur	w0, [x29, #-4]
  431920:	ldp	x29, x30, [sp, #160]
  431924:	add	sp, sp, #0xb0
  431928:	ret
  43192c:	sub	sp, sp, #0x90
  431930:	stp	x29, x30, [sp, #128]
  431934:	add	x29, sp, #0x80
  431938:	mov	x8, xzr
  43193c:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  431940:	add	x9, x9, #0xe41
  431944:	add	x9, x9, #0x3
  431948:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  43194c:	add	x10, x10, #0x83d
  431950:	stur	x0, [x29, #-16]
  431954:	stur	x1, [x29, #-24]
  431958:	stur	x2, [x29, #-32]
  43195c:	stur	x8, [x29, #-40]
  431960:	stur	x8, [x29, #-48]
  431964:	str	x9, [sp, #16]
  431968:	str	x10, [sp, #8]
  43196c:	ldur	x8, [x29, #-24]
  431970:	cmp	x8, #0x0
  431974:	cset	w9, ne  // ne = any
  431978:	mov	w10, #0x1                   	// #1
  43197c:	eor	w9, w9, #0x1
  431980:	eor	w9, w9, w10
  431984:	eor	w9, w9, w10
  431988:	and	w9, w9, #0x1
  43198c:	mov	w0, w9
  431990:	sxtw	x8, w0
  431994:	cbz	x8, 4319bc <safe_atollu@plt+0x2a28c>
  431998:	mov	w8, wzr
  43199c:	mov	w0, w8
  4319a0:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4319a4:	add	x1, x1, #0xe3e
  4319a8:	ldr	x2, [sp, #16]
  4319ac:	mov	w3, #0x1d43                	// #7491
  4319b0:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4319b4:	add	x4, x4, #0x7f3
  4319b8:	bl	406540 <log_assert_failed_realm@plt>
  4319bc:	ldur	x8, [x29, #-32]
  4319c0:	cmp	x8, #0x0
  4319c4:	cset	w9, ne  // ne = any
  4319c8:	mov	w10, #0x1                   	// #1
  4319cc:	eor	w9, w9, #0x1
  4319d0:	eor	w9, w9, w10
  4319d4:	eor	w9, w9, w10
  4319d8:	and	w9, w9, #0x1
  4319dc:	mov	w0, w9
  4319e0:	sxtw	x8, w0
  4319e4:	cbz	x8, 431a0c <safe_atollu@plt+0x2a2dc>
  4319e8:	mov	w8, wzr
  4319ec:	mov	w0, w8
  4319f0:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  4319f4:	add	x1, x1, #0x834
  4319f8:	ldr	x2, [sp, #16]
  4319fc:	mov	w3, #0x1d44                	// #7492
  431a00:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  431a04:	add	x4, x4, #0x7f3
  431a08:	bl	406540 <log_assert_failed_realm@plt>
  431a0c:	ldur	x8, [x29, #-16]
  431a10:	ldr	x0, [x8, #8]
  431a14:	ldur	x1, [x29, #-24]
  431a18:	mov	x8, #0xffffffffffffffff    	// #-1
  431a1c:	mov	x2, x8
  431a20:	bl	4074b0 <path_join_internal@plt>
  431a24:	stur	x0, [x29, #-40]
  431a28:	ldur	x8, [x29, #-40]
  431a2c:	cbnz	x8, 431a58 <safe_atollu@plt+0x2a328>
  431a30:	mov	w8, wzr
  431a34:	mov	w0, w8
  431a38:	ldr	x1, [sp, #16]
  431a3c:	mov	w2, #0x1d48                	// #7496
  431a40:	ldr	x3, [sp, #8]
  431a44:	bl	4066b0 <log_oom_internal@plt>
  431a48:	stur	w0, [x29, #-4]
  431a4c:	mov	w8, #0x1                   	// #1
  431a50:	stur	w8, [x29, #-52]
  431a54:	b	431bd8 <safe_atollu@plt+0x2a4a8>
  431a58:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  431a5c:	add	x8, x8, #0x368
  431a60:	ldrb	w9, [x8]
  431a64:	tbnz	w9, #0, 431a6c <safe_atollu@plt+0x2a33c>
  431a68:	b	431ab8 <safe_atollu@plt+0x2a388>
  431a6c:	ldur	x8, [x29, #-16]
  431a70:	ldr	x0, [x8, #16]
  431a74:	ldur	x1, [x29, #-24]
  431a78:	mov	x8, #0xffffffffffffffff    	// #-1
  431a7c:	mov	x2, x8
  431a80:	bl	4074b0 <path_join_internal@plt>
  431a84:	stur	x0, [x29, #-48]
  431a88:	ldur	x8, [x29, #-48]
  431a8c:	cbnz	x8, 431ab8 <safe_atollu@plt+0x2a388>
  431a90:	mov	w8, wzr
  431a94:	mov	w0, w8
  431a98:	ldr	x1, [sp, #16]
  431a9c:	mov	w2, #0x1d4d                	// #7501
  431aa0:	ldr	x3, [sp, #8]
  431aa4:	bl	4066b0 <log_oom_internal@plt>
  431aa8:	stur	w0, [x29, #-4]
  431aac:	mov	w8, #0x1                   	// #1
  431ab0:	stur	w8, [x29, #-52]
  431ab4:	b	431bd8 <safe_atollu@plt+0x2a4a8>
  431ab8:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  431abc:	add	x8, x8, #0x368
  431ac0:	ldrb	w9, [x8]
  431ac4:	tbnz	w9, #0, 431acc <safe_atollu@plt+0x2a39c>
  431ac8:	b	431ba8 <safe_atollu@plt+0x2a478>
  431acc:	ldur	x0, [x29, #-40]
  431ad0:	mov	w8, wzr
  431ad4:	mov	w1, w8
  431ad8:	bl	407490 <access@plt>
  431adc:	cmp	w0, #0x0
  431ae0:	cset	w8, lt  // lt = tstop
  431ae4:	tbnz	w8, #0, 431b80 <safe_atollu@plt+0x2a450>
  431ae8:	mov	w8, #0x3                   	// #3
  431aec:	stur	w8, [x29, #-56]
  431af0:	mov	w8, #0x11                  	// #17
  431af4:	movk	w8, #0x4000, lsl #16
  431af8:	stur	w8, [x29, #-60]
  431afc:	str	wzr, [sp, #64]
  431b00:	ldr	w0, [sp, #64]
  431b04:	bl	4064d0 <log_get_max_level_realm@plt>
  431b08:	ldur	w8, [x29, #-56]
  431b0c:	and	w8, w8, #0x7
  431b10:	cmp	w0, w8
  431b14:	b.lt	431b50 <safe_atollu@plt+0x2a420>  // b.tstop
  431b18:	ldr	w8, [sp, #64]
  431b1c:	ldur	w9, [x29, #-56]
  431b20:	orr	w0, w9, w8, lsl #10
  431b24:	ldur	w1, [x29, #-60]
  431b28:	ldur	x6, [x29, #-48]
  431b2c:	ldur	x7, [x29, #-40]
  431b30:	ldr	x2, [sp, #16]
  431b34:	mov	w3, #0x1d54                	// #7508
  431b38:	ldr	x4, [sp, #8]
  431b3c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431b40:	add	x5, x5, #0x84e
  431b44:	bl	4064e0 <log_internal_realm@plt>
  431b48:	str	w0, [sp, #4]
  431b4c:	b	431b64 <safe_atollu@plt+0x2a434>
  431b50:	ldur	w0, [x29, #-60]
  431b54:	bl	4064f0 <abs@plt>
  431b58:	mov	w8, wzr
  431b5c:	subs	w8, w8, w0, uxtb
  431b60:	str	w8, [sp, #4]
  431b64:	ldr	w8, [sp, #4]
  431b68:	str	w8, [sp, #60]
  431b6c:	ldr	w8, [sp, #60]
  431b70:	stur	w8, [x29, #-4]
  431b74:	mov	w8, #0x1                   	// #1
  431b78:	stur	w8, [x29, #-52]
  431b7c:	b	431bd8 <safe_atollu@plt+0x2a4a8>
  431b80:	ldur	x8, [x29, #-48]
  431b84:	str	x8, [sp, #48]
  431b88:	mov	x8, xzr
  431b8c:	stur	x8, [x29, #-48]
  431b90:	ldr	x8, [sp, #48]
  431b94:	str	x8, [sp, #40]
  431b98:	ldr	x8, [sp, #40]
  431b9c:	ldur	x9, [x29, #-32]
  431ba0:	str	x8, [x9]
  431ba4:	b	431bcc <safe_atollu@plt+0x2a49c>
  431ba8:	ldur	x8, [x29, #-40]
  431bac:	str	x8, [sp, #32]
  431bb0:	mov	x8, xzr
  431bb4:	stur	x8, [x29, #-40]
  431bb8:	ldr	x8, [sp, #32]
  431bbc:	str	x8, [sp, #24]
  431bc0:	ldr	x8, [sp, #24]
  431bc4:	ldur	x9, [x29, #-32]
  431bc8:	str	x8, [x9]
  431bcc:	stur	wzr, [x29, #-4]
  431bd0:	mov	w8, #0x1                   	// #1
  431bd4:	stur	w8, [x29, #-52]
  431bd8:	sub	x0, x29, #0x30
  431bdc:	bl	407e0c <safe_atollu@plt+0x6dc>
  431be0:	sub	x0, x29, #0x28
  431be4:	bl	407e0c <safe_atollu@plt+0x6dc>
  431be8:	ldur	w0, [x29, #-4]
  431bec:	ldp	x29, x30, [sp, #128]
  431bf0:	add	sp, sp, #0x90
  431bf4:	ret
  431bf8:	sub	sp, sp, #0xc0
  431bfc:	stp	x29, x30, [sp, #176]
  431c00:	add	x29, sp, #0xb0
  431c04:	mov	x8, xzr
  431c08:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  431c0c:	add	x9, x9, #0xe41
  431c10:	add	x9, x9, #0x3
  431c14:	adrp	x10, 43e000 <safe_atollu@plt+0x368d0>
  431c18:	add	x10, x10, #0x8f6
  431c1c:	adrp	x11, 43e000 <safe_atollu@plt+0x368d0>
  431c20:	add	x11, x11, #0x89e
  431c24:	stur	x0, [x29, #-16]
  431c28:	stur	x1, [x29, #-24]
  431c2c:	stur	x2, [x29, #-32]
  431c30:	stur	x8, [x29, #-40]
  431c34:	str	x9, [sp, #40]
  431c38:	str	x10, [sp, #32]
  431c3c:	str	x11, [sp, #24]
  431c40:	ldur	x8, [x29, #-16]
  431c44:	cmp	x8, #0x0
  431c48:	cset	w9, ne  // ne = any
  431c4c:	mov	w10, #0x1                   	// #1
  431c50:	eor	w9, w9, #0x1
  431c54:	eor	w9, w9, w10
  431c58:	eor	w9, w9, w10
  431c5c:	and	w9, w9, #0x1
  431c60:	mov	w0, w9
  431c64:	sxtw	x8, w0
  431c68:	cbz	x8, 431c8c <safe_atollu@plt+0x2a55c>
  431c6c:	mov	w8, wzr
  431c70:	mov	w0, w8
  431c74:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  431c78:	add	x1, x1, #0x895
  431c7c:	ldr	x2, [sp, #40]
  431c80:	mov	w3, #0x1d21                	// #7457
  431c84:	ldr	x4, [sp, #24]
  431c88:	bl	406540 <log_assert_failed_realm@plt>
  431c8c:	ldur	x8, [x29, #-24]
  431c90:	cmp	x8, #0x0
  431c94:	cset	w9, ne  // ne = any
  431c98:	mov	w10, #0x1                   	// #1
  431c9c:	eor	w9, w9, #0x1
  431ca0:	eor	w9, w9, w10
  431ca4:	eor	w9, w9, w10
  431ca8:	and	w9, w9, #0x1
  431cac:	mov	w0, w9
  431cb0:	sxtw	x8, w0
  431cb4:	cbz	x8, 431cd8 <safe_atollu@plt+0x2a5a8>
  431cb8:	mov	w8, wzr
  431cbc:	mov	w0, w8
  431cc0:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  431cc4:	add	x1, x1, #0x8dd
  431cc8:	ldr	x2, [sp, #40]
  431ccc:	mov	w3, #0x1d22                	// #7458
  431cd0:	ldr	x4, [sp, #24]
  431cd4:	bl	406540 <log_assert_failed_realm@plt>
  431cd8:	ldur	x8, [x29, #-32]
  431cdc:	cmp	x8, #0x0
  431ce0:	cset	w9, ne  // ne = any
  431ce4:	mov	w10, #0x1                   	// #1
  431ce8:	eor	w9, w9, #0x1
  431cec:	eor	w9, w9, w10
  431cf0:	eor	w9, w9, w10
  431cf4:	and	w9, w9, #0x1
  431cf8:	mov	w0, w9
  431cfc:	sxtw	x8, w0
  431d00:	cbz	x8, 431d24 <safe_atollu@plt+0x2a5f4>
  431d04:	mov	w8, wzr
  431d08:	mov	w0, w8
  431d0c:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  431d10:	add	x1, x1, #0x8eb
  431d14:	ldr	x2, [sp, #40]
  431d18:	mov	w3, #0x1d23                	// #7459
  431d1c:	ldr	x4, [sp, #24]
  431d20:	bl	406540 <log_assert_failed_realm@plt>
  431d24:	ldur	x0, [x29, #-16]
  431d28:	mov	x8, xzr
  431d2c:	mov	x1, x8
  431d30:	sub	x2, x29, #0x28
  431d34:	bl	407690 <tempfn_random@plt>
  431d38:	stur	w0, [x29, #-44]
  431d3c:	ldur	w9, [x29, #-44]
  431d40:	cmp	w9, #0x0
  431d44:	cset	w9, ge  // ge = tcont
  431d48:	tbnz	w9, #0, 431ddc <safe_atollu@plt+0x2a6ac>
  431d4c:	mov	w8, #0x3                   	// #3
  431d50:	stur	w8, [x29, #-48]
  431d54:	ldur	w8, [x29, #-44]
  431d58:	stur	w8, [x29, #-52]
  431d5c:	stur	wzr, [x29, #-56]
  431d60:	ldur	w0, [x29, #-56]
  431d64:	bl	4064d0 <log_get_max_level_realm@plt>
  431d68:	ldur	w8, [x29, #-48]
  431d6c:	and	w8, w8, #0x7
  431d70:	cmp	w0, w8
  431d74:	b.lt	431dac <safe_atollu@plt+0x2a67c>  // b.tstop
  431d78:	ldur	w8, [x29, #-56]
  431d7c:	ldur	w9, [x29, #-48]
  431d80:	orr	w0, w9, w8, lsl #10
  431d84:	ldur	w1, [x29, #-52]
  431d88:	ldur	x6, [x29, #-16]
  431d8c:	ldr	x2, [sp, #40]
  431d90:	mov	w3, #0x1d27                	// #7463
  431d94:	ldr	x4, [sp, #32]
  431d98:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431d9c:	add	x5, x5, #0x90c
  431da0:	bl	4064e0 <log_internal_realm@plt>
  431da4:	str	w0, [sp, #20]
  431da8:	b	431dc0 <safe_atollu@plt+0x2a690>
  431dac:	ldur	w0, [x29, #-52]
  431db0:	bl	4064f0 <abs@plt>
  431db4:	mov	w8, wzr
  431db8:	subs	w8, w8, w0, uxtb
  431dbc:	str	w8, [sp, #20]
  431dc0:	ldr	w8, [sp, #20]
  431dc4:	stur	w8, [x29, #-60]
  431dc8:	ldur	w8, [x29, #-60]
  431dcc:	stur	w8, [x29, #-4]
  431dd0:	mov	w8, #0x1                   	// #1
  431dd4:	stur	w8, [x29, #-64]
  431dd8:	b	432044 <safe_atollu@plt+0x2a914>
  431ddc:	ldur	x0, [x29, #-16]
  431de0:	mov	w1, #0x1ed                 	// #493
  431de4:	bl	4076a0 <mkdir_parents@plt>
  431de8:	stur	w0, [x29, #-44]
  431dec:	ldur	w8, [x29, #-44]
  431df0:	cmp	w8, #0x0
  431df4:	cset	w8, ge  // ge = tcont
  431df8:	tbnz	w8, #0, 431e8c <safe_atollu@plt+0x2a75c>
  431dfc:	mov	w8, #0x3                   	// #3
  431e00:	stur	w8, [x29, #-68]
  431e04:	ldur	w8, [x29, #-44]
  431e08:	stur	w8, [x29, #-72]
  431e0c:	stur	wzr, [x29, #-76]
  431e10:	ldur	w0, [x29, #-76]
  431e14:	bl	4064d0 <log_get_max_level_realm@plt>
  431e18:	ldur	w8, [x29, #-68]
  431e1c:	and	w8, w8, #0x7
  431e20:	cmp	w0, w8
  431e24:	b.lt	431e5c <safe_atollu@plt+0x2a72c>  // b.tstop
  431e28:	ldur	w8, [x29, #-76]
  431e2c:	ldur	w9, [x29, #-68]
  431e30:	orr	w0, w9, w8, lsl #10
  431e34:	ldur	w1, [x29, #-72]
  431e38:	ldur	x6, [x29, #-16]
  431e3c:	ldr	x2, [sp, #40]
  431e40:	mov	w3, #0x1d2b                	// #7467
  431e44:	ldr	x4, [sp, #32]
  431e48:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431e4c:	add	x5, x5, #0x940
  431e50:	bl	4064e0 <log_internal_realm@plt>
  431e54:	str	w0, [sp, #16]
  431e58:	b	431e70 <safe_atollu@plt+0x2a740>
  431e5c:	ldur	w0, [x29, #-72]
  431e60:	bl	4064f0 <abs@plt>
  431e64:	mov	w8, wzr
  431e68:	subs	w8, w8, w0, uxtb
  431e6c:	str	w8, [sp, #16]
  431e70:	ldr	w8, [sp, #16]
  431e74:	stur	w8, [x29, #-80]
  431e78:	ldur	w8, [x29, #-80]
  431e7c:	stur	w8, [x29, #-4]
  431e80:	mov	w8, #0x1                   	// #1
  431e84:	stur	w8, [x29, #-64]
  431e88:	b	432044 <safe_atollu@plt+0x2a914>
  431e8c:	ldur	x0, [x29, #-24]
  431e90:	ldur	x1, [x29, #-40]
  431e94:	mov	w8, wzr
  431e98:	mov	w2, w8
  431e9c:	mov	w3, #0x1a4                 	// #420
  431ea0:	mov	w4, w8
  431ea4:	mov	w5, w8
  431ea8:	mov	w6, #0x1                   	// #1
  431eac:	bl	43205c <safe_atollu@plt+0x2a92c>
  431eb0:	stur	w0, [x29, #-44]
  431eb4:	ldur	w8, [x29, #-44]
  431eb8:	mov	w9, #0xfffffffe            	// #-2
  431ebc:	cmp	w8, w9
  431ec0:	b.ne	431f74 <safe_atollu@plt+0x2a844>  // b.any
  431ec4:	ldur	x0, [x29, #-40]
  431ec8:	bl	4076b0 <touch@plt>
  431ecc:	stur	w0, [x29, #-44]
  431ed0:	ldur	w8, [x29, #-44]
  431ed4:	cmp	w8, #0x0
  431ed8:	cset	w8, ge  // ge = tcont
  431edc:	tbnz	w8, #0, 431f70 <safe_atollu@plt+0x2a840>
  431ee0:	mov	w8, #0x3                   	// #3
  431ee4:	stur	w8, [x29, #-84]
  431ee8:	ldur	w8, [x29, #-44]
  431eec:	str	w8, [sp, #88]
  431ef0:	str	wzr, [sp, #84]
  431ef4:	ldr	w0, [sp, #84]
  431ef8:	bl	4064d0 <log_get_max_level_realm@plt>
  431efc:	ldur	w8, [x29, #-84]
  431f00:	and	w8, w8, #0x7
  431f04:	cmp	w0, w8
  431f08:	b.lt	431f40 <safe_atollu@plt+0x2a810>  // b.tstop
  431f0c:	ldr	w8, [sp, #84]
  431f10:	ldur	w9, [x29, #-84]
  431f14:	orr	w0, w9, w8, lsl #10
  431f18:	ldr	w1, [sp, #88]
  431f1c:	ldur	x6, [x29, #-40]
  431f20:	ldr	x2, [sp, #40]
  431f24:	mov	w3, #0x1d32                	// #7474
  431f28:	ldr	x4, [sp, #32]
  431f2c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431f30:	add	x5, x5, #0x96a
  431f34:	bl	4064e0 <log_internal_realm@plt>
  431f38:	str	w0, [sp, #12]
  431f3c:	b	431f54 <safe_atollu@plt+0x2a824>
  431f40:	ldr	w0, [sp, #88]
  431f44:	bl	4064f0 <abs@plt>
  431f48:	mov	w8, wzr
  431f4c:	subs	w8, w8, w0, uxtb
  431f50:	str	w8, [sp, #12]
  431f54:	ldr	w8, [sp, #12]
  431f58:	str	w8, [sp, #80]
  431f5c:	ldr	w8, [sp, #80]
  431f60:	stur	w8, [x29, #-4]
  431f64:	mov	w8, #0x1                   	// #1
  431f68:	stur	w8, [x29, #-64]
  431f6c:	b	432044 <safe_atollu@plt+0x2a914>
  431f70:	b	432014 <safe_atollu@plt+0x2a8e4>
  431f74:	ldur	w8, [x29, #-44]
  431f78:	cmp	w8, #0x0
  431f7c:	cset	w8, ge  // ge = tcont
  431f80:	tbnz	w8, #0, 432014 <safe_atollu@plt+0x2a8e4>
  431f84:	mov	w8, #0x3                   	// #3
  431f88:	str	w8, [sp, #76]
  431f8c:	ldur	w8, [x29, #-44]
  431f90:	str	w8, [sp, #72]
  431f94:	str	wzr, [sp, #68]
  431f98:	ldr	w0, [sp, #68]
  431f9c:	bl	4064d0 <log_get_max_level_realm@plt>
  431fa0:	ldr	w8, [sp, #76]
  431fa4:	and	w8, w8, #0x7
  431fa8:	cmp	w0, w8
  431fac:	b.lt	431fe4 <safe_atollu@plt+0x2a8b4>  // b.tstop
  431fb0:	ldr	w8, [sp, #68]
  431fb4:	ldr	w9, [sp, #76]
  431fb8:	orr	w0, w9, w8, lsl #10
  431fbc:	ldr	w1, [sp, #72]
  431fc0:	ldur	x6, [x29, #-16]
  431fc4:	ldr	x2, [sp, #40]
  431fc8:	mov	w3, #0x1d35                	// #7477
  431fcc:	ldr	x4, [sp, #32]
  431fd0:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  431fd4:	add	x5, x5, #0x993
  431fd8:	bl	4064e0 <log_internal_realm@plt>
  431fdc:	str	w0, [sp, #8]
  431fe0:	b	431ff8 <safe_atollu@plt+0x2a8c8>
  431fe4:	ldr	w0, [sp, #72]
  431fe8:	bl	4064f0 <abs@plt>
  431fec:	mov	w8, wzr
  431ff0:	subs	w8, w8, w0, uxtb
  431ff4:	str	w8, [sp, #8]
  431ff8:	ldr	w8, [sp, #8]
  431ffc:	str	w8, [sp, #64]
  432000:	ldr	w8, [sp, #64]
  432004:	stur	w8, [x29, #-4]
  432008:	mov	w8, #0x1                   	// #1
  43200c:	stur	w8, [x29, #-64]
  432010:	b	432044 <safe_atollu@plt+0x2a914>
  432014:	ldur	x8, [x29, #-40]
  432018:	str	x8, [sp, #56]
  43201c:	mov	x8, xzr
  432020:	stur	x8, [x29, #-40]
  432024:	ldr	x8, [sp, #56]
  432028:	str	x8, [sp, #48]
  43202c:	ldr	x8, [sp, #48]
  432030:	ldur	x9, [x29, #-32]
  432034:	str	x8, [x9]
  432038:	stur	wzr, [x29, #-4]
  43203c:	mov	w10, #0x1                   	// #1
  432040:	stur	w10, [x29, #-64]
  432044:	sub	x0, x29, #0x28
  432048:	bl	407e0c <safe_atollu@plt+0x6dc>
  43204c:	ldur	w0, [x29, #-4]
  432050:	ldp	x29, x30, [sp, #176]
  432054:	add	sp, sp, #0xc0
  432058:	ret
  43205c:	sub	sp, sp, #0x40
  432060:	stp	x29, x30, [sp, #48]
  432064:	add	x29, sp, #0x30
  432068:	mov	x8, xzr
  43206c:	mov	x7, x8
  432070:	stur	x0, [x29, #-8]
  432074:	stur	x1, [x29, #-16]
  432078:	stur	w2, [x29, #-20]
  43207c:	str	w3, [sp, #24]
  432080:	str	w4, [sp, #20]
  432084:	str	w5, [sp, #16]
  432088:	str	w6, [sp, #12]
  43208c:	ldur	x0, [x29, #-8]
  432090:	ldur	x1, [x29, #-16]
  432094:	ldur	w2, [x29, #-20]
  432098:	ldr	w3, [sp, #24]
  43209c:	ldr	w4, [sp, #20]
  4320a0:	ldr	w5, [sp, #16]
  4320a4:	ldr	w6, [sp, #12]
  4320a8:	mov	x9, sp
  4320ac:	str	x8, [x9]
  4320b0:	bl	4076c0 <copy_file_full@plt>
  4320b4:	ldp	x29, x30, [sp, #48]
  4320b8:	add	sp, sp, #0x40
  4320bc:	ret
  4320c0:	stp	x29, x30, [sp, #-32]!
  4320c4:	str	x28, [sp, #16]
  4320c8:	mov	x29, sp
  4320cc:	sub	sp, sp, #0x110
  4320d0:	mov	w8, wzr
  4320d4:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  4320d8:	add	x9, x9, #0xe41
  4320dc:	add	x9, x9, #0x3
  4320e0:	sub	x1, x29, #0x58
  4320e4:	stur	xzr, [x29, #-32]
  4320e8:	stur	xzr, [x29, #-24]
  4320ec:	stur	xzr, [x29, #-16]
  4320f0:	mov	w0, w8
  4320f4:	stur	x9, [x29, #-208]
  4320f8:	bl	40c730 <safe_atollu@plt+0x5000>
  4320fc:	stur	w0, [x29, #-92]
  432100:	ldur	w8, [x29, #-92]
  432104:	cmp	w8, #0x0
  432108:	cset	w8, ge  // ge = tcont
  43210c:	tbnz	w8, #0, 432124 <safe_atollu@plt+0x2a9f4>
  432110:	ldur	w8, [x29, #-92]
  432114:	stur	w8, [x29, #-4]
  432118:	mov	w8, #0x1                   	// #1
  43211c:	stur	w8, [x29, #-96]
  432120:	b	432604 <safe_atollu@plt+0x2aed4>
  432124:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  432128:	add	x8, x8, #0x314
  43212c:	ldr	w9, [x8]
  432130:	subs	w9, w9, #0x1
  432134:	mov	w8, w9
  432138:	ubfx	x8, x8, #0, #32
  43213c:	cmp	x8, #0x4
  432140:	stur	x8, [x29, #-216]
  432144:	b.hi	4321a0 <safe_atollu@plt+0x2aa70>  // b.pmore
  432148:	adrp	x8, 433000 <safe_atollu@plt+0x2b8d0>
  43214c:	add	x8, x8, #0x288
  432150:	ldur	x11, [x29, #-216]
  432154:	ldrsw	x10, [x8, x11, lsl #2]
  432158:	add	x9, x8, x10
  43215c:	br	x9
  432160:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  432164:	add	x8, x8, #0xed8
  432168:	stur	x8, [x29, #-80]
  43216c:	b	4321ac <safe_atollu@plt+0x2aa7c>
  432170:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  432174:	add	x8, x8, #0xedd
  432178:	stur	x8, [x29, #-80]
  43217c:	b	4321ac <safe_atollu@plt+0x2aa7c>
  432180:	adrp	x8, 436000 <safe_atollu@plt+0x2e8d0>
  432184:	add	x8, x8, #0x1ea
  432188:	stur	x8, [x29, #-80]
  43218c:	b	4321ac <safe_atollu@plt+0x2aa7c>
  432190:	adrp	x8, 439000 <safe_atollu@plt+0x318d0>
  432194:	add	x8, x8, #0x675
  432198:	stur	x8, [x29, #-80]
  43219c:	b	4321ac <safe_atollu@plt+0x2aa7c>
  4321a0:	adrp	x8, 435000 <safe_atollu@plt+0x2d8d0>
  4321a4:	add	x8, x8, #0xee6
  4321a8:	stur	x8, [x29, #-80]
  4321ac:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4321b0:	add	x8, x8, #0x320
  4321b4:	ldrb	w9, [x8]
  4321b8:	tbnz	w9, #0, 4321c0 <safe_atollu@plt+0x2aa90>
  4321bc:	b	4323e0 <safe_atollu@plt+0x2acb0>
  4321c0:	sub	x8, x29, #0x70
  4321c4:	adrp	x9, 43e000 <safe_atollu@plt+0x368d0>
  4321c8:	add	x9, x9, #0xc49
  4321cc:	stur	x9, [x29, #-112]
  4321d0:	ldur	x9, [x29, #-80]
  4321d4:	str	x9, [x8, #8]
  4321d8:	stur	xzr, [x29, #-136]
  4321dc:	stur	xzr, [x29, #-144]
  4321e0:	ldur	x8, [x29, #-144]
  4321e4:	mov	w9, #0x0                   	// #0
  4321e8:	cmp	x8, #0x2
  4321ec:	stur	w9, [x29, #-220]
  4321f0:	b.cs	432218 <safe_atollu@plt+0x2aae8>  // b.hs, b.nlast
  4321f4:	ldur	x8, [x29, #-144]
  4321f8:	mov	x9, #0x8                   	// #8
  4321fc:	mul	x8, x9, x8
  432200:	sub	x9, x29, #0x70
  432204:	add	x8, x9, x8
  432208:	ldr	x8, [x8]
  43220c:	cmp	x8, #0x0
  432210:	cset	w10, ne  // ne = any
  432214:	stur	w10, [x29, #-220]
  432218:	ldur	w8, [x29, #-220]
  43221c:	tbnz	w8, #0, 432224 <safe_atollu@plt+0x2aaf4>
  432220:	b	43225c <safe_atollu@plt+0x2ab2c>
  432224:	ldur	x8, [x29, #-144]
  432228:	mov	x9, #0x8                   	// #8
  43222c:	mul	x8, x9, x8
  432230:	sub	x9, x29, #0x70
  432234:	add	x8, x9, x8
  432238:	ldr	x0, [x8]
  43223c:	bl	4066c0 <strlen@plt>
  432240:	ldur	x8, [x29, #-136]
  432244:	add	x8, x8, x0
  432248:	stur	x8, [x29, #-136]
  43224c:	ldur	x8, [x29, #-144]
  432250:	add	x8, x8, #0x1
  432254:	stur	x8, [x29, #-144]
  432258:	b	4321e0 <safe_atollu@plt+0x2aab0>
  43225c:	ldur	x8, [x29, #-136]
  432260:	add	x8, x8, #0x1
  432264:	stur	x8, [x29, #-152]
  432268:	ldur	x1, [x29, #-152]
  43226c:	mov	x0, #0x1                   	// #1
  432270:	bl	41b6bc <safe_atollu@plt+0x13f8c>
  432274:	mov	w8, #0x1                   	// #1
  432278:	eor	w9, w0, #0x1
  43227c:	eor	w9, w9, w8
  432280:	eor	w9, w9, w8
  432284:	eor	w8, w9, w8
  432288:	and	w8, w8, #0x1
  43228c:	mov	w1, w8
  432290:	sxtw	x10, w1
  432294:	cbz	x10, 4322bc <safe_atollu@plt+0x2ab8c>
  432298:	mov	w8, wzr
  43229c:	mov	w0, w8
  4322a0:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4322a4:	add	x1, x1, #0x434
  4322a8:	ldur	x2, [x29, #-208]
  4322ac:	mov	w3, #0x2438                	// #9272
  4322b0:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4322b4:	add	x4, x4, #0xc4e
  4322b8:	bl	406540 <log_assert_failed_realm@plt>
  4322bc:	ldur	x8, [x29, #-152]
  4322c0:	mov	x9, #0x1                   	// #1
  4322c4:	mul	x8, x9, x8
  4322c8:	cmp	x8, #0x400, lsl #12
  4322cc:	cset	w10, ls  // ls = plast
  4322d0:	mov	w11, #0x1                   	// #1
  4322d4:	eor	w10, w10, #0x1
  4322d8:	eor	w10, w10, w11
  4322dc:	eor	w10, w10, w11
  4322e0:	and	w10, w10, #0x1
  4322e4:	mov	w0, w10
  4322e8:	sxtw	x8, w0
  4322ec:	cbz	x8, 432314 <safe_atollu@plt+0x2abe4>
  4322f0:	mov	w8, wzr
  4322f4:	mov	w0, w8
  4322f8:	adrp	x1, 43b000 <safe_atollu@plt+0x338d0>
  4322fc:	add	x1, x1, #0x483
  432300:	ldur	x2, [x29, #-208]
  432304:	mov	w3, #0x2438                	// #9272
  432308:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  43230c:	add	x4, x4, #0xc4e
  432310:	bl	406540 <log_assert_failed_realm@plt>
  432314:	ldur	x8, [x29, #-152]
  432318:	mov	x9, #0x1                   	// #1
  43231c:	mul	x8, x9, x8
  432320:	mul	x8, x8, x9
  432324:	add	x8, x8, #0xf
  432328:	and	x8, x8, #0xfffffffffffffff0
  43232c:	mov	x9, sp
  432330:	subs	x8, x9, x8
  432334:	mov	sp, x8
  432338:	stur	x8, [x29, #-160]
  43233c:	ldur	x8, [x29, #-160]
  432340:	stur	x8, [x29, #-120]
  432344:	stur	x8, [x29, #-128]
  432348:	stur	xzr, [x29, #-144]
  43234c:	ldur	x8, [x29, #-144]
  432350:	mov	w9, #0x0                   	// #0
  432354:	cmp	x8, #0x2
  432358:	stur	w9, [x29, #-224]
  43235c:	b.cs	432384 <safe_atollu@plt+0x2ac54>  // b.hs, b.nlast
  432360:	ldur	x8, [x29, #-144]
  432364:	mov	x9, #0x8                   	// #8
  432368:	mul	x8, x9, x8
  43236c:	sub	x9, x29, #0x70
  432370:	add	x8, x9, x8
  432374:	ldr	x8, [x8]
  432378:	cmp	x8, #0x0
  43237c:	cset	w10, ne  // ne = any
  432380:	stur	w10, [x29, #-224]
  432384:	ldur	w8, [x29, #-224]
  432388:	tbnz	w8, #0, 432390 <safe_atollu@plt+0x2ac60>
  43238c:	b	4323c4 <safe_atollu@plt+0x2ac94>
  432390:	ldur	x0, [x29, #-128]
  432394:	ldur	x8, [x29, #-144]
  432398:	mov	x9, #0x8                   	// #8
  43239c:	mul	x8, x9, x8
  4323a0:	sub	x9, x29, #0x70
  4323a4:	add	x8, x9, x8
  4323a8:	ldr	x1, [x8]
  4323ac:	bl	406b30 <stpcpy@plt>
  4323b0:	stur	x0, [x29, #-128]
  4323b4:	ldur	x8, [x29, #-144]
  4323b8:	add	x8, x8, #0x1
  4323bc:	stur	x8, [x29, #-144]
  4323c0:	b	43234c <safe_atollu@plt+0x2ac1c>
  4323c4:	ldur	x8, [x29, #-128]
  4323c8:	mov	w9, #0x0                   	// #0
  4323cc:	strb	w9, [x8]
  4323d0:	ldur	x8, [x29, #-120]
  4323d4:	stur	x8, [x29, #-168]
  4323d8:	ldur	x8, [x29, #-168]
  4323dc:	stur	x8, [x29, #-80]
  4323e0:	bl	42d44c <safe_atollu@plt+0x25d1c>
  4323e4:	ldur	x8, [x29, #-88]
  4323e8:	ldur	x9, [x29, #-80]
  4323ec:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  4323f0:	add	x10, x10, #0x328
  4323f4:	ldr	x10, [x10]
  4323f8:	sub	sp, sp, #0x10
  4323fc:	mov	x0, x8
  432400:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  432404:	add	x1, x1, #0x164
  432408:	adrp	x2, 439000 <safe_atollu@plt+0x318d0>
  43240c:	add	x2, x2, #0x17b
  432410:	adrp	x3, 439000 <safe_atollu@plt+0x318d0>
  432414:	add	x3, x3, #0x193
  432418:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  43241c:	add	x4, x4, #0xc71
  432420:	sub	x5, x29, #0x20
  432424:	mov	x8, xzr
  432428:	mov	x6, x8
  43242c:	adrp	x7, 43e000 <safe_atollu@plt+0x368d0>
  432430:	add	x7, x7, #0xc82
  432434:	mov	x8, sp
  432438:	str	x9, [x8]
  43243c:	mov	x8, sp
  432440:	str	x10, [x8, #8]
  432444:	bl	406600 <sd_bus_call_method@plt>
  432448:	add	sp, sp, #0x10
  43244c:	stur	w0, [x29, #-92]
  432450:	ldur	w11, [x29, #-92]
  432454:	cmp	w11, #0x0
  432458:	cset	w11, ge  // ge = tcont
  43245c:	tbnz	w11, #0, 432520 <safe_atollu@plt+0x2adf0>
  432460:	mov	w8, #0x4                   	// #4
  432464:	stur	w8, [x29, #-172]
  432468:	ldur	w8, [x29, #-92]
  43246c:	stur	w8, [x29, #-176]
  432470:	stur	wzr, [x29, #-180]
  432474:	ldur	w0, [x29, #-180]
  432478:	bl	4064d0 <log_get_max_level_realm@plt>
  43247c:	ldur	w8, [x29, #-172]
  432480:	and	w8, w8, #0x7
  432484:	cmp	w0, w8
  432488:	b.lt	4324f0 <safe_atollu@plt+0x2adc0>  // b.tstop
  43248c:	ldur	w8, [x29, #-180]
  432490:	ldur	w9, [x29, #-172]
  432494:	orr	w0, w9, w8, lsl #10
  432498:	ldur	w1, [x29, #-176]
  43249c:	ldur	w8, [x29, #-92]
  4324a0:	sub	x10, x29, #0x20
  4324a4:	stur	w0, [x29, #-228]
  4324a8:	mov	x0, x10
  4324ac:	stur	w1, [x29, #-232]
  4324b0:	mov	w1, w8
  4324b4:	bl	406610 <bus_error_message@plt>
  4324b8:	ldur	w8, [x29, #-228]
  4324bc:	stur	x0, [x29, #-240]
  4324c0:	mov	w0, w8
  4324c4:	ldur	w1, [x29, #-232]
  4324c8:	ldur	x2, [x29, #-208]
  4324cc:	mov	w3, #0x2448                	// #9288
  4324d0:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4324d4:	add	x4, x4, #0xc85
  4324d8:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4324dc:	add	x5, x5, #0xc9e
  4324e0:	ldur	x6, [x29, #-240]
  4324e4:	bl	4064e0 <log_internal_realm@plt>
  4324e8:	stur	w0, [x29, #-244]
  4324ec:	b	432504 <safe_atollu@plt+0x2add4>
  4324f0:	ldur	w0, [x29, #-176]
  4324f4:	bl	4064f0 <abs@plt>
  4324f8:	mov	w8, wzr
  4324fc:	subs	w8, w8, w0, uxtb
  432500:	stur	w8, [x29, #-244]
  432504:	ldur	w8, [x29, #-244]
  432508:	stur	w8, [x29, #-184]
  43250c:	ldur	w8, [x29, #-184]
  432510:	stur	w8, [x29, #-4]
  432514:	mov	w8, #0x1                   	// #1
  432518:	stur	w8, [x29, #-96]
  43251c:	b	432604 <safe_atollu@plt+0x2aed4>
  432520:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  432524:	add	x8, x8, #0x318
  432528:	ldrb	w9, [x8]
  43252c:	tbnz	w9, #0, 4325f8 <safe_atollu@plt+0x2aec8>
  432530:	mov	w8, #0x6                   	// #6
  432534:	stur	w8, [x29, #-188]
  432538:	stur	wzr, [x29, #-192]
  43253c:	stur	wzr, [x29, #-196]
  432540:	ldur	w0, [x29, #-196]
  432544:	bl	4064d0 <log_get_max_level_realm@plt>
  432548:	ldur	w8, [x29, #-188]
  43254c:	and	w8, w8, #0x7
  432550:	cmp	w0, w8
  432554:	b.lt	4325d4 <safe_atollu@plt+0x2aea4>  // b.tstop
  432558:	ldur	w8, [x29, #-196]
  43255c:	ldur	w9, [x29, #-188]
  432560:	orr	w0, w9, w8, lsl #10
  432564:	ldur	w1, [x29, #-192]
  432568:	adrp	x10, 450000 <string_hash_ops@@SD_SHARED+0x20>
  43256c:	add	x10, x10, #0x328
  432570:	ldr	x2, [x10]
  432574:	sub	x10, x29, #0x46
  432578:	stur	w0, [x29, #-248]
  43257c:	mov	x0, x10
  432580:	mov	x10, #0x26                  	// #38
  432584:	stur	w1, [x29, #-252]
  432588:	mov	x1, x10
  43258c:	bl	407020 <format_timestamp@plt>
  432590:	ldur	w8, [x29, #-248]
  432594:	sub	x9, x29, #0x8
  432598:	stur	x0, [x9, #-256]
  43259c:	mov	w0, w8
  4325a0:	ldur	w1, [x29, #-252]
  4325a4:	ldur	x2, [x29, #-208]
  4325a8:	mov	w3, #0x244b                	// #9291
  4325ac:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4325b0:	add	x4, x4, #0xc85
  4325b4:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  4325b8:	add	x5, x5, #0xcf0
  4325bc:	sub	x8, x29, #0x8
  4325c0:	ldur	x6, [x8, #-256]
  4325c4:	bl	4064e0 <log_internal_realm@plt>
  4325c8:	sub	x8, x29, #0xc
  4325cc:	stur	w0, [x8, #-256]
  4325d0:	b	4325ec <safe_atollu@plt+0x2aebc>
  4325d4:	ldur	w0, [x29, #-192]
  4325d8:	bl	4064f0 <abs@plt>
  4325dc:	mov	w8, wzr
  4325e0:	subs	w8, w8, w0, uxtb
  4325e4:	sub	x9, x29, #0xc
  4325e8:	stur	w8, [x9, #-256]
  4325ec:	sub	x8, x29, #0xc
  4325f0:	ldur	w8, [x8, #-256]
  4325f4:	stur	w8, [x29, #-200]
  4325f8:	stur	wzr, [x29, #-4]
  4325fc:	mov	w8, #0x1                   	// #1
  432600:	stur	w8, [x29, #-96]
  432604:	sub	x0, x29, #0x20
  432608:	bl	406620 <sd_bus_error_free@plt>
  43260c:	ldur	w0, [x29, #-4]
  432610:	mov	sp, x29
  432614:	ldr	x28, [sp, #16]
  432618:	ldp	x29, x30, [sp], #32
  43261c:	ret
  432620:	sub	sp, sp, #0x30
  432624:	stp	x29, x30, [sp, #32]
  432628:	add	x29, sp, #0x20
  43262c:	adrp	x8, 450000 <string_hash_ops@@SD_SHARED+0x20>
  432630:	add	x8, x8, #0x314
  432634:	adrp	x9, 435000 <safe_atollu@plt+0x2d8d0>
  432638:	add	x9, x9, #0xe41
  43263c:	add	x2, x9, #0x3
  432640:	stur	x8, [x29, #-8]
  432644:	str	x2, [sp, #16]
  432648:	ldur	x8, [x29, #-8]
  43264c:	ldr	w9, [x8]
  432650:	cmp	w9, #0x0
  432654:	cset	w9, lt  // lt = tstop
  432658:	mov	w10, #0x0                   	// #0
  43265c:	str	w10, [sp, #12]
  432660:	tbnz	w9, #0, 432678 <safe_atollu@plt+0x2af48>
  432664:	ldur	x8, [x29, #-8]
  432668:	ldr	w9, [x8]
  43266c:	cmp	w9, #0x15
  432670:	cset	w9, lt  // lt = tstop
  432674:	str	w9, [sp, #12]
  432678:	ldr	w8, [sp, #12]
  43267c:	mov	w9, #0x1                   	// #1
  432680:	eor	w8, w8, #0x1
  432684:	eor	w8, w8, w9
  432688:	eor	w8, w8, w9
  43268c:	and	w8, w8, #0x1
  432690:	mov	w0, w8
  432694:	sxtw	x10, w0
  432698:	cbz	x10, 4326c0 <safe_atollu@plt+0x2af90>
  43269c:	mov	w8, wzr
  4326a0:	mov	w0, w8
  4326a4:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  4326a8:	add	x1, x1, #0xa39
  4326ac:	ldr	x2, [sp, #16]
  4326b0:	mov	w3, #0x237f                	// #9087
  4326b4:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  4326b8:	add	x4, x4, #0xd5b
  4326bc:	bl	406540 <log_assert_failed_realm@plt>
  4326c0:	ldur	x8, [x29, #-8]
  4326c4:	ldrsw	x9, [x8]
  4326c8:	adrp	x10, 435000 <safe_atollu@plt+0x2d8d0>
  4326cc:	add	x10, x10, #0xe00
  4326d0:	ldrb	w0, [x10, x9]
  4326d4:	ldp	x29, x30, [sp, #32]
  4326d8:	add	sp, sp, #0x30
  4326dc:	ret
  4326e0:	sub	sp, sp, #0x10
  4326e4:	str	x0, [sp, #8]
  4326e8:	str	x1, [sp]
  4326ec:	ldr	x8, [sp, #8]
  4326f0:	ldr	x9, [sp]
  4326f4:	add	x8, x8, x9
  4326f8:	subs	x8, x8, #0x1
  4326fc:	ldr	x9, [sp]
  432700:	subs	x9, x9, #0x1
  432704:	bic	x0, x8, x9
  432708:	add	sp, sp, #0x10
  43270c:	ret
  432710:	stp	x29, x30, [sp, #-32]!
  432714:	str	x28, [sp, #16]
  432718:	mov	x29, sp
  43271c:	sub	sp, sp, #0x3a0
  432720:	mov	w8, #0xffffffff            	// #-1
  432724:	adrp	x9, 43e000 <safe_atollu@plt+0x368d0>
  432728:	add	x9, x9, #0xe7c
  43272c:	add	x9, x9, #0x3
  432730:	sturb	w0, [x29, #-5]
  432734:	str	w8, [sp, #532]
  432738:	ldurb	w8, [x29, #-5]
  43273c:	str	x9, [sp, #48]
  432740:	cbnz	w8, 432754 <safe_atollu@plt+0x2b024>
  432744:	stur	wzr, [x29, #-4]
  432748:	mov	w8, #0x1                   	// #1
  43274c:	str	w8, [sp, #512]
  432750:	b	4329cc <safe_atollu@plt+0x2b29c>
  432754:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  432758:	add	x8, x8, #0xe62
  43275c:	str	x8, [sp, #520]
  432760:	str	x8, [sp, #472]
  432764:	ldr	x8, [sp, #472]
  432768:	add	x9, sp, #0x1e0
  43276c:	str	x8, [sp, #480]
  432770:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  432774:	add	x8, x8, #0xe6f
  432778:	str	x8, [x9, #8]
  43277c:	mov	x8, xzr
  432780:	str	x8, [x9, #16]
  432784:	str	x9, [sp, #504]
  432788:	ldr	x8, [sp, #520]
  43278c:	cbz	x8, 4327e0 <safe_atollu@plt+0x2b0b0>
  432790:	ldr	x0, [sp, #520]
  432794:	mov	w1, #0x901                 	// #2305
  432798:	movk	w1, #0x8, lsl #16
  43279c:	bl	4076d0 <open64@plt>
  4327a0:	str	w0, [sp, #532]
  4327a4:	ldr	w8, [sp, #532]
  4327a8:	cmp	w8, #0x0
  4327ac:	cset	w8, ge  // ge = tcont
  4327b0:	tbnz	w8, #0, 4327c4 <safe_atollu@plt+0x2b094>
  4327b4:	bl	4065f0 <__errno_location@plt>
  4327b8:	ldr	w8, [x0]
  4327bc:	cmp	w8, #0x2
  4327c0:	b.eq	4327c8 <safe_atollu@plt+0x2b098>  // b.none
  4327c4:	b	4327e0 <safe_atollu@plt+0x2b0b0>
  4327c8:	ldr	x8, [sp, #504]
  4327cc:	add	x9, x8, #0x8
  4327d0:	str	x9, [sp, #504]
  4327d4:	ldr	x8, [x8, #8]
  4327d8:	str	x8, [sp, #520]
  4327dc:	b	432788 <safe_atollu@plt+0x2b058>
  4327e0:	ldr	w8, [sp, #532]
  4327e4:	cmp	w8, #0x0
  4327e8:	cset	w8, ge  // ge = tcont
  4327ec:	tbnz	w8, #0, 4328a4 <safe_atollu@plt+0x2b174>
  4327f0:	bl	4065f0 <__errno_location@plt>
  4327f4:	ldr	w8, [x0]
  4327f8:	cmp	w8, #0x2
  4327fc:	b.ne	432810 <safe_atollu@plt+0x2b0e0>  // b.any
  432800:	stur	wzr, [x29, #-4]
  432804:	mov	w8, #0x1                   	// #1
  432808:	str	w8, [sp, #512]
  43280c:	b	4329cc <safe_atollu@plt+0x2b29c>
  432810:	mov	w8, #0x3                   	// #3
  432814:	str	w8, [sp, #468]
  432818:	bl	4065f0 <__errno_location@plt>
  43281c:	ldr	w8, [x0]
  432820:	str	w8, [sp, #464]
  432824:	str	wzr, [sp, #460]
  432828:	ldr	w0, [sp, #460]
  43282c:	bl	4064d0 <log_get_max_level_realm@plt>
  432830:	ldr	w8, [sp, #468]
  432834:	and	w8, w8, #0x7
  432838:	cmp	w0, w8
  43283c:	b.lt	432874 <safe_atollu@plt+0x2b144>  // b.tstop
  432840:	ldr	w8, [sp, #460]
  432844:	ldr	w9, [sp, #468]
  432848:	orr	w0, w9, w8, lsl #10
  43284c:	ldr	w1, [sp, #464]
  432850:	ldr	x2, [sp, #48]
  432854:	mov	w3, #0x24                  	// #36
  432858:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  43285c:	add	x4, x4, #0xe9b
  432860:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  432864:	add	x5, x5, #0xea8
  432868:	bl	4064e0 <log_internal_realm@plt>
  43286c:	str	w0, [sp, #44]
  432870:	b	432888 <safe_atollu@plt+0x2b158>
  432874:	ldr	w0, [sp, #464]
  432878:	bl	4064f0 <abs@plt>
  43287c:	mov	w8, wzr
  432880:	subs	w8, w8, w0, uxtb
  432884:	str	w8, [sp, #44]
  432888:	ldr	w8, [sp, #44]
  43288c:	str	w8, [sp, #456]
  432890:	ldr	w8, [sp, #456]
  432894:	stur	w8, [x29, #-4]
  432898:	mov	w8, #0x1                   	// #1
  43289c:	str	w8, [sp, #512]
  4328a0:	b	4329cc <safe_atollu@plt+0x2b29c>
  4328a4:	add	x8, sp, #0x48
  4328a8:	mov	x0, x8
  4328ac:	mov	w9, wzr
  4328b0:	mov	w1, w9
  4328b4:	mov	x10, #0x180                 	// #384
  4328b8:	mov	x2, x10
  4328bc:	str	x8, [sp, #32]
  4328c0:	str	w9, [sp, #28]
  4328c4:	str	x10, [sp, #16]
  4328c8:	bl	406b90 <memset@plt>
  4328cc:	mov	w9, #0x1969                	// #6505
  4328d0:	movk	w9, #0x309, lsl #16
  4328d4:	str	w9, [sp, #72]
  4328d8:	mov	w9, #0x1                   	// #1
  4328dc:	str	w9, [sp, #76]
  4328e0:	ldurb	w9, [x29, #-5]
  4328e4:	str	w9, [sp, #80]
  4328e8:	add	x8, sp, #0x218
  4328ec:	mov	x0, x8
  4328f0:	ldr	x1, [sp, #32]
  4328f4:	ldr	x2, [sp, #16]
  4328f8:	str	x8, [sp, #8]
  4328fc:	bl	406a90 <memcpy@plt>
  432900:	ldr	w0, [sp, #532]
  432904:	ldr	x1, [sp, #8]
  432908:	ldr	x2, [sp, #16]
  43290c:	ldr	w9, [sp, #28]
  432910:	and	w3, w9, #0x1
  432914:	bl	4076e0 <loop_write@plt>
  432918:	str	w0, [sp, #516]
  43291c:	ldr	w9, [sp, #516]
  432920:	cmp	w9, #0x0
  432924:	cset	w9, ge  // ge = tcont
  432928:	tbnz	w9, #0, 4329c0 <safe_atollu@plt+0x2b290>
  43292c:	mov	w8, #0x3                   	// #3
  432930:	str	w8, [sp, #68]
  432934:	ldr	w8, [sp, #516]
  432938:	str	w8, [sp, #64]
  43293c:	str	wzr, [sp, #60]
  432940:	ldr	w0, [sp, #60]
  432944:	bl	4064d0 <log_get_max_level_realm@plt>
  432948:	ldr	w8, [sp, #68]
  43294c:	and	w8, w8, #0x7
  432950:	cmp	w0, w8
  432954:	b.lt	432990 <safe_atollu@plt+0x2b260>  // b.tstop
  432958:	ldr	w8, [sp, #60]
  43295c:	ldr	w9, [sp, #68]
  432960:	orr	w0, w9, w8, lsl #10
  432964:	ldr	w1, [sp, #64]
  432968:	ldr	x6, [sp, #520]
  43296c:	ldr	x2, [sp, #48]
  432970:	mov	w3, #0x30                  	// #48
  432974:	adrp	x4, 43e000 <safe_atollu@plt+0x368d0>
  432978:	add	x4, x4, #0xe9b
  43297c:	adrp	x5, 43e000 <safe_atollu@plt+0x368d0>
  432980:	add	x5, x5, #0xec8
  432984:	bl	4064e0 <log_internal_realm@plt>
  432988:	str	w0, [sp, #4]
  43298c:	b	4329a4 <safe_atollu@plt+0x2b274>
  432990:	ldr	w0, [sp, #64]
  432994:	bl	4064f0 <abs@plt>
  432998:	mov	w8, wzr
  43299c:	subs	w8, w8, w0, uxtb
  4329a0:	str	w8, [sp, #4]
  4329a4:	ldr	w8, [sp, #4]
  4329a8:	str	w8, [sp, #56]
  4329ac:	ldr	w8, [sp, #56]
  4329b0:	stur	w8, [x29, #-4]
  4329b4:	mov	w8, #0x1                   	// #1
  4329b8:	str	w8, [sp, #512]
  4329bc:	b	4329cc <safe_atollu@plt+0x2b29c>
  4329c0:	mov	w8, #0x1                   	// #1
  4329c4:	stur	w8, [x29, #-4]
  4329c8:	str	w8, [sp, #512]
  4329cc:	add	x0, sp, #0x214
  4329d0:	bl	4329e8 <safe_atollu@plt+0x2b2b8>
  4329d4:	ldur	w0, [x29, #-4]
  4329d8:	add	sp, sp, #0x3a0
  4329dc:	ldr	x28, [sp, #16]
  4329e0:	ldp	x29, x30, [sp], #32
  4329e4:	ret
  4329e8:	sub	sp, sp, #0x20
  4329ec:	stp	x29, x30, [sp, #16]
  4329f0:	add	x29, sp, #0x10
  4329f4:	str	x0, [sp, #8]
  4329f8:	ldr	x8, [sp, #8]
  4329fc:	ldr	w0, [x8]
  432a00:	bl	4076f0 <safe_close@plt>
  432a04:	ldp	x29, x30, [sp, #16]
  432a08:	add	sp, sp, #0x20
  432a0c:	ret
  432a10:	sub	sp, sp, #0xb0
  432a14:	stp	x29, x30, [sp, #160]
  432a18:	add	x29, sp, #0xa0
  432a1c:	adrp	x8, 43e000 <safe_atollu@plt+0x368d0>
  432a20:	add	x8, x8, #0xe7c
  432a24:	add	x8, x8, #0x3
  432a28:	adrp	x9, 43e000 <safe_atollu@plt+0x368d0>
  432a2c:	add	x9, x9, #0xee2
  432a30:	stur	x0, [x29, #-16]
  432a34:	stur	x1, [x29, #-24]
  432a38:	str	x8, [sp, #24]
  432a3c:	str	x9, [sp, #16]
  432a40:	ldur	x8, [x29, #-16]
  432a44:	cmp	x8, #0x0
  432a48:	cset	w9, ne  // ne = any
  432a4c:	mov	w10, #0x1                   	// #1
  432a50:	eor	w9, w9, #0x1
  432a54:	eor	w9, w9, w10
  432a58:	eor	w9, w9, w10
  432a5c:	and	w9, w9, #0x1
  432a60:	mov	w0, w9
  432a64:	sxtw	x8, w0
  432a68:	cbz	x8, 432a8c <safe_atollu@plt+0x2b35c>
  432a6c:	mov	w8, wzr
  432a70:	mov	w0, w8
  432a74:	adrp	x1, 43a000 <safe_atollu@plt+0x328d0>
  432a78:	add	x1, x1, #0x7d4
  432a7c:	ldr	x2, [sp, #24]
  432a80:	mov	w3, #0x37                  	// #55
  432a84:	ldr	x4, [sp, #16]
  432a88:	bl	406540 <log_assert_failed_realm@plt>
  432a8c:	ldur	x8, [x29, #-24]
  432a90:	cmp	x8, #0x0
  432a94:	cset	w9, ne  // ne = any
  432a98:	mov	w10, #0x1                   	// #1
  432a9c:	eor	w9, w9, #0x1
  432aa0:	eor	w9, w9, w10
  432aa4:	eor	w9, w9, w10
  432aa8:	and	w9, w9, #0x1
  432aac:	mov	w0, w9
  432ab0:	sxtw	x8, w0
  432ab4:	cbz	x8, 432ad8 <safe_atollu@plt+0x2b3a8>
  432ab8:	mov	w8, wzr
  432abc:	mov	w0, w8
  432ac0:	adrp	x1, 439000 <safe_atollu@plt+0x318d0>
  432ac4:	add	x1, x1, #0x266
  432ac8:	ldr	x2, [sp, #24]
  432acc:	mov	w3, #0x38                  	// #56
  432ad0:	ldr	x4, [sp, #16]
  432ad4:	bl	406540 <log_assert_failed_realm@plt>
  432ad8:	ldur	x0, [x29, #-16]
  432adc:	adrp	x1, 436000 <safe_atollu@plt+0x2e8d0>
  432ae0:	add	x1, x1, #0x913
  432ae4:	bl	4066f0 <strcmp@plt>
  432ae8:	cbnz	w0, 432af8 <safe_atollu@plt+0x2b3c8>
  432aec:	ldur	x8, [x29, #-24]
  432af0:	str	xzr, [x8]
  432af4:	b	432d74 <safe_atollu@plt+0x2b644>
  432af8:	ldur	x0, [x29, #-16]
  432afc:	mov	w1, #0x3a                  	// #58
  432b00:	bl	4073f0 <strchr@plt>
  432b04:	cbnz	x0, 432b58 <safe_atollu@plt+0x2b428>
  432b08:	ldur	x0, [x29, #-16]
  432b0c:	sub	x1, x29, #0x20
  432b10:	bl	432d88 <safe_atollu@plt+0x2b658>
  432b14:	cmp	w0, #0x0
  432b18:	cset	w8, ge  // ge = tcont
  432b1c:	tbnz	w8, #0, 432b2c <safe_atollu@plt+0x2b3fc>
  432b20:	mov	w8, #0xffffffea            	// #-22
  432b24:	stur	w8, [x29, #-4]
  432b28:	b	432d78 <safe_atollu@plt+0x2b648>
  432b2c:	mov	w8, wzr
  432b30:	mov	w0, w8
  432b34:	bl	406690 <now@plt>
  432b38:	ldur	x9, [x29, #-32]
  432b3c:	mov	x10, #0x8700                	// #34560
  432b40:	movk	x10, #0x393, lsl #16
  432b44:	mul	x9, x10, x9
  432b48:	add	x9, x0, x9
  432b4c:	ldur	x10, [x29, #-24]
  432b50:	str	x9, [x10]
  432b54:	b	432d74 <safe_atollu@plt+0x2b644>
  432b58:	sub	x1, x29, #0x28
  432b5c:	mov	x8, xzr
  432b60:	stur	x8, [x29, #-40]
  432b64:	add	x0, sp, #0x30
  432b68:	mov	w9, wzr
  432b6c:	str	x1, [sp, #8]
  432b70:	mov	w1, w9
  432b74:	mov	x2, #0x38                  	// #56
  432b78:	bl	406b90 <memset@plt>
  432b7c:	bl	4065f0 <__errno_location@plt>
  432b80:	str	wzr, [x0]
  432b84:	ldur	x0, [x29, #-16]
  432b88:	ldr	x1, [sp, #8]
  432b8c:	mov	w2, #0xa                   	// #10
  432b90:	bl	407700 <strtol@plt>
  432b94:	stur	x0, [x29, #-48]
  432b98:	bl	4065f0 <__errno_location@plt>
  432b9c:	ldr	w9, [x0]
  432ba0:	cmp	w9, #0x0
  432ba4:	cset	w9, gt
  432ba8:	tbnz	w9, #0, 432bd8 <safe_atollu@plt+0x2b4a8>
  432bac:	ldur	x8, [x29, #-40]
  432bb0:	ldrb	w9, [x8]
  432bb4:	cmp	w9, #0x3a
  432bb8:	b.ne	432bd8 <safe_atollu@plt+0x2b4a8>  // b.any
  432bbc:	ldur	x8, [x29, #-48]
  432bc0:	cmp	x8, #0x0
  432bc4:	cset	w9, lt  // lt = tstop
  432bc8:	tbnz	w9, #0, 432bd8 <safe_atollu@plt+0x2b4a8>
  432bcc:	ldur	x8, [x29, #-48]
  432bd0:	cmp	x8, #0x17
  432bd4:	b.le	432be4 <safe_atollu@plt+0x2b4b4>
  432bd8:	mov	w8, #0xffffffea            	// #-22
  432bdc:	stur	w8, [x29, #-4]
  432be0:	b	432d78 <safe_atollu@plt+0x2b648>
  432be4:	sub	x1, x29, #0x28
  432be8:	ldur	x8, [x29, #-40]
  432bec:	add	x0, x8, #0x1
  432bf0:	mov	w2, #0xa                   	// #10
  432bf4:	bl	407700 <strtol@plt>
  432bf8:	stur	x0, [x29, #-56]
  432bfc:	bl	4065f0 <__errno_location@plt>
  432c00:	ldr	w9, [x0]
  432c04:	cmp	w9, #0x0
  432c08:	cset	w9, gt
  432c0c:	tbnz	w9, #0, 432c38 <safe_atollu@plt+0x2b508>
  432c10:	ldur	x8, [x29, #-40]
  432c14:	ldrb	w9, [x8]
  432c18:	cbnz	w9, 432c38 <safe_atollu@plt+0x2b508>
  432c1c:	ldur	x8, [x29, #-56]
  432c20:	cmp	x8, #0x0
  432c24:	cset	w9, lt  // lt = tstop
  432c28:	tbnz	w9, #0, 432c38 <safe_atollu@plt+0x2b508>
  432c2c:	ldur	x8, [x29, #-56]
  432c30:	cmp	x8, #0x3b
  432c34:	b.le	432c44 <safe_atollu@plt+0x2b514>
  432c38:	mov	w8, #0xffffffea            	// #-22
  432c3c:	stur	w8, [x29, #-4]
  432c40:	b	432d78 <safe_atollu@plt+0x2b648>
  432c44:	mov	w8, wzr
  432c48:	mov	w0, w8
  432c4c:	bl	406690 <now@plt>
  432c50:	str	x0, [sp, #32]
  432c54:	ldr	x9, [sp, #32]
  432c58:	mov	x10, #0x4240                	// #16960
  432c5c:	movk	x10, #0xf, lsl #16
  432c60:	udiv	x9, x9, x10
  432c64:	str	x9, [sp, #40]
  432c68:	add	x0, sp, #0x28
  432c6c:	add	x1, sp, #0x30
  432c70:	bl	407710 <localtime_r@plt>
  432c74:	cmp	x0, #0x0
  432c78:	cset	w8, ne  // ne = any
  432c7c:	mov	w9, #0x1                   	// #1
  432c80:	eor	w8, w8, #0x1
  432c84:	eor	w8, w8, w9
  432c88:	eor	w8, w8, w9
  432c8c:	and	w8, w8, #0x1
  432c90:	mov	w0, w8
  432c94:	sxtw	x10, w0
  432c98:	cbz	x10, 432cbc <safe_atollu@plt+0x2b58c>
  432c9c:	mov	w8, wzr
  432ca0:	mov	w0, w8
  432ca4:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  432ca8:	add	x1, x1, #0xf17
  432cac:	ldr	x2, [sp, #24]
  432cb0:	mov	w3, #0x56                  	// #86
  432cb4:	ldr	x4, [sp, #16]
  432cb8:	bl	406540 <log_assert_failed_realm@plt>
  432cbc:	ldur	x8, [x29, #-48]
  432cc0:	add	x0, sp, #0x30
  432cc4:	str	w8, [sp, #56]
  432cc8:	ldur	x9, [x29, #-56]
  432ccc:	str	w9, [sp, #52]
  432cd0:	str	wzr, [sp, #48]
  432cd4:	bl	407720 <mktime@plt>
  432cd8:	str	x0, [sp, #40]
  432cdc:	ldr	x8, [sp, #40]
  432ce0:	cmp	x8, #0x0
  432ce4:	cset	w9, ge  // ge = tcont
  432ce8:	mov	w10, #0x1                   	// #1
  432cec:	eor	w9, w9, #0x1
  432cf0:	eor	w9, w9, w10
  432cf4:	eor	w9, w9, w10
  432cf8:	and	w9, w9, #0x1
  432cfc:	mov	w0, w9
  432d00:	sxtw	x8, w0
  432d04:	cbz	x8, 432d28 <safe_atollu@plt+0x2b5f8>
  432d08:	mov	w8, wzr
  432d0c:	mov	w0, w8
  432d10:	adrp	x1, 43e000 <safe_atollu@plt+0x368d0>
  432d14:	add	x1, x1, #0xf2c
  432d18:	ldr	x2, [sp, #24]
  432d1c:	mov	w3, #0x5d                  	// #93
  432d20:	ldr	x4, [sp, #16]
  432d24:	bl	406540 <log_assert_failed_realm@plt>
  432d28:	ldr	x8, [sp, #40]
  432d2c:	mov	x9, #0x4240                	// #16960
  432d30:	movk	x9, #0xf, lsl #16
  432d34:	mul	x8, x8, x9
  432d38:	ldur	x9, [x29, #-24]
  432d3c:	str	x8, [x9]
  432d40:	ldur	x8, [x29, #-24]
  432d44:	ldr	x8, [x8]
  432d48:	ldr	x9, [sp, #32]
  432d4c:	cmp	x8, x9
  432d50:	b.hi	432d74 <safe_atollu@plt+0x2b644>  // b.pmore
  432d54:	ldur	x8, [x29, #-24]
  432d58:	ldr	x9, [x8]
  432d5c:	mov	x10, #0x6000                	// #24576
  432d60:	movk	x10, #0x1dd7, lsl #16
  432d64:	movk	x10, #0x14, lsl #32
  432d68:	add	x9, x9, x10
  432d6c:	str	x9, [x8]
  432d70:	b	432d40 <safe_atollu@plt+0x2b610>
  432d74:	stur	wzr, [x29, #-4]
  432d78:	ldur	w0, [x29, #-4]
  432d7c:	ldp	x29, x30, [sp, #160]
  432d80:	add	sp, sp, #0xb0
  432d84:	ret
  432d88:	sub	sp, sp, #0x20
  432d8c:	stp	x29, x30, [sp, #16]
  432d90:	add	x29, sp, #0x10
  432d94:	str	x0, [sp, #8]
  432d98:	str	x1, [sp]
  432d9c:	ldr	x0, [sp, #8]
  432da0:	ldr	x1, [sp]
  432da4:	bl	407730 <safe_atollu@plt>
  432da8:	ldp	x29, x30, [sp, #16]
  432dac:	add	sp, sp, #0x20
  432db0:	ret
  432db4:	udf	#0
  432db8:	stp	x29, x30, [sp, #-64]!
  432dbc:	mov	x29, sp
  432dc0:	stp	x19, x20, [sp, #16]
  432dc4:	adrp	x20, 44f000 <safe_atollu@plt+0x478d0>
  432dc8:	add	x20, x20, #0x3d0
  432dcc:	stp	x21, x22, [sp, #32]
  432dd0:	adrp	x21, 44f000 <safe_atollu@plt+0x478d0>
  432dd4:	add	x21, x21, #0x3c8
  432dd8:	sub	x20, x20, x21
  432ddc:	mov	w22, w0
  432de0:	stp	x23, x24, [sp, #48]
  432de4:	mov	x23, x1
  432de8:	mov	x24, x2
  432dec:	bl	4063b8 <__libc_start_main@plt-0x38>
  432df0:	cmp	xzr, x20, asr #3
  432df4:	b.eq	432e20 <safe_atollu@plt+0x2b6f0>  // b.none
  432df8:	asr	x20, x20, #3
  432dfc:	mov	x19, #0x0                   	// #0
  432e00:	ldr	x3, [x21, x19, lsl #3]
  432e04:	mov	x2, x24
  432e08:	add	x19, x19, #0x1
  432e0c:	mov	x1, x23
  432e10:	mov	w0, w22
  432e14:	blr	x3
  432e18:	cmp	x20, x19
  432e1c:	b.ne	432e00 <safe_atollu@plt+0x2b6d0>  // b.any
  432e20:	ldp	x19, x20, [sp, #16]
  432e24:	ldp	x21, x22, [sp, #32]
  432e28:	ldp	x23, x24, [sp, #48]
  432e2c:	ldp	x29, x30, [sp], #64
  432e30:	ret
  432e34:	nop
  432e38:	ret

Disassembly of section .fini:

0000000000432e3c <.fini>:
  432e3c:	stp	x29, x30, [sp, #-16]!
  432e40:	mov	x29, sp
  432e44:	ldp	x29, x30, [sp], #16
  432e48:	ret
