
IMU_MultipleReads_FastSample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000083c4  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004083c4  004083c4  000103c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a8  20000000  004083cc  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000268  200009a8  00408d74  000189a8  2**2
                  ALLOC
  4 .stack        00000800  20000c10  00408fdc  000189a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000189d1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002da5e  00000000  00000000  00018a42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000087db  00000000  00000000  000464a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00012196  00000000  00000000  0004ec7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001120  00000000  00000000  00060e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b50  00000000  00000000  00061f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000119c3  00000000  00000000  00062a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015d38  00000000  00000000  0007444b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00043091  00000000  00000000  0008a183  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000026ec  00000000  00000000  000cd214  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001410 	.word	0x20001410
  400004:	0040135d 	.word	0x0040135d
  400008:	00401359 	.word	0x00401359
  40000c:	00401359 	.word	0x00401359
  400010:	00401359 	.word	0x00401359
  400014:	00401359 	.word	0x00401359
  400018:	00401359 	.word	0x00401359
	...
  40002c:	00401359 	.word	0x00401359
  400030:	00401359 	.word	0x00401359
  400034:	00000000 	.word	0x00000000
  400038:	00401359 	.word	0x00401359
  40003c:	00401671 	.word	0x00401671
  400040:	00401359 	.word	0x00401359
  400044:	00401359 	.word	0x00401359
  400048:	00401359 	.word	0x00401359
  40004c:	00401359 	.word	0x00401359
  400050:	00401359 	.word	0x00401359
  400054:	00401359 	.word	0x00401359
  400058:	00401359 	.word	0x00401359
  40005c:	00401359 	.word	0x00401359
  400060:	00401359 	.word	0x00401359
  400064:	00401359 	.word	0x00401359
  400068:	00401359 	.word	0x00401359
  40006c:	00401209 	.word	0x00401209
  400070:	0040121d 	.word	0x0040121d
  400074:	00401231 	.word	0x00401231
  400078:	00401359 	.word	0x00401359
  40007c:	00401359 	.word	0x00401359
  400080:	00401359 	.word	0x00401359
  400084:	00401359 	.word	0x00401359
  400088:	00401359 	.word	0x00401359
  40008c:	00401359 	.word	0x00401359
  400090:	00401359 	.word	0x00401359
  400094:	00401681 	.word	0x00401681
  400098:	00401359 	.word	0x00401359
  40009c:	00401359 	.word	0x00401359
  4000a0:	00401359 	.word	0x00401359
  4000a4:	00401359 	.word	0x00401359
  4000a8:	00401359 	.word	0x00401359
  4000ac:	00401359 	.word	0x00401359
  4000b0:	00401359 	.word	0x00401359
  4000b4:	00401359 	.word	0x00401359
  4000b8:	00401359 	.word	0x00401359
  4000bc:	00401359 	.word	0x00401359
  4000c0:	00401359 	.word	0x00401359

004000c4 <deregister_tm_clones>:
  4000c4:	b508      	push	{r3, lr}
  4000c6:	4805      	ldr	r0, [pc, #20]	; (4000dc <deregister_tm_clones+0x18>)
  4000c8:	4b05      	ldr	r3, [pc, #20]	; (4000e0 <deregister_tm_clones+0x1c>)
  4000ca:	1a1b      	subs	r3, r3, r0
  4000cc:	2b06      	cmp	r3, #6
  4000ce:	d800      	bhi.n	4000d2 <deregister_tm_clones+0xe>
  4000d0:	bd08      	pop	{r3, pc}
  4000d2:	4b04      	ldr	r3, [pc, #16]	; (4000e4 <deregister_tm_clones+0x20>)
  4000d4:	2b00      	cmp	r3, #0
  4000d6:	d0fb      	beq.n	4000d0 <deregister_tm_clones+0xc>
  4000d8:	4798      	blx	r3
  4000da:	e7f9      	b.n	4000d0 <deregister_tm_clones+0xc>
  4000dc:	004083cc 	.word	0x004083cc
  4000e0:	004083cf 	.word	0x004083cf
  4000e4:	00000000 	.word	0x00000000

004000e8 <register_tm_clones>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4807      	ldr	r0, [pc, #28]	; (400108 <register_tm_clones+0x20>)
  4000ec:	4b07      	ldr	r3, [pc, #28]	; (40010c <register_tm_clones+0x24>)
  4000ee:	1a1b      	subs	r3, r3, r0
  4000f0:	109b      	asrs	r3, r3, #2
  4000f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000f6:	1059      	asrs	r1, r3, #1
  4000f8:	d100      	bne.n	4000fc <register_tm_clones+0x14>
  4000fa:	bd08      	pop	{r3, pc}
  4000fc:	4a04      	ldr	r2, [pc, #16]	; (400110 <register_tm_clones+0x28>)
  4000fe:	2a00      	cmp	r2, #0
  400100:	d0fb      	beq.n	4000fa <register_tm_clones+0x12>
  400102:	4790      	blx	r2
  400104:	e7f9      	b.n	4000fa <register_tm_clones+0x12>
  400106:	bf00      	nop
  400108:	004083cc 	.word	0x004083cc
  40010c:	004083cc 	.word	0x004083cc
  400110:	00000000 	.word	0x00000000

00400114 <__do_global_dtors_aux>:
  400114:	b510      	push	{r4, lr}
  400116:	4c06      	ldr	r4, [pc, #24]	; (400130 <__do_global_dtors_aux+0x1c>)
  400118:	7823      	ldrb	r3, [r4, #0]
  40011a:	b943      	cbnz	r3, 40012e <__do_global_dtors_aux+0x1a>
  40011c:	f7ff ffd2 	bl	4000c4 <deregister_tm_clones>
  400120:	4b04      	ldr	r3, [pc, #16]	; (400134 <__do_global_dtors_aux+0x20>)
  400122:	b113      	cbz	r3, 40012a <__do_global_dtors_aux+0x16>
  400124:	4804      	ldr	r0, [pc, #16]	; (400138 <__do_global_dtors_aux+0x24>)
  400126:	f3af 8000 	nop.w
  40012a:	2301      	movs	r3, #1
  40012c:	7023      	strb	r3, [r4, #0]
  40012e:	bd10      	pop	{r4, pc}
  400130:	200009a8 	.word	0x200009a8
  400134:	00000000 	.word	0x00000000
  400138:	004083cc 	.word	0x004083cc

0040013c <frame_dummy>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b08      	ldr	r3, [pc, #32]	; (400160 <frame_dummy+0x24>)
  400140:	b11b      	cbz	r3, 40014a <frame_dummy+0xe>
  400142:	4808      	ldr	r0, [pc, #32]	; (400164 <frame_dummy+0x28>)
  400144:	4908      	ldr	r1, [pc, #32]	; (400168 <frame_dummy+0x2c>)
  400146:	f3af 8000 	nop.w
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x30>)
  40014c:	6803      	ldr	r3, [r0, #0]
  40014e:	b113      	cbz	r3, 400156 <frame_dummy+0x1a>
  400150:	4b07      	ldr	r3, [pc, #28]	; (400170 <frame_dummy+0x34>)
  400152:	b103      	cbz	r3, 400156 <frame_dummy+0x1a>
  400154:	4798      	blx	r3
  400156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40015a:	f7ff bfc5 	b.w	4000e8 <register_tm_clones>
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	004083cc 	.word	0x004083cc
  400168:	200009ac 	.word	0x200009ac
  40016c:	004083cc 	.word	0x004083cc
  400170:	00000000 	.word	0x00000000

00400174 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400174:	b510      	push	{r4, lr}
  400176:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400178:	4b10      	ldr	r3, [pc, #64]	; (4001bc <spi_master_init+0x48>)
  40017a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40017c:	2380      	movs	r3, #128	; 0x80
  40017e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400180:	6863      	ldr	r3, [r4, #4]
  400182:	f043 0301 	orr.w	r3, r3, #1
  400186:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400188:	6863      	ldr	r3, [r4, #4]
  40018a:	f043 0310 	orr.w	r3, r3, #16
  40018e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400190:	6863      	ldr	r3, [r4, #4]
  400192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400196:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400198:	4620      	mov	r0, r4
  40019a:	2100      	movs	r1, #0
  40019c:	4b08      	ldr	r3, [pc, #32]	; (4001c0 <spi_master_init+0x4c>)
  40019e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f023 0302 	bic.w	r3, r3, #2
  4001a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f023 0304 	bic.w	r3, r3, #4
  4001ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001b0:	4620      	mov	r0, r4
  4001b2:	2100      	movs	r1, #0
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <spi_master_init+0x50>)
  4001b6:	4798      	blx	r3
  4001b8:	bd10      	pop	{r4, pc}
  4001ba:	bf00      	nop
  4001bc:	004002b5 	.word	0x004002b5
  4001c0:	004002c5 	.word	0x004002c5
  4001c4:	004002dd 	.word	0x004002dd

004001c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4001ca:	4605      	mov	r5, r0
  4001cc:	460c      	mov	r4, r1
  4001ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001d0:	4618      	mov	r0, r3
  4001d2:	4914      	ldr	r1, [pc, #80]	; (400224 <spi_master_setup_device+0x5c>)
  4001d4:	4b14      	ldr	r3, [pc, #80]	; (400228 <spi_master_setup_device+0x60>)
  4001d6:	4798      	blx	r3
  4001d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001da:	4628      	mov	r0, r5
  4001dc:	6821      	ldr	r1, [r4, #0]
  4001de:	2200      	movs	r2, #0
  4001e0:	4613      	mov	r3, r2
  4001e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400240 <spi_master_setup_device+0x78>
  4001e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4001e8:	4628      	mov	r0, r5
  4001ea:	6821      	ldr	r1, [r4, #0]
  4001ec:	2208      	movs	r2, #8
  4001ee:	4b0f      	ldr	r3, [pc, #60]	; (40022c <spi_master_setup_device+0x64>)
  4001f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4001f2:	4628      	mov	r0, r5
  4001f4:	6821      	ldr	r1, [r4, #0]
  4001f6:	b2fa      	uxtb	r2, r7
  4001f8:	4b0d      	ldr	r3, [pc, #52]	; (400230 <spi_master_setup_device+0x68>)
  4001fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001fc:	4628      	mov	r0, r5
  4001fe:	6821      	ldr	r1, [r4, #0]
  400200:	2208      	movs	r2, #8
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <spi_master_setup_device+0x6c>)
  400204:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400206:	4628      	mov	r0, r5
  400208:	6821      	ldr	r1, [r4, #0]
  40020a:	0872      	lsrs	r2, r6, #1
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <spi_master_setup_device+0x70>)
  40020e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400210:	f086 0201 	eor.w	r2, r6, #1
  400214:	4628      	mov	r0, r5
  400216:	6821      	ldr	r1, [r4, #0]
  400218:	f002 0201 	and.w	r2, r2, #1
  40021c:	4b07      	ldr	r3, [pc, #28]	; (40023c <spi_master_setup_device+0x74>)
  40021e:	4798      	blx	r3
  400220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400222:	bf00      	nop
  400224:	02dc6c00 	.word	0x02dc6c00
  400228:	004003c1 	.word	0x004003c1
  40022c:	004003ad 	.word	0x004003ad
  400230:	004003d9 	.word	0x004003d9
  400234:	00400369 	.word	0x00400369
  400238:	00400329 	.word	0x00400329
  40023c:	00400349 	.word	0x00400349
  400240:	004003f1 	.word	0x004003f1

00400244 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400244:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400246:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400248:	f013 0f04 	tst.w	r3, #4
  40024c:	d005      	beq.n	40025a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40024e:	6809      	ldr	r1, [r1, #0]
  400250:	290f      	cmp	r1, #15
  400252:	d80b      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400254:	4b06      	ldr	r3, [pc, #24]	; (400270 <spi_select_device+0x2c>)
  400256:	4798      	blx	r3
  400258:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40025a:	680b      	ldr	r3, [r1, #0]
  40025c:	2b03      	cmp	r3, #3
  40025e:	d805      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400260:	2201      	movs	r2, #1
  400262:	fa02 f103 	lsl.w	r1, r2, r3
  400266:	43c9      	mvns	r1, r1
  400268:	4b01      	ldr	r3, [pc, #4]	; (400270 <spi_select_device+0x2c>)
  40026a:	4798      	blx	r3
  40026c:	bd08      	pop	{r3, pc}
  40026e:	bf00      	nop
  400270:	004002c5 	.word	0x004002c5

00400274 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400278:	460c      	mov	r4, r1
  40027a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40027c:	b960      	cbnz	r0, 400298 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40027e:	2a00      	cmp	r2, #0
  400280:	dd0e      	ble.n	4002a0 <_read+0x2c>
  400282:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400284:	4e09      	ldr	r6, [pc, #36]	; (4002ac <_read+0x38>)
  400286:	4d0a      	ldr	r5, [pc, #40]	; (4002b0 <_read+0x3c>)
  400288:	6830      	ldr	r0, [r6, #0]
  40028a:	4621      	mov	r1, r4
  40028c:	682b      	ldr	r3, [r5, #0]
  40028e:	4798      	blx	r3
		ptr++;
  400290:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400292:	42bc      	cmp	r4, r7
  400294:	d1f8      	bne.n	400288 <_read+0x14>
  400296:	e006      	b.n	4002a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400298:	f04f 30ff 	mov.w	r0, #4294967295
  40029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  4002a0:	2000      	movs	r0, #0
  4002a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4002a6:	4640      	mov	r0, r8
	}
	return nChars;
}
  4002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ac:	20000bec 	.word	0x20000bec
  4002b0:	20000be4 	.word	0x20000be4

004002b4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4002b4:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002b6:	2015      	movs	r0, #21
  4002b8:	4b01      	ldr	r3, [pc, #4]	; (4002c0 <spi_enable_clock+0xc>)
  4002ba:	4798      	blx	r3
  4002bc:	bd08      	pop	{r3, pc}
  4002be:	bf00      	nop
  4002c0:	0040132d 	.word	0x0040132d

004002c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4002c4:	6843      	ldr	r3, [r0, #4]
  4002c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002cc:	6843      	ldr	r3, [r0, #4]
  4002ce:	0409      	lsls	r1, r1, #16
  4002d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002d4:	430b      	orrs	r3, r1
  4002d6:	6043      	str	r3, [r0, #4]
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop

004002dc <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4002dc:	6843      	ldr	r3, [r0, #4]
  4002de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4002e2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4002e4:	6843      	ldr	r3, [r0, #4]
  4002e6:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4002ea:	6041      	str	r1, [r0, #4]
  4002ec:	4770      	bx	lr
  4002ee:	bf00      	nop

004002f0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002f0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002f2:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002f6:	e001      	b.n	4002fc <spi_write+0xc>
		if (!timeout--) {
  4002f8:	3c01      	subs	r4, #1
  4002fa:	d011      	beq.n	400320 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002fc:	6905      	ldr	r5, [r0, #16]
  4002fe:	f015 0f02 	tst.w	r5, #2
  400302:	d0f9      	beq.n	4002f8 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400304:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400306:	f014 0f02 	tst.w	r4, #2
  40030a:	d006      	beq.n	40031a <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40030c:	0412      	lsls	r2, r2, #16
  40030e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400312:	4311      	orrs	r1, r2
		if (uc_last) {
  400314:	b10b      	cbz	r3, 40031a <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400316:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40031a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40031c:	2000      	movs	r0, #0
  40031e:	e000      	b.n	400322 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400320:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400322:	bc30      	pop	{r4, r5}
  400324:	4770      	bx	lr
  400326:	bf00      	nop

00400328 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400328:	b132      	cbz	r2, 400338 <spi_set_clock_polarity+0x10>
  40032a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40032e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400330:	f043 0301 	orr.w	r3, r3, #1
  400334:	6303      	str	r3, [r0, #48]	; 0x30
  400336:	4770      	bx	lr
  400338:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40033c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033e:	f023 0301 	bic.w	r3, r3, #1
  400342:	6303      	str	r3, [r0, #48]	; 0x30
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400348:	b132      	cbz	r2, 400358 <spi_set_clock_phase+0x10>
  40034a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40034e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400350:	f043 0302 	orr.w	r3, r3, #2
  400354:	6303      	str	r3, [r0, #48]	; 0x30
  400356:	4770      	bx	lr
  400358:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40035e:	f023 0302 	bic.w	r3, r3, #2
  400362:	6303      	str	r3, [r0, #48]	; 0x30
  400364:	4770      	bx	lr
  400366:	bf00      	nop

00400368 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400368:	2a04      	cmp	r2, #4
  40036a:	d10a      	bne.n	400382 <spi_configure_cs_behavior+0x1a>
  40036c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400370:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400372:	f023 0308 	bic.w	r3, r3, #8
  400376:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400378:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40037a:	f043 0304 	orr.w	r3, r3, #4
  40037e:	6303      	str	r3, [r0, #48]	; 0x30
  400380:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400382:	b952      	cbnz	r2, 40039a <spi_configure_cs_behavior+0x32>
  400384:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400388:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40038a:	f023 0308 	bic.w	r3, r3, #8
  40038e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400390:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400392:	f023 0304 	bic.w	r3, r3, #4
  400396:	6303      	str	r3, [r0, #48]	; 0x30
  400398:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40039a:	2a08      	cmp	r2, #8
  40039c:	d105      	bne.n	4003aa <spi_configure_cs_behavior+0x42>
  40039e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4003a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003a4:	f043 0308 	orr.w	r3, r3, #8
  4003a8:	6303      	str	r3, [r0, #48]	; 0x30
  4003aa:	4770      	bx	lr

004003ac <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4003ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4003b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4003b6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4003b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003ba:	431a      	orrs	r2, r3
  4003bc:	630a      	str	r2, [r1, #48]	; 0x30
  4003be:	4770      	bx	lr

004003c0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4003c0:	1e43      	subs	r3, r0, #1
  4003c2:	4419      	add	r1, r3
  4003c4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4003c8:	1e43      	subs	r3, r0, #1
  4003ca:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4003cc:	bf94      	ite	ls
  4003ce:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4003d0:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  4003d4:	b200      	sxth	r0, r0
  4003d6:	4770      	bx	lr

004003d8 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4003d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4003dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003e6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4003ea:	630a      	str	r2, [r1, #48]	; 0x30
  4003ec:	4770      	bx	lr
  4003ee:	bf00      	nop

004003f0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4003f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4003f4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4003f6:	b280      	uxth	r0, r0
  4003f8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4003fa:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  4003fc:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400400:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400404:	630a      	str	r2, [r1, #48]	; 0x30
  400406:	4770      	bx	lr

00400408 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400408:	4b0f      	ldr	r3, [pc, #60]	; (400448 <twi_set_speed+0x40>)
  40040a:	4299      	cmp	r1, r3
  40040c:	d819      	bhi.n	400442 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40040e:	0049      	lsls	r1, r1, #1
  400410:	fbb2 f2f1 	udiv	r2, r2, r1
  400414:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400416:	2aff      	cmp	r2, #255	; 0xff
  400418:	d907      	bls.n	40042a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40041a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40041c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40041e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400420:	2aff      	cmp	r2, #255	; 0xff
  400422:	d903      	bls.n	40042c <twi_set_speed+0x24>
  400424:	2b07      	cmp	r3, #7
  400426:	d1f9      	bne.n	40041c <twi_set_speed+0x14>
  400428:	e000      	b.n	40042c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40042a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40042c:	0211      	lsls	r1, r2, #8
  40042e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400430:	041b      	lsls	r3, r3, #16
  400432:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400436:	430b      	orrs	r3, r1
  400438:	b2d2      	uxtb	r2, r2
  40043a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40043c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40043e:	2000      	movs	r0, #0
  400440:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400442:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400444:	4770      	bx	lr
  400446:	bf00      	nop
  400448:	00061a80 	.word	0x00061a80

0040044c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40044c:	b538      	push	{r3, r4, r5, lr}
  40044e:	4604      	mov	r4, r0
  400450:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400452:	f04f 33ff 	mov.w	r3, #4294967295
  400456:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400458:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40045a:	2380      	movs	r3, #128	; 0x80
  40045c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400460:	2308      	movs	r3, #8
  400462:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400464:	2320      	movs	r3, #32
  400466:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400468:	2304      	movs	r3, #4
  40046a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40046c:	6849      	ldr	r1, [r1, #4]
  40046e:	682a      	ldr	r2, [r5, #0]
  400470:	4b05      	ldr	r3, [pc, #20]	; (400488 <twi_master_init+0x3c>)
  400472:	4798      	blx	r3
  400474:	2801      	cmp	r0, #1
  400476:	bf14      	ite	ne
  400478:	2000      	movne	r0, #0
  40047a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40047c:	7a6b      	ldrb	r3, [r5, #9]
  40047e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400480:	bf04      	itt	eq
  400482:	2340      	moveq	r3, #64	; 0x40
  400484:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400486:	bd38      	pop	{r3, r4, r5, pc}
  400488:	00400409 	.word	0x00400409

0040048c <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40048c:	b470      	push	{r4, r5, r6}
  40048e:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400490:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400492:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400494:	2a00      	cmp	r2, #0
  400496:	d03f      	beq.n	400518 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400498:	2400      	movs	r4, #0
  40049a:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40049c:	7c0e      	ldrb	r6, [r1, #16]
  40049e:	0436      	lsls	r6, r6, #16
  4004a0:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4004a4:	684d      	ldr	r5, [r1, #4]
  4004a6:	022d      	lsls	r5, r5, #8
  4004a8:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4004ac:	4335      	orrs	r5, r6
  4004ae:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004b0:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004b2:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4004b4:	b15c      	cbz	r4, 4004ce <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4004b6:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4004b8:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  4004ba:	bfc4      	itt	gt
  4004bc:	784e      	ldrbgt	r6, [r1, #1]
  4004be:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  4004c2:	2c02      	cmp	r4, #2
  4004c4:	dd04      	ble.n	4004d0 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4004c6:	7889      	ldrb	r1, [r1, #2]
  4004c8:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4004cc:	e000      	b.n	4004d0 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4004ce:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004d0:	60dd      	str	r5, [r3, #12]
  4004d2:	e00b      	b.n	4004ec <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4004d4:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4004d6:	f411 7f80 	tst.w	r1, #256	; 0x100
  4004da:	d11f      	bne.n	40051c <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4004dc:	f011 0f04 	tst.w	r1, #4
  4004e0:	d0f8      	beq.n	4004d4 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4004e2:	f810 1b01 	ldrb.w	r1, [r0], #1
  4004e6:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4004e8:	3a01      	subs	r2, #1
  4004ea:	d007      	beq.n	4004fc <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4004ec:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4004ee:	f411 7f80 	tst.w	r1, #256	; 0x100
  4004f2:	d115      	bne.n	400520 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4004f4:	f011 0f04 	tst.w	r1, #4
  4004f8:	d1f3      	bne.n	4004e2 <twi_master_write+0x56>
  4004fa:	e7eb      	b.n	4004d4 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4004fc:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4004fe:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400502:	d10f      	bne.n	400524 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400504:	f012 0f04 	tst.w	r2, #4
  400508:	d0f8      	beq.n	4004fc <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40050a:	2202      	movs	r2, #2
  40050c:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40050e:	6a1a      	ldr	r2, [r3, #32]
  400510:	f012 0f01 	tst.w	r2, #1
  400514:	d0fb      	beq.n	40050e <twi_master_write+0x82>
  400516:	e006      	b.n	400526 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400518:	2001      	movs	r0, #1
  40051a:	e004      	b.n	400526 <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40051c:	2005      	movs	r0, #5
  40051e:	e002      	b.n	400526 <twi_master_write+0x9a>
  400520:	2005      	movs	r0, #5
  400522:	e000      	b.n	400526 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400524:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400526:	bc70      	pop	{r4, r5, r6}
  400528:	4770      	bx	lr
  40052a:	bf00      	nop

0040052c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40052c:	6943      	ldr	r3, [r0, #20]
  40052e:	f013 0f02 	tst.w	r3, #2
  400532:	d004      	beq.n	40053e <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400534:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400538:	61c1      	str	r1, [r0, #28]
	return 0;
  40053a:	2000      	movs	r0, #0
  40053c:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40053e:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400540:	4770      	bx	lr
  400542:	bf00      	nop

00400544 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400544:	6943      	ldr	r3, [r0, #20]
  400546:	f013 0f01 	tst.w	r3, #1
  40054a:	d005      	beq.n	400558 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40054c:	6983      	ldr	r3, [r0, #24]
  40054e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400552:	600b      	str	r3, [r1, #0]

	return 0;
  400554:	2000      	movs	r0, #0
  400556:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400558:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40055a:	4770      	bx	lr

0040055c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40055c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400560:	460e      	mov	r6, r1
  400562:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400564:	3801      	subs	r0, #1
  400566:	2802      	cmp	r0, #2
  400568:	d80f      	bhi.n	40058a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  40056a:	b192      	cbz	r2, 400592 <_write+0x36>
  40056c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40056e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4005ac <_write+0x50>
  400572:	4f0d      	ldr	r7, [pc, #52]	; (4005a8 <_write+0x4c>)
  400574:	f8d8 0000 	ldr.w	r0, [r8]
  400578:	5d31      	ldrb	r1, [r6, r4]
  40057a:	683b      	ldr	r3, [r7, #0]
  40057c:	4798      	blx	r3
  40057e:	2800      	cmp	r0, #0
  400580:	db0a      	blt.n	400598 <_write+0x3c>
			return -1;
		}
		++nChars;
  400582:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400584:	42a5      	cmp	r5, r4
  400586:	d1f5      	bne.n	400574 <_write+0x18>
  400588:	e00a      	b.n	4005a0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40058a:	f04f 30ff 	mov.w	r0, #4294967295
  40058e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  400592:	2000      	movs	r0, #0
  400594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400598:	f04f 30ff 	mov.w	r0, #4294967295
  40059c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4005a0:	4620      	mov	r0, r4
	}
	return nChars;
}
  4005a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005a6:	bf00      	nop
  4005a8:	20000be8 	.word	0x20000be8
  4005ac:	20000bec 	.word	0x20000bec

004005b0 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4005b0:	b470      	push	{r4, r5, r6}
  4005b2:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4005b4:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4005b8:	2810      	cmp	r0, #16
  4005ba:	bf34      	ite	cc
  4005bc:	4606      	movcc	r6, r0
  4005be:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4005c0:	2e00      	cmp	r6, #0
  4005c2:	bf08      	it	eq
  4005c4:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4005c6:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005c8:	4d0f      	ldr	r5, [pc, #60]	; (400608 <aat31xx_set_backlight+0x58>)
  4005ca:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4005ce:	2018      	movs	r0, #24
  4005d0:	636c      	str	r4, [r5, #52]	; 0x34
  4005d2:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  4005d4:	9b01      	ldr	r3, [sp, #4]
  4005d6:	1e5a      	subs	r2, r3, #1
  4005d8:	9201      	str	r2, [sp, #4]
  4005da:	2b00      	cmp	r3, #0
  4005dc:	d1fa      	bne.n	4005d4 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005de:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4005e0:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  4005e2:	9b01      	ldr	r3, [sp, #4]
  4005e4:	1e5a      	subs	r2, r3, #1
  4005e6:	9201      	str	r2, [sp, #4]
  4005e8:	2b00      	cmp	r3, #0
  4005ea:	d1fa      	bne.n	4005e2 <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4005ec:	3101      	adds	r1, #1
  4005ee:	428e      	cmp	r6, r1
  4005f0:	d8ee      	bhi.n	4005d0 <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4005f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4005f6:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4005f8:	9b01      	ldr	r3, [sp, #4]
  4005fa:	1e5a      	subs	r2, r3, #1
  4005fc:	9201      	str	r2, [sp, #4]
  4005fe:	2b00      	cmp	r3, #0
  400600:	d1fa      	bne.n	4005f8 <aat31xx_set_backlight+0x48>
	}
}
  400602:	b003      	add	sp, #12
  400604:	bc70      	pop	{r4, r5, r6}
  400606:	4770      	bx	lr
  400608:	400e1200 	.word	0x400e1200

0040060c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40060c:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40060e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400612:	4b06      	ldr	r3, [pc, #24]	; (40062c <aat31xx_disable_backlight+0x20>)
  400614:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400616:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40061a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40061c:	9b01      	ldr	r3, [sp, #4]
  40061e:	1e5a      	subs	r2, r3, #1
  400620:	9201      	str	r2, [sp, #4]
  400622:	2b00      	cmp	r3, #0
  400624:	d1fa      	bne.n	40061c <aat31xx_disable_backlight+0x10>
	}
}
  400626:	b002      	add	sp, #8
  400628:	4770      	bx	lr
  40062a:	bf00      	nop
  40062c:	400e1200 	.word	0x400e1200

00400630 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400630:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400632:	2300      	movs	r3, #0
  400634:	9301      	str	r3, [sp, #4]
  400636:	9b01      	ldr	r3, [sp, #4]
  400638:	4298      	cmp	r0, r3
  40063a:	d911      	bls.n	400660 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  40063c:	2100      	movs	r1, #0
  40063e:	4a09      	ldr	r2, [pc, #36]	; (400664 <ili9225_delay+0x34>)
  400640:	9101      	str	r1, [sp, #4]
  400642:	9b01      	ldr	r3, [sp, #4]
  400644:	4293      	cmp	r3, r2
  400646:	d805      	bhi.n	400654 <ili9225_delay+0x24>
  400648:	9b01      	ldr	r3, [sp, #4]
  40064a:	3301      	adds	r3, #1
  40064c:	9301      	str	r3, [sp, #4]
  40064e:	9b01      	ldr	r3, [sp, #4]
  400650:	4293      	cmp	r3, r2
  400652:	d9f9      	bls.n	400648 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400654:	9b01      	ldr	r3, [sp, #4]
  400656:	3301      	adds	r3, #1
  400658:	9301      	str	r3, [sp, #4]
  40065a:	9b01      	ldr	r3, [sp, #4]
  40065c:	4283      	cmp	r3, r0
  40065e:	d3ef      	bcc.n	400640 <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400660:	b002      	add	sp, #8
  400662:	4770      	bx	lr
  400664:	0001869f 	.word	0x0001869f

00400668 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400668:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40066a:	6804      	ldr	r4, [r0, #0]
  40066c:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  40066e:	bf84      	itt	hi
  400670:	24af      	movhi	r4, #175	; 0xaf
  400672:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400674:	6814      	ldr	r4, [r2, #0]
  400676:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400678:	bf84      	itt	hi
  40067a:	24af      	movhi	r4, #175	; 0xaf
  40067c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  40067e:	680c      	ldr	r4, [r1, #0]
  400680:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400682:	bf84      	itt	hi
  400684:	24db      	movhi	r4, #219	; 0xdb
  400686:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400688:	681c      	ldr	r4, [r3, #0]
  40068a:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  40068c:	bf84      	itt	hi
  40068e:	24db      	movhi	r4, #219	; 0xdb
  400690:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400692:	6804      	ldr	r4, [r0, #0]
  400694:	6815      	ldr	r5, [r2, #0]
  400696:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400698:	bf84      	itt	hi
  40069a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  40069c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40069e:	680a      	ldr	r2, [r1, #0]
  4006a0:	6818      	ldr	r0, [r3, #0]
  4006a2:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4006a4:	bf84      	itt	hi
  4006a6:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  4006a8:	601a      	strhi	r2, [r3, #0]
	}
}
  4006aa:	bc30      	pop	{r4, r5}
  4006ac:	4770      	bx	lr
  4006ae:	bf00      	nop

004006b0 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4006b0:	b570      	push	{r4, r5, r6, lr}
  4006b2:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4006b4:	4c0b      	ldr	r4, [pc, #44]	; (4006e4 <ili9225_write_cmd+0x34>)
  4006b6:	4620      	mov	r0, r4
  4006b8:	2102      	movs	r1, #2
  4006ba:	2200      	movs	r2, #0
  4006bc:	4d0a      	ldr	r5, [pc, #40]	; (4006e8 <ili9225_write_cmd+0x38>)
  4006be:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006c0:	2301      	movs	r3, #1
  4006c2:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4006c4:	201c      	movs	r0, #28
  4006c6:	4b09      	ldr	r3, [pc, #36]	; (4006ec <ili9225_write_cmd+0x3c>)
  4006c8:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4006ca:	4620      	mov	r0, r4
  4006cc:	4631      	mov	r1, r6
  4006ce:	2202      	movs	r2, #2
  4006d0:	2300      	movs	r3, #0
  4006d2:	4e07      	ldr	r6, [pc, #28]	; (4006f0 <ili9225_write_cmd+0x40>)
  4006d4:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4006d6:	2102      	movs	r1, #2
  4006d8:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4006da:	4620      	mov	r0, r4
  4006dc:	2280      	movs	r2, #128	; 0x80
  4006de:	47a8      	blx	r5
  4006e0:	bd70      	pop	{r4, r5, r6, pc}
  4006e2:	bf00      	nop
  4006e4:	40008000 	.word	0x40008000
  4006e8:	004003ad 	.word	0x004003ad
  4006ec:	00400f95 	.word	0x00400f95
  4006f0:	004002f1 	.word	0x004002f1

004006f4 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  4006f4:	b538      	push	{r3, r4, r5, lr}
  4006f6:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006f8:	4c07      	ldr	r4, [pc, #28]	; (400718 <ili9225_write_ram+0x24>)
  4006fa:	2301      	movs	r3, #1
  4006fc:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  4006fe:	201c      	movs	r0, #28
  400700:	4b06      	ldr	r3, [pc, #24]	; (40071c <ili9225_write_ram+0x28>)
  400702:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400704:	4620      	mov	r0, r4
  400706:	4629      	mov	r1, r5
  400708:	2202      	movs	r2, #2
  40070a:	2300      	movs	r3, #0
  40070c:	4d04      	ldr	r5, [pc, #16]	; (400720 <ili9225_write_ram+0x2c>)
  40070e:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400710:	2302      	movs	r3, #2
  400712:	6023      	str	r3, [r4, #0]
  400714:	bd38      	pop	{r3, r4, r5, pc}
  400716:	bf00      	nop
  400718:	40008000 	.word	0x40008000
  40071c:	00400f79 	.word	0x00400f79
  400720:	004002f1 	.word	0x004002f1

00400724 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400724:	b510      	push	{r4, lr}
  400726:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400728:	4b02      	ldr	r3, [pc, #8]	; (400734 <ili9225_write_register+0x10>)
  40072a:	4798      	blx	r3
	ili9225_write_ram(us_data);
  40072c:	4620      	mov	r0, r4
  40072e:	4b02      	ldr	r3, [pc, #8]	; (400738 <ili9225_write_register+0x14>)
  400730:	4798      	blx	r3
  400732:	bd10      	pop	{r4, pc}
  400734:	004006b1 	.word	0x004006b1
  400738:	004006f5 	.word	0x004006f5

0040073c <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  40073c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400740:	b082      	sub	sp, #8
  400742:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  400744:	460c      	mov	r4, r1
  400746:	b1f1      	cbz	r1, 400786 <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400748:	2201      	movs	r2, #1
  40074a:	4b10      	ldr	r3, [pc, #64]	; (40078c <ili9225_write_ram_buffer+0x50>)
  40074c:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40074e:	201c      	movs	r0, #28
  400750:	4b0f      	ldr	r3, [pc, #60]	; (400790 <ili9225_write_ram_buffer+0x54>)
  400752:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400754:	2300      	movs	r3, #0
  400756:	9301      	str	r3, [sp, #4]
  400758:	9b01      	ldr	r3, [sp, #4]
  40075a:	429c      	cmp	r4, r3
  40075c:	d910      	bls.n	400780 <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  40075e:	f8df 802c 	ldr.w	r8, [pc, #44]	; 40078c <ili9225_write_ram_buffer+0x50>
  400762:	2702      	movs	r7, #2
  400764:	4e0b      	ldr	r6, [pc, #44]	; (400794 <ili9225_write_ram_buffer+0x58>)
  400766:	9b01      	ldr	r3, [sp, #4]
  400768:	4640      	mov	r0, r8
  40076a:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  40076e:	463a      	mov	r2, r7
  400770:	2300      	movs	r3, #0
  400772:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  400774:	9b01      	ldr	r3, [sp, #4]
  400776:	3301      	adds	r3, #1
  400778:	9301      	str	r3, [sp, #4]
  40077a:	9b01      	ldr	r3, [sp, #4]
  40077c:	429c      	cmp	r4, r3
  40077e:	d8f2      	bhi.n	400766 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400780:	2202      	movs	r2, #2
  400782:	4b02      	ldr	r3, [pc, #8]	; (40078c <ili9225_write_ram_buffer+0x50>)
  400784:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  400786:	b002      	add	sp, #8
  400788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40078c:	40008000 	.word	0x40008000
  400790:	00400f79 	.word	0x00400f79
  400794:	004002f1 	.word	0x004002f1

00400798 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  400798:	4b03      	ldr	r3, [pc, #12]	; (4007a8 <ili9225_spi_handler+0x10>)
  40079a:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  40079c:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  40079e:	2201      	movs	r2, #1
  4007a0:	4b02      	ldr	r3, [pc, #8]	; (4007ac <ili9225_spi_handler+0x14>)
  4007a2:	701a      	strb	r2, [r3, #0]
  4007a4:	4770      	bx	lr
  4007a6:	bf00      	nop
  4007a8:	40008000 	.word	0x40008000
  4007ac:	20000b24 	.word	0x20000b24

004007b0 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4007b0:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4007b2:	2007      	movs	r0, #7
  4007b4:	f241 0117 	movw	r1, #4119	; 0x1017
  4007b8:	4b01      	ldr	r3, [pc, #4]	; (4007c0 <ili9225_display_on+0x10>)
  4007ba:	4798      	blx	r3
  4007bc:	bd08      	pop	{r3, pc}
  4007be:	bf00      	nop
  4007c0:	00400725 	.word	0x00400725

004007c4 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4007c4:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4007c6:	2007      	movs	r0, #7
  4007c8:	2100      	movs	r1, #0
  4007ca:	4b01      	ldr	r3, [pc, #4]	; (4007d0 <ili9225_display_off+0xc>)
  4007cc:	4798      	blx	r3
  4007ce:	bd08      	pop	{r3, pc}
  4007d0:	00400725 	.word	0x00400725

004007d4 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  4007d4:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4007d8:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  4007dc:	0a1b      	lsrs	r3, r3, #8
  4007de:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  4007e2:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4007e6:	4301      	orrs	r1, r0
  4007e8:	4a04      	ldr	r2, [pc, #16]	; (4007fc <ili9225_set_foreground_color+0x28>)
  4007ea:	1e93      	subs	r3, r2, #2
  4007ec:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  4007f0:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4007f4:	4293      	cmp	r3, r2
  4007f6:	d1fb      	bne.n	4007f0 <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  4007f8:	4770      	bx	lr
  4007fa:	bf00      	nop
  4007fc:	200009c4 	.word	0x200009c4

00400800 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400802:	4606      	mov	r6, r0
  400804:	460d      	mov	r5, r1
  400806:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400808:	3a01      	subs	r2, #1
  40080a:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40080c:	2036      	movs	r0, #54	; 0x36
  40080e:	b2c9      	uxtb	r1, r1
  400810:	4c06      	ldr	r4, [pc, #24]	; (40082c <ili9225_set_window+0x2c>)
  400812:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400814:	2037      	movs	r0, #55	; 0x37
  400816:	b2f1      	uxtb	r1, r6
  400818:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40081a:	3f01      	subs	r7, #1
  40081c:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40081e:	2038      	movs	r0, #56	; 0x38
  400820:	b2c9      	uxtb	r1, r1
  400822:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400824:	2039      	movs	r0, #57	; 0x39
  400826:	b2e9      	uxtb	r1, r5
  400828:	47a0      	blx	r4
  40082a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40082c:	00400725 	.word	0x00400725

00400830 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400830:	b538      	push	{r3, r4, r5, lr}
  400832:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400834:	b2c1      	uxtb	r1, r0
  400836:	2020      	movs	r0, #32
  400838:	4c02      	ldr	r4, [pc, #8]	; (400844 <ili9225_set_cursor_position+0x14>)
  40083a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  40083c:	2021      	movs	r0, #33	; 0x21
  40083e:	b2e9      	uxtb	r1, r5
  400840:	47a0      	blx	r4
  400842:	bd38      	pop	{r3, r4, r5, pc}
  400844:	00400725 	.word	0x00400725

00400848 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400848:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40084c:	b085      	sub	sp, #20
  40084e:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400850:	f04f 0802 	mov.w	r8, #2
  400854:	af04      	add	r7, sp, #16
  400856:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40085a:	201d      	movs	r0, #29
  40085c:	4c5e      	ldr	r4, [pc, #376]	; (4009d8 <ili9225_init+0x190>)
  40085e:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400860:	4640      	mov	r0, r8
  400862:	4e5e      	ldr	r6, [pc, #376]	; (4009dc <ili9225_init+0x194>)
  400864:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400866:	201d      	movs	r0, #29
  400868:	4b5d      	ldr	r3, [pc, #372]	; (4009e0 <ili9225_init+0x198>)
  40086a:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  40086c:	2014      	movs	r0, #20
  40086e:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400870:	201d      	movs	r0, #29
  400872:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  400874:	2032      	movs	r0, #50	; 0x32
  400876:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400878:	4c5a      	ldr	r4, [pc, #360]	; (4009e4 <ili9225_init+0x19c>)
  40087a:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40087e:	2380      	movs	r3, #128	; 0x80
  400880:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400882:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400886:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400888:	4b57      	ldr	r3, [pc, #348]	; (4009e8 <ili9225_init+0x1a0>)
  40088a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40088e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400892:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400896:	2500      	movs	r5, #0
  400898:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40089c:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  40089e:	4620      	mov	r0, r4
  4008a0:	4b52      	ldr	r3, [pc, #328]	; (4009ec <ili9225_init+0x1a4>)
  4008a2:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  4008a4:	9500      	str	r5, [sp, #0]
  4008a6:	4620      	mov	r0, r4
  4008a8:	4639      	mov	r1, r7
  4008aa:	462a      	mov	r2, r5
  4008ac:	4b50      	ldr	r3, [pc, #320]	; (4009f0 <ili9225_init+0x1a8>)
  4008ae:	f8df c15c 	ldr.w	ip, [pc, #348]	; 400a0c <ili9225_init+0x1c4>
  4008b2:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4008b4:	4620      	mov	r0, r4
  4008b6:	4639      	mov	r1, r7
  4008b8:	4b4e      	ldr	r3, [pc, #312]	; (4009f4 <ili9225_init+0x1ac>)
  4008ba:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4008bc:	2701      	movs	r7, #1
  4008be:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4008c0:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  4008c2:	4b4d      	ldr	r3, [pc, #308]	; (4009f8 <ili9225_init+0x1b0>)
  4008c4:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4008c6:	4638      	mov	r0, r7
  4008c8:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4008cc:	4c4b      	ldr	r4, [pc, #300]	; (4009fc <ili9225_init+0x1b4>)
  4008ce:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  4008d0:	4640      	mov	r0, r8
  4008d2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4008d6:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  4008d8:	2003      	movs	r0, #3
  4008da:	f241 0130 	movw	r1, #4144	; 0x1030
  4008de:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  4008e0:	2008      	movs	r0, #8
  4008e2:	f640 0108 	movw	r1, #2056	; 0x808
  4008e6:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  4008e8:	200c      	movs	r0, #12
  4008ea:	4639      	mov	r1, r7
  4008ec:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  4008ee:	200f      	movs	r0, #15
  4008f0:	f640 2101 	movw	r1, #2561	; 0xa01
  4008f4:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  4008f6:	2020      	movs	r0, #32
  4008f8:	21b0      	movs	r1, #176	; 0xb0
  4008fa:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  4008fc:	2021      	movs	r0, #33	; 0x21
  4008fe:	21dc      	movs	r1, #220	; 0xdc
  400900:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400902:	2010      	movs	r0, #16
  400904:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400908:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  40090a:	2011      	movs	r0, #17
  40090c:	f241 0138 	movw	r1, #4152	; 0x1038
  400910:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400912:	2032      	movs	r0, #50	; 0x32
  400914:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400916:	2012      	movs	r0, #18
  400918:	f241 1121 	movw	r1, #4385	; 0x1121
  40091c:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  40091e:	2013      	movs	r0, #19
  400920:	214e      	movs	r1, #78	; 0x4e
  400922:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400924:	2014      	movs	r0, #20
  400926:	f246 716f 	movw	r1, #26479	; 0x676f
  40092a:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  40092c:	2030      	movs	r0, #48	; 0x30
  40092e:	4629      	mov	r1, r5
  400930:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400932:	2031      	movs	r0, #49	; 0x31
  400934:	21db      	movs	r1, #219	; 0xdb
  400936:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400938:	2032      	movs	r0, #50	; 0x32
  40093a:	4629      	mov	r1, r5
  40093c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  40093e:	2033      	movs	r0, #51	; 0x33
  400940:	4629      	mov	r1, r5
  400942:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400944:	2034      	movs	r0, #52	; 0x34
  400946:	21db      	movs	r1, #219	; 0xdb
  400948:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  40094a:	2035      	movs	r0, #53	; 0x35
  40094c:	4629      	mov	r1, r5
  40094e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400950:	2036      	movs	r0, #54	; 0x36
  400952:	21b0      	movs	r1, #176	; 0xb0
  400954:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400956:	2037      	movs	r0, #55	; 0x37
  400958:	4629      	mov	r1, r5
  40095a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40095c:	2038      	movs	r0, #56	; 0x38
  40095e:	21dc      	movs	r1, #220	; 0xdc
  400960:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  400962:	2039      	movs	r0, #57	; 0x39
  400964:	4629      	mov	r1, r5
  400966:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400968:	2050      	movs	r0, #80	; 0x50
  40096a:	4629      	mov	r1, r5
  40096c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  40096e:	2051      	movs	r0, #81	; 0x51
  400970:	f240 610a 	movw	r1, #1546	; 0x60a
  400974:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  400976:	2052      	movs	r0, #82	; 0x52
  400978:	f640 510a 	movw	r1, #3338	; 0xd0a
  40097c:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  40097e:	2053      	movs	r0, #83	; 0x53
  400980:	f240 3103 	movw	r1, #771	; 0x303
  400984:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  400986:	2054      	movs	r0, #84	; 0x54
  400988:	f640 210d 	movw	r1, #2573	; 0xa0d
  40098c:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  40098e:	2055      	movs	r0, #85	; 0x55
  400990:	f640 2106 	movw	r1, #2566	; 0xa06
  400994:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  400996:	2056      	movs	r0, #86	; 0x56
  400998:	4629      	mov	r1, r5
  40099a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  40099c:	2057      	movs	r0, #87	; 0x57
  40099e:	f240 3103 	movw	r1, #771	; 0x303
  4009a2:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4009a4:	2058      	movs	r0, #88	; 0x58
  4009a6:	4629      	mov	r1, r5
  4009a8:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4009aa:	2059      	movs	r0, #89	; 0x59
  4009ac:	4629      	mov	r1, r5
  4009ae:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4009b0:	4628      	mov	r0, r5
  4009b2:	4629      	mov	r1, r5
  4009b4:	f8d9 2000 	ldr.w	r2, [r9]
  4009b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4009bc:	4c10      	ldr	r4, [pc, #64]	; (400a00 <ili9225_init+0x1b8>)
  4009be:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4009c0:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4009c4:	4b0f      	ldr	r3, [pc, #60]	; (400a04 <ili9225_init+0x1bc>)
  4009c6:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4009c8:	4628      	mov	r0, r5
  4009ca:	4629      	mov	r1, r5
  4009cc:	4b0e      	ldr	r3, [pc, #56]	; (400a08 <ili9225_init+0x1c0>)
  4009ce:	4798      	blx	r3
	return 0;
}
  4009d0:	4628      	mov	r0, r5
  4009d2:	b005      	add	sp, #20
  4009d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4009d8:	00400f79 	.word	0x00400f79
  4009dc:	00400631 	.word	0x00400631
  4009e0:	00400f95 	.word	0x00400f95
  4009e4:	40008000 	.word	0x40008000
  4009e8:	e000e100 	.word	0xe000e100
  4009ec:	00400175 	.word	0x00400175
  4009f0:	00bebc20 	.word	0x00bebc20
  4009f4:	00400245 	.word	0x00400245
  4009f8:	004007c5 	.word	0x004007c5
  4009fc:	00400725 	.word	0x00400725
  400a00:	00400801 	.word	0x00400801
  400a04:	004007d5 	.word	0x004007d5
  400a08:	00400831 	.word	0x00400831
  400a0c:	004001c9 	.word	0x004001c9

00400a10 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400a10:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400a12:	28af      	cmp	r0, #175	; 0xaf
  400a14:	d80e      	bhi.n	400a34 <ili9225_draw_pixel+0x24>
  400a16:	29db      	cmp	r1, #219	; 0xdb
  400a18:	d80e      	bhi.n	400a38 <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400a1a:	b280      	uxth	r0, r0
  400a1c:	b289      	uxth	r1, r1
  400a1e:	4b07      	ldr	r3, [pc, #28]	; (400a3c <ili9225_draw_pixel+0x2c>)
  400a20:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400a22:	2022      	movs	r0, #34	; 0x22
  400a24:	4b06      	ldr	r3, [pc, #24]	; (400a40 <ili9225_draw_pixel+0x30>)
  400a26:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400a28:	4b06      	ldr	r3, [pc, #24]	; (400a44 <ili9225_draw_pixel+0x34>)
  400a2a:	8818      	ldrh	r0, [r3, #0]
  400a2c:	4b06      	ldr	r3, [pc, #24]	; (400a48 <ili9225_draw_pixel+0x38>)
  400a2e:	4798      	blx	r3
	return 0;
  400a30:	2000      	movs	r0, #0
  400a32:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  400a34:	2001      	movs	r0, #1
  400a36:	bd08      	pop	{r3, pc}
  400a38:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  400a3a:	bd08      	pop	{r3, pc}
  400a3c:	00400831 	.word	0x00400831
  400a40:	004006b1 	.word	0x004006b1
  400a44:	200009c4 	.word	0x200009c4
  400a48:	004006f5 	.word	0x004006f5

00400a4c <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a50:	b084      	sub	sp, #16
  400a52:	9003      	str	r0, [sp, #12]
  400a54:	9102      	str	r1, [sp, #8]
  400a56:	9201      	str	r2, [sp, #4]
  400a58:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400a5a:	a803      	add	r0, sp, #12
  400a5c:	a902      	add	r1, sp, #8
  400a5e:	aa01      	add	r2, sp, #4
  400a60:	466b      	mov	r3, sp
  400a62:	4c21      	ldr	r4, [pc, #132]	; (400ae8 <ili9225_draw_filled_rectangle+0x9c>)
  400a64:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400a66:	9a03      	ldr	r2, [sp, #12]
  400a68:	9b02      	ldr	r3, [sp, #8]
  400a6a:	9901      	ldr	r1, [sp, #4]
  400a6c:	1c4d      	adds	r5, r1, #1
  400a6e:	9900      	ldr	r1, [sp, #0]
  400a70:	1c4c      	adds	r4, r1, #1
  400a72:	4610      	mov	r0, r2
  400a74:	4619      	mov	r1, r3
  400a76:	1aaa      	subs	r2, r5, r2
  400a78:	1ae3      	subs	r3, r4, r3
  400a7a:	4c1c      	ldr	r4, [pc, #112]	; (400aec <ili9225_draw_filled_rectangle+0xa0>)
  400a7c:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  400a7e:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400a82:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400a86:	4b1a      	ldr	r3, [pc, #104]	; (400af0 <ili9225_draw_filled_rectangle+0xa4>)
  400a88:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400a8a:	2022      	movs	r0, #34	; 0x22
  400a8c:	4b19      	ldr	r3, [pc, #100]	; (400af4 <ili9225_draw_filled_rectangle+0xa8>)
  400a8e:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400a90:	9b02      	ldr	r3, [sp, #8]
  400a92:	9a00      	ldr	r2, [sp, #0]
  400a94:	1ad2      	subs	r2, r2, r3
  400a96:	9b01      	ldr	r3, [sp, #4]
  400a98:	f103 0801 	add.w	r8, r3, #1
  400a9c:	9b03      	ldr	r3, [sp, #12]
  400a9e:	ebc3 0808 	rsb	r8, r3, r8
  400aa2:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400aa6:	4c14      	ldr	r4, [pc, #80]	; (400af8 <ili9225_draw_filled_rectangle+0xac>)
  400aa8:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400aac:	09e4      	lsrs	r4, r4, #7
  400aae:	d007      	beq.n	400ac0 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  400ab0:	4f12      	ldr	r7, [pc, #72]	; (400afc <ili9225_draw_filled_rectangle+0xb0>)
  400ab2:	26b0      	movs	r6, #176	; 0xb0
  400ab4:	4d12      	ldr	r5, [pc, #72]	; (400b00 <ili9225_draw_filled_rectangle+0xb4>)
  400ab6:	4638      	mov	r0, r7
  400ab8:	4631      	mov	r1, r6
  400aba:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400abc:	3c01      	subs	r4, #1
  400abe:	d1fa      	bne.n	400ab6 <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  400ac0:	490d      	ldr	r1, [pc, #52]	; (400af8 <ili9225_draw_filled_rectangle+0xac>)
  400ac2:	fba1 3108 	umull	r3, r1, r1, r8
  400ac6:	09c9      	lsrs	r1, r1, #7
  400ac8:	24b0      	movs	r4, #176	; 0xb0
  400aca:	480c      	ldr	r0, [pc, #48]	; (400afc <ili9225_draw_filled_rectangle+0xb0>)
  400acc:	fb04 8111 	mls	r1, r4, r1, r8
  400ad0:	4b0b      	ldr	r3, [pc, #44]	; (400b00 <ili9225_draw_filled_rectangle+0xb4>)
  400ad2:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400ad4:	2000      	movs	r0, #0
  400ad6:	4601      	mov	r1, r0
  400ad8:	4622      	mov	r2, r4
  400ada:	23dc      	movs	r3, #220	; 0xdc
  400adc:	4c03      	ldr	r4, [pc, #12]	; (400aec <ili9225_draw_filled_rectangle+0xa0>)
  400ade:	47a0      	blx	r4
}
  400ae0:	b004      	add	sp, #16
  400ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ae6:	bf00      	nop
  400ae8:	00400669 	.word	0x00400669
  400aec:	00400801 	.word	0x00400801
  400af0:	00400831 	.word	0x00400831
  400af4:	004006b1 	.word	0x004006b1
  400af8:	ba2e8ba3 	.word	0xba2e8ba3
  400afc:	200009c4 	.word	0x200009c4
  400b00:	0040073d 	.word	0x0040073d

00400b04 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b08:	b087      	sub	sp, #28
  400b0a:	9004      	str	r0, [sp, #16]
  400b0c:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b0e:	7813      	ldrb	r3, [r2, #0]
  400b10:	2b00      	cmp	r3, #0
  400b12:	d04a      	beq.n	400baa <ili9225_draw_string+0xa6>
  400b14:	9203      	str	r2, [sp, #12]
  400b16:	9002      	str	r0, [sp, #8]
  400b18:	4a25      	ldr	r2, [pc, #148]	; (400bb0 <ili9225_draw_string+0xac>)
  400b1a:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  400b1e:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400b20:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400bb4 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400b24:	2b0a      	cmp	r3, #10
  400b26:	d104      	bne.n	400b32 <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  400b28:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400b2c:	9b04      	ldr	r3, [sp, #16]
  400b2e:	9302      	str	r3, [sp, #8]
  400b30:	e035      	b.n	400b9e <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400b32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400b36:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400b38:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400b3c:	4a1c      	ldr	r2, [pc, #112]	; (400bb0 <ili9225_draw_string+0xac>)
  400b3e:	4416      	add	r6, r2
  400b40:	9a05      	ldr	r2, [sp, #20]
  400b42:	441a      	add	r2, r3
  400b44:	9201      	str	r2, [sp, #4]
  400b46:	f8dd 8008 	ldr.w	r8, [sp, #8]
  400b4a:	2407      	movs	r4, #7
  400b4c:	4637      	mov	r7, r6
  400b4e:	eb0b 0a04 	add.w	sl, fp, r4
  400b52:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400b54:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400b58:	4123      	asrs	r3, r4
  400b5a:	f013 0f01 	tst.w	r3, #1
  400b5e:	d003      	beq.n	400b68 <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400b60:	4640      	mov	r0, r8
  400b62:	ebc4 010a 	rsb	r1, r4, sl
  400b66:	47c8      	blx	r9
  400b68:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400b6a:	f1b4 3fff 	cmp.w	r4, #4294967295
  400b6e:	d1f0      	bne.n	400b52 <ili9225_draw_string+0x4e>
  400b70:	2407      	movs	r4, #7
  400b72:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400b76:	782b      	ldrb	r3, [r5, #0]
  400b78:	4123      	asrs	r3, r4
  400b7a:	f013 0f01 	tst.w	r3, #1
  400b7e:	d002      	beq.n	400b86 <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400b80:	4640      	mov	r0, r8
  400b82:	1b39      	subs	r1, r7, r4
  400b84:	47c8      	blx	r9
  400b86:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400b88:	2c01      	cmp	r4, #1
  400b8a:	d1f4      	bne.n	400b76 <ili9225_draw_string+0x72>
  400b8c:	3602      	adds	r6, #2
  400b8e:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400b92:	9b01      	ldr	r3, [sp, #4]
  400b94:	429e      	cmp	r6, r3
  400b96:	d1d8      	bne.n	400b4a <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400b98:	9a02      	ldr	r2, [sp, #8]
  400b9a:	320c      	adds	r2, #12
  400b9c:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b9e:	9a03      	ldr	r2, [sp, #12]
  400ba0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400ba4:	9203      	str	r2, [sp, #12]
  400ba6:	2b00      	cmp	r3, #0
  400ba8:	d1bc      	bne.n	400b24 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400baa:	b007      	add	sp, #28
  400bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400bb0:	004079bc 	.word	0x004079bc
  400bb4:	00400a11 	.word	0x00400a11

00400bb8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400bb8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400bba:	23ac      	movs	r3, #172	; 0xac
  400bbc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400bbe:	680a      	ldr	r2, [r1, #0]
  400bc0:	684b      	ldr	r3, [r1, #4]
  400bc2:	fbb2 f3f3 	udiv	r3, r2, r3
  400bc6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bc8:	1e5c      	subs	r4, r3, #1
  400bca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bce:	4294      	cmp	r4, r2
  400bd0:	d80a      	bhi.n	400be8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400bd2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bd4:	688b      	ldr	r3, [r1, #8]
  400bd6:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bd8:	f240 2302 	movw	r3, #514	; 0x202
  400bdc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400be0:	2350      	movs	r3, #80	; 0x50
  400be2:	6003      	str	r3, [r0, #0]

	return 0;
  400be4:	2000      	movs	r0, #0
  400be6:	e000      	b.n	400bea <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400be8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400bea:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bee:	4770      	bx	lr

00400bf0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bf0:	6943      	ldr	r3, [r0, #20]
  400bf2:	f013 0f02 	tst.w	r3, #2
  400bf6:	d002      	beq.n	400bfe <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bf8:	61c1      	str	r1, [r0, #28]
	return 0;
  400bfa:	2000      	movs	r0, #0
  400bfc:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400bfe:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop

00400c04 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400c04:	6943      	ldr	r3, [r0, #20]
  400c06:	f013 0f01 	tst.w	r3, #1
  400c0a:	d003      	beq.n	400c14 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400c0c:	6983      	ldr	r3, [r0, #24]
  400c0e:	700b      	strb	r3, [r1, #0]
	return 0;
  400c10:	2000      	movs	r0, #0
  400c12:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400c14:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400c16:	4770      	bx	lr

00400c18 <twi_init>:
 */ 

#include <asf.h>
#include "IMU.h"

void twi_init(void){
  400c18:	b530      	push	{r4, r5, lr}
  400c1a:	b085      	sub	sp, #20
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  400c1c:	4b11      	ldr	r3, [pc, #68]	; (400c64 <twi_init+0x4c>)
  400c1e:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  400c22:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400c24:	21f0      	movs	r1, #240	; 0xf0
  400c26:	4a10      	ldr	r2, [pc, #64]	; (400c68 <twi_init+0x50>)
  400c28:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400c2c:	2400      	movs	r4, #0
  400c2e:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400c30:	2207      	movs	r2, #7
  400c32:	601a      	str	r2, [r3, #0]
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	pmc_enable_periph_clk(ID_TWI0);
  400c34:	2013      	movs	r0, #19
  400c36:	4b0d      	ldr	r3, [pc, #52]	; (400c6c <twi_init+0x54>)
  400c38:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  400c3a:	4b0d      	ldr	r3, [pc, #52]	; (400c70 <twi_init+0x58>)
  400c3c:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  400c3e:	4b0d      	ldr	r3, [pc, #52]	; (400c74 <twi_init+0x5c>)
  400c40:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  400c42:	f88d 400d 	strb.w	r4, [sp, #13]
	
	if (twi_master_init(TWI0, &opt_twi) != TWI_SUCCESS) {
  400c46:	480c      	ldr	r0, [pc, #48]	; (400c78 <twi_init+0x60>)
  400c48:	a901      	add	r1, sp, #4
  400c4a:	4b0c      	ldr	r3, [pc, #48]	; (400c7c <twi_init+0x64>)
  400c4c:	4798      	blx	r3
  400c4e:	b138      	cbz	r0, 400c60 <twi_init+0x48>
		puts("-E-\tTWI master initialization failed.\r");
  400c50:	480b      	ldr	r0, [pc, #44]	; (400c80 <twi_init+0x68>)
  400c52:	4b0c      	ldr	r3, [pc, #48]	; (400c84 <twi_init+0x6c>)
  400c54:	4798      	blx	r3
		while (1) {
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
  400c56:	2519      	movs	r5, #25
  400c58:	4c0b      	ldr	r4, [pc, #44]	; (400c88 <twi_init+0x70>)
  400c5a:	4628      	mov	r0, r5
  400c5c:	47a0      	blx	r4
  400c5e:	e7fc      	b.n	400c5a <twi_init+0x42>
		}
	}
}
  400c60:	b005      	add	sp, #20
  400c62:	bd30      	pop	{r4, r5, pc}
  400c64:	e000e010 	.word	0xe000e010
  400c68:	e000ed00 	.word	0xe000ed00
  400c6c:	0040132d 	.word	0x0040132d
  400c70:	02dc6c00 	.word	0x02dc6c00
  400c74:	000186a0 	.word	0x000186a0
  400c78:	40018000 	.word	0x40018000
  400c7c:	0040044d 	.word	0x0040044d
  400c80:	0040813c 	.word	0x0040813c
  400c84:	0040234d 	.word	0x0040234d
  400c88:	00400f95 	.word	0x00400f95

00400c8c <adxl_write>:
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value){
  400c8c:	b500      	push	{lr}
  400c8e:	b089      	sub	sp, #36	; 0x24
  400c90:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  400c94:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  400c98:	2301      	movs	r3, #1
  400c9a:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  400c9c:	f10d 0207 	add.w	r2, sp, #7
  400ca0:	9205      	str	r2, [sp, #20]
	tx.length		=	1;
  400ca2:	9306      	str	r3, [sp, #24]
	tx.chip			=	ADXL_ADDR;
  400ca4:	2353      	movs	r3, #83	; 0x53
  400ca6:	f88d 301c 	strb.w	r3, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  400caa:	4803      	ldr	r0, [pc, #12]	; (400cb8 <adxl_write+0x2c>)
  400cac:	a903      	add	r1, sp, #12
  400cae:	4b03      	ldr	r3, [pc, #12]	; (400cbc <adxl_write+0x30>)
  400cb0:	4798      	blx	r3
}
  400cb2:	b009      	add	sp, #36	; 0x24
  400cb4:	f85d fb04 	ldr.w	pc, [sp], #4
  400cb8:	40018000 	.word	0x40018000
  400cbc:	0040048d 	.word	0x0040048d

00400cc0 <adxl_init>:
		}
	}
}

void adxl_init(void) 
{
  400cc0:	b510      	push	{r4, lr}
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B);	//16-bit, 13-bit mode
  400cc2:	2031      	movs	r0, #49	; 0x31
  400cc4:	210b      	movs	r1, #11
  400cc6:	4c04      	ldr	r4, [pc, #16]	; (400cd8 <adxl_init+0x18>)
  400cc8:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_BW_RATE,0x0F);		//Sample rate = 3200Hz = 0,3125ms
  400cca:	202c      	movs	r0, #44	; 0x2c
  400ccc:	210f      	movs	r1, #15
  400cce:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08);	//Start Measurement
  400cd0:	202d      	movs	r0, #45	; 0x2d
  400cd2:	2108      	movs	r1, #8
  400cd4:	47a0      	blx	r4
  400cd6:	bd10      	pop	{r4, pc}
  400cd8:	00400c8d 	.word	0x00400c8d

00400cdc <itg_write>:
	return	twi_master_read(TWI0, &rx);
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value){
  400cdc:	b500      	push	{lr}
  400cde:	b089      	sub	sp, #36	; 0x24
  400ce0:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  400ce4:	2300      	movs	r3, #0
  400ce6:	9303      	str	r3, [sp, #12]
  400ce8:	9307      	str	r3, [sp, #28]
  400cea:	f88d 000c 	strb.w	r0, [sp, #12]
  400cee:	2301      	movs	r3, #1
  400cf0:	9304      	str	r3, [sp, #16]
  400cf2:	f10d 0207 	add.w	r2, sp, #7
  400cf6:	9205      	str	r2, [sp, #20]
  400cf8:	9306      	str	r3, [sp, #24]
  400cfa:	2368      	movs	r3, #104	; 0x68
  400cfc:	f88d 301c 	strb.w	r3, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_write(TWI0, &tx);
  400d00:	4803      	ldr	r0, [pc, #12]	; (400d10 <itg_write+0x34>)
  400d02:	a903      	add	r1, sp, #12
  400d04:	4b03      	ldr	r3, [pc, #12]	; (400d14 <itg_write+0x38>)
  400d06:	4798      	blx	r3
}
  400d08:	b009      	add	sp, #36	; 0x24
  400d0a:	f85d fb04 	ldr.w	pc, [sp], #4
  400d0e:	bf00      	nop
  400d10:	40018000 	.word	0x40018000
  400d14:	0040048d 	.word	0x0040048d

00400d18 <itg_init>:
	*/
	
}

void itg_init(void)
{
  400d18:	b510      	push	{r4, lr}
	itg_write(ITG_ADDR_DLPF_FS,0x18);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
  400d1a:	2016      	movs	r0, #22
  400d1c:	2118      	movs	r1, #24
  400d1e:	4c06      	ldr	r4, [pc, #24]	; (400d38 <itg_init+0x20>)
  400d20:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400d22:	2015      	movs	r0, #21
  400d24:	2100      	movs	r1, #0
  400d26:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400d28:	2017      	movs	r0, #23
  400d2a:	2111      	movs	r1, #17
  400d2c:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
  400d2e:	203e      	movs	r0, #62	; 0x3e
  400d30:	2100      	movs	r1, #0
  400d32:	47a0      	blx	r4
  400d34:	bd10      	pop	{r4, pc}
  400d36:	bf00      	nop
  400d38:	00400cdd 	.word	0x00400cdd

00400d3c <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400d3c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400d3e:	480e      	ldr	r0, [pc, #56]	; (400d78 <sysclk_init+0x3c>)
  400d40:	4b0e      	ldr	r3, [pc, #56]	; (400d7c <sysclk_init+0x40>)
  400d42:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d44:	2000      	movs	r0, #0
  400d46:	213e      	movs	r1, #62	; 0x3e
  400d48:	4b0d      	ldr	r3, [pc, #52]	; (400d80 <sysclk_init+0x44>)
  400d4a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400d4c:	4c0d      	ldr	r4, [pc, #52]	; (400d84 <sysclk_init+0x48>)
  400d4e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400d50:	2800      	cmp	r0, #0
  400d52:	d0fc      	beq.n	400d4e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400d54:	4b0c      	ldr	r3, [pc, #48]	; (400d88 <sysclk_init+0x4c>)
  400d56:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d58:	4a0c      	ldr	r2, [pc, #48]	; (400d8c <sysclk_init+0x50>)
  400d5a:	4b0d      	ldr	r3, [pc, #52]	; (400d90 <sysclk_init+0x54>)
  400d5c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400d5e:	4c0d      	ldr	r4, [pc, #52]	; (400d94 <sysclk_init+0x58>)
  400d60:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400d62:	2800      	cmp	r0, #0
  400d64:	d0fc      	beq.n	400d60 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d66:	2010      	movs	r0, #16
  400d68:	4b0b      	ldr	r3, [pc, #44]	; (400d98 <sysclk_init+0x5c>)
  400d6a:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d6c:	4b0b      	ldr	r3, [pc, #44]	; (400d9c <sysclk_init+0x60>)
  400d6e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d70:	4801      	ldr	r0, [pc, #4]	; (400d78 <sysclk_init+0x3c>)
  400d72:	4b02      	ldr	r3, [pc, #8]	; (400d7c <sysclk_init+0x40>)
  400d74:	4798      	blx	r3
  400d76:	bd10      	pop	{r4, pc}
  400d78:	02dc6c00 	.word	0x02dc6c00
  400d7c:	200000a1 	.word	0x200000a1
  400d80:	004012a9 	.word	0x004012a9
  400d84:	004012fd 	.word	0x004012fd
  400d88:	0040130d 	.word	0x0040130d
  400d8c:	20073f01 	.word	0x20073f01
  400d90:	400e0400 	.word	0x400e0400
  400d94:	0040131d 	.word	0x0040131d
  400d98:	00401245 	.word	0x00401245
  400d9c:	0040140d 	.word	0x0040140d

00400da0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400da0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400da2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400da6:	4b30      	ldr	r3, [pc, #192]	; (400e68 <board_init+0xc8>)
  400da8:	605a      	str	r2, [r3, #4]
  400daa:	200b      	movs	r0, #11
  400dac:	4c2f      	ldr	r4, [pc, #188]	; (400e6c <board_init+0xcc>)
  400dae:	47a0      	blx	r4
  400db0:	200c      	movs	r0, #12
  400db2:	47a0      	blx	r4
  400db4:	200d      	movs	r0, #13
  400db6:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400db8:	2017      	movs	r0, #23
  400dba:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400dbe:	4c2c      	ldr	r4, [pc, #176]	; (400e70 <board_init+0xd0>)
  400dc0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400dc2:	202e      	movs	r0, #46	; 0x2e
  400dc4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400dc8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400dca:	200f      	movs	r0, #15
  400dcc:	4929      	ldr	r1, [pc, #164]	; (400e74 <board_init+0xd4>)
  400dce:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400dd0:	2010      	movs	r0, #16
  400dd2:	4929      	ldr	r1, [pc, #164]	; (400e78 <board_init+0xd8>)
  400dd4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400dd6:	4829      	ldr	r0, [pc, #164]	; (400e7c <board_init+0xdc>)
  400dd8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400ddc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400de0:	4b27      	ldr	r3, [pc, #156]	; (400e80 <board_init+0xe0>)
  400de2:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400de4:	2000      	movs	r0, #0
  400de6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400dea:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400dec:	2008      	movs	r0, #8
  400dee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400df2:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400df4:	2003      	movs	r0, #3
  400df6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dfa:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  400dfc:	2004      	movs	r0, #4
  400dfe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e02:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400e04:	200c      	movs	r0, #12
  400e06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e0a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400e0c:	200d      	movs	r0, #13
  400e0e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e12:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400e14:	200e      	movs	r0, #14
  400e16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e1a:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  400e1c:	201f      	movs	r0, #31
  400e1e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e22:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  400e24:	201e      	movs	r0, #30
  400e26:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e2a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400e2c:	200c      	movs	r0, #12
  400e2e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e32:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400e34:	200d      	movs	r0, #13
  400e36:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e3a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400e3c:	200e      	movs	r0, #14
  400e3e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e42:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  400e44:	201e      	movs	r0, #30
  400e46:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e4a:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  400e4c:	201c      	movs	r0, #28
  400e4e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e52:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  400e54:	201d      	movs	r0, #29
  400e56:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e5a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400e5c:	204d      	movs	r0, #77	; 0x4d
  400e5e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e62:	47a0      	blx	r4
  400e64:	bd10      	pop	{r4, pc}
  400e66:	bf00      	nop
  400e68:	400e1450 	.word	0x400e1450
  400e6c:	0040132d 	.word	0x0040132d
  400e70:	00400fb1 	.word	0x00400fb1
  400e74:	28000079 	.word	0x28000079
  400e78:	28000059 	.word	0x28000059
  400e7c:	400e0e00 	.word	0x400e0e00
  400e80:	004010d5 	.word	0x004010d5

00400e84 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400e84:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400e86:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  400e88:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e8c:	d02e      	beq.n	400eec <pio_set_peripheral+0x68>
  400e8e:	d808      	bhi.n	400ea2 <pio_set_peripheral+0x1e>
  400e90:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e94:	d014      	beq.n	400ec0 <pio_set_peripheral+0x3c>
  400e96:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e9a:	d01d      	beq.n	400ed8 <pio_set_peripheral+0x54>
  400e9c:	2900      	cmp	r1, #0
  400e9e:	d135      	bne.n	400f0c <pio_set_peripheral+0x88>
  400ea0:	e035      	b.n	400f0e <pio_set_peripheral+0x8a>
  400ea2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ea6:	d032      	beq.n	400f0e <pio_set_peripheral+0x8a>
  400ea8:	d803      	bhi.n	400eb2 <pio_set_peripheral+0x2e>
  400eaa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400eae:	d027      	beq.n	400f00 <pio_set_peripheral+0x7c>
  400eb0:	e02c      	b.n	400f0c <pio_set_peripheral+0x88>
  400eb2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400eb6:	d02a      	beq.n	400f0e <pio_set_peripheral+0x8a>
  400eb8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ebc:	d027      	beq.n	400f0e <pio_set_peripheral+0x8a>
  400ebe:	e025      	b.n	400f0c <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ec0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ec2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ec4:	43d3      	mvns	r3, r2
  400ec6:	4021      	ands	r1, r4
  400ec8:	4019      	ands	r1, r3
  400eca:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ecc:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ece:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400ed0:	4021      	ands	r1, r4
  400ed2:	400b      	ands	r3, r1
  400ed4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ed6:	e019      	b.n	400f0c <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ed8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400eda:	4313      	orrs	r3, r2
  400edc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ede:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ee0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ee2:	400b      	ands	r3, r1
  400ee4:	ea23 0302 	bic.w	r3, r3, r2
  400ee8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400eea:	e00f      	b.n	400f0c <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400eec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400eee:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ef0:	400b      	ands	r3, r1
  400ef2:	ea23 0302 	bic.w	r3, r3, r2
  400ef6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ef8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400efa:	4313      	orrs	r3, r2
  400efc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400efe:	e005      	b.n	400f0c <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400f00:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400f02:	4313      	orrs	r3, r2
  400f04:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400f06:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400f08:	4313      	orrs	r3, r2
  400f0a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400f0c:	6042      	str	r2, [r0, #4]
}
  400f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f12:	4770      	bx	lr

00400f14 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400f14:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f16:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400f1a:	bf14      	ite	ne
  400f1c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f1e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400f20:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400f24:	bf14      	ite	ne
  400f26:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400f28:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400f2a:	f012 0f02 	tst.w	r2, #2
  400f2e:	d002      	beq.n	400f36 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400f30:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400f34:	e004      	b.n	400f40 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400f36:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400f3a:	bf18      	it	ne
  400f3c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400f40:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400f42:	6001      	str	r1, [r0, #0]
  400f44:	4770      	bx	lr
  400f46:	bf00      	nop

00400f48 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400f48:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400f4a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f4c:	9c01      	ldr	r4, [sp, #4]
  400f4e:	b10c      	cbz	r4, 400f54 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400f50:	6641      	str	r1, [r0, #100]	; 0x64
  400f52:	e000      	b.n	400f56 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f54:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400f56:	b10b      	cbz	r3, 400f5c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400f58:	6501      	str	r1, [r0, #80]	; 0x50
  400f5a:	e000      	b.n	400f5e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400f5c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400f5e:	b10a      	cbz	r2, 400f64 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400f60:	6301      	str	r1, [r0, #48]	; 0x30
  400f62:	e000      	b.n	400f66 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400f64:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400f66:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400f68:	6001      	str	r1, [r0, #0]
}
  400f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f6e:	4770      	bx	lr

00400f70 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f70:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f72:	4770      	bx	lr

00400f74 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f74:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f76:	4770      	bx	lr

00400f78 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f78:	0943      	lsrs	r3, r0, #5
  400f7a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f7e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f82:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400f84:	f000 001f 	and.w	r0, r0, #31
  400f88:	2201      	movs	r2, #1
  400f8a:	fa02 f000 	lsl.w	r0, r2, r0
  400f8e:	6318      	str	r0, [r3, #48]	; 0x30
  400f90:	4770      	bx	lr
  400f92:	bf00      	nop

00400f94 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f94:	0943      	lsrs	r3, r0, #5
  400f96:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f9a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f9e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400fa0:	f000 001f 	and.w	r0, r0, #31
  400fa4:	2201      	movs	r2, #1
  400fa6:	fa02 f000 	lsl.w	r0, r2, r0
  400faa:	6358      	str	r0, [r3, #52]	; 0x34
  400fac:	4770      	bx	lr
  400fae:	bf00      	nop

00400fb0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400fb0:	b570      	push	{r4, r5, r6, lr}
  400fb2:	b082      	sub	sp, #8
  400fb4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400fb6:	0944      	lsrs	r4, r0, #5
  400fb8:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  400fbc:	f204 7407 	addw	r4, r4, #1799	; 0x707
  400fc0:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400fc2:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  400fc6:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  400fca:	d047      	beq.n	40105c <pio_configure_pin+0xac>
  400fcc:	d809      	bhi.n	400fe2 <pio_configure_pin+0x32>
  400fce:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  400fd2:	d021      	beq.n	401018 <pio_configure_pin+0x68>
  400fd4:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  400fd8:	d02f      	beq.n	40103a <pio_configure_pin+0x8a>
  400fda:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  400fde:	d16f      	bne.n	4010c0 <pio_configure_pin+0x110>
  400fe0:	e009      	b.n	400ff6 <pio_configure_pin+0x46>
  400fe2:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  400fe6:	d055      	beq.n	401094 <pio_configure_pin+0xe4>
  400fe8:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400fec:	d052      	beq.n	401094 <pio_configure_pin+0xe4>
  400fee:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  400ff2:	d044      	beq.n	40107e <pio_configure_pin+0xce>
  400ff4:	e064      	b.n	4010c0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400ff6:	f000 001f 	and.w	r0, r0, #31
  400ffa:	2401      	movs	r4, #1
  400ffc:	4084      	lsls	r4, r0
  400ffe:	4630      	mov	r0, r6
  401000:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401004:	4622      	mov	r2, r4
  401006:	4b30      	ldr	r3, [pc, #192]	; (4010c8 <pio_configure_pin+0x118>)
  401008:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40100a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40100e:	bf14      	ite	ne
  401010:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401012:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401014:	2001      	movs	r0, #1
  401016:	e054      	b.n	4010c2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401018:	f000 001f 	and.w	r0, r0, #31
  40101c:	2401      	movs	r4, #1
  40101e:	4084      	lsls	r4, r0
  401020:	4630      	mov	r0, r6
  401022:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401026:	4622      	mov	r2, r4
  401028:	4b27      	ldr	r3, [pc, #156]	; (4010c8 <pio_configure_pin+0x118>)
  40102a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40102c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401030:	bf14      	ite	ne
  401032:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401034:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401036:	2001      	movs	r0, #1
  401038:	e043      	b.n	4010c2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40103a:	f000 001f 	and.w	r0, r0, #31
  40103e:	2401      	movs	r4, #1
  401040:	4084      	lsls	r4, r0
  401042:	4630      	mov	r0, r6
  401044:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401048:	4622      	mov	r2, r4
  40104a:	4b1f      	ldr	r3, [pc, #124]	; (4010c8 <pio_configure_pin+0x118>)
  40104c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40104e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401052:	bf14      	ite	ne
  401054:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401056:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401058:	2001      	movs	r0, #1
  40105a:	e032      	b.n	4010c2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40105c:	f000 001f 	and.w	r0, r0, #31
  401060:	2401      	movs	r4, #1
  401062:	4084      	lsls	r4, r0
  401064:	4630      	mov	r0, r6
  401066:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40106a:	4622      	mov	r2, r4
  40106c:	4b16      	ldr	r3, [pc, #88]	; (4010c8 <pio_configure_pin+0x118>)
  40106e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401070:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401074:	bf14      	ite	ne
  401076:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401078:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40107a:	2001      	movs	r0, #1
  40107c:	e021      	b.n	4010c2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40107e:	f000 011f 	and.w	r1, r0, #31
  401082:	2401      	movs	r4, #1
  401084:	4630      	mov	r0, r6
  401086:	fa04 f101 	lsl.w	r1, r4, r1
  40108a:	462a      	mov	r2, r5
  40108c:	4b0f      	ldr	r3, [pc, #60]	; (4010cc <pio_configure_pin+0x11c>)
  40108e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401090:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401092:	e016      	b.n	4010c2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401094:	f000 011f 	and.w	r1, r0, #31
  401098:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40109a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40109e:	ea05 0304 	and.w	r3, r5, r4
  4010a2:	9300      	str	r3, [sp, #0]
  4010a4:	4630      	mov	r0, r6
  4010a6:	fa04 f101 	lsl.w	r1, r4, r1
  4010aa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010ae:	bf14      	ite	ne
  4010b0:	2200      	movne	r2, #0
  4010b2:	2201      	moveq	r2, #1
  4010b4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4010b8:	4d05      	ldr	r5, [pc, #20]	; (4010d0 <pio_configure_pin+0x120>)
  4010ba:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4010bc:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4010be:	e000      	b.n	4010c2 <pio_configure_pin+0x112>

	default:
		return 0;
  4010c0:	2000      	movs	r0, #0
	}

	return 1;
}
  4010c2:	b002      	add	sp, #8
  4010c4:	bd70      	pop	{r4, r5, r6, pc}
  4010c6:	bf00      	nop
  4010c8:	00400e85 	.word	0x00400e85
  4010cc:	00400f15 	.word	0x00400f15
  4010d0:	00400f49 	.word	0x00400f49

004010d4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4010d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4010d6:	b083      	sub	sp, #12
  4010d8:	4607      	mov	r7, r0
  4010da:	460e      	mov	r6, r1
  4010dc:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4010de:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  4010e2:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4010e6:	d038      	beq.n	40115a <pio_configure_pin_group+0x86>
  4010e8:	d809      	bhi.n	4010fe <pio_configure_pin_group+0x2a>
  4010ea:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4010ee:	d01c      	beq.n	40112a <pio_configure_pin_group+0x56>
  4010f0:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4010f4:	d025      	beq.n	401142 <pio_configure_pin_group+0x6e>
  4010f6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4010fa:	d150      	bne.n	40119e <pio_configure_pin_group+0xca>
  4010fc:	e009      	b.n	401112 <pio_configure_pin_group+0x3e>
  4010fe:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401102:	d03a      	beq.n	40117a <pio_configure_pin_group+0xa6>
  401104:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401108:	d037      	beq.n	40117a <pio_configure_pin_group+0xa6>
  40110a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  40110e:	d030      	beq.n	401172 <pio_configure_pin_group+0x9e>
  401110:	e045      	b.n	40119e <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401112:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401116:	4632      	mov	r2, r6
  401118:	4b22      	ldr	r3, [pc, #136]	; (4011a4 <pio_configure_pin_group+0xd0>)
  40111a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40111c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401120:	bf14      	ite	ne
  401122:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401124:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401126:	2001      	movs	r0, #1
  401128:	e03a      	b.n	4011a0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40112a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40112e:	4632      	mov	r2, r6
  401130:	4b1c      	ldr	r3, [pc, #112]	; (4011a4 <pio_configure_pin_group+0xd0>)
  401132:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401134:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401138:	bf14      	ite	ne
  40113a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40113c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40113e:	2001      	movs	r0, #1
  401140:	e02e      	b.n	4011a0 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401142:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401146:	4632      	mov	r2, r6
  401148:	4b16      	ldr	r3, [pc, #88]	; (4011a4 <pio_configure_pin_group+0xd0>)
  40114a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40114c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401150:	bf14      	ite	ne
  401152:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401154:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401156:	2001      	movs	r0, #1
  401158:	e022      	b.n	4011a0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40115a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40115e:	4632      	mov	r2, r6
  401160:	4b10      	ldr	r3, [pc, #64]	; (4011a4 <pio_configure_pin_group+0xd0>)
  401162:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401164:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401168:	bf14      	ite	ne
  40116a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40116c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40116e:	2001      	movs	r0, #1
  401170:	e016      	b.n	4011a0 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401172:	4b0d      	ldr	r3, [pc, #52]	; (4011a8 <pio_configure_pin_group+0xd4>)
  401174:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401176:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401178:	e012      	b.n	4011a0 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40117a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40117e:	f005 0301 	and.w	r3, r5, #1
  401182:	9300      	str	r3, [sp, #0]
  401184:	4638      	mov	r0, r7
  401186:	4631      	mov	r1, r6
  401188:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40118c:	bf14      	ite	ne
  40118e:	2200      	movne	r2, #0
  401190:	2201      	moveq	r2, #1
  401192:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401196:	4c05      	ldr	r4, [pc, #20]	; (4011ac <pio_configure_pin_group+0xd8>)
  401198:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40119a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40119c:	e000      	b.n	4011a0 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40119e:	2000      	movs	r0, #0
	}

	return 1;
}
  4011a0:	b003      	add	sp, #12
  4011a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4011a4:	00400e85 	.word	0x00400e85
  4011a8:	00400f15 	.word	0x00400f15
  4011ac:	00400f49 	.word	0x00400f49

004011b0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4011b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4011b4:	4604      	mov	r4, r0
  4011b6:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4011b8:	4b10      	ldr	r3, [pc, #64]	; (4011fc <pio_handler_process+0x4c>)
  4011ba:	4798      	blx	r3
  4011bc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4011be:	4620      	mov	r0, r4
  4011c0:	4b0f      	ldr	r3, [pc, #60]	; (401200 <pio_handler_process+0x50>)
  4011c2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4011c4:	4005      	ands	r5, r0
  4011c6:	d017      	beq.n	4011f8 <pio_handler_process+0x48>
  4011c8:	4f0e      	ldr	r7, [pc, #56]	; (401204 <pio_handler_process+0x54>)
  4011ca:	f107 040c 	add.w	r4, r7, #12
  4011ce:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4011d0:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4011d4:	42b3      	cmp	r3, r6
  4011d6:	d10a      	bne.n	4011ee <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4011d8:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4011dc:	4229      	tst	r1, r5
  4011de:	d006      	beq.n	4011ee <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4011e0:	6823      	ldr	r3, [r4, #0]
  4011e2:	4630      	mov	r0, r6
  4011e4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4011e6:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4011ea:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4011ee:	42bc      	cmp	r4, r7
  4011f0:	d002      	beq.n	4011f8 <pio_handler_process+0x48>
  4011f2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4011f4:	2d00      	cmp	r5, #0
  4011f6:	d1eb      	bne.n	4011d0 <pio_handler_process+0x20>
  4011f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011fc:	00400f71 	.word	0x00400f71
  401200:	00400f75 	.word	0x00400f75
  401204:	20000b28 	.word	0x20000b28

00401208 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401208:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40120a:	4802      	ldr	r0, [pc, #8]	; (401214 <PIOA_Handler+0xc>)
  40120c:	210b      	movs	r1, #11
  40120e:	4b02      	ldr	r3, [pc, #8]	; (401218 <PIOA_Handler+0x10>)
  401210:	4798      	blx	r3
  401212:	bd08      	pop	{r3, pc}
  401214:	400e0e00 	.word	0x400e0e00
  401218:	004011b1 	.word	0x004011b1

0040121c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40121c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40121e:	4802      	ldr	r0, [pc, #8]	; (401228 <PIOB_Handler+0xc>)
  401220:	210c      	movs	r1, #12
  401222:	4b02      	ldr	r3, [pc, #8]	; (40122c <PIOB_Handler+0x10>)
  401224:	4798      	blx	r3
  401226:	bd08      	pop	{r3, pc}
  401228:	400e1000 	.word	0x400e1000
  40122c:	004011b1 	.word	0x004011b1

00401230 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401230:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401232:	4802      	ldr	r0, [pc, #8]	; (40123c <PIOC_Handler+0xc>)
  401234:	210d      	movs	r1, #13
  401236:	4b02      	ldr	r3, [pc, #8]	; (401240 <PIOC_Handler+0x10>)
  401238:	4798      	blx	r3
  40123a:	bd08      	pop	{r3, pc}
  40123c:	400e1200 	.word	0x400e1200
  401240:	004011b1 	.word	0x004011b1

00401244 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401244:	4b17      	ldr	r3, [pc, #92]	; (4012a4 <pmc_switch_mck_to_pllack+0x60>)
  401246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401248:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  40124c:	4310      	orrs	r0, r2
  40124e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401250:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401252:	f013 0f08 	tst.w	r3, #8
  401256:	d109      	bne.n	40126c <pmc_switch_mck_to_pllack+0x28>
  401258:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40125c:	4911      	ldr	r1, [pc, #68]	; (4012a4 <pmc_switch_mck_to_pllack+0x60>)
  40125e:	e001      	b.n	401264 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401260:	3b01      	subs	r3, #1
  401262:	d019      	beq.n	401298 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401264:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401266:	f012 0f08 	tst.w	r2, #8
  40126a:	d0f9      	beq.n	401260 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40126c:	4b0d      	ldr	r3, [pc, #52]	; (4012a4 <pmc_switch_mck_to_pllack+0x60>)
  40126e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401270:	f022 0203 	bic.w	r2, r2, #3
  401274:	f042 0202 	orr.w	r2, r2, #2
  401278:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40127a:	6e98      	ldr	r0, [r3, #104]	; 0x68
  40127c:	f010 0008 	ands.w	r0, r0, #8
  401280:	d10c      	bne.n	40129c <pmc_switch_mck_to_pllack+0x58>
  401282:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401286:	4907      	ldr	r1, [pc, #28]	; (4012a4 <pmc_switch_mck_to_pllack+0x60>)
  401288:	e001      	b.n	40128e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40128a:	3b01      	subs	r3, #1
  40128c:	d008      	beq.n	4012a0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40128e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401290:	f012 0f08 	tst.w	r2, #8
  401294:	d0f9      	beq.n	40128a <pmc_switch_mck_to_pllack+0x46>
  401296:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401298:	2001      	movs	r0, #1
  40129a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40129c:	2000      	movs	r0, #0
  40129e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4012a0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4012a2:	4770      	bx	lr
  4012a4:	400e0400 	.word	0x400e0400

004012a8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4012a8:	b138      	cbz	r0, 4012ba <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012aa:	4911      	ldr	r1, [pc, #68]	; (4012f0 <pmc_switch_mainck_to_xtal+0x48>)
  4012ac:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4012ae:	4a11      	ldr	r2, [pc, #68]	; (4012f4 <pmc_switch_mainck_to_xtal+0x4c>)
  4012b0:	401a      	ands	r2, r3
  4012b2:	4b11      	ldr	r3, [pc, #68]	; (4012f8 <pmc_switch_mainck_to_xtal+0x50>)
  4012b4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012b6:	620b      	str	r3, [r1, #32]
  4012b8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012ba:	4a0d      	ldr	r2, [pc, #52]	; (4012f0 <pmc_switch_mainck_to_xtal+0x48>)
  4012bc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4012be:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4012c2:	f023 0303 	bic.w	r3, r3, #3
  4012c6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4012ca:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4012ce:	0209      	lsls	r1, r1, #8
  4012d0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4012d2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012d4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4012d6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012d8:	f013 0f01 	tst.w	r3, #1
  4012dc:	d0fb      	beq.n	4012d6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012de:	4a04      	ldr	r2, [pc, #16]	; (4012f0 <pmc_switch_mainck_to_xtal+0x48>)
  4012e0:	6a13      	ldr	r3, [r2, #32]
  4012e2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4012e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4012ea:	6213      	str	r3, [r2, #32]
  4012ec:	4770      	bx	lr
  4012ee:	bf00      	nop
  4012f0:	400e0400 	.word	0x400e0400
  4012f4:	fec8fffc 	.word	0xfec8fffc
  4012f8:	01370002 	.word	0x01370002

004012fc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012fc:	4b02      	ldr	r3, [pc, #8]	; (401308 <pmc_osc_is_ready_mainck+0xc>)
  4012fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401300:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401304:	4770      	bx	lr
  401306:	bf00      	nop
  401308:	400e0400 	.word	0x400e0400

0040130c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40130c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401310:	4b01      	ldr	r3, [pc, #4]	; (401318 <pmc_disable_pllack+0xc>)
  401312:	629a      	str	r2, [r3, #40]	; 0x28
  401314:	4770      	bx	lr
  401316:	bf00      	nop
  401318:	400e0400 	.word	0x400e0400

0040131c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40131c:	4b02      	ldr	r3, [pc, #8]	; (401328 <pmc_is_locked_pllack+0xc>)
  40131e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401320:	f000 0002 	and.w	r0, r0, #2
  401324:	4770      	bx	lr
  401326:	bf00      	nop
  401328:	400e0400 	.word	0x400e0400

0040132c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40132c:	281f      	cmp	r0, #31
  40132e:	d80d      	bhi.n	40134c <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401330:	4b08      	ldr	r3, [pc, #32]	; (401354 <pmc_enable_periph_clk+0x28>)
  401332:	699a      	ldr	r2, [r3, #24]
  401334:	2301      	movs	r3, #1
  401336:	4083      	lsls	r3, r0
  401338:	401a      	ands	r2, r3
  40133a:	4293      	cmp	r3, r2
  40133c:	d008      	beq.n	401350 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  40133e:	2301      	movs	r3, #1
  401340:	fa03 f000 	lsl.w	r0, r3, r0
  401344:	4b03      	ldr	r3, [pc, #12]	; (401354 <pmc_enable_periph_clk+0x28>)
  401346:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401348:	2000      	movs	r0, #0
  40134a:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40134c:	2001      	movs	r0, #1
  40134e:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401350:	2000      	movs	r0, #0
}
  401352:	4770      	bx	lr
  401354:	400e0400 	.word	0x400e0400

00401358 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401358:	e7fe      	b.n	401358 <Dummy_Handler>
  40135a:	bf00      	nop

0040135c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40135c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40135e:	4b1e      	ldr	r3, [pc, #120]	; (4013d8 <Reset_Handler+0x7c>)
  401360:	4a1e      	ldr	r2, [pc, #120]	; (4013dc <Reset_Handler+0x80>)
  401362:	429a      	cmp	r2, r3
  401364:	d003      	beq.n	40136e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401366:	4b1e      	ldr	r3, [pc, #120]	; (4013e0 <Reset_Handler+0x84>)
  401368:	4a1b      	ldr	r2, [pc, #108]	; (4013d8 <Reset_Handler+0x7c>)
  40136a:	429a      	cmp	r2, r3
  40136c:	d304      	bcc.n	401378 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40136e:	4b1d      	ldr	r3, [pc, #116]	; (4013e4 <Reset_Handler+0x88>)
  401370:	4a1d      	ldr	r2, [pc, #116]	; (4013e8 <Reset_Handler+0x8c>)
  401372:	429a      	cmp	r2, r3
  401374:	d30f      	bcc.n	401396 <Reset_Handler+0x3a>
  401376:	e01a      	b.n	4013ae <Reset_Handler+0x52>
  401378:	4b1c      	ldr	r3, [pc, #112]	; (4013ec <Reset_Handler+0x90>)
  40137a:	4c1d      	ldr	r4, [pc, #116]	; (4013f0 <Reset_Handler+0x94>)
  40137c:	1ae4      	subs	r4, r4, r3
  40137e:	f024 0403 	bic.w	r4, r4, #3
  401382:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401384:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  401386:	4814      	ldr	r0, [pc, #80]	; (4013d8 <Reset_Handler+0x7c>)
  401388:	4914      	ldr	r1, [pc, #80]	; (4013dc <Reset_Handler+0x80>)
  40138a:	585a      	ldr	r2, [r3, r1]
  40138c:	501a      	str	r2, [r3, r0]
  40138e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401390:	42a3      	cmp	r3, r4
  401392:	d1fa      	bne.n	40138a <Reset_Handler+0x2e>
  401394:	e7eb      	b.n	40136e <Reset_Handler+0x12>
  401396:	4b17      	ldr	r3, [pc, #92]	; (4013f4 <Reset_Handler+0x98>)
  401398:	4917      	ldr	r1, [pc, #92]	; (4013f8 <Reset_Handler+0x9c>)
  40139a:	1ac9      	subs	r1, r1, r3
  40139c:	f021 0103 	bic.w	r1, r1, #3
  4013a0:	1d1a      	adds	r2, r3, #4
  4013a2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4013a4:	2200      	movs	r2, #0
  4013a6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4013aa:	428b      	cmp	r3, r1
  4013ac:	d1fb      	bne.n	4013a6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4013ae:	4a13      	ldr	r2, [pc, #76]	; (4013fc <Reset_Handler+0xa0>)
  4013b0:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  4013b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4013b8:	4911      	ldr	r1, [pc, #68]	; (401400 <Reset_Handler+0xa4>)
  4013ba:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4013bc:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  4013c0:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  4013c4:	d203      	bcs.n	4013ce <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4013c6:	688a      	ldr	r2, [r1, #8]
  4013c8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4013cc:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4013ce:	4b0d      	ldr	r3, [pc, #52]	; (401404 <Reset_Handler+0xa8>)
  4013d0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4013d2:	4b0d      	ldr	r3, [pc, #52]	; (401408 <Reset_Handler+0xac>)
  4013d4:	4798      	blx	r3
  4013d6:	e7fe      	b.n	4013d6 <Reset_Handler+0x7a>
  4013d8:	20000000 	.word	0x20000000
  4013dc:	004083cc 	.word	0x004083cc
  4013e0:	200009a8 	.word	0x200009a8
  4013e4:	20000c10 	.word	0x20000c10
  4013e8:	200009a8 	.word	0x200009a8
  4013ec:	20000004 	.word	0x20000004
  4013f0:	200009ab 	.word	0x200009ab
  4013f4:	200009a4 	.word	0x200009a4
  4013f8:	20000c0b 	.word	0x20000c0b
  4013fc:	00400000 	.word	0x00400000
  401400:	e000ed00 	.word	0xe000ed00
  401404:	00402259 	.word	0x00402259
  401408:	004016ed 	.word	0x004016ed

0040140c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  40140c:	4b39      	ldr	r3, [pc, #228]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  40140e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401410:	f003 0303 	and.w	r3, r3, #3
  401414:	2b01      	cmp	r3, #1
  401416:	d00f      	beq.n	401438 <SystemCoreClockUpdate+0x2c>
  401418:	b113      	cbz	r3, 401420 <SystemCoreClockUpdate+0x14>
  40141a:	2b02      	cmp	r3, #2
  40141c:	d029      	beq.n	401472 <SystemCoreClockUpdate+0x66>
  40141e:	e051      	b.n	4014c4 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401420:	4b35      	ldr	r3, [pc, #212]	; (4014f8 <SystemCoreClockUpdate+0xec>)
  401422:	695b      	ldr	r3, [r3, #20]
  401424:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401428:	bf14      	ite	ne
  40142a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40142e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401432:	4b32      	ldr	r3, [pc, #200]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  401434:	601a      	str	r2, [r3, #0]
  401436:	e045      	b.n	4014c4 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401438:	4b2e      	ldr	r3, [pc, #184]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  40143a:	6a1b      	ldr	r3, [r3, #32]
  40143c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401440:	d003      	beq.n	40144a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401442:	4a2f      	ldr	r2, [pc, #188]	; (401500 <SystemCoreClockUpdate+0xf4>)
  401444:	4b2d      	ldr	r3, [pc, #180]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  401446:	601a      	str	r2, [r3, #0]
  401448:	e03c      	b.n	4014c4 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40144a:	4a2e      	ldr	r2, [pc, #184]	; (401504 <SystemCoreClockUpdate+0xf8>)
  40144c:	4b2b      	ldr	r3, [pc, #172]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  40144e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401450:	4b28      	ldr	r3, [pc, #160]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  401452:	6a1b      	ldr	r3, [r3, #32]
  401454:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401458:	2b10      	cmp	r3, #16
  40145a:	d002      	beq.n	401462 <SystemCoreClockUpdate+0x56>
  40145c:	2b20      	cmp	r3, #32
  40145e:	d004      	beq.n	40146a <SystemCoreClockUpdate+0x5e>
  401460:	e030      	b.n	4014c4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401462:	4a29      	ldr	r2, [pc, #164]	; (401508 <SystemCoreClockUpdate+0xfc>)
  401464:	4b25      	ldr	r3, [pc, #148]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  401466:	601a      	str	r2, [r3, #0]
				break;
  401468:	e02c      	b.n	4014c4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40146a:	4a25      	ldr	r2, [pc, #148]	; (401500 <SystemCoreClockUpdate+0xf4>)
  40146c:	4b23      	ldr	r3, [pc, #140]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  40146e:	601a      	str	r2, [r3, #0]
				break;
  401470:	e028      	b.n	4014c4 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401472:	4b20      	ldr	r3, [pc, #128]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  401474:	6a1b      	ldr	r3, [r3, #32]
  401476:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40147a:	d003      	beq.n	401484 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40147c:	4a20      	ldr	r2, [pc, #128]	; (401500 <SystemCoreClockUpdate+0xf4>)
  40147e:	4b1f      	ldr	r3, [pc, #124]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  401480:	601a      	str	r2, [r3, #0]
  401482:	e012      	b.n	4014aa <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401484:	4a1f      	ldr	r2, [pc, #124]	; (401504 <SystemCoreClockUpdate+0xf8>)
  401486:	4b1d      	ldr	r3, [pc, #116]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  401488:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40148a:	4b1a      	ldr	r3, [pc, #104]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  40148c:	6a1b      	ldr	r3, [r3, #32]
  40148e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401492:	2b10      	cmp	r3, #16
  401494:	d002      	beq.n	40149c <SystemCoreClockUpdate+0x90>
  401496:	2b20      	cmp	r3, #32
  401498:	d004      	beq.n	4014a4 <SystemCoreClockUpdate+0x98>
  40149a:	e006      	b.n	4014aa <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40149c:	4a1a      	ldr	r2, [pc, #104]	; (401508 <SystemCoreClockUpdate+0xfc>)
  40149e:	4b17      	ldr	r3, [pc, #92]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  4014a0:	601a      	str	r2, [r3, #0]
				break;
  4014a2:	e002      	b.n	4014aa <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4014a4:	4a16      	ldr	r2, [pc, #88]	; (401500 <SystemCoreClockUpdate+0xf4>)
  4014a6:	4b15      	ldr	r3, [pc, #84]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  4014a8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4014aa:	4b12      	ldr	r3, [pc, #72]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  4014ac:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4014ae:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4014b0:	4b12      	ldr	r3, [pc, #72]	; (4014fc <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4014b2:	f3c0 400a 	ubfx	r0, r0, #16, #11
  4014b6:	681a      	ldr	r2, [r3, #0]
  4014b8:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4014bc:	b2c9      	uxtb	r1, r1
  4014be:	fbb2 f2f1 	udiv	r2, r2, r1
  4014c2:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4014c4:	4b0b      	ldr	r3, [pc, #44]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  4014c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014cc:	2b70      	cmp	r3, #112	; 0x70
  4014ce:	d107      	bne.n	4014e0 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  4014d0:	4b0a      	ldr	r3, [pc, #40]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  4014d2:	681a      	ldr	r2, [r3, #0]
  4014d4:	490d      	ldr	r1, [pc, #52]	; (40150c <SystemCoreClockUpdate+0x100>)
  4014d6:	fba1 0202 	umull	r0, r2, r1, r2
  4014da:	0852      	lsrs	r2, r2, #1
  4014dc:	601a      	str	r2, [r3, #0]
  4014de:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4014e0:	4b04      	ldr	r3, [pc, #16]	; (4014f4 <SystemCoreClockUpdate+0xe8>)
  4014e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4014e4:	4b05      	ldr	r3, [pc, #20]	; (4014fc <SystemCoreClockUpdate+0xf0>)
  4014e6:	f3c1 1102 	ubfx	r1, r1, #4, #3
  4014ea:	681a      	ldr	r2, [r3, #0]
  4014ec:	40ca      	lsrs	r2, r1
  4014ee:	601a      	str	r2, [r3, #0]
  4014f0:	4770      	bx	lr
  4014f2:	bf00      	nop
  4014f4:	400e0400 	.word	0x400e0400
  4014f8:	400e1410 	.word	0x400e1410
  4014fc:	200000e4 	.word	0x200000e4
  401500:	00b71b00 	.word	0x00b71b00
  401504:	003d0900 	.word	0x003d0900
  401508:	007a1200 	.word	0x007a1200
  40150c:	aaaaaaab 	.word	0xaaaaaaab

00401510 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401510:	4b09      	ldr	r3, [pc, #36]	; (401538 <_sbrk+0x28>)
  401512:	681b      	ldr	r3, [r3, #0]
  401514:	b913      	cbnz	r3, 40151c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401516:	4a09      	ldr	r2, [pc, #36]	; (40153c <_sbrk+0x2c>)
  401518:	4b07      	ldr	r3, [pc, #28]	; (401538 <_sbrk+0x28>)
  40151a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40151c:	4b06      	ldr	r3, [pc, #24]	; (401538 <_sbrk+0x28>)
  40151e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401520:	181a      	adds	r2, r3, r0
  401522:	4907      	ldr	r1, [pc, #28]	; (401540 <_sbrk+0x30>)
  401524:	4291      	cmp	r1, r2
  401526:	db04      	blt.n	401532 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401528:	4610      	mov	r0, r2
  40152a:	4a03      	ldr	r2, [pc, #12]	; (401538 <_sbrk+0x28>)
  40152c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40152e:	4618      	mov	r0, r3
  401530:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401532:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401536:	4770      	bx	lr
  401538:	20000b98 	.word	0x20000b98
  40153c:	20001410 	.word	0x20001410
  401540:	20005ffc 	.word	0x20005ffc

00401544 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401544:	f04f 30ff 	mov.w	r0, #4294967295
  401548:	4770      	bx	lr
  40154a:	bf00      	nop

0040154c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40154c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401550:	604b      	str	r3, [r1, #4]

	return 0;
}
  401552:	2000      	movs	r0, #0
  401554:	4770      	bx	lr
  401556:	bf00      	nop

00401558 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401558:	2001      	movs	r0, #1
  40155a:	4770      	bx	lr

0040155c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40155c:	2000      	movs	r0, #0
  40155e:	4770      	bx	lr

00401560 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401560:	b5f0      	push	{r4, r5, r6, r7, lr}
  401562:	b083      	sub	sp, #12
  401564:	4605      	mov	r5, r0
  401566:	460c      	mov	r4, r1
	uint32_t val = 0;
  401568:	2300      	movs	r3, #0
  40156a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40156c:	4b18      	ldr	r3, [pc, #96]	; (4015d0 <usart_serial_getchar+0x70>)
  40156e:	4298      	cmp	r0, r3
  401570:	d107      	bne.n	401582 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401572:	461f      	mov	r7, r3
  401574:	4e17      	ldr	r6, [pc, #92]	; (4015d4 <usart_serial_getchar+0x74>)
  401576:	4638      	mov	r0, r7
  401578:	4621      	mov	r1, r4
  40157a:	47b0      	blx	r6
  40157c:	2800      	cmp	r0, #0
  40157e:	d1fa      	bne.n	401576 <usart_serial_getchar+0x16>
  401580:	e017      	b.n	4015b2 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401582:	4b15      	ldr	r3, [pc, #84]	; (4015d8 <usart_serial_getchar+0x78>)
  401584:	4298      	cmp	r0, r3
  401586:	d107      	bne.n	401598 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401588:	461e      	mov	r6, r3
  40158a:	4d12      	ldr	r5, [pc, #72]	; (4015d4 <usart_serial_getchar+0x74>)
  40158c:	4630      	mov	r0, r6
  40158e:	4621      	mov	r1, r4
  401590:	47a8      	blx	r5
  401592:	2800      	cmp	r0, #0
  401594:	d1fa      	bne.n	40158c <usart_serial_getchar+0x2c>
  401596:	e018      	b.n	4015ca <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401598:	4b10      	ldr	r3, [pc, #64]	; (4015dc <usart_serial_getchar+0x7c>)
  40159a:	4298      	cmp	r0, r3
  40159c:	d109      	bne.n	4015b2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40159e:	461e      	mov	r6, r3
  4015a0:	4d0f      	ldr	r5, [pc, #60]	; (4015e0 <usart_serial_getchar+0x80>)
  4015a2:	4630      	mov	r0, r6
  4015a4:	a901      	add	r1, sp, #4
  4015a6:	47a8      	blx	r5
  4015a8:	2800      	cmp	r0, #0
  4015aa:	d1fa      	bne.n	4015a2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4015ac:	9b01      	ldr	r3, [sp, #4]
  4015ae:	7023      	strb	r3, [r4, #0]
  4015b0:	e00b      	b.n	4015ca <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4015b2:	4b0c      	ldr	r3, [pc, #48]	; (4015e4 <usart_serial_getchar+0x84>)
  4015b4:	429d      	cmp	r5, r3
  4015b6:	d108      	bne.n	4015ca <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4015b8:	461e      	mov	r6, r3
  4015ba:	4d09      	ldr	r5, [pc, #36]	; (4015e0 <usart_serial_getchar+0x80>)
  4015bc:	4630      	mov	r0, r6
  4015be:	a901      	add	r1, sp, #4
  4015c0:	47a8      	blx	r5
  4015c2:	2800      	cmp	r0, #0
  4015c4:	d1fa      	bne.n	4015bc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4015c6:	9b01      	ldr	r3, [sp, #4]
  4015c8:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4015ca:	b003      	add	sp, #12
  4015cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4015ce:	bf00      	nop
  4015d0:	400e0600 	.word	0x400e0600
  4015d4:	00400c05 	.word	0x00400c05
  4015d8:	400e0800 	.word	0x400e0800
  4015dc:	40024000 	.word	0x40024000
  4015e0:	00400545 	.word	0x00400545
  4015e4:	40028000 	.word	0x40028000

004015e8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4015e8:	b570      	push	{r4, r5, r6, lr}
  4015ea:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4015ec:	4b1a      	ldr	r3, [pc, #104]	; (401658 <usart_serial_putchar+0x70>)
  4015ee:	4298      	cmp	r0, r3
  4015f0:	d107      	bne.n	401602 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015f2:	461e      	mov	r6, r3
  4015f4:	4d19      	ldr	r5, [pc, #100]	; (40165c <usart_serial_putchar+0x74>)
  4015f6:	4630      	mov	r0, r6
  4015f8:	4621      	mov	r1, r4
  4015fa:	47a8      	blx	r5
  4015fc:	2800      	cmp	r0, #0
  4015fe:	d1fa      	bne.n	4015f6 <usart_serial_putchar+0xe>
  401600:	e020      	b.n	401644 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401602:	4b17      	ldr	r3, [pc, #92]	; (401660 <usart_serial_putchar+0x78>)
  401604:	4298      	cmp	r0, r3
  401606:	d107      	bne.n	401618 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401608:	461e      	mov	r6, r3
  40160a:	4d14      	ldr	r5, [pc, #80]	; (40165c <usart_serial_putchar+0x74>)
  40160c:	4630      	mov	r0, r6
  40160e:	4621      	mov	r1, r4
  401610:	47a8      	blx	r5
  401612:	2800      	cmp	r0, #0
  401614:	d1fa      	bne.n	40160c <usart_serial_putchar+0x24>
  401616:	e017      	b.n	401648 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401618:	4b12      	ldr	r3, [pc, #72]	; (401664 <usart_serial_putchar+0x7c>)
  40161a:	4298      	cmp	r0, r3
  40161c:	d107      	bne.n	40162e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  40161e:	461e      	mov	r6, r3
  401620:	4d11      	ldr	r5, [pc, #68]	; (401668 <usart_serial_putchar+0x80>)
  401622:	4630      	mov	r0, r6
  401624:	4621      	mov	r1, r4
  401626:	47a8      	blx	r5
  401628:	2800      	cmp	r0, #0
  40162a:	d1fa      	bne.n	401622 <usart_serial_putchar+0x3a>
  40162c:	e00e      	b.n	40164c <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40162e:	4b0f      	ldr	r3, [pc, #60]	; (40166c <usart_serial_putchar+0x84>)
  401630:	4298      	cmp	r0, r3
  401632:	d10d      	bne.n	401650 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  401634:	461e      	mov	r6, r3
  401636:	4d0c      	ldr	r5, [pc, #48]	; (401668 <usart_serial_putchar+0x80>)
  401638:	4630      	mov	r0, r6
  40163a:	4621      	mov	r1, r4
  40163c:	47a8      	blx	r5
  40163e:	2800      	cmp	r0, #0
  401640:	d1fa      	bne.n	401638 <usart_serial_putchar+0x50>
  401642:	e007      	b.n	401654 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401644:	2001      	movs	r0, #1
  401646:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401648:	2001      	movs	r0, #1
  40164a:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  40164c:	2001      	movs	r0, #1
  40164e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401650:	2000      	movs	r0, #0
  401652:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  401654:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  401656:	bd70      	pop	{r4, r5, r6, pc}
  401658:	400e0600 	.word	0x400e0600
  40165c:	00400bf1 	.word	0x00400bf1
  401660:	400e0800 	.word	0x400e0800
  401664:	40024000 	.word	0x40024000
  401668:	0040052d 	.word	0x0040052d
  40166c:	40028000 	.word	0x40028000

00401670 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  401670:	4b02      	ldr	r3, [pc, #8]	; (40167c <SysTick_Handler+0xc>)
  401672:	681a      	ldr	r2, [r3, #0]
  401674:	3201      	adds	r2, #1
  401676:	601a      	str	r2, [r3, #0]
  401678:	4770      	bx	lr
  40167a:	bf00      	nop
  40167c:	20000bac 	.word	0x20000bac

00401680 <SPI_Handler>:
}

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void){
  401680:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  401682:	4b01      	ldr	r3, [pc, #4]	; (401688 <SPI_Handler+0x8>)
  401684:	4798      	blx	r3
  401686:	bd08      	pop	{r3, pc}
  401688:	00400799 	.word	0x00400799

0040168c <config_lcd>:
}

void config_lcd(void){
  40168c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401690:	4c0f      	ldr	r4, [pc, #60]	; (4016d0 <config_lcd+0x44>)
  401692:	27b0      	movs	r7, #176	; 0xb0
  401694:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401696:	26dc      	movs	r6, #220	; 0xdc
  401698:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  40169a:	2500      	movs	r5, #0
  40169c:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  40169e:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4016a2:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  4016a6:	4b0b      	ldr	r3, [pc, #44]	; (4016d4 <config_lcd+0x48>)
  4016a8:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  4016aa:	4620      	mov	r0, r4
  4016ac:	4b0a      	ldr	r3, [pc, #40]	; (4016d8 <config_lcd+0x4c>)
  4016ae:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4016b0:	2008      	movs	r0, #8
  4016b2:	4b0a      	ldr	r3, [pc, #40]	; (4016dc <config_lcd+0x50>)
  4016b4:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  4016b6:	4b0a      	ldr	r3, [pc, #40]	; (4016e0 <config_lcd+0x54>)
  4016b8:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  4016ba:	4640      	mov	r0, r8
  4016bc:	4b09      	ldr	r3, [pc, #36]	; (4016e4 <config_lcd+0x58>)
  4016be:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4016c0:	4628      	mov	r0, r5
  4016c2:	4629      	mov	r1, r5
  4016c4:	463a      	mov	r2, r7
  4016c6:	4633      	mov	r3, r6
  4016c8:	4c07      	ldr	r4, [pc, #28]	; (4016e8 <config_lcd+0x5c>)
  4016ca:	47a0      	blx	r4
  4016cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016d0:	20000bfc 	.word	0x20000bfc
  4016d4:	0040060d 	.word	0x0040060d
  4016d8:	00400849 	.word	0x00400849
  4016dc:	004005b1 	.word	0x004005b1
  4016e0:	004007b1 	.word	0x004007b1
  4016e4:	004007d5 	.word	0x004007d5
  4016e8:	00400a4d 	.word	0x00400a4d

004016ec <main>:
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

int main (void){
  4016ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016f0:	b0ad      	sub	sp, #180	; 0xb4
	// Insert system clock initialization code here (sysclk_init()).

	sysclk_init();
  4016f2:	4b4c      	ldr	r3, [pc, #304]	; (401824 <main+0x138>)
  4016f4:	4798      	blx	r3
	board_init();
  4016f6:	4b4c      	ldr	r3, [pc, #304]	; (401828 <main+0x13c>)
  4016f8:	4798      	blx	r3
  4016fa:	2008      	movs	r0, #8
  4016fc:	4e4b      	ldr	r6, [pc, #300]	; (40182c <main+0x140>)
  4016fe:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401700:	4d4b      	ldr	r5, [pc, #300]	; (401830 <main+0x144>)
  401702:	4b4c      	ldr	r3, [pc, #304]	; (401834 <main+0x148>)
  401704:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401706:	4a4c      	ldr	r2, [pc, #304]	; (401838 <main+0x14c>)
  401708:	4b4c      	ldr	r3, [pc, #304]	; (40183c <main+0x150>)
  40170a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40170c:	4a4c      	ldr	r2, [pc, #304]	; (401840 <main+0x154>)
  40170e:	4b4d      	ldr	r3, [pc, #308]	; (401844 <main+0x158>)
  401710:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401712:	4b4d      	ldr	r3, [pc, #308]	; (401848 <main+0x15c>)
  401714:	9310      	str	r3, [sp, #64]	; 0x40
	uart_settings.ul_baudrate = opt->baudrate;
  401716:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40171a:	9311      	str	r3, [sp, #68]	; 0x44
	uart_settings.ul_mode = opt->paritytype;
  40171c:	2400      	movs	r4, #0
  40171e:	9412      	str	r4, [sp, #72]	; 0x48
  401720:	2008      	movs	r0, #8
  401722:	47b0      	blx	r6
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401724:	4628      	mov	r0, r5
  401726:	a910      	add	r1, sp, #64	; 0x40
  401728:	4b48      	ldr	r3, [pc, #288]	; (40184c <main+0x160>)
  40172a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40172c:	4e48      	ldr	r6, [pc, #288]	; (401850 <main+0x164>)
  40172e:	6833      	ldr	r3, [r6, #0]
  401730:	6898      	ldr	r0, [r3, #8]
  401732:	4621      	mov	r1, r4
  401734:	4d47      	ldr	r5, [pc, #284]	; (401854 <main+0x168>)
  401736:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401738:	6833      	ldr	r3, [r6, #0]
  40173a:	6858      	ldr	r0, [r3, #4]
  40173c:	4621      	mov	r1, r4
  40173e:	47a8      	blx	r5

	// Insert application code here, after the board has been initialized.
	
	configure_console();
	
	config_lcd();
  401740:	4b45      	ldr	r3, [pc, #276]	; (401858 <main+0x16c>)
  401742:	4798      	blx	r3
	
	twi_init();
  401744:	4b45      	ldr	r3, [pc, #276]	; (40185c <main+0x170>)
  401746:	4798      	blx	r3
	- Data:		PA3 / PB4 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)
	- INT_ITG:	PA18 (Vermelhor)
	- INT_ADXL:	PA17 (Amarelo)*/
	adxl_init();
  401748:	4b45      	ldr	r3, [pc, #276]	; (401860 <main+0x174>)
  40174a:	4798      	blx	r3
	itg_init();
  40174c:	4b45      	ldr	r3, [pc, #276]	; (401864 <main+0x178>)
  40174e:	4798      	blx	r3
	
	ili9225_set_foreground_color(COLOR_BLACK);
  401750:	4620      	mov	r0, r4
  401752:	4b45      	ldr	r3, [pc, #276]	; (401868 <main+0x17c>)
  401754:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"Teste TWI IMU");
  401756:	200a      	movs	r0, #10
  401758:	4601      	mov	r1, r0
  40175a:	4a44      	ldr	r2, [pc, #272]	; (40186c <main+0x180>)
  40175c:	4b44      	ldr	r3, [pc, #272]	; (401870 <main+0x184>)
  40175e:	4798      	blx	r3
	
	char buf[100];
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
  401760:	4b44      	ldr	r3, [pc, #272]	; (401874 <main+0x188>)
  401762:	681a      	ldr	r2, [r3, #0]
  401764:	4b44      	ldr	r3, [pc, #272]	; (401878 <main+0x18c>)
  401766:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
  401768:	f8df 9108 	ldr.w	r9, [pc, #264]	; 401874 <main+0x188>
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

int main (void){
  40176c:	f04f 0800 	mov.w	r8, #0
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
  401770:	4c41      	ldr	r4, [pc, #260]	; (401878 <main+0x18c>)
  401772:	f8d9 2000 	ldr.w	r2, [r9]
  401776:	6823      	ldr	r3, [r4, #0]
  401778:	1ad3      	subs	r3, r2, r3
  40177a:	2b13      	cmp	r3, #19
  40177c:	d93c      	bls.n	4017f8 <main+0x10c>
			cont_ticks = g_ul_ms_ticks;
  40177e:	f8d9 2000 	ldr.w	r2, [r9]
  401782:	920f      	str	r2, [sp, #60]	; 0x3c
  401784:	6022      	str	r2, [r4, #0]
			//get_all_acel_value(&acel_adxl);
			acel_adxl[0] = acel_adxl[0] - 400.0;
  401786:	4d3d      	ldr	r5, [pc, #244]	; (40187c <main+0x190>)
  401788:	4e3d      	ldr	r6, [pc, #244]	; (401880 <main+0x194>)
  40178a:	6828      	ldr	r0, [r5, #0]
  40178c:	493d      	ldr	r1, [pc, #244]	; (401884 <main+0x198>)
  40178e:	47b0      	blx	r6
  401790:	4682      	mov	sl, r0
  401792:	6028      	str	r0, [r5, #0]
			acel_adxl[1] = acel_adxl[1] + 500.0;
  401794:	6868      	ldr	r0, [r5, #4]
  401796:	493c      	ldr	r1, [pc, #240]	; (401888 <main+0x19c>)
  401798:	4b3c      	ldr	r3, [pc, #240]	; (40188c <main+0x1a0>)
  40179a:	4798      	blx	r3
  40179c:	4607      	mov	r7, r0
  40179e:	6068      	str	r0, [r5, #4]
			acel_adxl[2] = acel_adxl[2] - 5000.0;
  4017a0:	68a8      	ldr	r0, [r5, #8]
  4017a2:	493b      	ldr	r1, [pc, #236]	; (401890 <main+0x1a4>)
  4017a4:	47b0      	blx	r6
  4017a6:	4606      	mov	r6, r0
  4017a8:	60a8      	str	r0, [r5, #8]
			//get_all_gyro_value(&gyro_itg);
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks + 20));
  4017aa:	f8d9 b000 	ldr.w	fp, [r9]
			//get_all_acel_value(&acel_adxl);
			acel_adxl[0] = acel_adxl[0] - 400.0;
			acel_adxl[1] = acel_adxl[1] + 500.0;
			acel_adxl[2] = acel_adxl[2] - 5000.0;
			//get_all_gyro_value(&gyro_itg);
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
  4017ae:	4d39      	ldr	r5, [pc, #228]	; (401894 <main+0x1a8>)
  4017b0:	4650      	mov	r0, sl
  4017b2:	47a8      	blx	r5
  4017b4:	e9cd 0100 	strd	r0, r1, [sp]
  4017b8:	4638      	mov	r0, r7
  4017ba:	47a8      	blx	r5
  4017bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4017c0:	4630      	mov	r0, r6
  4017c2:	47a8      	blx	r5
  4017c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4017c8:	2200      	movs	r2, #0
  4017ca:	2300      	movs	r3, #0
  4017cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4017d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4017d4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks + 20));
  4017d8:	f10b 0b14 	add.w	fp, fp, #20
			//get_all_acel_value(&acel_adxl);
			acel_adxl[0] = acel_adxl[0] - 400.0;
			acel_adxl[1] = acel_adxl[1] + 500.0;
			acel_adxl[2] = acel_adxl[2] - 5000.0;
			//get_all_gyro_value(&gyro_itg);
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
  4017dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4017de:	ebc2 030b 	rsb	r3, r2, fp
  4017e2:	930c      	str	r3, [sp, #48]	; 0x30
  4017e4:	a813      	add	r0, sp, #76	; 0x4c
  4017e6:	2164      	movs	r1, #100	; 0x64
  4017e8:	4a2b      	ldr	r2, [pc, #172]	; (401898 <main+0x1ac>)
  4017ea:	4b2c      	ldr	r3, [pc, #176]	; (40189c <main+0x1b0>)
  4017ec:	4798      	blx	r3
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks + 20));
			printf(buf);
  4017ee:	a813      	add	r0, sp, #76	; 0x4c
  4017f0:	4b2b      	ldr	r3, [pc, #172]	; (4018a0 <main+0x1b4>)
  4017f2:	4798      	blx	r3
			cont++;
  4017f4:	f108 0801 	add.w	r8, r8, #1
		}
		
		if (cont >= 50){
  4017f8:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
  4017fc:	d9b9      	bls.n	401772 <main+0x86>
			cont = 0;
			ili9225_set_foreground_color(COLOR_WHITE);
  4017fe:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401802:	4c19      	ldr	r4, [pc, #100]	; (401868 <main+0x17c>)
  401804:	47a0      	blx	r4
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401806:	2000      	movs	r0, #0
  401808:	211e      	movs	r1, #30
  40180a:	22b0      	movs	r2, #176	; 0xb0
  40180c:	23dc      	movs	r3, #220	; 0xdc
  40180e:	4d25      	ldr	r5, [pc, #148]	; (4018a4 <main+0x1b8>)
  401810:	47a8      	blx	r5
			ili9225_set_foreground_color(COLOR_BLACK);
  401812:	2000      	movs	r0, #0
  401814:	47a0      	blx	r4
			ili9225_draw_string(10, 30, (uint8_t*) buf);
  401816:	200a      	movs	r0, #10
  401818:	211e      	movs	r1, #30
  40181a:	aa13      	add	r2, sp, #76	; 0x4c
  40181c:	4b14      	ldr	r3, [pc, #80]	; (401870 <main+0x184>)
  40181e:	4798      	blx	r3
  401820:	e7a4      	b.n	40176c <main+0x80>
  401822:	bf00      	nop
  401824:	00400d3d 	.word	0x00400d3d
  401828:	00400da1 	.word	0x00400da1
  40182c:	0040132d 	.word	0x0040132d
  401830:	400e0600 	.word	0x400e0600
  401834:	20000bec 	.word	0x20000bec
  401838:	004015e9 	.word	0x004015e9
  40183c:	20000be8 	.word	0x20000be8
  401840:	00401561 	.word	0x00401561
  401844:	20000be4 	.word	0x20000be4
  401848:	02dc6c00 	.word	0x02dc6c00
  40184c:	00400bb9 	.word	0x00400bb9
  401850:	200000e8 	.word	0x200000e8
  401854:	0040235d 	.word	0x0040235d
  401858:	0040168d 	.word	0x0040168d
  40185c:	00400c19 	.word	0x00400c19
  401860:	00400cc1 	.word	0x00400cc1
  401864:	00400d19 	.word	0x00400d19
  401868:	004007d5 	.word	0x004007d5
  40186c:	00408164 	.word	0x00408164
  401870:	00400b05 	.word	0x00400b05
  401874:	20000bac 	.word	0x20000bac
  401878:	20000ba8 	.word	0x20000ba8
  40187c:	20000b9c 	.word	0x20000b9c
  401880:	00402045 	.word	0x00402045
  401884:	43c80000 	.word	0x43c80000
  401888:	43fa0000 	.word	0x43fa0000
  40188c:	00402049 	.word	0x00402049
  401890:	459c4000 	.word	0x459c4000
  401894:	00401b71 	.word	0x00401b71
  401898:	00408174 	.word	0x00408174
  40189c:	004024b1 	.word	0x004024b1
  4018a0:	004022a5 	.word	0x004022a5
  4018a4:	00400a4d 	.word	0x00400a4d

004018a8 <__aeabi_drsub>:
  4018a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4018ac:	e002      	b.n	4018b4 <__adddf3>
  4018ae:	bf00      	nop

004018b0 <__aeabi_dsub>:
  4018b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004018b4 <__adddf3>:
  4018b4:	b530      	push	{r4, r5, lr}
  4018b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4018ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4018be:	ea94 0f05 	teq	r4, r5
  4018c2:	bf08      	it	eq
  4018c4:	ea90 0f02 	teqeq	r0, r2
  4018c8:	bf1f      	itttt	ne
  4018ca:	ea54 0c00 	orrsne.w	ip, r4, r0
  4018ce:	ea55 0c02 	orrsne.w	ip, r5, r2
  4018d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4018d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4018da:	f000 80e2 	beq.w	401aa2 <__adddf3+0x1ee>
  4018de:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4018e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4018e6:	bfb8      	it	lt
  4018e8:	426d      	neglt	r5, r5
  4018ea:	dd0c      	ble.n	401906 <__adddf3+0x52>
  4018ec:	442c      	add	r4, r5
  4018ee:	ea80 0202 	eor.w	r2, r0, r2
  4018f2:	ea81 0303 	eor.w	r3, r1, r3
  4018f6:	ea82 0000 	eor.w	r0, r2, r0
  4018fa:	ea83 0101 	eor.w	r1, r3, r1
  4018fe:	ea80 0202 	eor.w	r2, r0, r2
  401902:	ea81 0303 	eor.w	r3, r1, r3
  401906:	2d36      	cmp	r5, #54	; 0x36
  401908:	bf88      	it	hi
  40190a:	bd30      	pophi	{r4, r5, pc}
  40190c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401910:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401914:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401918:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40191c:	d002      	beq.n	401924 <__adddf3+0x70>
  40191e:	4240      	negs	r0, r0
  401920:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401924:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401928:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40192c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401930:	d002      	beq.n	401938 <__adddf3+0x84>
  401932:	4252      	negs	r2, r2
  401934:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401938:	ea94 0f05 	teq	r4, r5
  40193c:	f000 80a7 	beq.w	401a8e <__adddf3+0x1da>
  401940:	f1a4 0401 	sub.w	r4, r4, #1
  401944:	f1d5 0e20 	rsbs	lr, r5, #32
  401948:	db0d      	blt.n	401966 <__adddf3+0xb2>
  40194a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40194e:	fa22 f205 	lsr.w	r2, r2, r5
  401952:	1880      	adds	r0, r0, r2
  401954:	f141 0100 	adc.w	r1, r1, #0
  401958:	fa03 f20e 	lsl.w	r2, r3, lr
  40195c:	1880      	adds	r0, r0, r2
  40195e:	fa43 f305 	asr.w	r3, r3, r5
  401962:	4159      	adcs	r1, r3
  401964:	e00e      	b.n	401984 <__adddf3+0xd0>
  401966:	f1a5 0520 	sub.w	r5, r5, #32
  40196a:	f10e 0e20 	add.w	lr, lr, #32
  40196e:	2a01      	cmp	r2, #1
  401970:	fa03 fc0e 	lsl.w	ip, r3, lr
  401974:	bf28      	it	cs
  401976:	f04c 0c02 	orrcs.w	ip, ip, #2
  40197a:	fa43 f305 	asr.w	r3, r3, r5
  40197e:	18c0      	adds	r0, r0, r3
  401980:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401984:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401988:	d507      	bpl.n	40199a <__adddf3+0xe6>
  40198a:	f04f 0e00 	mov.w	lr, #0
  40198e:	f1dc 0c00 	rsbs	ip, ip, #0
  401992:	eb7e 0000 	sbcs.w	r0, lr, r0
  401996:	eb6e 0101 	sbc.w	r1, lr, r1
  40199a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40199e:	d31b      	bcc.n	4019d8 <__adddf3+0x124>
  4019a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4019a4:	d30c      	bcc.n	4019c0 <__adddf3+0x10c>
  4019a6:	0849      	lsrs	r1, r1, #1
  4019a8:	ea5f 0030 	movs.w	r0, r0, rrx
  4019ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4019b0:	f104 0401 	add.w	r4, r4, #1
  4019b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4019b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4019bc:	f080 809a 	bcs.w	401af4 <__adddf3+0x240>
  4019c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4019c4:	bf08      	it	eq
  4019c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4019ca:	f150 0000 	adcs.w	r0, r0, #0
  4019ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4019d2:	ea41 0105 	orr.w	r1, r1, r5
  4019d6:	bd30      	pop	{r4, r5, pc}
  4019d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4019dc:	4140      	adcs	r0, r0
  4019de:	eb41 0101 	adc.w	r1, r1, r1
  4019e2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4019e6:	f1a4 0401 	sub.w	r4, r4, #1
  4019ea:	d1e9      	bne.n	4019c0 <__adddf3+0x10c>
  4019ec:	f091 0f00 	teq	r1, #0
  4019f0:	bf04      	itt	eq
  4019f2:	4601      	moveq	r1, r0
  4019f4:	2000      	moveq	r0, #0
  4019f6:	fab1 f381 	clz	r3, r1
  4019fa:	bf08      	it	eq
  4019fc:	3320      	addeq	r3, #32
  4019fe:	f1a3 030b 	sub.w	r3, r3, #11
  401a02:	f1b3 0220 	subs.w	r2, r3, #32
  401a06:	da0c      	bge.n	401a22 <__adddf3+0x16e>
  401a08:	320c      	adds	r2, #12
  401a0a:	dd08      	ble.n	401a1e <__adddf3+0x16a>
  401a0c:	f102 0c14 	add.w	ip, r2, #20
  401a10:	f1c2 020c 	rsb	r2, r2, #12
  401a14:	fa01 f00c 	lsl.w	r0, r1, ip
  401a18:	fa21 f102 	lsr.w	r1, r1, r2
  401a1c:	e00c      	b.n	401a38 <__adddf3+0x184>
  401a1e:	f102 0214 	add.w	r2, r2, #20
  401a22:	bfd8      	it	le
  401a24:	f1c2 0c20 	rsble	ip, r2, #32
  401a28:	fa01 f102 	lsl.w	r1, r1, r2
  401a2c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401a30:	bfdc      	itt	le
  401a32:	ea41 010c 	orrle.w	r1, r1, ip
  401a36:	4090      	lslle	r0, r2
  401a38:	1ae4      	subs	r4, r4, r3
  401a3a:	bfa2      	ittt	ge
  401a3c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401a40:	4329      	orrge	r1, r5
  401a42:	bd30      	popge	{r4, r5, pc}
  401a44:	ea6f 0404 	mvn.w	r4, r4
  401a48:	3c1f      	subs	r4, #31
  401a4a:	da1c      	bge.n	401a86 <__adddf3+0x1d2>
  401a4c:	340c      	adds	r4, #12
  401a4e:	dc0e      	bgt.n	401a6e <__adddf3+0x1ba>
  401a50:	f104 0414 	add.w	r4, r4, #20
  401a54:	f1c4 0220 	rsb	r2, r4, #32
  401a58:	fa20 f004 	lsr.w	r0, r0, r4
  401a5c:	fa01 f302 	lsl.w	r3, r1, r2
  401a60:	ea40 0003 	orr.w	r0, r0, r3
  401a64:	fa21 f304 	lsr.w	r3, r1, r4
  401a68:	ea45 0103 	orr.w	r1, r5, r3
  401a6c:	bd30      	pop	{r4, r5, pc}
  401a6e:	f1c4 040c 	rsb	r4, r4, #12
  401a72:	f1c4 0220 	rsb	r2, r4, #32
  401a76:	fa20 f002 	lsr.w	r0, r0, r2
  401a7a:	fa01 f304 	lsl.w	r3, r1, r4
  401a7e:	ea40 0003 	orr.w	r0, r0, r3
  401a82:	4629      	mov	r1, r5
  401a84:	bd30      	pop	{r4, r5, pc}
  401a86:	fa21 f004 	lsr.w	r0, r1, r4
  401a8a:	4629      	mov	r1, r5
  401a8c:	bd30      	pop	{r4, r5, pc}
  401a8e:	f094 0f00 	teq	r4, #0
  401a92:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401a96:	bf06      	itte	eq
  401a98:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401a9c:	3401      	addeq	r4, #1
  401a9e:	3d01      	subne	r5, #1
  401aa0:	e74e      	b.n	401940 <__adddf3+0x8c>
  401aa2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401aa6:	bf18      	it	ne
  401aa8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401aac:	d029      	beq.n	401b02 <__adddf3+0x24e>
  401aae:	ea94 0f05 	teq	r4, r5
  401ab2:	bf08      	it	eq
  401ab4:	ea90 0f02 	teqeq	r0, r2
  401ab8:	d005      	beq.n	401ac6 <__adddf3+0x212>
  401aba:	ea54 0c00 	orrs.w	ip, r4, r0
  401abe:	bf04      	itt	eq
  401ac0:	4619      	moveq	r1, r3
  401ac2:	4610      	moveq	r0, r2
  401ac4:	bd30      	pop	{r4, r5, pc}
  401ac6:	ea91 0f03 	teq	r1, r3
  401aca:	bf1e      	ittt	ne
  401acc:	2100      	movne	r1, #0
  401ace:	2000      	movne	r0, #0
  401ad0:	bd30      	popne	{r4, r5, pc}
  401ad2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401ad6:	d105      	bne.n	401ae4 <__adddf3+0x230>
  401ad8:	0040      	lsls	r0, r0, #1
  401ada:	4149      	adcs	r1, r1
  401adc:	bf28      	it	cs
  401ade:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401ae2:	bd30      	pop	{r4, r5, pc}
  401ae4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401ae8:	bf3c      	itt	cc
  401aea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401aee:	bd30      	popcc	{r4, r5, pc}
  401af0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401af4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401af8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401afc:	f04f 0000 	mov.w	r0, #0
  401b00:	bd30      	pop	{r4, r5, pc}
  401b02:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401b06:	bf1a      	itte	ne
  401b08:	4619      	movne	r1, r3
  401b0a:	4610      	movne	r0, r2
  401b0c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401b10:	bf1c      	itt	ne
  401b12:	460b      	movne	r3, r1
  401b14:	4602      	movne	r2, r0
  401b16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401b1a:	bf06      	itte	eq
  401b1c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401b20:	ea91 0f03 	teqeq	r1, r3
  401b24:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401b28:	bd30      	pop	{r4, r5, pc}
  401b2a:	bf00      	nop

00401b2c <__aeabi_ui2d>:
  401b2c:	f090 0f00 	teq	r0, #0
  401b30:	bf04      	itt	eq
  401b32:	2100      	moveq	r1, #0
  401b34:	4770      	bxeq	lr
  401b36:	b530      	push	{r4, r5, lr}
  401b38:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b3c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b40:	f04f 0500 	mov.w	r5, #0
  401b44:	f04f 0100 	mov.w	r1, #0
  401b48:	e750      	b.n	4019ec <__adddf3+0x138>
  401b4a:	bf00      	nop

00401b4c <__aeabi_i2d>:
  401b4c:	f090 0f00 	teq	r0, #0
  401b50:	bf04      	itt	eq
  401b52:	2100      	moveq	r1, #0
  401b54:	4770      	bxeq	lr
  401b56:	b530      	push	{r4, r5, lr}
  401b58:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b60:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401b64:	bf48      	it	mi
  401b66:	4240      	negmi	r0, r0
  401b68:	f04f 0100 	mov.w	r1, #0
  401b6c:	e73e      	b.n	4019ec <__adddf3+0x138>
  401b6e:	bf00      	nop

00401b70 <__aeabi_f2d>:
  401b70:	0042      	lsls	r2, r0, #1
  401b72:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401b76:	ea4f 0131 	mov.w	r1, r1, rrx
  401b7a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401b7e:	bf1f      	itttt	ne
  401b80:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401b84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401b88:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401b8c:	4770      	bxne	lr
  401b8e:	f092 0f00 	teq	r2, #0
  401b92:	bf14      	ite	ne
  401b94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401b98:	4770      	bxeq	lr
  401b9a:	b530      	push	{r4, r5, lr}
  401b9c:	f44f 7460 	mov.w	r4, #896	; 0x380
  401ba0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ba4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401ba8:	e720      	b.n	4019ec <__adddf3+0x138>
  401baa:	bf00      	nop

00401bac <__aeabi_ul2d>:
  401bac:	ea50 0201 	orrs.w	r2, r0, r1
  401bb0:	bf08      	it	eq
  401bb2:	4770      	bxeq	lr
  401bb4:	b530      	push	{r4, r5, lr}
  401bb6:	f04f 0500 	mov.w	r5, #0
  401bba:	e00a      	b.n	401bd2 <__aeabi_l2d+0x16>

00401bbc <__aeabi_l2d>:
  401bbc:	ea50 0201 	orrs.w	r2, r0, r1
  401bc0:	bf08      	it	eq
  401bc2:	4770      	bxeq	lr
  401bc4:	b530      	push	{r4, r5, lr}
  401bc6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401bca:	d502      	bpl.n	401bd2 <__aeabi_l2d+0x16>
  401bcc:	4240      	negs	r0, r0
  401bce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401bd2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401bd6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401bda:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401bde:	f43f aedc 	beq.w	40199a <__adddf3+0xe6>
  401be2:	f04f 0203 	mov.w	r2, #3
  401be6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401bea:	bf18      	it	ne
  401bec:	3203      	addne	r2, #3
  401bee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401bf2:	bf18      	it	ne
  401bf4:	3203      	addne	r2, #3
  401bf6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401bfa:	f1c2 0320 	rsb	r3, r2, #32
  401bfe:	fa00 fc03 	lsl.w	ip, r0, r3
  401c02:	fa20 f002 	lsr.w	r0, r0, r2
  401c06:	fa01 fe03 	lsl.w	lr, r1, r3
  401c0a:	ea40 000e 	orr.w	r0, r0, lr
  401c0e:	fa21 f102 	lsr.w	r1, r1, r2
  401c12:	4414      	add	r4, r2
  401c14:	e6c1      	b.n	40199a <__adddf3+0xe6>
  401c16:	bf00      	nop

00401c18 <__aeabi_dmul>:
  401c18:	b570      	push	{r4, r5, r6, lr}
  401c1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401c1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401c22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401c26:	bf1d      	ittte	ne
  401c28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401c2c:	ea94 0f0c 	teqne	r4, ip
  401c30:	ea95 0f0c 	teqne	r5, ip
  401c34:	f000 f8de 	bleq	401df4 <__aeabi_dmul+0x1dc>
  401c38:	442c      	add	r4, r5
  401c3a:	ea81 0603 	eor.w	r6, r1, r3
  401c3e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401c42:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401c46:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401c4a:	bf18      	it	ne
  401c4c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401c50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401c58:	d038      	beq.n	401ccc <__aeabi_dmul+0xb4>
  401c5a:	fba0 ce02 	umull	ip, lr, r0, r2
  401c5e:	f04f 0500 	mov.w	r5, #0
  401c62:	fbe1 e502 	umlal	lr, r5, r1, r2
  401c66:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401c6a:	fbe0 e503 	umlal	lr, r5, r0, r3
  401c6e:	f04f 0600 	mov.w	r6, #0
  401c72:	fbe1 5603 	umlal	r5, r6, r1, r3
  401c76:	f09c 0f00 	teq	ip, #0
  401c7a:	bf18      	it	ne
  401c7c:	f04e 0e01 	orrne.w	lr, lr, #1
  401c80:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401c84:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401c88:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401c8c:	d204      	bcs.n	401c98 <__aeabi_dmul+0x80>
  401c8e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401c92:	416d      	adcs	r5, r5
  401c94:	eb46 0606 	adc.w	r6, r6, r6
  401c98:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401c9c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401ca0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401ca4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401ca8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401cac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401cb0:	bf88      	it	hi
  401cb2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401cb6:	d81e      	bhi.n	401cf6 <__aeabi_dmul+0xde>
  401cb8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401cbc:	bf08      	it	eq
  401cbe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401cc2:	f150 0000 	adcs.w	r0, r0, #0
  401cc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401cca:	bd70      	pop	{r4, r5, r6, pc}
  401ccc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401cd0:	ea46 0101 	orr.w	r1, r6, r1
  401cd4:	ea40 0002 	orr.w	r0, r0, r2
  401cd8:	ea81 0103 	eor.w	r1, r1, r3
  401cdc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401ce0:	bfc2      	ittt	gt
  401ce2:	ebd4 050c 	rsbsgt	r5, r4, ip
  401ce6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401cea:	bd70      	popgt	{r4, r5, r6, pc}
  401cec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401cf0:	f04f 0e00 	mov.w	lr, #0
  401cf4:	3c01      	subs	r4, #1
  401cf6:	f300 80ab 	bgt.w	401e50 <__aeabi_dmul+0x238>
  401cfa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401cfe:	bfde      	ittt	le
  401d00:	2000      	movle	r0, #0
  401d02:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401d06:	bd70      	pople	{r4, r5, r6, pc}
  401d08:	f1c4 0400 	rsb	r4, r4, #0
  401d0c:	3c20      	subs	r4, #32
  401d0e:	da35      	bge.n	401d7c <__aeabi_dmul+0x164>
  401d10:	340c      	adds	r4, #12
  401d12:	dc1b      	bgt.n	401d4c <__aeabi_dmul+0x134>
  401d14:	f104 0414 	add.w	r4, r4, #20
  401d18:	f1c4 0520 	rsb	r5, r4, #32
  401d1c:	fa00 f305 	lsl.w	r3, r0, r5
  401d20:	fa20 f004 	lsr.w	r0, r0, r4
  401d24:	fa01 f205 	lsl.w	r2, r1, r5
  401d28:	ea40 0002 	orr.w	r0, r0, r2
  401d2c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401d30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d38:	fa21 f604 	lsr.w	r6, r1, r4
  401d3c:	eb42 0106 	adc.w	r1, r2, r6
  401d40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d44:	bf08      	it	eq
  401d46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d4a:	bd70      	pop	{r4, r5, r6, pc}
  401d4c:	f1c4 040c 	rsb	r4, r4, #12
  401d50:	f1c4 0520 	rsb	r5, r4, #32
  401d54:	fa00 f304 	lsl.w	r3, r0, r4
  401d58:	fa20 f005 	lsr.w	r0, r0, r5
  401d5c:	fa01 f204 	lsl.w	r2, r1, r4
  401d60:	ea40 0002 	orr.w	r0, r0, r2
  401d64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d68:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d6c:	f141 0100 	adc.w	r1, r1, #0
  401d70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d74:	bf08      	it	eq
  401d76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d7a:	bd70      	pop	{r4, r5, r6, pc}
  401d7c:	f1c4 0520 	rsb	r5, r4, #32
  401d80:	fa00 f205 	lsl.w	r2, r0, r5
  401d84:	ea4e 0e02 	orr.w	lr, lr, r2
  401d88:	fa20 f304 	lsr.w	r3, r0, r4
  401d8c:	fa01 f205 	lsl.w	r2, r1, r5
  401d90:	ea43 0302 	orr.w	r3, r3, r2
  401d94:	fa21 f004 	lsr.w	r0, r1, r4
  401d98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d9c:	fa21 f204 	lsr.w	r2, r1, r4
  401da0:	ea20 0002 	bic.w	r0, r0, r2
  401da4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401da8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401dac:	bf08      	it	eq
  401dae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401db2:	bd70      	pop	{r4, r5, r6, pc}
  401db4:	f094 0f00 	teq	r4, #0
  401db8:	d10f      	bne.n	401dda <__aeabi_dmul+0x1c2>
  401dba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401dbe:	0040      	lsls	r0, r0, #1
  401dc0:	eb41 0101 	adc.w	r1, r1, r1
  401dc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401dc8:	bf08      	it	eq
  401dca:	3c01      	subeq	r4, #1
  401dcc:	d0f7      	beq.n	401dbe <__aeabi_dmul+0x1a6>
  401dce:	ea41 0106 	orr.w	r1, r1, r6
  401dd2:	f095 0f00 	teq	r5, #0
  401dd6:	bf18      	it	ne
  401dd8:	4770      	bxne	lr
  401dda:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401dde:	0052      	lsls	r2, r2, #1
  401de0:	eb43 0303 	adc.w	r3, r3, r3
  401de4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401de8:	bf08      	it	eq
  401dea:	3d01      	subeq	r5, #1
  401dec:	d0f7      	beq.n	401dde <__aeabi_dmul+0x1c6>
  401dee:	ea43 0306 	orr.w	r3, r3, r6
  401df2:	4770      	bx	lr
  401df4:	ea94 0f0c 	teq	r4, ip
  401df8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401dfc:	bf18      	it	ne
  401dfe:	ea95 0f0c 	teqne	r5, ip
  401e02:	d00c      	beq.n	401e1e <__aeabi_dmul+0x206>
  401e04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e08:	bf18      	it	ne
  401e0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e0e:	d1d1      	bne.n	401db4 <__aeabi_dmul+0x19c>
  401e10:	ea81 0103 	eor.w	r1, r1, r3
  401e14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e18:	f04f 0000 	mov.w	r0, #0
  401e1c:	bd70      	pop	{r4, r5, r6, pc}
  401e1e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e22:	bf06      	itte	eq
  401e24:	4610      	moveq	r0, r2
  401e26:	4619      	moveq	r1, r3
  401e28:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e2c:	d019      	beq.n	401e62 <__aeabi_dmul+0x24a>
  401e2e:	ea94 0f0c 	teq	r4, ip
  401e32:	d102      	bne.n	401e3a <__aeabi_dmul+0x222>
  401e34:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401e38:	d113      	bne.n	401e62 <__aeabi_dmul+0x24a>
  401e3a:	ea95 0f0c 	teq	r5, ip
  401e3e:	d105      	bne.n	401e4c <__aeabi_dmul+0x234>
  401e40:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401e44:	bf1c      	itt	ne
  401e46:	4610      	movne	r0, r2
  401e48:	4619      	movne	r1, r3
  401e4a:	d10a      	bne.n	401e62 <__aeabi_dmul+0x24a>
  401e4c:	ea81 0103 	eor.w	r1, r1, r3
  401e50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e54:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e58:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401e5c:	f04f 0000 	mov.w	r0, #0
  401e60:	bd70      	pop	{r4, r5, r6, pc}
  401e62:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e66:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401e6a:	bd70      	pop	{r4, r5, r6, pc}

00401e6c <__aeabi_ddiv>:
  401e6c:	b570      	push	{r4, r5, r6, lr}
  401e6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e7a:	bf1d      	ittte	ne
  401e7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e80:	ea94 0f0c 	teqne	r4, ip
  401e84:	ea95 0f0c 	teqne	r5, ip
  401e88:	f000 f8a7 	bleq	401fda <__aeabi_ddiv+0x16e>
  401e8c:	eba4 0405 	sub.w	r4, r4, r5
  401e90:	ea81 0e03 	eor.w	lr, r1, r3
  401e94:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401e98:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401e9c:	f000 8088 	beq.w	401fb0 <__aeabi_ddiv+0x144>
  401ea0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ea4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401ea8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401eac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401eb0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401eb4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401eb8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401ebc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401ec0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401ec4:	429d      	cmp	r5, r3
  401ec6:	bf08      	it	eq
  401ec8:	4296      	cmpeq	r6, r2
  401eca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401ece:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401ed2:	d202      	bcs.n	401eda <__aeabi_ddiv+0x6e>
  401ed4:	085b      	lsrs	r3, r3, #1
  401ed6:	ea4f 0232 	mov.w	r2, r2, rrx
  401eda:	1ab6      	subs	r6, r6, r2
  401edc:	eb65 0503 	sbc.w	r5, r5, r3
  401ee0:	085b      	lsrs	r3, r3, #1
  401ee2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ee6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401eea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401eee:	ebb6 0e02 	subs.w	lr, r6, r2
  401ef2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ef6:	bf22      	ittt	cs
  401ef8:	1ab6      	subcs	r6, r6, r2
  401efa:	4675      	movcs	r5, lr
  401efc:	ea40 000c 	orrcs.w	r0, r0, ip
  401f00:	085b      	lsrs	r3, r3, #1
  401f02:	ea4f 0232 	mov.w	r2, r2, rrx
  401f06:	ebb6 0e02 	subs.w	lr, r6, r2
  401f0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f0e:	bf22      	ittt	cs
  401f10:	1ab6      	subcs	r6, r6, r2
  401f12:	4675      	movcs	r5, lr
  401f14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401f18:	085b      	lsrs	r3, r3, #1
  401f1a:	ea4f 0232 	mov.w	r2, r2, rrx
  401f1e:	ebb6 0e02 	subs.w	lr, r6, r2
  401f22:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f26:	bf22      	ittt	cs
  401f28:	1ab6      	subcs	r6, r6, r2
  401f2a:	4675      	movcs	r5, lr
  401f2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401f30:	085b      	lsrs	r3, r3, #1
  401f32:	ea4f 0232 	mov.w	r2, r2, rrx
  401f36:	ebb6 0e02 	subs.w	lr, r6, r2
  401f3a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f3e:	bf22      	ittt	cs
  401f40:	1ab6      	subcs	r6, r6, r2
  401f42:	4675      	movcs	r5, lr
  401f44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401f48:	ea55 0e06 	orrs.w	lr, r5, r6
  401f4c:	d018      	beq.n	401f80 <__aeabi_ddiv+0x114>
  401f4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401f52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401f56:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401f5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401f5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401f62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401f66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401f6a:	d1c0      	bne.n	401eee <__aeabi_ddiv+0x82>
  401f6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f70:	d10b      	bne.n	401f8a <__aeabi_ddiv+0x11e>
  401f72:	ea41 0100 	orr.w	r1, r1, r0
  401f76:	f04f 0000 	mov.w	r0, #0
  401f7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401f7e:	e7b6      	b.n	401eee <__aeabi_ddiv+0x82>
  401f80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f84:	bf04      	itt	eq
  401f86:	4301      	orreq	r1, r0
  401f88:	2000      	moveq	r0, #0
  401f8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401f8e:	bf88      	it	hi
  401f90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401f94:	f63f aeaf 	bhi.w	401cf6 <__aeabi_dmul+0xde>
  401f98:	ebb5 0c03 	subs.w	ip, r5, r3
  401f9c:	bf04      	itt	eq
  401f9e:	ebb6 0c02 	subseq.w	ip, r6, r2
  401fa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401fa6:	f150 0000 	adcs.w	r0, r0, #0
  401faa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401fae:	bd70      	pop	{r4, r5, r6, pc}
  401fb0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401fb4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401fb8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401fbc:	bfc2      	ittt	gt
  401fbe:	ebd4 050c 	rsbsgt	r5, r4, ip
  401fc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401fc6:	bd70      	popgt	{r4, r5, r6, pc}
  401fc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401fcc:	f04f 0e00 	mov.w	lr, #0
  401fd0:	3c01      	subs	r4, #1
  401fd2:	e690      	b.n	401cf6 <__aeabi_dmul+0xde>
  401fd4:	ea45 0e06 	orr.w	lr, r5, r6
  401fd8:	e68d      	b.n	401cf6 <__aeabi_dmul+0xde>
  401fda:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401fde:	ea94 0f0c 	teq	r4, ip
  401fe2:	bf08      	it	eq
  401fe4:	ea95 0f0c 	teqeq	r5, ip
  401fe8:	f43f af3b 	beq.w	401e62 <__aeabi_dmul+0x24a>
  401fec:	ea94 0f0c 	teq	r4, ip
  401ff0:	d10a      	bne.n	402008 <__aeabi_ddiv+0x19c>
  401ff2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401ff6:	f47f af34 	bne.w	401e62 <__aeabi_dmul+0x24a>
  401ffa:	ea95 0f0c 	teq	r5, ip
  401ffe:	f47f af25 	bne.w	401e4c <__aeabi_dmul+0x234>
  402002:	4610      	mov	r0, r2
  402004:	4619      	mov	r1, r3
  402006:	e72c      	b.n	401e62 <__aeabi_dmul+0x24a>
  402008:	ea95 0f0c 	teq	r5, ip
  40200c:	d106      	bne.n	40201c <__aeabi_ddiv+0x1b0>
  40200e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402012:	f43f aefd 	beq.w	401e10 <__aeabi_dmul+0x1f8>
  402016:	4610      	mov	r0, r2
  402018:	4619      	mov	r1, r3
  40201a:	e722      	b.n	401e62 <__aeabi_dmul+0x24a>
  40201c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402020:	bf18      	it	ne
  402022:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402026:	f47f aec5 	bne.w	401db4 <__aeabi_dmul+0x19c>
  40202a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40202e:	f47f af0d 	bne.w	401e4c <__aeabi_dmul+0x234>
  402032:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402036:	f47f aeeb 	bne.w	401e10 <__aeabi_dmul+0x1f8>
  40203a:	e712      	b.n	401e62 <__aeabi_dmul+0x24a>

0040203c <__aeabi_frsub>:
  40203c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402040:	e002      	b.n	402048 <__addsf3>
  402042:	bf00      	nop

00402044 <__aeabi_fsub>:
  402044:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402048 <__addsf3>:
  402048:	0042      	lsls	r2, r0, #1
  40204a:	bf1f      	itttt	ne
  40204c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402050:	ea92 0f03 	teqne	r2, r3
  402054:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402058:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40205c:	d06a      	beq.n	402134 <__addsf3+0xec>
  40205e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402062:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402066:	bfc1      	itttt	gt
  402068:	18d2      	addgt	r2, r2, r3
  40206a:	4041      	eorgt	r1, r0
  40206c:	4048      	eorgt	r0, r1
  40206e:	4041      	eorgt	r1, r0
  402070:	bfb8      	it	lt
  402072:	425b      	neglt	r3, r3
  402074:	2b19      	cmp	r3, #25
  402076:	bf88      	it	hi
  402078:	4770      	bxhi	lr
  40207a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40207e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402082:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402086:	bf18      	it	ne
  402088:	4240      	negne	r0, r0
  40208a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40208e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402092:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402096:	bf18      	it	ne
  402098:	4249      	negne	r1, r1
  40209a:	ea92 0f03 	teq	r2, r3
  40209e:	d03f      	beq.n	402120 <__addsf3+0xd8>
  4020a0:	f1a2 0201 	sub.w	r2, r2, #1
  4020a4:	fa41 fc03 	asr.w	ip, r1, r3
  4020a8:	eb10 000c 	adds.w	r0, r0, ip
  4020ac:	f1c3 0320 	rsb	r3, r3, #32
  4020b0:	fa01 f103 	lsl.w	r1, r1, r3
  4020b4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4020b8:	d502      	bpl.n	4020c0 <__addsf3+0x78>
  4020ba:	4249      	negs	r1, r1
  4020bc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4020c0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4020c4:	d313      	bcc.n	4020ee <__addsf3+0xa6>
  4020c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4020ca:	d306      	bcc.n	4020da <__addsf3+0x92>
  4020cc:	0840      	lsrs	r0, r0, #1
  4020ce:	ea4f 0131 	mov.w	r1, r1, rrx
  4020d2:	f102 0201 	add.w	r2, r2, #1
  4020d6:	2afe      	cmp	r2, #254	; 0xfe
  4020d8:	d251      	bcs.n	40217e <__addsf3+0x136>
  4020da:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4020de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4020e2:	bf08      	it	eq
  4020e4:	f020 0001 	biceq.w	r0, r0, #1
  4020e8:	ea40 0003 	orr.w	r0, r0, r3
  4020ec:	4770      	bx	lr
  4020ee:	0049      	lsls	r1, r1, #1
  4020f0:	eb40 0000 	adc.w	r0, r0, r0
  4020f4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4020f8:	f1a2 0201 	sub.w	r2, r2, #1
  4020fc:	d1ed      	bne.n	4020da <__addsf3+0x92>
  4020fe:	fab0 fc80 	clz	ip, r0
  402102:	f1ac 0c08 	sub.w	ip, ip, #8
  402106:	ebb2 020c 	subs.w	r2, r2, ip
  40210a:	fa00 f00c 	lsl.w	r0, r0, ip
  40210e:	bfaa      	itet	ge
  402110:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402114:	4252      	neglt	r2, r2
  402116:	4318      	orrge	r0, r3
  402118:	bfbc      	itt	lt
  40211a:	40d0      	lsrlt	r0, r2
  40211c:	4318      	orrlt	r0, r3
  40211e:	4770      	bx	lr
  402120:	f092 0f00 	teq	r2, #0
  402124:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402128:	bf06      	itte	eq
  40212a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40212e:	3201      	addeq	r2, #1
  402130:	3b01      	subne	r3, #1
  402132:	e7b5      	b.n	4020a0 <__addsf3+0x58>
  402134:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402138:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40213c:	bf18      	it	ne
  40213e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402142:	d021      	beq.n	402188 <__addsf3+0x140>
  402144:	ea92 0f03 	teq	r2, r3
  402148:	d004      	beq.n	402154 <__addsf3+0x10c>
  40214a:	f092 0f00 	teq	r2, #0
  40214e:	bf08      	it	eq
  402150:	4608      	moveq	r0, r1
  402152:	4770      	bx	lr
  402154:	ea90 0f01 	teq	r0, r1
  402158:	bf1c      	itt	ne
  40215a:	2000      	movne	r0, #0
  40215c:	4770      	bxne	lr
  40215e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402162:	d104      	bne.n	40216e <__addsf3+0x126>
  402164:	0040      	lsls	r0, r0, #1
  402166:	bf28      	it	cs
  402168:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40216c:	4770      	bx	lr
  40216e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402172:	bf3c      	itt	cc
  402174:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402178:	4770      	bxcc	lr
  40217a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40217e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402182:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402186:	4770      	bx	lr
  402188:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40218c:	bf16      	itet	ne
  40218e:	4608      	movne	r0, r1
  402190:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402194:	4601      	movne	r1, r0
  402196:	0242      	lsls	r2, r0, #9
  402198:	bf06      	itte	eq
  40219a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40219e:	ea90 0f01 	teqeq	r0, r1
  4021a2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4021a6:	4770      	bx	lr

004021a8 <__aeabi_ui2f>:
  4021a8:	f04f 0300 	mov.w	r3, #0
  4021ac:	e004      	b.n	4021b8 <__aeabi_i2f+0x8>
  4021ae:	bf00      	nop

004021b0 <__aeabi_i2f>:
  4021b0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4021b4:	bf48      	it	mi
  4021b6:	4240      	negmi	r0, r0
  4021b8:	ea5f 0c00 	movs.w	ip, r0
  4021bc:	bf08      	it	eq
  4021be:	4770      	bxeq	lr
  4021c0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4021c4:	4601      	mov	r1, r0
  4021c6:	f04f 0000 	mov.w	r0, #0
  4021ca:	e01c      	b.n	402206 <__aeabi_l2f+0x2a>

004021cc <__aeabi_ul2f>:
  4021cc:	ea50 0201 	orrs.w	r2, r0, r1
  4021d0:	bf08      	it	eq
  4021d2:	4770      	bxeq	lr
  4021d4:	f04f 0300 	mov.w	r3, #0
  4021d8:	e00a      	b.n	4021f0 <__aeabi_l2f+0x14>
  4021da:	bf00      	nop

004021dc <__aeabi_l2f>:
  4021dc:	ea50 0201 	orrs.w	r2, r0, r1
  4021e0:	bf08      	it	eq
  4021e2:	4770      	bxeq	lr
  4021e4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4021e8:	d502      	bpl.n	4021f0 <__aeabi_l2f+0x14>
  4021ea:	4240      	negs	r0, r0
  4021ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4021f0:	ea5f 0c01 	movs.w	ip, r1
  4021f4:	bf02      	ittt	eq
  4021f6:	4684      	moveq	ip, r0
  4021f8:	4601      	moveq	r1, r0
  4021fa:	2000      	moveq	r0, #0
  4021fc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402200:	bf08      	it	eq
  402202:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402206:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40220a:	fabc f28c 	clz	r2, ip
  40220e:	3a08      	subs	r2, #8
  402210:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402214:	db10      	blt.n	402238 <__aeabi_l2f+0x5c>
  402216:	fa01 fc02 	lsl.w	ip, r1, r2
  40221a:	4463      	add	r3, ip
  40221c:	fa00 fc02 	lsl.w	ip, r0, r2
  402220:	f1c2 0220 	rsb	r2, r2, #32
  402224:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402228:	fa20 f202 	lsr.w	r2, r0, r2
  40222c:	eb43 0002 	adc.w	r0, r3, r2
  402230:	bf08      	it	eq
  402232:	f020 0001 	biceq.w	r0, r0, #1
  402236:	4770      	bx	lr
  402238:	f102 0220 	add.w	r2, r2, #32
  40223c:	fa01 fc02 	lsl.w	ip, r1, r2
  402240:	f1c2 0220 	rsb	r2, r2, #32
  402244:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402248:	fa21 f202 	lsr.w	r2, r1, r2
  40224c:	eb43 0002 	adc.w	r0, r3, r2
  402250:	bf08      	it	eq
  402252:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402256:	4770      	bx	lr

00402258 <__libc_init_array>:
  402258:	b570      	push	{r4, r5, r6, lr}
  40225a:	4b0e      	ldr	r3, [pc, #56]	; (402294 <__libc_init_array+0x3c>)
  40225c:	4d0e      	ldr	r5, [pc, #56]	; (402298 <__libc_init_array+0x40>)
  40225e:	2400      	movs	r4, #0
  402260:	1aed      	subs	r5, r5, r3
  402262:	10ad      	asrs	r5, r5, #2
  402264:	461e      	mov	r6, r3
  402266:	42ac      	cmp	r4, r5
  402268:	d004      	beq.n	402274 <__libc_init_array+0x1c>
  40226a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  40226e:	4790      	blx	r2
  402270:	3401      	adds	r4, #1
  402272:	e7f8      	b.n	402266 <__libc_init_array+0xe>
  402274:	f006 f894 	bl	4083a0 <_init>
  402278:	4d08      	ldr	r5, [pc, #32]	; (40229c <__libc_init_array+0x44>)
  40227a:	4b09      	ldr	r3, [pc, #36]	; (4022a0 <__libc_init_array+0x48>)
  40227c:	2400      	movs	r4, #0
  40227e:	1aed      	subs	r5, r5, r3
  402280:	10ad      	asrs	r5, r5, #2
  402282:	461e      	mov	r6, r3
  402284:	42ac      	cmp	r4, r5
  402286:	d004      	beq.n	402292 <__libc_init_array+0x3a>
  402288:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  40228c:	4790      	blx	r2
  40228e:	3401      	adds	r4, #1
  402290:	e7f8      	b.n	402284 <__libc_init_array+0x2c>
  402292:	bd70      	pop	{r4, r5, r6, pc}
  402294:	004083ac 	.word	0x004083ac
  402298:	004083ac 	.word	0x004083ac
  40229c:	004083b4 	.word	0x004083b4
  4022a0:	004083ac 	.word	0x004083ac

004022a4 <iprintf>:
  4022a4:	b40f      	push	{r0, r1, r2, r3}
  4022a6:	b507      	push	{r0, r1, r2, lr}
  4022a8:	4906      	ldr	r1, [pc, #24]	; (4022c4 <iprintf+0x20>)
  4022aa:	ab04      	add	r3, sp, #16
  4022ac:	6808      	ldr	r0, [r1, #0]
  4022ae:	f853 2b04 	ldr.w	r2, [r3], #4
  4022b2:	6881      	ldr	r1, [r0, #8]
  4022b4:	9301      	str	r3, [sp, #4]
  4022b6:	f001 f900 	bl	4034ba <_vfiprintf_r>
  4022ba:	b003      	add	sp, #12
  4022bc:	f85d eb04 	ldr.w	lr, [sp], #4
  4022c0:	b004      	add	sp, #16
  4022c2:	4770      	bx	lr
  4022c4:	200000e8 	.word	0x200000e8

004022c8 <_iprintf_r>:
  4022c8:	b40e      	push	{r1, r2, r3}
  4022ca:	b503      	push	{r0, r1, lr}
  4022cc:	ab03      	add	r3, sp, #12
  4022ce:	f853 2b04 	ldr.w	r2, [r3], #4
  4022d2:	6881      	ldr	r1, [r0, #8]
  4022d4:	9301      	str	r3, [sp, #4]
  4022d6:	f001 f8f0 	bl	4034ba <_vfiprintf_r>
  4022da:	b002      	add	sp, #8
  4022dc:	f85d eb04 	ldr.w	lr, [sp], #4
  4022e0:	b003      	add	sp, #12
  4022e2:	4770      	bx	lr

004022e4 <memset>:
  4022e4:	4402      	add	r2, r0
  4022e6:	4603      	mov	r3, r0
  4022e8:	4293      	cmp	r3, r2
  4022ea:	d002      	beq.n	4022f2 <memset+0xe>
  4022ec:	f803 1b01 	strb.w	r1, [r3], #1
  4022f0:	e7fa      	b.n	4022e8 <memset+0x4>
  4022f2:	4770      	bx	lr

004022f4 <_puts_r>:
  4022f4:	b530      	push	{r4, r5, lr}
  4022f6:	4604      	mov	r4, r0
  4022f8:	b089      	sub	sp, #36	; 0x24
  4022fa:	4608      	mov	r0, r1
  4022fc:	460d      	mov	r5, r1
  4022fe:	f000 f909 	bl	402514 <strlen>
  402302:	4b11      	ldr	r3, [pc, #68]	; (402348 <_puts_r+0x54>)
  402304:	9005      	str	r0, [sp, #20]
  402306:	9306      	str	r3, [sp, #24]
  402308:	2301      	movs	r3, #1
  40230a:	4418      	add	r0, r3
  40230c:	9307      	str	r3, [sp, #28]
  40230e:	68a1      	ldr	r1, [r4, #8]
  402310:	ab04      	add	r3, sp, #16
  402312:	9301      	str	r3, [sp, #4]
  402314:	2302      	movs	r3, #2
  402316:	9302      	str	r3, [sp, #8]
  402318:	898b      	ldrh	r3, [r1, #12]
  40231a:	9504      	str	r5, [sp, #16]
  40231c:	049a      	lsls	r2, r3, #18
  40231e:	9003      	str	r0, [sp, #12]
  402320:	d406      	bmi.n	402330 <_puts_r+0x3c>
  402322:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402326:	818b      	strh	r3, [r1, #12]
  402328:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40232a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40232e:	664b      	str	r3, [r1, #100]	; 0x64
  402330:	4620      	mov	r0, r4
  402332:	aa01      	add	r2, sp, #4
  402334:	f002 fee6 	bl	405104 <__sfvwrite_r>
  402338:	2800      	cmp	r0, #0
  40233a:	bf0c      	ite	eq
  40233c:	200a      	moveq	r0, #10
  40233e:	f04f 30ff 	movne.w	r0, #4294967295
  402342:	b009      	add	sp, #36	; 0x24
  402344:	bd30      	pop	{r4, r5, pc}
  402346:	bf00      	nop
  402348:	004081ca 	.word	0x004081ca

0040234c <puts>:
  40234c:	4b02      	ldr	r3, [pc, #8]	; (402358 <puts+0xc>)
  40234e:	4601      	mov	r1, r0
  402350:	6818      	ldr	r0, [r3, #0]
  402352:	f7ff bfcf 	b.w	4022f4 <_puts_r>
  402356:	bf00      	nop
  402358:	200000e8 	.word	0x200000e8

0040235c <setbuf>:
  40235c:	2900      	cmp	r1, #0
  40235e:	bf0c      	ite	eq
  402360:	2202      	moveq	r2, #2
  402362:	2200      	movne	r2, #0
  402364:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402368:	f000 b800 	b.w	40236c <setvbuf>

0040236c <setvbuf>:
  40236c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402370:	461d      	mov	r5, r3
  402372:	4b36      	ldr	r3, [pc, #216]	; (40244c <setvbuf+0xe0>)
  402374:	4604      	mov	r4, r0
  402376:	681f      	ldr	r7, [r3, #0]
  402378:	460e      	mov	r6, r1
  40237a:	4690      	mov	r8, r2
  40237c:	b127      	cbz	r7, 402388 <setvbuf+0x1c>
  40237e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402380:	b913      	cbnz	r3, 402388 <setvbuf+0x1c>
  402382:	4638      	mov	r0, r7
  402384:	f002 fc6c 	bl	404c60 <__sinit>
  402388:	f1b8 0f02 	cmp.w	r8, #2
  40238c:	d859      	bhi.n	402442 <setvbuf+0xd6>
  40238e:	2d00      	cmp	r5, #0
  402390:	db57      	blt.n	402442 <setvbuf+0xd6>
  402392:	4638      	mov	r0, r7
  402394:	4621      	mov	r1, r4
  402396:	f002 fc1a 	bl	404bce <_fflush_r>
  40239a:	2300      	movs	r3, #0
  40239c:	6063      	str	r3, [r4, #4]
  40239e:	61a3      	str	r3, [r4, #24]
  4023a0:	89a3      	ldrh	r3, [r4, #12]
  4023a2:	061b      	lsls	r3, r3, #24
  4023a4:	d503      	bpl.n	4023ae <setvbuf+0x42>
  4023a6:	4638      	mov	r0, r7
  4023a8:	6921      	ldr	r1, [r4, #16]
  4023aa:	f002 fdf3 	bl	404f94 <_free_r>
  4023ae:	89a3      	ldrh	r3, [r4, #12]
  4023b0:	f1b8 0f02 	cmp.w	r8, #2
  4023b4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4023b8:	81a3      	strh	r3, [r4, #12]
  4023ba:	d012      	beq.n	4023e2 <setvbuf+0x76>
  4023bc:	bb36      	cbnz	r6, 40240c <setvbuf+0xa0>
  4023be:	2d00      	cmp	r5, #0
  4023c0:	bf08      	it	eq
  4023c2:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  4023c6:	4628      	mov	r0, r5
  4023c8:	f003 f8c8 	bl	40555c <malloc>
  4023cc:	4606      	mov	r6, r0
  4023ce:	b9c8      	cbnz	r0, 402404 <setvbuf+0x98>
  4023d0:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4023d4:	f003 f8c2 	bl	40555c <malloc>
  4023d8:	4606      	mov	r6, r0
  4023da:	b988      	cbnz	r0, 402400 <setvbuf+0x94>
  4023dc:	f04f 30ff 	mov.w	r0, #4294967295
  4023e0:	e000      	b.n	4023e4 <setvbuf+0x78>
  4023e2:	2000      	movs	r0, #0
  4023e4:	89a3      	ldrh	r3, [r4, #12]
  4023e6:	f043 0302 	orr.w	r3, r3, #2
  4023ea:	81a3      	strh	r3, [r4, #12]
  4023ec:	2300      	movs	r3, #0
  4023ee:	60a3      	str	r3, [r4, #8]
  4023f0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4023f4:	6023      	str	r3, [r4, #0]
  4023f6:	6123      	str	r3, [r4, #16]
  4023f8:	2301      	movs	r3, #1
  4023fa:	6163      	str	r3, [r4, #20]
  4023fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402400:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402404:	89a3      	ldrh	r3, [r4, #12]
  402406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40240a:	81a3      	strh	r3, [r4, #12]
  40240c:	f1b8 0f01 	cmp.w	r8, #1
  402410:	d105      	bne.n	40241e <setvbuf+0xb2>
  402412:	89a3      	ldrh	r3, [r4, #12]
  402414:	f043 0301 	orr.w	r3, r3, #1
  402418:	81a3      	strh	r3, [r4, #12]
  40241a:	426b      	negs	r3, r5
  40241c:	61a3      	str	r3, [r4, #24]
  40241e:	4b0c      	ldr	r3, [pc, #48]	; (402450 <setvbuf+0xe4>)
  402420:	63fb      	str	r3, [r7, #60]	; 0x3c
  402422:	89a3      	ldrh	r3, [r4, #12]
  402424:	6026      	str	r6, [r4, #0]
  402426:	f003 0008 	and.w	r0, r3, #8
  40242a:	b280      	uxth	r0, r0
  40242c:	6126      	str	r6, [r4, #16]
  40242e:	6165      	str	r5, [r4, #20]
  402430:	b148      	cbz	r0, 402446 <setvbuf+0xda>
  402432:	f013 0f03 	tst.w	r3, #3
  402436:	bf18      	it	ne
  402438:	2500      	movne	r5, #0
  40243a:	60a5      	str	r5, [r4, #8]
  40243c:	2000      	movs	r0, #0
  40243e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402442:	f04f 30ff 	mov.w	r0, #4294967295
  402446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40244a:	bf00      	nop
  40244c:	200000e8 	.word	0x200000e8
  402450:	00404c1d 	.word	0x00404c1d

00402454 <_snprintf_r>:
  402454:	b408      	push	{r3}
  402456:	b530      	push	{r4, r5, lr}
  402458:	1e14      	subs	r4, r2, #0
  40245a:	b09c      	sub	sp, #112	; 0x70
  40245c:	4605      	mov	r5, r0
  40245e:	da04      	bge.n	40246a <_snprintf_r+0x16>
  402460:	238b      	movs	r3, #139	; 0x8b
  402462:	6003      	str	r3, [r0, #0]
  402464:	f04f 30ff 	mov.w	r0, #4294967295
  402468:	e01d      	b.n	4024a6 <_snprintf_r+0x52>
  40246a:	f44f 7302 	mov.w	r3, #520	; 0x208
  40246e:	f8ad 3014 	strh.w	r3, [sp, #20]
  402472:	bf14      	ite	ne
  402474:	f104 33ff 	addne.w	r3, r4, #4294967295
  402478:	4623      	moveq	r3, r4
  40247a:	9304      	str	r3, [sp, #16]
  40247c:	9307      	str	r3, [sp, #28]
  40247e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402482:	9102      	str	r1, [sp, #8]
  402484:	9106      	str	r1, [sp, #24]
  402486:	f8ad 3016 	strh.w	r3, [sp, #22]
  40248a:	a902      	add	r1, sp, #8
  40248c:	ab20      	add	r3, sp, #128	; 0x80
  40248e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402490:	9301      	str	r3, [sp, #4]
  402492:	f000 f847 	bl	402524 <_svfprintf_r>
  402496:	1c43      	adds	r3, r0, #1
  402498:	bfbc      	itt	lt
  40249a:	238b      	movlt	r3, #139	; 0x8b
  40249c:	602b      	strlt	r3, [r5, #0]
  40249e:	b114      	cbz	r4, 4024a6 <_snprintf_r+0x52>
  4024a0:	9b02      	ldr	r3, [sp, #8]
  4024a2:	2200      	movs	r2, #0
  4024a4:	701a      	strb	r2, [r3, #0]
  4024a6:	b01c      	add	sp, #112	; 0x70
  4024a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4024ac:	b001      	add	sp, #4
  4024ae:	4770      	bx	lr

004024b0 <snprintf>:
  4024b0:	b40c      	push	{r2, r3}
  4024b2:	b530      	push	{r4, r5, lr}
  4024b4:	4b16      	ldr	r3, [pc, #88]	; (402510 <snprintf+0x60>)
  4024b6:	1e0c      	subs	r4, r1, #0
  4024b8:	b09d      	sub	sp, #116	; 0x74
  4024ba:	681d      	ldr	r5, [r3, #0]
  4024bc:	da04      	bge.n	4024c8 <snprintf+0x18>
  4024be:	238b      	movs	r3, #139	; 0x8b
  4024c0:	602b      	str	r3, [r5, #0]
  4024c2:	f04f 30ff 	mov.w	r0, #4294967295
  4024c6:	e01e      	b.n	402506 <snprintf+0x56>
  4024c8:	f44f 7302 	mov.w	r3, #520	; 0x208
  4024cc:	f8ad 3014 	strh.w	r3, [sp, #20]
  4024d0:	bf14      	ite	ne
  4024d2:	f104 33ff 	addne.w	r3, r4, #4294967295
  4024d6:	4623      	moveq	r3, r4
  4024d8:	9304      	str	r3, [sp, #16]
  4024da:	9307      	str	r3, [sp, #28]
  4024dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4024e0:	9002      	str	r0, [sp, #8]
  4024e2:	9006      	str	r0, [sp, #24]
  4024e4:	f8ad 3016 	strh.w	r3, [sp, #22]
  4024e8:	4628      	mov	r0, r5
  4024ea:	ab21      	add	r3, sp, #132	; 0x84
  4024ec:	a902      	add	r1, sp, #8
  4024ee:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4024f0:	9301      	str	r3, [sp, #4]
  4024f2:	f000 f817 	bl	402524 <_svfprintf_r>
  4024f6:	1c43      	adds	r3, r0, #1
  4024f8:	bfbc      	itt	lt
  4024fa:	238b      	movlt	r3, #139	; 0x8b
  4024fc:	602b      	strlt	r3, [r5, #0]
  4024fe:	b114      	cbz	r4, 402506 <snprintf+0x56>
  402500:	9b02      	ldr	r3, [sp, #8]
  402502:	2200      	movs	r2, #0
  402504:	701a      	strb	r2, [r3, #0]
  402506:	b01d      	add	sp, #116	; 0x74
  402508:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  40250c:	b002      	add	sp, #8
  40250e:	4770      	bx	lr
  402510:	200000e8 	.word	0x200000e8

00402514 <strlen>:
  402514:	4603      	mov	r3, r0
  402516:	f813 2b01 	ldrb.w	r2, [r3], #1
  40251a:	2a00      	cmp	r2, #0
  40251c:	d1fb      	bne.n	402516 <strlen+0x2>
  40251e:	1a18      	subs	r0, r3, r0
  402520:	3801      	subs	r0, #1
  402522:	4770      	bx	lr

00402524 <_svfprintf_r>:
  402524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402528:	b0c3      	sub	sp, #268	; 0x10c
  40252a:	468b      	mov	fp, r1
  40252c:	4698      	mov	r8, r3
  40252e:	920b      	str	r2, [sp, #44]	; 0x2c
  402530:	4682      	mov	sl, r0
  402532:	f002 ff9d 	bl	405470 <_localeconv_r>
  402536:	6800      	ldr	r0, [r0, #0]
  402538:	9018      	str	r0, [sp, #96]	; 0x60
  40253a:	f7ff ffeb 	bl	402514 <strlen>
  40253e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402542:	9010      	str	r0, [sp, #64]	; 0x40
  402544:	0619      	lsls	r1, r3, #24
  402546:	d515      	bpl.n	402574 <_svfprintf_r+0x50>
  402548:	f8db 3010 	ldr.w	r3, [fp, #16]
  40254c:	b993      	cbnz	r3, 402574 <_svfprintf_r+0x50>
  40254e:	4650      	mov	r0, sl
  402550:	2140      	movs	r1, #64	; 0x40
  402552:	f003 f813 	bl	40557c <_malloc_r>
  402556:	f8cb 0000 	str.w	r0, [fp]
  40255a:	f8cb 0010 	str.w	r0, [fp, #16]
  40255e:	b930      	cbnz	r0, 40256e <_svfprintf_r+0x4a>
  402560:	230c      	movs	r3, #12
  402562:	f8ca 3000 	str.w	r3, [sl]
  402566:	f04f 30ff 	mov.w	r0, #4294967295
  40256a:	f000 bf6e 	b.w	40344a <_svfprintf_r+0xf26>
  40256e:	2340      	movs	r3, #64	; 0x40
  402570:	f8cb 3014 	str.w	r3, [fp, #20]
  402574:	2400      	movs	r4, #0
  402576:	2500      	movs	r5, #0
  402578:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40257c:	2300      	movs	r3, #0
  40257e:	ae32      	add	r6, sp, #200	; 0xc8
  402580:	9625      	str	r6, [sp, #148]	; 0x94
  402582:	9327      	str	r3, [sp, #156]	; 0x9c
  402584:	9326      	str	r3, [sp, #152]	; 0x98
  402586:	9309      	str	r3, [sp, #36]	; 0x24
  402588:	931b      	str	r3, [sp, #108]	; 0x6c
  40258a:	931a      	str	r3, [sp, #104]	; 0x68
  40258c:	930f      	str	r3, [sp, #60]	; 0x3c
  40258e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402590:	461c      	mov	r4, r3
  402592:	f813 2b01 	ldrb.w	r2, [r3], #1
  402596:	b91a      	cbnz	r2, 4025a0 <_svfprintf_r+0x7c>
  402598:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40259a:	1a25      	subs	r5, r4, r0
  40259c:	d103      	bne.n	4025a6 <_svfprintf_r+0x82>
  40259e:	e01b      	b.n	4025d8 <_svfprintf_r+0xb4>
  4025a0:	2a25      	cmp	r2, #37	; 0x25
  4025a2:	d1f5      	bne.n	402590 <_svfprintf_r+0x6c>
  4025a4:	e7f8      	b.n	402598 <_svfprintf_r+0x74>
  4025a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4025a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025aa:	442b      	add	r3, r5
  4025ac:	9327      	str	r3, [sp, #156]	; 0x9c
  4025ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025b0:	e886 0022 	stmia.w	r6, {r1, r5}
  4025b4:	3301      	adds	r3, #1
  4025b6:	2b07      	cmp	r3, #7
  4025b8:	9326      	str	r3, [sp, #152]	; 0x98
  4025ba:	dc01      	bgt.n	4025c0 <_svfprintf_r+0x9c>
  4025bc:	3608      	adds	r6, #8
  4025be:	e008      	b.n	4025d2 <_svfprintf_r+0xae>
  4025c0:	4650      	mov	r0, sl
  4025c2:	4659      	mov	r1, fp
  4025c4:	aa25      	add	r2, sp, #148	; 0x94
  4025c6:	f004 f82b 	bl	406620 <__ssprint_r>
  4025ca:	2800      	cmp	r0, #0
  4025cc:	f040 8735 	bne.w	40343a <_svfprintf_r+0xf16>
  4025d0:	ae32      	add	r6, sp, #200	; 0xc8
  4025d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025d4:	442a      	add	r2, r5
  4025d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4025d8:	7823      	ldrb	r3, [r4, #0]
  4025da:	2b00      	cmp	r3, #0
  4025dc:	f000 8726 	beq.w	40342c <_svfprintf_r+0xf08>
  4025e0:	2300      	movs	r3, #0
  4025e2:	3401      	adds	r4, #1
  4025e4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025e8:	f04f 39ff 	mov.w	r9, #4294967295
  4025ec:	930e      	str	r3, [sp, #56]	; 0x38
  4025ee:	461f      	mov	r7, r3
  4025f0:	1c65      	adds	r5, r4, #1
  4025f2:	7824      	ldrb	r4, [r4, #0]
  4025f4:	950b      	str	r5, [sp, #44]	; 0x2c
  4025f6:	9408      	str	r4, [sp, #32]
  4025f8:	9c08      	ldr	r4, [sp, #32]
  4025fa:	f1a4 0220 	sub.w	r2, r4, #32
  4025fe:	2a58      	cmp	r2, #88	; 0x58
  402600:	f200 8385 	bhi.w	402d0e <_svfprintf_r+0x7ea>
  402604:	e8df f012 	tbh	[pc, r2, lsl #1]
  402608:	0383006d 	.word	0x0383006d
  40260c:	00710383 	.word	0x00710383
  402610:	03830383 	.word	0x03830383
  402614:	03830383 	.word	0x03830383
  402618:	03830383 	.word	0x03830383
  40261c:	0059005b 	.word	0x0059005b
  402620:	00770383 	.word	0x00770383
  402624:	0383007a 	.word	0x0383007a
  402628:	00a2009f 	.word	0x00a2009f
  40262c:	00a200a2 	.word	0x00a200a2
  402630:	00a200a2 	.word	0x00a200a2
  402634:	00a200a2 	.word	0x00a200a2
  402638:	00a200a2 	.word	0x00a200a2
  40263c:	03830383 	.word	0x03830383
  402640:	03830383 	.word	0x03830383
  402644:	03830383 	.word	0x03830383
  402648:	03830383 	.word	0x03830383
  40264c:	03830383 	.word	0x03830383
  402650:	00fe00d3 	.word	0x00fe00d3
  402654:	00fe0383 	.word	0x00fe0383
  402658:	03830383 	.word	0x03830383
  40265c:	03830383 	.word	0x03830383
  402660:	038300b6 	.word	0x038300b6
  402664:	026b0383 	.word	0x026b0383
  402668:	03830383 	.word	0x03830383
  40266c:	03830383 	.word	0x03830383
  402670:	02bb0383 	.word	0x02bb0383
  402674:	03830383 	.word	0x03830383
  402678:	03830068 	.word	0x03830068
  40267c:	03830383 	.word	0x03830383
  402680:	03830383 	.word	0x03830383
  402684:	03830383 	.word	0x03830383
  402688:	03830383 	.word	0x03830383
  40268c:	00c90383 	.word	0x00c90383
  402690:	00fe0065 	.word	0x00fe0065
  402694:	00fe00fe 	.word	0x00fe00fe
  402698:	006500b9 	.word	0x006500b9
  40269c:	03830383 	.word	0x03830383
  4026a0:	038300bc 	.word	0x038300bc
  4026a4:	026d024c 	.word	0x026d024c
  4026a8:	00c6028c 	.word	0x00c6028c
  4026ac:	029e0383 	.word	0x029e0383
  4026b0:	02bd0383 	.word	0x02bd0383
  4026b4:	03830383 	.word	0x03830383
  4026b8:	02d8      	.short	0x02d8
  4026ba:	232b      	movs	r3, #43	; 0x2b
  4026bc:	e007      	b.n	4026ce <_svfprintf_r+0x1aa>
  4026be:	f8d8 5000 	ldr.w	r5, [r8]
  4026c2:	f108 0204 	add.w	r2, r8, #4
  4026c6:	2d00      	cmp	r5, #0
  4026c8:	950e      	str	r5, [sp, #56]	; 0x38
  4026ca:	db11      	blt.n	4026f0 <_svfprintf_r+0x1cc>
  4026cc:	4690      	mov	r8, r2
  4026ce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4026d0:	e78e      	b.n	4025f0 <_svfprintf_r+0xcc>
  4026d2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4026d6:	e06e      	b.n	4027b6 <_svfprintf_r+0x292>
  4026d8:	4cab      	ldr	r4, [pc, #684]	; (402988 <_svfprintf_r+0x464>)
  4026da:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4026de:	941b      	str	r4, [sp, #108]	; 0x6c
  4026e0:	e26e      	b.n	402bc0 <_svfprintf_r+0x69c>
  4026e2:	2b00      	cmp	r3, #0
  4026e4:	bf08      	it	eq
  4026e6:	2320      	moveq	r3, #32
  4026e8:	e7f1      	b.n	4026ce <_svfprintf_r+0x1aa>
  4026ea:	f047 0701 	orr.w	r7, r7, #1
  4026ee:	e7ee      	b.n	4026ce <_svfprintf_r+0x1aa>
  4026f0:	426d      	negs	r5, r5
  4026f2:	950e      	str	r5, [sp, #56]	; 0x38
  4026f4:	4690      	mov	r8, r2
  4026f6:	f047 0704 	orr.w	r7, r7, #4
  4026fa:	e7e8      	b.n	4026ce <_svfprintf_r+0x1aa>
  4026fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4026fe:	7825      	ldrb	r5, [r4, #0]
  402700:	1c62      	adds	r2, r4, #1
  402702:	2d2a      	cmp	r5, #42	; 0x2a
  402704:	9508      	str	r5, [sp, #32]
  402706:	d002      	beq.n	40270e <_svfprintf_r+0x1ea>
  402708:	f04f 0900 	mov.w	r9, #0
  40270c:	e00b      	b.n	402726 <_svfprintf_r+0x202>
  40270e:	f8d8 9000 	ldr.w	r9, [r8]
  402712:	f108 0104 	add.w	r1, r8, #4
  402716:	f1b9 0f00 	cmp.w	r9, #0
  40271a:	4688      	mov	r8, r1
  40271c:	920b      	str	r2, [sp, #44]	; 0x2c
  40271e:	dad6      	bge.n	4026ce <_svfprintf_r+0x1aa>
  402720:	f04f 39ff 	mov.w	r9, #4294967295
  402724:	e7d3      	b.n	4026ce <_svfprintf_r+0x1aa>
  402726:	9d08      	ldr	r5, [sp, #32]
  402728:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40272c:	2909      	cmp	r1, #9
  40272e:	d806      	bhi.n	40273e <_svfprintf_r+0x21a>
  402730:	f812 4b01 	ldrb.w	r4, [r2], #1
  402734:	200a      	movs	r0, #10
  402736:	fb00 1909 	mla	r9, r0, r9, r1
  40273a:	9408      	str	r4, [sp, #32]
  40273c:	e7f3      	b.n	402726 <_svfprintf_r+0x202>
  40273e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  402742:	920b      	str	r2, [sp, #44]	; 0x2c
  402744:	e758      	b.n	4025f8 <_svfprintf_r+0xd4>
  402746:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40274a:	e7c0      	b.n	4026ce <_svfprintf_r+0x1aa>
  40274c:	2400      	movs	r4, #0
  40274e:	940e      	str	r4, [sp, #56]	; 0x38
  402750:	9d08      	ldr	r5, [sp, #32]
  402752:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402754:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  402758:	210a      	movs	r1, #10
  40275a:	fb01 2404 	mla	r4, r1, r4, r2
  40275e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402760:	940e      	str	r4, [sp, #56]	; 0x38
  402762:	f812 5b01 	ldrb.w	r5, [r2], #1
  402766:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40276a:	2909      	cmp	r1, #9
  40276c:	9508      	str	r5, [sp, #32]
  40276e:	d8e8      	bhi.n	402742 <_svfprintf_r+0x21e>
  402770:	920b      	str	r2, [sp, #44]	; 0x2c
  402772:	e7ed      	b.n	402750 <_svfprintf_r+0x22c>
  402774:	f047 0708 	orr.w	r7, r7, #8
  402778:	e7a9      	b.n	4026ce <_svfprintf_r+0x1aa>
  40277a:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40277e:	e7a6      	b.n	4026ce <_svfprintf_r+0x1aa>
  402780:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402782:	7822      	ldrb	r2, [r4, #0]
  402784:	2a6c      	cmp	r2, #108	; 0x6c
  402786:	d102      	bne.n	40278e <_svfprintf_r+0x26a>
  402788:	3401      	adds	r4, #1
  40278a:	940b      	str	r4, [sp, #44]	; 0x2c
  40278c:	e002      	b.n	402794 <_svfprintf_r+0x270>
  40278e:	f047 0710 	orr.w	r7, r7, #16
  402792:	e79c      	b.n	4026ce <_svfprintf_r+0x1aa>
  402794:	f047 0720 	orr.w	r7, r7, #32
  402798:	e799      	b.n	4026ce <_svfprintf_r+0x1aa>
  40279a:	f8d8 3000 	ldr.w	r3, [r8]
  40279e:	2500      	movs	r5, #0
  4027a0:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  4027a4:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4027a8:	f108 0804 	add.w	r8, r8, #4
  4027ac:	e2ba      	b.n	402d24 <_svfprintf_r+0x800>
  4027ae:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027b2:	f047 0710 	orr.w	r7, r7, #16
  4027b6:	06ba      	lsls	r2, r7, #26
  4027b8:	d508      	bpl.n	4027cc <_svfprintf_r+0x2a8>
  4027ba:	f108 0807 	add.w	r8, r8, #7
  4027be:	f028 0307 	bic.w	r3, r8, #7
  4027c2:	f103 0808 	add.w	r8, r3, #8
  4027c6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4027ca:	e00f      	b.n	4027ec <_svfprintf_r+0x2c8>
  4027cc:	f017 0f10 	tst.w	r7, #16
  4027d0:	f108 0304 	add.w	r3, r8, #4
  4027d4:	d002      	beq.n	4027dc <_svfprintf_r+0x2b8>
  4027d6:	f8d8 4000 	ldr.w	r4, [r8]
  4027da:	e005      	b.n	4027e8 <_svfprintf_r+0x2c4>
  4027dc:	f8d8 4000 	ldr.w	r4, [r8]
  4027e0:	f017 0f40 	tst.w	r7, #64	; 0x40
  4027e4:	bf18      	it	ne
  4027e6:	b224      	sxthne	r4, r4
  4027e8:	17e5      	asrs	r5, r4, #31
  4027ea:	4698      	mov	r8, r3
  4027ec:	2c00      	cmp	r4, #0
  4027ee:	f175 0100 	sbcs.w	r1, r5, #0
  4027f2:	f280 8210 	bge.w	402c16 <_svfprintf_r+0x6f2>
  4027f6:	232d      	movs	r3, #45	; 0x2d
  4027f8:	4264      	negs	r4, r4
  4027fa:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4027fe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402802:	e208      	b.n	402c16 <_svfprintf_r+0x6f2>
  402804:	9c08      	ldr	r4, [sp, #32]
  402806:	f108 0807 	add.w	r8, r8, #7
  40280a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40280e:	970a      	str	r7, [sp, #40]	; 0x28
  402810:	f028 0307 	bic.w	r3, r8, #7
  402814:	9411      	str	r4, [sp, #68]	; 0x44
  402816:	e9d3 4500 	ldrd	r4, r5, [r3]
  40281a:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40281e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402822:	f103 0808 	add.w	r8, r3, #8
  402826:	f003 fe79 	bl	40651c <__fpclassifyd>
  40282a:	2801      	cmp	r0, #1
  40282c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402830:	d114      	bne.n	40285c <_svfprintf_r+0x338>
  402832:	2200      	movs	r2, #0
  402834:	2300      	movs	r3, #0
  402836:	f004 fd91 	bl	40735c <__aeabi_dcmplt>
  40283a:	b110      	cbz	r0, 402842 <_svfprintf_r+0x31e>
  40283c:	232d      	movs	r3, #45	; 0x2d
  40283e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402842:	9d08      	ldr	r5, [sp, #32]
  402844:	4b51      	ldr	r3, [pc, #324]	; (40298c <_svfprintf_r+0x468>)
  402846:	4a52      	ldr	r2, [pc, #328]	; (402990 <_svfprintf_r+0x46c>)
  402848:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  40284c:	2d47      	cmp	r5, #71	; 0x47
  40284e:	bfd8      	it	le
  402850:	461a      	movle	r2, r3
  402852:	9207      	str	r2, [sp, #28]
  402854:	f04f 0903 	mov.w	r9, #3
  402858:	2500      	movs	r5, #0
  40285a:	e26a      	b.n	402d32 <_svfprintf_r+0x80e>
  40285c:	f003 fe5e 	bl	40651c <__fpclassifyd>
  402860:	b958      	cbnz	r0, 40287a <_svfprintf_r+0x356>
  402862:	4b4c      	ldr	r3, [pc, #304]	; (402994 <_svfprintf_r+0x470>)
  402864:	4a4c      	ldr	r2, [pc, #304]	; (402998 <_svfprintf_r+0x474>)
  402866:	9c08      	ldr	r4, [sp, #32]
  402868:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  40286c:	2c47      	cmp	r4, #71	; 0x47
  40286e:	bfd8      	it	le
  402870:	461a      	movle	r2, r3
  402872:	9207      	str	r2, [sp, #28]
  402874:	f04f 0903 	mov.w	r9, #3
  402878:	e25a      	b.n	402d30 <_svfprintf_r+0x80c>
  40287a:	f1b9 3fff 	cmp.w	r9, #4294967295
  40287e:	d00a      	beq.n	402896 <_svfprintf_r+0x372>
  402880:	9d08      	ldr	r5, [sp, #32]
  402882:	f025 0320 	bic.w	r3, r5, #32
  402886:	2b47      	cmp	r3, #71	; 0x47
  402888:	d107      	bne.n	40289a <_svfprintf_r+0x376>
  40288a:	f1b9 0f00 	cmp.w	r9, #0
  40288e:	bf08      	it	eq
  402890:	f04f 0901 	moveq.w	r9, #1
  402894:	e001      	b.n	40289a <_svfprintf_r+0x376>
  402896:	f04f 0906 	mov.w	r9, #6
  40289a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40289e:	2b00      	cmp	r3, #0
  4028a0:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  4028a4:	da08      	bge.n	4028b8 <_svfprintf_r+0x394>
  4028a6:	990d      	ldr	r1, [sp, #52]	; 0x34
  4028a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028aa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4028ae:	242d      	movs	r4, #45	; 0x2d
  4028b0:	9012      	str	r0, [sp, #72]	; 0x48
  4028b2:	9113      	str	r1, [sp, #76]	; 0x4c
  4028b4:	9419      	str	r4, [sp, #100]	; 0x64
  4028b6:	e005      	b.n	4028c4 <_svfprintf_r+0x3a0>
  4028b8:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  4028bc:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  4028c0:	2500      	movs	r5, #0
  4028c2:	9519      	str	r5, [sp, #100]	; 0x64
  4028c4:	9d08      	ldr	r5, [sp, #32]
  4028c6:	f025 0420 	bic.w	r4, r5, #32
  4028ca:	2c46      	cmp	r4, #70	; 0x46
  4028cc:	d004      	beq.n	4028d8 <_svfprintf_r+0x3b4>
  4028ce:	2c45      	cmp	r4, #69	; 0x45
  4028d0:	d105      	bne.n	4028de <_svfprintf_r+0x3ba>
  4028d2:	f109 0501 	add.w	r5, r9, #1
  4028d6:	e003      	b.n	4028e0 <_svfprintf_r+0x3bc>
  4028d8:	464d      	mov	r5, r9
  4028da:	2303      	movs	r3, #3
  4028dc:	e001      	b.n	4028e2 <_svfprintf_r+0x3be>
  4028de:	464d      	mov	r5, r9
  4028e0:	2302      	movs	r3, #2
  4028e2:	e88d 0028 	stmia.w	sp, {r3, r5}
  4028e6:	ab1f      	add	r3, sp, #124	; 0x7c
  4028e8:	9302      	str	r3, [sp, #8]
  4028ea:	ab20      	add	r3, sp, #128	; 0x80
  4028ec:	9303      	str	r3, [sp, #12]
  4028ee:	ab23      	add	r3, sp, #140	; 0x8c
  4028f0:	9304      	str	r3, [sp, #16]
  4028f2:	4650      	mov	r0, sl
  4028f4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4028f8:	f001 fb2d 	bl	403f56 <_dtoa_r>
  4028fc:	2c47      	cmp	r4, #71	; 0x47
  4028fe:	9007      	str	r0, [sp, #28]
  402900:	d10a      	bne.n	402918 <_svfprintf_r+0x3f4>
  402902:	980a      	ldr	r0, [sp, #40]	; 0x28
  402904:	07c3      	lsls	r3, r0, #31
  402906:	d407      	bmi.n	402918 <_svfprintf_r+0x3f4>
  402908:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40290a:	9d07      	ldr	r5, [sp, #28]
  40290c:	2c47      	cmp	r4, #71	; 0x47
  40290e:	ebc5 0303 	rsb	r3, r5, r3
  402912:	9309      	str	r3, [sp, #36]	; 0x24
  402914:	d142      	bne.n	40299c <_svfprintf_r+0x478>
  402916:	e02d      	b.n	402974 <_svfprintf_r+0x450>
  402918:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40291c:	2c46      	cmp	r4, #70	; 0x46
  40291e:	44ac      	add	ip, r5
  402920:	d113      	bne.n	40294a <_svfprintf_r+0x426>
  402922:	9807      	ldr	r0, [sp, #28]
  402924:	7803      	ldrb	r3, [r0, #0]
  402926:	2b30      	cmp	r3, #48	; 0x30
  402928:	d10d      	bne.n	402946 <_svfprintf_r+0x422>
  40292a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40292e:	2200      	movs	r2, #0
  402930:	2300      	movs	r3, #0
  402932:	f8cd c018 	str.w	ip, [sp, #24]
  402936:	f004 fd07 	bl	407348 <__aeabi_dcmpeq>
  40293a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40293e:	b910      	cbnz	r0, 402946 <_svfprintf_r+0x422>
  402940:	f1c5 0501 	rsb	r5, r5, #1
  402944:	951f      	str	r5, [sp, #124]	; 0x7c
  402946:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402948:	449c      	add	ip, r3
  40294a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40294e:	2200      	movs	r2, #0
  402950:	2300      	movs	r3, #0
  402952:	f8cd c018 	str.w	ip, [sp, #24]
  402956:	f004 fcf7 	bl	407348 <__aeabi_dcmpeq>
  40295a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40295e:	b108      	cbz	r0, 402964 <_svfprintf_r+0x440>
  402960:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  402964:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402966:	4563      	cmp	r3, ip
  402968:	d2ce      	bcs.n	402908 <_svfprintf_r+0x3e4>
  40296a:	1c5a      	adds	r2, r3, #1
  40296c:	9223      	str	r2, [sp, #140]	; 0x8c
  40296e:	2230      	movs	r2, #48	; 0x30
  402970:	701a      	strb	r2, [r3, #0]
  402972:	e7f7      	b.n	402964 <_svfprintf_r+0x440>
  402974:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402976:	1cdc      	adds	r4, r3, #3
  402978:	db01      	blt.n	40297e <_svfprintf_r+0x45a>
  40297a:	454b      	cmp	r3, r9
  40297c:	dd6e      	ble.n	402a5c <_svfprintf_r+0x538>
  40297e:	9c08      	ldr	r4, [sp, #32]
  402980:	3c02      	subs	r4, #2
  402982:	9408      	str	r4, [sp, #32]
  402984:	e00d      	b.n	4029a2 <_svfprintf_r+0x47e>
  402986:	bf00      	nop
  402988:	004081fc 	.word	0x004081fc
  40298c:	004081ec 	.word	0x004081ec
  402990:	004081f0 	.word	0x004081f0
  402994:	004081f4 	.word	0x004081f4
  402998:	004081f8 	.word	0x004081f8
  40299c:	9d08      	ldr	r5, [sp, #32]
  40299e:	2d65      	cmp	r5, #101	; 0x65
  4029a0:	dc43      	bgt.n	402a2a <_svfprintf_r+0x506>
  4029a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029a4:	9c08      	ldr	r4, [sp, #32]
  4029a6:	3b01      	subs	r3, #1
  4029a8:	2b00      	cmp	r3, #0
  4029aa:	931f      	str	r3, [sp, #124]	; 0x7c
  4029ac:	bfba      	itte	lt
  4029ae:	425b      	neglt	r3, r3
  4029b0:	222d      	movlt	r2, #45	; 0x2d
  4029b2:	222b      	movge	r2, #43	; 0x2b
  4029b4:	2b09      	cmp	r3, #9
  4029b6:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  4029ba:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4029be:	dd1d      	ble.n	4029fc <_svfprintf_r+0x4d8>
  4029c0:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  4029c4:	200a      	movs	r0, #10
  4029c6:	fb93 f1f0 	sdiv	r1, r3, r0
  4029ca:	fb00 3311 	mls	r3, r0, r1, r3
  4029ce:	2909      	cmp	r1, #9
  4029d0:	f103 0330 	add.w	r3, r3, #48	; 0x30
  4029d4:	4614      	mov	r4, r2
  4029d6:	f802 3901 	strb.w	r3, [r2], #-1
  4029da:	460b      	mov	r3, r1
  4029dc:	dcf2      	bgt.n	4029c4 <_svfprintf_r+0x4a0>
  4029de:	f101 0330 	add.w	r3, r1, #48	; 0x30
  4029e2:	f804 3d01 	strb.w	r3, [r4, #-1]!
  4029e6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4029ea:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  4029ee:	4294      	cmp	r4, r2
  4029f0:	d20b      	bcs.n	402a0a <_svfprintf_r+0x4e6>
  4029f2:	f814 2b01 	ldrb.w	r2, [r4], #1
  4029f6:	f803 2b01 	strb.w	r2, [r3], #1
  4029fa:	e7f6      	b.n	4029ea <_svfprintf_r+0x4c6>
  4029fc:	2230      	movs	r2, #48	; 0x30
  4029fe:	4413      	add	r3, r2
  402a00:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402a04:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402a08:	ab22      	add	r3, sp, #136	; 0x88
  402a0a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402a0c:	aa21      	add	r2, sp, #132	; 0x84
  402a0e:	1a9a      	subs	r2, r3, r2
  402a10:	4691      	mov	r9, r2
  402a12:	2d01      	cmp	r5, #1
  402a14:	921a      	str	r2, [sp, #104]	; 0x68
  402a16:	44a9      	add	r9, r5
  402a18:	dc03      	bgt.n	402a22 <_svfprintf_r+0x4fe>
  402a1a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402a1c:	f015 0401 	ands.w	r4, r5, #1
  402a20:	d037      	beq.n	402a92 <_svfprintf_r+0x56e>
  402a22:	f109 0901 	add.w	r9, r9, #1
  402a26:	2400      	movs	r4, #0
  402a28:	e033      	b.n	402a92 <_svfprintf_r+0x56e>
  402a2a:	9c08      	ldr	r4, [sp, #32]
  402a2c:	2c66      	cmp	r4, #102	; 0x66
  402a2e:	d115      	bne.n	402a5c <_svfprintf_r+0x538>
  402a30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a32:	2b00      	cmp	r3, #0
  402a34:	dd09      	ble.n	402a4a <_svfprintf_r+0x526>
  402a36:	f1b9 0f00 	cmp.w	r9, #0
  402a3a:	d102      	bne.n	402a42 <_svfprintf_r+0x51e>
  402a3c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402a3e:	07e8      	lsls	r0, r5, #31
  402a40:	d523      	bpl.n	402a8a <_svfprintf_r+0x566>
  402a42:	f109 0901 	add.w	r9, r9, #1
  402a46:	444b      	add	r3, r9
  402a48:	e01f      	b.n	402a8a <_svfprintf_r+0x566>
  402a4a:	f1b9 0f00 	cmp.w	r9, #0
  402a4e:	d102      	bne.n	402a56 <_svfprintf_r+0x532>
  402a50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402a52:	07e1      	lsls	r1, r4, #31
  402a54:	d515      	bpl.n	402a82 <_svfprintf_r+0x55e>
  402a56:	f109 0302 	add.w	r3, r9, #2
  402a5a:	e016      	b.n	402a8a <_svfprintf_r+0x566>
  402a5c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402a60:	42ab      	cmp	r3, r5
  402a62:	db04      	blt.n	402a6e <_svfprintf_r+0x54a>
  402a64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402a66:	07e2      	lsls	r2, r4, #31
  402a68:	d50d      	bpl.n	402a86 <_svfprintf_r+0x562>
  402a6a:	3301      	adds	r3, #1
  402a6c:	e006      	b.n	402a7c <_svfprintf_r+0x558>
  402a6e:	2b00      	cmp	r3, #0
  402a70:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402a72:	bfd4      	ite	le
  402a74:	f1c3 0302 	rsble	r3, r3, #2
  402a78:	2301      	movgt	r3, #1
  402a7a:	4423      	add	r3, r4
  402a7c:	2567      	movs	r5, #103	; 0x67
  402a7e:	9511      	str	r5, [sp, #68]	; 0x44
  402a80:	e003      	b.n	402a8a <_svfprintf_r+0x566>
  402a82:	2301      	movs	r3, #1
  402a84:	e001      	b.n	402a8a <_svfprintf_r+0x566>
  402a86:	2467      	movs	r4, #103	; 0x67
  402a88:	9411      	str	r4, [sp, #68]	; 0x44
  402a8a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  402a8c:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  402a8e:	9508      	str	r5, [sp, #32]
  402a90:	4699      	mov	r9, r3
  402a92:	9d19      	ldr	r5, [sp, #100]	; 0x64
  402a94:	b115      	cbz	r5, 402a9c <_svfprintf_r+0x578>
  402a96:	232d      	movs	r3, #45	; 0x2d
  402a98:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a9c:	2500      	movs	r5, #0
  402a9e:	e149      	b.n	402d34 <_svfprintf_r+0x810>
  402aa0:	f017 0f20 	tst.w	r7, #32
  402aa4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402aa8:	f108 0104 	add.w	r1, r8, #4
  402aac:	d008      	beq.n	402ac0 <_svfprintf_r+0x59c>
  402aae:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402ab0:	f8d8 0000 	ldr.w	r0, [r8]
  402ab4:	17e5      	asrs	r5, r4, #31
  402ab6:	4622      	mov	r2, r4
  402ab8:	462b      	mov	r3, r5
  402aba:	e9c0 2300 	strd	r2, r3, [r0]
  402abe:	e00c      	b.n	402ada <_svfprintf_r+0x5b6>
  402ac0:	06fb      	lsls	r3, r7, #27
  402ac2:	d406      	bmi.n	402ad2 <_svfprintf_r+0x5ae>
  402ac4:	067d      	lsls	r5, r7, #25
  402ac6:	d504      	bpl.n	402ad2 <_svfprintf_r+0x5ae>
  402ac8:	f8d8 3000 	ldr.w	r3, [r8]
  402acc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402ace:	801c      	strh	r4, [r3, #0]
  402ad0:	e003      	b.n	402ada <_svfprintf_r+0x5b6>
  402ad2:	f8d8 3000 	ldr.w	r3, [r8]
  402ad6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ad8:	601d      	str	r5, [r3, #0]
  402ada:	4688      	mov	r8, r1
  402adc:	e557      	b.n	40258e <_svfprintf_r+0x6a>
  402ade:	f047 0710 	orr.w	r7, r7, #16
  402ae2:	f017 0320 	ands.w	r3, r7, #32
  402ae6:	d009      	beq.n	402afc <_svfprintf_r+0x5d8>
  402ae8:	f108 0807 	add.w	r8, r8, #7
  402aec:	f028 0307 	bic.w	r3, r8, #7
  402af0:	f103 0808 	add.w	r8, r3, #8
  402af4:	e9d3 4500 	ldrd	r4, r5, [r3]
  402af8:	2300      	movs	r3, #0
  402afa:	e088      	b.n	402c0e <_svfprintf_r+0x6ea>
  402afc:	f017 0110 	ands.w	r1, r7, #16
  402b00:	f108 0204 	add.w	r2, r8, #4
  402b04:	d107      	bne.n	402b16 <_svfprintf_r+0x5f2>
  402b06:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  402b0a:	d004      	beq.n	402b16 <_svfprintf_r+0x5f2>
  402b0c:	f8b8 4000 	ldrh.w	r4, [r8]
  402b10:	2500      	movs	r5, #0
  402b12:	4690      	mov	r8, r2
  402b14:	e7f0      	b.n	402af8 <_svfprintf_r+0x5d4>
  402b16:	f8d8 4000 	ldr.w	r4, [r8]
  402b1a:	2500      	movs	r5, #0
  402b1c:	4690      	mov	r8, r2
  402b1e:	e076      	b.n	402c0e <_svfprintf_r+0x6ea>
  402b20:	48a9      	ldr	r0, [pc, #676]	; (402dc8 <_svfprintf_r+0x8a4>)
  402b22:	2330      	movs	r3, #48	; 0x30
  402b24:	2278      	movs	r2, #120	; 0x78
  402b26:	f8d8 4000 	ldr.w	r4, [r8]
  402b2a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402b2e:	2500      	movs	r5, #0
  402b30:	f047 0702 	orr.w	r7, r7, #2
  402b34:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402b38:	f108 0804 	add.w	r8, r8, #4
  402b3c:	901b      	str	r0, [sp, #108]	; 0x6c
  402b3e:	2302      	movs	r3, #2
  402b40:	9208      	str	r2, [sp, #32]
  402b42:	e064      	b.n	402c0e <_svfprintf_r+0x6ea>
  402b44:	4643      	mov	r3, r8
  402b46:	2500      	movs	r5, #0
  402b48:	681b      	ldr	r3, [r3, #0]
  402b4a:	45a9      	cmp	r9, r5
  402b4c:	9307      	str	r3, [sp, #28]
  402b4e:	f108 0804 	add.w	r8, r8, #4
  402b52:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402b56:	db0d      	blt.n	402b74 <_svfprintf_r+0x650>
  402b58:	4618      	mov	r0, r3
  402b5a:	4629      	mov	r1, r5
  402b5c:	464a      	mov	r2, r9
  402b5e:	f002 ff15 	bl	40598c <memchr>
  402b62:	2800      	cmp	r0, #0
  402b64:	f000 80e4 	beq.w	402d30 <_svfprintf_r+0x80c>
  402b68:	9c07      	ldr	r4, [sp, #28]
  402b6a:	1b00      	subs	r0, r0, r4
  402b6c:	4548      	cmp	r0, r9
  402b6e:	bfb8      	it	lt
  402b70:	4681      	movlt	r9, r0
  402b72:	e0de      	b.n	402d32 <_svfprintf_r+0x80e>
  402b74:	9807      	ldr	r0, [sp, #28]
  402b76:	f7ff fccd 	bl	402514 <strlen>
  402b7a:	4681      	mov	r9, r0
  402b7c:	e0d9      	b.n	402d32 <_svfprintf_r+0x80e>
  402b7e:	f047 0710 	orr.w	r7, r7, #16
  402b82:	06bc      	lsls	r4, r7, #26
  402b84:	d508      	bpl.n	402b98 <_svfprintf_r+0x674>
  402b86:	f108 0807 	add.w	r8, r8, #7
  402b8a:	f028 0307 	bic.w	r3, r8, #7
  402b8e:	f103 0808 	add.w	r8, r3, #8
  402b92:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b96:	e00d      	b.n	402bb4 <_svfprintf_r+0x690>
  402b98:	f017 0f10 	tst.w	r7, #16
  402b9c:	f108 0304 	add.w	r3, r8, #4
  402ba0:	d104      	bne.n	402bac <_svfprintf_r+0x688>
  402ba2:	0678      	lsls	r0, r7, #25
  402ba4:	d502      	bpl.n	402bac <_svfprintf_r+0x688>
  402ba6:	f8b8 4000 	ldrh.w	r4, [r8]
  402baa:	e001      	b.n	402bb0 <_svfprintf_r+0x68c>
  402bac:	f8d8 4000 	ldr.w	r4, [r8]
  402bb0:	2500      	movs	r5, #0
  402bb2:	4698      	mov	r8, r3
  402bb4:	2301      	movs	r3, #1
  402bb6:	e02a      	b.n	402c0e <_svfprintf_r+0x6ea>
  402bb8:	4d83      	ldr	r5, [pc, #524]	; (402dc8 <_svfprintf_r+0x8a4>)
  402bba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402bbe:	951b      	str	r5, [sp, #108]	; 0x6c
  402bc0:	06b9      	lsls	r1, r7, #26
  402bc2:	d508      	bpl.n	402bd6 <_svfprintf_r+0x6b2>
  402bc4:	f108 0807 	add.w	r8, r8, #7
  402bc8:	f028 0307 	bic.w	r3, r8, #7
  402bcc:	f103 0808 	add.w	r8, r3, #8
  402bd0:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bd4:	e00d      	b.n	402bf2 <_svfprintf_r+0x6ce>
  402bd6:	f017 0f10 	tst.w	r7, #16
  402bda:	f108 0304 	add.w	r3, r8, #4
  402bde:	d104      	bne.n	402bea <_svfprintf_r+0x6c6>
  402be0:	067a      	lsls	r2, r7, #25
  402be2:	d502      	bpl.n	402bea <_svfprintf_r+0x6c6>
  402be4:	f8b8 4000 	ldrh.w	r4, [r8]
  402be8:	e001      	b.n	402bee <_svfprintf_r+0x6ca>
  402bea:	f8d8 4000 	ldr.w	r4, [r8]
  402bee:	2500      	movs	r5, #0
  402bf0:	4698      	mov	r8, r3
  402bf2:	07fb      	lsls	r3, r7, #31
  402bf4:	d50a      	bpl.n	402c0c <_svfprintf_r+0x6e8>
  402bf6:	ea54 0005 	orrs.w	r0, r4, r5
  402bfa:	d007      	beq.n	402c0c <_svfprintf_r+0x6e8>
  402bfc:	9908      	ldr	r1, [sp, #32]
  402bfe:	2330      	movs	r3, #48	; 0x30
  402c00:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402c04:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  402c08:	f047 0702 	orr.w	r7, r7, #2
  402c0c:	2302      	movs	r3, #2
  402c0e:	2200      	movs	r2, #0
  402c10:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  402c14:	e000      	b.n	402c18 <_svfprintf_r+0x6f4>
  402c16:	2301      	movs	r3, #1
  402c18:	f1b9 0f00 	cmp.w	r9, #0
  402c1c:	bfa8      	it	ge
  402c1e:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  402c22:	ea54 0205 	orrs.w	r2, r4, r5
  402c26:	d102      	bne.n	402c2e <_svfprintf_r+0x70a>
  402c28:	f1b9 0f00 	cmp.w	r9, #0
  402c2c:	d05a      	beq.n	402ce4 <_svfprintf_r+0x7c0>
  402c2e:	2b01      	cmp	r3, #1
  402c30:	d01f      	beq.n	402c72 <_svfprintf_r+0x74e>
  402c32:	2b02      	cmp	r3, #2
  402c34:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  402c38:	d041      	beq.n	402cbe <_svfprintf_r+0x79a>
  402c3a:	08e1      	lsrs	r1, r4, #3
  402c3c:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  402c40:	08e9      	lsrs	r1, r5, #3
  402c42:	f004 0207 	and.w	r2, r4, #7
  402c46:	9014      	str	r0, [sp, #80]	; 0x50
  402c48:	9115      	str	r1, [sp, #84]	; 0x54
  402c4a:	3230      	adds	r2, #48	; 0x30
  402c4c:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  402c50:	ea54 0005 	orrs.w	r0, r4, r5
  402c54:	9307      	str	r3, [sp, #28]
  402c56:	701a      	strb	r2, [r3, #0]
  402c58:	f103 33ff 	add.w	r3, r3, #4294967295
  402c5c:	d1ed      	bne.n	402c3a <_svfprintf_r+0x716>
  402c5e:	07f8      	lsls	r0, r7, #31
  402c60:	9907      	ldr	r1, [sp, #28]
  402c62:	d54c      	bpl.n	402cfe <_svfprintf_r+0x7da>
  402c64:	2a30      	cmp	r2, #48	; 0x30
  402c66:	d04a      	beq.n	402cfe <_svfprintf_r+0x7da>
  402c68:	9307      	str	r3, [sp, #28]
  402c6a:	2330      	movs	r3, #48	; 0x30
  402c6c:	f801 3c01 	strb.w	r3, [r1, #-1]
  402c70:	e045      	b.n	402cfe <_svfprintf_r+0x7da>
  402c72:	2d00      	cmp	r5, #0
  402c74:	bf08      	it	eq
  402c76:	2c0a      	cmpeq	r4, #10
  402c78:	d205      	bcs.n	402c86 <_svfprintf_r+0x762>
  402c7a:	3430      	adds	r4, #48	; 0x30
  402c7c:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  402c80:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  402c84:	e03a      	b.n	402cfc <_svfprintf_r+0x7d8>
  402c86:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  402c8a:	900a      	str	r0, [sp, #40]	; 0x28
  402c8c:	990a      	ldr	r1, [sp, #40]	; 0x28
  402c8e:	4620      	mov	r0, r4
  402c90:	9107      	str	r1, [sp, #28]
  402c92:	220a      	movs	r2, #10
  402c94:	4629      	mov	r1, r5
  402c96:	2300      	movs	r3, #0
  402c98:	f004 fbb0 	bl	4073fc <__aeabi_uldivmod>
  402c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c9e:	3230      	adds	r2, #48	; 0x30
  402ca0:	f803 2901 	strb.w	r2, [r3], #-1
  402ca4:	930a      	str	r3, [sp, #40]	; 0x28
  402ca6:	4620      	mov	r0, r4
  402ca8:	4629      	mov	r1, r5
  402caa:	220a      	movs	r2, #10
  402cac:	2300      	movs	r3, #0
  402cae:	f004 fba5 	bl	4073fc <__aeabi_uldivmod>
  402cb2:	4604      	mov	r4, r0
  402cb4:	460d      	mov	r5, r1
  402cb6:	ea54 0005 	orrs.w	r0, r4, r5
  402cba:	d1e7      	bne.n	402c8c <_svfprintf_r+0x768>
  402cbc:	e01f      	b.n	402cfe <_svfprintf_r+0x7da>
  402cbe:	991b      	ldr	r1, [sp, #108]	; 0x6c
  402cc0:	f004 020f 	and.w	r2, r4, #15
  402cc4:	5c8a      	ldrb	r2, [r1, r2]
  402cc6:	9307      	str	r3, [sp, #28]
  402cc8:	f803 2901 	strb.w	r2, [r3], #-1
  402ccc:	0922      	lsrs	r2, r4, #4
  402cce:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  402cd2:	0929      	lsrs	r1, r5, #4
  402cd4:	9016      	str	r0, [sp, #88]	; 0x58
  402cd6:	9117      	str	r1, [sp, #92]	; 0x5c
  402cd8:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  402cdc:	ea54 0205 	orrs.w	r2, r4, r5
  402ce0:	d1ed      	bne.n	402cbe <_svfprintf_r+0x79a>
  402ce2:	e00c      	b.n	402cfe <_svfprintf_r+0x7da>
  402ce4:	b933      	cbnz	r3, 402cf4 <_svfprintf_r+0x7d0>
  402ce6:	07fb      	lsls	r3, r7, #31
  402ce8:	d507      	bpl.n	402cfa <_svfprintf_r+0x7d6>
  402cea:	ac42      	add	r4, sp, #264	; 0x108
  402cec:	2330      	movs	r3, #48	; 0x30
  402cee:	f804 3d41 	strb.w	r3, [r4, #-65]!
  402cf2:	e003      	b.n	402cfc <_svfprintf_r+0x7d8>
  402cf4:	ad32      	add	r5, sp, #200	; 0xc8
  402cf6:	9507      	str	r5, [sp, #28]
  402cf8:	e001      	b.n	402cfe <_svfprintf_r+0x7da>
  402cfa:	ac32      	add	r4, sp, #200	; 0xc8
  402cfc:	9407      	str	r4, [sp, #28]
  402cfe:	9c07      	ldr	r4, [sp, #28]
  402d00:	464d      	mov	r5, r9
  402d02:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402d06:	ebc4 0909 	rsb	r9, r4, r9
  402d0a:	2400      	movs	r4, #0
  402d0c:	e012      	b.n	402d34 <_svfprintf_r+0x810>
  402d0e:	9d08      	ldr	r5, [sp, #32]
  402d10:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402d14:	2d00      	cmp	r5, #0
  402d16:	f000 8389 	beq.w	40342c <_svfprintf_r+0xf08>
  402d1a:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  402d1e:	2500      	movs	r5, #0
  402d20:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402d24:	a828      	add	r0, sp, #160	; 0xa0
  402d26:	f04f 0901 	mov.w	r9, #1
  402d2a:	462c      	mov	r4, r5
  402d2c:	9007      	str	r0, [sp, #28]
  402d2e:	e001      	b.n	402d34 <_svfprintf_r+0x810>
  402d30:	4605      	mov	r5, r0
  402d32:	462c      	mov	r4, r5
  402d34:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402d38:	45a9      	cmp	r9, r5
  402d3a:	bfac      	ite	ge
  402d3c:	4649      	movge	r1, r9
  402d3e:	4629      	movlt	r1, r5
  402d40:	910a      	str	r1, [sp, #40]	; 0x28
  402d42:	b10b      	cbz	r3, 402d48 <_svfprintf_r+0x824>
  402d44:	3101      	adds	r1, #1
  402d46:	910a      	str	r1, [sp, #40]	; 0x28
  402d48:	f017 0302 	ands.w	r3, r7, #2
  402d4c:	9311      	str	r3, [sp, #68]	; 0x44
  402d4e:	d002      	beq.n	402d56 <_svfprintf_r+0x832>
  402d50:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d52:	3002      	adds	r0, #2
  402d54:	900a      	str	r0, [sp, #40]	; 0x28
  402d56:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  402d5a:	9319      	str	r3, [sp, #100]	; 0x64
  402d5c:	d141      	bne.n	402de2 <_svfprintf_r+0x8be>
  402d5e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402d60:	990a      	ldr	r1, [sp, #40]	; 0x28
  402d62:	ebc1 0c00 	rsb	ip, r1, r0
  402d66:	f1bc 0f00 	cmp.w	ip, #0
  402d6a:	dd3a      	ble.n	402de2 <_svfprintf_r+0x8be>
  402d6c:	4b17      	ldr	r3, [pc, #92]	; (402dcc <_svfprintf_r+0x8a8>)
  402d6e:	f1bc 0f10 	cmp.w	ip, #16
  402d72:	6033      	str	r3, [r6, #0]
  402d74:	dd1b      	ble.n	402dae <_svfprintf_r+0x88a>
  402d76:	2310      	movs	r3, #16
  402d78:	6073      	str	r3, [r6, #4]
  402d7a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402d7c:	3310      	adds	r3, #16
  402d7e:	9327      	str	r3, [sp, #156]	; 0x9c
  402d80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d82:	3301      	adds	r3, #1
  402d84:	2b07      	cmp	r3, #7
  402d86:	9326      	str	r3, [sp, #152]	; 0x98
  402d88:	dc01      	bgt.n	402d8e <_svfprintf_r+0x86a>
  402d8a:	3608      	adds	r6, #8
  402d8c:	e00c      	b.n	402da8 <_svfprintf_r+0x884>
  402d8e:	4650      	mov	r0, sl
  402d90:	4659      	mov	r1, fp
  402d92:	aa25      	add	r2, sp, #148	; 0x94
  402d94:	f8cd c018 	str.w	ip, [sp, #24]
  402d98:	f003 fc42 	bl	406620 <__ssprint_r>
  402d9c:	f8dd c018 	ldr.w	ip, [sp, #24]
  402da0:	2800      	cmp	r0, #0
  402da2:	f040 834a 	bne.w	40343a <_svfprintf_r+0xf16>
  402da6:	ae32      	add	r6, sp, #200	; 0xc8
  402da8:	f1ac 0c10 	sub.w	ip, ip, #16
  402dac:	e7de      	b.n	402d6c <_svfprintf_r+0x848>
  402dae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402db0:	f8c6 c004 	str.w	ip, [r6, #4]
  402db4:	4463      	add	r3, ip
  402db6:	9327      	str	r3, [sp, #156]	; 0x9c
  402db8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dba:	3301      	adds	r3, #1
  402dbc:	2b07      	cmp	r3, #7
  402dbe:	9326      	str	r3, [sp, #152]	; 0x98
  402dc0:	dc06      	bgt.n	402dd0 <_svfprintf_r+0x8ac>
  402dc2:	3608      	adds	r6, #8
  402dc4:	e00d      	b.n	402de2 <_svfprintf_r+0x8be>
  402dc6:	bf00      	nop
  402dc8:	0040820d 	.word	0x0040820d
  402dcc:	004081cc 	.word	0x004081cc
  402dd0:	4650      	mov	r0, sl
  402dd2:	4659      	mov	r1, fp
  402dd4:	aa25      	add	r2, sp, #148	; 0x94
  402dd6:	f003 fc23 	bl	406620 <__ssprint_r>
  402dda:	2800      	cmp	r0, #0
  402ddc:	f040 832d 	bne.w	40343a <_svfprintf_r+0xf16>
  402de0:	ae32      	add	r6, sp, #200	; 0xc8
  402de2:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402de6:	b1bb      	cbz	r3, 402e18 <_svfprintf_r+0x8f4>
  402de8:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  402dec:	6033      	str	r3, [r6, #0]
  402dee:	2301      	movs	r3, #1
  402df0:	6073      	str	r3, [r6, #4]
  402df2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402df4:	3301      	adds	r3, #1
  402df6:	9327      	str	r3, [sp, #156]	; 0x9c
  402df8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dfa:	3301      	adds	r3, #1
  402dfc:	2b07      	cmp	r3, #7
  402dfe:	9326      	str	r3, [sp, #152]	; 0x98
  402e00:	dc01      	bgt.n	402e06 <_svfprintf_r+0x8e2>
  402e02:	3608      	adds	r6, #8
  402e04:	e008      	b.n	402e18 <_svfprintf_r+0x8f4>
  402e06:	4650      	mov	r0, sl
  402e08:	4659      	mov	r1, fp
  402e0a:	aa25      	add	r2, sp, #148	; 0x94
  402e0c:	f003 fc08 	bl	406620 <__ssprint_r>
  402e10:	2800      	cmp	r0, #0
  402e12:	f040 8312 	bne.w	40343a <_svfprintf_r+0xf16>
  402e16:	ae32      	add	r6, sp, #200	; 0xc8
  402e18:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e1a:	b1b3      	cbz	r3, 402e4a <_svfprintf_r+0x926>
  402e1c:	ab1e      	add	r3, sp, #120	; 0x78
  402e1e:	6033      	str	r3, [r6, #0]
  402e20:	2302      	movs	r3, #2
  402e22:	6073      	str	r3, [r6, #4]
  402e24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e26:	3302      	adds	r3, #2
  402e28:	9327      	str	r3, [sp, #156]	; 0x9c
  402e2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e2c:	3301      	adds	r3, #1
  402e2e:	2b07      	cmp	r3, #7
  402e30:	9326      	str	r3, [sp, #152]	; 0x98
  402e32:	dc01      	bgt.n	402e38 <_svfprintf_r+0x914>
  402e34:	3608      	adds	r6, #8
  402e36:	e008      	b.n	402e4a <_svfprintf_r+0x926>
  402e38:	4650      	mov	r0, sl
  402e3a:	4659      	mov	r1, fp
  402e3c:	aa25      	add	r2, sp, #148	; 0x94
  402e3e:	f003 fbef 	bl	406620 <__ssprint_r>
  402e42:	2800      	cmp	r0, #0
  402e44:	f040 82f9 	bne.w	40343a <_svfprintf_r+0xf16>
  402e48:	ae32      	add	r6, sp, #200	; 0xc8
  402e4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402e4c:	2b80      	cmp	r3, #128	; 0x80
  402e4e:	d13c      	bne.n	402eca <_svfprintf_r+0x9a6>
  402e50:	980e      	ldr	r0, [sp, #56]	; 0x38
  402e52:	990a      	ldr	r1, [sp, #40]	; 0x28
  402e54:	ebc1 0c00 	rsb	ip, r1, r0
  402e58:	f1bc 0f00 	cmp.w	ip, #0
  402e5c:	dd35      	ble.n	402eca <_svfprintf_r+0x9a6>
  402e5e:	4b9c      	ldr	r3, [pc, #624]	; (4030d0 <_svfprintf_r+0xbac>)
  402e60:	f1bc 0f10 	cmp.w	ip, #16
  402e64:	6033      	str	r3, [r6, #0]
  402e66:	dd1b      	ble.n	402ea0 <_svfprintf_r+0x97c>
  402e68:	2310      	movs	r3, #16
  402e6a:	6073      	str	r3, [r6, #4]
  402e6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e6e:	3310      	adds	r3, #16
  402e70:	9327      	str	r3, [sp, #156]	; 0x9c
  402e72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e74:	3301      	adds	r3, #1
  402e76:	2b07      	cmp	r3, #7
  402e78:	9326      	str	r3, [sp, #152]	; 0x98
  402e7a:	dc01      	bgt.n	402e80 <_svfprintf_r+0x95c>
  402e7c:	3608      	adds	r6, #8
  402e7e:	e00c      	b.n	402e9a <_svfprintf_r+0x976>
  402e80:	4650      	mov	r0, sl
  402e82:	4659      	mov	r1, fp
  402e84:	aa25      	add	r2, sp, #148	; 0x94
  402e86:	f8cd c018 	str.w	ip, [sp, #24]
  402e8a:	f003 fbc9 	bl	406620 <__ssprint_r>
  402e8e:	f8dd c018 	ldr.w	ip, [sp, #24]
  402e92:	2800      	cmp	r0, #0
  402e94:	f040 82d1 	bne.w	40343a <_svfprintf_r+0xf16>
  402e98:	ae32      	add	r6, sp, #200	; 0xc8
  402e9a:	f1ac 0c10 	sub.w	ip, ip, #16
  402e9e:	e7de      	b.n	402e5e <_svfprintf_r+0x93a>
  402ea0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ea2:	f8c6 c004 	str.w	ip, [r6, #4]
  402ea6:	4463      	add	r3, ip
  402ea8:	9327      	str	r3, [sp, #156]	; 0x9c
  402eaa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402eac:	3301      	adds	r3, #1
  402eae:	2b07      	cmp	r3, #7
  402eb0:	9326      	str	r3, [sp, #152]	; 0x98
  402eb2:	dc01      	bgt.n	402eb8 <_svfprintf_r+0x994>
  402eb4:	3608      	adds	r6, #8
  402eb6:	e008      	b.n	402eca <_svfprintf_r+0x9a6>
  402eb8:	4650      	mov	r0, sl
  402eba:	4659      	mov	r1, fp
  402ebc:	aa25      	add	r2, sp, #148	; 0x94
  402ebe:	f003 fbaf 	bl	406620 <__ssprint_r>
  402ec2:	2800      	cmp	r0, #0
  402ec4:	f040 82b9 	bne.w	40343a <_svfprintf_r+0xf16>
  402ec8:	ae32      	add	r6, sp, #200	; 0xc8
  402eca:	ebc9 0505 	rsb	r5, r9, r5
  402ece:	2d00      	cmp	r5, #0
  402ed0:	dd2e      	ble.n	402f30 <_svfprintf_r+0xa0c>
  402ed2:	4b7f      	ldr	r3, [pc, #508]	; (4030d0 <_svfprintf_r+0xbac>)
  402ed4:	2d10      	cmp	r5, #16
  402ed6:	6033      	str	r3, [r6, #0]
  402ed8:	dd16      	ble.n	402f08 <_svfprintf_r+0x9e4>
  402eda:	2310      	movs	r3, #16
  402edc:	6073      	str	r3, [r6, #4]
  402ede:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ee0:	3310      	adds	r3, #16
  402ee2:	9327      	str	r3, [sp, #156]	; 0x9c
  402ee4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ee6:	3301      	adds	r3, #1
  402ee8:	2b07      	cmp	r3, #7
  402eea:	9326      	str	r3, [sp, #152]	; 0x98
  402eec:	dc01      	bgt.n	402ef2 <_svfprintf_r+0x9ce>
  402eee:	3608      	adds	r6, #8
  402ef0:	e008      	b.n	402f04 <_svfprintf_r+0x9e0>
  402ef2:	4650      	mov	r0, sl
  402ef4:	4659      	mov	r1, fp
  402ef6:	aa25      	add	r2, sp, #148	; 0x94
  402ef8:	f003 fb92 	bl	406620 <__ssprint_r>
  402efc:	2800      	cmp	r0, #0
  402efe:	f040 829c 	bne.w	40343a <_svfprintf_r+0xf16>
  402f02:	ae32      	add	r6, sp, #200	; 0xc8
  402f04:	3d10      	subs	r5, #16
  402f06:	e7e4      	b.n	402ed2 <_svfprintf_r+0x9ae>
  402f08:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f0a:	6075      	str	r5, [r6, #4]
  402f0c:	441d      	add	r5, r3
  402f0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f10:	9527      	str	r5, [sp, #156]	; 0x9c
  402f12:	3301      	adds	r3, #1
  402f14:	2b07      	cmp	r3, #7
  402f16:	9326      	str	r3, [sp, #152]	; 0x98
  402f18:	dc01      	bgt.n	402f1e <_svfprintf_r+0x9fa>
  402f1a:	3608      	adds	r6, #8
  402f1c:	e008      	b.n	402f30 <_svfprintf_r+0xa0c>
  402f1e:	4650      	mov	r0, sl
  402f20:	4659      	mov	r1, fp
  402f22:	aa25      	add	r2, sp, #148	; 0x94
  402f24:	f003 fb7c 	bl	406620 <__ssprint_r>
  402f28:	2800      	cmp	r0, #0
  402f2a:	f040 8286 	bne.w	40343a <_svfprintf_r+0xf16>
  402f2e:	ae32      	add	r6, sp, #200	; 0xc8
  402f30:	05fd      	lsls	r5, r7, #23
  402f32:	d405      	bmi.n	402f40 <_svfprintf_r+0xa1c>
  402f34:	9c07      	ldr	r4, [sp, #28]
  402f36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f38:	e886 0210 	stmia.w	r6, {r4, r9}
  402f3c:	444b      	add	r3, r9
  402f3e:	e0da      	b.n	4030f6 <_svfprintf_r+0xbd2>
  402f40:	9d08      	ldr	r5, [sp, #32]
  402f42:	2d65      	cmp	r5, #101	; 0x65
  402f44:	f340 81a7 	ble.w	403296 <_svfprintf_r+0xd72>
  402f48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402f4c:	2200      	movs	r2, #0
  402f4e:	2300      	movs	r3, #0
  402f50:	f004 f9fa 	bl	407348 <__aeabi_dcmpeq>
  402f54:	2800      	cmp	r0, #0
  402f56:	d059      	beq.n	40300c <_svfprintf_r+0xae8>
  402f58:	4b5e      	ldr	r3, [pc, #376]	; (4030d4 <_svfprintf_r+0xbb0>)
  402f5a:	6033      	str	r3, [r6, #0]
  402f5c:	2301      	movs	r3, #1
  402f5e:	6073      	str	r3, [r6, #4]
  402f60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f62:	3301      	adds	r3, #1
  402f64:	9327      	str	r3, [sp, #156]	; 0x9c
  402f66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f68:	3301      	adds	r3, #1
  402f6a:	2b07      	cmp	r3, #7
  402f6c:	9326      	str	r3, [sp, #152]	; 0x98
  402f6e:	dc01      	bgt.n	402f74 <_svfprintf_r+0xa50>
  402f70:	3608      	adds	r6, #8
  402f72:	e008      	b.n	402f86 <_svfprintf_r+0xa62>
  402f74:	4650      	mov	r0, sl
  402f76:	4659      	mov	r1, fp
  402f78:	aa25      	add	r2, sp, #148	; 0x94
  402f7a:	f003 fb51 	bl	406620 <__ssprint_r>
  402f7e:	2800      	cmp	r0, #0
  402f80:	f040 825b 	bne.w	40343a <_svfprintf_r+0xf16>
  402f84:	ae32      	add	r6, sp, #200	; 0xc8
  402f86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402f88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402f8a:	42a3      	cmp	r3, r4
  402f8c:	db02      	blt.n	402f94 <_svfprintf_r+0xa70>
  402f8e:	07fc      	lsls	r4, r7, #31
  402f90:	f140 8202 	bpl.w	403398 <_svfprintf_r+0xe74>
  402f94:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402f96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f98:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402f9a:	4423      	add	r3, r4
  402f9c:	9327      	str	r3, [sp, #156]	; 0x9c
  402f9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fa0:	6035      	str	r5, [r6, #0]
  402fa2:	3301      	adds	r3, #1
  402fa4:	2b07      	cmp	r3, #7
  402fa6:	6074      	str	r4, [r6, #4]
  402fa8:	9326      	str	r3, [sp, #152]	; 0x98
  402faa:	dc01      	bgt.n	402fb0 <_svfprintf_r+0xa8c>
  402fac:	3608      	adds	r6, #8
  402fae:	e008      	b.n	402fc2 <_svfprintf_r+0xa9e>
  402fb0:	4650      	mov	r0, sl
  402fb2:	4659      	mov	r1, fp
  402fb4:	aa25      	add	r2, sp, #148	; 0x94
  402fb6:	f003 fb33 	bl	406620 <__ssprint_r>
  402fba:	2800      	cmp	r0, #0
  402fbc:	f040 823d 	bne.w	40343a <_svfprintf_r+0xf16>
  402fc0:	ae32      	add	r6, sp, #200	; 0xc8
  402fc2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402fc4:	1e6c      	subs	r4, r5, #1
  402fc6:	2c00      	cmp	r4, #0
  402fc8:	f340 81e6 	ble.w	403398 <_svfprintf_r+0xe74>
  402fcc:	4b40      	ldr	r3, [pc, #256]	; (4030d0 <_svfprintf_r+0xbac>)
  402fce:	2c10      	cmp	r4, #16
  402fd0:	6033      	str	r3, [r6, #0]
  402fd2:	dd16      	ble.n	403002 <_svfprintf_r+0xade>
  402fd4:	2310      	movs	r3, #16
  402fd6:	6073      	str	r3, [r6, #4]
  402fd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402fda:	3310      	adds	r3, #16
  402fdc:	9327      	str	r3, [sp, #156]	; 0x9c
  402fde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fe0:	3301      	adds	r3, #1
  402fe2:	2b07      	cmp	r3, #7
  402fe4:	9326      	str	r3, [sp, #152]	; 0x98
  402fe6:	dc01      	bgt.n	402fec <_svfprintf_r+0xac8>
  402fe8:	3608      	adds	r6, #8
  402fea:	e008      	b.n	402ffe <_svfprintf_r+0xada>
  402fec:	4650      	mov	r0, sl
  402fee:	4659      	mov	r1, fp
  402ff0:	aa25      	add	r2, sp, #148	; 0x94
  402ff2:	f003 fb15 	bl	406620 <__ssprint_r>
  402ff6:	2800      	cmp	r0, #0
  402ff8:	f040 821f 	bne.w	40343a <_svfprintf_r+0xf16>
  402ffc:	ae32      	add	r6, sp, #200	; 0xc8
  402ffe:	3c10      	subs	r4, #16
  403000:	e7e4      	b.n	402fcc <_svfprintf_r+0xaa8>
  403002:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403004:	6074      	str	r4, [r6, #4]
  403006:	441c      	add	r4, r3
  403008:	9427      	str	r4, [sp, #156]	; 0x9c
  40300a:	e134      	b.n	403276 <_svfprintf_r+0xd52>
  40300c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40300e:	2b00      	cmp	r3, #0
  403010:	dc73      	bgt.n	4030fa <_svfprintf_r+0xbd6>
  403012:	4b30      	ldr	r3, [pc, #192]	; (4030d4 <_svfprintf_r+0xbb0>)
  403014:	6033      	str	r3, [r6, #0]
  403016:	2301      	movs	r3, #1
  403018:	6073      	str	r3, [r6, #4]
  40301a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40301c:	3301      	adds	r3, #1
  40301e:	9327      	str	r3, [sp, #156]	; 0x9c
  403020:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403022:	3301      	adds	r3, #1
  403024:	2b07      	cmp	r3, #7
  403026:	9326      	str	r3, [sp, #152]	; 0x98
  403028:	dc01      	bgt.n	40302e <_svfprintf_r+0xb0a>
  40302a:	3608      	adds	r6, #8
  40302c:	e008      	b.n	403040 <_svfprintf_r+0xb1c>
  40302e:	4650      	mov	r0, sl
  403030:	4659      	mov	r1, fp
  403032:	aa25      	add	r2, sp, #148	; 0x94
  403034:	f003 faf4 	bl	406620 <__ssprint_r>
  403038:	2800      	cmp	r0, #0
  40303a:	f040 81fe 	bne.w	40343a <_svfprintf_r+0xf16>
  40303e:	ae32      	add	r6, sp, #200	; 0xc8
  403040:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403042:	b923      	cbnz	r3, 40304e <_svfprintf_r+0xb2a>
  403044:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403046:	b914      	cbnz	r4, 40304e <_svfprintf_r+0xb2a>
  403048:	07f8      	lsls	r0, r7, #31
  40304a:	f140 81a5 	bpl.w	403398 <_svfprintf_r+0xe74>
  40304e:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403050:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403052:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403054:	4423      	add	r3, r4
  403056:	9327      	str	r3, [sp, #156]	; 0x9c
  403058:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40305a:	6035      	str	r5, [r6, #0]
  40305c:	3301      	adds	r3, #1
  40305e:	2b07      	cmp	r3, #7
  403060:	6074      	str	r4, [r6, #4]
  403062:	9326      	str	r3, [sp, #152]	; 0x98
  403064:	dc01      	bgt.n	40306a <_svfprintf_r+0xb46>
  403066:	3608      	adds	r6, #8
  403068:	e008      	b.n	40307c <_svfprintf_r+0xb58>
  40306a:	4650      	mov	r0, sl
  40306c:	4659      	mov	r1, fp
  40306e:	aa25      	add	r2, sp, #148	; 0x94
  403070:	f003 fad6 	bl	406620 <__ssprint_r>
  403074:	2800      	cmp	r0, #0
  403076:	f040 81e0 	bne.w	40343a <_svfprintf_r+0xf16>
  40307a:	ae32      	add	r6, sp, #200	; 0xc8
  40307c:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  40307e:	4264      	negs	r4, r4
  403080:	2c00      	cmp	r4, #0
  403082:	dd32      	ble.n	4030ea <_svfprintf_r+0xbc6>
  403084:	4b12      	ldr	r3, [pc, #72]	; (4030d0 <_svfprintf_r+0xbac>)
  403086:	2c10      	cmp	r4, #16
  403088:	6033      	str	r3, [r6, #0]
  40308a:	dd16      	ble.n	4030ba <_svfprintf_r+0xb96>
  40308c:	2310      	movs	r3, #16
  40308e:	6073      	str	r3, [r6, #4]
  403090:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403092:	3310      	adds	r3, #16
  403094:	9327      	str	r3, [sp, #156]	; 0x9c
  403096:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403098:	3301      	adds	r3, #1
  40309a:	2b07      	cmp	r3, #7
  40309c:	9326      	str	r3, [sp, #152]	; 0x98
  40309e:	dc01      	bgt.n	4030a4 <_svfprintf_r+0xb80>
  4030a0:	3608      	adds	r6, #8
  4030a2:	e008      	b.n	4030b6 <_svfprintf_r+0xb92>
  4030a4:	4650      	mov	r0, sl
  4030a6:	4659      	mov	r1, fp
  4030a8:	aa25      	add	r2, sp, #148	; 0x94
  4030aa:	f003 fab9 	bl	406620 <__ssprint_r>
  4030ae:	2800      	cmp	r0, #0
  4030b0:	f040 81c3 	bne.w	40343a <_svfprintf_r+0xf16>
  4030b4:	ae32      	add	r6, sp, #200	; 0xc8
  4030b6:	3c10      	subs	r4, #16
  4030b8:	e7e4      	b.n	403084 <_svfprintf_r+0xb60>
  4030ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4030bc:	6074      	str	r4, [r6, #4]
  4030be:	441c      	add	r4, r3
  4030c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030c2:	9427      	str	r4, [sp, #156]	; 0x9c
  4030c4:	3301      	adds	r3, #1
  4030c6:	2b07      	cmp	r3, #7
  4030c8:	9326      	str	r3, [sp, #152]	; 0x98
  4030ca:	dc05      	bgt.n	4030d8 <_svfprintf_r+0xbb4>
  4030cc:	3608      	adds	r6, #8
  4030ce:	e00c      	b.n	4030ea <_svfprintf_r+0xbc6>
  4030d0:	004081dc 	.word	0x004081dc
  4030d4:	0040821e 	.word	0x0040821e
  4030d8:	4650      	mov	r0, sl
  4030da:	4659      	mov	r1, fp
  4030dc:	aa25      	add	r2, sp, #148	; 0x94
  4030de:	f003 fa9f 	bl	406620 <__ssprint_r>
  4030e2:	2800      	cmp	r0, #0
  4030e4:	f040 81a9 	bne.w	40343a <_svfprintf_r+0xf16>
  4030e8:	ae32      	add	r6, sp, #200	; 0xc8
  4030ea:	9d07      	ldr	r5, [sp, #28]
  4030ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4030ee:	6035      	str	r5, [r6, #0]
  4030f0:	6074      	str	r4, [r6, #4]
  4030f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4030f4:	4423      	add	r3, r4
  4030f6:	9327      	str	r3, [sp, #156]	; 0x9c
  4030f8:	e0bd      	b.n	403276 <_svfprintf_r+0xd52>
  4030fa:	9809      	ldr	r0, [sp, #36]	; 0x24
  4030fc:	9d07      	ldr	r5, [sp, #28]
  4030fe:	4681      	mov	r9, r0
  403100:	45a1      	cmp	r9, r4
  403102:	bfa8      	it	ge
  403104:	46a1      	movge	r9, r4
  403106:	f1b9 0f00 	cmp.w	r9, #0
  40310a:	4405      	add	r5, r0
  40310c:	dd15      	ble.n	40313a <_svfprintf_r+0xc16>
  40310e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403110:	9907      	ldr	r1, [sp, #28]
  403112:	444b      	add	r3, r9
  403114:	9327      	str	r3, [sp, #156]	; 0x9c
  403116:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403118:	e886 0202 	stmia.w	r6, {r1, r9}
  40311c:	3301      	adds	r3, #1
  40311e:	2b07      	cmp	r3, #7
  403120:	9326      	str	r3, [sp, #152]	; 0x98
  403122:	dc01      	bgt.n	403128 <_svfprintf_r+0xc04>
  403124:	3608      	adds	r6, #8
  403126:	e008      	b.n	40313a <_svfprintf_r+0xc16>
  403128:	4650      	mov	r0, sl
  40312a:	4659      	mov	r1, fp
  40312c:	aa25      	add	r2, sp, #148	; 0x94
  40312e:	f003 fa77 	bl	406620 <__ssprint_r>
  403132:	2800      	cmp	r0, #0
  403134:	f040 8181 	bne.w	40343a <_svfprintf_r+0xf16>
  403138:	ae32      	add	r6, sp, #200	; 0xc8
  40313a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  40313e:	ebc9 0904 	rsb	r9, r9, r4
  403142:	f1b9 0f00 	cmp.w	r9, #0
  403146:	dd31      	ble.n	4031ac <_svfprintf_r+0xc88>
  403148:	4b9a      	ldr	r3, [pc, #616]	; (4033b4 <_svfprintf_r+0xe90>)
  40314a:	f1b9 0f10 	cmp.w	r9, #16
  40314e:	6033      	str	r3, [r6, #0]
  403150:	dd17      	ble.n	403182 <_svfprintf_r+0xc5e>
  403152:	2310      	movs	r3, #16
  403154:	6073      	str	r3, [r6, #4]
  403156:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403158:	3310      	adds	r3, #16
  40315a:	9327      	str	r3, [sp, #156]	; 0x9c
  40315c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40315e:	3301      	adds	r3, #1
  403160:	2b07      	cmp	r3, #7
  403162:	9326      	str	r3, [sp, #152]	; 0x98
  403164:	dc01      	bgt.n	40316a <_svfprintf_r+0xc46>
  403166:	3608      	adds	r6, #8
  403168:	e008      	b.n	40317c <_svfprintf_r+0xc58>
  40316a:	4650      	mov	r0, sl
  40316c:	4659      	mov	r1, fp
  40316e:	aa25      	add	r2, sp, #148	; 0x94
  403170:	f003 fa56 	bl	406620 <__ssprint_r>
  403174:	2800      	cmp	r0, #0
  403176:	f040 8160 	bne.w	40343a <_svfprintf_r+0xf16>
  40317a:	ae32      	add	r6, sp, #200	; 0xc8
  40317c:	f1a9 0910 	sub.w	r9, r9, #16
  403180:	e7e2      	b.n	403148 <_svfprintf_r+0xc24>
  403182:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403184:	f8c6 9004 	str.w	r9, [r6, #4]
  403188:	444b      	add	r3, r9
  40318a:	9327      	str	r3, [sp, #156]	; 0x9c
  40318c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40318e:	3301      	adds	r3, #1
  403190:	2b07      	cmp	r3, #7
  403192:	9326      	str	r3, [sp, #152]	; 0x98
  403194:	dc01      	bgt.n	40319a <_svfprintf_r+0xc76>
  403196:	3608      	adds	r6, #8
  403198:	e008      	b.n	4031ac <_svfprintf_r+0xc88>
  40319a:	4650      	mov	r0, sl
  40319c:	4659      	mov	r1, fp
  40319e:	aa25      	add	r2, sp, #148	; 0x94
  4031a0:	f003 fa3e 	bl	406620 <__ssprint_r>
  4031a4:	2800      	cmp	r0, #0
  4031a6:	f040 8148 	bne.w	40343a <_svfprintf_r+0xf16>
  4031aa:	ae32      	add	r6, sp, #200	; 0xc8
  4031ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031ae:	9809      	ldr	r0, [sp, #36]	; 0x24
  4031b0:	9a07      	ldr	r2, [sp, #28]
  4031b2:	4283      	cmp	r3, r0
  4031b4:	4414      	add	r4, r2
  4031b6:	db01      	blt.n	4031bc <_svfprintf_r+0xc98>
  4031b8:	07f9      	lsls	r1, r7, #31
  4031ba:	d516      	bpl.n	4031ea <_svfprintf_r+0xcc6>
  4031bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4031be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4031c0:	9918      	ldr	r1, [sp, #96]	; 0x60
  4031c2:	4413      	add	r3, r2
  4031c4:	9327      	str	r3, [sp, #156]	; 0x9c
  4031c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031c8:	6031      	str	r1, [r6, #0]
  4031ca:	3301      	adds	r3, #1
  4031cc:	2b07      	cmp	r3, #7
  4031ce:	6072      	str	r2, [r6, #4]
  4031d0:	9326      	str	r3, [sp, #152]	; 0x98
  4031d2:	dc01      	bgt.n	4031d8 <_svfprintf_r+0xcb4>
  4031d4:	3608      	adds	r6, #8
  4031d6:	e008      	b.n	4031ea <_svfprintf_r+0xcc6>
  4031d8:	4650      	mov	r0, sl
  4031da:	4659      	mov	r1, fp
  4031dc:	aa25      	add	r2, sp, #148	; 0x94
  4031de:	f003 fa1f 	bl	406620 <__ssprint_r>
  4031e2:	2800      	cmp	r0, #0
  4031e4:	f040 8129 	bne.w	40343a <_svfprintf_r+0xf16>
  4031e8:	ae32      	add	r6, sp, #200	; 0xc8
  4031ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031ec:	9809      	ldr	r0, [sp, #36]	; 0x24
  4031ee:	1b2d      	subs	r5, r5, r4
  4031f0:	1ac3      	subs	r3, r0, r3
  4031f2:	429d      	cmp	r5, r3
  4031f4:	bfa8      	it	ge
  4031f6:	461d      	movge	r5, r3
  4031f8:	2d00      	cmp	r5, #0
  4031fa:	dd14      	ble.n	403226 <_svfprintf_r+0xd02>
  4031fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4031fe:	e886 0030 	stmia.w	r6, {r4, r5}
  403202:	442b      	add	r3, r5
  403204:	9327      	str	r3, [sp, #156]	; 0x9c
  403206:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403208:	3301      	adds	r3, #1
  40320a:	2b07      	cmp	r3, #7
  40320c:	9326      	str	r3, [sp, #152]	; 0x98
  40320e:	dc01      	bgt.n	403214 <_svfprintf_r+0xcf0>
  403210:	3608      	adds	r6, #8
  403212:	e008      	b.n	403226 <_svfprintf_r+0xd02>
  403214:	4650      	mov	r0, sl
  403216:	4659      	mov	r1, fp
  403218:	aa25      	add	r2, sp, #148	; 0x94
  40321a:	f003 fa01 	bl	406620 <__ssprint_r>
  40321e:	2800      	cmp	r0, #0
  403220:	f040 810b 	bne.w	40343a <_svfprintf_r+0xf16>
  403224:	ae32      	add	r6, sp, #200	; 0xc8
  403226:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403228:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40322a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40322e:	1ae3      	subs	r3, r4, r3
  403230:	1b5d      	subs	r5, r3, r5
  403232:	2d00      	cmp	r5, #0
  403234:	f340 80b0 	ble.w	403398 <_svfprintf_r+0xe74>
  403238:	4b5e      	ldr	r3, [pc, #376]	; (4033b4 <_svfprintf_r+0xe90>)
  40323a:	2d10      	cmp	r5, #16
  40323c:	6033      	str	r3, [r6, #0]
  40323e:	dd16      	ble.n	40326e <_svfprintf_r+0xd4a>
  403240:	2310      	movs	r3, #16
  403242:	6073      	str	r3, [r6, #4]
  403244:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403246:	3310      	adds	r3, #16
  403248:	9327      	str	r3, [sp, #156]	; 0x9c
  40324a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40324c:	3301      	adds	r3, #1
  40324e:	2b07      	cmp	r3, #7
  403250:	9326      	str	r3, [sp, #152]	; 0x98
  403252:	dc01      	bgt.n	403258 <_svfprintf_r+0xd34>
  403254:	3608      	adds	r6, #8
  403256:	e008      	b.n	40326a <_svfprintf_r+0xd46>
  403258:	4650      	mov	r0, sl
  40325a:	4659      	mov	r1, fp
  40325c:	aa25      	add	r2, sp, #148	; 0x94
  40325e:	f003 f9df 	bl	406620 <__ssprint_r>
  403262:	2800      	cmp	r0, #0
  403264:	f040 80e9 	bne.w	40343a <_svfprintf_r+0xf16>
  403268:	ae32      	add	r6, sp, #200	; 0xc8
  40326a:	3d10      	subs	r5, #16
  40326c:	e7e4      	b.n	403238 <_svfprintf_r+0xd14>
  40326e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403270:	6075      	str	r5, [r6, #4]
  403272:	441d      	add	r5, r3
  403274:	9527      	str	r5, [sp, #156]	; 0x9c
  403276:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403278:	3301      	adds	r3, #1
  40327a:	2b07      	cmp	r3, #7
  40327c:	9326      	str	r3, [sp, #152]	; 0x98
  40327e:	f340 808a 	ble.w	403396 <_svfprintf_r+0xe72>
  403282:	4650      	mov	r0, sl
  403284:	4659      	mov	r1, fp
  403286:	aa25      	add	r2, sp, #148	; 0x94
  403288:	f003 f9ca 	bl	406620 <__ssprint_r>
  40328c:	2800      	cmp	r0, #0
  40328e:	f040 80d4 	bne.w	40343a <_svfprintf_r+0xf16>
  403292:	ae32      	add	r6, sp, #200	; 0xc8
  403294:	e080      	b.n	403398 <_svfprintf_r+0xe74>
  403296:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403298:	2d01      	cmp	r5, #1
  40329a:	dc01      	bgt.n	4032a0 <_svfprintf_r+0xd7c>
  40329c:	07fa      	lsls	r2, r7, #31
  40329e:	d56d      	bpl.n	40337c <_svfprintf_r+0xe58>
  4032a0:	2301      	movs	r3, #1
  4032a2:	6073      	str	r3, [r6, #4]
  4032a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4032a6:	9c07      	ldr	r4, [sp, #28]
  4032a8:	3301      	adds	r3, #1
  4032aa:	9327      	str	r3, [sp, #156]	; 0x9c
  4032ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032ae:	6034      	str	r4, [r6, #0]
  4032b0:	3301      	adds	r3, #1
  4032b2:	2b07      	cmp	r3, #7
  4032b4:	9326      	str	r3, [sp, #152]	; 0x98
  4032b6:	dc01      	bgt.n	4032bc <_svfprintf_r+0xd98>
  4032b8:	3608      	adds	r6, #8
  4032ba:	e008      	b.n	4032ce <_svfprintf_r+0xdaa>
  4032bc:	4650      	mov	r0, sl
  4032be:	4659      	mov	r1, fp
  4032c0:	aa25      	add	r2, sp, #148	; 0x94
  4032c2:	f003 f9ad 	bl	406620 <__ssprint_r>
  4032c6:	2800      	cmp	r0, #0
  4032c8:	f040 80b7 	bne.w	40343a <_svfprintf_r+0xf16>
  4032cc:	ae32      	add	r6, sp, #200	; 0xc8
  4032ce:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4032d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4032d2:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4032d4:	4423      	add	r3, r4
  4032d6:	9327      	str	r3, [sp, #156]	; 0x9c
  4032d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032da:	6035      	str	r5, [r6, #0]
  4032dc:	3301      	adds	r3, #1
  4032de:	2b07      	cmp	r3, #7
  4032e0:	6074      	str	r4, [r6, #4]
  4032e2:	9326      	str	r3, [sp, #152]	; 0x98
  4032e4:	dc01      	bgt.n	4032ea <_svfprintf_r+0xdc6>
  4032e6:	3608      	adds	r6, #8
  4032e8:	e008      	b.n	4032fc <_svfprintf_r+0xdd8>
  4032ea:	4650      	mov	r0, sl
  4032ec:	4659      	mov	r1, fp
  4032ee:	aa25      	add	r2, sp, #148	; 0x94
  4032f0:	f003 f996 	bl	406620 <__ssprint_r>
  4032f4:	2800      	cmp	r0, #0
  4032f6:	f040 80a0 	bne.w	40343a <_svfprintf_r+0xf16>
  4032fa:	ae32      	add	r6, sp, #200	; 0xc8
  4032fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403300:	2200      	movs	r2, #0
  403302:	2300      	movs	r3, #0
  403304:	f004 f820 	bl	407348 <__aeabi_dcmpeq>
  403308:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40330a:	1e6c      	subs	r4, r5, #1
  40330c:	b940      	cbnz	r0, 403320 <_svfprintf_r+0xdfc>
  40330e:	9d07      	ldr	r5, [sp, #28]
  403310:	1c6b      	adds	r3, r5, #1
  403312:	e886 0018 	stmia.w	r6, {r3, r4}
  403316:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403318:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40331a:	3b01      	subs	r3, #1
  40331c:	4423      	add	r3, r4
  40331e:	e033      	b.n	403388 <_svfprintf_r+0xe64>
  403320:	2c00      	cmp	r4, #0
  403322:	dd34      	ble.n	40338e <_svfprintf_r+0xe6a>
  403324:	4b23      	ldr	r3, [pc, #140]	; (4033b4 <_svfprintf_r+0xe90>)
  403326:	2c10      	cmp	r4, #16
  403328:	6033      	str	r3, [r6, #0]
  40332a:	dd15      	ble.n	403358 <_svfprintf_r+0xe34>
  40332c:	2310      	movs	r3, #16
  40332e:	6073      	str	r3, [r6, #4]
  403330:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403332:	3310      	adds	r3, #16
  403334:	9327      	str	r3, [sp, #156]	; 0x9c
  403336:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403338:	3301      	adds	r3, #1
  40333a:	2b07      	cmp	r3, #7
  40333c:	9326      	str	r3, [sp, #152]	; 0x98
  40333e:	dc01      	bgt.n	403344 <_svfprintf_r+0xe20>
  403340:	3608      	adds	r6, #8
  403342:	e007      	b.n	403354 <_svfprintf_r+0xe30>
  403344:	4650      	mov	r0, sl
  403346:	4659      	mov	r1, fp
  403348:	aa25      	add	r2, sp, #148	; 0x94
  40334a:	f003 f969 	bl	406620 <__ssprint_r>
  40334e:	2800      	cmp	r0, #0
  403350:	d173      	bne.n	40343a <_svfprintf_r+0xf16>
  403352:	ae32      	add	r6, sp, #200	; 0xc8
  403354:	3c10      	subs	r4, #16
  403356:	e7e5      	b.n	403324 <_svfprintf_r+0xe00>
  403358:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40335a:	6074      	str	r4, [r6, #4]
  40335c:	441c      	add	r4, r3
  40335e:	9427      	str	r4, [sp, #156]	; 0x9c
  403360:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403362:	3301      	adds	r3, #1
  403364:	2b07      	cmp	r3, #7
  403366:	9326      	str	r3, [sp, #152]	; 0x98
  403368:	dd10      	ble.n	40338c <_svfprintf_r+0xe68>
  40336a:	4650      	mov	r0, sl
  40336c:	4659      	mov	r1, fp
  40336e:	aa25      	add	r2, sp, #148	; 0x94
  403370:	f003 f956 	bl	406620 <__ssprint_r>
  403374:	2800      	cmp	r0, #0
  403376:	d160      	bne.n	40343a <_svfprintf_r+0xf16>
  403378:	ae32      	add	r6, sp, #200	; 0xc8
  40337a:	e008      	b.n	40338e <_svfprintf_r+0xe6a>
  40337c:	2301      	movs	r3, #1
  40337e:	9d07      	ldr	r5, [sp, #28]
  403380:	6073      	str	r3, [r6, #4]
  403382:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403384:	6035      	str	r5, [r6, #0]
  403386:	3301      	adds	r3, #1
  403388:	9327      	str	r3, [sp, #156]	; 0x9c
  40338a:	e7e9      	b.n	403360 <_svfprintf_r+0xe3c>
  40338c:	3608      	adds	r6, #8
  40338e:	ab21      	add	r3, sp, #132	; 0x84
  403390:	6033      	str	r3, [r6, #0]
  403392:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  403394:	e6ac      	b.n	4030f0 <_svfprintf_r+0xbcc>
  403396:	3608      	adds	r6, #8
  403398:	077b      	lsls	r3, r7, #29
  40339a:	d40d      	bmi.n	4033b8 <_svfprintf_r+0xe94>
  40339c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40339e:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033a0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4033a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4033a4:	42a0      	cmp	r0, r4
  4033a6:	bfac      	ite	ge
  4033a8:	182d      	addge	r5, r5, r0
  4033aa:	192d      	addlt	r5, r5, r4
  4033ac:	950f      	str	r5, [sp, #60]	; 0x3c
  4033ae:	2b00      	cmp	r3, #0
  4033b0:	d037      	beq.n	403422 <_svfprintf_r+0xefe>
  4033b2:	e030      	b.n	403416 <_svfprintf_r+0xef2>
  4033b4:	004081dc 	.word	0x004081dc
  4033b8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4033ba:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033bc:	1a2c      	subs	r4, r5, r0
  4033be:	2c00      	cmp	r4, #0
  4033c0:	ddec      	ble.n	40339c <_svfprintf_r+0xe78>
  4033c2:	4b23      	ldr	r3, [pc, #140]	; (403450 <_svfprintf_r+0xf2c>)
  4033c4:	2c10      	cmp	r4, #16
  4033c6:	6033      	str	r3, [r6, #0]
  4033c8:	dd14      	ble.n	4033f4 <_svfprintf_r+0xed0>
  4033ca:	2310      	movs	r3, #16
  4033cc:	6073      	str	r3, [r6, #4]
  4033ce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4033d0:	3310      	adds	r3, #16
  4033d2:	9327      	str	r3, [sp, #156]	; 0x9c
  4033d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033d6:	3301      	adds	r3, #1
  4033d8:	2b07      	cmp	r3, #7
  4033da:	9326      	str	r3, [sp, #152]	; 0x98
  4033dc:	dc01      	bgt.n	4033e2 <_svfprintf_r+0xebe>
  4033de:	3608      	adds	r6, #8
  4033e0:	e006      	b.n	4033f0 <_svfprintf_r+0xecc>
  4033e2:	4650      	mov	r0, sl
  4033e4:	4659      	mov	r1, fp
  4033e6:	aa25      	add	r2, sp, #148	; 0x94
  4033e8:	f003 f91a 	bl	406620 <__ssprint_r>
  4033ec:	bb28      	cbnz	r0, 40343a <_svfprintf_r+0xf16>
  4033ee:	ae32      	add	r6, sp, #200	; 0xc8
  4033f0:	3c10      	subs	r4, #16
  4033f2:	e7e6      	b.n	4033c2 <_svfprintf_r+0xe9e>
  4033f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4033f6:	6074      	str	r4, [r6, #4]
  4033f8:	441c      	add	r4, r3
  4033fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4033fe:	3301      	adds	r3, #1
  403400:	2b07      	cmp	r3, #7
  403402:	9326      	str	r3, [sp, #152]	; 0x98
  403404:	ddca      	ble.n	40339c <_svfprintf_r+0xe78>
  403406:	4650      	mov	r0, sl
  403408:	4659      	mov	r1, fp
  40340a:	aa25      	add	r2, sp, #148	; 0x94
  40340c:	f003 f908 	bl	406620 <__ssprint_r>
  403410:	2800      	cmp	r0, #0
  403412:	d0c3      	beq.n	40339c <_svfprintf_r+0xe78>
  403414:	e011      	b.n	40343a <_svfprintf_r+0xf16>
  403416:	4650      	mov	r0, sl
  403418:	4659      	mov	r1, fp
  40341a:	aa25      	add	r2, sp, #148	; 0x94
  40341c:	f003 f900 	bl	406620 <__ssprint_r>
  403420:	b958      	cbnz	r0, 40343a <_svfprintf_r+0xf16>
  403422:	2300      	movs	r3, #0
  403424:	9326      	str	r3, [sp, #152]	; 0x98
  403426:	ae32      	add	r6, sp, #200	; 0xc8
  403428:	f7ff b8b1 	b.w	40258e <_svfprintf_r+0x6a>
  40342c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40342e:	b123      	cbz	r3, 40343a <_svfprintf_r+0xf16>
  403430:	4650      	mov	r0, sl
  403432:	4659      	mov	r1, fp
  403434:	aa25      	add	r2, sp, #148	; 0x94
  403436:	f003 f8f3 	bl	406620 <__ssprint_r>
  40343a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40343e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403440:	f013 0f40 	tst.w	r3, #64	; 0x40
  403444:	bf18      	it	ne
  403446:	f04f 30ff 	movne.w	r0, #4294967295
  40344a:	b043      	add	sp, #268	; 0x10c
  40344c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403450:	004081cc 	.word	0x004081cc

00403454 <__sprint_r>:
  403454:	6893      	ldr	r3, [r2, #8]
  403456:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40345a:	4681      	mov	r9, r0
  40345c:	460f      	mov	r7, r1
  40345e:	4614      	mov	r4, r2
  403460:	b91b      	cbnz	r3, 40346a <__sprint_r+0x16>
  403462:	6053      	str	r3, [r2, #4]
  403464:	4618      	mov	r0, r3
  403466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40346a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40346c:	049d      	lsls	r5, r3, #18
  40346e:	d51d      	bpl.n	4034ac <__sprint_r+0x58>
  403470:	6815      	ldr	r5, [r2, #0]
  403472:	68a3      	ldr	r3, [r4, #8]
  403474:	3508      	adds	r5, #8
  403476:	b1bb      	cbz	r3, 4034a8 <__sprint_r+0x54>
  403478:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40347c:	f855 ac08 	ldr.w	sl, [r5, #-8]
  403480:	ea4f 0893 	mov.w	r8, r3, lsr #2
  403484:	2600      	movs	r6, #0
  403486:	4546      	cmp	r6, r8
  403488:	da09      	bge.n	40349e <__sprint_r+0x4a>
  40348a:	4648      	mov	r0, r9
  40348c:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  403490:	463a      	mov	r2, r7
  403492:	f001 fcc5 	bl	404e20 <_fputwc_r>
  403496:	1c43      	adds	r3, r0, #1
  403498:	d00a      	beq.n	4034b0 <__sprint_r+0x5c>
  40349a:	3601      	adds	r6, #1
  40349c:	e7f3      	b.n	403486 <__sprint_r+0x32>
  40349e:	68a3      	ldr	r3, [r4, #8]
  4034a0:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
  4034a4:	60a3      	str	r3, [r4, #8]
  4034a6:	e7e4      	b.n	403472 <__sprint_r+0x1e>
  4034a8:	4618      	mov	r0, r3
  4034aa:	e001      	b.n	4034b0 <__sprint_r+0x5c>
  4034ac:	f001 fe2a 	bl	405104 <__sfvwrite_r>
  4034b0:	2300      	movs	r3, #0
  4034b2:	60a3      	str	r3, [r4, #8]
  4034b4:	6063      	str	r3, [r4, #4]
  4034b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004034ba <_vfiprintf_r>:
  4034ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034be:	b0ad      	sub	sp, #180	; 0xb4
  4034c0:	4688      	mov	r8, r1
  4034c2:	9202      	str	r2, [sp, #8]
  4034c4:	461c      	mov	r4, r3
  4034c6:	461e      	mov	r6, r3
  4034c8:	4683      	mov	fp, r0
  4034ca:	b118      	cbz	r0, 4034d4 <_vfiprintf_r+0x1a>
  4034cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4034ce:	b90b      	cbnz	r3, 4034d4 <_vfiprintf_r+0x1a>
  4034d0:	f001 fbc6 	bl	404c60 <__sinit>
  4034d4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4034d8:	0498      	lsls	r0, r3, #18
  4034da:	d409      	bmi.n	4034f0 <_vfiprintf_r+0x36>
  4034dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4034e0:	f8a8 300c 	strh.w	r3, [r8, #12]
  4034e4:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
  4034e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4034ec:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
  4034f0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4034f4:	0719      	lsls	r1, r3, #28
  4034f6:	d509      	bpl.n	40350c <_vfiprintf_r+0x52>
  4034f8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4034fc:	b133      	cbz	r3, 40350c <_vfiprintf_r+0x52>
  4034fe:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403502:	f003 031a 	and.w	r3, r3, #26
  403506:	2b0a      	cmp	r3, #10
  403508:	d114      	bne.n	403534 <_vfiprintf_r+0x7a>
  40350a:	e008      	b.n	40351e <_vfiprintf_r+0x64>
  40350c:	4658      	mov	r0, fp
  40350e:	4641      	mov	r1, r8
  403510:	f000 fc26 	bl	403d60 <__swsetup_r>
  403514:	2800      	cmp	r0, #0
  403516:	d0f2      	beq.n	4034fe <_vfiprintf_r+0x44>
  403518:	f04f 30ff 	mov.w	r0, #4294967295
  40351c:	e3d9      	b.n	403cd2 <_vfiprintf_r+0x818>
  40351e:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
  403522:	2b00      	cmp	r3, #0
  403524:	db06      	blt.n	403534 <_vfiprintf_r+0x7a>
  403526:	4658      	mov	r0, fp
  403528:	4641      	mov	r1, r8
  40352a:	9a02      	ldr	r2, [sp, #8]
  40352c:	4623      	mov	r3, r4
  40352e:	f000 fbe1 	bl	403cf4 <__sbprintf>
  403532:	e3ce      	b.n	403cd2 <_vfiprintf_r+0x818>
  403534:	2300      	movs	r3, #0
  403536:	aa1c      	add	r2, sp, #112	; 0x70
  403538:	920f      	str	r2, [sp, #60]	; 0x3c
  40353a:	9311      	str	r3, [sp, #68]	; 0x44
  40353c:	9310      	str	r3, [sp, #64]	; 0x40
  40353e:	4694      	mov	ip, r2
  403540:	930a      	str	r3, [sp, #40]	; 0x28
  403542:	9305      	str	r3, [sp, #20]
  403544:	9b02      	ldr	r3, [sp, #8]
  403546:	461c      	mov	r4, r3
  403548:	f813 2b01 	ldrb.w	r2, [r3], #1
  40354c:	b91a      	cbnz	r2, 403556 <_vfiprintf_r+0x9c>
  40354e:	9802      	ldr	r0, [sp, #8]
  403550:	1a25      	subs	r5, r4, r0
  403552:	d103      	bne.n	40355c <_vfiprintf_r+0xa2>
  403554:	e01d      	b.n	403592 <_vfiprintf_r+0xd8>
  403556:	2a25      	cmp	r2, #37	; 0x25
  403558:	d1f5      	bne.n	403546 <_vfiprintf_r+0x8c>
  40355a:	e7f8      	b.n	40354e <_vfiprintf_r+0x94>
  40355c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40355e:	9902      	ldr	r1, [sp, #8]
  403560:	442b      	add	r3, r5
  403562:	9311      	str	r3, [sp, #68]	; 0x44
  403564:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403566:	e88c 0022 	stmia.w	ip, {r1, r5}
  40356a:	3301      	adds	r3, #1
  40356c:	2b07      	cmp	r3, #7
  40356e:	9310      	str	r3, [sp, #64]	; 0x40
  403570:	dc02      	bgt.n	403578 <_vfiprintf_r+0xbe>
  403572:	f10c 0c08 	add.w	ip, ip, #8
  403576:	e009      	b.n	40358c <_vfiprintf_r+0xd2>
  403578:	4658      	mov	r0, fp
  40357a:	4641      	mov	r1, r8
  40357c:	aa0f      	add	r2, sp, #60	; 0x3c
  40357e:	f7ff ff69 	bl	403454 <__sprint_r>
  403582:	2800      	cmp	r0, #0
  403584:	f040 839f 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403588:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40358c:	9a05      	ldr	r2, [sp, #20]
  40358e:	442a      	add	r2, r5
  403590:	9205      	str	r2, [sp, #20]
  403592:	7823      	ldrb	r3, [r4, #0]
  403594:	2b00      	cmp	r3, #0
  403596:	f000 838f 	beq.w	403cb8 <_vfiprintf_r+0x7fe>
  40359a:	2200      	movs	r2, #0
  40359c:	3401      	adds	r4, #1
  40359e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4035a2:	f04f 3aff 	mov.w	sl, #4294967295
  4035a6:	9204      	str	r2, [sp, #16]
  4035a8:	4617      	mov	r7, r2
  4035aa:	1c65      	adds	r5, r4, #1
  4035ac:	7823      	ldrb	r3, [r4, #0]
  4035ae:	9502      	str	r5, [sp, #8]
  4035b0:	2b58      	cmp	r3, #88	; 0x58
  4035b2:	d064      	beq.n	40367e <_vfiprintf_r+0x1c4>
  4035b4:	dc2d      	bgt.n	403612 <_vfiprintf_r+0x158>
  4035b6:	2b2e      	cmp	r3, #46	; 0x2e
  4035b8:	d076      	beq.n	4036a8 <_vfiprintf_r+0x1ee>
  4035ba:	dc12      	bgt.n	4035e2 <_vfiprintf_r+0x128>
  4035bc:	2b2a      	cmp	r3, #42	; 0x2a
  4035be:	d066      	beq.n	40368e <_vfiprintf_r+0x1d4>
  4035c0:	dc08      	bgt.n	4035d4 <_vfiprintf_r+0x11a>
  4035c2:	2b20      	cmp	r3, #32
  4035c4:	d05f      	beq.n	403686 <_vfiprintf_r+0x1cc>
  4035c6:	2b23      	cmp	r3, #35	; 0x23
  4035c8:	f040 8200 	bne.w	4039cc <_vfiprintf_r+0x512>
  4035cc:	f047 0701 	orr.w	r7, r7, #1
  4035d0:	9c02      	ldr	r4, [sp, #8]
  4035d2:	e7ea      	b.n	4035aa <_vfiprintf_r+0xf0>
  4035d4:	2b2b      	cmp	r3, #43	; 0x2b
  4035d6:	d101      	bne.n	4035dc <_vfiprintf_r+0x122>
  4035d8:	461a      	mov	r2, r3
  4035da:	e7f9      	b.n	4035d0 <_vfiprintf_r+0x116>
  4035dc:	2b2d      	cmp	r3, #45	; 0x2d
  4035de:	d060      	beq.n	4036a2 <_vfiprintf_r+0x1e8>
  4035e0:	e1f4      	b.n	4039cc <_vfiprintf_r+0x512>
  4035e2:	2b39      	cmp	r3, #57	; 0x39
  4035e4:	dc07      	bgt.n	4035f6 <_vfiprintf_r+0x13c>
  4035e6:	2b31      	cmp	r3, #49	; 0x31
  4035e8:	da7f      	bge.n	4036ea <_vfiprintf_r+0x230>
  4035ea:	2b30      	cmp	r3, #48	; 0x30
  4035ec:	f040 81ee 	bne.w	4039cc <_vfiprintf_r+0x512>
  4035f0:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  4035f4:	e7ec      	b.n	4035d0 <_vfiprintf_r+0x116>
  4035f6:	2b4f      	cmp	r3, #79	; 0x4f
  4035f8:	f000 80e0 	beq.w	4037bc <_vfiprintf_r+0x302>
  4035fc:	2b55      	cmp	r3, #85	; 0x55
  4035fe:	f000 8120 	beq.w	403842 <_vfiprintf_r+0x388>
  403602:	2b44      	cmp	r3, #68	; 0x44
  403604:	f040 81e2 	bne.w	4039cc <_vfiprintf_r+0x512>
  403608:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40360c:	f047 0710 	orr.w	r7, r7, #16
  403610:	e094      	b.n	40373c <_vfiprintf_r+0x282>
  403612:	2b6e      	cmp	r3, #110	; 0x6e
  403614:	f000 80b6 	beq.w	403784 <_vfiprintf_r+0x2ca>
  403618:	dc0d      	bgt.n	403636 <_vfiprintf_r+0x17c>
  40361a:	2b68      	cmp	r3, #104	; 0x68
  40361c:	d076      	beq.n	40370c <_vfiprintf_r+0x252>
  40361e:	dc05      	bgt.n	40362c <_vfiprintf_r+0x172>
  403620:	2b63      	cmp	r3, #99	; 0x63
  403622:	f000 8083 	beq.w	40372c <_vfiprintf_r+0x272>
  403626:	2b64      	cmp	r3, #100	; 0x64
  403628:	d026      	beq.n	403678 <_vfiprintf_r+0x1be>
  40362a:	e1cf      	b.n	4039cc <_vfiprintf_r+0x512>
  40362c:	2b69      	cmp	r3, #105	; 0x69
  40362e:	d023      	beq.n	403678 <_vfiprintf_r+0x1be>
  403630:	2b6c      	cmp	r3, #108	; 0x6c
  403632:	d06e      	beq.n	403712 <_vfiprintf_r+0x258>
  403634:	e1ca      	b.n	4039cc <_vfiprintf_r+0x512>
  403636:	2b71      	cmp	r3, #113	; 0x71
  403638:	d075      	beq.n	403726 <_vfiprintf_r+0x26c>
  40363a:	dc13      	bgt.n	403664 <_vfiprintf_r+0x1aa>
  40363c:	2b6f      	cmp	r3, #111	; 0x6f
  40363e:	f000 80bf 	beq.w	4037c0 <_vfiprintf_r+0x306>
  403642:	2b70      	cmp	r3, #112	; 0x70
  403644:	f040 81c2 	bne.w	4039cc <_vfiprintf_r+0x512>
  403648:	2330      	movs	r3, #48	; 0x30
  40364a:	48a0      	ldr	r0, [pc, #640]	; (4038cc <_vfiprintf_r+0x412>)
  40364c:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  403650:	2378      	movs	r3, #120	; 0x78
  403652:	6834      	ldr	r4, [r6, #0]
  403654:	2500      	movs	r5, #0
  403656:	f047 0702 	orr.w	r7, r7, #2
  40365a:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  40365e:	3604      	adds	r6, #4
  403660:	900a      	str	r0, [sp, #40]	; 0x28
  403662:	e12e      	b.n	4038c2 <_vfiprintf_r+0x408>
  403664:	2b75      	cmp	r3, #117	; 0x75
  403666:	f000 80ee 	beq.w	403846 <_vfiprintf_r+0x38c>
  40366a:	2b78      	cmp	r3, #120	; 0x78
  40366c:	f000 8103 	beq.w	403876 <_vfiprintf_r+0x3bc>
  403670:	2b73      	cmp	r3, #115	; 0x73
  403672:	f040 81ab 	bne.w	4039cc <_vfiprintf_r+0x512>
  403676:	e0bf      	b.n	4037f8 <_vfiprintf_r+0x33e>
  403678:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40367c:	e05e      	b.n	40373c <_vfiprintf_r+0x282>
  40367e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403682:	4c93      	ldr	r4, [pc, #588]	; (4038d0 <_vfiprintf_r+0x416>)
  403684:	e0fa      	b.n	40387c <_vfiprintf_r+0x3c2>
  403686:	2a00      	cmp	r2, #0
  403688:	bf08      	it	eq
  40368a:	2220      	moveq	r2, #32
  40368c:	e7a0      	b.n	4035d0 <_vfiprintf_r+0x116>
  40368e:	1d33      	adds	r3, r6, #4
  403690:	6836      	ldr	r6, [r6, #0]
  403692:	2e00      	cmp	r6, #0
  403694:	9604      	str	r6, [sp, #16]
  403696:	db01      	blt.n	40369c <_vfiprintf_r+0x1e2>
  403698:	461e      	mov	r6, r3
  40369a:	e799      	b.n	4035d0 <_vfiprintf_r+0x116>
  40369c:	4275      	negs	r5, r6
  40369e:	9504      	str	r5, [sp, #16]
  4036a0:	461e      	mov	r6, r3
  4036a2:	f047 0704 	orr.w	r7, r7, #4
  4036a6:	e793      	b.n	4035d0 <_vfiprintf_r+0x116>
  4036a8:	9c02      	ldr	r4, [sp, #8]
  4036aa:	7823      	ldrb	r3, [r4, #0]
  4036ac:	1c61      	adds	r1, r4, #1
  4036ae:	2b2a      	cmp	r3, #42	; 0x2a
  4036b0:	d002      	beq.n	4036b8 <_vfiprintf_r+0x1fe>
  4036b2:	f04f 0a00 	mov.w	sl, #0
  4036b6:	e00a      	b.n	4036ce <_vfiprintf_r+0x214>
  4036b8:	f8d6 a000 	ldr.w	sl, [r6]
  4036bc:	1d33      	adds	r3, r6, #4
  4036be:	f1ba 0f00 	cmp.w	sl, #0
  4036c2:	461e      	mov	r6, r3
  4036c4:	9102      	str	r1, [sp, #8]
  4036c6:	da83      	bge.n	4035d0 <_vfiprintf_r+0x116>
  4036c8:	f04f 3aff 	mov.w	sl, #4294967295
  4036cc:	e780      	b.n	4035d0 <_vfiprintf_r+0x116>
  4036ce:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4036d2:	2809      	cmp	r0, #9
  4036d4:	d805      	bhi.n	4036e2 <_vfiprintf_r+0x228>
  4036d6:	230a      	movs	r3, #10
  4036d8:	fb03 0a0a 	mla	sl, r3, sl, r0
  4036dc:	f811 3b01 	ldrb.w	r3, [r1], #1
  4036e0:	e7f5      	b.n	4036ce <_vfiprintf_r+0x214>
  4036e2:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  4036e6:	9102      	str	r1, [sp, #8]
  4036e8:	e762      	b.n	4035b0 <_vfiprintf_r+0xf6>
  4036ea:	2500      	movs	r5, #0
  4036ec:	9504      	str	r5, [sp, #16]
  4036ee:	9c04      	ldr	r4, [sp, #16]
  4036f0:	3b30      	subs	r3, #48	; 0x30
  4036f2:	210a      	movs	r1, #10
  4036f4:	fb01 3404 	mla	r4, r1, r4, r3
  4036f8:	9902      	ldr	r1, [sp, #8]
  4036fa:	9404      	str	r4, [sp, #16]
  4036fc:	f811 3b01 	ldrb.w	r3, [r1], #1
  403700:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403704:	2809      	cmp	r0, #9
  403706:	d8ee      	bhi.n	4036e6 <_vfiprintf_r+0x22c>
  403708:	9102      	str	r1, [sp, #8]
  40370a:	e7f0      	b.n	4036ee <_vfiprintf_r+0x234>
  40370c:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  403710:	e75e      	b.n	4035d0 <_vfiprintf_r+0x116>
  403712:	9d02      	ldr	r5, [sp, #8]
  403714:	782b      	ldrb	r3, [r5, #0]
  403716:	2b6c      	cmp	r3, #108	; 0x6c
  403718:	d102      	bne.n	403720 <_vfiprintf_r+0x266>
  40371a:	3501      	adds	r5, #1
  40371c:	9502      	str	r5, [sp, #8]
  40371e:	e002      	b.n	403726 <_vfiprintf_r+0x26c>
  403720:	f047 0710 	orr.w	r7, r7, #16
  403724:	e754      	b.n	4035d0 <_vfiprintf_r+0x116>
  403726:	f047 0720 	orr.w	r7, r7, #32
  40372a:	e751      	b.n	4035d0 <_vfiprintf_r+0x116>
  40372c:	6833      	ldr	r3, [r6, #0]
  40372e:	2500      	movs	r5, #0
  403730:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  403734:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403738:	3604      	adds	r6, #4
  40373a:	e151      	b.n	4039e0 <_vfiprintf_r+0x526>
  40373c:	06ba      	lsls	r2, r7, #26
  40373e:	d507      	bpl.n	403750 <_vfiprintf_r+0x296>
  403740:	3607      	adds	r6, #7
  403742:	f026 0307 	bic.w	r3, r6, #7
  403746:	f103 0608 	add.w	r6, r3, #8
  40374a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40374e:	e00d      	b.n	40376c <_vfiprintf_r+0x2b2>
  403750:	f017 0f10 	tst.w	r7, #16
  403754:	f106 0304 	add.w	r3, r6, #4
  403758:	d001      	beq.n	40375e <_vfiprintf_r+0x2a4>
  40375a:	6834      	ldr	r4, [r6, #0]
  40375c:	e004      	b.n	403768 <_vfiprintf_r+0x2ae>
  40375e:	6834      	ldr	r4, [r6, #0]
  403760:	f017 0f40 	tst.w	r7, #64	; 0x40
  403764:	bf18      	it	ne
  403766:	b224      	sxthne	r4, r4
  403768:	17e5      	asrs	r5, r4, #31
  40376a:	461e      	mov	r6, r3
  40376c:	2c00      	cmp	r4, #0
  40376e:	f175 0000 	sbcs.w	r0, r5, #0
  403772:	f280 80af 	bge.w	4038d4 <_vfiprintf_r+0x41a>
  403776:	232d      	movs	r3, #45	; 0x2d
  403778:	4264      	negs	r4, r4
  40377a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40377e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403782:	e0a7      	b.n	4038d4 <_vfiprintf_r+0x41a>
  403784:	f017 0f20 	tst.w	r7, #32
  403788:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40378c:	f106 0104 	add.w	r1, r6, #4
  403790:	d007      	beq.n	4037a2 <_vfiprintf_r+0x2e8>
  403792:	9c05      	ldr	r4, [sp, #20]
  403794:	6830      	ldr	r0, [r6, #0]
  403796:	17e5      	asrs	r5, r4, #31
  403798:	4622      	mov	r2, r4
  40379a:	462b      	mov	r3, r5
  40379c:	e9c0 2300 	strd	r2, r3, [r0]
  4037a0:	e00a      	b.n	4037b8 <_vfiprintf_r+0x2fe>
  4037a2:	06fb      	lsls	r3, r7, #27
  4037a4:	d405      	bmi.n	4037b2 <_vfiprintf_r+0x2f8>
  4037a6:	067f      	lsls	r7, r7, #25
  4037a8:	d503      	bpl.n	4037b2 <_vfiprintf_r+0x2f8>
  4037aa:	6833      	ldr	r3, [r6, #0]
  4037ac:	9c05      	ldr	r4, [sp, #20]
  4037ae:	801c      	strh	r4, [r3, #0]
  4037b0:	e002      	b.n	4037b8 <_vfiprintf_r+0x2fe>
  4037b2:	6833      	ldr	r3, [r6, #0]
  4037b4:	9d05      	ldr	r5, [sp, #20]
  4037b6:	601d      	str	r5, [r3, #0]
  4037b8:	460e      	mov	r6, r1
  4037ba:	e6c3      	b.n	403544 <_vfiprintf_r+0x8a>
  4037bc:	f047 0710 	orr.w	r7, r7, #16
  4037c0:	f017 0320 	ands.w	r3, r7, #32
  4037c4:	d008      	beq.n	4037d8 <_vfiprintf_r+0x31e>
  4037c6:	3607      	adds	r6, #7
  4037c8:	f026 0307 	bic.w	r3, r6, #7
  4037cc:	f103 0608 	add.w	r6, r3, #8
  4037d0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4037d4:	2300      	movs	r3, #0
  4037d6:	e075      	b.n	4038c4 <_vfiprintf_r+0x40a>
  4037d8:	f017 0110 	ands.w	r1, r7, #16
  4037dc:	f106 0204 	add.w	r2, r6, #4
  4037e0:	d106      	bne.n	4037f0 <_vfiprintf_r+0x336>
  4037e2:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  4037e6:	d003      	beq.n	4037f0 <_vfiprintf_r+0x336>
  4037e8:	8834      	ldrh	r4, [r6, #0]
  4037ea:	2500      	movs	r5, #0
  4037ec:	4616      	mov	r6, r2
  4037ee:	e7f1      	b.n	4037d4 <_vfiprintf_r+0x31a>
  4037f0:	6834      	ldr	r4, [r6, #0]
  4037f2:	2500      	movs	r5, #0
  4037f4:	4616      	mov	r6, r2
  4037f6:	e065      	b.n	4038c4 <_vfiprintf_r+0x40a>
  4037f8:	f8d6 9000 	ldr.w	r9, [r6]
  4037fc:	2300      	movs	r3, #0
  4037fe:	459a      	cmp	sl, r3
  403800:	f106 0604 	add.w	r6, r6, #4
  403804:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403808:	4648      	mov	r0, r9
  40380a:	db11      	blt.n	403830 <_vfiprintf_r+0x376>
  40380c:	4619      	mov	r1, r3
  40380e:	4652      	mov	r2, sl
  403810:	f8cd c004 	str.w	ip, [sp, #4]
  403814:	f002 f8ba 	bl	40598c <memchr>
  403818:	f8dd c004 	ldr.w	ip, [sp, #4]
  40381c:	2800      	cmp	r0, #0
  40381e:	f000 80e4 	beq.w	4039ea <_vfiprintf_r+0x530>
  403822:	ebc9 0000 	rsb	r0, r9, r0
  403826:	4550      	cmp	r0, sl
  403828:	bfb8      	it	lt
  40382a:	4682      	movlt	sl, r0
  40382c:	2500      	movs	r5, #0
  40382e:	e0dd      	b.n	4039ec <_vfiprintf_r+0x532>
  403830:	f8cd c004 	str.w	ip, [sp, #4]
  403834:	f7fe fe6e 	bl	402514 <strlen>
  403838:	2500      	movs	r5, #0
  40383a:	4682      	mov	sl, r0
  40383c:	f8dd c004 	ldr.w	ip, [sp, #4]
  403840:	e0d4      	b.n	4039ec <_vfiprintf_r+0x532>
  403842:	f047 0710 	orr.w	r7, r7, #16
  403846:	06bd      	lsls	r5, r7, #26
  403848:	d507      	bpl.n	40385a <_vfiprintf_r+0x3a0>
  40384a:	3607      	adds	r6, #7
  40384c:	f026 0307 	bic.w	r3, r6, #7
  403850:	f103 0608 	add.w	r6, r3, #8
  403854:	e9d3 4500 	ldrd	r4, r5, [r3]
  403858:	e00b      	b.n	403872 <_vfiprintf_r+0x3b8>
  40385a:	f017 0f10 	tst.w	r7, #16
  40385e:	f106 0304 	add.w	r3, r6, #4
  403862:	d103      	bne.n	40386c <_vfiprintf_r+0x3b2>
  403864:	067c      	lsls	r4, r7, #25
  403866:	d501      	bpl.n	40386c <_vfiprintf_r+0x3b2>
  403868:	8834      	ldrh	r4, [r6, #0]
  40386a:	e000      	b.n	40386e <_vfiprintf_r+0x3b4>
  40386c:	6834      	ldr	r4, [r6, #0]
  40386e:	2500      	movs	r5, #0
  403870:	461e      	mov	r6, r3
  403872:	2301      	movs	r3, #1
  403874:	e026      	b.n	4038c4 <_vfiprintf_r+0x40a>
  403876:	4c15      	ldr	r4, [pc, #84]	; (4038cc <_vfiprintf_r+0x412>)
  403878:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40387c:	06b8      	lsls	r0, r7, #26
  40387e:	940a      	str	r4, [sp, #40]	; 0x28
  403880:	d507      	bpl.n	403892 <_vfiprintf_r+0x3d8>
  403882:	3607      	adds	r6, #7
  403884:	f026 0207 	bic.w	r2, r6, #7
  403888:	f102 0608 	add.w	r6, r2, #8
  40388c:	e9d2 4500 	ldrd	r4, r5, [r2]
  403890:	e00b      	b.n	4038aa <_vfiprintf_r+0x3f0>
  403892:	f017 0f10 	tst.w	r7, #16
  403896:	f106 0204 	add.w	r2, r6, #4
  40389a:	d103      	bne.n	4038a4 <_vfiprintf_r+0x3ea>
  40389c:	0679      	lsls	r1, r7, #25
  40389e:	d501      	bpl.n	4038a4 <_vfiprintf_r+0x3ea>
  4038a0:	8834      	ldrh	r4, [r6, #0]
  4038a2:	e000      	b.n	4038a6 <_vfiprintf_r+0x3ec>
  4038a4:	6834      	ldr	r4, [r6, #0]
  4038a6:	2500      	movs	r5, #0
  4038a8:	4616      	mov	r6, r2
  4038aa:	07fa      	lsls	r2, r7, #31
  4038ac:	d509      	bpl.n	4038c2 <_vfiprintf_r+0x408>
  4038ae:	ea54 0005 	orrs.w	r0, r4, r5
  4038b2:	d006      	beq.n	4038c2 <_vfiprintf_r+0x408>
  4038b4:	2230      	movs	r2, #48	; 0x30
  4038b6:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4038ba:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4038be:	f047 0702 	orr.w	r7, r7, #2
  4038c2:	2302      	movs	r3, #2
  4038c4:	2200      	movs	r2, #0
  4038c6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4038ca:	e004      	b.n	4038d6 <_vfiprintf_r+0x41c>
  4038cc:	0040820d 	.word	0x0040820d
  4038d0:	004081fc 	.word	0x004081fc
  4038d4:	2301      	movs	r3, #1
  4038d6:	f1ba 0f00 	cmp.w	sl, #0
  4038da:	bfa8      	it	ge
  4038dc:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  4038e0:	ea54 0105 	orrs.w	r1, r4, r5
  4038e4:	d102      	bne.n	4038ec <_vfiprintf_r+0x432>
  4038e6:	f1ba 0f00 	cmp.w	sl, #0
  4038ea:	d05e      	beq.n	4039aa <_vfiprintf_r+0x4f0>
  4038ec:	2b01      	cmp	r3, #1
  4038ee:	d01f      	beq.n	403930 <_vfiprintf_r+0x476>
  4038f0:	2b02      	cmp	r3, #2
  4038f2:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  4038f6:	d045      	beq.n	403984 <_vfiprintf_r+0x4ca>
  4038f8:	08e0      	lsrs	r0, r4, #3
  4038fa:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  4038fe:	08e8      	lsrs	r0, r5, #3
  403900:	f004 0207 	and.w	r2, r4, #7
  403904:	9106      	str	r1, [sp, #24]
  403906:	9007      	str	r0, [sp, #28]
  403908:	3230      	adds	r2, #48	; 0x30
  40390a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  40390e:	ea54 0105 	orrs.w	r1, r4, r5
  403912:	4699      	mov	r9, r3
  403914:	701a      	strb	r2, [r3, #0]
  403916:	f103 33ff 	add.w	r3, r3, #4294967295
  40391a:	d1ed      	bne.n	4038f8 <_vfiprintf_r+0x43e>
  40391c:	07f8      	lsls	r0, r7, #31
  40391e:	4649      	mov	r1, r9
  403920:	d54e      	bpl.n	4039c0 <_vfiprintf_r+0x506>
  403922:	2a30      	cmp	r2, #48	; 0x30
  403924:	d04c      	beq.n	4039c0 <_vfiprintf_r+0x506>
  403926:	4699      	mov	r9, r3
  403928:	2330      	movs	r3, #48	; 0x30
  40392a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40392e:	e047      	b.n	4039c0 <_vfiprintf_r+0x506>
  403930:	2d00      	cmp	r5, #0
  403932:	bf08      	it	eq
  403934:	2c0a      	cmpeq	r4, #10
  403936:	d205      	bcs.n	403944 <_vfiprintf_r+0x48a>
  403938:	3430      	adds	r4, #48	; 0x30
  40393a:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40393e:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  403942:	e03d      	b.n	4039c0 <_vfiprintf_r+0x506>
  403944:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  403948:	9203      	str	r2, [sp, #12]
  40394a:	4620      	mov	r0, r4
  40394c:	4629      	mov	r1, r5
  40394e:	220a      	movs	r2, #10
  403950:	2300      	movs	r3, #0
  403952:	f8cd c004 	str.w	ip, [sp, #4]
  403956:	f003 fd51 	bl	4073fc <__aeabi_uldivmod>
  40395a:	9b03      	ldr	r3, [sp, #12]
  40395c:	3230      	adds	r2, #48	; 0x30
  40395e:	f803 2901 	strb.w	r2, [r3], #-1
  403962:	4620      	mov	r0, r4
  403964:	4629      	mov	r1, r5
  403966:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40396a:	220a      	movs	r2, #10
  40396c:	9303      	str	r3, [sp, #12]
  40396e:	2300      	movs	r3, #0
  403970:	f003 fd44 	bl	4073fc <__aeabi_uldivmod>
  403974:	4604      	mov	r4, r0
  403976:	460d      	mov	r5, r1
  403978:	ea54 0005 	orrs.w	r0, r4, r5
  40397c:	f8dd c004 	ldr.w	ip, [sp, #4]
  403980:	d1e3      	bne.n	40394a <_vfiprintf_r+0x490>
  403982:	e01d      	b.n	4039c0 <_vfiprintf_r+0x506>
  403984:	990a      	ldr	r1, [sp, #40]	; 0x28
  403986:	f004 020f 	and.w	r2, r4, #15
  40398a:	5c8a      	ldrb	r2, [r1, r2]
  40398c:	4699      	mov	r9, r3
  40398e:	f803 2901 	strb.w	r2, [r3], #-1
  403992:	0922      	lsrs	r2, r4, #4
  403994:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  403998:	0929      	lsrs	r1, r5, #4
  40399a:	9008      	str	r0, [sp, #32]
  40399c:	9109      	str	r1, [sp, #36]	; 0x24
  40399e:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4039a2:	ea54 0205 	orrs.w	r2, r4, r5
  4039a6:	d1ed      	bne.n	403984 <_vfiprintf_r+0x4ca>
  4039a8:	e00a      	b.n	4039c0 <_vfiprintf_r+0x506>
  4039aa:	b93b      	cbnz	r3, 4039bc <_vfiprintf_r+0x502>
  4039ac:	07f9      	lsls	r1, r7, #31
  4039ae:	d505      	bpl.n	4039bc <_vfiprintf_r+0x502>
  4039b0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4039b4:	2330      	movs	r3, #48	; 0x30
  4039b6:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4039ba:	e001      	b.n	4039c0 <_vfiprintf_r+0x506>
  4039bc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4039c0:	4655      	mov	r5, sl
  4039c2:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4039c6:	ebc9 0a0a 	rsb	sl, r9, sl
  4039ca:	e00f      	b.n	4039ec <_vfiprintf_r+0x532>
  4039cc:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4039d0:	2b00      	cmp	r3, #0
  4039d2:	f000 8171 	beq.w	403cb8 <_vfiprintf_r+0x7fe>
  4039d6:	2500      	movs	r5, #0
  4039d8:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4039dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039e0:	f04f 0a01 	mov.w	sl, #1
  4039e4:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  4039e8:	e000      	b.n	4039ec <_vfiprintf_r+0x532>
  4039ea:	4605      	mov	r5, r0
  4039ec:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4039f0:	45aa      	cmp	sl, r5
  4039f2:	bfac      	ite	ge
  4039f4:	4654      	movge	r4, sl
  4039f6:	462c      	movlt	r4, r5
  4039f8:	b103      	cbz	r3, 4039fc <_vfiprintf_r+0x542>
  4039fa:	3401      	adds	r4, #1
  4039fc:	f017 0302 	ands.w	r3, r7, #2
  403a00:	9303      	str	r3, [sp, #12]
  403a02:	bf18      	it	ne
  403a04:	3402      	addne	r4, #2
  403a06:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  403a0a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a0c:	d13b      	bne.n	403a86 <_vfiprintf_r+0x5cc>
  403a0e:	9804      	ldr	r0, [sp, #16]
  403a10:	1b03      	subs	r3, r0, r4
  403a12:	2b00      	cmp	r3, #0
  403a14:	dd37      	ble.n	403a86 <_vfiprintf_r+0x5cc>
  403a16:	4aa6      	ldr	r2, [pc, #664]	; (403cb0 <_vfiprintf_r+0x7f6>)
  403a18:	2b10      	cmp	r3, #16
  403a1a:	f8cc 2000 	str.w	r2, [ip]
  403a1e:	dd1b      	ble.n	403a58 <_vfiprintf_r+0x59e>
  403a20:	2210      	movs	r2, #16
  403a22:	f8cc 2004 	str.w	r2, [ip, #4]
  403a26:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a28:	3210      	adds	r2, #16
  403a2a:	9211      	str	r2, [sp, #68]	; 0x44
  403a2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403a2e:	3201      	adds	r2, #1
  403a30:	2a07      	cmp	r2, #7
  403a32:	9210      	str	r2, [sp, #64]	; 0x40
  403a34:	dc02      	bgt.n	403a3c <_vfiprintf_r+0x582>
  403a36:	f10c 0c08 	add.w	ip, ip, #8
  403a3a:	e00b      	b.n	403a54 <_vfiprintf_r+0x59a>
  403a3c:	4658      	mov	r0, fp
  403a3e:	4641      	mov	r1, r8
  403a40:	aa0f      	add	r2, sp, #60	; 0x3c
  403a42:	9301      	str	r3, [sp, #4]
  403a44:	f7ff fd06 	bl	403454 <__sprint_r>
  403a48:	9b01      	ldr	r3, [sp, #4]
  403a4a:	2800      	cmp	r0, #0
  403a4c:	f040 813b 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403a50:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403a54:	3b10      	subs	r3, #16
  403a56:	e7de      	b.n	403a16 <_vfiprintf_r+0x55c>
  403a58:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a5a:	f8cc 3004 	str.w	r3, [ip, #4]
  403a5e:	4413      	add	r3, r2
  403a60:	9311      	str	r3, [sp, #68]	; 0x44
  403a62:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403a64:	3301      	adds	r3, #1
  403a66:	2b07      	cmp	r3, #7
  403a68:	9310      	str	r3, [sp, #64]	; 0x40
  403a6a:	dc02      	bgt.n	403a72 <_vfiprintf_r+0x5b8>
  403a6c:	f10c 0c08 	add.w	ip, ip, #8
  403a70:	e009      	b.n	403a86 <_vfiprintf_r+0x5cc>
  403a72:	4658      	mov	r0, fp
  403a74:	4641      	mov	r1, r8
  403a76:	aa0f      	add	r2, sp, #60	; 0x3c
  403a78:	f7ff fcec 	bl	403454 <__sprint_r>
  403a7c:	2800      	cmp	r0, #0
  403a7e:	f040 8122 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403a82:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403a86:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  403a8a:	b1db      	cbz	r3, 403ac4 <_vfiprintf_r+0x60a>
  403a8c:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  403a90:	f8cc 3000 	str.w	r3, [ip]
  403a94:	2301      	movs	r3, #1
  403a96:	f8cc 3004 	str.w	r3, [ip, #4]
  403a9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403a9c:	3301      	adds	r3, #1
  403a9e:	9311      	str	r3, [sp, #68]	; 0x44
  403aa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403aa2:	3301      	adds	r3, #1
  403aa4:	2b07      	cmp	r3, #7
  403aa6:	9310      	str	r3, [sp, #64]	; 0x40
  403aa8:	dc02      	bgt.n	403ab0 <_vfiprintf_r+0x5f6>
  403aaa:	f10c 0c08 	add.w	ip, ip, #8
  403aae:	e009      	b.n	403ac4 <_vfiprintf_r+0x60a>
  403ab0:	4658      	mov	r0, fp
  403ab2:	4641      	mov	r1, r8
  403ab4:	aa0f      	add	r2, sp, #60	; 0x3c
  403ab6:	f7ff fccd 	bl	403454 <__sprint_r>
  403aba:	2800      	cmp	r0, #0
  403abc:	f040 8103 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403ac0:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403ac4:	9b03      	ldr	r3, [sp, #12]
  403ac6:	b1d3      	cbz	r3, 403afe <_vfiprintf_r+0x644>
  403ac8:	ab0e      	add	r3, sp, #56	; 0x38
  403aca:	f8cc 3000 	str.w	r3, [ip]
  403ace:	2302      	movs	r3, #2
  403ad0:	f8cc 3004 	str.w	r3, [ip, #4]
  403ad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ad6:	3302      	adds	r3, #2
  403ad8:	9311      	str	r3, [sp, #68]	; 0x44
  403ada:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403adc:	3301      	adds	r3, #1
  403ade:	2b07      	cmp	r3, #7
  403ae0:	9310      	str	r3, [sp, #64]	; 0x40
  403ae2:	dc02      	bgt.n	403aea <_vfiprintf_r+0x630>
  403ae4:	f10c 0c08 	add.w	ip, ip, #8
  403ae8:	e009      	b.n	403afe <_vfiprintf_r+0x644>
  403aea:	4658      	mov	r0, fp
  403aec:	4641      	mov	r1, r8
  403aee:	aa0f      	add	r2, sp, #60	; 0x3c
  403af0:	f7ff fcb0 	bl	403454 <__sprint_r>
  403af4:	2800      	cmp	r0, #0
  403af6:	f040 80e6 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403afa:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403afe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b00:	2b80      	cmp	r3, #128	; 0x80
  403b02:	d13f      	bne.n	403b84 <_vfiprintf_r+0x6ca>
  403b04:	9b04      	ldr	r3, [sp, #16]
  403b06:	1b1b      	subs	r3, r3, r4
  403b08:	2b00      	cmp	r3, #0
  403b0a:	9303      	str	r3, [sp, #12]
  403b0c:	dd3a      	ble.n	403b84 <_vfiprintf_r+0x6ca>
  403b0e:	9b03      	ldr	r3, [sp, #12]
  403b10:	2b10      	cmp	r3, #16
  403b12:	4b68      	ldr	r3, [pc, #416]	; (403cb4 <_vfiprintf_r+0x7fa>)
  403b14:	f8cc 3000 	str.w	r3, [ip]
  403b18:	dd1b      	ble.n	403b52 <_vfiprintf_r+0x698>
  403b1a:	2310      	movs	r3, #16
  403b1c:	f8cc 3004 	str.w	r3, [ip, #4]
  403b20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b22:	3310      	adds	r3, #16
  403b24:	9311      	str	r3, [sp, #68]	; 0x44
  403b26:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b28:	3301      	adds	r3, #1
  403b2a:	2b07      	cmp	r3, #7
  403b2c:	9310      	str	r3, [sp, #64]	; 0x40
  403b2e:	dc02      	bgt.n	403b36 <_vfiprintf_r+0x67c>
  403b30:	f10c 0c08 	add.w	ip, ip, #8
  403b34:	e009      	b.n	403b4a <_vfiprintf_r+0x690>
  403b36:	4658      	mov	r0, fp
  403b38:	4641      	mov	r1, r8
  403b3a:	aa0f      	add	r2, sp, #60	; 0x3c
  403b3c:	f7ff fc8a 	bl	403454 <__sprint_r>
  403b40:	2800      	cmp	r0, #0
  403b42:	f040 80c0 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403b46:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403b4a:	9b03      	ldr	r3, [sp, #12]
  403b4c:	3b10      	subs	r3, #16
  403b4e:	9303      	str	r3, [sp, #12]
  403b50:	e7dd      	b.n	403b0e <_vfiprintf_r+0x654>
  403b52:	9b03      	ldr	r3, [sp, #12]
  403b54:	9803      	ldr	r0, [sp, #12]
  403b56:	f8cc 3004 	str.w	r3, [ip, #4]
  403b5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b5c:	4403      	add	r3, r0
  403b5e:	9311      	str	r3, [sp, #68]	; 0x44
  403b60:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b62:	3301      	adds	r3, #1
  403b64:	2b07      	cmp	r3, #7
  403b66:	9310      	str	r3, [sp, #64]	; 0x40
  403b68:	dc02      	bgt.n	403b70 <_vfiprintf_r+0x6b6>
  403b6a:	f10c 0c08 	add.w	ip, ip, #8
  403b6e:	e009      	b.n	403b84 <_vfiprintf_r+0x6ca>
  403b70:	4658      	mov	r0, fp
  403b72:	4641      	mov	r1, r8
  403b74:	aa0f      	add	r2, sp, #60	; 0x3c
  403b76:	f7ff fc6d 	bl	403454 <__sprint_r>
  403b7a:	2800      	cmp	r0, #0
  403b7c:	f040 80a3 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403b80:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403b84:	ebca 0505 	rsb	r5, sl, r5
  403b88:	2d00      	cmp	r5, #0
  403b8a:	dd34      	ble.n	403bf6 <_vfiprintf_r+0x73c>
  403b8c:	4b49      	ldr	r3, [pc, #292]	; (403cb4 <_vfiprintf_r+0x7fa>)
  403b8e:	2d10      	cmp	r5, #16
  403b90:	f8cc 3000 	str.w	r3, [ip]
  403b94:	dd19      	ble.n	403bca <_vfiprintf_r+0x710>
  403b96:	2310      	movs	r3, #16
  403b98:	f8cc 3004 	str.w	r3, [ip, #4]
  403b9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b9e:	3310      	adds	r3, #16
  403ba0:	9311      	str	r3, [sp, #68]	; 0x44
  403ba2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ba4:	3301      	adds	r3, #1
  403ba6:	2b07      	cmp	r3, #7
  403ba8:	9310      	str	r3, [sp, #64]	; 0x40
  403baa:	dc02      	bgt.n	403bb2 <_vfiprintf_r+0x6f8>
  403bac:	f10c 0c08 	add.w	ip, ip, #8
  403bb0:	e009      	b.n	403bc6 <_vfiprintf_r+0x70c>
  403bb2:	4658      	mov	r0, fp
  403bb4:	4641      	mov	r1, r8
  403bb6:	aa0f      	add	r2, sp, #60	; 0x3c
  403bb8:	f7ff fc4c 	bl	403454 <__sprint_r>
  403bbc:	2800      	cmp	r0, #0
  403bbe:	f040 8082 	bne.w	403cc6 <_vfiprintf_r+0x80c>
  403bc2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403bc6:	3d10      	subs	r5, #16
  403bc8:	e7e0      	b.n	403b8c <_vfiprintf_r+0x6d2>
  403bca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403bcc:	f8cc 5004 	str.w	r5, [ip, #4]
  403bd0:	441d      	add	r5, r3
  403bd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403bd4:	9511      	str	r5, [sp, #68]	; 0x44
  403bd6:	3301      	adds	r3, #1
  403bd8:	2b07      	cmp	r3, #7
  403bda:	9310      	str	r3, [sp, #64]	; 0x40
  403bdc:	dc02      	bgt.n	403be4 <_vfiprintf_r+0x72a>
  403bde:	f10c 0c08 	add.w	ip, ip, #8
  403be2:	e008      	b.n	403bf6 <_vfiprintf_r+0x73c>
  403be4:	4658      	mov	r0, fp
  403be6:	4641      	mov	r1, r8
  403be8:	aa0f      	add	r2, sp, #60	; 0x3c
  403bea:	f7ff fc33 	bl	403454 <__sprint_r>
  403bee:	2800      	cmp	r0, #0
  403bf0:	d169      	bne.n	403cc6 <_vfiprintf_r+0x80c>
  403bf2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403bf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403bf8:	e88c 0600 	stmia.w	ip, {r9, sl}
  403bfc:	4453      	add	r3, sl
  403bfe:	9311      	str	r3, [sp, #68]	; 0x44
  403c00:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c02:	3301      	adds	r3, #1
  403c04:	2b07      	cmp	r3, #7
  403c06:	9310      	str	r3, [sp, #64]	; 0x40
  403c08:	dc02      	bgt.n	403c10 <_vfiprintf_r+0x756>
  403c0a:	f10c 0308 	add.w	r3, ip, #8
  403c0e:	e007      	b.n	403c20 <_vfiprintf_r+0x766>
  403c10:	4658      	mov	r0, fp
  403c12:	4641      	mov	r1, r8
  403c14:	aa0f      	add	r2, sp, #60	; 0x3c
  403c16:	f7ff fc1d 	bl	403454 <__sprint_r>
  403c1a:	2800      	cmp	r0, #0
  403c1c:	d153      	bne.n	403cc6 <_vfiprintf_r+0x80c>
  403c1e:	ab1c      	add	r3, sp, #112	; 0x70
  403c20:	077a      	lsls	r2, r7, #29
  403c22:	d40a      	bmi.n	403c3a <_vfiprintf_r+0x780>
  403c24:	9d05      	ldr	r5, [sp, #20]
  403c26:	9804      	ldr	r0, [sp, #16]
  403c28:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c2a:	4284      	cmp	r4, r0
  403c2c:	bfac      	ite	ge
  403c2e:	192d      	addge	r5, r5, r4
  403c30:	182d      	addlt	r5, r5, r0
  403c32:	9505      	str	r5, [sp, #20]
  403c34:	2b00      	cmp	r3, #0
  403c36:	d035      	beq.n	403ca4 <_vfiprintf_r+0x7ea>
  403c38:	e02e      	b.n	403c98 <_vfiprintf_r+0x7de>
  403c3a:	9904      	ldr	r1, [sp, #16]
  403c3c:	1b0d      	subs	r5, r1, r4
  403c3e:	2d00      	cmp	r5, #0
  403c40:	ddf0      	ble.n	403c24 <_vfiprintf_r+0x76a>
  403c42:	4a1b      	ldr	r2, [pc, #108]	; (403cb0 <_vfiprintf_r+0x7f6>)
  403c44:	2d10      	cmp	r5, #16
  403c46:	601a      	str	r2, [r3, #0]
  403c48:	dd15      	ble.n	403c76 <_vfiprintf_r+0x7bc>
  403c4a:	2210      	movs	r2, #16
  403c4c:	605a      	str	r2, [r3, #4]
  403c4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c50:	3210      	adds	r2, #16
  403c52:	9211      	str	r2, [sp, #68]	; 0x44
  403c54:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403c56:	3201      	adds	r2, #1
  403c58:	2a07      	cmp	r2, #7
  403c5a:	9210      	str	r2, [sp, #64]	; 0x40
  403c5c:	dc01      	bgt.n	403c62 <_vfiprintf_r+0x7a8>
  403c5e:	3308      	adds	r3, #8
  403c60:	e007      	b.n	403c72 <_vfiprintf_r+0x7b8>
  403c62:	4658      	mov	r0, fp
  403c64:	4641      	mov	r1, r8
  403c66:	aa0f      	add	r2, sp, #60	; 0x3c
  403c68:	f7ff fbf4 	bl	403454 <__sprint_r>
  403c6c:	2800      	cmp	r0, #0
  403c6e:	d12a      	bne.n	403cc6 <_vfiprintf_r+0x80c>
  403c70:	ab1c      	add	r3, sp, #112	; 0x70
  403c72:	3d10      	subs	r5, #16
  403c74:	e7e5      	b.n	403c42 <_vfiprintf_r+0x788>
  403c76:	605d      	str	r5, [r3, #4]
  403c78:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c7a:	441d      	add	r5, r3
  403c7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c7e:	9511      	str	r5, [sp, #68]	; 0x44
  403c80:	3301      	adds	r3, #1
  403c82:	2b07      	cmp	r3, #7
  403c84:	9310      	str	r3, [sp, #64]	; 0x40
  403c86:	ddcd      	ble.n	403c24 <_vfiprintf_r+0x76a>
  403c88:	4658      	mov	r0, fp
  403c8a:	4641      	mov	r1, r8
  403c8c:	aa0f      	add	r2, sp, #60	; 0x3c
  403c8e:	f7ff fbe1 	bl	403454 <__sprint_r>
  403c92:	2800      	cmp	r0, #0
  403c94:	d0c6      	beq.n	403c24 <_vfiprintf_r+0x76a>
  403c96:	e016      	b.n	403cc6 <_vfiprintf_r+0x80c>
  403c98:	4658      	mov	r0, fp
  403c9a:	4641      	mov	r1, r8
  403c9c:	aa0f      	add	r2, sp, #60	; 0x3c
  403c9e:	f7ff fbd9 	bl	403454 <__sprint_r>
  403ca2:	b980      	cbnz	r0, 403cc6 <_vfiprintf_r+0x80c>
  403ca4:	2300      	movs	r3, #0
  403ca6:	9310      	str	r3, [sp, #64]	; 0x40
  403ca8:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403cac:	e44a      	b.n	403544 <_vfiprintf_r+0x8a>
  403cae:	bf00      	nop
  403cb0:	00408220 	.word	0x00408220
  403cb4:	00408230 	.word	0x00408230
  403cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403cba:	b123      	cbz	r3, 403cc6 <_vfiprintf_r+0x80c>
  403cbc:	4658      	mov	r0, fp
  403cbe:	4641      	mov	r1, r8
  403cc0:	aa0f      	add	r2, sp, #60	; 0x3c
  403cc2:	f7ff fbc7 	bl	403454 <__sprint_r>
  403cc6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403cca:	065b      	lsls	r3, r3, #25
  403ccc:	f53f ac24 	bmi.w	403518 <_vfiprintf_r+0x5e>
  403cd0:	9805      	ldr	r0, [sp, #20]
  403cd2:	b02d      	add	sp, #180	; 0xb4
  403cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403cd8 <vfiprintf>:
  403cd8:	b530      	push	{r4, r5, lr}
  403cda:	4613      	mov	r3, r2
  403cdc:	4a04      	ldr	r2, [pc, #16]	; (403cf0 <vfiprintf+0x18>)
  403cde:	4605      	mov	r5, r0
  403ce0:	460c      	mov	r4, r1
  403ce2:	6810      	ldr	r0, [r2, #0]
  403ce4:	4629      	mov	r1, r5
  403ce6:	4622      	mov	r2, r4
  403ce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  403cec:	f7ff bbe5 	b.w	4034ba <_vfiprintf_r>
  403cf0:	200000e8 	.word	0x200000e8

00403cf4 <__sbprintf>:
  403cf4:	b570      	push	{r4, r5, r6, lr}
  403cf6:	460c      	mov	r4, r1
  403cf8:	8989      	ldrh	r1, [r1, #12]
  403cfa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403cfe:	f021 0102 	bic.w	r1, r1, #2
  403d02:	f8ad 100c 	strh.w	r1, [sp, #12]
  403d06:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d08:	4606      	mov	r6, r0
  403d0a:	9119      	str	r1, [sp, #100]	; 0x64
  403d0c:	89e1      	ldrh	r1, [r4, #14]
  403d0e:	f8ad 100e 	strh.w	r1, [sp, #14]
  403d12:	69e1      	ldr	r1, [r4, #28]
  403d14:	9107      	str	r1, [sp, #28]
  403d16:	6a61      	ldr	r1, [r4, #36]	; 0x24
  403d18:	9109      	str	r1, [sp, #36]	; 0x24
  403d1a:	a91a      	add	r1, sp, #104	; 0x68
  403d1c:	9100      	str	r1, [sp, #0]
  403d1e:	9104      	str	r1, [sp, #16]
  403d20:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403d24:	9102      	str	r1, [sp, #8]
  403d26:	9105      	str	r1, [sp, #20]
  403d28:	2100      	movs	r1, #0
  403d2a:	9106      	str	r1, [sp, #24]
  403d2c:	4669      	mov	r1, sp
  403d2e:	f7ff fbc4 	bl	4034ba <_vfiprintf_r>
  403d32:	1e05      	subs	r5, r0, #0
  403d34:	db07      	blt.n	403d46 <__sbprintf+0x52>
  403d36:	4630      	mov	r0, r6
  403d38:	4669      	mov	r1, sp
  403d3a:	f000 ff48 	bl	404bce <_fflush_r>
  403d3e:	2800      	cmp	r0, #0
  403d40:	bf18      	it	ne
  403d42:	f04f 35ff 	movne.w	r5, #4294967295
  403d46:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403d4a:	065b      	lsls	r3, r3, #25
  403d4c:	d503      	bpl.n	403d56 <__sbprintf+0x62>
  403d4e:	89a3      	ldrh	r3, [r4, #12]
  403d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d54:	81a3      	strh	r3, [r4, #12]
  403d56:	4628      	mov	r0, r5
  403d58:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403d5c:	bd70      	pop	{r4, r5, r6, pc}
  403d5e:	bf00      	nop

00403d60 <__swsetup_r>:
  403d60:	b538      	push	{r3, r4, r5, lr}
  403d62:	4b2b      	ldr	r3, [pc, #172]	; (403e10 <__swsetup_r+0xb0>)
  403d64:	4605      	mov	r5, r0
  403d66:	6818      	ldr	r0, [r3, #0]
  403d68:	460c      	mov	r4, r1
  403d6a:	b118      	cbz	r0, 403d74 <__swsetup_r+0x14>
  403d6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d6e:	b90b      	cbnz	r3, 403d74 <__swsetup_r+0x14>
  403d70:	f000 ff76 	bl	404c60 <__sinit>
  403d74:	89a2      	ldrh	r2, [r4, #12]
  403d76:	b293      	uxth	r3, r2
  403d78:	0718      	lsls	r0, r3, #28
  403d7a:	d420      	bmi.n	403dbe <__swsetup_r+0x5e>
  403d7c:	06d9      	lsls	r1, r3, #27
  403d7e:	d405      	bmi.n	403d8c <__swsetup_r+0x2c>
  403d80:	2309      	movs	r3, #9
  403d82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403d86:	602b      	str	r3, [r5, #0]
  403d88:	81a2      	strh	r2, [r4, #12]
  403d8a:	e03b      	b.n	403e04 <__swsetup_r+0xa4>
  403d8c:	0758      	lsls	r0, r3, #29
  403d8e:	d512      	bpl.n	403db6 <__swsetup_r+0x56>
  403d90:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d92:	b141      	cbz	r1, 403da6 <__swsetup_r+0x46>
  403d94:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d98:	4299      	cmp	r1, r3
  403d9a:	d002      	beq.n	403da2 <__swsetup_r+0x42>
  403d9c:	4628      	mov	r0, r5
  403d9e:	f001 f8f9 	bl	404f94 <_free_r>
  403da2:	2300      	movs	r3, #0
  403da4:	6323      	str	r3, [r4, #48]	; 0x30
  403da6:	89a3      	ldrh	r3, [r4, #12]
  403da8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  403dac:	81a3      	strh	r3, [r4, #12]
  403dae:	2300      	movs	r3, #0
  403db0:	6063      	str	r3, [r4, #4]
  403db2:	6923      	ldr	r3, [r4, #16]
  403db4:	6023      	str	r3, [r4, #0]
  403db6:	89a3      	ldrh	r3, [r4, #12]
  403db8:	f043 0308 	orr.w	r3, r3, #8
  403dbc:	81a3      	strh	r3, [r4, #12]
  403dbe:	6923      	ldr	r3, [r4, #16]
  403dc0:	b94b      	cbnz	r3, 403dd6 <__swsetup_r+0x76>
  403dc2:	89a3      	ldrh	r3, [r4, #12]
  403dc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
  403dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403dcc:	d003      	beq.n	403dd6 <__swsetup_r+0x76>
  403dce:	4628      	mov	r0, r5
  403dd0:	4621      	mov	r1, r4
  403dd2:	f001 fb5f 	bl	405494 <__smakebuf_r>
  403dd6:	89a3      	ldrh	r3, [r4, #12]
  403dd8:	f013 0201 	ands.w	r2, r3, #1
  403ddc:	d005      	beq.n	403dea <__swsetup_r+0x8a>
  403dde:	2200      	movs	r2, #0
  403de0:	60a2      	str	r2, [r4, #8]
  403de2:	6962      	ldr	r2, [r4, #20]
  403de4:	4252      	negs	r2, r2
  403de6:	61a2      	str	r2, [r4, #24]
  403de8:	e003      	b.n	403df2 <__swsetup_r+0x92>
  403dea:	0799      	lsls	r1, r3, #30
  403dec:	bf58      	it	pl
  403dee:	6962      	ldrpl	r2, [r4, #20]
  403df0:	60a2      	str	r2, [r4, #8]
  403df2:	6922      	ldr	r2, [r4, #16]
  403df4:	b94a      	cbnz	r2, 403e0a <__swsetup_r+0xaa>
  403df6:	f003 0080 	and.w	r0, r3, #128	; 0x80
  403dfa:	b280      	uxth	r0, r0
  403dfc:	b130      	cbz	r0, 403e0c <__swsetup_r+0xac>
  403dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e02:	81a3      	strh	r3, [r4, #12]
  403e04:	f04f 30ff 	mov.w	r0, #4294967295
  403e08:	bd38      	pop	{r3, r4, r5, pc}
  403e0a:	2000      	movs	r0, #0
  403e0c:	bd38      	pop	{r3, r4, r5, pc}
  403e0e:	bf00      	nop
  403e10:	200000e8 	.word	0x200000e8

00403e14 <register_fini>:
  403e14:	4b02      	ldr	r3, [pc, #8]	; (403e20 <register_fini+0xc>)
  403e16:	b113      	cbz	r3, 403e1e <register_fini+0xa>
  403e18:	4802      	ldr	r0, [pc, #8]	; (403e24 <register_fini+0x10>)
  403e1a:	f000 b805 	b.w	403e28 <atexit>
  403e1e:	4770      	bx	lr
  403e20:	00000000 	.word	0x00000000
  403e24:	00404df5 	.word	0x00404df5

00403e28 <atexit>:
  403e28:	4601      	mov	r1, r0
  403e2a:	2000      	movs	r0, #0
  403e2c:	4602      	mov	r2, r0
  403e2e:	4603      	mov	r3, r0
  403e30:	f003 b91e 	b.w	407070 <__register_exitproc>
  403e34:	0000      	movs	r0, r0
	...

00403e38 <quorem>:
  403e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e3c:	6903      	ldr	r3, [r0, #16]
  403e3e:	690c      	ldr	r4, [r1, #16]
  403e40:	4680      	mov	r8, r0
  403e42:	42a3      	cmp	r3, r4
  403e44:	f2c0 8083 	blt.w	403f4e <quorem+0x116>
  403e48:	3c01      	subs	r4, #1
  403e4a:	00a2      	lsls	r2, r4, #2
  403e4c:	f101 0714 	add.w	r7, r1, #20
  403e50:	f100 0514 	add.w	r5, r0, #20
  403e54:	4691      	mov	r9, r2
  403e56:	9200      	str	r2, [sp, #0]
  403e58:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  403e5c:	442a      	add	r2, r5
  403e5e:	9201      	str	r2, [sp, #4]
  403e60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  403e64:	3601      	adds	r6, #1
  403e66:	fbb2 f6f6 	udiv	r6, r2, r6
  403e6a:	44b9      	add	r9, r7
  403e6c:	2e00      	cmp	r6, #0
  403e6e:	d03b      	beq.n	403ee8 <quorem+0xb0>
  403e70:	f04f 0e00 	mov.w	lr, #0
  403e74:	463a      	mov	r2, r7
  403e76:	4628      	mov	r0, r5
  403e78:	46f3      	mov	fp, lr
  403e7a:	f852 cb04 	ldr.w	ip, [r2], #4
  403e7e:	6803      	ldr	r3, [r0, #0]
  403e80:	fa1f fa8c 	uxth.w	sl, ip
  403e84:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  403e88:	fb0a ea06 	mla	sl, sl, r6, lr
  403e8c:	fb0c fc06 	mul.w	ip, ip, r6
  403e90:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  403e94:	fa1f fa8a 	uxth.w	sl, sl
  403e98:	ebca 0b0b 	rsb	fp, sl, fp
  403e9c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  403ea0:	fa1f fa83 	uxth.w	sl, r3
  403ea4:	fa1f fc8c 	uxth.w	ip, ip
  403ea8:	44da      	add	sl, fp
  403eaa:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  403eae:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  403eb2:	fa1f fa8a 	uxth.w	sl, sl
  403eb6:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  403eba:	454a      	cmp	r2, r9
  403ebc:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  403ec0:	f840 ab04 	str.w	sl, [r0], #4
  403ec4:	d9d9      	bls.n	403e7a <quorem+0x42>
  403ec6:	9a00      	ldr	r2, [sp, #0]
  403ec8:	58ab      	ldr	r3, [r5, r2]
  403eca:	b96b      	cbnz	r3, 403ee8 <quorem+0xb0>
  403ecc:	9a01      	ldr	r2, [sp, #4]
  403ece:	1f13      	subs	r3, r2, #4
  403ed0:	42ab      	cmp	r3, r5
  403ed2:	461a      	mov	r2, r3
  403ed4:	d802      	bhi.n	403edc <quorem+0xa4>
  403ed6:	f8c8 4010 	str.w	r4, [r8, #16]
  403eda:	e005      	b.n	403ee8 <quorem+0xb0>
  403edc:	6812      	ldr	r2, [r2, #0]
  403ede:	3b04      	subs	r3, #4
  403ee0:	2a00      	cmp	r2, #0
  403ee2:	d1f8      	bne.n	403ed6 <quorem+0x9e>
  403ee4:	3c01      	subs	r4, #1
  403ee6:	e7f3      	b.n	403ed0 <quorem+0x98>
  403ee8:	4640      	mov	r0, r8
  403eea:	f001 ffae 	bl	405e4a <__mcmp>
  403eee:	2800      	cmp	r0, #0
  403ef0:	db2b      	blt.n	403f4a <quorem+0x112>
  403ef2:	3601      	adds	r6, #1
  403ef4:	462b      	mov	r3, r5
  403ef6:	2000      	movs	r0, #0
  403ef8:	f857 cb04 	ldr.w	ip, [r7], #4
  403efc:	681a      	ldr	r2, [r3, #0]
  403efe:	fa1f f18c 	uxth.w	r1, ip
  403f02:	1a41      	subs	r1, r0, r1
  403f04:	fa1f fa82 	uxth.w	sl, r2
  403f08:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  403f0c:	4451      	add	r1, sl
  403f0e:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  403f12:	eb02 4221 	add.w	r2, r2, r1, asr #16
  403f16:	b289      	uxth	r1, r1
  403f18:	1410      	asrs	r0, r2, #16
  403f1a:	454f      	cmp	r7, r9
  403f1c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  403f20:	f843 2b04 	str.w	r2, [r3], #4
  403f24:	d9e8      	bls.n	403ef8 <quorem+0xc0>
  403f26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  403f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  403f2e:	b962      	cbnz	r2, 403f4a <quorem+0x112>
  403f30:	3b04      	subs	r3, #4
  403f32:	42ab      	cmp	r3, r5
  403f34:	461a      	mov	r2, r3
  403f36:	d802      	bhi.n	403f3e <quorem+0x106>
  403f38:	f8c8 4010 	str.w	r4, [r8, #16]
  403f3c:	e005      	b.n	403f4a <quorem+0x112>
  403f3e:	6812      	ldr	r2, [r2, #0]
  403f40:	3b04      	subs	r3, #4
  403f42:	2a00      	cmp	r2, #0
  403f44:	d1f8      	bne.n	403f38 <quorem+0x100>
  403f46:	3c01      	subs	r4, #1
  403f48:	e7f3      	b.n	403f32 <quorem+0xfa>
  403f4a:	4630      	mov	r0, r6
  403f4c:	e000      	b.n	403f50 <quorem+0x118>
  403f4e:	2000      	movs	r0, #0
  403f50:	b003      	add	sp, #12
  403f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403f56 <_dtoa_r>:
  403f56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f5a:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403f5c:	b09b      	sub	sp, #108	; 0x6c
  403f5e:	4682      	mov	sl, r0
  403f60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f62:	e9cd 2304 	strd	r2, r3, [sp, #16]
  403f66:	b151      	cbz	r1, 403f7e <_dtoa_r+0x28>
  403f68:	6c43      	ldr	r3, [r0, #68]	; 0x44
  403f6a:	2201      	movs	r2, #1
  403f6c:	604b      	str	r3, [r1, #4]
  403f6e:	fa02 f303 	lsl.w	r3, r2, r3
  403f72:	608b      	str	r3, [r1, #8]
  403f74:	f001 fd64 	bl	405a40 <_Bfree>
  403f78:	2300      	movs	r3, #0
  403f7a:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  403f7e:	9805      	ldr	r0, [sp, #20]
  403f80:	2800      	cmp	r0, #0
  403f82:	da05      	bge.n	403f90 <_dtoa_r+0x3a>
  403f84:	2301      	movs	r3, #1
  403f86:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  403f8a:	6023      	str	r3, [r4, #0]
  403f8c:	9105      	str	r1, [sp, #20]
  403f8e:	e001      	b.n	403f94 <_dtoa_r+0x3e>
  403f90:	2300      	movs	r3, #0
  403f92:	6023      	str	r3, [r4, #0]
  403f94:	9f05      	ldr	r7, [sp, #20]
  403f96:	4a9c      	ldr	r2, [pc, #624]	; (404208 <_dtoa_r+0x2b2>)
  403f98:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  403f9c:	0d1b      	lsrs	r3, r3, #20
  403f9e:	051b      	lsls	r3, r3, #20
  403fa0:	4293      	cmp	r3, r2
  403fa2:	d11d      	bne.n	403fe0 <_dtoa_r+0x8a>
  403fa4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403fa6:	f242 730f 	movw	r3, #9999	; 0x270f
  403faa:	6013      	str	r3, [r2, #0]
  403fac:	9b04      	ldr	r3, [sp, #16]
  403fae:	b943      	cbnz	r3, 403fc2 <_dtoa_r+0x6c>
  403fb0:	4b96      	ldr	r3, [pc, #600]	; (40420c <_dtoa_r+0x2b6>)
  403fb2:	4a97      	ldr	r2, [pc, #604]	; (404210 <_dtoa_r+0x2ba>)
  403fb4:	f3c7 0013 	ubfx	r0, r7, #0, #20
  403fb8:	2800      	cmp	r0, #0
  403fba:	bf0c      	ite	eq
  403fbc:	4610      	moveq	r0, r2
  403fbe:	4618      	movne	r0, r3
  403fc0:	e000      	b.n	403fc4 <_dtoa_r+0x6e>
  403fc2:	4892      	ldr	r0, [pc, #584]	; (40420c <_dtoa_r+0x2b6>)
  403fc4:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  403fc6:	2f00      	cmp	r7, #0
  403fc8:	f000 856f 	beq.w	404aaa <_dtoa_r+0xb54>
  403fcc:	78c3      	ldrb	r3, [r0, #3]
  403fce:	b113      	cbz	r3, 403fd6 <_dtoa_r+0x80>
  403fd0:	f100 0308 	add.w	r3, r0, #8
  403fd4:	e000      	b.n	403fd8 <_dtoa_r+0x82>
  403fd6:	1cc3      	adds	r3, r0, #3
  403fd8:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  403fda:	603b      	str	r3, [r7, #0]
  403fdc:	f000 bd65 	b.w	404aaa <_dtoa_r+0xb54>
  403fe0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  403fe4:	2200      	movs	r2, #0
  403fe6:	4620      	mov	r0, r4
  403fe8:	4629      	mov	r1, r5
  403fea:	2300      	movs	r3, #0
  403fec:	f003 f9ac 	bl	407348 <__aeabi_dcmpeq>
  403ff0:	4680      	mov	r8, r0
  403ff2:	b158      	cbz	r0, 40400c <_dtoa_r+0xb6>
  403ff4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403ff6:	2301      	movs	r3, #1
  403ff8:	603b      	str	r3, [r7, #0]
  403ffa:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  403ffc:	2f00      	cmp	r7, #0
  403ffe:	f000 8551 	beq.w	404aa4 <_dtoa_r+0xb4e>
  404002:	4884      	ldr	r0, [pc, #528]	; (404214 <_dtoa_r+0x2be>)
  404004:	6038      	str	r0, [r7, #0]
  404006:	3801      	subs	r0, #1
  404008:	f000 bd4f 	b.w	404aaa <_dtoa_r+0xb54>
  40400c:	ab19      	add	r3, sp, #100	; 0x64
  40400e:	9300      	str	r3, [sp, #0]
  404010:	ab18      	add	r3, sp, #96	; 0x60
  404012:	9301      	str	r3, [sp, #4]
  404014:	4650      	mov	r0, sl
  404016:	4622      	mov	r2, r4
  404018:	462b      	mov	r3, r5
  40401a:	f002 f806 	bl	40602a <__d2b>
  40401e:	f3c7 560a 	ubfx	r6, r7, #20, #11
  404022:	4683      	mov	fp, r0
  404024:	b15e      	cbz	r6, 40403e <_dtoa_r+0xe8>
  404026:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40402a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40402e:	4620      	mov	r0, r4
  404030:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404034:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  404038:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  40403c:	e01c      	b.n	404078 <_dtoa_r+0x122>
  40403e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404040:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404042:	441e      	add	r6, r3
  404044:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404048:	429e      	cmp	r6, r3
  40404a:	db09      	blt.n	404060 <_dtoa_r+0x10a>
  40404c:	9904      	ldr	r1, [sp, #16]
  40404e:	331f      	adds	r3, #31
  404050:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404054:	1b9b      	subs	r3, r3, r6
  404056:	fa21 f000 	lsr.w	r0, r1, r0
  40405a:	409f      	lsls	r7, r3
  40405c:	4338      	orrs	r0, r7
  40405e:	e004      	b.n	40406a <_dtoa_r+0x114>
  404060:	486d      	ldr	r0, [pc, #436]	; (404218 <_dtoa_r+0x2c2>)
  404062:	9a04      	ldr	r2, [sp, #16]
  404064:	1b80      	subs	r0, r0, r6
  404066:	fa02 f000 	lsl.w	r0, r2, r0
  40406a:	f7fd fd5f 	bl	401b2c <__aeabi_ui2d>
  40406e:	2701      	movs	r7, #1
  404070:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404074:	3e01      	subs	r6, #1
  404076:	9715      	str	r7, [sp, #84]	; 0x54
  404078:	2200      	movs	r2, #0
  40407a:	4b68      	ldr	r3, [pc, #416]	; (40421c <_dtoa_r+0x2c6>)
  40407c:	f7fd fc18 	bl	4018b0 <__aeabi_dsub>
  404080:	a35b      	add	r3, pc, #364	; (adr r3, 4041f0 <_dtoa_r+0x29a>)
  404082:	e9d3 2300 	ldrd	r2, r3, [r3]
  404086:	f7fd fdc7 	bl	401c18 <__aeabi_dmul>
  40408a:	a35b      	add	r3, pc, #364	; (adr r3, 4041f8 <_dtoa_r+0x2a2>)
  40408c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404090:	f7fd fc10 	bl	4018b4 <__adddf3>
  404094:	4604      	mov	r4, r0
  404096:	4630      	mov	r0, r6
  404098:	460d      	mov	r5, r1
  40409a:	f7fd fd57 	bl	401b4c <__aeabi_i2d>
  40409e:	a358      	add	r3, pc, #352	; (adr r3, 404200 <_dtoa_r+0x2aa>)
  4040a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040a4:	f7fd fdb8 	bl	401c18 <__aeabi_dmul>
  4040a8:	4602      	mov	r2, r0
  4040aa:	460b      	mov	r3, r1
  4040ac:	4620      	mov	r0, r4
  4040ae:	4629      	mov	r1, r5
  4040b0:	f7fd fc00 	bl	4018b4 <__adddf3>
  4040b4:	4604      	mov	r4, r0
  4040b6:	460d      	mov	r5, r1
  4040b8:	f003 f978 	bl	4073ac <__aeabi_d2iz>
  4040bc:	4629      	mov	r1, r5
  4040be:	4681      	mov	r9, r0
  4040c0:	2200      	movs	r2, #0
  4040c2:	4620      	mov	r0, r4
  4040c4:	2300      	movs	r3, #0
  4040c6:	f003 f949 	bl	40735c <__aeabi_dcmplt>
  4040ca:	b158      	cbz	r0, 4040e4 <_dtoa_r+0x18e>
  4040cc:	4648      	mov	r0, r9
  4040ce:	f7fd fd3d 	bl	401b4c <__aeabi_i2d>
  4040d2:	4602      	mov	r2, r0
  4040d4:	460b      	mov	r3, r1
  4040d6:	4620      	mov	r0, r4
  4040d8:	4629      	mov	r1, r5
  4040da:	f003 f935 	bl	407348 <__aeabi_dcmpeq>
  4040de:	b908      	cbnz	r0, 4040e4 <_dtoa_r+0x18e>
  4040e0:	f109 39ff 	add.w	r9, r9, #4294967295
  4040e4:	f1b9 0f16 	cmp.w	r9, #22
  4040e8:	d80d      	bhi.n	404106 <_dtoa_r+0x1b0>
  4040ea:	4b4d      	ldr	r3, [pc, #308]	; (404220 <_dtoa_r+0x2ca>)
  4040ec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4040f0:	e9d3 0100 	ldrd	r0, r1, [r3]
  4040f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4040f8:	f003 f94e 	bl	407398 <__aeabi_dcmpgt>
  4040fc:	b130      	cbz	r0, 40410c <_dtoa_r+0x1b6>
  4040fe:	f109 39ff 	add.w	r9, r9, #4294967295
  404102:	2700      	movs	r7, #0
  404104:	e000      	b.n	404108 <_dtoa_r+0x1b2>
  404106:	2701      	movs	r7, #1
  404108:	9714      	str	r7, [sp, #80]	; 0x50
  40410a:	e000      	b.n	40410e <_dtoa_r+0x1b8>
  40410c:	9014      	str	r0, [sp, #80]	; 0x50
  40410e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404110:	1b9e      	subs	r6, r3, r6
  404112:	3e01      	subs	r6, #1
  404114:	960a      	str	r6, [sp, #40]	; 0x28
  404116:	d504      	bpl.n	404122 <_dtoa_r+0x1cc>
  404118:	4277      	negs	r7, r6
  40411a:	9708      	str	r7, [sp, #32]
  40411c:	2700      	movs	r7, #0
  40411e:	970a      	str	r7, [sp, #40]	; 0x28
  404120:	e001      	b.n	404126 <_dtoa_r+0x1d0>
  404122:	2700      	movs	r7, #0
  404124:	9708      	str	r7, [sp, #32]
  404126:	f1b9 0f00 	cmp.w	r9, #0
  40412a:	db07      	blt.n	40413c <_dtoa_r+0x1e6>
  40412c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40412e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  404132:	444f      	add	r7, r9
  404134:	970a      	str	r7, [sp, #40]	; 0x28
  404136:	2700      	movs	r7, #0
  404138:	970e      	str	r7, [sp, #56]	; 0x38
  40413a:	e008      	b.n	40414e <_dtoa_r+0x1f8>
  40413c:	9f08      	ldr	r7, [sp, #32]
  40413e:	ebc9 0707 	rsb	r7, r9, r7
  404142:	9708      	str	r7, [sp, #32]
  404144:	f1c9 0700 	rsb	r7, r9, #0
  404148:	970e      	str	r7, [sp, #56]	; 0x38
  40414a:	2700      	movs	r7, #0
  40414c:	9711      	str	r7, [sp, #68]	; 0x44
  40414e:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404150:	2f09      	cmp	r7, #9
  404152:	d829      	bhi.n	4041a8 <_dtoa_r+0x252>
  404154:	2f05      	cmp	r7, #5
  404156:	bfc4      	itt	gt
  404158:	3f04      	subgt	r7, #4
  40415a:	9724      	strgt	r7, [sp, #144]	; 0x90
  40415c:	9f24      	ldr	r7, [sp, #144]	; 0x90
  40415e:	bfc8      	it	gt
  404160:	2400      	movgt	r4, #0
  404162:	f1a7 0302 	sub.w	r3, r7, #2
  404166:	bfd8      	it	le
  404168:	2401      	movle	r4, #1
  40416a:	2b03      	cmp	r3, #3
  40416c:	d821      	bhi.n	4041b2 <_dtoa_r+0x25c>
  40416e:	e8df f003 	tbb	[pc, r3]
  404172:	0f06      	.short	0x0f06
  404174:	0402      	.short	0x0402
  404176:	2701      	movs	r7, #1
  404178:	e002      	b.n	404180 <_dtoa_r+0x22a>
  40417a:	2701      	movs	r7, #1
  40417c:	e009      	b.n	404192 <_dtoa_r+0x23c>
  40417e:	2700      	movs	r7, #0
  404180:	970f      	str	r7, [sp, #60]	; 0x3c
  404182:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404184:	2f00      	cmp	r7, #0
  404186:	dd1e      	ble.n	4041c6 <_dtoa_r+0x270>
  404188:	970b      	str	r7, [sp, #44]	; 0x2c
  40418a:	9707      	str	r7, [sp, #28]
  40418c:	463b      	mov	r3, r7
  40418e:	e01f      	b.n	4041d0 <_dtoa_r+0x27a>
  404190:	2700      	movs	r7, #0
  404192:	970f      	str	r7, [sp, #60]	; 0x3c
  404194:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404196:	444f      	add	r7, r9
  404198:	970b      	str	r7, [sp, #44]	; 0x2c
  40419a:	3701      	adds	r7, #1
  40419c:	463b      	mov	r3, r7
  40419e:	9707      	str	r7, [sp, #28]
  4041a0:	2b01      	cmp	r3, #1
  4041a2:	bfb8      	it	lt
  4041a4:	2301      	movlt	r3, #1
  4041a6:	e013      	b.n	4041d0 <_dtoa_r+0x27a>
  4041a8:	2401      	movs	r4, #1
  4041aa:	2700      	movs	r7, #0
  4041ac:	9724      	str	r7, [sp, #144]	; 0x90
  4041ae:	940f      	str	r4, [sp, #60]	; 0x3c
  4041b0:	e001      	b.n	4041b6 <_dtoa_r+0x260>
  4041b2:	2701      	movs	r7, #1
  4041b4:	970f      	str	r7, [sp, #60]	; 0x3c
  4041b6:	f04f 37ff 	mov.w	r7, #4294967295
  4041ba:	970b      	str	r7, [sp, #44]	; 0x2c
  4041bc:	9707      	str	r7, [sp, #28]
  4041be:	2700      	movs	r7, #0
  4041c0:	2312      	movs	r3, #18
  4041c2:	9725      	str	r7, [sp, #148]	; 0x94
  4041c4:	e004      	b.n	4041d0 <_dtoa_r+0x27a>
  4041c6:	2701      	movs	r7, #1
  4041c8:	970b      	str	r7, [sp, #44]	; 0x2c
  4041ca:	9707      	str	r7, [sp, #28]
  4041cc:	463b      	mov	r3, r7
  4041ce:	9725      	str	r7, [sp, #148]	; 0x94
  4041d0:	2200      	movs	r2, #0
  4041d2:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  4041d6:	2204      	movs	r2, #4
  4041d8:	f102 0114 	add.w	r1, r2, #20
  4041dc:	4299      	cmp	r1, r3
  4041de:	d821      	bhi.n	404224 <_dtoa_r+0x2ce>
  4041e0:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  4041e4:	0052      	lsls	r2, r2, #1
  4041e6:	3101      	adds	r1, #1
  4041e8:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  4041ec:	e7f4      	b.n	4041d8 <_dtoa_r+0x282>
  4041ee:	bf00      	nop
  4041f0:	636f4361 	.word	0x636f4361
  4041f4:	3fd287a7 	.word	0x3fd287a7
  4041f8:	8b60c8b3 	.word	0x8b60c8b3
  4041fc:	3fc68a28 	.word	0x3fc68a28
  404200:	509f79fb 	.word	0x509f79fb
  404204:	3fd34413 	.word	0x3fd34413
  404208:	7ff00000 	.word	0x7ff00000
  40420c:	00408249 	.word	0x00408249
  404210:	00408240 	.word	0x00408240
  404214:	0040821f 	.word	0x0040821f
  404218:	fffffbee 	.word	0xfffffbee
  40421c:	3ff80000 	.word	0x3ff80000
  404220:	00408268 	.word	0x00408268
  404224:	4650      	mov	r0, sl
  404226:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  40422a:	f001 fbe3 	bl	4059f4 <_Balloc>
  40422e:	9f07      	ldr	r7, [sp, #28]
  404230:	9009      	str	r0, [sp, #36]	; 0x24
  404232:	2f0e      	cmp	r7, #14
  404234:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  404238:	f200 816a 	bhi.w	404510 <_dtoa_r+0x5ba>
  40423c:	2c00      	cmp	r4, #0
  40423e:	f000 8167 	beq.w	404510 <_dtoa_r+0x5ba>
  404242:	f1b9 0f00 	cmp.w	r9, #0
  404246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40424a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40424e:	dd31      	ble.n	4042b4 <_dtoa_r+0x35e>
  404250:	4a80      	ldr	r2, [pc, #512]	; (404454 <_dtoa_r+0x4fe>)
  404252:	f009 030f 	and.w	r3, r9, #15
  404256:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40425a:	ea4f 1429 	mov.w	r4, r9, asr #4
  40425e:	e9d3 0100 	ldrd	r0, r1, [r3]
  404262:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404266:	06e0      	lsls	r0, r4, #27
  404268:	d50c      	bpl.n	404284 <_dtoa_r+0x32e>
  40426a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40426e:	4b7a      	ldr	r3, [pc, #488]	; (404458 <_dtoa_r+0x502>)
  404270:	f004 040f 	and.w	r4, r4, #15
  404274:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404278:	f7fd fdf8 	bl	401e6c <__aeabi_ddiv>
  40427c:	2703      	movs	r7, #3
  40427e:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404282:	e000      	b.n	404286 <_dtoa_r+0x330>
  404284:	2702      	movs	r7, #2
  404286:	4d74      	ldr	r5, [pc, #464]	; (404458 <_dtoa_r+0x502>)
  404288:	b16c      	cbz	r4, 4042a6 <_dtoa_r+0x350>
  40428a:	07e1      	lsls	r1, r4, #31
  40428c:	d508      	bpl.n	4042a0 <_dtoa_r+0x34a>
  40428e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404292:	e9d5 2300 	ldrd	r2, r3, [r5]
  404296:	f7fd fcbf 	bl	401c18 <__aeabi_dmul>
  40429a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40429e:	3701      	adds	r7, #1
  4042a0:	1064      	asrs	r4, r4, #1
  4042a2:	3508      	adds	r5, #8
  4042a4:	e7f0      	b.n	404288 <_dtoa_r+0x332>
  4042a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  4042ae:	f7fd fddd 	bl	401e6c <__aeabi_ddiv>
  4042b2:	e01b      	b.n	4042ec <_dtoa_r+0x396>
  4042b4:	f1c9 0400 	rsb	r4, r9, #0
  4042b8:	b1dc      	cbz	r4, 4042f2 <_dtoa_r+0x39c>
  4042ba:	4b66      	ldr	r3, [pc, #408]	; (404454 <_dtoa_r+0x4fe>)
  4042bc:	f004 020f 	and.w	r2, r4, #15
  4042c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4042c4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042cc:	f7fd fca4 	bl	401c18 <__aeabi_dmul>
  4042d0:	4d61      	ldr	r5, [pc, #388]	; (404458 <_dtoa_r+0x502>)
  4042d2:	1124      	asrs	r4, r4, #4
  4042d4:	2702      	movs	r7, #2
  4042d6:	b14c      	cbz	r4, 4042ec <_dtoa_r+0x396>
  4042d8:	07e2      	lsls	r2, r4, #31
  4042da:	d504      	bpl.n	4042e6 <_dtoa_r+0x390>
  4042dc:	e9d5 2300 	ldrd	r2, r3, [r5]
  4042e0:	3701      	adds	r7, #1
  4042e2:	f7fd fc99 	bl	401c18 <__aeabi_dmul>
  4042e6:	1064      	asrs	r4, r4, #1
  4042e8:	3508      	adds	r5, #8
  4042ea:	e7f4      	b.n	4042d6 <_dtoa_r+0x380>
  4042ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4042f0:	e000      	b.n	4042f4 <_dtoa_r+0x39e>
  4042f2:	2702      	movs	r7, #2
  4042f4:	9914      	ldr	r1, [sp, #80]	; 0x50
  4042f6:	b1e9      	cbz	r1, 404334 <_dtoa_r+0x3de>
  4042f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4042fc:	2200      	movs	r2, #0
  4042fe:	4620      	mov	r0, r4
  404300:	4629      	mov	r1, r5
  404302:	4b56      	ldr	r3, [pc, #344]	; (40445c <_dtoa_r+0x506>)
  404304:	f003 f82a 	bl	40735c <__aeabi_dcmplt>
  404308:	b1c8      	cbz	r0, 40433e <_dtoa_r+0x3e8>
  40430a:	9a07      	ldr	r2, [sp, #28]
  40430c:	b1e2      	cbz	r2, 404348 <_dtoa_r+0x3f2>
  40430e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404310:	2b00      	cmp	r3, #0
  404312:	f340 80f9 	ble.w	404508 <_dtoa_r+0x5b2>
  404316:	f109 30ff 	add.w	r0, r9, #4294967295
  40431a:	9010      	str	r0, [sp, #64]	; 0x40
  40431c:	4629      	mov	r1, r5
  40431e:	4620      	mov	r0, r4
  404320:	2200      	movs	r2, #0
  404322:	4b4f      	ldr	r3, [pc, #316]	; (404460 <_dtoa_r+0x50a>)
  404324:	f7fd fc78 	bl	401c18 <__aeabi_dmul>
  404328:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40432c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40432e:	3701      	adds	r7, #1
  404330:	910c      	str	r1, [sp, #48]	; 0x30
  404332:	e00d      	b.n	404350 <_dtoa_r+0x3fa>
  404334:	9a07      	ldr	r2, [sp, #28]
  404336:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  40433a:	920c      	str	r2, [sp, #48]	; 0x30
  40433c:	e008      	b.n	404350 <_dtoa_r+0x3fa>
  40433e:	9b07      	ldr	r3, [sp, #28]
  404340:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404344:	930c      	str	r3, [sp, #48]	; 0x30
  404346:	e003      	b.n	404350 <_dtoa_r+0x3fa>
  404348:	9807      	ldr	r0, [sp, #28]
  40434a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  40434e:	900c      	str	r0, [sp, #48]	; 0x30
  404350:	4638      	mov	r0, r7
  404352:	f7fd fbfb 	bl	401b4c <__aeabi_i2d>
  404356:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40435a:	f7fd fc5d 	bl	401c18 <__aeabi_dmul>
  40435e:	2200      	movs	r2, #0
  404360:	4b40      	ldr	r3, [pc, #256]	; (404464 <_dtoa_r+0x50e>)
  404362:	f7fd faa7 	bl	4018b4 <__adddf3>
  404366:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404368:	4604      	mov	r4, r0
  40436a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40436e:	b9cf      	cbnz	r7, 4043a4 <_dtoa_r+0x44e>
  404370:	2200      	movs	r2, #0
  404372:	4b3d      	ldr	r3, [pc, #244]	; (404468 <_dtoa_r+0x512>)
  404374:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404378:	f7fd fa9a 	bl	4018b0 <__aeabi_dsub>
  40437c:	4622      	mov	r2, r4
  40437e:	462b      	mov	r3, r5
  404380:	4606      	mov	r6, r0
  404382:	460f      	mov	r7, r1
  404384:	f003 f808 	bl	407398 <__aeabi_dcmpgt>
  404388:	2800      	cmp	r0, #0
  40438a:	f040 8252 	bne.w	404832 <_dtoa_r+0x8dc>
  40438e:	4622      	mov	r2, r4
  404390:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404394:	4630      	mov	r0, r6
  404396:	4639      	mov	r1, r7
  404398:	f002 ffe0 	bl	40735c <__aeabi_dcmplt>
  40439c:	2800      	cmp	r0, #0
  40439e:	f040 823e 	bne.w	40481e <_dtoa_r+0x8c8>
  4043a2:	e0b1      	b.n	404508 <_dtoa_r+0x5b2>
  4043a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4043a6:	4b2b      	ldr	r3, [pc, #172]	; (404454 <_dtoa_r+0x4fe>)
  4043a8:	1e7a      	subs	r2, r7, #1
  4043aa:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4043ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4043b0:	2f00      	cmp	r7, #0
  4043b2:	d05d      	beq.n	404470 <_dtoa_r+0x51a>
  4043b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043b8:	2000      	movs	r0, #0
  4043ba:	492c      	ldr	r1, [pc, #176]	; (40446c <_dtoa_r+0x516>)
  4043bc:	f7fd fd56 	bl	401e6c <__aeabi_ddiv>
  4043c0:	4622      	mov	r2, r4
  4043c2:	462b      	mov	r3, r5
  4043c4:	f7fd fa74 	bl	4018b0 <__aeabi_dsub>
  4043c8:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  4043cc:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4043d0:	4604      	mov	r4, r0
  4043d2:	460d      	mov	r5, r1
  4043d4:	4639      	mov	r1, r7
  4043d6:	4630      	mov	r0, r6
  4043d8:	f002 ffe8 	bl	4073ac <__aeabi_d2iz>
  4043dc:	9002      	str	r0, [sp, #8]
  4043de:	f7fd fbb5 	bl	401b4c <__aeabi_i2d>
  4043e2:	4602      	mov	r2, r0
  4043e4:	460b      	mov	r3, r1
  4043e6:	4630      	mov	r0, r6
  4043e8:	4639      	mov	r1, r7
  4043ea:	f7fd fa61 	bl	4018b0 <__aeabi_dsub>
  4043ee:	f8dd c008 	ldr.w	ip, [sp, #8]
  4043f2:	4622      	mov	r2, r4
  4043f4:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  4043f8:	f808 3b01 	strb.w	r3, [r8], #1
  4043fc:	462b      	mov	r3, r5
  4043fe:	4606      	mov	r6, r0
  404400:	460f      	mov	r7, r1
  404402:	f002 ffab 	bl	40735c <__aeabi_dcmplt>
  404406:	2800      	cmp	r0, #0
  404408:	f040 833a 	bne.w	404a80 <_dtoa_r+0xb2a>
  40440c:	4632      	mov	r2, r6
  40440e:	463b      	mov	r3, r7
  404410:	2000      	movs	r0, #0
  404412:	4912      	ldr	r1, [pc, #72]	; (40445c <_dtoa_r+0x506>)
  404414:	f7fd fa4c 	bl	4018b0 <__aeabi_dsub>
  404418:	4622      	mov	r2, r4
  40441a:	462b      	mov	r3, r5
  40441c:	f002 ff9e 	bl	40735c <__aeabi_dcmplt>
  404420:	2800      	cmp	r0, #0
  404422:	f040 80d4 	bne.w	4045ce <_dtoa_r+0x678>
  404426:	9809      	ldr	r0, [sp, #36]	; 0x24
  404428:	990c      	ldr	r1, [sp, #48]	; 0x30
  40442a:	ebc0 0308 	rsb	r3, r0, r8
  40442e:	428b      	cmp	r3, r1
  404430:	da6a      	bge.n	404508 <_dtoa_r+0x5b2>
  404432:	4620      	mov	r0, r4
  404434:	4629      	mov	r1, r5
  404436:	2200      	movs	r2, #0
  404438:	4b09      	ldr	r3, [pc, #36]	; (404460 <_dtoa_r+0x50a>)
  40443a:	f7fd fbed 	bl	401c18 <__aeabi_dmul>
  40443e:	2200      	movs	r2, #0
  404440:	4604      	mov	r4, r0
  404442:	460d      	mov	r5, r1
  404444:	4630      	mov	r0, r6
  404446:	4639      	mov	r1, r7
  404448:	4b05      	ldr	r3, [pc, #20]	; (404460 <_dtoa_r+0x50a>)
  40444a:	f7fd fbe5 	bl	401c18 <__aeabi_dmul>
  40444e:	4606      	mov	r6, r0
  404450:	460f      	mov	r7, r1
  404452:	e7bf      	b.n	4043d4 <_dtoa_r+0x47e>
  404454:	00408268 	.word	0x00408268
  404458:	00408358 	.word	0x00408358
  40445c:	3ff00000 	.word	0x3ff00000
  404460:	40240000 	.word	0x40240000
  404464:	401c0000 	.word	0x401c0000
  404468:	40140000 	.word	0x40140000
  40446c:	3fe00000 	.word	0x3fe00000
  404470:	4622      	mov	r2, r4
  404472:	e9d3 0100 	ldrd	r0, r1, [r3]
  404476:	462b      	mov	r3, r5
  404478:	f7fd fbce 	bl	401c18 <__aeabi_dmul>
  40447c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404480:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404484:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404486:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40448a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40448c:	4490      	add	r8, r2
  40448e:	4639      	mov	r1, r7
  404490:	4630      	mov	r0, r6
  404492:	f002 ff8b 	bl	4073ac <__aeabi_d2iz>
  404496:	4605      	mov	r5, r0
  404498:	f7fd fb58 	bl	401b4c <__aeabi_i2d>
  40449c:	4602      	mov	r2, r0
  40449e:	460b      	mov	r3, r1
  4044a0:	4630      	mov	r0, r6
  4044a2:	4639      	mov	r1, r7
  4044a4:	f7fd fa04 	bl	4018b0 <__aeabi_dsub>
  4044a8:	3530      	adds	r5, #48	; 0x30
  4044aa:	f804 5b01 	strb.w	r5, [r4], #1
  4044ae:	4544      	cmp	r4, r8
  4044b0:	4606      	mov	r6, r0
  4044b2:	460f      	mov	r7, r1
  4044b4:	d121      	bne.n	4044fa <_dtoa_r+0x5a4>
  4044b6:	2200      	movs	r2, #0
  4044b8:	4b87      	ldr	r3, [pc, #540]	; (4046d8 <_dtoa_r+0x782>)
  4044ba:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4044be:	f7fd f9f9 	bl	4018b4 <__adddf3>
  4044c2:	4602      	mov	r2, r0
  4044c4:	460b      	mov	r3, r1
  4044c6:	4630      	mov	r0, r6
  4044c8:	4639      	mov	r1, r7
  4044ca:	f002 ff65 	bl	407398 <__aeabi_dcmpgt>
  4044ce:	2800      	cmp	r0, #0
  4044d0:	d17d      	bne.n	4045ce <_dtoa_r+0x678>
  4044d2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4044d6:	2000      	movs	r0, #0
  4044d8:	497f      	ldr	r1, [pc, #508]	; (4046d8 <_dtoa_r+0x782>)
  4044da:	f7fd f9e9 	bl	4018b0 <__aeabi_dsub>
  4044de:	4602      	mov	r2, r0
  4044e0:	460b      	mov	r3, r1
  4044e2:	4630      	mov	r0, r6
  4044e4:	4639      	mov	r1, r7
  4044e6:	f002 ff39 	bl	40735c <__aeabi_dcmplt>
  4044ea:	b168      	cbz	r0, 404508 <_dtoa_r+0x5b2>
  4044ec:	46a0      	mov	r8, r4
  4044ee:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  4044f2:	3c01      	subs	r4, #1
  4044f4:	2b30      	cmp	r3, #48	; 0x30
  4044f6:	d0f9      	beq.n	4044ec <_dtoa_r+0x596>
  4044f8:	e2c2      	b.n	404a80 <_dtoa_r+0xb2a>
  4044fa:	2200      	movs	r2, #0
  4044fc:	4b77      	ldr	r3, [pc, #476]	; (4046dc <_dtoa_r+0x786>)
  4044fe:	f7fd fb8b 	bl	401c18 <__aeabi_dmul>
  404502:	4606      	mov	r6, r0
  404504:	460f      	mov	r7, r1
  404506:	e7c2      	b.n	40448e <_dtoa_r+0x538>
  404508:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40450c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404510:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404512:	2b00      	cmp	r3, #0
  404514:	db7c      	blt.n	404610 <_dtoa_r+0x6ba>
  404516:	f1b9 0f0e 	cmp.w	r9, #14
  40451a:	dc79      	bgt.n	404610 <_dtoa_r+0x6ba>
  40451c:	4b70      	ldr	r3, [pc, #448]	; (4046e0 <_dtoa_r+0x78a>)
  40451e:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404520:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404524:	2f00      	cmp	r7, #0
  404526:	e9d3 4500 	ldrd	r4, r5, [r3]
  40452a:	da14      	bge.n	404556 <_dtoa_r+0x600>
  40452c:	9f07      	ldr	r7, [sp, #28]
  40452e:	2f00      	cmp	r7, #0
  404530:	dc11      	bgt.n	404556 <_dtoa_r+0x600>
  404532:	f040 8176 	bne.w	404822 <_dtoa_r+0x8cc>
  404536:	4620      	mov	r0, r4
  404538:	4629      	mov	r1, r5
  40453a:	2200      	movs	r2, #0
  40453c:	4b69      	ldr	r3, [pc, #420]	; (4046e4 <_dtoa_r+0x78e>)
  40453e:	f7fd fb6b 	bl	401c18 <__aeabi_dmul>
  404542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404546:	f002 ff1d 	bl	407384 <__aeabi_dcmpge>
  40454a:	9d07      	ldr	r5, [sp, #28]
  40454c:	462c      	mov	r4, r5
  40454e:	2800      	cmp	r0, #0
  404550:	f040 8169 	bne.w	404826 <_dtoa_r+0x8d0>
  404554:	e171      	b.n	40483a <_dtoa_r+0x8e4>
  404556:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40455a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40455e:	4622      	mov	r2, r4
  404560:	462b      	mov	r3, r5
  404562:	4630      	mov	r0, r6
  404564:	4639      	mov	r1, r7
  404566:	f7fd fc81 	bl	401e6c <__aeabi_ddiv>
  40456a:	f002 ff1f 	bl	4073ac <__aeabi_d2iz>
  40456e:	9004      	str	r0, [sp, #16]
  404570:	f7fd faec 	bl	401b4c <__aeabi_i2d>
  404574:	4622      	mov	r2, r4
  404576:	462b      	mov	r3, r5
  404578:	f7fd fb4e 	bl	401c18 <__aeabi_dmul>
  40457c:	4602      	mov	r2, r0
  40457e:	460b      	mov	r3, r1
  404580:	4630      	mov	r0, r6
  404582:	4639      	mov	r1, r7
  404584:	f7fd f994 	bl	4018b0 <__aeabi_dsub>
  404588:	9f04      	ldr	r7, [sp, #16]
  40458a:	4602      	mov	r2, r0
  40458c:	f107 0630 	add.w	r6, r7, #48	; 0x30
  404590:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404592:	f808 6b01 	strb.w	r6, [r8], #1
  404596:	ebc7 0608 	rsb	r6, r7, r8
  40459a:	9f07      	ldr	r7, [sp, #28]
  40459c:	460b      	mov	r3, r1
  40459e:	42be      	cmp	r6, r7
  4045a0:	d129      	bne.n	4045f6 <_dtoa_r+0x6a0>
  4045a2:	f7fd f987 	bl	4018b4 <__adddf3>
  4045a6:	4622      	mov	r2, r4
  4045a8:	462b      	mov	r3, r5
  4045aa:	4606      	mov	r6, r0
  4045ac:	460f      	mov	r7, r1
  4045ae:	f002 fef3 	bl	407398 <__aeabi_dcmpgt>
  4045b2:	b970      	cbnz	r0, 4045d2 <_dtoa_r+0x67c>
  4045b4:	4630      	mov	r0, r6
  4045b6:	4639      	mov	r1, r7
  4045b8:	4622      	mov	r2, r4
  4045ba:	462b      	mov	r3, r5
  4045bc:	f002 fec4 	bl	407348 <__aeabi_dcmpeq>
  4045c0:	2800      	cmp	r0, #0
  4045c2:	f000 825f 	beq.w	404a84 <_dtoa_r+0xb2e>
  4045c6:	9f04      	ldr	r7, [sp, #16]
  4045c8:	07fb      	lsls	r3, r7, #31
  4045ca:	d402      	bmi.n	4045d2 <_dtoa_r+0x67c>
  4045cc:	e25a      	b.n	404a84 <_dtoa_r+0xb2e>
  4045ce:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  4045d2:	4643      	mov	r3, r8
  4045d4:	4698      	mov	r8, r3
  4045d6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  4045da:	3b01      	subs	r3, #1
  4045dc:	2a39      	cmp	r2, #57	; 0x39
  4045de:	d106      	bne.n	4045ee <_dtoa_r+0x698>
  4045e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4045e2:	429f      	cmp	r7, r3
  4045e4:	d1f6      	bne.n	4045d4 <_dtoa_r+0x67e>
  4045e6:	2230      	movs	r2, #48	; 0x30
  4045e8:	f109 0901 	add.w	r9, r9, #1
  4045ec:	703a      	strb	r2, [r7, #0]
  4045ee:	781a      	ldrb	r2, [r3, #0]
  4045f0:	3201      	adds	r2, #1
  4045f2:	701a      	strb	r2, [r3, #0]
  4045f4:	e246      	b.n	404a84 <_dtoa_r+0xb2e>
  4045f6:	2200      	movs	r2, #0
  4045f8:	4b38      	ldr	r3, [pc, #224]	; (4046dc <_dtoa_r+0x786>)
  4045fa:	f7fd fb0d 	bl	401c18 <__aeabi_dmul>
  4045fe:	2200      	movs	r2, #0
  404600:	2300      	movs	r3, #0
  404602:	4606      	mov	r6, r0
  404604:	460f      	mov	r7, r1
  404606:	f002 fe9f 	bl	407348 <__aeabi_dcmpeq>
  40460a:	2800      	cmp	r0, #0
  40460c:	d0a7      	beq.n	40455e <_dtoa_r+0x608>
  40460e:	e239      	b.n	404a84 <_dtoa_r+0xb2e>
  404610:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404612:	2f00      	cmp	r7, #0
  404614:	d030      	beq.n	404678 <_dtoa_r+0x722>
  404616:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404618:	2f01      	cmp	r7, #1
  40461a:	dc0a      	bgt.n	404632 <_dtoa_r+0x6dc>
  40461c:	9f15      	ldr	r7, [sp, #84]	; 0x54
  40461e:	b117      	cbz	r7, 404626 <_dtoa_r+0x6d0>
  404620:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404624:	e002      	b.n	40462c <_dtoa_r+0x6d6>
  404626:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404628:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40462c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40462e:	9e08      	ldr	r6, [sp, #32]
  404630:	e016      	b.n	404660 <_dtoa_r+0x70a>
  404632:	9f07      	ldr	r7, [sp, #28]
  404634:	1e7d      	subs	r5, r7, #1
  404636:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404638:	42af      	cmp	r7, r5
  40463a:	db01      	blt.n	404640 <_dtoa_r+0x6ea>
  40463c:	1b7d      	subs	r5, r7, r5
  40463e:	e006      	b.n	40464e <_dtoa_r+0x6f8>
  404640:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404642:	950e      	str	r5, [sp, #56]	; 0x38
  404644:	1beb      	subs	r3, r5, r7
  404646:	9f11      	ldr	r7, [sp, #68]	; 0x44
  404648:	2500      	movs	r5, #0
  40464a:	441f      	add	r7, r3
  40464c:	9711      	str	r7, [sp, #68]	; 0x44
  40464e:	9f07      	ldr	r7, [sp, #28]
  404650:	2f00      	cmp	r7, #0
  404652:	da03      	bge.n	40465c <_dtoa_r+0x706>
  404654:	9808      	ldr	r0, [sp, #32]
  404656:	2300      	movs	r3, #0
  404658:	1bc6      	subs	r6, r0, r7
  40465a:	e001      	b.n	404660 <_dtoa_r+0x70a>
  40465c:	9e08      	ldr	r6, [sp, #32]
  40465e:	9b07      	ldr	r3, [sp, #28]
  404660:	9f08      	ldr	r7, [sp, #32]
  404662:	4650      	mov	r0, sl
  404664:	441f      	add	r7, r3
  404666:	9708      	str	r7, [sp, #32]
  404668:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40466a:	2101      	movs	r1, #1
  40466c:	441f      	add	r7, r3
  40466e:	970a      	str	r7, [sp, #40]	; 0x28
  404670:	f001 fab8 	bl	405be4 <__i2b>
  404674:	4604      	mov	r4, r0
  404676:	e002      	b.n	40467e <_dtoa_r+0x728>
  404678:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40467a:	9e08      	ldr	r6, [sp, #32]
  40467c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40467e:	b16e      	cbz	r6, 40469c <_dtoa_r+0x746>
  404680:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404682:	2f00      	cmp	r7, #0
  404684:	dd0a      	ble.n	40469c <_dtoa_r+0x746>
  404686:	463b      	mov	r3, r7
  404688:	9f08      	ldr	r7, [sp, #32]
  40468a:	42b3      	cmp	r3, r6
  40468c:	bfa8      	it	ge
  40468e:	4633      	movge	r3, r6
  404690:	1aff      	subs	r7, r7, r3
  404692:	9708      	str	r7, [sp, #32]
  404694:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404696:	1af6      	subs	r6, r6, r3
  404698:	1aff      	subs	r7, r7, r3
  40469a:	970a      	str	r7, [sp, #40]	; 0x28
  40469c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40469e:	2f00      	cmp	r7, #0
  4046a0:	dd28      	ble.n	4046f4 <_dtoa_r+0x79e>
  4046a2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4046a4:	b307      	cbz	r7, 4046e8 <_dtoa_r+0x792>
  4046a6:	2d00      	cmp	r5, #0
  4046a8:	dd10      	ble.n	4046cc <_dtoa_r+0x776>
  4046aa:	4621      	mov	r1, r4
  4046ac:	462a      	mov	r2, r5
  4046ae:	4650      	mov	r0, sl
  4046b0:	f001 fb39 	bl	405d26 <__pow5mult>
  4046b4:	4604      	mov	r4, r0
  4046b6:	465a      	mov	r2, fp
  4046b8:	4621      	mov	r1, r4
  4046ba:	4650      	mov	r0, sl
  4046bc:	f001 fa9b 	bl	405bf6 <__multiply>
  4046c0:	4659      	mov	r1, fp
  4046c2:	4607      	mov	r7, r0
  4046c4:	4650      	mov	r0, sl
  4046c6:	f001 f9bb 	bl	405a40 <_Bfree>
  4046ca:	46bb      	mov	fp, r7
  4046cc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4046ce:	1b7a      	subs	r2, r7, r5
  4046d0:	d010      	beq.n	4046f4 <_dtoa_r+0x79e>
  4046d2:	4650      	mov	r0, sl
  4046d4:	4659      	mov	r1, fp
  4046d6:	e00a      	b.n	4046ee <_dtoa_r+0x798>
  4046d8:	3fe00000 	.word	0x3fe00000
  4046dc:	40240000 	.word	0x40240000
  4046e0:	00408268 	.word	0x00408268
  4046e4:	40140000 	.word	0x40140000
  4046e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4046ea:	4650      	mov	r0, sl
  4046ec:	4659      	mov	r1, fp
  4046ee:	f001 fb1a 	bl	405d26 <__pow5mult>
  4046f2:	4683      	mov	fp, r0
  4046f4:	4650      	mov	r0, sl
  4046f6:	2101      	movs	r1, #1
  4046f8:	f001 fa74 	bl	405be4 <__i2b>
  4046fc:	9f11      	ldr	r7, [sp, #68]	; 0x44
  4046fe:	4605      	mov	r5, r0
  404700:	2f00      	cmp	r7, #0
  404702:	dd05      	ble.n	404710 <_dtoa_r+0x7ba>
  404704:	4629      	mov	r1, r5
  404706:	4650      	mov	r0, sl
  404708:	463a      	mov	r2, r7
  40470a:	f001 fb0c 	bl	405d26 <__pow5mult>
  40470e:	4605      	mov	r5, r0
  404710:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404712:	2f01      	cmp	r7, #1
  404714:	dc12      	bgt.n	40473c <_dtoa_r+0x7e6>
  404716:	9804      	ldr	r0, [sp, #16]
  404718:	b980      	cbnz	r0, 40473c <_dtoa_r+0x7e6>
  40471a:	9905      	ldr	r1, [sp, #20]
  40471c:	f3c1 0313 	ubfx	r3, r1, #0, #20
  404720:	b973      	cbnz	r3, 404740 <_dtoa_r+0x7ea>
  404722:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  404726:	0d3f      	lsrs	r7, r7, #20
  404728:	053f      	lsls	r7, r7, #20
  40472a:	b157      	cbz	r7, 404742 <_dtoa_r+0x7ec>
  40472c:	9f08      	ldr	r7, [sp, #32]
  40472e:	3701      	adds	r7, #1
  404730:	9708      	str	r7, [sp, #32]
  404732:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404734:	3701      	adds	r7, #1
  404736:	970a      	str	r7, [sp, #40]	; 0x28
  404738:	2701      	movs	r7, #1
  40473a:	e002      	b.n	404742 <_dtoa_r+0x7ec>
  40473c:	2700      	movs	r7, #0
  40473e:	e000      	b.n	404742 <_dtoa_r+0x7ec>
  404740:	9f04      	ldr	r7, [sp, #16]
  404742:	9811      	ldr	r0, [sp, #68]	; 0x44
  404744:	b140      	cbz	r0, 404758 <_dtoa_r+0x802>
  404746:	692b      	ldr	r3, [r5, #16]
  404748:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  40474c:	6918      	ldr	r0, [r3, #16]
  40474e:	f001 f9fc 	bl	405b4a <__hi0bits>
  404752:	f1c0 0020 	rsb	r0, r0, #32
  404756:	e000      	b.n	40475a <_dtoa_r+0x804>
  404758:	2001      	movs	r0, #1
  40475a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40475c:	4403      	add	r3, r0
  40475e:	f013 031f 	ands.w	r3, r3, #31
  404762:	d00f      	beq.n	404784 <_dtoa_r+0x82e>
  404764:	f1c3 0220 	rsb	r2, r3, #32
  404768:	2a04      	cmp	r2, #4
  40476a:	dd09      	ble.n	404780 <_dtoa_r+0x82a>
  40476c:	9908      	ldr	r1, [sp, #32]
  40476e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404770:	f1c3 031c 	rsb	r3, r3, #28
  404774:	4419      	add	r1, r3
  404776:	441a      	add	r2, r3
  404778:	9108      	str	r1, [sp, #32]
  40477a:	441e      	add	r6, r3
  40477c:	920a      	str	r2, [sp, #40]	; 0x28
  40477e:	e009      	b.n	404794 <_dtoa_r+0x83e>
  404780:	d008      	beq.n	404794 <_dtoa_r+0x83e>
  404782:	4613      	mov	r3, r2
  404784:	9808      	ldr	r0, [sp, #32]
  404786:	990a      	ldr	r1, [sp, #40]	; 0x28
  404788:	331c      	adds	r3, #28
  40478a:	4418      	add	r0, r3
  40478c:	4419      	add	r1, r3
  40478e:	9008      	str	r0, [sp, #32]
  404790:	441e      	add	r6, r3
  404792:	910a      	str	r1, [sp, #40]	; 0x28
  404794:	9a08      	ldr	r2, [sp, #32]
  404796:	2a00      	cmp	r2, #0
  404798:	dd04      	ble.n	4047a4 <_dtoa_r+0x84e>
  40479a:	4659      	mov	r1, fp
  40479c:	4650      	mov	r0, sl
  40479e:	f001 fb01 	bl	405da4 <__lshift>
  4047a2:	4683      	mov	fp, r0
  4047a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047a6:	2b00      	cmp	r3, #0
  4047a8:	dd05      	ble.n	4047b6 <_dtoa_r+0x860>
  4047aa:	4629      	mov	r1, r5
  4047ac:	4650      	mov	r0, sl
  4047ae:	461a      	mov	r2, r3
  4047b0:	f001 faf8 	bl	405da4 <__lshift>
  4047b4:	4605      	mov	r5, r0
  4047b6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4047b8:	b1e0      	cbz	r0, 4047f4 <_dtoa_r+0x89e>
  4047ba:	4658      	mov	r0, fp
  4047bc:	4629      	mov	r1, r5
  4047be:	f001 fb44 	bl	405e4a <__mcmp>
  4047c2:	2800      	cmp	r0, #0
  4047c4:	da16      	bge.n	4047f4 <_dtoa_r+0x89e>
  4047c6:	4659      	mov	r1, fp
  4047c8:	4650      	mov	r0, sl
  4047ca:	220a      	movs	r2, #10
  4047cc:	2300      	movs	r3, #0
  4047ce:	f001 f940 	bl	405a52 <__multadd>
  4047d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4047d4:	f109 39ff 	add.w	r9, r9, #4294967295
  4047d8:	4683      	mov	fp, r0
  4047da:	b149      	cbz	r1, 4047f0 <_dtoa_r+0x89a>
  4047dc:	4621      	mov	r1, r4
  4047de:	220a      	movs	r2, #10
  4047e0:	4650      	mov	r0, sl
  4047e2:	2300      	movs	r3, #0
  4047e4:	f001 f935 	bl	405a52 <__multadd>
  4047e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4047ea:	4604      	mov	r4, r0
  4047ec:	9207      	str	r2, [sp, #28]
  4047ee:	e001      	b.n	4047f4 <_dtoa_r+0x89e>
  4047f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4047f2:	9307      	str	r3, [sp, #28]
  4047f4:	9807      	ldr	r0, [sp, #28]
  4047f6:	2800      	cmp	r0, #0
  4047f8:	dc29      	bgt.n	40484e <_dtoa_r+0x8f8>
  4047fa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4047fc:	2902      	cmp	r1, #2
  4047fe:	dd26      	ble.n	40484e <_dtoa_r+0x8f8>
  404800:	b988      	cbnz	r0, 404826 <_dtoa_r+0x8d0>
  404802:	4629      	mov	r1, r5
  404804:	2205      	movs	r2, #5
  404806:	9b07      	ldr	r3, [sp, #28]
  404808:	4650      	mov	r0, sl
  40480a:	f001 f922 	bl	405a52 <__multadd>
  40480e:	4605      	mov	r5, r0
  404810:	4629      	mov	r1, r5
  404812:	4658      	mov	r0, fp
  404814:	f001 fb19 	bl	405e4a <__mcmp>
  404818:	2800      	cmp	r0, #0
  40481a:	dc0e      	bgt.n	40483a <_dtoa_r+0x8e4>
  40481c:	e003      	b.n	404826 <_dtoa_r+0x8d0>
  40481e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404820:	e000      	b.n	404824 <_dtoa_r+0x8ce>
  404822:	2500      	movs	r5, #0
  404824:	462c      	mov	r4, r5
  404826:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404828:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40482c:	ea6f 0907 	mvn.w	r9, r7
  404830:	e00a      	b.n	404848 <_dtoa_r+0x8f2>
  404832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404834:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404838:	462c      	mov	r4, r5
  40483a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40483c:	2331      	movs	r3, #49	; 0x31
  40483e:	f107 0801 	add.w	r8, r7, #1
  404842:	703b      	strb	r3, [r7, #0]
  404844:	f109 0901 	add.w	r9, r9, #1
  404848:	4627      	mov	r7, r4
  40484a:	2400      	movs	r4, #0
  40484c:	e107      	b.n	404a5e <_dtoa_r+0xb08>
  40484e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  404850:	2800      	cmp	r0, #0
  404852:	f000 80bb 	beq.w	4049cc <_dtoa_r+0xa76>
  404856:	2e00      	cmp	r6, #0
  404858:	dd05      	ble.n	404866 <_dtoa_r+0x910>
  40485a:	4621      	mov	r1, r4
  40485c:	4650      	mov	r0, sl
  40485e:	4632      	mov	r2, r6
  404860:	f001 faa0 	bl	405da4 <__lshift>
  404864:	4604      	mov	r4, r0
  404866:	b19f      	cbz	r7, 404890 <_dtoa_r+0x93a>
  404868:	6861      	ldr	r1, [r4, #4]
  40486a:	4650      	mov	r0, sl
  40486c:	f001 f8c2 	bl	4059f4 <_Balloc>
  404870:	6922      	ldr	r2, [r4, #16]
  404872:	4606      	mov	r6, r0
  404874:	3202      	adds	r2, #2
  404876:	f104 010c 	add.w	r1, r4, #12
  40487a:	0092      	lsls	r2, r2, #2
  40487c:	300c      	adds	r0, #12
  40487e:	f001 f893 	bl	4059a8 <memcpy>
  404882:	4650      	mov	r0, sl
  404884:	4631      	mov	r1, r6
  404886:	2201      	movs	r2, #1
  404888:	f001 fa8c 	bl	405da4 <__lshift>
  40488c:	4607      	mov	r7, r0
  40488e:	e000      	b.n	404892 <_dtoa_r+0x93c>
  404890:	4627      	mov	r7, r4
  404892:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404894:	4629      	mov	r1, r5
  404896:	4658      	mov	r0, fp
  404898:	f7ff face 	bl	403e38 <quorem>
  40489c:	4621      	mov	r1, r4
  40489e:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4048a2:	4680      	mov	r8, r0
  4048a4:	4658      	mov	r0, fp
  4048a6:	f8cd c008 	str.w	ip, [sp, #8]
  4048aa:	f001 face 	bl	405e4a <__mcmp>
  4048ae:	463a      	mov	r2, r7
  4048b0:	9008      	str	r0, [sp, #32]
  4048b2:	4629      	mov	r1, r5
  4048b4:	4650      	mov	r0, sl
  4048b6:	f001 fae5 	bl	405e84 <__mdiff>
  4048ba:	68c3      	ldr	r3, [r0, #12]
  4048bc:	4602      	mov	r2, r0
  4048be:	f8dd c008 	ldr.w	ip, [sp, #8]
  4048c2:	b94b      	cbnz	r3, 4048d8 <_dtoa_r+0x982>
  4048c4:	4611      	mov	r1, r2
  4048c6:	4658      	mov	r0, fp
  4048c8:	9203      	str	r2, [sp, #12]
  4048ca:	f001 fabe 	bl	405e4a <__mcmp>
  4048ce:	9a03      	ldr	r2, [sp, #12]
  4048d0:	4603      	mov	r3, r0
  4048d2:	f8dd c008 	ldr.w	ip, [sp, #8]
  4048d6:	e000      	b.n	4048da <_dtoa_r+0x984>
  4048d8:	2301      	movs	r3, #1
  4048da:	4650      	mov	r0, sl
  4048dc:	4611      	mov	r1, r2
  4048de:	9303      	str	r3, [sp, #12]
  4048e0:	f8cd c008 	str.w	ip, [sp, #8]
  4048e4:	f001 f8ac 	bl	405a40 <_Bfree>
  4048e8:	9b03      	ldr	r3, [sp, #12]
  4048ea:	f8dd c008 	ldr.w	ip, [sp, #8]
  4048ee:	b963      	cbnz	r3, 40490a <_dtoa_r+0x9b4>
  4048f0:	9924      	ldr	r1, [sp, #144]	; 0x90
  4048f2:	b951      	cbnz	r1, 40490a <_dtoa_r+0x9b4>
  4048f4:	9804      	ldr	r0, [sp, #16]
  4048f6:	f000 0201 	and.w	r2, r0, #1
  4048fa:	b932      	cbnz	r2, 40490a <_dtoa_r+0x9b4>
  4048fc:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404900:	d035      	beq.n	40496e <_dtoa_r+0xa18>
  404902:	9b08      	ldr	r3, [sp, #32]
  404904:	2b00      	cmp	r3, #0
  404906:	dc24      	bgt.n	404952 <_dtoa_r+0x9fc>
  404908:	e025      	b.n	404956 <_dtoa_r+0xa00>
  40490a:	9808      	ldr	r0, [sp, #32]
  40490c:	2800      	cmp	r0, #0
  40490e:	da02      	bge.n	404916 <_dtoa_r+0x9c0>
  404910:	2b00      	cmp	r3, #0
  404912:	dc08      	bgt.n	404926 <_dtoa_r+0x9d0>
  404914:	e01f      	b.n	404956 <_dtoa_r+0xa00>
  404916:	d123      	bne.n	404960 <_dtoa_r+0xa0a>
  404918:	9924      	ldr	r1, [sp, #144]	; 0x90
  40491a:	bb09      	cbnz	r1, 404960 <_dtoa_r+0xa0a>
  40491c:	9804      	ldr	r0, [sp, #16]
  40491e:	f000 0201 	and.w	r2, r0, #1
  404922:	b9ea      	cbnz	r2, 404960 <_dtoa_r+0xa0a>
  404924:	e7f4      	b.n	404910 <_dtoa_r+0x9ba>
  404926:	4659      	mov	r1, fp
  404928:	2201      	movs	r2, #1
  40492a:	4650      	mov	r0, sl
  40492c:	f8cd c008 	str.w	ip, [sp, #8]
  404930:	f001 fa38 	bl	405da4 <__lshift>
  404934:	4629      	mov	r1, r5
  404936:	4683      	mov	fp, r0
  404938:	f001 fa87 	bl	405e4a <__mcmp>
  40493c:	2800      	cmp	r0, #0
  40493e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404942:	dc03      	bgt.n	40494c <_dtoa_r+0x9f6>
  404944:	d107      	bne.n	404956 <_dtoa_r+0xa00>
  404946:	f01c 0f01 	tst.w	ip, #1
  40494a:	d004      	beq.n	404956 <_dtoa_r+0xa00>
  40494c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404950:	d00d      	beq.n	40496e <_dtoa_r+0xa18>
  404952:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  404956:	f106 0801 	add.w	r8, r6, #1
  40495a:	f886 c000 	strb.w	ip, [r6]
  40495e:	e07e      	b.n	404a5e <_dtoa_r+0xb08>
  404960:	2b00      	cmp	r3, #0
  404962:	f106 0801 	add.w	r8, r6, #1
  404966:	dd09      	ble.n	40497c <_dtoa_r+0xa26>
  404968:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40496c:	d103      	bne.n	404976 <_dtoa_r+0xa20>
  40496e:	2339      	movs	r3, #57	; 0x39
  404970:	7033      	strb	r3, [r6, #0]
  404972:	3601      	adds	r6, #1
  404974:	e05b      	b.n	404a2e <_dtoa_r+0xad8>
  404976:	f10c 0301 	add.w	r3, ip, #1
  40497a:	e068      	b.n	404a4e <_dtoa_r+0xaf8>
  40497c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40497e:	9a07      	ldr	r2, [sp, #28]
  404980:	ebc1 0308 	rsb	r3, r1, r8
  404984:	4646      	mov	r6, r8
  404986:	4293      	cmp	r3, r2
  404988:	f806 cc01 	strb.w	ip, [r6, #-1]
  40498c:	d03c      	beq.n	404a08 <_dtoa_r+0xab2>
  40498e:	4659      	mov	r1, fp
  404990:	220a      	movs	r2, #10
  404992:	2300      	movs	r3, #0
  404994:	4650      	mov	r0, sl
  404996:	f001 f85c 	bl	405a52 <__multadd>
  40499a:	42bc      	cmp	r4, r7
  40499c:	4683      	mov	fp, r0
  40499e:	4621      	mov	r1, r4
  4049a0:	4650      	mov	r0, sl
  4049a2:	f04f 020a 	mov.w	r2, #10
  4049a6:	f04f 0300 	mov.w	r3, #0
  4049aa:	d104      	bne.n	4049b6 <_dtoa_r+0xa60>
  4049ac:	f001 f851 	bl	405a52 <__multadd>
  4049b0:	4604      	mov	r4, r0
  4049b2:	4607      	mov	r7, r0
  4049b4:	e76e      	b.n	404894 <_dtoa_r+0x93e>
  4049b6:	f001 f84c 	bl	405a52 <__multadd>
  4049ba:	4639      	mov	r1, r7
  4049bc:	4604      	mov	r4, r0
  4049be:	220a      	movs	r2, #10
  4049c0:	4650      	mov	r0, sl
  4049c2:	2300      	movs	r3, #0
  4049c4:	f001 f845 	bl	405a52 <__multadd>
  4049c8:	4607      	mov	r7, r0
  4049ca:	e763      	b.n	404894 <_dtoa_r+0x93e>
  4049cc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4049ce:	4658      	mov	r0, fp
  4049d0:	4629      	mov	r1, r5
  4049d2:	f7ff fa31 	bl	403e38 <quorem>
  4049d6:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4049d8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4049dc:	f807 c006 	strb.w	ip, [r7, r6]
  4049e0:	9f07      	ldr	r7, [sp, #28]
  4049e2:	3601      	adds	r6, #1
  4049e4:	42be      	cmp	r6, r7
  4049e6:	db07      	blt.n	4049f8 <_dtoa_r+0xaa2>
  4049e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4049ea:	2f01      	cmp	r7, #1
  4049ec:	bfac      	ite	ge
  4049ee:	19f6      	addge	r6, r6, r7
  4049f0:	3601      	addlt	r6, #1
  4049f2:	4627      	mov	r7, r4
  4049f4:	2400      	movs	r4, #0
  4049f6:	e007      	b.n	404a08 <_dtoa_r+0xab2>
  4049f8:	4659      	mov	r1, fp
  4049fa:	4650      	mov	r0, sl
  4049fc:	220a      	movs	r2, #10
  4049fe:	2300      	movs	r3, #0
  404a00:	f001 f827 	bl	405a52 <__multadd>
  404a04:	4683      	mov	fp, r0
  404a06:	e7e2      	b.n	4049ce <_dtoa_r+0xa78>
  404a08:	4659      	mov	r1, fp
  404a0a:	2201      	movs	r2, #1
  404a0c:	4650      	mov	r0, sl
  404a0e:	f8cd c008 	str.w	ip, [sp, #8]
  404a12:	f001 f9c7 	bl	405da4 <__lshift>
  404a16:	4629      	mov	r1, r5
  404a18:	4683      	mov	fp, r0
  404a1a:	f001 fa16 	bl	405e4a <__mcmp>
  404a1e:	2800      	cmp	r0, #0
  404a20:	f8dd c008 	ldr.w	ip, [sp, #8]
  404a24:	dc03      	bgt.n	404a2e <_dtoa_r+0xad8>
  404a26:	d114      	bne.n	404a52 <_dtoa_r+0xafc>
  404a28:	f01c 0f01 	tst.w	ip, #1
  404a2c:	d011      	beq.n	404a52 <_dtoa_r+0xafc>
  404a2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  404a32:	46b0      	mov	r8, r6
  404a34:	2b39      	cmp	r3, #57	; 0x39
  404a36:	f106 36ff 	add.w	r6, r6, #4294967295
  404a3a:	d107      	bne.n	404a4c <_dtoa_r+0xaf6>
  404a3c:	9809      	ldr	r0, [sp, #36]	; 0x24
  404a3e:	42b0      	cmp	r0, r6
  404a40:	d1f5      	bne.n	404a2e <_dtoa_r+0xad8>
  404a42:	2331      	movs	r3, #49	; 0x31
  404a44:	f109 0901 	add.w	r9, r9, #1
  404a48:	7003      	strb	r3, [r0, #0]
  404a4a:	e008      	b.n	404a5e <_dtoa_r+0xb08>
  404a4c:	3301      	adds	r3, #1
  404a4e:	7033      	strb	r3, [r6, #0]
  404a50:	e005      	b.n	404a5e <_dtoa_r+0xb08>
  404a52:	46b0      	mov	r8, r6
  404a54:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  404a58:	3e01      	subs	r6, #1
  404a5a:	2b30      	cmp	r3, #48	; 0x30
  404a5c:	d0f9      	beq.n	404a52 <_dtoa_r+0xafc>
  404a5e:	4650      	mov	r0, sl
  404a60:	4629      	mov	r1, r5
  404a62:	f000 ffed 	bl	405a40 <_Bfree>
  404a66:	b16f      	cbz	r7, 404a84 <_dtoa_r+0xb2e>
  404a68:	b12c      	cbz	r4, 404a76 <_dtoa_r+0xb20>
  404a6a:	42bc      	cmp	r4, r7
  404a6c:	d003      	beq.n	404a76 <_dtoa_r+0xb20>
  404a6e:	4650      	mov	r0, sl
  404a70:	4621      	mov	r1, r4
  404a72:	f000 ffe5 	bl	405a40 <_Bfree>
  404a76:	4650      	mov	r0, sl
  404a78:	4639      	mov	r1, r7
  404a7a:	f000 ffe1 	bl	405a40 <_Bfree>
  404a7e:	e001      	b.n	404a84 <_dtoa_r+0xb2e>
  404a80:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404a84:	4650      	mov	r0, sl
  404a86:	4659      	mov	r1, fp
  404a88:	f000 ffda 	bl	405a40 <_Bfree>
  404a8c:	2300      	movs	r3, #0
  404a8e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a90:	f888 3000 	strb.w	r3, [r8]
  404a94:	f109 0301 	add.w	r3, r9, #1
  404a98:	603b      	str	r3, [r7, #0]
  404a9a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404a9c:	b127      	cbz	r7, 404aa8 <_dtoa_r+0xb52>
  404a9e:	f8c7 8000 	str.w	r8, [r7]
  404aa2:	e001      	b.n	404aa8 <_dtoa_r+0xb52>
  404aa4:	4802      	ldr	r0, [pc, #8]	; (404ab0 <_dtoa_r+0xb5a>)
  404aa6:	e000      	b.n	404aaa <_dtoa_r+0xb54>
  404aa8:	9809      	ldr	r0, [sp, #36]	; 0x24
  404aaa:	b01b      	add	sp, #108	; 0x6c
  404aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ab0:	0040821e 	.word	0x0040821e
  404ab4:	f3af 8000 	nop.w

00404ab8 <__sflush_r>:
  404ab8:	898a      	ldrh	r2, [r1, #12]
  404aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404abe:	b293      	uxth	r3, r2
  404ac0:	4605      	mov	r5, r0
  404ac2:	0718      	lsls	r0, r3, #28
  404ac4:	460c      	mov	r4, r1
  404ac6:	d45e      	bmi.n	404b86 <__sflush_r+0xce>
  404ac8:	684b      	ldr	r3, [r1, #4]
  404aca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  404ace:	2b00      	cmp	r3, #0
  404ad0:	818a      	strh	r2, [r1, #12]
  404ad2:	dc02      	bgt.n	404ada <__sflush_r+0x22>
  404ad4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  404ad6:	2b00      	cmp	r3, #0
  404ad8:	dd18      	ble.n	404b0c <__sflush_r+0x54>
  404ada:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404adc:	b1b6      	cbz	r6, 404b0c <__sflush_r+0x54>
  404ade:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  404ae2:	2300      	movs	r3, #0
  404ae4:	b292      	uxth	r2, r2
  404ae6:	682f      	ldr	r7, [r5, #0]
  404ae8:	602b      	str	r3, [r5, #0]
  404aea:	b10a      	cbz	r2, 404af0 <__sflush_r+0x38>
  404aec:	6d22      	ldr	r2, [r4, #80]	; 0x50
  404aee:	e010      	b.n	404b12 <__sflush_r+0x5a>
  404af0:	69e1      	ldr	r1, [r4, #28]
  404af2:	4628      	mov	r0, r5
  404af4:	2301      	movs	r3, #1
  404af6:	47b0      	blx	r6
  404af8:	1c41      	adds	r1, r0, #1
  404afa:	4602      	mov	r2, r0
  404afc:	d109      	bne.n	404b12 <__sflush_r+0x5a>
  404afe:	682b      	ldr	r3, [r5, #0]
  404b00:	b13b      	cbz	r3, 404b12 <__sflush_r+0x5a>
  404b02:	2b1d      	cmp	r3, #29
  404b04:	d001      	beq.n	404b0a <__sflush_r+0x52>
  404b06:	2b16      	cmp	r3, #22
  404b08:	d14a      	bne.n	404ba0 <__sflush_r+0xe8>
  404b0a:	602f      	str	r7, [r5, #0]
  404b0c:	2000      	movs	r0, #0
  404b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b12:	89a3      	ldrh	r3, [r4, #12]
  404b14:	075b      	lsls	r3, r3, #29
  404b16:	d505      	bpl.n	404b24 <__sflush_r+0x6c>
  404b18:	6863      	ldr	r3, [r4, #4]
  404b1a:	1ad2      	subs	r2, r2, r3
  404b1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  404b1e:	b10b      	cbz	r3, 404b24 <__sflush_r+0x6c>
  404b20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404b22:	1ad2      	subs	r2, r2, r3
  404b24:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404b26:	4628      	mov	r0, r5
  404b28:	69e1      	ldr	r1, [r4, #28]
  404b2a:	2300      	movs	r3, #0
  404b2c:	47b0      	blx	r6
  404b2e:	1c46      	adds	r6, r0, #1
  404b30:	89a2      	ldrh	r2, [r4, #12]
  404b32:	d105      	bne.n	404b40 <__sflush_r+0x88>
  404b34:	682b      	ldr	r3, [r5, #0]
  404b36:	b11b      	cbz	r3, 404b40 <__sflush_r+0x88>
  404b38:	2b1d      	cmp	r3, #29
  404b3a:	d001      	beq.n	404b40 <__sflush_r+0x88>
  404b3c:	2b16      	cmp	r3, #22
  404b3e:	d11d      	bne.n	404b7c <__sflush_r+0xc4>
  404b40:	2300      	movs	r3, #0
  404b42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  404b46:	b292      	uxth	r2, r2
  404b48:	6063      	str	r3, [r4, #4]
  404b4a:	6923      	ldr	r3, [r4, #16]
  404b4c:	04d1      	lsls	r1, r2, #19
  404b4e:	81a2      	strh	r2, [r4, #12]
  404b50:	6023      	str	r3, [r4, #0]
  404b52:	d504      	bpl.n	404b5e <__sflush_r+0xa6>
  404b54:	1c42      	adds	r2, r0, #1
  404b56:	d101      	bne.n	404b5c <__sflush_r+0xa4>
  404b58:	682b      	ldr	r3, [r5, #0]
  404b5a:	b903      	cbnz	r3, 404b5e <__sflush_r+0xa6>
  404b5c:	6520      	str	r0, [r4, #80]	; 0x50
  404b5e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404b60:	602f      	str	r7, [r5, #0]
  404b62:	2900      	cmp	r1, #0
  404b64:	d0d2      	beq.n	404b0c <__sflush_r+0x54>
  404b66:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404b6a:	4299      	cmp	r1, r3
  404b6c:	d002      	beq.n	404b74 <__sflush_r+0xbc>
  404b6e:	4628      	mov	r0, r5
  404b70:	f000 fa10 	bl	404f94 <_free_r>
  404b74:	2000      	movs	r0, #0
  404b76:	6320      	str	r0, [r4, #48]	; 0x30
  404b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404b80:	81a2      	strh	r2, [r4, #12]
  404b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b86:	690e      	ldr	r6, [r1, #16]
  404b88:	2e00      	cmp	r6, #0
  404b8a:	d0bf      	beq.n	404b0c <__sflush_r+0x54>
  404b8c:	079b      	lsls	r3, r3, #30
  404b8e:	680a      	ldr	r2, [r1, #0]
  404b90:	bf0c      	ite	eq
  404b92:	694b      	ldreq	r3, [r1, #20]
  404b94:	2300      	movne	r3, #0
  404b96:	ebc6 0802 	rsb	r8, r6, r2
  404b9a:	600e      	str	r6, [r1, #0]
  404b9c:	608b      	str	r3, [r1, #8]
  404b9e:	e012      	b.n	404bc6 <__sflush_r+0x10e>
  404ba0:	89a3      	ldrh	r3, [r4, #12]
  404ba2:	f04f 30ff 	mov.w	r0, #4294967295
  404ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404baa:	81a3      	strh	r3, [r4, #12]
  404bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bb0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404bb2:	4628      	mov	r0, r5
  404bb4:	69e1      	ldr	r1, [r4, #28]
  404bb6:	4632      	mov	r2, r6
  404bb8:	4643      	mov	r3, r8
  404bba:	47b8      	blx	r7
  404bbc:	2800      	cmp	r0, #0
  404bbe:	ddef      	ble.n	404ba0 <__sflush_r+0xe8>
  404bc0:	4406      	add	r6, r0
  404bc2:	ebc0 0808 	rsb	r8, r0, r8
  404bc6:	f1b8 0f00 	cmp.w	r8, #0
  404bca:	dcf1      	bgt.n	404bb0 <__sflush_r+0xf8>
  404bcc:	e79e      	b.n	404b0c <__sflush_r+0x54>

00404bce <_fflush_r>:
  404bce:	b538      	push	{r3, r4, r5, lr}
  404bd0:	460c      	mov	r4, r1
  404bd2:	4605      	mov	r5, r0
  404bd4:	b118      	cbz	r0, 404bde <_fflush_r+0x10>
  404bd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404bd8:	b90b      	cbnz	r3, 404bde <_fflush_r+0x10>
  404bda:	f000 f841 	bl	404c60 <__sinit>
  404bde:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  404be2:	b128      	cbz	r0, 404bf0 <_fflush_r+0x22>
  404be4:	4628      	mov	r0, r5
  404be6:	4621      	mov	r1, r4
  404be8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404bec:	f7ff bf64 	b.w	404ab8 <__sflush_r>
  404bf0:	bd38      	pop	{r3, r4, r5, pc}

00404bf2 <fflush>:
  404bf2:	4601      	mov	r1, r0
  404bf4:	b920      	cbnz	r0, 404c00 <fflush+0xe>
  404bf6:	4b04      	ldr	r3, [pc, #16]	; (404c08 <fflush+0x16>)
  404bf8:	4904      	ldr	r1, [pc, #16]	; (404c0c <fflush+0x1a>)
  404bfa:	6818      	ldr	r0, [r3, #0]
  404bfc:	f000 bbea 	b.w	4053d4 <_fwalk_reent>
  404c00:	4b03      	ldr	r3, [pc, #12]	; (404c10 <fflush+0x1e>)
  404c02:	6818      	ldr	r0, [r3, #0]
  404c04:	f7ff bfe3 	b.w	404bce <_fflush_r>
  404c08:	004081c4 	.word	0x004081c4
  404c0c:	00404bcf 	.word	0x00404bcf
  404c10:	200000e8 	.word	0x200000e8

00404c14 <__fp_lock>:
  404c14:	2000      	movs	r0, #0
  404c16:	4770      	bx	lr

00404c18 <__fp_unlock>:
  404c18:	2000      	movs	r0, #0
  404c1a:	4770      	bx	lr

00404c1c <_cleanup_r>:
  404c1c:	4901      	ldr	r1, [pc, #4]	; (404c24 <_cleanup_r+0x8>)
  404c1e:	f000 bbbd 	b.w	40539c <_fwalk>
  404c22:	bf00      	nop
  404c24:	00407201 	.word	0x00407201

00404c28 <__sfmoreglue>:
  404c28:	b570      	push	{r4, r5, r6, lr}
  404c2a:	1e4b      	subs	r3, r1, #1
  404c2c:	2568      	movs	r5, #104	; 0x68
  404c2e:	435d      	muls	r5, r3
  404c30:	460e      	mov	r6, r1
  404c32:	f105 0174 	add.w	r1, r5, #116	; 0x74
  404c36:	f000 fca1 	bl	40557c <_malloc_r>
  404c3a:	4604      	mov	r4, r0
  404c3c:	b140      	cbz	r0, 404c50 <__sfmoreglue+0x28>
  404c3e:	2100      	movs	r1, #0
  404c40:	e880 0042 	stmia.w	r0, {r1, r6}
  404c44:	300c      	adds	r0, #12
  404c46:	60a0      	str	r0, [r4, #8]
  404c48:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404c4c:	f7fd fb4a 	bl	4022e4 <memset>
  404c50:	4620      	mov	r0, r4
  404c52:	bd70      	pop	{r4, r5, r6, pc}

00404c54 <_cleanup>:
  404c54:	4b01      	ldr	r3, [pc, #4]	; (404c5c <_cleanup+0x8>)
  404c56:	6818      	ldr	r0, [r3, #0]
  404c58:	f7ff bfe0 	b.w	404c1c <_cleanup_r>
  404c5c:	004081c4 	.word	0x004081c4

00404c60 <__sinit>:
  404c60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c64:	6b84      	ldr	r4, [r0, #56]	; 0x38
  404c66:	4606      	mov	r6, r0
  404c68:	2c00      	cmp	r4, #0
  404c6a:	d162      	bne.n	404d32 <__sinit+0xd2>
  404c6c:	4b32      	ldr	r3, [pc, #200]	; (404d38 <__sinit+0xd8>)
  404c6e:	6845      	ldr	r5, [r0, #4]
  404c70:	63c3      	str	r3, [r0, #60]	; 0x3c
  404c72:	2303      	movs	r3, #3
  404c74:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
  404c78:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
  404c7c:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
  404c80:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 404d40 <__sinit+0xe0>
  404c84:	2304      	movs	r3, #4
  404c86:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 404d44 <__sinit+0xe4>
  404c8a:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 404d48 <__sinit+0xe8>
  404c8e:	4f2b      	ldr	r7, [pc, #172]	; (404d3c <__sinit+0xdc>)
  404c90:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404c94:	4621      	mov	r1, r4
  404c96:	81ab      	strh	r3, [r5, #12]
  404c98:	602c      	str	r4, [r5, #0]
  404c9a:	606c      	str	r4, [r5, #4]
  404c9c:	60ac      	str	r4, [r5, #8]
  404c9e:	666c      	str	r4, [r5, #100]	; 0x64
  404ca0:	81ec      	strh	r4, [r5, #14]
  404ca2:	612c      	str	r4, [r5, #16]
  404ca4:	616c      	str	r4, [r5, #20]
  404ca6:	61ac      	str	r4, [r5, #24]
  404ca8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404cac:	2208      	movs	r2, #8
  404cae:	f7fd fb19 	bl	4022e4 <memset>
  404cb2:	61ed      	str	r5, [r5, #28]
  404cb4:	f8c5 a020 	str.w	sl, [r5, #32]
  404cb8:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  404cbc:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  404cc0:	62ef      	str	r7, [r5, #44]	; 0x2c
  404cc2:	68b5      	ldr	r5, [r6, #8]
  404cc4:	2309      	movs	r3, #9
  404cc6:	f04f 0b01 	mov.w	fp, #1
  404cca:	81ab      	strh	r3, [r5, #12]
  404ccc:	602c      	str	r4, [r5, #0]
  404cce:	606c      	str	r4, [r5, #4]
  404cd0:	60ac      	str	r4, [r5, #8]
  404cd2:	666c      	str	r4, [r5, #100]	; 0x64
  404cd4:	f8a5 b00e 	strh.w	fp, [r5, #14]
  404cd8:	612c      	str	r4, [r5, #16]
  404cda:	616c      	str	r4, [r5, #20]
  404cdc:	61ac      	str	r4, [r5, #24]
  404cde:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404ce2:	4621      	mov	r1, r4
  404ce4:	2208      	movs	r2, #8
  404ce6:	f7fd fafd 	bl	4022e4 <memset>
  404cea:	61ed      	str	r5, [r5, #28]
  404cec:	f8c5 a020 	str.w	sl, [r5, #32]
  404cf0:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  404cf4:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  404cf8:	62ef      	str	r7, [r5, #44]	; 0x2c
  404cfa:	68f5      	ldr	r5, [r6, #12]
  404cfc:	2312      	movs	r3, #18
  404cfe:	81ab      	strh	r3, [r5, #12]
  404d00:	2302      	movs	r3, #2
  404d02:	602c      	str	r4, [r5, #0]
  404d04:	606c      	str	r4, [r5, #4]
  404d06:	60ac      	str	r4, [r5, #8]
  404d08:	666c      	str	r4, [r5, #100]	; 0x64
  404d0a:	81eb      	strh	r3, [r5, #14]
  404d0c:	612c      	str	r4, [r5, #16]
  404d0e:	616c      	str	r4, [r5, #20]
  404d10:	61ac      	str	r4, [r5, #24]
  404d12:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404d16:	4621      	mov	r1, r4
  404d18:	2208      	movs	r2, #8
  404d1a:	f7fd fae3 	bl	4022e4 <memset>
  404d1e:	61ed      	str	r5, [r5, #28]
  404d20:	f8c5 a020 	str.w	sl, [r5, #32]
  404d24:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  404d28:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  404d2c:	62ef      	str	r7, [r5, #44]	; 0x2c
  404d2e:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
  404d32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d36:	bf00      	nop
  404d38:	00404c1d 	.word	0x00404c1d
  404d3c:	00406603 	.word	0x00406603
  404d40:	00406581 	.word	0x00406581
  404d44:	004065a7 	.word	0x004065a7
  404d48:	004065df 	.word	0x004065df

00404d4c <__sfp>:
  404d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d4e:	4b1c      	ldr	r3, [pc, #112]	; (404dc0 <__sfp+0x74>)
  404d50:	4607      	mov	r7, r0
  404d52:	681e      	ldr	r6, [r3, #0]
  404d54:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  404d56:	b913      	cbnz	r3, 404d5e <__sfp+0x12>
  404d58:	4630      	mov	r0, r6
  404d5a:	f7ff ff81 	bl	404c60 <__sinit>
  404d5e:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  404d62:	68b4      	ldr	r4, [r6, #8]
  404d64:	6873      	ldr	r3, [r6, #4]
  404d66:	3b01      	subs	r3, #1
  404d68:	d404      	bmi.n	404d74 <__sfp+0x28>
  404d6a:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404d6e:	b175      	cbz	r5, 404d8e <__sfp+0x42>
  404d70:	3468      	adds	r4, #104	; 0x68
  404d72:	e7f8      	b.n	404d66 <__sfp+0x1a>
  404d74:	6833      	ldr	r3, [r6, #0]
  404d76:	b92b      	cbnz	r3, 404d84 <__sfp+0x38>
  404d78:	4638      	mov	r0, r7
  404d7a:	2104      	movs	r1, #4
  404d7c:	f7ff ff54 	bl	404c28 <__sfmoreglue>
  404d80:	6030      	str	r0, [r6, #0]
  404d82:	b108      	cbz	r0, 404d88 <__sfp+0x3c>
  404d84:	6836      	ldr	r6, [r6, #0]
  404d86:	e7ec      	b.n	404d62 <__sfp+0x16>
  404d88:	230c      	movs	r3, #12
  404d8a:	603b      	str	r3, [r7, #0]
  404d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404d92:	81e3      	strh	r3, [r4, #14]
  404d94:	2301      	movs	r3, #1
  404d96:	81a3      	strh	r3, [r4, #12]
  404d98:	6665      	str	r5, [r4, #100]	; 0x64
  404d9a:	6025      	str	r5, [r4, #0]
  404d9c:	60a5      	str	r5, [r4, #8]
  404d9e:	6065      	str	r5, [r4, #4]
  404da0:	6125      	str	r5, [r4, #16]
  404da2:	6165      	str	r5, [r4, #20]
  404da4:	61a5      	str	r5, [r4, #24]
  404da6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  404daa:	4629      	mov	r1, r5
  404dac:	2208      	movs	r2, #8
  404dae:	f7fd fa99 	bl	4022e4 <memset>
  404db2:	6325      	str	r5, [r4, #48]	; 0x30
  404db4:	6365      	str	r5, [r4, #52]	; 0x34
  404db6:	6465      	str	r5, [r4, #68]	; 0x44
  404db8:	64a5      	str	r5, [r4, #72]	; 0x48
  404dba:	4620      	mov	r0, r4
  404dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dbe:	bf00      	nop
  404dc0:	004081c4 	.word	0x004081c4

00404dc4 <__sfp_lock_acquire>:
  404dc4:	4770      	bx	lr

00404dc6 <__sfp_lock_release>:
  404dc6:	4770      	bx	lr

00404dc8 <__sinit_lock_acquire>:
  404dc8:	4770      	bx	lr

00404dca <__sinit_lock_release>:
  404dca:	4770      	bx	lr

00404dcc <__fp_lock_all>:
  404dcc:	4b02      	ldr	r3, [pc, #8]	; (404dd8 <__fp_lock_all+0xc>)
  404dce:	4903      	ldr	r1, [pc, #12]	; (404ddc <__fp_lock_all+0x10>)
  404dd0:	6818      	ldr	r0, [r3, #0]
  404dd2:	f000 bae3 	b.w	40539c <_fwalk>
  404dd6:	bf00      	nop
  404dd8:	200000e8 	.word	0x200000e8
  404ddc:	00404c15 	.word	0x00404c15

00404de0 <__fp_unlock_all>:
  404de0:	4b02      	ldr	r3, [pc, #8]	; (404dec <__fp_unlock_all+0xc>)
  404de2:	4903      	ldr	r1, [pc, #12]	; (404df0 <__fp_unlock_all+0x10>)
  404de4:	6818      	ldr	r0, [r3, #0]
  404de6:	f000 bad9 	b.w	40539c <_fwalk>
  404dea:	bf00      	nop
  404dec:	200000e8 	.word	0x200000e8
  404df0:	00404c19 	.word	0x00404c19

00404df4 <__libc_fini_array>:
  404df4:	b538      	push	{r3, r4, r5, lr}
  404df6:	4d08      	ldr	r5, [pc, #32]	; (404e18 <__libc_fini_array+0x24>)
  404df8:	4c08      	ldr	r4, [pc, #32]	; (404e1c <__libc_fini_array+0x28>)
  404dfa:	1b64      	subs	r4, r4, r5
  404dfc:	10a4      	asrs	r4, r4, #2
  404dfe:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  404e02:	b124      	cbz	r4, 404e0e <__libc_fini_array+0x1a>
  404e04:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404e08:	3c01      	subs	r4, #1
  404e0a:	4798      	blx	r3
  404e0c:	e7f9      	b.n	404e02 <__libc_fini_array+0xe>
  404e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404e12:	f003 bacf 	b.w	4083b4 <_fini>
  404e16:	bf00      	nop
  404e18:	004083c0 	.word	0x004083c0
  404e1c:	004083c4 	.word	0x004083c4

00404e20 <_fputwc_r>:
  404e20:	8993      	ldrh	r3, [r2, #12]
  404e22:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404e26:	460e      	mov	r6, r1
  404e28:	0499      	lsls	r1, r3, #18
  404e2a:	4680      	mov	r8, r0
  404e2c:	4614      	mov	r4, r2
  404e2e:	d406      	bmi.n	404e3e <_fputwc_r+0x1e>
  404e30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404e34:	8193      	strh	r3, [r2, #12]
  404e36:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404e38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404e3c:	6653      	str	r3, [r2, #100]	; 0x64
  404e3e:	f000 fb0b 	bl	405458 <__locale_mb_cur_max>
  404e42:	2801      	cmp	r0, #1
  404e44:	d106      	bne.n	404e54 <_fputwc_r+0x34>
  404e46:	1e73      	subs	r3, r6, #1
  404e48:	2bfe      	cmp	r3, #254	; 0xfe
  404e4a:	d803      	bhi.n	404e54 <_fputwc_r+0x34>
  404e4c:	f88d 6004 	strb.w	r6, [sp, #4]
  404e50:	4607      	mov	r7, r0
  404e52:	e00e      	b.n	404e72 <_fputwc_r+0x52>
  404e54:	4632      	mov	r2, r6
  404e56:	4640      	mov	r0, r8
  404e58:	a901      	add	r1, sp, #4
  404e5a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404e5e:	f002 f89d 	bl	406f9c <_wcrtomb_r>
  404e62:	1c42      	adds	r2, r0, #1
  404e64:	4607      	mov	r7, r0
  404e66:	d104      	bne.n	404e72 <_fputwc_r+0x52>
  404e68:	89a3      	ldrh	r3, [r4, #12]
  404e6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e6e:	81a3      	strh	r3, [r4, #12]
  404e70:	e02b      	b.n	404eca <_fputwc_r+0xaa>
  404e72:	2500      	movs	r5, #0
  404e74:	42bd      	cmp	r5, r7
  404e76:	d024      	beq.n	404ec2 <_fputwc_r+0xa2>
  404e78:	68a2      	ldr	r2, [r4, #8]
  404e7a:	ab01      	add	r3, sp, #4
  404e7c:	3a01      	subs	r2, #1
  404e7e:	2a00      	cmp	r2, #0
  404e80:	60a2      	str	r2, [r4, #8]
  404e82:	da16      	bge.n	404eb2 <_fputwc_r+0x92>
  404e84:	69a1      	ldr	r1, [r4, #24]
  404e86:	428a      	cmp	r2, r1
  404e88:	db08      	blt.n	404e9c <_fputwc_r+0x7c>
  404e8a:	5d5b      	ldrb	r3, [r3, r5]
  404e8c:	6822      	ldr	r2, [r4, #0]
  404e8e:	7013      	strb	r3, [r2, #0]
  404e90:	6823      	ldr	r3, [r4, #0]
  404e92:	7819      	ldrb	r1, [r3, #0]
  404e94:	290a      	cmp	r1, #10
  404e96:	d110      	bne.n	404eba <_fputwc_r+0x9a>
  404e98:	4640      	mov	r0, r8
  404e9a:	e001      	b.n	404ea0 <_fputwc_r+0x80>
  404e9c:	5d59      	ldrb	r1, [r3, r5]
  404e9e:	4640      	mov	r0, r8
  404ea0:	4622      	mov	r2, r4
  404ea2:	f002 f829 	bl	406ef8 <__swbuf_r>
  404ea6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  404eaa:	4258      	negs	r0, r3
  404eac:	4158      	adcs	r0, r3
  404eae:	b130      	cbz	r0, 404ebe <_fputwc_r+0x9e>
  404eb0:	e009      	b.n	404ec6 <_fputwc_r+0xa6>
  404eb2:	5d5b      	ldrb	r3, [r3, r5]
  404eb4:	6822      	ldr	r2, [r4, #0]
  404eb6:	7013      	strb	r3, [r2, #0]
  404eb8:	6823      	ldr	r3, [r4, #0]
  404eba:	3301      	adds	r3, #1
  404ebc:	6023      	str	r3, [r4, #0]
  404ebe:	3501      	adds	r5, #1
  404ec0:	e7d8      	b.n	404e74 <_fputwc_r+0x54>
  404ec2:	4630      	mov	r0, r6
  404ec4:	e001      	b.n	404eca <_fputwc_r+0xaa>
  404ec6:	f04f 30ff 	mov.w	r0, #4294967295
  404eca:	b002      	add	sp, #8
  404ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404ed0 <fputwc>:
  404ed0:	4b08      	ldr	r3, [pc, #32]	; (404ef4 <fputwc+0x24>)
  404ed2:	b570      	push	{r4, r5, r6, lr}
  404ed4:	681c      	ldr	r4, [r3, #0]
  404ed6:	4606      	mov	r6, r0
  404ed8:	460d      	mov	r5, r1
  404eda:	b124      	cbz	r4, 404ee6 <fputwc+0x16>
  404edc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404ede:	b913      	cbnz	r3, 404ee6 <fputwc+0x16>
  404ee0:	4620      	mov	r0, r4
  404ee2:	f7ff febd 	bl	404c60 <__sinit>
  404ee6:	4620      	mov	r0, r4
  404ee8:	4631      	mov	r1, r6
  404eea:	462a      	mov	r2, r5
  404eec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  404ef0:	f7ff bf96 	b.w	404e20 <_fputwc_r>
  404ef4:	200000e8 	.word	0x200000e8

00404ef8 <_malloc_trim_r>:
  404ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404efa:	4d23      	ldr	r5, [pc, #140]	; (404f88 <_malloc_trim_r+0x90>)
  404efc:	460e      	mov	r6, r1
  404efe:	4604      	mov	r4, r0
  404f00:	f000 fd76 	bl	4059f0 <__malloc_lock>
  404f04:	68ab      	ldr	r3, [r5, #8]
  404f06:	685f      	ldr	r7, [r3, #4]
  404f08:	f027 0703 	bic.w	r7, r7, #3
  404f0c:	1bbe      	subs	r6, r7, r6
  404f0e:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  404f12:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  404f16:	f026 060f 	bic.w	r6, r6, #15
  404f1a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  404f1e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  404f22:	da04      	bge.n	404f2e <_malloc_trim_r+0x36>
  404f24:	4620      	mov	r0, r4
  404f26:	f000 fd64 	bl	4059f2 <__malloc_unlock>
  404f2a:	2000      	movs	r0, #0
  404f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f2e:	4620      	mov	r0, r4
  404f30:	2100      	movs	r1, #0
  404f32:	f001 fb15 	bl	406560 <_sbrk_r>
  404f36:	68ab      	ldr	r3, [r5, #8]
  404f38:	443b      	add	r3, r7
  404f3a:	4298      	cmp	r0, r3
  404f3c:	d1f2      	bne.n	404f24 <_malloc_trim_r+0x2c>
  404f3e:	4620      	mov	r0, r4
  404f40:	4271      	negs	r1, r6
  404f42:	f001 fb0d 	bl	406560 <_sbrk_r>
  404f46:	3001      	adds	r0, #1
  404f48:	d110      	bne.n	404f6c <_malloc_trim_r+0x74>
  404f4a:	4620      	mov	r0, r4
  404f4c:	2100      	movs	r1, #0
  404f4e:	f001 fb07 	bl	406560 <_sbrk_r>
  404f52:	68ab      	ldr	r3, [r5, #8]
  404f54:	1ac2      	subs	r2, r0, r3
  404f56:	2a0f      	cmp	r2, #15
  404f58:	dde4      	ble.n	404f24 <_malloc_trim_r+0x2c>
  404f5a:	490c      	ldr	r1, [pc, #48]	; (404f8c <_malloc_trim_r+0x94>)
  404f5c:	f042 0201 	orr.w	r2, r2, #1
  404f60:	6809      	ldr	r1, [r1, #0]
  404f62:	605a      	str	r2, [r3, #4]
  404f64:	1a40      	subs	r0, r0, r1
  404f66:	490a      	ldr	r1, [pc, #40]	; (404f90 <_malloc_trim_r+0x98>)
  404f68:	6008      	str	r0, [r1, #0]
  404f6a:	e7db      	b.n	404f24 <_malloc_trim_r+0x2c>
  404f6c:	68ab      	ldr	r3, [r5, #8]
  404f6e:	1bbf      	subs	r7, r7, r6
  404f70:	f047 0701 	orr.w	r7, r7, #1
  404f74:	605f      	str	r7, [r3, #4]
  404f76:	4b06      	ldr	r3, [pc, #24]	; (404f90 <_malloc_trim_r+0x98>)
  404f78:	4620      	mov	r0, r4
  404f7a:	681a      	ldr	r2, [r3, #0]
  404f7c:	1b96      	subs	r6, r2, r6
  404f7e:	601e      	str	r6, [r3, #0]
  404f80:	f000 fd37 	bl	4059f2 <__malloc_unlock>
  404f84:	2001      	movs	r0, #1
  404f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f88:	20000594 	.word	0x20000594
  404f8c:	2000099c 	.word	0x2000099c
  404f90:	20000bb4 	.word	0x20000bb4

00404f94 <_free_r>:
  404f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f96:	4606      	mov	r6, r0
  404f98:	460d      	mov	r5, r1
  404f9a:	2900      	cmp	r1, #0
  404f9c:	f000 80a9 	beq.w	4050f2 <_free_r+0x15e>
  404fa0:	f000 fd26 	bl	4059f0 <__malloc_lock>
  404fa4:	f855 cc04 	ldr.w	ip, [r5, #-4]
  404fa8:	4c52      	ldr	r4, [pc, #328]	; (4050f4 <_free_r+0x160>)
  404faa:	f1a5 0308 	sub.w	r3, r5, #8
  404fae:	f02c 0201 	bic.w	r2, ip, #1
  404fb2:	1898      	adds	r0, r3, r2
  404fb4:	68a1      	ldr	r1, [r4, #8]
  404fb6:	6847      	ldr	r7, [r0, #4]
  404fb8:	4288      	cmp	r0, r1
  404fba:	f027 0703 	bic.w	r7, r7, #3
  404fbe:	f00c 0101 	and.w	r1, ip, #1
  404fc2:	d11b      	bne.n	404ffc <_free_r+0x68>
  404fc4:	443a      	add	r2, r7
  404fc6:	b939      	cbnz	r1, 404fd8 <_free_r+0x44>
  404fc8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404fcc:	1a5b      	subs	r3, r3, r1
  404fce:	6898      	ldr	r0, [r3, #8]
  404fd0:	440a      	add	r2, r1
  404fd2:	68d9      	ldr	r1, [r3, #12]
  404fd4:	60c1      	str	r1, [r0, #12]
  404fd6:	6088      	str	r0, [r1, #8]
  404fd8:	f042 0101 	orr.w	r1, r2, #1
  404fdc:	6059      	str	r1, [r3, #4]
  404fde:	60a3      	str	r3, [r4, #8]
  404fe0:	4b45      	ldr	r3, [pc, #276]	; (4050f8 <_free_r+0x164>)
  404fe2:	681b      	ldr	r3, [r3, #0]
  404fe4:	429a      	cmp	r2, r3
  404fe6:	d304      	bcc.n	404ff2 <_free_r+0x5e>
  404fe8:	4b44      	ldr	r3, [pc, #272]	; (4050fc <_free_r+0x168>)
  404fea:	4630      	mov	r0, r6
  404fec:	6819      	ldr	r1, [r3, #0]
  404fee:	f7ff ff83 	bl	404ef8 <_malloc_trim_r>
  404ff2:	4630      	mov	r0, r6
  404ff4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  404ff8:	f000 bcfb 	b.w	4059f2 <__malloc_unlock>
  404ffc:	6047      	str	r7, [r0, #4]
  404ffe:	b979      	cbnz	r1, 405020 <_free_r+0x8c>
  405000:	f855 5c08 	ldr.w	r5, [r5, #-8]
  405004:	f104 0c08 	add.w	ip, r4, #8
  405008:	1b5b      	subs	r3, r3, r5
  40500a:	442a      	add	r2, r5
  40500c:	689d      	ldr	r5, [r3, #8]
  40500e:	4565      	cmp	r5, ip
  405010:	d008      	beq.n	405024 <_free_r+0x90>
  405012:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405016:	f8c5 c00c 	str.w	ip, [r5, #12]
  40501a:	f8cc 5008 	str.w	r5, [ip, #8]
  40501e:	e002      	b.n	405026 <_free_r+0x92>
  405020:	2100      	movs	r1, #0
  405022:	e000      	b.n	405026 <_free_r+0x92>
  405024:	2101      	movs	r1, #1
  405026:	19c5      	adds	r5, r0, r7
  405028:	686d      	ldr	r5, [r5, #4]
  40502a:	07ed      	lsls	r5, r5, #31
  40502c:	d40e      	bmi.n	40504c <_free_r+0xb8>
  40502e:	443a      	add	r2, r7
  405030:	6885      	ldr	r5, [r0, #8]
  405032:	b941      	cbnz	r1, 405046 <_free_r+0xb2>
  405034:	4f32      	ldr	r7, [pc, #200]	; (405100 <_free_r+0x16c>)
  405036:	42bd      	cmp	r5, r7
  405038:	d105      	bne.n	405046 <_free_r+0xb2>
  40503a:	6163      	str	r3, [r4, #20]
  40503c:	6123      	str	r3, [r4, #16]
  40503e:	2101      	movs	r1, #1
  405040:	60dd      	str	r5, [r3, #12]
  405042:	609d      	str	r5, [r3, #8]
  405044:	e002      	b.n	40504c <_free_r+0xb8>
  405046:	68c0      	ldr	r0, [r0, #12]
  405048:	60e8      	str	r0, [r5, #12]
  40504a:	6085      	str	r5, [r0, #8]
  40504c:	f042 0001 	orr.w	r0, r2, #1
  405050:	6058      	str	r0, [r3, #4]
  405052:	509a      	str	r2, [r3, r2]
  405054:	2900      	cmp	r1, #0
  405056:	d1cc      	bne.n	404ff2 <_free_r+0x5e>
  405058:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40505c:	d20e      	bcs.n	40507c <_free_r+0xe8>
  40505e:	08d2      	lsrs	r2, r2, #3
  405060:	1091      	asrs	r1, r2, #2
  405062:	2001      	movs	r0, #1
  405064:	4088      	lsls	r0, r1
  405066:	6861      	ldr	r1, [r4, #4]
  405068:	4301      	orrs	r1, r0
  40506a:	6061      	str	r1, [r4, #4]
  40506c:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  405070:	68a2      	ldr	r2, [r4, #8]
  405072:	60dc      	str	r4, [r3, #12]
  405074:	609a      	str	r2, [r3, #8]
  405076:	60a3      	str	r3, [r4, #8]
  405078:	60d3      	str	r3, [r2, #12]
  40507a:	e7ba      	b.n	404ff2 <_free_r+0x5e>
  40507c:	0a51      	lsrs	r1, r2, #9
  40507e:	2904      	cmp	r1, #4
  405080:	d802      	bhi.n	405088 <_free_r+0xf4>
  405082:	0991      	lsrs	r1, r2, #6
  405084:	3138      	adds	r1, #56	; 0x38
  405086:	e015      	b.n	4050b4 <_free_r+0x120>
  405088:	2914      	cmp	r1, #20
  40508a:	d801      	bhi.n	405090 <_free_r+0xfc>
  40508c:	315b      	adds	r1, #91	; 0x5b
  40508e:	e011      	b.n	4050b4 <_free_r+0x120>
  405090:	2954      	cmp	r1, #84	; 0x54
  405092:	d802      	bhi.n	40509a <_free_r+0x106>
  405094:	0b11      	lsrs	r1, r2, #12
  405096:	316e      	adds	r1, #110	; 0x6e
  405098:	e00c      	b.n	4050b4 <_free_r+0x120>
  40509a:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  40509e:	d802      	bhi.n	4050a6 <_free_r+0x112>
  4050a0:	0bd1      	lsrs	r1, r2, #15
  4050a2:	3177      	adds	r1, #119	; 0x77
  4050a4:	e006      	b.n	4050b4 <_free_r+0x120>
  4050a6:	f240 5054 	movw	r0, #1364	; 0x554
  4050aa:	4281      	cmp	r1, r0
  4050ac:	bf9a      	itte	ls
  4050ae:	0c91      	lsrls	r1, r2, #18
  4050b0:	317c      	addls	r1, #124	; 0x7c
  4050b2:	217e      	movhi	r1, #126	; 0x7e
  4050b4:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  4050b8:	68a5      	ldr	r5, [r4, #8]
  4050ba:	480e      	ldr	r0, [pc, #56]	; (4050f4 <_free_r+0x160>)
  4050bc:	42a5      	cmp	r5, r4
  4050be:	d001      	beq.n	4050c4 <_free_r+0x130>
  4050c0:	4629      	mov	r1, r5
  4050c2:	e00b      	b.n	4050dc <_free_r+0x148>
  4050c4:	2201      	movs	r2, #1
  4050c6:	1089      	asrs	r1, r1, #2
  4050c8:	fa02 f101 	lsl.w	r1, r2, r1
  4050cc:	6842      	ldr	r2, [r0, #4]
  4050ce:	430a      	orrs	r2, r1
  4050d0:	6042      	str	r2, [r0, #4]
  4050d2:	4629      	mov	r1, r5
  4050d4:	e008      	b.n	4050e8 <_free_r+0x154>
  4050d6:	6889      	ldr	r1, [r1, #8]
  4050d8:	42a1      	cmp	r1, r4
  4050da:	d004      	beq.n	4050e6 <_free_r+0x152>
  4050dc:	6848      	ldr	r0, [r1, #4]
  4050de:	f020 0003 	bic.w	r0, r0, #3
  4050e2:	4282      	cmp	r2, r0
  4050e4:	d3f7      	bcc.n	4050d6 <_free_r+0x142>
  4050e6:	68cd      	ldr	r5, [r1, #12]
  4050e8:	60dd      	str	r5, [r3, #12]
  4050ea:	6099      	str	r1, [r3, #8]
  4050ec:	60ab      	str	r3, [r5, #8]
  4050ee:	60cb      	str	r3, [r1, #12]
  4050f0:	e77f      	b.n	404ff2 <_free_r+0x5e>
  4050f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4050f4:	20000594 	.word	0x20000594
  4050f8:	200009a0 	.word	0x200009a0
  4050fc:	20000bb0 	.word	0x20000bb0
  405100:	2000059c 	.word	0x2000059c

00405104 <__sfvwrite_r>:
  405104:	6893      	ldr	r3, [r2, #8]
  405106:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40510a:	4680      	mov	r8, r0
  40510c:	460c      	mov	r4, r1
  40510e:	4691      	mov	r9, r2
  405110:	b90b      	cbnz	r3, 405116 <__sfvwrite_r+0x12>
  405112:	2000      	movs	r0, #0
  405114:	e13c      	b.n	405390 <__sfvwrite_r+0x28c>
  405116:	898b      	ldrh	r3, [r1, #12]
  405118:	0718      	lsls	r0, r3, #28
  40511a:	d50e      	bpl.n	40513a <__sfvwrite_r+0x36>
  40511c:	690b      	ldr	r3, [r1, #16]
  40511e:	b163      	cbz	r3, 40513a <__sfvwrite_r+0x36>
  405120:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  405124:	f8d9 6000 	ldr.w	r6, [r9]
  405128:	f00a 0c02 	and.w	ip, sl, #2
  40512c:	fa1f f38c 	uxth.w	r3, ip
  405130:	b333      	cbz	r3, 405180 <__sfvwrite_r+0x7c>
  405132:	f04f 0a00 	mov.w	sl, #0
  405136:	4657      	mov	r7, sl
  405138:	e01b      	b.n	405172 <__sfvwrite_r+0x6e>
  40513a:	4640      	mov	r0, r8
  40513c:	4621      	mov	r1, r4
  40513e:	f7fe fe0f 	bl	403d60 <__swsetup_r>
  405142:	2800      	cmp	r0, #0
  405144:	d0ec      	beq.n	405120 <__sfvwrite_r+0x1c>
  405146:	e121      	b.n	40538c <__sfvwrite_r+0x288>
  405148:	4b93      	ldr	r3, [pc, #588]	; (405398 <__sfvwrite_r+0x294>)
  40514a:	4640      	mov	r0, r8
  40514c:	429f      	cmp	r7, r3
  40514e:	bf38      	it	cc
  405150:	463b      	movcc	r3, r7
  405152:	69e1      	ldr	r1, [r4, #28]
  405154:	4652      	mov	r2, sl
  405156:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405158:	47a8      	blx	r5
  40515a:	2800      	cmp	r0, #0
  40515c:	f340 8112 	ble.w	405384 <__sfvwrite_r+0x280>
  405160:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405164:	4482      	add	sl, r0
  405166:	1a3f      	subs	r7, r7, r0
  405168:	1a18      	subs	r0, r3, r0
  40516a:	f8c9 0008 	str.w	r0, [r9, #8]
  40516e:	2800      	cmp	r0, #0
  405170:	d0cf      	beq.n	405112 <__sfvwrite_r+0xe>
  405172:	2f00      	cmp	r7, #0
  405174:	d1e8      	bne.n	405148 <__sfvwrite_r+0x44>
  405176:	f8d6 a000 	ldr.w	sl, [r6]
  40517a:	6877      	ldr	r7, [r6, #4]
  40517c:	3608      	adds	r6, #8
  40517e:	e7f8      	b.n	405172 <__sfvwrite_r+0x6e>
  405180:	f01a 0a01 	ands.w	sl, sl, #1
  405184:	d004      	beq.n	405190 <__sfvwrite_r+0x8c>
  405186:	469b      	mov	fp, r3
  405188:	9301      	str	r3, [sp, #4]
  40518a:	461f      	mov	r7, r3
  40518c:	469a      	mov	sl, r3
  40518e:	e0bf      	b.n	405310 <__sfvwrite_r+0x20c>
  405190:	4655      	mov	r5, sl
  405192:	b925      	cbnz	r5, 40519e <__sfvwrite_r+0x9a>
  405194:	f8d6 a000 	ldr.w	sl, [r6]
  405198:	6875      	ldr	r5, [r6, #4]
  40519a:	3608      	adds	r6, #8
  40519c:	e7f9      	b.n	405192 <__sfvwrite_r+0x8e>
  40519e:	89a2      	ldrh	r2, [r4, #12]
  4051a0:	68a7      	ldr	r7, [r4, #8]
  4051a2:	0591      	lsls	r1, r2, #22
  4051a4:	d552      	bpl.n	40524c <__sfvwrite_r+0x148>
  4051a6:	42bd      	cmp	r5, r7
  4051a8:	d342      	bcc.n	405230 <__sfvwrite_r+0x12c>
  4051aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
  4051ae:	d03d      	beq.n	40522c <__sfvwrite_r+0x128>
  4051b0:	6921      	ldr	r1, [r4, #16]
  4051b2:	6823      	ldr	r3, [r4, #0]
  4051b4:	2002      	movs	r0, #2
  4051b6:	1a5b      	subs	r3, r3, r1
  4051b8:	9301      	str	r3, [sp, #4]
  4051ba:	6963      	ldr	r3, [r4, #20]
  4051bc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4051c0:	fb93 fbf0 	sdiv	fp, r3, r0
  4051c4:	9b01      	ldr	r3, [sp, #4]
  4051c6:	1c58      	adds	r0, r3, #1
  4051c8:	4428      	add	r0, r5
  4051ca:	4583      	cmp	fp, r0
  4051cc:	bf38      	it	cc
  4051ce:	4683      	movcc	fp, r0
  4051d0:	0553      	lsls	r3, r2, #21
  4051d2:	4640      	mov	r0, r8
  4051d4:	d50f      	bpl.n	4051f6 <__sfvwrite_r+0xf2>
  4051d6:	4659      	mov	r1, fp
  4051d8:	f000 f9d0 	bl	40557c <_malloc_r>
  4051dc:	4607      	mov	r7, r0
  4051de:	b1b8      	cbz	r0, 405210 <__sfvwrite_r+0x10c>
  4051e0:	9a01      	ldr	r2, [sp, #4]
  4051e2:	6921      	ldr	r1, [r4, #16]
  4051e4:	f000 fbe0 	bl	4059a8 <memcpy>
  4051e8:	89a2      	ldrh	r2, [r4, #12]
  4051ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4051ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4051f2:	81a2      	strh	r2, [r4, #12]
  4051f4:	e010      	b.n	405218 <__sfvwrite_r+0x114>
  4051f6:	465a      	mov	r2, fp
  4051f8:	f000 ffe6 	bl	4061c8 <_realloc_r>
  4051fc:	4607      	mov	r7, r0
  4051fe:	b958      	cbnz	r0, 405218 <__sfvwrite_r+0x114>
  405200:	4640      	mov	r0, r8
  405202:	6921      	ldr	r1, [r4, #16]
  405204:	f7ff fec6 	bl	404f94 <_free_r>
  405208:	89a3      	ldrh	r3, [r4, #12]
  40520a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40520e:	81a3      	strh	r3, [r4, #12]
  405210:	230c      	movs	r3, #12
  405212:	f8c8 3000 	str.w	r3, [r8]
  405216:	e0b5      	b.n	405384 <__sfvwrite_r+0x280>
  405218:	9b01      	ldr	r3, [sp, #4]
  40521a:	6127      	str	r7, [r4, #16]
  40521c:	441f      	add	r7, r3
  40521e:	ebc3 030b 	rsb	r3, r3, fp
  405222:	6027      	str	r7, [r4, #0]
  405224:	f8c4 b014 	str.w	fp, [r4, #20]
  405228:	462f      	mov	r7, r5
  40522a:	60a3      	str	r3, [r4, #8]
  40522c:	42bd      	cmp	r5, r7
  40522e:	d200      	bcs.n	405232 <__sfvwrite_r+0x12e>
  405230:	462f      	mov	r7, r5
  405232:	463a      	mov	r2, r7
  405234:	6820      	ldr	r0, [r4, #0]
  405236:	4651      	mov	r1, sl
  405238:	f000 fbbf 	bl	4059ba <memmove>
  40523c:	68a3      	ldr	r3, [r4, #8]
  40523e:	1bdb      	subs	r3, r3, r7
  405240:	60a3      	str	r3, [r4, #8]
  405242:	6823      	ldr	r3, [r4, #0]
  405244:	441f      	add	r7, r3
  405246:	6027      	str	r7, [r4, #0]
  405248:	462f      	mov	r7, r5
  40524a:	e02a      	b.n	4052a2 <__sfvwrite_r+0x19e>
  40524c:	6820      	ldr	r0, [r4, #0]
  40524e:	6923      	ldr	r3, [r4, #16]
  405250:	4298      	cmp	r0, r3
  405252:	d802      	bhi.n	40525a <__sfvwrite_r+0x156>
  405254:	6963      	ldr	r3, [r4, #20]
  405256:	429d      	cmp	r5, r3
  405258:	d213      	bcs.n	405282 <__sfvwrite_r+0x17e>
  40525a:	42bd      	cmp	r5, r7
  40525c:	bf38      	it	cc
  40525e:	462f      	movcc	r7, r5
  405260:	463a      	mov	r2, r7
  405262:	4651      	mov	r1, sl
  405264:	f000 fba9 	bl	4059ba <memmove>
  405268:	68a3      	ldr	r3, [r4, #8]
  40526a:	6822      	ldr	r2, [r4, #0]
  40526c:	1bdb      	subs	r3, r3, r7
  40526e:	443a      	add	r2, r7
  405270:	60a3      	str	r3, [r4, #8]
  405272:	6022      	str	r2, [r4, #0]
  405274:	b9ab      	cbnz	r3, 4052a2 <__sfvwrite_r+0x19e>
  405276:	4640      	mov	r0, r8
  405278:	4621      	mov	r1, r4
  40527a:	f7ff fca8 	bl	404bce <_fflush_r>
  40527e:	b180      	cbz	r0, 4052a2 <__sfvwrite_r+0x19e>
  405280:	e080      	b.n	405384 <__sfvwrite_r+0x280>
  405282:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  405286:	4575      	cmp	r5, lr
  405288:	bf38      	it	cc
  40528a:	46ae      	movcc	lr, r5
  40528c:	fb9e fef3 	sdiv	lr, lr, r3
  405290:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405292:	4640      	mov	r0, r8
  405294:	69e1      	ldr	r1, [r4, #28]
  405296:	4652      	mov	r2, sl
  405298:	fb03 f30e 	mul.w	r3, r3, lr
  40529c:	47b8      	blx	r7
  40529e:	1e07      	subs	r7, r0, #0
  4052a0:	dd70      	ble.n	405384 <__sfvwrite_r+0x280>
  4052a2:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4052a6:	44ba      	add	sl, r7
  4052a8:	1bed      	subs	r5, r5, r7
  4052aa:	1bdf      	subs	r7, r3, r7
  4052ac:	f8c9 7008 	str.w	r7, [r9, #8]
  4052b0:	2f00      	cmp	r7, #0
  4052b2:	f47f af6e 	bne.w	405192 <__sfvwrite_r+0x8e>
  4052b6:	e72c      	b.n	405112 <__sfvwrite_r+0xe>
  4052b8:	9d01      	ldr	r5, [sp, #4]
  4052ba:	2d00      	cmp	r5, #0
  4052bc:	d031      	beq.n	405322 <__sfvwrite_r+0x21e>
  4052be:	6820      	ldr	r0, [r4, #0]
  4052c0:	6922      	ldr	r2, [r4, #16]
  4052c2:	45d3      	cmp	fp, sl
  4052c4:	bf34      	ite	cc
  4052c6:	465b      	movcc	r3, fp
  4052c8:	4653      	movcs	r3, sl
  4052ca:	4290      	cmp	r0, r2
  4052cc:	68a5      	ldr	r5, [r4, #8]
  4052ce:	f8d4 e014 	ldr.w	lr, [r4, #20]
  4052d2:	d936      	bls.n	405342 <__sfvwrite_r+0x23e>
  4052d4:	4475      	add	r5, lr
  4052d6:	42ab      	cmp	r3, r5
  4052d8:	dd33      	ble.n	405342 <__sfvwrite_r+0x23e>
  4052da:	4639      	mov	r1, r7
  4052dc:	462a      	mov	r2, r5
  4052de:	f000 fb6c 	bl	4059ba <memmove>
  4052e2:	6823      	ldr	r3, [r4, #0]
  4052e4:	4640      	mov	r0, r8
  4052e6:	442b      	add	r3, r5
  4052e8:	6023      	str	r3, [r4, #0]
  4052ea:	4621      	mov	r1, r4
  4052ec:	f7ff fc6f 	bl	404bce <_fflush_r>
  4052f0:	2800      	cmp	r0, #0
  4052f2:	d147      	bne.n	405384 <__sfvwrite_r+0x280>
  4052f4:	ebbb 0b05 	subs.w	fp, fp, r5
  4052f8:	d03c      	beq.n	405374 <__sfvwrite_r+0x270>
  4052fa:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4052fe:	442f      	add	r7, r5
  405300:	ebc5 0a0a 	rsb	sl, r5, sl
  405304:	1b5d      	subs	r5, r3, r5
  405306:	f8c9 5008 	str.w	r5, [r9, #8]
  40530a:	2d00      	cmp	r5, #0
  40530c:	f43f af01 	beq.w	405112 <__sfvwrite_r+0xe>
  405310:	f1ba 0f00 	cmp.w	sl, #0
  405314:	d1d0      	bne.n	4052b8 <__sfvwrite_r+0x1b4>
  405316:	2500      	movs	r5, #0
  405318:	e896 0480 	ldmia.w	r6, {r7, sl}
  40531c:	9501      	str	r5, [sp, #4]
  40531e:	3608      	adds	r6, #8
  405320:	e7f6      	b.n	405310 <__sfvwrite_r+0x20c>
  405322:	4638      	mov	r0, r7
  405324:	210a      	movs	r1, #10
  405326:	4652      	mov	r2, sl
  405328:	f000 fb30 	bl	40598c <memchr>
  40532c:	b120      	cbz	r0, 405338 <__sfvwrite_r+0x234>
  40532e:	f100 0c01 	add.w	ip, r0, #1
  405332:	ebc7 0b0c 	rsb	fp, r7, ip
  405336:	e001      	b.n	40533c <__sfvwrite_r+0x238>
  405338:	f10a 0b01 	add.w	fp, sl, #1
  40533c:	2501      	movs	r5, #1
  40533e:	9501      	str	r5, [sp, #4]
  405340:	e7bd      	b.n	4052be <__sfvwrite_r+0x1ba>
  405342:	4573      	cmp	r3, lr
  405344:	db08      	blt.n	405358 <__sfvwrite_r+0x254>
  405346:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405348:	4640      	mov	r0, r8
  40534a:	69e1      	ldr	r1, [r4, #28]
  40534c:	463a      	mov	r2, r7
  40534e:	4673      	mov	r3, lr
  405350:	47a8      	blx	r5
  405352:	1e05      	subs	r5, r0, #0
  405354:	dcce      	bgt.n	4052f4 <__sfvwrite_r+0x1f0>
  405356:	e015      	b.n	405384 <__sfvwrite_r+0x280>
  405358:	461a      	mov	r2, r3
  40535a:	4639      	mov	r1, r7
  40535c:	9300      	str	r3, [sp, #0]
  40535e:	f000 fb2c 	bl	4059ba <memmove>
  405362:	9b00      	ldr	r3, [sp, #0]
  405364:	68a2      	ldr	r2, [r4, #8]
  405366:	461d      	mov	r5, r3
  405368:	1ad2      	subs	r2, r2, r3
  40536a:	60a2      	str	r2, [r4, #8]
  40536c:	6822      	ldr	r2, [r4, #0]
  40536e:	441a      	add	r2, r3
  405370:	6022      	str	r2, [r4, #0]
  405372:	e7bf      	b.n	4052f4 <__sfvwrite_r+0x1f0>
  405374:	4640      	mov	r0, r8
  405376:	4621      	mov	r1, r4
  405378:	f7ff fc29 	bl	404bce <_fflush_r>
  40537c:	b910      	cbnz	r0, 405384 <__sfvwrite_r+0x280>
  40537e:	f8cd b004 	str.w	fp, [sp, #4]
  405382:	e7ba      	b.n	4052fa <__sfvwrite_r+0x1f6>
  405384:	89a3      	ldrh	r3, [r4, #12]
  405386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40538a:	81a3      	strh	r3, [r4, #12]
  40538c:	f04f 30ff 	mov.w	r0, #4294967295
  405390:	b003      	add	sp, #12
  405392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405396:	bf00      	nop
  405398:	7ffffc00 	.word	0x7ffffc00

0040539c <_fwalk>:
  40539c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053a0:	4688      	mov	r8, r1
  4053a2:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  4053a6:	2600      	movs	r6, #0
  4053a8:	b18c      	cbz	r4, 4053ce <_fwalk+0x32>
  4053aa:	68a5      	ldr	r5, [r4, #8]
  4053ac:	6867      	ldr	r7, [r4, #4]
  4053ae:	3f01      	subs	r7, #1
  4053b0:	d40b      	bmi.n	4053ca <_fwalk+0x2e>
  4053b2:	89ab      	ldrh	r3, [r5, #12]
  4053b4:	2b01      	cmp	r3, #1
  4053b6:	d906      	bls.n	4053c6 <_fwalk+0x2a>
  4053b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  4053bc:	3301      	adds	r3, #1
  4053be:	d002      	beq.n	4053c6 <_fwalk+0x2a>
  4053c0:	4628      	mov	r0, r5
  4053c2:	47c0      	blx	r8
  4053c4:	4306      	orrs	r6, r0
  4053c6:	3568      	adds	r5, #104	; 0x68
  4053c8:	e7f1      	b.n	4053ae <_fwalk+0x12>
  4053ca:	6824      	ldr	r4, [r4, #0]
  4053cc:	e7ec      	b.n	4053a8 <_fwalk+0xc>
  4053ce:	4630      	mov	r0, r6
  4053d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004053d4 <_fwalk_reent>:
  4053d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4053d8:	4680      	mov	r8, r0
  4053da:	4689      	mov	r9, r1
  4053dc:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  4053e0:	2600      	movs	r6, #0
  4053e2:	b194      	cbz	r4, 40540a <_fwalk_reent+0x36>
  4053e4:	68a5      	ldr	r5, [r4, #8]
  4053e6:	6867      	ldr	r7, [r4, #4]
  4053e8:	3f01      	subs	r7, #1
  4053ea:	d40c      	bmi.n	405406 <_fwalk_reent+0x32>
  4053ec:	89ab      	ldrh	r3, [r5, #12]
  4053ee:	2b01      	cmp	r3, #1
  4053f0:	d907      	bls.n	405402 <_fwalk_reent+0x2e>
  4053f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  4053f6:	3301      	adds	r3, #1
  4053f8:	d003      	beq.n	405402 <_fwalk_reent+0x2e>
  4053fa:	4640      	mov	r0, r8
  4053fc:	4629      	mov	r1, r5
  4053fe:	47c8      	blx	r9
  405400:	4306      	orrs	r6, r0
  405402:	3568      	adds	r5, #104	; 0x68
  405404:	e7f0      	b.n	4053e8 <_fwalk_reent+0x14>
  405406:	6824      	ldr	r4, [r4, #0]
  405408:	e7eb      	b.n	4053e2 <_fwalk_reent+0xe>
  40540a:	4630      	mov	r0, r6
  40540c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405410 <_setlocale_r>:
  405410:	b510      	push	{r4, lr}
  405412:	4614      	mov	r4, r2
  405414:	b90a      	cbnz	r2, 40541a <_setlocale_r+0xa>
  405416:	480b      	ldr	r0, [pc, #44]	; (405444 <_setlocale_r+0x34>)
  405418:	bd10      	pop	{r4, pc}
  40541a:	4610      	mov	r0, r2
  40541c:	490a      	ldr	r1, [pc, #40]	; (405448 <_setlocale_r+0x38>)
  40541e:	f001 f8f4 	bl	40660a <strcmp>
  405422:	2800      	cmp	r0, #0
  405424:	d0f7      	beq.n	405416 <_setlocale_r+0x6>
  405426:	4620      	mov	r0, r4
  405428:	4906      	ldr	r1, [pc, #24]	; (405444 <_setlocale_r+0x34>)
  40542a:	f001 f8ee 	bl	40660a <strcmp>
  40542e:	2800      	cmp	r0, #0
  405430:	d0f1      	beq.n	405416 <_setlocale_r+0x6>
  405432:	4620      	mov	r0, r4
  405434:	4905      	ldr	r1, [pc, #20]	; (40544c <_setlocale_r+0x3c>)
  405436:	f001 f8e8 	bl	40660a <strcmp>
  40543a:	2800      	cmp	r0, #0
  40543c:	4801      	ldr	r0, [pc, #4]	; (405444 <_setlocale_r+0x34>)
  40543e:	bf18      	it	ne
  405440:	2000      	movne	r0, #0
  405442:	bd10      	pop	{r4, pc}
  405444:	004081c8 	.word	0x004081c8
  405448:	0040824d 	.word	0x0040824d
  40544c:	004081cb 	.word	0x004081cb

00405450 <__locale_charset>:
  405450:	4800      	ldr	r0, [pc, #0]	; (405454 <__locale_charset+0x4>)
  405452:	4770      	bx	lr
  405454:	20000518 	.word	0x20000518

00405458 <__locale_mb_cur_max>:
  405458:	4b01      	ldr	r3, [pc, #4]	; (405460 <__locale_mb_cur_max+0x8>)
  40545a:	6a18      	ldr	r0, [r3, #32]
  40545c:	4770      	bx	lr
  40545e:	bf00      	nop
  405460:	20000518 	.word	0x20000518

00405464 <__locale_msgcharset>:
  405464:	4800      	ldr	r0, [pc, #0]	; (405468 <__locale_msgcharset+0x4>)
  405466:	4770      	bx	lr
  405468:	2000053c 	.word	0x2000053c

0040546c <__locale_cjk_lang>:
  40546c:	2000      	movs	r0, #0
  40546e:	4770      	bx	lr

00405470 <_localeconv_r>:
  405470:	4800      	ldr	r0, [pc, #0]	; (405474 <_localeconv_r+0x4>)
  405472:	4770      	bx	lr
  405474:	2000055c 	.word	0x2000055c

00405478 <setlocale>:
  405478:	460a      	mov	r2, r1
  40547a:	4903      	ldr	r1, [pc, #12]	; (405488 <setlocale+0x10>)
  40547c:	4603      	mov	r3, r0
  40547e:	6808      	ldr	r0, [r1, #0]
  405480:	4619      	mov	r1, r3
  405482:	f7ff bfc5 	b.w	405410 <_setlocale_r>
  405486:	bf00      	nop
  405488:	200000e8 	.word	0x200000e8

0040548c <localeconv>:
  40548c:	4800      	ldr	r0, [pc, #0]	; (405490 <localeconv+0x4>)
  40548e:	4770      	bx	lr
  405490:	2000055c 	.word	0x2000055c

00405494 <__smakebuf_r>:
  405494:	b5f0      	push	{r4, r5, r6, r7, lr}
  405496:	898b      	ldrh	r3, [r1, #12]
  405498:	b091      	sub	sp, #68	; 0x44
  40549a:	079d      	lsls	r5, r3, #30
  40549c:	4606      	mov	r6, r0
  40549e:	460c      	mov	r4, r1
  4054a0:	d43a      	bmi.n	405518 <__smakebuf_r+0x84>
  4054a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054a6:	2900      	cmp	r1, #0
  4054a8:	da0b      	bge.n	4054c2 <__smakebuf_r+0x2e>
  4054aa:	89a3      	ldrh	r3, [r4, #12]
  4054ac:	2700      	movs	r7, #0
  4054ae:	f013 0f80 	tst.w	r3, #128	; 0x80
  4054b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4054b6:	bf0c      	ite	eq
  4054b8:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  4054bc:	2540      	movne	r5, #64	; 0x40
  4054be:	81a3      	strh	r3, [r4, #12]
  4054c0:	e01f      	b.n	405502 <__smakebuf_r+0x6e>
  4054c2:	aa01      	add	r2, sp, #4
  4054c4:	f001 fea4 	bl	407210 <_fstat_r>
  4054c8:	2800      	cmp	r0, #0
  4054ca:	dbee      	blt.n	4054aa <__smakebuf_r+0x16>
  4054cc:	9b02      	ldr	r3, [sp, #8]
  4054ce:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4054d2:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  4054d6:	424f      	negs	r7, r1
  4054d8:	414f      	adcs	r7, r1
  4054da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4054de:	89a3      	ldrh	r3, [r4, #12]
  4054e0:	d10a      	bne.n	4054f8 <__smakebuf_r+0x64>
  4054e2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  4054e4:	491b      	ldr	r1, [pc, #108]	; (405554 <__smakebuf_r+0xc0>)
  4054e6:	428a      	cmp	r2, r1
  4054e8:	d106      	bne.n	4054f8 <__smakebuf_r+0x64>
  4054ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  4054ee:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4054f2:	81a3      	strh	r3, [r4, #12]
  4054f4:	64e5      	str	r5, [r4, #76]	; 0x4c
  4054f6:	e004      	b.n	405502 <__smakebuf_r+0x6e>
  4054f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4054fc:	81a3      	strh	r3, [r4, #12]
  4054fe:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405502:	4630      	mov	r0, r6
  405504:	4629      	mov	r1, r5
  405506:	f000 f839 	bl	40557c <_malloc_r>
  40550a:	b960      	cbnz	r0, 405526 <__smakebuf_r+0x92>
  40550c:	89a3      	ldrh	r3, [r4, #12]
  40550e:	059a      	lsls	r2, r3, #22
  405510:	d41d      	bmi.n	40554e <__smakebuf_r+0xba>
  405512:	f043 0302 	orr.w	r3, r3, #2
  405516:	81a3      	strh	r3, [r4, #12]
  405518:	f104 0343 	add.w	r3, r4, #67	; 0x43
  40551c:	6023      	str	r3, [r4, #0]
  40551e:	6123      	str	r3, [r4, #16]
  405520:	2301      	movs	r3, #1
  405522:	6163      	str	r3, [r4, #20]
  405524:	e013      	b.n	40554e <__smakebuf_r+0xba>
  405526:	4b0c      	ldr	r3, [pc, #48]	; (405558 <__smakebuf_r+0xc4>)
  405528:	63f3      	str	r3, [r6, #60]	; 0x3c
  40552a:	89a3      	ldrh	r3, [r4, #12]
  40552c:	6020      	str	r0, [r4, #0]
  40552e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405532:	81a3      	strh	r3, [r4, #12]
  405534:	6120      	str	r0, [r4, #16]
  405536:	6165      	str	r5, [r4, #20]
  405538:	b14f      	cbz	r7, 40554e <__smakebuf_r+0xba>
  40553a:	4630      	mov	r0, r6
  40553c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405540:	f001 fe78 	bl	407234 <_isatty_r>
  405544:	b118      	cbz	r0, 40554e <__smakebuf_r+0xba>
  405546:	89a3      	ldrh	r3, [r4, #12]
  405548:	f043 0301 	orr.w	r3, r3, #1
  40554c:	81a3      	strh	r3, [r4, #12]
  40554e:	b011      	add	sp, #68	; 0x44
  405550:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405552:	bf00      	nop
  405554:	004065df 	.word	0x004065df
  405558:	00404c1d 	.word	0x00404c1d

0040555c <malloc>:
  40555c:	4b02      	ldr	r3, [pc, #8]	; (405568 <malloc+0xc>)
  40555e:	4601      	mov	r1, r0
  405560:	6818      	ldr	r0, [r3, #0]
  405562:	f000 b80b 	b.w	40557c <_malloc_r>
  405566:	bf00      	nop
  405568:	200000e8 	.word	0x200000e8

0040556c <free>:
  40556c:	4b02      	ldr	r3, [pc, #8]	; (405578 <free+0xc>)
  40556e:	4601      	mov	r1, r0
  405570:	6818      	ldr	r0, [r3, #0]
  405572:	f7ff bd0f 	b.w	404f94 <_free_r>
  405576:	bf00      	nop
  405578:	200000e8 	.word	0x200000e8

0040557c <_malloc_r>:
  40557c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405580:	f101 040b 	add.w	r4, r1, #11
  405584:	2c16      	cmp	r4, #22
  405586:	4607      	mov	r7, r0
  405588:	d903      	bls.n	405592 <_malloc_r+0x16>
  40558a:	f034 0407 	bics.w	r4, r4, #7
  40558e:	d501      	bpl.n	405594 <_malloc_r+0x18>
  405590:	e002      	b.n	405598 <_malloc_r+0x1c>
  405592:	2410      	movs	r4, #16
  405594:	428c      	cmp	r4, r1
  405596:	d202      	bcs.n	40559e <_malloc_r+0x22>
  405598:	230c      	movs	r3, #12
  40559a:	603b      	str	r3, [r7, #0]
  40559c:	e1de      	b.n	40595c <_malloc_r+0x3e0>
  40559e:	4638      	mov	r0, r7
  4055a0:	f000 fa26 	bl	4059f0 <__malloc_lock>
  4055a4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  4055a8:	4da3      	ldr	r5, [pc, #652]	; (405838 <_malloc_r+0x2bc>)
  4055aa:	d214      	bcs.n	4055d6 <_malloc_r+0x5a>
  4055ac:	08e2      	lsrs	r2, r4, #3
  4055ae:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  4055b2:	68de      	ldr	r6, [r3, #12]
  4055b4:	429e      	cmp	r6, r3
  4055b6:	d106      	bne.n	4055c6 <_malloc_r+0x4a>
  4055b8:	f106 0308 	add.w	r3, r6, #8
  4055bc:	6976      	ldr	r6, [r6, #20]
  4055be:	429e      	cmp	r6, r3
  4055c0:	bf08      	it	eq
  4055c2:	3202      	addeq	r2, #2
  4055c4:	d043      	beq.n	40564e <_malloc_r+0xd2>
  4055c6:	6873      	ldr	r3, [r6, #4]
  4055c8:	68f2      	ldr	r2, [r6, #12]
  4055ca:	68b1      	ldr	r1, [r6, #8]
  4055cc:	f023 0303 	bic.w	r3, r3, #3
  4055d0:	60ca      	str	r2, [r1, #12]
  4055d2:	6091      	str	r1, [r2, #8]
  4055d4:	e05d      	b.n	405692 <_malloc_r+0x116>
  4055d6:	0a62      	lsrs	r2, r4, #9
  4055d8:	d01a      	beq.n	405610 <_malloc_r+0x94>
  4055da:	2a04      	cmp	r2, #4
  4055dc:	d802      	bhi.n	4055e4 <_malloc_r+0x68>
  4055de:	09a2      	lsrs	r2, r4, #6
  4055e0:	3238      	adds	r2, #56	; 0x38
  4055e2:	e018      	b.n	405616 <_malloc_r+0x9a>
  4055e4:	2a14      	cmp	r2, #20
  4055e6:	d801      	bhi.n	4055ec <_malloc_r+0x70>
  4055e8:	325b      	adds	r2, #91	; 0x5b
  4055ea:	e014      	b.n	405616 <_malloc_r+0x9a>
  4055ec:	2a54      	cmp	r2, #84	; 0x54
  4055ee:	d802      	bhi.n	4055f6 <_malloc_r+0x7a>
  4055f0:	0b22      	lsrs	r2, r4, #12
  4055f2:	326e      	adds	r2, #110	; 0x6e
  4055f4:	e00f      	b.n	405616 <_malloc_r+0x9a>
  4055f6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4055fa:	d802      	bhi.n	405602 <_malloc_r+0x86>
  4055fc:	0be2      	lsrs	r2, r4, #15
  4055fe:	3277      	adds	r2, #119	; 0x77
  405600:	e009      	b.n	405616 <_malloc_r+0x9a>
  405602:	f240 5354 	movw	r3, #1364	; 0x554
  405606:	429a      	cmp	r2, r3
  405608:	d804      	bhi.n	405614 <_malloc_r+0x98>
  40560a:	0ca2      	lsrs	r2, r4, #18
  40560c:	327c      	adds	r2, #124	; 0x7c
  40560e:	e002      	b.n	405616 <_malloc_r+0x9a>
  405610:	223f      	movs	r2, #63	; 0x3f
  405612:	e000      	b.n	405616 <_malloc_r+0x9a>
  405614:	227e      	movs	r2, #126	; 0x7e
  405616:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  40561a:	68de      	ldr	r6, [r3, #12]
  40561c:	429e      	cmp	r6, r3
  40561e:	d015      	beq.n	40564c <_malloc_r+0xd0>
  405620:	6871      	ldr	r1, [r6, #4]
  405622:	f021 0103 	bic.w	r1, r1, #3
  405626:	1b08      	subs	r0, r1, r4
  405628:	280f      	cmp	r0, #15
  40562a:	dd01      	ble.n	405630 <_malloc_r+0xb4>
  40562c:	3a01      	subs	r2, #1
  40562e:	e00d      	b.n	40564c <_malloc_r+0xd0>
  405630:	2800      	cmp	r0, #0
  405632:	db09      	blt.n	405648 <_malloc_r+0xcc>
  405634:	68f3      	ldr	r3, [r6, #12]
  405636:	68b2      	ldr	r2, [r6, #8]
  405638:	60d3      	str	r3, [r2, #12]
  40563a:	609a      	str	r2, [r3, #8]
  40563c:	1873      	adds	r3, r6, r1
  40563e:	685a      	ldr	r2, [r3, #4]
  405640:	f042 0201 	orr.w	r2, r2, #1
  405644:	605a      	str	r2, [r3, #4]
  405646:	e194      	b.n	405972 <_malloc_r+0x3f6>
  405648:	68f6      	ldr	r6, [r6, #12]
  40564a:	e7e7      	b.n	40561c <_malloc_r+0xa0>
  40564c:	3201      	adds	r2, #1
  40564e:	497a      	ldr	r1, [pc, #488]	; (405838 <_malloc_r+0x2bc>)
  405650:	692e      	ldr	r6, [r5, #16]
  405652:	f101 0008 	add.w	r0, r1, #8
  405656:	4286      	cmp	r6, r0
  405658:	4686      	mov	lr, r0
  40565a:	d06d      	beq.n	405738 <_malloc_r+0x1bc>
  40565c:	6873      	ldr	r3, [r6, #4]
  40565e:	f023 0303 	bic.w	r3, r3, #3
  405662:	ebc4 0c03 	rsb	ip, r4, r3
  405666:	f1bc 0f0f 	cmp.w	ip, #15
  40566a:	dd0d      	ble.n	405688 <_malloc_r+0x10c>
  40566c:	1933      	adds	r3, r6, r4
  40566e:	f04c 0201 	orr.w	r2, ip, #1
  405672:	f044 0401 	orr.w	r4, r4, #1
  405676:	6074      	str	r4, [r6, #4]
  405678:	614b      	str	r3, [r1, #20]
  40567a:	610b      	str	r3, [r1, #16]
  40567c:	60d8      	str	r0, [r3, #12]
  40567e:	6098      	str	r0, [r3, #8]
  405680:	605a      	str	r2, [r3, #4]
  405682:	f843 c00c 	str.w	ip, [r3, ip]
  405686:	e174      	b.n	405972 <_malloc_r+0x3f6>
  405688:	f1bc 0f00 	cmp.w	ip, #0
  40568c:	6148      	str	r0, [r1, #20]
  40568e:	6108      	str	r0, [r1, #16]
  405690:	db01      	blt.n	405696 <_malloc_r+0x11a>
  405692:	4433      	add	r3, r6
  405694:	e7d3      	b.n	40563e <_malloc_r+0xc2>
  405696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40569a:	d211      	bcs.n	4056c0 <_malloc_r+0x144>
  40569c:	08db      	lsrs	r3, r3, #3
  40569e:	1098      	asrs	r0, r3, #2
  4056a0:	f04f 0c01 	mov.w	ip, #1
  4056a4:	fa0c fc00 	lsl.w	ip, ip, r0
  4056a8:	6848      	ldr	r0, [r1, #4]
  4056aa:	ea4c 0000 	orr.w	r0, ip, r0
  4056ae:	6048      	str	r0, [r1, #4]
  4056b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4056b4:	688b      	ldr	r3, [r1, #8]
  4056b6:	60f1      	str	r1, [r6, #12]
  4056b8:	60b3      	str	r3, [r6, #8]
  4056ba:	608e      	str	r6, [r1, #8]
  4056bc:	60de      	str	r6, [r3, #12]
  4056be:	e03b      	b.n	405738 <_malloc_r+0x1bc>
  4056c0:	0a58      	lsrs	r0, r3, #9
  4056c2:	2804      	cmp	r0, #4
  4056c4:	d802      	bhi.n	4056cc <_malloc_r+0x150>
  4056c6:	0998      	lsrs	r0, r3, #6
  4056c8:	3038      	adds	r0, #56	; 0x38
  4056ca:	e015      	b.n	4056f8 <_malloc_r+0x17c>
  4056cc:	2814      	cmp	r0, #20
  4056ce:	d801      	bhi.n	4056d4 <_malloc_r+0x158>
  4056d0:	305b      	adds	r0, #91	; 0x5b
  4056d2:	e011      	b.n	4056f8 <_malloc_r+0x17c>
  4056d4:	2854      	cmp	r0, #84	; 0x54
  4056d6:	d802      	bhi.n	4056de <_malloc_r+0x162>
  4056d8:	0b18      	lsrs	r0, r3, #12
  4056da:	306e      	adds	r0, #110	; 0x6e
  4056dc:	e00c      	b.n	4056f8 <_malloc_r+0x17c>
  4056de:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4056e2:	d802      	bhi.n	4056ea <_malloc_r+0x16e>
  4056e4:	0bd8      	lsrs	r0, r3, #15
  4056e6:	3077      	adds	r0, #119	; 0x77
  4056e8:	e006      	b.n	4056f8 <_malloc_r+0x17c>
  4056ea:	f240 5154 	movw	r1, #1364	; 0x554
  4056ee:	4288      	cmp	r0, r1
  4056f0:	bf9a      	itte	ls
  4056f2:	0c98      	lsrls	r0, r3, #18
  4056f4:	307c      	addls	r0, #124	; 0x7c
  4056f6:	207e      	movhi	r0, #126	; 0x7e
  4056f8:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  4056fc:	f8dc 1008 	ldr.w	r1, [ip, #8]
  405700:	f8df 8134 	ldr.w	r8, [pc, #308]	; 405838 <_malloc_r+0x2bc>
  405704:	4561      	cmp	r1, ip
  405706:	d10d      	bne.n	405724 <_malloc_r+0x1a8>
  405708:	2301      	movs	r3, #1
  40570a:	1080      	asrs	r0, r0, #2
  40570c:	fa03 f000 	lsl.w	r0, r3, r0
  405710:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405714:	4303      	orrs	r3, r0
  405716:	f8c8 3004 	str.w	r3, [r8, #4]
  40571a:	460b      	mov	r3, r1
  40571c:	e008      	b.n	405730 <_malloc_r+0x1b4>
  40571e:	6889      	ldr	r1, [r1, #8]
  405720:	4561      	cmp	r1, ip
  405722:	d004      	beq.n	40572e <_malloc_r+0x1b2>
  405724:	6848      	ldr	r0, [r1, #4]
  405726:	f020 0003 	bic.w	r0, r0, #3
  40572a:	4283      	cmp	r3, r0
  40572c:	d3f7      	bcc.n	40571e <_malloc_r+0x1a2>
  40572e:	68cb      	ldr	r3, [r1, #12]
  405730:	60f3      	str	r3, [r6, #12]
  405732:	60b1      	str	r1, [r6, #8]
  405734:	609e      	str	r6, [r3, #8]
  405736:	60ce      	str	r6, [r1, #12]
  405738:	2101      	movs	r1, #1
  40573a:	1093      	asrs	r3, r2, #2
  40573c:	fa01 f303 	lsl.w	r3, r1, r3
  405740:	6869      	ldr	r1, [r5, #4]
  405742:	428b      	cmp	r3, r1
  405744:	d85d      	bhi.n	405802 <_malloc_r+0x286>
  405746:	420b      	tst	r3, r1
  405748:	d106      	bne.n	405758 <_malloc_r+0x1dc>
  40574a:	f022 0203 	bic.w	r2, r2, #3
  40574e:	005b      	lsls	r3, r3, #1
  405750:	420b      	tst	r3, r1
  405752:	f102 0204 	add.w	r2, r2, #4
  405756:	d0fa      	beq.n	40574e <_malloc_r+0x1d2>
  405758:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  40575c:	4680      	mov	r8, r0
  40575e:	4694      	mov	ip, r2
  405760:	f8d8 600c 	ldr.w	r6, [r8, #12]
  405764:	4546      	cmp	r6, r8
  405766:	d02d      	beq.n	4057c4 <_malloc_r+0x248>
  405768:	6871      	ldr	r1, [r6, #4]
  40576a:	f021 0903 	bic.w	r9, r1, #3
  40576e:	ebc4 0109 	rsb	r1, r4, r9
  405772:	290f      	cmp	r1, #15
  405774:	dd13      	ble.n	40579e <_malloc_r+0x222>
  405776:	1933      	adds	r3, r6, r4
  405778:	f044 0401 	orr.w	r4, r4, #1
  40577c:	68f2      	ldr	r2, [r6, #12]
  40577e:	6074      	str	r4, [r6, #4]
  405780:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405784:	60c2      	str	r2, [r0, #12]
  405786:	6090      	str	r0, [r2, #8]
  405788:	f041 0201 	orr.w	r2, r1, #1
  40578c:	616b      	str	r3, [r5, #20]
  40578e:	612b      	str	r3, [r5, #16]
  405790:	f8c3 e00c 	str.w	lr, [r3, #12]
  405794:	f8c3 e008 	str.w	lr, [r3, #8]
  405798:	605a      	str	r2, [r3, #4]
  40579a:	5059      	str	r1, [r3, r1]
  40579c:	e00c      	b.n	4057b8 <_malloc_r+0x23c>
  40579e:	2900      	cmp	r1, #0
  4057a0:	db0e      	blt.n	4057c0 <_malloc_r+0x244>
  4057a2:	eb06 0109 	add.w	r1, r6, r9
  4057a6:	684b      	ldr	r3, [r1, #4]
  4057a8:	f043 0301 	orr.w	r3, r3, #1
  4057ac:	604b      	str	r3, [r1, #4]
  4057ae:	68f3      	ldr	r3, [r6, #12]
  4057b0:	f856 2f08 	ldr.w	r2, [r6, #8]!
  4057b4:	60d3      	str	r3, [r2, #12]
  4057b6:	609a      	str	r2, [r3, #8]
  4057b8:	4638      	mov	r0, r7
  4057ba:	f000 f91a 	bl	4059f2 <__malloc_unlock>
  4057be:	e0dc      	b.n	40597a <_malloc_r+0x3fe>
  4057c0:	68f6      	ldr	r6, [r6, #12]
  4057c2:	e7cf      	b.n	405764 <_malloc_r+0x1e8>
  4057c4:	f10c 0c01 	add.w	ip, ip, #1
  4057c8:	f01c 0f03 	tst.w	ip, #3
  4057cc:	f108 0808 	add.w	r8, r8, #8
  4057d0:	d1c6      	bne.n	405760 <_malloc_r+0x1e4>
  4057d2:	0791      	lsls	r1, r2, #30
  4057d4:	d104      	bne.n	4057e0 <_malloc_r+0x264>
  4057d6:	686a      	ldr	r2, [r5, #4]
  4057d8:	ea22 0203 	bic.w	r2, r2, r3
  4057dc:	606a      	str	r2, [r5, #4]
  4057de:	e005      	b.n	4057ec <_malloc_r+0x270>
  4057e0:	f1a0 0108 	sub.w	r1, r0, #8
  4057e4:	6800      	ldr	r0, [r0, #0]
  4057e6:	3a01      	subs	r2, #1
  4057e8:	4288      	cmp	r0, r1
  4057ea:	d0f2      	beq.n	4057d2 <_malloc_r+0x256>
  4057ec:	6869      	ldr	r1, [r5, #4]
  4057ee:	005b      	lsls	r3, r3, #1
  4057f0:	428b      	cmp	r3, r1
  4057f2:	d806      	bhi.n	405802 <_malloc_r+0x286>
  4057f4:	b12b      	cbz	r3, 405802 <_malloc_r+0x286>
  4057f6:	4662      	mov	r2, ip
  4057f8:	420b      	tst	r3, r1
  4057fa:	d1ad      	bne.n	405758 <_malloc_r+0x1dc>
  4057fc:	3204      	adds	r2, #4
  4057fe:	005b      	lsls	r3, r3, #1
  405800:	e7fa      	b.n	4057f8 <_malloc_r+0x27c>
  405802:	f8d5 9008 	ldr.w	r9, [r5, #8]
  405806:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40580a:	f023 0b03 	bic.w	fp, r3, #3
  40580e:	45a3      	cmp	fp, r4
  405810:	d304      	bcc.n	40581c <_malloc_r+0x2a0>
  405812:	ebc4 030b 	rsb	r3, r4, fp
  405816:	2b0f      	cmp	r3, #15
  405818:	f300 80a2 	bgt.w	405960 <_malloc_r+0x3e4>
  40581c:	4907      	ldr	r1, [pc, #28]	; (40583c <_malloc_r+0x2c0>)
  40581e:	eb09 030b 	add.w	r3, r9, fp
  405822:	680a      	ldr	r2, [r1, #0]
  405824:	4688      	mov	r8, r1
  405826:	eb04 0a02 	add.w	sl, r4, r2
  40582a:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  40582e:	3201      	adds	r2, #1
  405830:	d106      	bne.n	405840 <_malloc_r+0x2c4>
  405832:	f10a 0a10 	add.w	sl, sl, #16
  405836:	e00b      	b.n	405850 <_malloc_r+0x2d4>
  405838:	20000594 	.word	0x20000594
  40583c:	20000bb0 	.word	0x20000bb0
  405840:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  405844:	f10a 0a0f 	add.w	sl, sl, #15
  405848:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40584c:	f02a 0a0f 	bic.w	sl, sl, #15
  405850:	4638      	mov	r0, r7
  405852:	4651      	mov	r1, sl
  405854:	9301      	str	r3, [sp, #4]
  405856:	f000 fe83 	bl	406560 <_sbrk_r>
  40585a:	1c42      	adds	r2, r0, #1
  40585c:	4606      	mov	r6, r0
  40585e:	9b01      	ldr	r3, [sp, #4]
  405860:	d06f      	beq.n	405942 <_malloc_r+0x3c6>
  405862:	4298      	cmp	r0, r3
  405864:	d201      	bcs.n	40586a <_malloc_r+0x2ee>
  405866:	45a9      	cmp	r9, r5
  405868:	d16b      	bne.n	405942 <_malloc_r+0x3c6>
  40586a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40586e:	429e      	cmp	r6, r3
  405870:	4452      	add	r2, sl
  405872:	f8c8 2004 	str.w	r2, [r8, #4]
  405876:	d108      	bne.n	40588a <_malloc_r+0x30e>
  405878:	f3c6 010b 	ubfx	r1, r6, #0, #12
  40587c:	b929      	cbnz	r1, 40588a <_malloc_r+0x30e>
  40587e:	68ab      	ldr	r3, [r5, #8]
  405880:	44da      	add	sl, fp
  405882:	f04a 0201 	orr.w	r2, sl, #1
  405886:	605a      	str	r2, [r3, #4]
  405888:	e04d      	b.n	405926 <_malloc_r+0x3aa>
  40588a:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  40588e:	3101      	adds	r1, #1
  405890:	d103      	bne.n	40589a <_malloc_r+0x31e>
  405892:	4b3c      	ldr	r3, [pc, #240]	; (405984 <_malloc_r+0x408>)
  405894:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  405898:	e003      	b.n	4058a2 <_malloc_r+0x326>
  40589a:	1af3      	subs	r3, r6, r3
  40589c:	441a      	add	r2, r3
  40589e:	f8c8 2004 	str.w	r2, [r8, #4]
  4058a2:	f016 0307 	ands.w	r3, r6, #7
  4058a6:	bf1c      	itt	ne
  4058a8:	f1c3 0308 	rsbne	r3, r3, #8
  4058ac:	18f6      	addne	r6, r6, r3
  4058ae:	44b2      	add	sl, r6
  4058b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4058b4:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4058b8:	ebca 0a03 	rsb	sl, sl, r3
  4058bc:	4651      	mov	r1, sl
  4058be:	4638      	mov	r0, r7
  4058c0:	f000 fe4e 	bl	406560 <_sbrk_r>
  4058c4:	1c43      	adds	r3, r0, #1
  4058c6:	bf04      	itt	eq
  4058c8:	4630      	moveq	r0, r6
  4058ca:	f04f 0a00 	moveq.w	sl, #0
  4058ce:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4058d2:	1b80      	subs	r0, r0, r6
  4058d4:	4450      	add	r0, sl
  4058d6:	4453      	add	r3, sl
  4058d8:	f040 0001 	orr.w	r0, r0, #1
  4058dc:	45a9      	cmp	r9, r5
  4058de:	60ae      	str	r6, [r5, #8]
  4058e0:	f8c8 3004 	str.w	r3, [r8, #4]
  4058e4:	6070      	str	r0, [r6, #4]
  4058e6:	d01e      	beq.n	405926 <_malloc_r+0x3aa>
  4058e8:	f1bb 0f0f 	cmp.w	fp, #15
  4058ec:	d802      	bhi.n	4058f4 <_malloc_r+0x378>
  4058ee:	2301      	movs	r3, #1
  4058f0:	6073      	str	r3, [r6, #4]
  4058f2:	e026      	b.n	405942 <_malloc_r+0x3c6>
  4058f4:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4058f8:	f1ab 0b0c 	sub.w	fp, fp, #12
  4058fc:	f02b 0b07 	bic.w	fp, fp, #7
  405900:	f003 0301 	and.w	r3, r3, #1
  405904:	ea4b 0303 	orr.w	r3, fp, r3
  405908:	f8c9 3004 	str.w	r3, [r9, #4]
  40590c:	2205      	movs	r2, #5
  40590e:	eb09 030b 	add.w	r3, r9, fp
  405912:	f1bb 0f0f 	cmp.w	fp, #15
  405916:	605a      	str	r2, [r3, #4]
  405918:	609a      	str	r2, [r3, #8]
  40591a:	d904      	bls.n	405926 <_malloc_r+0x3aa>
  40591c:	4638      	mov	r0, r7
  40591e:	f109 0108 	add.w	r1, r9, #8
  405922:	f7ff fb37 	bl	404f94 <_free_r>
  405926:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40592a:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  40592e:	4293      	cmp	r3, r2
  405930:	bf84      	itt	hi
  405932:	4a15      	ldrhi	r2, [pc, #84]	; (405988 <_malloc_r+0x40c>)
  405934:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  405936:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  40593a:	4293      	cmp	r3, r2
  40593c:	bf84      	itt	hi
  40593e:	4a12      	ldrhi	r2, [pc, #72]	; (405988 <_malloc_r+0x40c>)
  405940:	6313      	strhi	r3, [r2, #48]	; 0x30
  405942:	68ab      	ldr	r3, [r5, #8]
  405944:	685a      	ldr	r2, [r3, #4]
  405946:	f022 0203 	bic.w	r2, r2, #3
  40594a:	42a2      	cmp	r2, r4
  40594c:	ebc4 0302 	rsb	r3, r4, r2
  405950:	d301      	bcc.n	405956 <_malloc_r+0x3da>
  405952:	2b0f      	cmp	r3, #15
  405954:	dc04      	bgt.n	405960 <_malloc_r+0x3e4>
  405956:	4638      	mov	r0, r7
  405958:	f000 f84b 	bl	4059f2 <__malloc_unlock>
  40595c:	2600      	movs	r6, #0
  40595e:	e00c      	b.n	40597a <_malloc_r+0x3fe>
  405960:	68ae      	ldr	r6, [r5, #8]
  405962:	f044 0201 	orr.w	r2, r4, #1
  405966:	f043 0301 	orr.w	r3, r3, #1
  40596a:	4434      	add	r4, r6
  40596c:	6072      	str	r2, [r6, #4]
  40596e:	60ac      	str	r4, [r5, #8]
  405970:	6063      	str	r3, [r4, #4]
  405972:	4638      	mov	r0, r7
  405974:	f000 f83d 	bl	4059f2 <__malloc_unlock>
  405978:	3608      	adds	r6, #8
  40597a:	4630      	mov	r0, r6
  40597c:	b003      	add	sp, #12
  40597e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405982:	bf00      	nop
  405984:	20000594 	.word	0x20000594
  405988:	20000bb0 	.word	0x20000bb0

0040598c <memchr>:
  40598c:	b510      	push	{r4, lr}
  40598e:	b2c9      	uxtb	r1, r1
  405990:	4402      	add	r2, r0
  405992:	4290      	cmp	r0, r2
  405994:	4603      	mov	r3, r0
  405996:	d005      	beq.n	4059a4 <memchr+0x18>
  405998:	781c      	ldrb	r4, [r3, #0]
  40599a:	3001      	adds	r0, #1
  40599c:	428c      	cmp	r4, r1
  40599e:	d1f8      	bne.n	405992 <memchr+0x6>
  4059a0:	4618      	mov	r0, r3
  4059a2:	bd10      	pop	{r4, pc}
  4059a4:	2000      	movs	r0, #0
  4059a6:	bd10      	pop	{r4, pc}

004059a8 <memcpy>:
  4059a8:	b510      	push	{r4, lr}
  4059aa:	2300      	movs	r3, #0
  4059ac:	4293      	cmp	r3, r2
  4059ae:	d003      	beq.n	4059b8 <memcpy+0x10>
  4059b0:	5ccc      	ldrb	r4, [r1, r3]
  4059b2:	54c4      	strb	r4, [r0, r3]
  4059b4:	3301      	adds	r3, #1
  4059b6:	e7f9      	b.n	4059ac <memcpy+0x4>
  4059b8:	bd10      	pop	{r4, pc}

004059ba <memmove>:
  4059ba:	4281      	cmp	r1, r0
  4059bc:	b570      	push	{r4, r5, r6, lr}
  4059be:	d301      	bcc.n	4059c4 <memmove+0xa>
  4059c0:	2300      	movs	r3, #0
  4059c2:	e00e      	b.n	4059e2 <memmove+0x28>
  4059c4:	188c      	adds	r4, r1, r2
  4059c6:	42a0      	cmp	r0, r4
  4059c8:	d2fa      	bcs.n	4059c0 <memmove+0x6>
  4059ca:	1885      	adds	r5, r0, r2
  4059cc:	4613      	mov	r3, r2
  4059ce:	f113 33ff 	adds.w	r3, r3, #4294967295
  4059d2:	d305      	bcc.n	4059e0 <memmove+0x26>
  4059d4:	4251      	negs	r1, r2
  4059d6:	1866      	adds	r6, r4, r1
  4059d8:	5cf6      	ldrb	r6, [r6, r3]
  4059da:	4429      	add	r1, r5
  4059dc:	54ce      	strb	r6, [r1, r3]
  4059de:	e7f6      	b.n	4059ce <memmove+0x14>
  4059e0:	bd70      	pop	{r4, r5, r6, pc}
  4059e2:	4293      	cmp	r3, r2
  4059e4:	d003      	beq.n	4059ee <memmove+0x34>
  4059e6:	5ccc      	ldrb	r4, [r1, r3]
  4059e8:	54c4      	strb	r4, [r0, r3]
  4059ea:	3301      	adds	r3, #1
  4059ec:	e7f9      	b.n	4059e2 <memmove+0x28>
  4059ee:	bd70      	pop	{r4, r5, r6, pc}

004059f0 <__malloc_lock>:
  4059f0:	4770      	bx	lr

004059f2 <__malloc_unlock>:
  4059f2:	4770      	bx	lr

004059f4 <_Balloc>:
  4059f4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4059f6:	b570      	push	{r4, r5, r6, lr}
  4059f8:	4605      	mov	r5, r0
  4059fa:	460c      	mov	r4, r1
  4059fc:	b13b      	cbz	r3, 405a0e <_Balloc+0x1a>
  4059fe:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  405a00:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  405a04:	b160      	cbz	r0, 405a20 <_Balloc+0x2c>
  405a06:	6801      	ldr	r1, [r0, #0]
  405a08:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  405a0c:	e014      	b.n	405a38 <_Balloc+0x44>
  405a0e:	2104      	movs	r1, #4
  405a10:	2221      	movs	r2, #33	; 0x21
  405a12:	f001 fb79 	bl	407108 <_calloc_r>
  405a16:	64e8      	str	r0, [r5, #76]	; 0x4c
  405a18:	2800      	cmp	r0, #0
  405a1a:	d1f0      	bne.n	4059fe <_Balloc+0xa>
  405a1c:	2000      	movs	r0, #0
  405a1e:	bd70      	pop	{r4, r5, r6, pc}
  405a20:	2101      	movs	r1, #1
  405a22:	fa01 f604 	lsl.w	r6, r1, r4
  405a26:	1d72      	adds	r2, r6, #5
  405a28:	4628      	mov	r0, r5
  405a2a:	0092      	lsls	r2, r2, #2
  405a2c:	f001 fb6c 	bl	407108 <_calloc_r>
  405a30:	2800      	cmp	r0, #0
  405a32:	d0f3      	beq.n	405a1c <_Balloc+0x28>
  405a34:	6044      	str	r4, [r0, #4]
  405a36:	6086      	str	r6, [r0, #8]
  405a38:	2200      	movs	r2, #0
  405a3a:	6102      	str	r2, [r0, #16]
  405a3c:	60c2      	str	r2, [r0, #12]
  405a3e:	bd70      	pop	{r4, r5, r6, pc}

00405a40 <_Bfree>:
  405a40:	b131      	cbz	r1, 405a50 <_Bfree+0x10>
  405a42:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405a44:	684a      	ldr	r2, [r1, #4]
  405a46:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405a4a:	6008      	str	r0, [r1, #0]
  405a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405a50:	4770      	bx	lr

00405a52 <__multadd>:
  405a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a56:	460c      	mov	r4, r1
  405a58:	461e      	mov	r6, r3
  405a5a:	690d      	ldr	r5, [r1, #16]
  405a5c:	4607      	mov	r7, r0
  405a5e:	3114      	adds	r1, #20
  405a60:	2300      	movs	r3, #0
  405a62:	6808      	ldr	r0, [r1, #0]
  405a64:	3301      	adds	r3, #1
  405a66:	fa1f fc80 	uxth.w	ip, r0
  405a6a:	0c00      	lsrs	r0, r0, #16
  405a6c:	fb02 6c0c 	mla	ip, r2, ip, r6
  405a70:	4350      	muls	r0, r2
  405a72:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  405a76:	fa1f fc8c 	uxth.w	ip, ip
  405a7a:	0c06      	lsrs	r6, r0, #16
  405a7c:	42ab      	cmp	r3, r5
  405a7e:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  405a82:	f841 0b04 	str.w	r0, [r1], #4
  405a86:	dbec      	blt.n	405a62 <__multadd+0x10>
  405a88:	b1d6      	cbz	r6, 405ac0 <__multadd+0x6e>
  405a8a:	68a3      	ldr	r3, [r4, #8]
  405a8c:	429d      	cmp	r5, r3
  405a8e:	db12      	blt.n	405ab6 <__multadd+0x64>
  405a90:	6861      	ldr	r1, [r4, #4]
  405a92:	4638      	mov	r0, r7
  405a94:	3101      	adds	r1, #1
  405a96:	f7ff ffad 	bl	4059f4 <_Balloc>
  405a9a:	6922      	ldr	r2, [r4, #16]
  405a9c:	f104 010c 	add.w	r1, r4, #12
  405aa0:	3202      	adds	r2, #2
  405aa2:	4680      	mov	r8, r0
  405aa4:	0092      	lsls	r2, r2, #2
  405aa6:	300c      	adds	r0, #12
  405aa8:	f7ff ff7e 	bl	4059a8 <memcpy>
  405aac:	4621      	mov	r1, r4
  405aae:	4638      	mov	r0, r7
  405ab0:	f7ff ffc6 	bl	405a40 <_Bfree>
  405ab4:	4644      	mov	r4, r8
  405ab6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  405aba:	3501      	adds	r5, #1
  405abc:	615e      	str	r6, [r3, #20]
  405abe:	6125      	str	r5, [r4, #16]
  405ac0:	4620      	mov	r0, r4
  405ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405ac6 <__s2b>:
  405ac6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405aca:	4614      	mov	r4, r2
  405acc:	4698      	mov	r8, r3
  405ace:	f103 0208 	add.w	r2, r3, #8
  405ad2:	2309      	movs	r3, #9
  405ad4:	460d      	mov	r5, r1
  405ad6:	fb92 f2f3 	sdiv	r2, r2, r3
  405ada:	4606      	mov	r6, r0
  405adc:	2301      	movs	r3, #1
  405ade:	2100      	movs	r1, #0
  405ae0:	429a      	cmp	r2, r3
  405ae2:	dd02      	ble.n	405aea <__s2b+0x24>
  405ae4:	005b      	lsls	r3, r3, #1
  405ae6:	3101      	adds	r1, #1
  405ae8:	e7fa      	b.n	405ae0 <__s2b+0x1a>
  405aea:	4630      	mov	r0, r6
  405aec:	f7ff ff82 	bl	4059f4 <_Balloc>
  405af0:	9b08      	ldr	r3, [sp, #32]
  405af2:	2c09      	cmp	r4, #9
  405af4:	6143      	str	r3, [r0, #20]
  405af6:	f04f 0301 	mov.w	r3, #1
  405afa:	4601      	mov	r1, r0
  405afc:	6103      	str	r3, [r0, #16]
  405afe:	dd11      	ble.n	405b24 <__s2b+0x5e>
  405b00:	f105 0909 	add.w	r9, r5, #9
  405b04:	464f      	mov	r7, r9
  405b06:	4425      	add	r5, r4
  405b08:	f817 3b01 	ldrb.w	r3, [r7], #1
  405b0c:	4630      	mov	r0, r6
  405b0e:	220a      	movs	r2, #10
  405b10:	3b30      	subs	r3, #48	; 0x30
  405b12:	f7ff ff9e 	bl	405a52 <__multadd>
  405b16:	42af      	cmp	r7, r5
  405b18:	4601      	mov	r1, r0
  405b1a:	d1f5      	bne.n	405b08 <__s2b+0x42>
  405b1c:	eb09 0704 	add.w	r7, r9, r4
  405b20:	3f08      	subs	r7, #8
  405b22:	e002      	b.n	405b2a <__s2b+0x64>
  405b24:	f105 070a 	add.w	r7, r5, #10
  405b28:	2409      	movs	r4, #9
  405b2a:	4625      	mov	r5, r4
  405b2c:	4545      	cmp	r5, r8
  405b2e:	da09      	bge.n	405b44 <__s2b+0x7e>
  405b30:	1b3b      	subs	r3, r7, r4
  405b32:	5d5b      	ldrb	r3, [r3, r5]
  405b34:	4630      	mov	r0, r6
  405b36:	220a      	movs	r2, #10
  405b38:	3b30      	subs	r3, #48	; 0x30
  405b3a:	f7ff ff8a 	bl	405a52 <__multadd>
  405b3e:	3501      	adds	r5, #1
  405b40:	4601      	mov	r1, r0
  405b42:	e7f3      	b.n	405b2c <__s2b+0x66>
  405b44:	4608      	mov	r0, r1
  405b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405b4a <__hi0bits>:
  405b4a:	0c03      	lsrs	r3, r0, #16
  405b4c:	041b      	lsls	r3, r3, #16
  405b4e:	b913      	cbnz	r3, 405b56 <__hi0bits+0xc>
  405b50:	0400      	lsls	r0, r0, #16
  405b52:	2310      	movs	r3, #16
  405b54:	e000      	b.n	405b58 <__hi0bits+0xe>
  405b56:	2300      	movs	r3, #0
  405b58:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  405b5c:	bf04      	itt	eq
  405b5e:	0200      	lsleq	r0, r0, #8
  405b60:	3308      	addeq	r3, #8
  405b62:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  405b66:	bf04      	itt	eq
  405b68:	0100      	lsleq	r0, r0, #4
  405b6a:	3304      	addeq	r3, #4
  405b6c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405b70:	bf04      	itt	eq
  405b72:	0080      	lsleq	r0, r0, #2
  405b74:	3302      	addeq	r3, #2
  405b76:	2800      	cmp	r0, #0
  405b78:	db03      	blt.n	405b82 <__hi0bits+0x38>
  405b7a:	0042      	lsls	r2, r0, #1
  405b7c:	d503      	bpl.n	405b86 <__hi0bits+0x3c>
  405b7e:	1c58      	adds	r0, r3, #1
  405b80:	4770      	bx	lr
  405b82:	4618      	mov	r0, r3
  405b84:	4770      	bx	lr
  405b86:	2020      	movs	r0, #32
  405b88:	4770      	bx	lr

00405b8a <__lo0bits>:
  405b8a:	6803      	ldr	r3, [r0, #0]
  405b8c:	f013 0207 	ands.w	r2, r3, #7
  405b90:	d00b      	beq.n	405baa <__lo0bits+0x20>
  405b92:	07d9      	lsls	r1, r3, #31
  405b94:	d422      	bmi.n	405bdc <__lo0bits+0x52>
  405b96:	079a      	lsls	r2, r3, #30
  405b98:	d503      	bpl.n	405ba2 <__lo0bits+0x18>
  405b9a:	085b      	lsrs	r3, r3, #1
  405b9c:	6003      	str	r3, [r0, #0]
  405b9e:	2001      	movs	r0, #1
  405ba0:	4770      	bx	lr
  405ba2:	089b      	lsrs	r3, r3, #2
  405ba4:	6003      	str	r3, [r0, #0]
  405ba6:	2002      	movs	r0, #2
  405ba8:	4770      	bx	lr
  405baa:	b299      	uxth	r1, r3
  405bac:	b909      	cbnz	r1, 405bb2 <__lo0bits+0x28>
  405bae:	0c1b      	lsrs	r3, r3, #16
  405bb0:	2210      	movs	r2, #16
  405bb2:	f013 0fff 	tst.w	r3, #255	; 0xff
  405bb6:	bf04      	itt	eq
  405bb8:	0a1b      	lsreq	r3, r3, #8
  405bba:	3208      	addeq	r2, #8
  405bbc:	0719      	lsls	r1, r3, #28
  405bbe:	bf04      	itt	eq
  405bc0:	091b      	lsreq	r3, r3, #4
  405bc2:	3204      	addeq	r2, #4
  405bc4:	0799      	lsls	r1, r3, #30
  405bc6:	bf04      	itt	eq
  405bc8:	089b      	lsreq	r3, r3, #2
  405bca:	3202      	addeq	r2, #2
  405bcc:	07d9      	lsls	r1, r3, #31
  405bce:	d402      	bmi.n	405bd6 <__lo0bits+0x4c>
  405bd0:	085b      	lsrs	r3, r3, #1
  405bd2:	d005      	beq.n	405be0 <__lo0bits+0x56>
  405bd4:	3201      	adds	r2, #1
  405bd6:	6003      	str	r3, [r0, #0]
  405bd8:	4610      	mov	r0, r2
  405bda:	4770      	bx	lr
  405bdc:	2000      	movs	r0, #0
  405bde:	4770      	bx	lr
  405be0:	2020      	movs	r0, #32
  405be2:	4770      	bx	lr

00405be4 <__i2b>:
  405be4:	b510      	push	{r4, lr}
  405be6:	460c      	mov	r4, r1
  405be8:	2101      	movs	r1, #1
  405bea:	f7ff ff03 	bl	4059f4 <_Balloc>
  405bee:	2201      	movs	r2, #1
  405bf0:	6144      	str	r4, [r0, #20]
  405bf2:	6102      	str	r2, [r0, #16]
  405bf4:	bd10      	pop	{r4, pc}

00405bf6 <__multiply>:
  405bf6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405bfa:	4616      	mov	r6, r2
  405bfc:	6933      	ldr	r3, [r6, #16]
  405bfe:	690a      	ldr	r2, [r1, #16]
  405c00:	b085      	sub	sp, #20
  405c02:	429a      	cmp	r2, r3
  405c04:	460d      	mov	r5, r1
  405c06:	da01      	bge.n	405c0c <__multiply+0x16>
  405c08:	4635      	mov	r5, r6
  405c0a:	460e      	mov	r6, r1
  405c0c:	f8d5 8010 	ldr.w	r8, [r5, #16]
  405c10:	6937      	ldr	r7, [r6, #16]
  405c12:	68ab      	ldr	r3, [r5, #8]
  405c14:	6869      	ldr	r1, [r5, #4]
  405c16:	eb08 0407 	add.w	r4, r8, r7
  405c1a:	429c      	cmp	r4, r3
  405c1c:	bfc8      	it	gt
  405c1e:	3101      	addgt	r1, #1
  405c20:	f7ff fee8 	bl	4059f4 <_Balloc>
  405c24:	f100 0314 	add.w	r3, r0, #20
  405c28:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  405c2c:	9101      	str	r1, [sp, #4]
  405c2e:	461a      	mov	r2, r3
  405c30:	f8dd a004 	ldr.w	sl, [sp, #4]
  405c34:	4552      	cmp	r2, sl
  405c36:	d203      	bcs.n	405c40 <__multiply+0x4a>
  405c38:	2100      	movs	r1, #0
  405c3a:	f842 1b04 	str.w	r1, [r2], #4
  405c3e:	e7f7      	b.n	405c30 <__multiply+0x3a>
  405c40:	f105 0114 	add.w	r1, r5, #20
  405c44:	f106 0214 	add.w	r2, r6, #20
  405c48:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  405c4c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  405c50:	f8cd 8008 	str.w	r8, [sp, #8]
  405c54:	9703      	str	r7, [sp, #12]
  405c56:	9e03      	ldr	r6, [sp, #12]
  405c58:	4615      	mov	r5, r2
  405c5a:	42b2      	cmp	r2, r6
  405c5c:	d256      	bcs.n	405d0c <__multiply+0x116>
  405c5e:	f8b5 c000 	ldrh.w	ip, [r5]
  405c62:	3204      	adds	r2, #4
  405c64:	f1bc 0f00 	cmp.w	ip, #0
  405c68:	d025      	beq.n	405cb6 <__multiply+0xc0>
  405c6a:	460f      	mov	r7, r1
  405c6c:	461d      	mov	r5, r3
  405c6e:	2600      	movs	r6, #0
  405c70:	f857 9b04 	ldr.w	r9, [r7], #4
  405c74:	f8d5 8000 	ldr.w	r8, [r5]
  405c78:	fa1f fb89 	uxth.w	fp, r9
  405c7c:	fa1f fa88 	uxth.w	sl, r8
  405c80:	fb0c aa0b 	mla	sl, ip, fp, sl
  405c84:	ea4f 4919 	mov.w	r9, r9, lsr #16
  405c88:	ea4f 4818 	mov.w	r8, r8, lsr #16
  405c8c:	fb0c 8809 	mla	r8, ip, r9, r8
  405c90:	44b2      	add	sl, r6
  405c92:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  405c96:	fa1f fa8a 	uxth.w	sl, sl
  405c9a:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  405c9e:	ea4f 4618 	mov.w	r6, r8, lsr #16
  405ca2:	f8dd 8008 	ldr.w	r8, [sp, #8]
  405ca6:	46ab      	mov	fp, r5
  405ca8:	45b8      	cmp	r8, r7
  405caa:	f84b ab04 	str.w	sl, [fp], #4
  405cae:	d901      	bls.n	405cb4 <__multiply+0xbe>
  405cb0:	465d      	mov	r5, fp
  405cb2:	e7dd      	b.n	405c70 <__multiply+0x7a>
  405cb4:	606e      	str	r6, [r5, #4]
  405cb6:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  405cba:	f1b8 0f00 	cmp.w	r8, #0
  405cbe:	d023      	beq.n	405d08 <__multiply+0x112>
  405cc0:	681e      	ldr	r6, [r3, #0]
  405cc2:	460f      	mov	r7, r1
  405cc4:	461d      	mov	r5, r3
  405cc6:	f04f 0900 	mov.w	r9, #0
  405cca:	f8b7 a000 	ldrh.w	sl, [r7]
  405cce:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  405cd2:	b2b6      	uxth	r6, r6
  405cd4:	fb08 cc0a 	mla	ip, r8, sl, ip
  405cd8:	44e1      	add	r9, ip
  405cda:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  405cde:	46ac      	mov	ip, r5
  405ce0:	f84c 6b04 	str.w	r6, [ip], #4
  405ce4:	f857 6b04 	ldr.w	r6, [r7], #4
  405ce8:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  405cec:	0c36      	lsrs	r6, r6, #16
  405cee:	fb08 a606 	mla	r6, r8, r6, sl
  405cf2:	f8dd a008 	ldr.w	sl, [sp, #8]
  405cf6:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  405cfa:	4557      	cmp	r7, sl
  405cfc:	ea4f 4916 	mov.w	r9, r6, lsr #16
  405d00:	d201      	bcs.n	405d06 <__multiply+0x110>
  405d02:	4665      	mov	r5, ip
  405d04:	e7e1      	b.n	405cca <__multiply+0xd4>
  405d06:	606e      	str	r6, [r5, #4]
  405d08:	3304      	adds	r3, #4
  405d0a:	e7a4      	b.n	405c56 <__multiply+0x60>
  405d0c:	9b01      	ldr	r3, [sp, #4]
  405d0e:	2c00      	cmp	r4, #0
  405d10:	dc03      	bgt.n	405d1a <__multiply+0x124>
  405d12:	6104      	str	r4, [r0, #16]
  405d14:	b005      	add	sp, #20
  405d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d1a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405d1e:	2a00      	cmp	r2, #0
  405d20:	d1f7      	bne.n	405d12 <__multiply+0x11c>
  405d22:	3c01      	subs	r4, #1
  405d24:	e7f3      	b.n	405d0e <__multiply+0x118>

00405d26 <__pow5mult>:
  405d26:	f012 0303 	ands.w	r3, r2, #3
  405d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d2e:	4605      	mov	r5, r0
  405d30:	460e      	mov	r6, r1
  405d32:	4617      	mov	r7, r2
  405d34:	d007      	beq.n	405d46 <__pow5mult+0x20>
  405d36:	4a1a      	ldr	r2, [pc, #104]	; (405da0 <__pow5mult+0x7a>)
  405d38:	3b01      	subs	r3, #1
  405d3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  405d3e:	2300      	movs	r3, #0
  405d40:	f7ff fe87 	bl	405a52 <__multadd>
  405d44:	4606      	mov	r6, r0
  405d46:	10bf      	asrs	r7, r7, #2
  405d48:	d027      	beq.n	405d9a <__pow5mult+0x74>
  405d4a:	6cac      	ldr	r4, [r5, #72]	; 0x48
  405d4c:	b974      	cbnz	r4, 405d6c <__pow5mult+0x46>
  405d4e:	4628      	mov	r0, r5
  405d50:	f240 2171 	movw	r1, #625	; 0x271
  405d54:	f7ff ff46 	bl	405be4 <__i2b>
  405d58:	2300      	movs	r3, #0
  405d5a:	64a8      	str	r0, [r5, #72]	; 0x48
  405d5c:	4604      	mov	r4, r0
  405d5e:	6003      	str	r3, [r0, #0]
  405d60:	e004      	b.n	405d6c <__pow5mult+0x46>
  405d62:	107f      	asrs	r7, r7, #1
  405d64:	d019      	beq.n	405d9a <__pow5mult+0x74>
  405d66:	6820      	ldr	r0, [r4, #0]
  405d68:	b170      	cbz	r0, 405d88 <__pow5mult+0x62>
  405d6a:	4604      	mov	r4, r0
  405d6c:	07fb      	lsls	r3, r7, #31
  405d6e:	d5f8      	bpl.n	405d62 <__pow5mult+0x3c>
  405d70:	4631      	mov	r1, r6
  405d72:	4622      	mov	r2, r4
  405d74:	4628      	mov	r0, r5
  405d76:	f7ff ff3e 	bl	405bf6 <__multiply>
  405d7a:	4631      	mov	r1, r6
  405d7c:	4680      	mov	r8, r0
  405d7e:	4628      	mov	r0, r5
  405d80:	f7ff fe5e 	bl	405a40 <_Bfree>
  405d84:	4646      	mov	r6, r8
  405d86:	e7ec      	b.n	405d62 <__pow5mult+0x3c>
  405d88:	4628      	mov	r0, r5
  405d8a:	4621      	mov	r1, r4
  405d8c:	4622      	mov	r2, r4
  405d8e:	f7ff ff32 	bl	405bf6 <__multiply>
  405d92:	2300      	movs	r3, #0
  405d94:	6020      	str	r0, [r4, #0]
  405d96:	6003      	str	r3, [r0, #0]
  405d98:	e7e7      	b.n	405d6a <__pow5mult+0x44>
  405d9a:	4630      	mov	r0, r6
  405d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405da0:	00408258 	.word	0x00408258

00405da4 <__lshift>:
  405da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405da8:	460c      	mov	r4, r1
  405daa:	6923      	ldr	r3, [r4, #16]
  405dac:	ea4f 1a62 	mov.w	sl, r2, asr #5
  405db0:	eb0a 0903 	add.w	r9, sl, r3
  405db4:	6849      	ldr	r1, [r1, #4]
  405db6:	68a3      	ldr	r3, [r4, #8]
  405db8:	4680      	mov	r8, r0
  405dba:	4615      	mov	r5, r2
  405dbc:	f109 0701 	add.w	r7, r9, #1
  405dc0:	429f      	cmp	r7, r3
  405dc2:	dd02      	ble.n	405dca <__lshift+0x26>
  405dc4:	3101      	adds	r1, #1
  405dc6:	005b      	lsls	r3, r3, #1
  405dc8:	e7fa      	b.n	405dc0 <__lshift+0x1c>
  405dca:	4640      	mov	r0, r8
  405dcc:	f7ff fe12 	bl	4059f4 <_Balloc>
  405dd0:	2300      	movs	r3, #0
  405dd2:	4606      	mov	r6, r0
  405dd4:	f100 0214 	add.w	r2, r0, #20
  405dd8:	4553      	cmp	r3, sl
  405dda:	da04      	bge.n	405de6 <__lshift+0x42>
  405ddc:	2100      	movs	r1, #0
  405dde:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  405de2:	3301      	adds	r3, #1
  405de4:	e7f8      	b.n	405dd8 <__lshift+0x34>
  405de6:	6920      	ldr	r0, [r4, #16]
  405de8:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  405dec:	f104 0314 	add.w	r3, r4, #20
  405df0:	f015 0c1f 	ands.w	ip, r5, #31
  405df4:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  405df8:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  405dfc:	d016      	beq.n	405e2c <__lshift+0x88>
  405dfe:	f1cc 0a20 	rsb	sl, ip, #32
  405e02:	2500      	movs	r5, #0
  405e04:	6818      	ldr	r0, [r3, #0]
  405e06:	460a      	mov	r2, r1
  405e08:	fa00 f00c 	lsl.w	r0, r0, ip
  405e0c:	4305      	orrs	r5, r0
  405e0e:	f842 5b04 	str.w	r5, [r2], #4
  405e12:	f853 5b04 	ldr.w	r5, [r3], #4
  405e16:	4573      	cmp	r3, lr
  405e18:	fa25 f50a 	lsr.w	r5, r5, sl
  405e1c:	d201      	bcs.n	405e22 <__lshift+0x7e>
  405e1e:	4611      	mov	r1, r2
  405e20:	e7f0      	b.n	405e04 <__lshift+0x60>
  405e22:	604d      	str	r5, [r1, #4]
  405e24:	b145      	cbz	r5, 405e38 <__lshift+0x94>
  405e26:	f109 0702 	add.w	r7, r9, #2
  405e2a:	e005      	b.n	405e38 <__lshift+0x94>
  405e2c:	f853 2b04 	ldr.w	r2, [r3], #4
  405e30:	4573      	cmp	r3, lr
  405e32:	f841 2b04 	str.w	r2, [r1], #4
  405e36:	d3f9      	bcc.n	405e2c <__lshift+0x88>
  405e38:	3f01      	subs	r7, #1
  405e3a:	4640      	mov	r0, r8
  405e3c:	6137      	str	r7, [r6, #16]
  405e3e:	4621      	mov	r1, r4
  405e40:	f7ff fdfe 	bl	405a40 <_Bfree>
  405e44:	4630      	mov	r0, r6
  405e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405e4a <__mcmp>:
  405e4a:	6902      	ldr	r2, [r0, #16]
  405e4c:	690b      	ldr	r3, [r1, #16]
  405e4e:	b510      	push	{r4, lr}
  405e50:	1ad2      	subs	r2, r2, r3
  405e52:	d113      	bne.n	405e7c <__mcmp+0x32>
  405e54:	009c      	lsls	r4, r3, #2
  405e56:	3014      	adds	r0, #20
  405e58:	f101 0214 	add.w	r2, r1, #20
  405e5c:	1903      	adds	r3, r0, r4
  405e5e:	4422      	add	r2, r4
  405e60:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405e64:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  405e68:	428c      	cmp	r4, r1
  405e6a:	d003      	beq.n	405e74 <__mcmp+0x2a>
  405e6c:	d208      	bcs.n	405e80 <__mcmp+0x36>
  405e6e:	f04f 30ff 	mov.w	r0, #4294967295
  405e72:	bd10      	pop	{r4, pc}
  405e74:	4298      	cmp	r0, r3
  405e76:	d3f3      	bcc.n	405e60 <__mcmp+0x16>
  405e78:	2000      	movs	r0, #0
  405e7a:	bd10      	pop	{r4, pc}
  405e7c:	4610      	mov	r0, r2
  405e7e:	bd10      	pop	{r4, pc}
  405e80:	2001      	movs	r0, #1
  405e82:	bd10      	pop	{r4, pc}

00405e84 <__mdiff>:
  405e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405e88:	4606      	mov	r6, r0
  405e8a:	460c      	mov	r4, r1
  405e8c:	4608      	mov	r0, r1
  405e8e:	4611      	mov	r1, r2
  405e90:	4615      	mov	r5, r2
  405e92:	f7ff ffda 	bl	405e4a <__mcmp>
  405e96:	1e07      	subs	r7, r0, #0
  405e98:	d108      	bne.n	405eac <__mdiff+0x28>
  405e9a:	4630      	mov	r0, r6
  405e9c:	4639      	mov	r1, r7
  405e9e:	f7ff fda9 	bl	4059f4 <_Balloc>
  405ea2:	2301      	movs	r3, #1
  405ea4:	6103      	str	r3, [r0, #16]
  405ea6:	6147      	str	r7, [r0, #20]
  405ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405eac:	db01      	blt.n	405eb2 <__mdiff+0x2e>
  405eae:	2700      	movs	r7, #0
  405eb0:	e003      	b.n	405eba <__mdiff+0x36>
  405eb2:	4623      	mov	r3, r4
  405eb4:	2701      	movs	r7, #1
  405eb6:	462c      	mov	r4, r5
  405eb8:	461d      	mov	r5, r3
  405eba:	6861      	ldr	r1, [r4, #4]
  405ebc:	4630      	mov	r0, r6
  405ebe:	f7ff fd99 	bl	4059f4 <_Balloc>
  405ec2:	6922      	ldr	r2, [r4, #16]
  405ec4:	692b      	ldr	r3, [r5, #16]
  405ec6:	3414      	adds	r4, #20
  405ec8:	f105 0614 	add.w	r6, r5, #20
  405ecc:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  405ed0:	60c7      	str	r7, [r0, #12]
  405ed2:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  405ed6:	f100 0314 	add.w	r3, r0, #20
  405eda:	2100      	movs	r1, #0
  405edc:	f854 7b04 	ldr.w	r7, [r4], #4
  405ee0:	f856 9b04 	ldr.w	r9, [r6], #4
  405ee4:	fa1f f887 	uxth.w	r8, r7
  405ee8:	fa1f f589 	uxth.w	r5, r9
  405eec:	4441      	add	r1, r8
  405eee:	ea4f 4919 	mov.w	r9, r9, lsr #16
  405ef2:	ebc5 0801 	rsb	r8, r5, r1
  405ef6:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  405efa:	eb07 4728 	add.w	r7, r7, r8, asr #16
  405efe:	fa1f f888 	uxth.w	r8, r8
  405f02:	1439      	asrs	r1, r7, #16
  405f04:	45b2      	cmp	sl, r6
  405f06:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  405f0a:	4625      	mov	r5, r4
  405f0c:	f843 7b04 	str.w	r7, [r3], #4
  405f10:	d8e4      	bhi.n	405edc <__mdiff+0x58>
  405f12:	4565      	cmp	r5, ip
  405f14:	d20d      	bcs.n	405f32 <__mdiff+0xae>
  405f16:	f855 4b04 	ldr.w	r4, [r5], #4
  405f1a:	b2a6      	uxth	r6, r4
  405f1c:	440e      	add	r6, r1
  405f1e:	0c24      	lsrs	r4, r4, #16
  405f20:	eb04 4426 	add.w	r4, r4, r6, asr #16
  405f24:	b2b6      	uxth	r6, r6
  405f26:	1421      	asrs	r1, r4, #16
  405f28:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  405f2c:	f843 4b04 	str.w	r4, [r3], #4
  405f30:	e7ef      	b.n	405f12 <__mdiff+0x8e>
  405f32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  405f36:	b909      	cbnz	r1, 405f3c <__mdiff+0xb8>
  405f38:	3a01      	subs	r2, #1
  405f3a:	e7fa      	b.n	405f32 <__mdiff+0xae>
  405f3c:	6102      	str	r2, [r0, #16]
  405f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405f42 <__ulp>:
  405f42:	4b0f      	ldr	r3, [pc, #60]	; (405f80 <__ulp+0x3e>)
  405f44:	400b      	ands	r3, r1
  405f46:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  405f4a:	2b00      	cmp	r3, #0
  405f4c:	dd01      	ble.n	405f52 <__ulp+0x10>
  405f4e:	4619      	mov	r1, r3
  405f50:	e009      	b.n	405f66 <__ulp+0x24>
  405f52:	425b      	negs	r3, r3
  405f54:	151b      	asrs	r3, r3, #20
  405f56:	2b13      	cmp	r3, #19
  405f58:	f04f 0100 	mov.w	r1, #0
  405f5c:	dc05      	bgt.n	405f6a <__ulp+0x28>
  405f5e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  405f62:	fa42 f103 	asr.w	r1, r2, r3
  405f66:	2000      	movs	r0, #0
  405f68:	4770      	bx	lr
  405f6a:	2b32      	cmp	r3, #50	; 0x32
  405f6c:	f04f 0201 	mov.w	r2, #1
  405f70:	bfda      	itte	le
  405f72:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  405f76:	fa02 f303 	lslle.w	r3, r2, r3
  405f7a:	4613      	movgt	r3, r2
  405f7c:	4618      	mov	r0, r3
  405f7e:	4770      	bx	lr
  405f80:	7ff00000 	.word	0x7ff00000

00405f84 <__b2d>:
  405f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f88:	6906      	ldr	r6, [r0, #16]
  405f8a:	f100 0714 	add.w	r7, r0, #20
  405f8e:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  405f92:	f856 4c04 	ldr.w	r4, [r6, #-4]
  405f96:	4688      	mov	r8, r1
  405f98:	4620      	mov	r0, r4
  405f9a:	f7ff fdd6 	bl	405b4a <__hi0bits>
  405f9e:	f1c0 0320 	rsb	r3, r0, #32
  405fa2:	280a      	cmp	r0, #10
  405fa4:	f1a6 0504 	sub.w	r5, r6, #4
  405fa8:	f8c8 3000 	str.w	r3, [r8]
  405fac:	dc14      	bgt.n	405fd8 <__b2d+0x54>
  405fae:	42bd      	cmp	r5, r7
  405fb0:	f1c0 010b 	rsb	r1, r0, #11
  405fb4:	bf88      	it	hi
  405fb6:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  405fba:	fa24 fc01 	lsr.w	ip, r4, r1
  405fbe:	bf98      	it	ls
  405fc0:	2500      	movls	r5, #0
  405fc2:	3015      	adds	r0, #21
  405fc4:	fa25 f101 	lsr.w	r1, r5, r1
  405fc8:	4084      	lsls	r4, r0
  405fca:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  405fce:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  405fd2:	ea41 0204 	orr.w	r2, r1, r4
  405fd6:	e024      	b.n	406022 <__b2d+0x9e>
  405fd8:	42bd      	cmp	r5, r7
  405fda:	bf86      	itte	hi
  405fdc:	f1a6 0508 	subhi.w	r5, r6, #8
  405fe0:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  405fe4:	2100      	movls	r1, #0
  405fe6:	f1b0 060b 	subs.w	r6, r0, #11
  405fea:	d015      	beq.n	406018 <__b2d+0x94>
  405fec:	40b4      	lsls	r4, r6
  405fee:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  405ff2:	fa21 fc00 	lsr.w	ip, r1, r0
  405ff6:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  405ffa:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  405ffe:	42bd      	cmp	r5, r7
  406000:	ea44 030c 	orr.w	r3, r4, ip
  406004:	bf8c      	ite	hi
  406006:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  40600a:	2400      	movls	r4, #0
  40600c:	fa24 f000 	lsr.w	r0, r4, r0
  406010:	40b1      	lsls	r1, r6
  406012:	ea40 0201 	orr.w	r2, r0, r1
  406016:	e004      	b.n	406022 <__b2d+0x9e>
  406018:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  40601c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406020:	460a      	mov	r2, r1
  406022:	4610      	mov	r0, r2
  406024:	4619      	mov	r1, r3
  406026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040602a <__d2b>:
  40602a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40602e:	2101      	movs	r1, #1
  406030:	461d      	mov	r5, r3
  406032:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406036:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  40603a:	4614      	mov	r4, r2
  40603c:	f7ff fcda 	bl	4059f4 <_Balloc>
  406040:	f3c5 570a 	ubfx	r7, r5, #20, #11
  406044:	4606      	mov	r6, r0
  406046:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40604a:	b10f      	cbz	r7, 406050 <__d2b+0x26>
  40604c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406050:	9301      	str	r3, [sp, #4]
  406052:	b1d4      	cbz	r4, 40608a <__d2b+0x60>
  406054:	a802      	add	r0, sp, #8
  406056:	f840 4d08 	str.w	r4, [r0, #-8]!
  40605a:	4668      	mov	r0, sp
  40605c:	f7ff fd95 	bl	405b8a <__lo0bits>
  406060:	9b00      	ldr	r3, [sp, #0]
  406062:	b148      	cbz	r0, 406078 <__d2b+0x4e>
  406064:	9a01      	ldr	r2, [sp, #4]
  406066:	f1c0 0120 	rsb	r1, r0, #32
  40606a:	fa02 f101 	lsl.w	r1, r2, r1
  40606e:	40c2      	lsrs	r2, r0
  406070:	430b      	orrs	r3, r1
  406072:	6173      	str	r3, [r6, #20]
  406074:	9201      	str	r2, [sp, #4]
  406076:	e000      	b.n	40607a <__d2b+0x50>
  406078:	6173      	str	r3, [r6, #20]
  40607a:	9b01      	ldr	r3, [sp, #4]
  40607c:	2b00      	cmp	r3, #0
  40607e:	bf0c      	ite	eq
  406080:	2401      	moveq	r4, #1
  406082:	2402      	movne	r4, #2
  406084:	61b3      	str	r3, [r6, #24]
  406086:	6134      	str	r4, [r6, #16]
  406088:	e007      	b.n	40609a <__d2b+0x70>
  40608a:	a801      	add	r0, sp, #4
  40608c:	f7ff fd7d 	bl	405b8a <__lo0bits>
  406090:	9b01      	ldr	r3, [sp, #4]
  406092:	2401      	movs	r4, #1
  406094:	6173      	str	r3, [r6, #20]
  406096:	6134      	str	r4, [r6, #16]
  406098:	3020      	adds	r0, #32
  40609a:	b13f      	cbz	r7, 4060ac <__d2b+0x82>
  40609c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4060a0:	4407      	add	r7, r0
  4060a2:	f8c9 7000 	str.w	r7, [r9]
  4060a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4060aa:	e00a      	b.n	4060c2 <__d2b+0x98>
  4060ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4060b0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  4060b4:	f8c9 0000 	str.w	r0, [r9]
  4060b8:	6918      	ldr	r0, [r3, #16]
  4060ba:	f7ff fd46 	bl	405b4a <__hi0bits>
  4060be:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4060c2:	f8c8 0000 	str.w	r0, [r8]
  4060c6:	4630      	mov	r0, r6
  4060c8:	b003      	add	sp, #12
  4060ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

004060ce <__ratio>:
  4060ce:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  4060d2:	460e      	mov	r6, r1
  4060d4:	4669      	mov	r1, sp
  4060d6:	4680      	mov	r8, r0
  4060d8:	f7ff ff54 	bl	405f84 <__b2d>
  4060dc:	460d      	mov	r5, r1
  4060de:	4604      	mov	r4, r0
  4060e0:	a901      	add	r1, sp, #4
  4060e2:	4630      	mov	r0, r6
  4060e4:	f7ff ff4e 	bl	405f84 <__b2d>
  4060e8:	9f00      	ldr	r7, [sp, #0]
  4060ea:	460b      	mov	r3, r1
  4060ec:	9901      	ldr	r1, [sp, #4]
  4060ee:	4602      	mov	r2, r0
  4060f0:	1a7f      	subs	r7, r7, r1
  4060f2:	f8d8 0010 	ldr.w	r0, [r8, #16]
  4060f6:	6931      	ldr	r1, [r6, #16]
  4060f8:	1a41      	subs	r1, r0, r1
  4060fa:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  4060fe:	2900      	cmp	r1, #0
  406100:	bfcc      	ite	gt
  406102:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  406106:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  40610a:	4620      	mov	r0, r4
  40610c:	4629      	mov	r1, r5
  40610e:	f7fb fead 	bl	401e6c <__aeabi_ddiv>
  406112:	b002      	add	sp, #8
  406114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406118 <_mprec_log10>:
  406118:	2817      	cmp	r0, #23
  40611a:	b510      	push	{r4, lr}
  40611c:	4604      	mov	r4, r0
  40611e:	dc05      	bgt.n	40612c <_mprec_log10+0x14>
  406120:	4b07      	ldr	r3, [pc, #28]	; (406140 <_mprec_log10+0x28>)
  406122:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  406126:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  40612a:	bd10      	pop	{r4, pc}
  40612c:	4905      	ldr	r1, [pc, #20]	; (406144 <_mprec_log10+0x2c>)
  40612e:	2000      	movs	r0, #0
  406130:	2200      	movs	r2, #0
  406132:	4b05      	ldr	r3, [pc, #20]	; (406148 <_mprec_log10+0x30>)
  406134:	f7fb fd70 	bl	401c18 <__aeabi_dmul>
  406138:	3c01      	subs	r4, #1
  40613a:	d1f9      	bne.n	406130 <_mprec_log10+0x18>
  40613c:	bd10      	pop	{r4, pc}
  40613e:	bf00      	nop
  406140:	00408258 	.word	0x00408258
  406144:	3ff00000 	.word	0x3ff00000
  406148:	40240000 	.word	0x40240000

0040614c <__copybits>:
  40614c:	b510      	push	{r4, lr}
  40614e:	3901      	subs	r1, #1
  406150:	f102 0314 	add.w	r3, r2, #20
  406154:	1149      	asrs	r1, r1, #5
  406156:	6912      	ldr	r2, [r2, #16]
  406158:	3101      	adds	r1, #1
  40615a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  40615e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  406162:	4293      	cmp	r3, r2
  406164:	d204      	bcs.n	406170 <__copybits+0x24>
  406166:	f853 4b04 	ldr.w	r4, [r3], #4
  40616a:	f840 4b04 	str.w	r4, [r0], #4
  40616e:	e7f8      	b.n	406162 <__copybits+0x16>
  406170:	4288      	cmp	r0, r1
  406172:	d203      	bcs.n	40617c <__copybits+0x30>
  406174:	2300      	movs	r3, #0
  406176:	f840 3b04 	str.w	r3, [r0], #4
  40617a:	e7f9      	b.n	406170 <__copybits+0x24>
  40617c:	bd10      	pop	{r4, pc}

0040617e <__any_on>:
  40617e:	f100 0214 	add.w	r2, r0, #20
  406182:	6900      	ldr	r0, [r0, #16]
  406184:	114b      	asrs	r3, r1, #5
  406186:	4283      	cmp	r3, r0
  406188:	b510      	push	{r4, lr}
  40618a:	dc0c      	bgt.n	4061a6 <__any_on+0x28>
  40618c:	da0c      	bge.n	4061a8 <__any_on+0x2a>
  40618e:	f011 011f 	ands.w	r1, r1, #31
  406192:	d009      	beq.n	4061a8 <__any_on+0x2a>
  406194:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  406198:	fa20 f401 	lsr.w	r4, r0, r1
  40619c:	fa04 f101 	lsl.w	r1, r4, r1
  4061a0:	4281      	cmp	r1, r0
  4061a2:	d10e      	bne.n	4061c2 <__any_on+0x44>
  4061a4:	e000      	b.n	4061a8 <__any_on+0x2a>
  4061a6:	4603      	mov	r3, r0
  4061a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4061ac:	4293      	cmp	r3, r2
  4061ae:	4619      	mov	r1, r3
  4061b0:	d905      	bls.n	4061be <__any_on+0x40>
  4061b2:	f851 1c04 	ldr.w	r1, [r1, #-4]
  4061b6:	3b04      	subs	r3, #4
  4061b8:	2900      	cmp	r1, #0
  4061ba:	d0f7      	beq.n	4061ac <__any_on+0x2e>
  4061bc:	e001      	b.n	4061c2 <__any_on+0x44>
  4061be:	2000      	movs	r0, #0
  4061c0:	bd10      	pop	{r4, pc}
  4061c2:	2001      	movs	r0, #1
  4061c4:	bd10      	pop	{r4, pc}
  4061c6:	bf00      	nop

004061c8 <_realloc_r>:
  4061c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061cc:	4681      	mov	r9, r0
  4061ce:	460c      	mov	r4, r1
  4061d0:	b929      	cbnz	r1, 4061de <_realloc_r+0x16>
  4061d2:	4611      	mov	r1, r2
  4061d4:	b003      	add	sp, #12
  4061d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061da:	f7ff b9cf 	b.w	40557c <_malloc_r>
  4061de:	9201      	str	r2, [sp, #4]
  4061e0:	f7ff fc06 	bl	4059f0 <__malloc_lock>
  4061e4:	9a01      	ldr	r2, [sp, #4]
  4061e6:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4061ea:	f102 070b 	add.w	r7, r2, #11
  4061ee:	2f16      	cmp	r7, #22
  4061f0:	f1a4 0808 	sub.w	r8, r4, #8
  4061f4:	f025 0603 	bic.w	r6, r5, #3
  4061f8:	d903      	bls.n	406202 <_realloc_r+0x3a>
  4061fa:	f037 0707 	bics.w	r7, r7, #7
  4061fe:	d501      	bpl.n	406204 <_realloc_r+0x3c>
  406200:	e002      	b.n	406208 <_realloc_r+0x40>
  406202:	2710      	movs	r7, #16
  406204:	4297      	cmp	r7, r2
  406206:	d204      	bcs.n	406212 <_realloc_r+0x4a>
  406208:	230c      	movs	r3, #12
  40620a:	f8c9 3000 	str.w	r3, [r9]
  40620e:	2000      	movs	r0, #0
  406210:	e180      	b.n	406514 <_realloc_r+0x34c>
  406212:	42be      	cmp	r6, r7
  406214:	f280 8156 	bge.w	4064c4 <_realloc_r+0x2fc>
  406218:	49a3      	ldr	r1, [pc, #652]	; (4064a8 <_realloc_r+0x2e0>)
  40621a:	eb08 0306 	add.w	r3, r8, r6
  40621e:	f8d1 e008 	ldr.w	lr, [r1, #8]
  406222:	468b      	mov	fp, r1
  406224:	4573      	cmp	r3, lr
  406226:	6858      	ldr	r0, [r3, #4]
  406228:	d005      	beq.n	406236 <_realloc_r+0x6e>
  40622a:	f020 0101 	bic.w	r1, r0, #1
  40622e:	4419      	add	r1, r3
  406230:	6849      	ldr	r1, [r1, #4]
  406232:	07c9      	lsls	r1, r1, #31
  406234:	d425      	bmi.n	406282 <_realloc_r+0xba>
  406236:	f020 0003 	bic.w	r0, r0, #3
  40623a:	4573      	cmp	r3, lr
  40623c:	eb00 0106 	add.w	r1, r0, r6
  406240:	d117      	bne.n	406272 <_realloc_r+0xaa>
  406242:	f107 0c10 	add.w	ip, r7, #16
  406246:	4561      	cmp	r1, ip
  406248:	db1d      	blt.n	406286 <_realloc_r+0xbe>
  40624a:	1bc9      	subs	r1, r1, r7
  40624c:	eb08 0507 	add.w	r5, r8, r7
  406250:	f041 0101 	orr.w	r1, r1, #1
  406254:	f8cb 5008 	str.w	r5, [fp, #8]
  406258:	6069      	str	r1, [r5, #4]
  40625a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40625e:	4648      	mov	r0, r9
  406260:	f003 0301 	and.w	r3, r3, #1
  406264:	431f      	orrs	r7, r3
  406266:	f844 7c04 	str.w	r7, [r4, #-4]
  40626a:	f7ff fbc2 	bl	4059f2 <__malloc_unlock>
  40626e:	4620      	mov	r0, r4
  406270:	e150      	b.n	406514 <_realloc_r+0x34c>
  406272:	42b9      	cmp	r1, r7
  406274:	db07      	blt.n	406286 <_realloc_r+0xbe>
  406276:	68da      	ldr	r2, [r3, #12]
  406278:	689b      	ldr	r3, [r3, #8]
  40627a:	460e      	mov	r6, r1
  40627c:	60da      	str	r2, [r3, #12]
  40627e:	6093      	str	r3, [r2, #8]
  406280:	e120      	b.n	4064c4 <_realloc_r+0x2fc>
  406282:	2000      	movs	r0, #0
  406284:	4603      	mov	r3, r0
  406286:	07e9      	lsls	r1, r5, #31
  406288:	f100 80cb 	bmi.w	406422 <_realloc_r+0x25a>
  40628c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  406290:	ebc5 0508 	rsb	r5, r5, r8
  406294:	6869      	ldr	r1, [r5, #4]
  406296:	f021 0103 	bic.w	r1, r1, #3
  40629a:	eb01 0a06 	add.w	sl, r1, r6
  40629e:	2b00      	cmp	r3, #0
  4062a0:	f000 808a 	beq.w	4063b8 <_realloc_r+0x1f0>
  4062a4:	4573      	cmp	r3, lr
  4062a6:	d14d      	bne.n	406344 <_realloc_r+0x17c>
  4062a8:	eb0a 0300 	add.w	r3, sl, r0
  4062ac:	f107 0110 	add.w	r1, r7, #16
  4062b0:	428b      	cmp	r3, r1
  4062b2:	f2c0 8081 	blt.w	4063b8 <_realloc_r+0x1f0>
  4062b6:	46a8      	mov	r8, r5
  4062b8:	68ea      	ldr	r2, [r5, #12]
  4062ba:	f858 1f08 	ldr.w	r1, [r8, #8]!
  4062be:	60ca      	str	r2, [r1, #12]
  4062c0:	6091      	str	r1, [r2, #8]
  4062c2:	1f32      	subs	r2, r6, #4
  4062c4:	2a24      	cmp	r2, #36	; 0x24
  4062c6:	d826      	bhi.n	406316 <_realloc_r+0x14e>
  4062c8:	2a13      	cmp	r2, #19
  4062ca:	d91c      	bls.n	406306 <_realloc_r+0x13e>
  4062cc:	6821      	ldr	r1, [r4, #0]
  4062ce:	2a1b      	cmp	r2, #27
  4062d0:	60a9      	str	r1, [r5, #8]
  4062d2:	6861      	ldr	r1, [r4, #4]
  4062d4:	60e9      	str	r1, [r5, #12]
  4062d6:	d803      	bhi.n	4062e0 <_realloc_r+0x118>
  4062d8:	f105 0210 	add.w	r2, r5, #16
  4062dc:	3408      	adds	r4, #8
  4062de:	e013      	b.n	406308 <_realloc_r+0x140>
  4062e0:	68a1      	ldr	r1, [r4, #8]
  4062e2:	2a24      	cmp	r2, #36	; 0x24
  4062e4:	6129      	str	r1, [r5, #16]
  4062e6:	68e1      	ldr	r1, [r4, #12]
  4062e8:	6169      	str	r1, [r5, #20]
  4062ea:	d003      	beq.n	4062f4 <_realloc_r+0x12c>
  4062ec:	f105 0218 	add.w	r2, r5, #24
  4062f0:	3410      	adds	r4, #16
  4062f2:	e009      	b.n	406308 <_realloc_r+0x140>
  4062f4:	6922      	ldr	r2, [r4, #16]
  4062f6:	3418      	adds	r4, #24
  4062f8:	61aa      	str	r2, [r5, #24]
  4062fa:	f854 1c04 	ldr.w	r1, [r4, #-4]
  4062fe:	f105 0220 	add.w	r2, r5, #32
  406302:	61e9      	str	r1, [r5, #28]
  406304:	e000      	b.n	406308 <_realloc_r+0x140>
  406306:	4642      	mov	r2, r8
  406308:	6821      	ldr	r1, [r4, #0]
  40630a:	6011      	str	r1, [r2, #0]
  40630c:	6861      	ldr	r1, [r4, #4]
  40630e:	6051      	str	r1, [r2, #4]
  406310:	68a1      	ldr	r1, [r4, #8]
  406312:	6091      	str	r1, [r2, #8]
  406314:	e005      	b.n	406322 <_realloc_r+0x15a>
  406316:	4640      	mov	r0, r8
  406318:	4621      	mov	r1, r4
  40631a:	9301      	str	r3, [sp, #4]
  40631c:	f7ff fb4d 	bl	4059ba <memmove>
  406320:	9b01      	ldr	r3, [sp, #4]
  406322:	1bdb      	subs	r3, r3, r7
  406324:	19ea      	adds	r2, r5, r7
  406326:	f043 0301 	orr.w	r3, r3, #1
  40632a:	f8cb 2008 	str.w	r2, [fp, #8]
  40632e:	6053      	str	r3, [r2, #4]
  406330:	686b      	ldr	r3, [r5, #4]
  406332:	4648      	mov	r0, r9
  406334:	f003 0301 	and.w	r3, r3, #1
  406338:	431f      	orrs	r7, r3
  40633a:	606f      	str	r7, [r5, #4]
  40633c:	f7ff fb59 	bl	4059f2 <__malloc_unlock>
  406340:	4640      	mov	r0, r8
  406342:	e0e7      	b.n	406514 <_realloc_r+0x34c>
  406344:	eb0a 0b00 	add.w	fp, sl, r0
  406348:	45bb      	cmp	fp, r7
  40634a:	db35      	blt.n	4063b8 <_realloc_r+0x1f0>
  40634c:	68da      	ldr	r2, [r3, #12]
  40634e:	689b      	ldr	r3, [r3, #8]
  406350:	4628      	mov	r0, r5
  406352:	60da      	str	r2, [r3, #12]
  406354:	6093      	str	r3, [r2, #8]
  406356:	f850 2f08 	ldr.w	r2, [r0, #8]!
  40635a:	68eb      	ldr	r3, [r5, #12]
  40635c:	60d3      	str	r3, [r2, #12]
  40635e:	609a      	str	r2, [r3, #8]
  406360:	1f32      	subs	r2, r6, #4
  406362:	2a24      	cmp	r2, #36	; 0x24
  406364:	d823      	bhi.n	4063ae <_realloc_r+0x1e6>
  406366:	2a13      	cmp	r2, #19
  406368:	d91a      	bls.n	4063a0 <_realloc_r+0x1d8>
  40636a:	6823      	ldr	r3, [r4, #0]
  40636c:	2a1b      	cmp	r2, #27
  40636e:	60ab      	str	r3, [r5, #8]
  406370:	6863      	ldr	r3, [r4, #4]
  406372:	60eb      	str	r3, [r5, #12]
  406374:	d803      	bhi.n	40637e <_realloc_r+0x1b6>
  406376:	f105 0010 	add.w	r0, r5, #16
  40637a:	3408      	adds	r4, #8
  40637c:	e010      	b.n	4063a0 <_realloc_r+0x1d8>
  40637e:	68a3      	ldr	r3, [r4, #8]
  406380:	2a24      	cmp	r2, #36	; 0x24
  406382:	612b      	str	r3, [r5, #16]
  406384:	68e3      	ldr	r3, [r4, #12]
  406386:	616b      	str	r3, [r5, #20]
  406388:	d003      	beq.n	406392 <_realloc_r+0x1ca>
  40638a:	f105 0018 	add.w	r0, r5, #24
  40638e:	3410      	adds	r4, #16
  406390:	e006      	b.n	4063a0 <_realloc_r+0x1d8>
  406392:	6923      	ldr	r3, [r4, #16]
  406394:	f105 0020 	add.w	r0, r5, #32
  406398:	61ab      	str	r3, [r5, #24]
  40639a:	6963      	ldr	r3, [r4, #20]
  40639c:	3418      	adds	r4, #24
  40639e:	61eb      	str	r3, [r5, #28]
  4063a0:	6823      	ldr	r3, [r4, #0]
  4063a2:	6003      	str	r3, [r0, #0]
  4063a4:	6863      	ldr	r3, [r4, #4]
  4063a6:	6043      	str	r3, [r0, #4]
  4063a8:	68a3      	ldr	r3, [r4, #8]
  4063aa:	6083      	str	r3, [r0, #8]
  4063ac:	e002      	b.n	4063b4 <_realloc_r+0x1ec>
  4063ae:	4621      	mov	r1, r4
  4063b0:	f7ff fb03 	bl	4059ba <memmove>
  4063b4:	465e      	mov	r6, fp
  4063b6:	e02e      	b.n	406416 <_realloc_r+0x24e>
  4063b8:	45ba      	cmp	sl, r7
  4063ba:	db32      	blt.n	406422 <_realloc_r+0x25a>
  4063bc:	4628      	mov	r0, r5
  4063be:	f850 2f08 	ldr.w	r2, [r0, #8]!
  4063c2:	68eb      	ldr	r3, [r5, #12]
  4063c4:	60d3      	str	r3, [r2, #12]
  4063c6:	609a      	str	r2, [r3, #8]
  4063c8:	1f32      	subs	r2, r6, #4
  4063ca:	2a24      	cmp	r2, #36	; 0x24
  4063cc:	d825      	bhi.n	40641a <_realloc_r+0x252>
  4063ce:	2a13      	cmp	r2, #19
  4063d0:	d91a      	bls.n	406408 <_realloc_r+0x240>
  4063d2:	6823      	ldr	r3, [r4, #0]
  4063d4:	2a1b      	cmp	r2, #27
  4063d6:	60ab      	str	r3, [r5, #8]
  4063d8:	6863      	ldr	r3, [r4, #4]
  4063da:	60eb      	str	r3, [r5, #12]
  4063dc:	d803      	bhi.n	4063e6 <_realloc_r+0x21e>
  4063de:	f105 0010 	add.w	r0, r5, #16
  4063e2:	3408      	adds	r4, #8
  4063e4:	e010      	b.n	406408 <_realloc_r+0x240>
  4063e6:	68a3      	ldr	r3, [r4, #8]
  4063e8:	2a24      	cmp	r2, #36	; 0x24
  4063ea:	612b      	str	r3, [r5, #16]
  4063ec:	68e3      	ldr	r3, [r4, #12]
  4063ee:	616b      	str	r3, [r5, #20]
  4063f0:	d003      	beq.n	4063fa <_realloc_r+0x232>
  4063f2:	f105 0018 	add.w	r0, r5, #24
  4063f6:	3410      	adds	r4, #16
  4063f8:	e006      	b.n	406408 <_realloc_r+0x240>
  4063fa:	6923      	ldr	r3, [r4, #16]
  4063fc:	f105 0020 	add.w	r0, r5, #32
  406400:	61ab      	str	r3, [r5, #24]
  406402:	6963      	ldr	r3, [r4, #20]
  406404:	3418      	adds	r4, #24
  406406:	61eb      	str	r3, [r5, #28]
  406408:	6823      	ldr	r3, [r4, #0]
  40640a:	6003      	str	r3, [r0, #0]
  40640c:	6863      	ldr	r3, [r4, #4]
  40640e:	6043      	str	r3, [r0, #4]
  406410:	68a3      	ldr	r3, [r4, #8]
  406412:	6083      	str	r3, [r0, #8]
  406414:	4656      	mov	r6, sl
  406416:	46a8      	mov	r8, r5
  406418:	e054      	b.n	4064c4 <_realloc_r+0x2fc>
  40641a:	4621      	mov	r1, r4
  40641c:	f7ff facd 	bl	4059ba <memmove>
  406420:	e7f8      	b.n	406414 <_realloc_r+0x24c>
  406422:	4648      	mov	r0, r9
  406424:	4611      	mov	r1, r2
  406426:	f7ff f8a9 	bl	40557c <_malloc_r>
  40642a:	4605      	mov	r5, r0
  40642c:	2800      	cmp	r0, #0
  40642e:	d044      	beq.n	4064ba <_realloc_r+0x2f2>
  406430:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406434:	f1a0 0208 	sub.w	r2, r0, #8
  406438:	f023 0301 	bic.w	r3, r3, #1
  40643c:	4443      	add	r3, r8
  40643e:	429a      	cmp	r2, r3
  406440:	d105      	bne.n	40644e <_realloc_r+0x286>
  406442:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406446:	f023 0303 	bic.w	r3, r3, #3
  40644a:	441e      	add	r6, r3
  40644c:	e03a      	b.n	4064c4 <_realloc_r+0x2fc>
  40644e:	1f32      	subs	r2, r6, #4
  406450:	2a24      	cmp	r2, #36	; 0x24
  406452:	d82b      	bhi.n	4064ac <_realloc_r+0x2e4>
  406454:	2a13      	cmp	r2, #19
  406456:	d91e      	bls.n	406496 <_realloc_r+0x2ce>
  406458:	6823      	ldr	r3, [r4, #0]
  40645a:	2a1b      	cmp	r2, #27
  40645c:	6003      	str	r3, [r0, #0]
  40645e:	6863      	ldr	r3, [r4, #4]
  406460:	6043      	str	r3, [r0, #4]
  406462:	d804      	bhi.n	40646e <_realloc_r+0x2a6>
  406464:	f100 0308 	add.w	r3, r0, #8
  406468:	f104 0208 	add.w	r2, r4, #8
  40646c:	e015      	b.n	40649a <_realloc_r+0x2d2>
  40646e:	68a3      	ldr	r3, [r4, #8]
  406470:	2a24      	cmp	r2, #36	; 0x24
  406472:	6083      	str	r3, [r0, #8]
  406474:	68e3      	ldr	r3, [r4, #12]
  406476:	60c3      	str	r3, [r0, #12]
  406478:	d004      	beq.n	406484 <_realloc_r+0x2bc>
  40647a:	f100 0310 	add.w	r3, r0, #16
  40647e:	f104 0210 	add.w	r2, r4, #16
  406482:	e00a      	b.n	40649a <_realloc_r+0x2d2>
  406484:	6923      	ldr	r3, [r4, #16]
  406486:	f104 0218 	add.w	r2, r4, #24
  40648a:	6103      	str	r3, [r0, #16]
  40648c:	6961      	ldr	r1, [r4, #20]
  40648e:	f100 0318 	add.w	r3, r0, #24
  406492:	6141      	str	r1, [r0, #20]
  406494:	e001      	b.n	40649a <_realloc_r+0x2d2>
  406496:	4603      	mov	r3, r0
  406498:	4622      	mov	r2, r4
  40649a:	6811      	ldr	r1, [r2, #0]
  40649c:	6019      	str	r1, [r3, #0]
  40649e:	6851      	ldr	r1, [r2, #4]
  4064a0:	6059      	str	r1, [r3, #4]
  4064a2:	6892      	ldr	r2, [r2, #8]
  4064a4:	609a      	str	r2, [r3, #8]
  4064a6:	e004      	b.n	4064b2 <_realloc_r+0x2ea>
  4064a8:	20000594 	.word	0x20000594
  4064ac:	4621      	mov	r1, r4
  4064ae:	f7ff fa84 	bl	4059ba <memmove>
  4064b2:	4648      	mov	r0, r9
  4064b4:	4621      	mov	r1, r4
  4064b6:	f7fe fd6d 	bl	404f94 <_free_r>
  4064ba:	4648      	mov	r0, r9
  4064bc:	f7ff fa99 	bl	4059f2 <__malloc_unlock>
  4064c0:	4628      	mov	r0, r5
  4064c2:	e027      	b.n	406514 <_realloc_r+0x34c>
  4064c4:	1bf3      	subs	r3, r6, r7
  4064c6:	2b0f      	cmp	r3, #15
  4064c8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4064cc:	d913      	bls.n	4064f6 <_realloc_r+0x32e>
  4064ce:	f002 0201 	and.w	r2, r2, #1
  4064d2:	eb08 0107 	add.w	r1, r8, r7
  4064d6:	4317      	orrs	r7, r2
  4064d8:	f043 0201 	orr.w	r2, r3, #1
  4064dc:	f8c8 7004 	str.w	r7, [r8, #4]
  4064e0:	440b      	add	r3, r1
  4064e2:	604a      	str	r2, [r1, #4]
  4064e4:	685a      	ldr	r2, [r3, #4]
  4064e6:	4648      	mov	r0, r9
  4064e8:	f042 0201 	orr.w	r2, r2, #1
  4064ec:	605a      	str	r2, [r3, #4]
  4064ee:	3108      	adds	r1, #8
  4064f0:	f7fe fd50 	bl	404f94 <_free_r>
  4064f4:	e009      	b.n	40650a <_realloc_r+0x342>
  4064f6:	f002 0201 	and.w	r2, r2, #1
  4064fa:	4332      	orrs	r2, r6
  4064fc:	f8c8 2004 	str.w	r2, [r8, #4]
  406500:	4446      	add	r6, r8
  406502:	6873      	ldr	r3, [r6, #4]
  406504:	f043 0301 	orr.w	r3, r3, #1
  406508:	6073      	str	r3, [r6, #4]
  40650a:	4648      	mov	r0, r9
  40650c:	f7ff fa71 	bl	4059f2 <__malloc_unlock>
  406510:	f108 0008 	add.w	r0, r8, #8
  406514:	b003      	add	sp, #12
  406516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40651a:	bf00      	nop

0040651c <__fpclassifyd>:
  40651c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406520:	b510      	push	{r4, lr}
  406522:	d100      	bne.n	406526 <__fpclassifyd+0xa>
  406524:	b178      	cbz	r0, 406546 <__fpclassifyd+0x2a>
  406526:	4a0c      	ldr	r2, [pc, #48]	; (406558 <__fpclassifyd+0x3c>)
  406528:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40652c:	4294      	cmp	r4, r2
  40652e:	d90c      	bls.n	40654a <__fpclassifyd+0x2e>
  406530:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  406534:	d30b      	bcc.n	40654e <__fpclassifyd+0x32>
  406536:	4a09      	ldr	r2, [pc, #36]	; (40655c <__fpclassifyd+0x40>)
  406538:	4293      	cmp	r3, r2
  40653a:	d10a      	bne.n	406552 <__fpclassifyd+0x36>
  40653c:	f1d0 0001 	rsbs	r0, r0, #1
  406540:	bf38      	it	cc
  406542:	2000      	movcc	r0, #0
  406544:	bd10      	pop	{r4, pc}
  406546:	2002      	movs	r0, #2
  406548:	bd10      	pop	{r4, pc}
  40654a:	2004      	movs	r0, #4
  40654c:	bd10      	pop	{r4, pc}
  40654e:	2003      	movs	r0, #3
  406550:	bd10      	pop	{r4, pc}
  406552:	2000      	movs	r0, #0
  406554:	bd10      	pop	{r4, pc}
  406556:	bf00      	nop
  406558:	7fdfffff 	.word	0x7fdfffff
  40655c:	7ff00000 	.word	0x7ff00000

00406560 <_sbrk_r>:
  406560:	b538      	push	{r3, r4, r5, lr}
  406562:	4c06      	ldr	r4, [pc, #24]	; (40657c <_sbrk_r+0x1c>)
  406564:	2300      	movs	r3, #0
  406566:	4605      	mov	r5, r0
  406568:	4608      	mov	r0, r1
  40656a:	6023      	str	r3, [r4, #0]
  40656c:	f7fa ffd0 	bl	401510 <_sbrk>
  406570:	1c43      	adds	r3, r0, #1
  406572:	d102      	bne.n	40657a <_sbrk_r+0x1a>
  406574:	6823      	ldr	r3, [r4, #0]
  406576:	b103      	cbz	r3, 40657a <_sbrk_r+0x1a>
  406578:	602b      	str	r3, [r5, #0]
  40657a:	bd38      	pop	{r3, r4, r5, pc}
  40657c:	20000c0c 	.word	0x20000c0c

00406580 <__sread>:
  406580:	b510      	push	{r4, lr}
  406582:	460c      	mov	r4, r1
  406584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406588:	f000 fe76 	bl	407278 <_read_r>
  40658c:	2800      	cmp	r0, #0
  40658e:	db03      	blt.n	406598 <__sread+0x18>
  406590:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406592:	4403      	add	r3, r0
  406594:	6523      	str	r3, [r4, #80]	; 0x50
  406596:	bd10      	pop	{r4, pc}
  406598:	89a3      	ldrh	r3, [r4, #12]
  40659a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40659e:	81a3      	strh	r3, [r4, #12]
  4065a0:	bd10      	pop	{r4, pc}

004065a2 <__seofread>:
  4065a2:	2000      	movs	r0, #0
  4065a4:	4770      	bx	lr

004065a6 <__swrite>:
  4065a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4065aa:	461d      	mov	r5, r3
  4065ac:	898b      	ldrh	r3, [r1, #12]
  4065ae:	4607      	mov	r7, r0
  4065b0:	05db      	lsls	r3, r3, #23
  4065b2:	460c      	mov	r4, r1
  4065b4:	4616      	mov	r6, r2
  4065b6:	d505      	bpl.n	4065c4 <__swrite+0x1e>
  4065b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065bc:	2200      	movs	r2, #0
  4065be:	2302      	movs	r3, #2
  4065c0:	f000 fe48 	bl	407254 <_lseek_r>
  4065c4:	89a3      	ldrh	r3, [r4, #12]
  4065c6:	4638      	mov	r0, r7
  4065c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4065cc:	81a3      	strh	r3, [r4, #12]
  4065ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4065d2:	4632      	mov	r2, r6
  4065d4:	462b      	mov	r3, r5
  4065d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065da:	f000 bd37 	b.w	40704c <_write_r>

004065de <__sseek>:
  4065de:	b510      	push	{r4, lr}
  4065e0:	460c      	mov	r4, r1
  4065e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065e6:	f000 fe35 	bl	407254 <_lseek_r>
  4065ea:	1c43      	adds	r3, r0, #1
  4065ec:	89a3      	ldrh	r3, [r4, #12]
  4065ee:	d103      	bne.n	4065f8 <__sseek+0x1a>
  4065f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4065f4:	81a3      	strh	r3, [r4, #12]
  4065f6:	bd10      	pop	{r4, pc}
  4065f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4065fc:	81a3      	strh	r3, [r4, #12]
  4065fe:	6520      	str	r0, [r4, #80]	; 0x50
  406600:	bd10      	pop	{r4, pc}

00406602 <__sclose>:
  406602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406606:	f000 bdad 	b.w	407164 <_close_r>

0040660a <strcmp>:
  40660a:	f810 2b01 	ldrb.w	r2, [r0], #1
  40660e:	f811 3b01 	ldrb.w	r3, [r1], #1
  406612:	2a01      	cmp	r2, #1
  406614:	bf28      	it	cs
  406616:	429a      	cmpcs	r2, r3
  406618:	d0f7      	beq.n	40660a <strcmp>
  40661a:	1ad0      	subs	r0, r2, r3
  40661c:	4770      	bx	lr
	...

00406620 <__ssprint_r>:
  406620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406624:	4680      	mov	r8, r0
  406626:	6890      	ldr	r0, [r2, #8]
  406628:	460c      	mov	r4, r1
  40662a:	4615      	mov	r5, r2
  40662c:	f8d2 9000 	ldr.w	r9, [r2]
  406630:	b118      	cbz	r0, 40663a <__ssprint_r+0x1a>
  406632:	2300      	movs	r3, #0
  406634:	9301      	str	r3, [sp, #4]
  406636:	461e      	mov	r6, r3
  406638:	e008      	b.n	40664c <__ssprint_r+0x2c>
  40663a:	6050      	str	r0, [r2, #4]
  40663c:	e066      	b.n	40670c <__ssprint_r+0xec>
  40663e:	f8d9 3000 	ldr.w	r3, [r9]
  406642:	f8d9 6004 	ldr.w	r6, [r9, #4]
  406646:	9301      	str	r3, [sp, #4]
  406648:	f109 0908 	add.w	r9, r9, #8
  40664c:	2e00      	cmp	r6, #0
  40664e:	d0f6      	beq.n	40663e <__ssprint_r+0x1e>
  406650:	68a7      	ldr	r7, [r4, #8]
  406652:	42be      	cmp	r6, r7
  406654:	d347      	bcc.n	4066e6 <__ssprint_r+0xc6>
  406656:	89a2      	ldrh	r2, [r4, #12]
  406658:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40665c:	d041      	beq.n	4066e2 <__ssprint_r+0xc2>
  40665e:	6823      	ldr	r3, [r4, #0]
  406660:	6921      	ldr	r1, [r4, #16]
  406662:	2002      	movs	r0, #2
  406664:	ebc1 0a03 	rsb	sl, r1, r3
  406668:	6963      	ldr	r3, [r4, #20]
  40666a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40666e:	fb93 fbf0 	sdiv	fp, r3, r0
  406672:	f10a 0001 	add.w	r0, sl, #1
  406676:	4430      	add	r0, r6
  406678:	4583      	cmp	fp, r0
  40667a:	bf38      	it	cc
  40667c:	4683      	movcc	fp, r0
  40667e:	0553      	lsls	r3, r2, #21
  406680:	4640      	mov	r0, r8
  406682:	d50f      	bpl.n	4066a4 <__ssprint_r+0x84>
  406684:	4659      	mov	r1, fp
  406686:	f7fe ff79 	bl	40557c <_malloc_r>
  40668a:	4607      	mov	r7, r0
  40668c:	b198      	cbz	r0, 4066b6 <__ssprint_r+0x96>
  40668e:	4652      	mov	r2, sl
  406690:	6921      	ldr	r1, [r4, #16]
  406692:	f7ff f989 	bl	4059a8 <memcpy>
  406696:	89a2      	ldrh	r2, [r4, #12]
  406698:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40669c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4066a0:	81a2      	strh	r2, [r4, #12]
  4066a2:	e015      	b.n	4066d0 <__ssprint_r+0xb0>
  4066a4:	465a      	mov	r2, fp
  4066a6:	f7ff fd8f 	bl	4061c8 <_realloc_r>
  4066aa:	4607      	mov	r7, r0
  4066ac:	b980      	cbnz	r0, 4066d0 <__ssprint_r+0xb0>
  4066ae:	4640      	mov	r0, r8
  4066b0:	6921      	ldr	r1, [r4, #16]
  4066b2:	f7fe fc6f 	bl	404f94 <_free_r>
  4066b6:	230c      	movs	r3, #12
  4066b8:	f8c8 3000 	str.w	r3, [r8]
  4066bc:	89a3      	ldrh	r3, [r4, #12]
  4066be:	f04f 30ff 	mov.w	r0, #4294967295
  4066c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4066c6:	81a3      	strh	r3, [r4, #12]
  4066c8:	2300      	movs	r3, #0
  4066ca:	60ab      	str	r3, [r5, #8]
  4066cc:	606b      	str	r3, [r5, #4]
  4066ce:	e01d      	b.n	40670c <__ssprint_r+0xec>
  4066d0:	6127      	str	r7, [r4, #16]
  4066d2:	ebca 030b 	rsb	r3, sl, fp
  4066d6:	4457      	add	r7, sl
  4066d8:	6027      	str	r7, [r4, #0]
  4066da:	f8c4 b014 	str.w	fp, [r4, #20]
  4066de:	4637      	mov	r7, r6
  4066e0:	60a3      	str	r3, [r4, #8]
  4066e2:	42be      	cmp	r6, r7
  4066e4:	d200      	bcs.n	4066e8 <__ssprint_r+0xc8>
  4066e6:	4637      	mov	r7, r6
  4066e8:	463a      	mov	r2, r7
  4066ea:	6820      	ldr	r0, [r4, #0]
  4066ec:	9901      	ldr	r1, [sp, #4]
  4066ee:	f7ff f964 	bl	4059ba <memmove>
  4066f2:	68a3      	ldr	r3, [r4, #8]
  4066f4:	1bdb      	subs	r3, r3, r7
  4066f6:	60a3      	str	r3, [r4, #8]
  4066f8:	6823      	ldr	r3, [r4, #0]
  4066fa:	441f      	add	r7, r3
  4066fc:	68ab      	ldr	r3, [r5, #8]
  4066fe:	6027      	str	r7, [r4, #0]
  406700:	1b9e      	subs	r6, r3, r6
  406702:	60ae      	str	r6, [r5, #8]
  406704:	2e00      	cmp	r6, #0
  406706:	d19a      	bne.n	40663e <__ssprint_r+0x1e>
  406708:	606e      	str	r6, [r5, #4]
  40670a:	4630      	mov	r0, r6
  40670c:	b003      	add	sp, #12
  40670e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406712 <_svfiprintf_r>:
  406712:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406716:	461e      	mov	r6, r3
  406718:	898b      	ldrh	r3, [r1, #12]
  40671a:	b0ad      	sub	sp, #180	; 0xb4
  40671c:	4688      	mov	r8, r1
  40671e:	0619      	lsls	r1, r3, #24
  406720:	4683      	mov	fp, r0
  406722:	9202      	str	r2, [sp, #8]
  406724:	d513      	bpl.n	40674e <_svfiprintf_r+0x3c>
  406726:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40672a:	b983      	cbnz	r3, 40674e <_svfiprintf_r+0x3c>
  40672c:	2140      	movs	r1, #64	; 0x40
  40672e:	f7fe ff25 	bl	40557c <_malloc_r>
  406732:	f8c8 0000 	str.w	r0, [r8]
  406736:	f8c8 0010 	str.w	r0, [r8, #16]
  40673a:	b928      	cbnz	r0, 406748 <_svfiprintf_r+0x36>
  40673c:	230c      	movs	r3, #12
  40673e:	f8cb 3000 	str.w	r3, [fp]
  406742:	f04f 30ff 	mov.w	r0, #4294967295
  406746:	e3d4      	b.n	406ef2 <_svfiprintf_r+0x7e0>
  406748:	2340      	movs	r3, #64	; 0x40
  40674a:	f8c8 3014 	str.w	r3, [r8, #20]
  40674e:	2300      	movs	r3, #0
  406750:	aa1c      	add	r2, sp, #112	; 0x70
  406752:	920f      	str	r2, [sp, #60]	; 0x3c
  406754:	9311      	str	r3, [sp, #68]	; 0x44
  406756:	9310      	str	r3, [sp, #64]	; 0x40
  406758:	4694      	mov	ip, r2
  40675a:	930a      	str	r3, [sp, #40]	; 0x28
  40675c:	9305      	str	r3, [sp, #20]
  40675e:	9b02      	ldr	r3, [sp, #8]
  406760:	461c      	mov	r4, r3
  406762:	f813 2b01 	ldrb.w	r2, [r3], #1
  406766:	b91a      	cbnz	r2, 406770 <_svfiprintf_r+0x5e>
  406768:	9802      	ldr	r0, [sp, #8]
  40676a:	1a25      	subs	r5, r4, r0
  40676c:	d103      	bne.n	406776 <_svfiprintf_r+0x64>
  40676e:	e01d      	b.n	4067ac <_svfiprintf_r+0x9a>
  406770:	2a25      	cmp	r2, #37	; 0x25
  406772:	d1f5      	bne.n	406760 <_svfiprintf_r+0x4e>
  406774:	e7f8      	b.n	406768 <_svfiprintf_r+0x56>
  406776:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406778:	9902      	ldr	r1, [sp, #8]
  40677a:	442b      	add	r3, r5
  40677c:	9311      	str	r3, [sp, #68]	; 0x44
  40677e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406780:	e88c 0022 	stmia.w	ip, {r1, r5}
  406784:	3301      	adds	r3, #1
  406786:	2b07      	cmp	r3, #7
  406788:	9310      	str	r3, [sp, #64]	; 0x40
  40678a:	dc02      	bgt.n	406792 <_svfiprintf_r+0x80>
  40678c:	f10c 0c08 	add.w	ip, ip, #8
  406790:	e009      	b.n	4067a6 <_svfiprintf_r+0x94>
  406792:	4658      	mov	r0, fp
  406794:	4641      	mov	r1, r8
  406796:	aa0f      	add	r2, sp, #60	; 0x3c
  406798:	f7ff ff42 	bl	406620 <__ssprint_r>
  40679c:	2800      	cmp	r0, #0
  40679e:	f040 83a0 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  4067a2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4067a6:	9a05      	ldr	r2, [sp, #20]
  4067a8:	442a      	add	r2, r5
  4067aa:	9205      	str	r2, [sp, #20]
  4067ac:	7823      	ldrb	r3, [r4, #0]
  4067ae:	2b00      	cmp	r3, #0
  4067b0:	f000 8390 	beq.w	406ed4 <_svfiprintf_r+0x7c2>
  4067b4:	2200      	movs	r2, #0
  4067b6:	3401      	adds	r4, #1
  4067b8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4067bc:	f04f 3aff 	mov.w	sl, #4294967295
  4067c0:	9204      	str	r2, [sp, #16]
  4067c2:	4617      	mov	r7, r2
  4067c4:	1c65      	adds	r5, r4, #1
  4067c6:	7823      	ldrb	r3, [r4, #0]
  4067c8:	9502      	str	r5, [sp, #8]
  4067ca:	2b58      	cmp	r3, #88	; 0x58
  4067cc:	d064      	beq.n	406898 <_svfiprintf_r+0x186>
  4067ce:	dc2d      	bgt.n	40682c <_svfiprintf_r+0x11a>
  4067d0:	2b2e      	cmp	r3, #46	; 0x2e
  4067d2:	d076      	beq.n	4068c2 <_svfiprintf_r+0x1b0>
  4067d4:	dc12      	bgt.n	4067fc <_svfiprintf_r+0xea>
  4067d6:	2b2a      	cmp	r3, #42	; 0x2a
  4067d8:	d066      	beq.n	4068a8 <_svfiprintf_r+0x196>
  4067da:	dc08      	bgt.n	4067ee <_svfiprintf_r+0xdc>
  4067dc:	2b20      	cmp	r3, #32
  4067de:	d05f      	beq.n	4068a0 <_svfiprintf_r+0x18e>
  4067e0:	2b23      	cmp	r3, #35	; 0x23
  4067e2:	f040 8201 	bne.w	406be8 <_svfiprintf_r+0x4d6>
  4067e6:	f047 0701 	orr.w	r7, r7, #1
  4067ea:	9c02      	ldr	r4, [sp, #8]
  4067ec:	e7ea      	b.n	4067c4 <_svfiprintf_r+0xb2>
  4067ee:	2b2b      	cmp	r3, #43	; 0x2b
  4067f0:	d101      	bne.n	4067f6 <_svfiprintf_r+0xe4>
  4067f2:	461a      	mov	r2, r3
  4067f4:	e7f9      	b.n	4067ea <_svfiprintf_r+0xd8>
  4067f6:	2b2d      	cmp	r3, #45	; 0x2d
  4067f8:	d060      	beq.n	4068bc <_svfiprintf_r+0x1aa>
  4067fa:	e1f5      	b.n	406be8 <_svfiprintf_r+0x4d6>
  4067fc:	2b39      	cmp	r3, #57	; 0x39
  4067fe:	dc07      	bgt.n	406810 <_svfiprintf_r+0xfe>
  406800:	2b31      	cmp	r3, #49	; 0x31
  406802:	da7f      	bge.n	406904 <_svfiprintf_r+0x1f2>
  406804:	2b30      	cmp	r3, #48	; 0x30
  406806:	f040 81ef 	bne.w	406be8 <_svfiprintf_r+0x4d6>
  40680a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40680e:	e7ec      	b.n	4067ea <_svfiprintf_r+0xd8>
  406810:	2b4f      	cmp	r3, #79	; 0x4f
  406812:	f000 80e0 	beq.w	4069d6 <_svfiprintf_r+0x2c4>
  406816:	2b55      	cmp	r3, #85	; 0x55
  406818:	f000 8120 	beq.w	406a5c <_svfiprintf_r+0x34a>
  40681c:	2b44      	cmp	r3, #68	; 0x44
  40681e:	f040 81e3 	bne.w	406be8 <_svfiprintf_r+0x4d6>
  406822:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406826:	f047 0710 	orr.w	r7, r7, #16
  40682a:	e094      	b.n	406956 <_svfiprintf_r+0x244>
  40682c:	2b6e      	cmp	r3, #110	; 0x6e
  40682e:	f000 80b6 	beq.w	40699e <_svfiprintf_r+0x28c>
  406832:	dc0d      	bgt.n	406850 <_svfiprintf_r+0x13e>
  406834:	2b68      	cmp	r3, #104	; 0x68
  406836:	d076      	beq.n	406926 <_svfiprintf_r+0x214>
  406838:	dc05      	bgt.n	406846 <_svfiprintf_r+0x134>
  40683a:	2b63      	cmp	r3, #99	; 0x63
  40683c:	f000 8083 	beq.w	406946 <_svfiprintf_r+0x234>
  406840:	2b64      	cmp	r3, #100	; 0x64
  406842:	d026      	beq.n	406892 <_svfiprintf_r+0x180>
  406844:	e1d0      	b.n	406be8 <_svfiprintf_r+0x4d6>
  406846:	2b69      	cmp	r3, #105	; 0x69
  406848:	d023      	beq.n	406892 <_svfiprintf_r+0x180>
  40684a:	2b6c      	cmp	r3, #108	; 0x6c
  40684c:	d06e      	beq.n	40692c <_svfiprintf_r+0x21a>
  40684e:	e1cb      	b.n	406be8 <_svfiprintf_r+0x4d6>
  406850:	2b71      	cmp	r3, #113	; 0x71
  406852:	d075      	beq.n	406940 <_svfiprintf_r+0x22e>
  406854:	dc13      	bgt.n	40687e <_svfiprintf_r+0x16c>
  406856:	2b6f      	cmp	r3, #111	; 0x6f
  406858:	f000 80bf 	beq.w	4069da <_svfiprintf_r+0x2c8>
  40685c:	2b70      	cmp	r3, #112	; 0x70
  40685e:	f040 81c3 	bne.w	406be8 <_svfiprintf_r+0x4d6>
  406862:	2330      	movs	r3, #48	; 0x30
  406864:	48a0      	ldr	r0, [pc, #640]	; (406ae8 <_svfiprintf_r+0x3d6>)
  406866:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40686a:	2378      	movs	r3, #120	; 0x78
  40686c:	6834      	ldr	r4, [r6, #0]
  40686e:	2500      	movs	r5, #0
  406870:	f047 0702 	orr.w	r7, r7, #2
  406874:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  406878:	3604      	adds	r6, #4
  40687a:	900a      	str	r0, [sp, #40]	; 0x28
  40687c:	e12e      	b.n	406adc <_svfiprintf_r+0x3ca>
  40687e:	2b75      	cmp	r3, #117	; 0x75
  406880:	f000 80ee 	beq.w	406a60 <_svfiprintf_r+0x34e>
  406884:	2b78      	cmp	r3, #120	; 0x78
  406886:	f000 8103 	beq.w	406a90 <_svfiprintf_r+0x37e>
  40688a:	2b73      	cmp	r3, #115	; 0x73
  40688c:	f040 81ac 	bne.w	406be8 <_svfiprintf_r+0x4d6>
  406890:	e0bf      	b.n	406a12 <_svfiprintf_r+0x300>
  406892:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406896:	e05e      	b.n	406956 <_svfiprintf_r+0x244>
  406898:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40689c:	4c93      	ldr	r4, [pc, #588]	; (406aec <_svfiprintf_r+0x3da>)
  40689e:	e0fa      	b.n	406a96 <_svfiprintf_r+0x384>
  4068a0:	2a00      	cmp	r2, #0
  4068a2:	bf08      	it	eq
  4068a4:	2220      	moveq	r2, #32
  4068a6:	e7a0      	b.n	4067ea <_svfiprintf_r+0xd8>
  4068a8:	1d33      	adds	r3, r6, #4
  4068aa:	6836      	ldr	r6, [r6, #0]
  4068ac:	2e00      	cmp	r6, #0
  4068ae:	9604      	str	r6, [sp, #16]
  4068b0:	db01      	blt.n	4068b6 <_svfiprintf_r+0x1a4>
  4068b2:	461e      	mov	r6, r3
  4068b4:	e799      	b.n	4067ea <_svfiprintf_r+0xd8>
  4068b6:	4275      	negs	r5, r6
  4068b8:	9504      	str	r5, [sp, #16]
  4068ba:	461e      	mov	r6, r3
  4068bc:	f047 0704 	orr.w	r7, r7, #4
  4068c0:	e793      	b.n	4067ea <_svfiprintf_r+0xd8>
  4068c2:	9c02      	ldr	r4, [sp, #8]
  4068c4:	7823      	ldrb	r3, [r4, #0]
  4068c6:	1c61      	adds	r1, r4, #1
  4068c8:	2b2a      	cmp	r3, #42	; 0x2a
  4068ca:	d002      	beq.n	4068d2 <_svfiprintf_r+0x1c0>
  4068cc:	f04f 0a00 	mov.w	sl, #0
  4068d0:	e00a      	b.n	4068e8 <_svfiprintf_r+0x1d6>
  4068d2:	f8d6 a000 	ldr.w	sl, [r6]
  4068d6:	1d33      	adds	r3, r6, #4
  4068d8:	f1ba 0f00 	cmp.w	sl, #0
  4068dc:	461e      	mov	r6, r3
  4068de:	9102      	str	r1, [sp, #8]
  4068e0:	da83      	bge.n	4067ea <_svfiprintf_r+0xd8>
  4068e2:	f04f 3aff 	mov.w	sl, #4294967295
  4068e6:	e780      	b.n	4067ea <_svfiprintf_r+0xd8>
  4068e8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4068ec:	2809      	cmp	r0, #9
  4068ee:	d805      	bhi.n	4068fc <_svfiprintf_r+0x1ea>
  4068f0:	230a      	movs	r3, #10
  4068f2:	fb03 0a0a 	mla	sl, r3, sl, r0
  4068f6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4068fa:	e7f5      	b.n	4068e8 <_svfiprintf_r+0x1d6>
  4068fc:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  406900:	9102      	str	r1, [sp, #8]
  406902:	e762      	b.n	4067ca <_svfiprintf_r+0xb8>
  406904:	2500      	movs	r5, #0
  406906:	9504      	str	r5, [sp, #16]
  406908:	9c04      	ldr	r4, [sp, #16]
  40690a:	3b30      	subs	r3, #48	; 0x30
  40690c:	210a      	movs	r1, #10
  40690e:	fb01 3404 	mla	r4, r1, r4, r3
  406912:	9902      	ldr	r1, [sp, #8]
  406914:	9404      	str	r4, [sp, #16]
  406916:	f811 3b01 	ldrb.w	r3, [r1], #1
  40691a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40691e:	2809      	cmp	r0, #9
  406920:	d8ee      	bhi.n	406900 <_svfiprintf_r+0x1ee>
  406922:	9102      	str	r1, [sp, #8]
  406924:	e7f0      	b.n	406908 <_svfiprintf_r+0x1f6>
  406926:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40692a:	e75e      	b.n	4067ea <_svfiprintf_r+0xd8>
  40692c:	9d02      	ldr	r5, [sp, #8]
  40692e:	782b      	ldrb	r3, [r5, #0]
  406930:	2b6c      	cmp	r3, #108	; 0x6c
  406932:	d102      	bne.n	40693a <_svfiprintf_r+0x228>
  406934:	3501      	adds	r5, #1
  406936:	9502      	str	r5, [sp, #8]
  406938:	e002      	b.n	406940 <_svfiprintf_r+0x22e>
  40693a:	f047 0710 	orr.w	r7, r7, #16
  40693e:	e754      	b.n	4067ea <_svfiprintf_r+0xd8>
  406940:	f047 0720 	orr.w	r7, r7, #32
  406944:	e751      	b.n	4067ea <_svfiprintf_r+0xd8>
  406946:	6833      	ldr	r3, [r6, #0]
  406948:	2500      	movs	r5, #0
  40694a:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40694e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406952:	3604      	adds	r6, #4
  406954:	e152      	b.n	406bfc <_svfiprintf_r+0x4ea>
  406956:	06ba      	lsls	r2, r7, #26
  406958:	d507      	bpl.n	40696a <_svfiprintf_r+0x258>
  40695a:	3607      	adds	r6, #7
  40695c:	f026 0307 	bic.w	r3, r6, #7
  406960:	f103 0608 	add.w	r6, r3, #8
  406964:	e9d3 4500 	ldrd	r4, r5, [r3]
  406968:	e00d      	b.n	406986 <_svfiprintf_r+0x274>
  40696a:	f017 0f10 	tst.w	r7, #16
  40696e:	f106 0304 	add.w	r3, r6, #4
  406972:	d001      	beq.n	406978 <_svfiprintf_r+0x266>
  406974:	6834      	ldr	r4, [r6, #0]
  406976:	e004      	b.n	406982 <_svfiprintf_r+0x270>
  406978:	6834      	ldr	r4, [r6, #0]
  40697a:	f017 0f40 	tst.w	r7, #64	; 0x40
  40697e:	bf18      	it	ne
  406980:	b224      	sxthne	r4, r4
  406982:	17e5      	asrs	r5, r4, #31
  406984:	461e      	mov	r6, r3
  406986:	2c00      	cmp	r4, #0
  406988:	f175 0000 	sbcs.w	r0, r5, #0
  40698c:	f280 80b0 	bge.w	406af0 <_svfiprintf_r+0x3de>
  406990:	232d      	movs	r3, #45	; 0x2d
  406992:	4264      	negs	r4, r4
  406994:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  406998:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40699c:	e0a8      	b.n	406af0 <_svfiprintf_r+0x3de>
  40699e:	f017 0f20 	tst.w	r7, #32
  4069a2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4069a6:	f106 0104 	add.w	r1, r6, #4
  4069aa:	d007      	beq.n	4069bc <_svfiprintf_r+0x2aa>
  4069ac:	9c05      	ldr	r4, [sp, #20]
  4069ae:	6830      	ldr	r0, [r6, #0]
  4069b0:	17e5      	asrs	r5, r4, #31
  4069b2:	4622      	mov	r2, r4
  4069b4:	462b      	mov	r3, r5
  4069b6:	e9c0 2300 	strd	r2, r3, [r0]
  4069ba:	e00a      	b.n	4069d2 <_svfiprintf_r+0x2c0>
  4069bc:	06fb      	lsls	r3, r7, #27
  4069be:	d405      	bmi.n	4069cc <_svfiprintf_r+0x2ba>
  4069c0:	067f      	lsls	r7, r7, #25
  4069c2:	d503      	bpl.n	4069cc <_svfiprintf_r+0x2ba>
  4069c4:	6833      	ldr	r3, [r6, #0]
  4069c6:	9c05      	ldr	r4, [sp, #20]
  4069c8:	801c      	strh	r4, [r3, #0]
  4069ca:	e002      	b.n	4069d2 <_svfiprintf_r+0x2c0>
  4069cc:	6833      	ldr	r3, [r6, #0]
  4069ce:	9d05      	ldr	r5, [sp, #20]
  4069d0:	601d      	str	r5, [r3, #0]
  4069d2:	460e      	mov	r6, r1
  4069d4:	e6c3      	b.n	40675e <_svfiprintf_r+0x4c>
  4069d6:	f047 0710 	orr.w	r7, r7, #16
  4069da:	f017 0320 	ands.w	r3, r7, #32
  4069de:	d008      	beq.n	4069f2 <_svfiprintf_r+0x2e0>
  4069e0:	3607      	adds	r6, #7
  4069e2:	f026 0307 	bic.w	r3, r6, #7
  4069e6:	f103 0608 	add.w	r6, r3, #8
  4069ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4069ee:	2300      	movs	r3, #0
  4069f0:	e075      	b.n	406ade <_svfiprintf_r+0x3cc>
  4069f2:	f017 0110 	ands.w	r1, r7, #16
  4069f6:	f106 0204 	add.w	r2, r6, #4
  4069fa:	d106      	bne.n	406a0a <_svfiprintf_r+0x2f8>
  4069fc:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  406a00:	d003      	beq.n	406a0a <_svfiprintf_r+0x2f8>
  406a02:	8834      	ldrh	r4, [r6, #0]
  406a04:	2500      	movs	r5, #0
  406a06:	4616      	mov	r6, r2
  406a08:	e7f1      	b.n	4069ee <_svfiprintf_r+0x2dc>
  406a0a:	6834      	ldr	r4, [r6, #0]
  406a0c:	2500      	movs	r5, #0
  406a0e:	4616      	mov	r6, r2
  406a10:	e065      	b.n	406ade <_svfiprintf_r+0x3cc>
  406a12:	f8d6 9000 	ldr.w	r9, [r6]
  406a16:	2300      	movs	r3, #0
  406a18:	459a      	cmp	sl, r3
  406a1a:	f106 0604 	add.w	r6, r6, #4
  406a1e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  406a22:	4648      	mov	r0, r9
  406a24:	db11      	blt.n	406a4a <_svfiprintf_r+0x338>
  406a26:	4619      	mov	r1, r3
  406a28:	4652      	mov	r2, sl
  406a2a:	f8cd c004 	str.w	ip, [sp, #4]
  406a2e:	f7fe ffad 	bl	40598c <memchr>
  406a32:	f8dd c004 	ldr.w	ip, [sp, #4]
  406a36:	2800      	cmp	r0, #0
  406a38:	f000 80e5 	beq.w	406c06 <_svfiprintf_r+0x4f4>
  406a3c:	ebc9 0000 	rsb	r0, r9, r0
  406a40:	4550      	cmp	r0, sl
  406a42:	bfb8      	it	lt
  406a44:	4682      	movlt	sl, r0
  406a46:	2500      	movs	r5, #0
  406a48:	e0de      	b.n	406c08 <_svfiprintf_r+0x4f6>
  406a4a:	f8cd c004 	str.w	ip, [sp, #4]
  406a4e:	f7fb fd61 	bl	402514 <strlen>
  406a52:	2500      	movs	r5, #0
  406a54:	4682      	mov	sl, r0
  406a56:	f8dd c004 	ldr.w	ip, [sp, #4]
  406a5a:	e0d5      	b.n	406c08 <_svfiprintf_r+0x4f6>
  406a5c:	f047 0710 	orr.w	r7, r7, #16
  406a60:	06bd      	lsls	r5, r7, #26
  406a62:	d507      	bpl.n	406a74 <_svfiprintf_r+0x362>
  406a64:	3607      	adds	r6, #7
  406a66:	f026 0307 	bic.w	r3, r6, #7
  406a6a:	f103 0608 	add.w	r6, r3, #8
  406a6e:	e9d3 4500 	ldrd	r4, r5, [r3]
  406a72:	e00b      	b.n	406a8c <_svfiprintf_r+0x37a>
  406a74:	f017 0f10 	tst.w	r7, #16
  406a78:	f106 0304 	add.w	r3, r6, #4
  406a7c:	d103      	bne.n	406a86 <_svfiprintf_r+0x374>
  406a7e:	067c      	lsls	r4, r7, #25
  406a80:	d501      	bpl.n	406a86 <_svfiprintf_r+0x374>
  406a82:	8834      	ldrh	r4, [r6, #0]
  406a84:	e000      	b.n	406a88 <_svfiprintf_r+0x376>
  406a86:	6834      	ldr	r4, [r6, #0]
  406a88:	2500      	movs	r5, #0
  406a8a:	461e      	mov	r6, r3
  406a8c:	2301      	movs	r3, #1
  406a8e:	e026      	b.n	406ade <_svfiprintf_r+0x3cc>
  406a90:	4c15      	ldr	r4, [pc, #84]	; (406ae8 <_svfiprintf_r+0x3d6>)
  406a92:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406a96:	06b8      	lsls	r0, r7, #26
  406a98:	940a      	str	r4, [sp, #40]	; 0x28
  406a9a:	d507      	bpl.n	406aac <_svfiprintf_r+0x39a>
  406a9c:	3607      	adds	r6, #7
  406a9e:	f026 0207 	bic.w	r2, r6, #7
  406aa2:	f102 0608 	add.w	r6, r2, #8
  406aa6:	e9d2 4500 	ldrd	r4, r5, [r2]
  406aaa:	e00b      	b.n	406ac4 <_svfiprintf_r+0x3b2>
  406aac:	f017 0f10 	tst.w	r7, #16
  406ab0:	f106 0204 	add.w	r2, r6, #4
  406ab4:	d103      	bne.n	406abe <_svfiprintf_r+0x3ac>
  406ab6:	0679      	lsls	r1, r7, #25
  406ab8:	d501      	bpl.n	406abe <_svfiprintf_r+0x3ac>
  406aba:	8834      	ldrh	r4, [r6, #0]
  406abc:	e000      	b.n	406ac0 <_svfiprintf_r+0x3ae>
  406abe:	6834      	ldr	r4, [r6, #0]
  406ac0:	2500      	movs	r5, #0
  406ac2:	4616      	mov	r6, r2
  406ac4:	07fa      	lsls	r2, r7, #31
  406ac6:	d509      	bpl.n	406adc <_svfiprintf_r+0x3ca>
  406ac8:	ea54 0005 	orrs.w	r0, r4, r5
  406acc:	d006      	beq.n	406adc <_svfiprintf_r+0x3ca>
  406ace:	2230      	movs	r2, #48	; 0x30
  406ad0:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  406ad4:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  406ad8:	f047 0702 	orr.w	r7, r7, #2
  406adc:	2302      	movs	r3, #2
  406ade:	2200      	movs	r2, #0
  406ae0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406ae4:	e005      	b.n	406af2 <_svfiprintf_r+0x3e0>
  406ae6:	bf00      	nop
  406ae8:	0040820d 	.word	0x0040820d
  406aec:	004081fc 	.word	0x004081fc
  406af0:	2301      	movs	r3, #1
  406af2:	f1ba 0f00 	cmp.w	sl, #0
  406af6:	bfa8      	it	ge
  406af8:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  406afc:	ea54 0105 	orrs.w	r1, r4, r5
  406b00:	d102      	bne.n	406b08 <_svfiprintf_r+0x3f6>
  406b02:	f1ba 0f00 	cmp.w	sl, #0
  406b06:	d05e      	beq.n	406bc6 <_svfiprintf_r+0x4b4>
  406b08:	2b01      	cmp	r3, #1
  406b0a:	d01f      	beq.n	406b4c <_svfiprintf_r+0x43a>
  406b0c:	2b02      	cmp	r3, #2
  406b0e:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  406b12:	d045      	beq.n	406ba0 <_svfiprintf_r+0x48e>
  406b14:	08e0      	lsrs	r0, r4, #3
  406b16:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  406b1a:	08e8      	lsrs	r0, r5, #3
  406b1c:	f004 0207 	and.w	r2, r4, #7
  406b20:	9106      	str	r1, [sp, #24]
  406b22:	9007      	str	r0, [sp, #28]
  406b24:	3230      	adds	r2, #48	; 0x30
  406b26:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  406b2a:	ea54 0105 	orrs.w	r1, r4, r5
  406b2e:	4699      	mov	r9, r3
  406b30:	701a      	strb	r2, [r3, #0]
  406b32:	f103 33ff 	add.w	r3, r3, #4294967295
  406b36:	d1ed      	bne.n	406b14 <_svfiprintf_r+0x402>
  406b38:	07f8      	lsls	r0, r7, #31
  406b3a:	4649      	mov	r1, r9
  406b3c:	d54e      	bpl.n	406bdc <_svfiprintf_r+0x4ca>
  406b3e:	2a30      	cmp	r2, #48	; 0x30
  406b40:	d04c      	beq.n	406bdc <_svfiprintf_r+0x4ca>
  406b42:	4699      	mov	r9, r3
  406b44:	2330      	movs	r3, #48	; 0x30
  406b46:	f801 3c01 	strb.w	r3, [r1, #-1]
  406b4a:	e047      	b.n	406bdc <_svfiprintf_r+0x4ca>
  406b4c:	2d00      	cmp	r5, #0
  406b4e:	bf08      	it	eq
  406b50:	2c0a      	cmpeq	r4, #10
  406b52:	d205      	bcs.n	406b60 <_svfiprintf_r+0x44e>
  406b54:	3430      	adds	r4, #48	; 0x30
  406b56:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  406b5a:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  406b5e:	e03d      	b.n	406bdc <_svfiprintf_r+0x4ca>
  406b60:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  406b64:	9203      	str	r2, [sp, #12]
  406b66:	4620      	mov	r0, r4
  406b68:	4629      	mov	r1, r5
  406b6a:	220a      	movs	r2, #10
  406b6c:	2300      	movs	r3, #0
  406b6e:	f8cd c004 	str.w	ip, [sp, #4]
  406b72:	f000 fc43 	bl	4073fc <__aeabi_uldivmod>
  406b76:	9b03      	ldr	r3, [sp, #12]
  406b78:	3230      	adds	r2, #48	; 0x30
  406b7a:	f803 2901 	strb.w	r2, [r3], #-1
  406b7e:	4620      	mov	r0, r4
  406b80:	4629      	mov	r1, r5
  406b82:	f8dd 900c 	ldr.w	r9, [sp, #12]
  406b86:	220a      	movs	r2, #10
  406b88:	9303      	str	r3, [sp, #12]
  406b8a:	2300      	movs	r3, #0
  406b8c:	f000 fc36 	bl	4073fc <__aeabi_uldivmod>
  406b90:	4604      	mov	r4, r0
  406b92:	460d      	mov	r5, r1
  406b94:	ea54 0005 	orrs.w	r0, r4, r5
  406b98:	f8dd c004 	ldr.w	ip, [sp, #4]
  406b9c:	d1e3      	bne.n	406b66 <_svfiprintf_r+0x454>
  406b9e:	e01d      	b.n	406bdc <_svfiprintf_r+0x4ca>
  406ba0:	990a      	ldr	r1, [sp, #40]	; 0x28
  406ba2:	f004 020f 	and.w	r2, r4, #15
  406ba6:	5c8a      	ldrb	r2, [r1, r2]
  406ba8:	4699      	mov	r9, r3
  406baa:	f803 2901 	strb.w	r2, [r3], #-1
  406bae:	0922      	lsrs	r2, r4, #4
  406bb0:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  406bb4:	0929      	lsrs	r1, r5, #4
  406bb6:	9008      	str	r0, [sp, #32]
  406bb8:	9109      	str	r1, [sp, #36]	; 0x24
  406bba:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  406bbe:	ea54 0205 	orrs.w	r2, r4, r5
  406bc2:	d1ed      	bne.n	406ba0 <_svfiprintf_r+0x48e>
  406bc4:	e00a      	b.n	406bdc <_svfiprintf_r+0x4ca>
  406bc6:	b93b      	cbnz	r3, 406bd8 <_svfiprintf_r+0x4c6>
  406bc8:	07f9      	lsls	r1, r7, #31
  406bca:	d505      	bpl.n	406bd8 <_svfiprintf_r+0x4c6>
  406bcc:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  406bd0:	2330      	movs	r3, #48	; 0x30
  406bd2:	f809 3d41 	strb.w	r3, [r9, #-65]!
  406bd6:	e001      	b.n	406bdc <_svfiprintf_r+0x4ca>
  406bd8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  406bdc:	4655      	mov	r5, sl
  406bde:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  406be2:	ebc9 0a0a 	rsb	sl, r9, sl
  406be6:	e00f      	b.n	406c08 <_svfiprintf_r+0x4f6>
  406be8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406bec:	2b00      	cmp	r3, #0
  406bee:	f000 8171 	beq.w	406ed4 <_svfiprintf_r+0x7c2>
  406bf2:	2500      	movs	r5, #0
  406bf4:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  406bf8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406bfc:	f04f 0a01 	mov.w	sl, #1
  406c00:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  406c04:	e000      	b.n	406c08 <_svfiprintf_r+0x4f6>
  406c06:	4605      	mov	r5, r0
  406c08:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  406c0c:	45aa      	cmp	sl, r5
  406c0e:	bfac      	ite	ge
  406c10:	4654      	movge	r4, sl
  406c12:	462c      	movlt	r4, r5
  406c14:	b103      	cbz	r3, 406c18 <_svfiprintf_r+0x506>
  406c16:	3401      	adds	r4, #1
  406c18:	f017 0302 	ands.w	r3, r7, #2
  406c1c:	9303      	str	r3, [sp, #12]
  406c1e:	bf18      	it	ne
  406c20:	3402      	addne	r4, #2
  406c22:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  406c26:	930b      	str	r3, [sp, #44]	; 0x2c
  406c28:	d13b      	bne.n	406ca2 <_svfiprintf_r+0x590>
  406c2a:	9804      	ldr	r0, [sp, #16]
  406c2c:	1b03      	subs	r3, r0, r4
  406c2e:	2b00      	cmp	r3, #0
  406c30:	dd37      	ble.n	406ca2 <_svfiprintf_r+0x590>
  406c32:	4aa6      	ldr	r2, [pc, #664]	; (406ecc <_svfiprintf_r+0x7ba>)
  406c34:	2b10      	cmp	r3, #16
  406c36:	f8cc 2000 	str.w	r2, [ip]
  406c3a:	dd1b      	ble.n	406c74 <_svfiprintf_r+0x562>
  406c3c:	2210      	movs	r2, #16
  406c3e:	f8cc 2004 	str.w	r2, [ip, #4]
  406c42:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406c44:	3210      	adds	r2, #16
  406c46:	9211      	str	r2, [sp, #68]	; 0x44
  406c48:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406c4a:	3201      	adds	r2, #1
  406c4c:	2a07      	cmp	r2, #7
  406c4e:	9210      	str	r2, [sp, #64]	; 0x40
  406c50:	dc02      	bgt.n	406c58 <_svfiprintf_r+0x546>
  406c52:	f10c 0c08 	add.w	ip, ip, #8
  406c56:	e00b      	b.n	406c70 <_svfiprintf_r+0x55e>
  406c58:	4658      	mov	r0, fp
  406c5a:	4641      	mov	r1, r8
  406c5c:	aa0f      	add	r2, sp, #60	; 0x3c
  406c5e:	9301      	str	r3, [sp, #4]
  406c60:	f7ff fcde 	bl	406620 <__ssprint_r>
  406c64:	9b01      	ldr	r3, [sp, #4]
  406c66:	2800      	cmp	r0, #0
  406c68:	f040 813b 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406c6c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406c70:	3b10      	subs	r3, #16
  406c72:	e7de      	b.n	406c32 <_svfiprintf_r+0x520>
  406c74:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406c76:	f8cc 3004 	str.w	r3, [ip, #4]
  406c7a:	4413      	add	r3, r2
  406c7c:	9311      	str	r3, [sp, #68]	; 0x44
  406c7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406c80:	3301      	adds	r3, #1
  406c82:	2b07      	cmp	r3, #7
  406c84:	9310      	str	r3, [sp, #64]	; 0x40
  406c86:	dc02      	bgt.n	406c8e <_svfiprintf_r+0x57c>
  406c88:	f10c 0c08 	add.w	ip, ip, #8
  406c8c:	e009      	b.n	406ca2 <_svfiprintf_r+0x590>
  406c8e:	4658      	mov	r0, fp
  406c90:	4641      	mov	r1, r8
  406c92:	aa0f      	add	r2, sp, #60	; 0x3c
  406c94:	f7ff fcc4 	bl	406620 <__ssprint_r>
  406c98:	2800      	cmp	r0, #0
  406c9a:	f040 8122 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406c9e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406ca2:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  406ca6:	b1db      	cbz	r3, 406ce0 <_svfiprintf_r+0x5ce>
  406ca8:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  406cac:	f8cc 3000 	str.w	r3, [ip]
  406cb0:	2301      	movs	r3, #1
  406cb2:	f8cc 3004 	str.w	r3, [ip, #4]
  406cb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406cb8:	3301      	adds	r3, #1
  406cba:	9311      	str	r3, [sp, #68]	; 0x44
  406cbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406cbe:	3301      	adds	r3, #1
  406cc0:	2b07      	cmp	r3, #7
  406cc2:	9310      	str	r3, [sp, #64]	; 0x40
  406cc4:	dc02      	bgt.n	406ccc <_svfiprintf_r+0x5ba>
  406cc6:	f10c 0c08 	add.w	ip, ip, #8
  406cca:	e009      	b.n	406ce0 <_svfiprintf_r+0x5ce>
  406ccc:	4658      	mov	r0, fp
  406cce:	4641      	mov	r1, r8
  406cd0:	aa0f      	add	r2, sp, #60	; 0x3c
  406cd2:	f7ff fca5 	bl	406620 <__ssprint_r>
  406cd6:	2800      	cmp	r0, #0
  406cd8:	f040 8103 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406cdc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406ce0:	9b03      	ldr	r3, [sp, #12]
  406ce2:	b1d3      	cbz	r3, 406d1a <_svfiprintf_r+0x608>
  406ce4:	ab0e      	add	r3, sp, #56	; 0x38
  406ce6:	f8cc 3000 	str.w	r3, [ip]
  406cea:	2302      	movs	r3, #2
  406cec:	f8cc 3004 	str.w	r3, [ip, #4]
  406cf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406cf2:	3302      	adds	r3, #2
  406cf4:	9311      	str	r3, [sp, #68]	; 0x44
  406cf6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406cf8:	3301      	adds	r3, #1
  406cfa:	2b07      	cmp	r3, #7
  406cfc:	9310      	str	r3, [sp, #64]	; 0x40
  406cfe:	dc02      	bgt.n	406d06 <_svfiprintf_r+0x5f4>
  406d00:	f10c 0c08 	add.w	ip, ip, #8
  406d04:	e009      	b.n	406d1a <_svfiprintf_r+0x608>
  406d06:	4658      	mov	r0, fp
  406d08:	4641      	mov	r1, r8
  406d0a:	aa0f      	add	r2, sp, #60	; 0x3c
  406d0c:	f7ff fc88 	bl	406620 <__ssprint_r>
  406d10:	2800      	cmp	r0, #0
  406d12:	f040 80e6 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406d16:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406d1c:	2b80      	cmp	r3, #128	; 0x80
  406d1e:	d13f      	bne.n	406da0 <_svfiprintf_r+0x68e>
  406d20:	9b04      	ldr	r3, [sp, #16]
  406d22:	1b1b      	subs	r3, r3, r4
  406d24:	2b00      	cmp	r3, #0
  406d26:	9303      	str	r3, [sp, #12]
  406d28:	dd3a      	ble.n	406da0 <_svfiprintf_r+0x68e>
  406d2a:	9b03      	ldr	r3, [sp, #12]
  406d2c:	2b10      	cmp	r3, #16
  406d2e:	4b68      	ldr	r3, [pc, #416]	; (406ed0 <_svfiprintf_r+0x7be>)
  406d30:	f8cc 3000 	str.w	r3, [ip]
  406d34:	dd1b      	ble.n	406d6e <_svfiprintf_r+0x65c>
  406d36:	2310      	movs	r3, #16
  406d38:	f8cc 3004 	str.w	r3, [ip, #4]
  406d3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d3e:	3310      	adds	r3, #16
  406d40:	9311      	str	r3, [sp, #68]	; 0x44
  406d42:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406d44:	3301      	adds	r3, #1
  406d46:	2b07      	cmp	r3, #7
  406d48:	9310      	str	r3, [sp, #64]	; 0x40
  406d4a:	dc02      	bgt.n	406d52 <_svfiprintf_r+0x640>
  406d4c:	f10c 0c08 	add.w	ip, ip, #8
  406d50:	e009      	b.n	406d66 <_svfiprintf_r+0x654>
  406d52:	4658      	mov	r0, fp
  406d54:	4641      	mov	r1, r8
  406d56:	aa0f      	add	r2, sp, #60	; 0x3c
  406d58:	f7ff fc62 	bl	406620 <__ssprint_r>
  406d5c:	2800      	cmp	r0, #0
  406d5e:	f040 80c0 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406d62:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406d66:	9b03      	ldr	r3, [sp, #12]
  406d68:	3b10      	subs	r3, #16
  406d6a:	9303      	str	r3, [sp, #12]
  406d6c:	e7dd      	b.n	406d2a <_svfiprintf_r+0x618>
  406d6e:	9b03      	ldr	r3, [sp, #12]
  406d70:	9803      	ldr	r0, [sp, #12]
  406d72:	f8cc 3004 	str.w	r3, [ip, #4]
  406d76:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d78:	4403      	add	r3, r0
  406d7a:	9311      	str	r3, [sp, #68]	; 0x44
  406d7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406d7e:	3301      	adds	r3, #1
  406d80:	2b07      	cmp	r3, #7
  406d82:	9310      	str	r3, [sp, #64]	; 0x40
  406d84:	dc02      	bgt.n	406d8c <_svfiprintf_r+0x67a>
  406d86:	f10c 0c08 	add.w	ip, ip, #8
  406d8a:	e009      	b.n	406da0 <_svfiprintf_r+0x68e>
  406d8c:	4658      	mov	r0, fp
  406d8e:	4641      	mov	r1, r8
  406d90:	aa0f      	add	r2, sp, #60	; 0x3c
  406d92:	f7ff fc45 	bl	406620 <__ssprint_r>
  406d96:	2800      	cmp	r0, #0
  406d98:	f040 80a3 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406d9c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406da0:	ebca 0505 	rsb	r5, sl, r5
  406da4:	2d00      	cmp	r5, #0
  406da6:	dd34      	ble.n	406e12 <_svfiprintf_r+0x700>
  406da8:	4b49      	ldr	r3, [pc, #292]	; (406ed0 <_svfiprintf_r+0x7be>)
  406daa:	2d10      	cmp	r5, #16
  406dac:	f8cc 3000 	str.w	r3, [ip]
  406db0:	dd19      	ble.n	406de6 <_svfiprintf_r+0x6d4>
  406db2:	2310      	movs	r3, #16
  406db4:	f8cc 3004 	str.w	r3, [ip, #4]
  406db8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406dba:	3310      	adds	r3, #16
  406dbc:	9311      	str	r3, [sp, #68]	; 0x44
  406dbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406dc0:	3301      	adds	r3, #1
  406dc2:	2b07      	cmp	r3, #7
  406dc4:	9310      	str	r3, [sp, #64]	; 0x40
  406dc6:	dc02      	bgt.n	406dce <_svfiprintf_r+0x6bc>
  406dc8:	f10c 0c08 	add.w	ip, ip, #8
  406dcc:	e009      	b.n	406de2 <_svfiprintf_r+0x6d0>
  406dce:	4658      	mov	r0, fp
  406dd0:	4641      	mov	r1, r8
  406dd2:	aa0f      	add	r2, sp, #60	; 0x3c
  406dd4:	f7ff fc24 	bl	406620 <__ssprint_r>
  406dd8:	2800      	cmp	r0, #0
  406dda:	f040 8082 	bne.w	406ee2 <_svfiprintf_r+0x7d0>
  406dde:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406de2:	3d10      	subs	r5, #16
  406de4:	e7e0      	b.n	406da8 <_svfiprintf_r+0x696>
  406de6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406de8:	f8cc 5004 	str.w	r5, [ip, #4]
  406dec:	441d      	add	r5, r3
  406dee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406df0:	9511      	str	r5, [sp, #68]	; 0x44
  406df2:	3301      	adds	r3, #1
  406df4:	2b07      	cmp	r3, #7
  406df6:	9310      	str	r3, [sp, #64]	; 0x40
  406df8:	dc02      	bgt.n	406e00 <_svfiprintf_r+0x6ee>
  406dfa:	f10c 0c08 	add.w	ip, ip, #8
  406dfe:	e008      	b.n	406e12 <_svfiprintf_r+0x700>
  406e00:	4658      	mov	r0, fp
  406e02:	4641      	mov	r1, r8
  406e04:	aa0f      	add	r2, sp, #60	; 0x3c
  406e06:	f7ff fc0b 	bl	406620 <__ssprint_r>
  406e0a:	2800      	cmp	r0, #0
  406e0c:	d169      	bne.n	406ee2 <_svfiprintf_r+0x7d0>
  406e0e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406e12:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e14:	e88c 0600 	stmia.w	ip, {r9, sl}
  406e18:	4453      	add	r3, sl
  406e1a:	9311      	str	r3, [sp, #68]	; 0x44
  406e1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406e1e:	3301      	adds	r3, #1
  406e20:	2b07      	cmp	r3, #7
  406e22:	9310      	str	r3, [sp, #64]	; 0x40
  406e24:	dc02      	bgt.n	406e2c <_svfiprintf_r+0x71a>
  406e26:	f10c 0308 	add.w	r3, ip, #8
  406e2a:	e007      	b.n	406e3c <_svfiprintf_r+0x72a>
  406e2c:	4658      	mov	r0, fp
  406e2e:	4641      	mov	r1, r8
  406e30:	aa0f      	add	r2, sp, #60	; 0x3c
  406e32:	f7ff fbf5 	bl	406620 <__ssprint_r>
  406e36:	2800      	cmp	r0, #0
  406e38:	d153      	bne.n	406ee2 <_svfiprintf_r+0x7d0>
  406e3a:	ab1c      	add	r3, sp, #112	; 0x70
  406e3c:	077a      	lsls	r2, r7, #29
  406e3e:	d40a      	bmi.n	406e56 <_svfiprintf_r+0x744>
  406e40:	9d05      	ldr	r5, [sp, #20]
  406e42:	9804      	ldr	r0, [sp, #16]
  406e44:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e46:	4284      	cmp	r4, r0
  406e48:	bfac      	ite	ge
  406e4a:	192d      	addge	r5, r5, r4
  406e4c:	182d      	addlt	r5, r5, r0
  406e4e:	9505      	str	r5, [sp, #20]
  406e50:	2b00      	cmp	r3, #0
  406e52:	d035      	beq.n	406ec0 <_svfiprintf_r+0x7ae>
  406e54:	e02e      	b.n	406eb4 <_svfiprintf_r+0x7a2>
  406e56:	9904      	ldr	r1, [sp, #16]
  406e58:	1b0d      	subs	r5, r1, r4
  406e5a:	2d00      	cmp	r5, #0
  406e5c:	ddf0      	ble.n	406e40 <_svfiprintf_r+0x72e>
  406e5e:	4a1b      	ldr	r2, [pc, #108]	; (406ecc <_svfiprintf_r+0x7ba>)
  406e60:	2d10      	cmp	r5, #16
  406e62:	601a      	str	r2, [r3, #0]
  406e64:	dd15      	ble.n	406e92 <_svfiprintf_r+0x780>
  406e66:	2210      	movs	r2, #16
  406e68:	605a      	str	r2, [r3, #4]
  406e6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406e6c:	3210      	adds	r2, #16
  406e6e:	9211      	str	r2, [sp, #68]	; 0x44
  406e70:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406e72:	3201      	adds	r2, #1
  406e74:	2a07      	cmp	r2, #7
  406e76:	9210      	str	r2, [sp, #64]	; 0x40
  406e78:	dc01      	bgt.n	406e7e <_svfiprintf_r+0x76c>
  406e7a:	3308      	adds	r3, #8
  406e7c:	e007      	b.n	406e8e <_svfiprintf_r+0x77c>
  406e7e:	4658      	mov	r0, fp
  406e80:	4641      	mov	r1, r8
  406e82:	aa0f      	add	r2, sp, #60	; 0x3c
  406e84:	f7ff fbcc 	bl	406620 <__ssprint_r>
  406e88:	2800      	cmp	r0, #0
  406e8a:	d12a      	bne.n	406ee2 <_svfiprintf_r+0x7d0>
  406e8c:	ab1c      	add	r3, sp, #112	; 0x70
  406e8e:	3d10      	subs	r5, #16
  406e90:	e7e5      	b.n	406e5e <_svfiprintf_r+0x74c>
  406e92:	605d      	str	r5, [r3, #4]
  406e94:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e96:	441d      	add	r5, r3
  406e98:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406e9a:	9511      	str	r5, [sp, #68]	; 0x44
  406e9c:	3301      	adds	r3, #1
  406e9e:	2b07      	cmp	r3, #7
  406ea0:	9310      	str	r3, [sp, #64]	; 0x40
  406ea2:	ddcd      	ble.n	406e40 <_svfiprintf_r+0x72e>
  406ea4:	4658      	mov	r0, fp
  406ea6:	4641      	mov	r1, r8
  406ea8:	aa0f      	add	r2, sp, #60	; 0x3c
  406eaa:	f7ff fbb9 	bl	406620 <__ssprint_r>
  406eae:	2800      	cmp	r0, #0
  406eb0:	d0c6      	beq.n	406e40 <_svfiprintf_r+0x72e>
  406eb2:	e016      	b.n	406ee2 <_svfiprintf_r+0x7d0>
  406eb4:	4658      	mov	r0, fp
  406eb6:	4641      	mov	r1, r8
  406eb8:	aa0f      	add	r2, sp, #60	; 0x3c
  406eba:	f7ff fbb1 	bl	406620 <__ssprint_r>
  406ebe:	b980      	cbnz	r0, 406ee2 <_svfiprintf_r+0x7d0>
  406ec0:	2300      	movs	r3, #0
  406ec2:	9310      	str	r3, [sp, #64]	; 0x40
  406ec4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406ec8:	e449      	b.n	40675e <_svfiprintf_r+0x4c>
  406eca:	bf00      	nop
  406ecc:	00408380 	.word	0x00408380
  406ed0:	00408390 	.word	0x00408390
  406ed4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406ed6:	b123      	cbz	r3, 406ee2 <_svfiprintf_r+0x7d0>
  406ed8:	4658      	mov	r0, fp
  406eda:	4641      	mov	r1, r8
  406edc:	aa0f      	add	r2, sp, #60	; 0x3c
  406ede:	f7ff fb9f 	bl	406620 <__ssprint_r>
  406ee2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  406ee6:	9805      	ldr	r0, [sp, #20]
  406ee8:	f013 0f40 	tst.w	r3, #64	; 0x40
  406eec:	bf18      	it	ne
  406eee:	f04f 30ff 	movne.w	r0, #4294967295
  406ef2:	b02d      	add	sp, #180	; 0xb4
  406ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406ef8 <__swbuf_r>:
  406ef8:	b570      	push	{r4, r5, r6, lr}
  406efa:	460d      	mov	r5, r1
  406efc:	4614      	mov	r4, r2
  406efe:	4606      	mov	r6, r0
  406f00:	b118      	cbz	r0, 406f0a <__swbuf_r+0x12>
  406f02:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406f04:	b90b      	cbnz	r3, 406f0a <__swbuf_r+0x12>
  406f06:	f7fd feab 	bl	404c60 <__sinit>
  406f0a:	69a3      	ldr	r3, [r4, #24]
  406f0c:	60a3      	str	r3, [r4, #8]
  406f0e:	89a3      	ldrh	r3, [r4, #12]
  406f10:	0719      	lsls	r1, r3, #28
  406f12:	d50d      	bpl.n	406f30 <__swbuf_r+0x38>
  406f14:	6923      	ldr	r3, [r4, #16]
  406f16:	b15b      	cbz	r3, 406f30 <__swbuf_r+0x38>
  406f18:	89a3      	ldrh	r3, [r4, #12]
  406f1a:	b2ed      	uxtb	r5, r5
  406f1c:	049a      	lsls	r2, r3, #18
  406f1e:	d410      	bmi.n	406f42 <__swbuf_r+0x4a>
  406f20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406f24:	81a3      	strh	r3, [r4, #12]
  406f26:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406f28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  406f2c:	6663      	str	r3, [r4, #100]	; 0x64
  406f2e:	e008      	b.n	406f42 <__swbuf_r+0x4a>
  406f30:	4630      	mov	r0, r6
  406f32:	4621      	mov	r1, r4
  406f34:	f7fc ff14 	bl	403d60 <__swsetup_r>
  406f38:	2800      	cmp	r0, #0
  406f3a:	d0ed      	beq.n	406f18 <__swbuf_r+0x20>
  406f3c:	f04f 30ff 	mov.w	r0, #4294967295
  406f40:	bd70      	pop	{r4, r5, r6, pc}
  406f42:	6923      	ldr	r3, [r4, #16]
  406f44:	6820      	ldr	r0, [r4, #0]
  406f46:	1ac0      	subs	r0, r0, r3
  406f48:	6963      	ldr	r3, [r4, #20]
  406f4a:	4298      	cmp	r0, r3
  406f4c:	db05      	blt.n	406f5a <__swbuf_r+0x62>
  406f4e:	4630      	mov	r0, r6
  406f50:	4621      	mov	r1, r4
  406f52:	f7fd fe3c 	bl	404bce <_fflush_r>
  406f56:	2800      	cmp	r0, #0
  406f58:	d1f0      	bne.n	406f3c <__swbuf_r+0x44>
  406f5a:	68a3      	ldr	r3, [r4, #8]
  406f5c:	3001      	adds	r0, #1
  406f5e:	3b01      	subs	r3, #1
  406f60:	60a3      	str	r3, [r4, #8]
  406f62:	6823      	ldr	r3, [r4, #0]
  406f64:	1c5a      	adds	r2, r3, #1
  406f66:	6022      	str	r2, [r4, #0]
  406f68:	701d      	strb	r5, [r3, #0]
  406f6a:	6963      	ldr	r3, [r4, #20]
  406f6c:	4298      	cmp	r0, r3
  406f6e:	d004      	beq.n	406f7a <__swbuf_r+0x82>
  406f70:	89a3      	ldrh	r3, [r4, #12]
  406f72:	07db      	lsls	r3, r3, #31
  406f74:	d507      	bpl.n	406f86 <__swbuf_r+0x8e>
  406f76:	2d0a      	cmp	r5, #10
  406f78:	d105      	bne.n	406f86 <__swbuf_r+0x8e>
  406f7a:	4630      	mov	r0, r6
  406f7c:	4621      	mov	r1, r4
  406f7e:	f7fd fe26 	bl	404bce <_fflush_r>
  406f82:	2800      	cmp	r0, #0
  406f84:	d1da      	bne.n	406f3c <__swbuf_r+0x44>
  406f86:	4628      	mov	r0, r5
  406f88:	bd70      	pop	{r4, r5, r6, pc}

00406f8a <__swbuf>:
  406f8a:	460a      	mov	r2, r1
  406f8c:	4902      	ldr	r1, [pc, #8]	; (406f98 <__swbuf+0xe>)
  406f8e:	4603      	mov	r3, r0
  406f90:	6808      	ldr	r0, [r1, #0]
  406f92:	4619      	mov	r1, r3
  406f94:	f7ff bfb0 	b.w	406ef8 <__swbuf_r>
  406f98:	200000e8 	.word	0x200000e8

00406f9c <_wcrtomb_r>:
  406f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fa0:	461d      	mov	r5, r3
  406fa2:	4b10      	ldr	r3, [pc, #64]	; (406fe4 <_wcrtomb_r+0x48>)
  406fa4:	b086      	sub	sp, #24
  406fa6:	4604      	mov	r4, r0
  406fa8:	4690      	mov	r8, r2
  406faa:	460e      	mov	r6, r1
  406fac:	681f      	ldr	r7, [r3, #0]
  406fae:	b939      	cbnz	r1, 406fc0 <_wcrtomb_r+0x24>
  406fb0:	f7fe fa4e 	bl	405450 <__locale_charset>
  406fb4:	9500      	str	r5, [sp, #0]
  406fb6:	4603      	mov	r3, r0
  406fb8:	a903      	add	r1, sp, #12
  406fba:	4620      	mov	r0, r4
  406fbc:	4632      	mov	r2, r6
  406fbe:	e006      	b.n	406fce <_wcrtomb_r+0x32>
  406fc0:	f7fe fa46 	bl	405450 <__locale_charset>
  406fc4:	9500      	str	r5, [sp, #0]
  406fc6:	4603      	mov	r3, r0
  406fc8:	4631      	mov	r1, r6
  406fca:	4620      	mov	r0, r4
  406fcc:	4642      	mov	r2, r8
  406fce:	47b8      	blx	r7
  406fd0:	1c43      	adds	r3, r0, #1
  406fd2:	d103      	bne.n	406fdc <_wcrtomb_r+0x40>
  406fd4:	2300      	movs	r3, #0
  406fd6:	602b      	str	r3, [r5, #0]
  406fd8:	238a      	movs	r3, #138	; 0x8a
  406fda:	6023      	str	r3, [r4, #0]
  406fdc:	b006      	add	sp, #24
  406fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fe2:	bf00      	nop
  406fe4:	200009a4 	.word	0x200009a4

00406fe8 <wcrtomb>:
  406fe8:	b530      	push	{r4, r5, lr}
  406fea:	4613      	mov	r3, r2
  406fec:	4a04      	ldr	r2, [pc, #16]	; (407000 <wcrtomb+0x18>)
  406fee:	4605      	mov	r5, r0
  406ff0:	460c      	mov	r4, r1
  406ff2:	6810      	ldr	r0, [r2, #0]
  406ff4:	4629      	mov	r1, r5
  406ff6:	4622      	mov	r2, r4
  406ff8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  406ffc:	f7ff bfce 	b.w	406f9c <_wcrtomb_r>
  407000:	200000e8 	.word	0x200000e8

00407004 <__ascii_wctomb>:
  407004:	b149      	cbz	r1, 40701a <__ascii_wctomb+0x16>
  407006:	2aff      	cmp	r2, #255	; 0xff
  407008:	d904      	bls.n	407014 <__ascii_wctomb+0x10>
  40700a:	238a      	movs	r3, #138	; 0x8a
  40700c:	6003      	str	r3, [r0, #0]
  40700e:	f04f 30ff 	mov.w	r0, #4294967295
  407012:	4770      	bx	lr
  407014:	700a      	strb	r2, [r1, #0]
  407016:	2001      	movs	r0, #1
  407018:	4770      	bx	lr
  40701a:	4608      	mov	r0, r1
  40701c:	4770      	bx	lr

0040701e <_wctomb_r>:
  40701e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407022:	4698      	mov	r8, r3
  407024:	4b08      	ldr	r3, [pc, #32]	; (407048 <_wctomb_r+0x2a>)
  407026:	4605      	mov	r5, r0
  407028:	681c      	ldr	r4, [r3, #0]
  40702a:	460f      	mov	r7, r1
  40702c:	4616      	mov	r6, r2
  40702e:	f7fe fa0f 	bl	405450 <__locale_charset>
  407032:	f8cd 8000 	str.w	r8, [sp]
  407036:	4603      	mov	r3, r0
  407038:	4639      	mov	r1, r7
  40703a:	4628      	mov	r0, r5
  40703c:	4632      	mov	r2, r6
  40703e:	47a0      	blx	r4
  407040:	b002      	add	sp, #8
  407042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407046:	bf00      	nop
  407048:	200009a4 	.word	0x200009a4

0040704c <_write_r>:
  40704c:	b538      	push	{r3, r4, r5, lr}
  40704e:	4c07      	ldr	r4, [pc, #28]	; (40706c <_write_r+0x20>)
  407050:	4605      	mov	r5, r0
  407052:	2000      	movs	r0, #0
  407054:	6020      	str	r0, [r4, #0]
  407056:	4608      	mov	r0, r1
  407058:	4611      	mov	r1, r2
  40705a:	461a      	mov	r2, r3
  40705c:	f7f9 fa7e 	bl	40055c <_write>
  407060:	1c43      	adds	r3, r0, #1
  407062:	d102      	bne.n	40706a <_write_r+0x1e>
  407064:	6823      	ldr	r3, [r4, #0]
  407066:	b103      	cbz	r3, 40706a <_write_r+0x1e>
  407068:	602b      	str	r3, [r5, #0]
  40706a:	bd38      	pop	{r3, r4, r5, pc}
  40706c:	20000c0c 	.word	0x20000c0c

00407070 <__register_exitproc>:
  407070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407074:	4698      	mov	r8, r3
  407076:	4b22      	ldr	r3, [pc, #136]	; (407100 <__register_exitproc+0x90>)
  407078:	4606      	mov	r6, r0
  40707a:	681c      	ldr	r4, [r3, #0]
  40707c:	460f      	mov	r7, r1
  40707e:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  407082:	4691      	mov	r9, r2
  407084:	b918      	cbnz	r0, 40708e <__register_exitproc+0x1e>
  407086:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  40708a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40708e:	6843      	ldr	r3, [r0, #4]
  407090:	2b1f      	cmp	r3, #31
  407092:	dd16      	ble.n	4070c2 <__register_exitproc+0x52>
  407094:	4b1b      	ldr	r3, [pc, #108]	; (407104 <__register_exitproc+0x94>)
  407096:	b91b      	cbnz	r3, 4070a0 <__register_exitproc+0x30>
  407098:	f04f 30ff 	mov.w	r0, #4294967295
  40709c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4070a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4070a4:	f7fe fa5a 	bl	40555c <malloc>
  4070a8:	2800      	cmp	r0, #0
  4070aa:	d0f5      	beq.n	407098 <__register_exitproc+0x28>
  4070ac:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  4070b0:	2500      	movs	r5, #0
  4070b2:	6045      	str	r5, [r0, #4]
  4070b4:	6001      	str	r1, [r0, #0]
  4070b6:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4070ba:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  4070be:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  4070c2:	6844      	ldr	r4, [r0, #4]
  4070c4:	b1a6      	cbz	r6, 4070f0 <__register_exitproc+0x80>
  4070c6:	2201      	movs	r2, #1
  4070c8:	40a2      	lsls	r2, r4
  4070ca:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  4070ce:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  4070d2:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  4070d6:	2e02      	cmp	r6, #2
  4070d8:	ea41 0102 	orr.w	r1, r1, r2
  4070dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4070e0:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  4070e4:	d104      	bne.n	4070f0 <__register_exitproc+0x80>
  4070e6:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  4070ea:	431a      	orrs	r2, r3
  4070ec:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  4070f0:	1c63      	adds	r3, r4, #1
  4070f2:	3402      	adds	r4, #2
  4070f4:	6043      	str	r3, [r0, #4]
  4070f6:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  4070fa:	2000      	movs	r0, #0
  4070fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407100:	004081c4 	.word	0x004081c4
  407104:	0040555d 	.word	0x0040555d

00407108 <_calloc_r>:
  407108:	b510      	push	{r4, lr}
  40710a:	4351      	muls	r1, r2
  40710c:	f7fe fa36 	bl	40557c <_malloc_r>
  407110:	4604      	mov	r4, r0
  407112:	b320      	cbz	r0, 40715e <_calloc_r+0x56>
  407114:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407118:	f022 0203 	bic.w	r2, r2, #3
  40711c:	3a04      	subs	r2, #4
  40711e:	2a24      	cmp	r2, #36	; 0x24
  407120:	d81a      	bhi.n	407158 <_calloc_r+0x50>
  407122:	2a13      	cmp	r2, #19
  407124:	d912      	bls.n	40714c <_calloc_r+0x44>
  407126:	2100      	movs	r1, #0
  407128:	2a1b      	cmp	r2, #27
  40712a:	6001      	str	r1, [r0, #0]
  40712c:	6041      	str	r1, [r0, #4]
  40712e:	d802      	bhi.n	407136 <_calloc_r+0x2e>
  407130:	f100 0308 	add.w	r3, r0, #8
  407134:	e00b      	b.n	40714e <_calloc_r+0x46>
  407136:	2a24      	cmp	r2, #36	; 0x24
  407138:	6081      	str	r1, [r0, #8]
  40713a:	60c1      	str	r1, [r0, #12]
  40713c:	bf11      	iteee	ne
  40713e:	f100 0310 	addne.w	r3, r0, #16
  407142:	6101      	streq	r1, [r0, #16]
  407144:	f100 0318 	addeq.w	r3, r0, #24
  407148:	6141      	streq	r1, [r0, #20]
  40714a:	e000      	b.n	40714e <_calloc_r+0x46>
  40714c:	4603      	mov	r3, r0
  40714e:	2200      	movs	r2, #0
  407150:	601a      	str	r2, [r3, #0]
  407152:	605a      	str	r2, [r3, #4]
  407154:	609a      	str	r2, [r3, #8]
  407156:	e002      	b.n	40715e <_calloc_r+0x56>
  407158:	2100      	movs	r1, #0
  40715a:	f7fb f8c3 	bl	4022e4 <memset>
  40715e:	4620      	mov	r0, r4
  407160:	bd10      	pop	{r4, pc}
	...

00407164 <_close_r>:
  407164:	b538      	push	{r3, r4, r5, lr}
  407166:	4c06      	ldr	r4, [pc, #24]	; (407180 <_close_r+0x1c>)
  407168:	2300      	movs	r3, #0
  40716a:	4605      	mov	r5, r0
  40716c:	4608      	mov	r0, r1
  40716e:	6023      	str	r3, [r4, #0]
  407170:	f7fa f9e8 	bl	401544 <_close>
  407174:	1c43      	adds	r3, r0, #1
  407176:	d102      	bne.n	40717e <_close_r+0x1a>
  407178:	6823      	ldr	r3, [r4, #0]
  40717a:	b103      	cbz	r3, 40717e <_close_r+0x1a>
  40717c:	602b      	str	r3, [r5, #0]
  40717e:	bd38      	pop	{r3, r4, r5, pc}
  407180:	20000c0c 	.word	0x20000c0c

00407184 <_fclose_r>:
  407184:	b570      	push	{r4, r5, r6, lr}
  407186:	4605      	mov	r5, r0
  407188:	460c      	mov	r4, r1
  40718a:	b909      	cbnz	r1, 407190 <_fclose_r+0xc>
  40718c:	2000      	movs	r0, #0
  40718e:	bd70      	pop	{r4, r5, r6, pc}
  407190:	b118      	cbz	r0, 40719a <_fclose_r+0x16>
  407192:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407194:	b90b      	cbnz	r3, 40719a <_fclose_r+0x16>
  407196:	f7fd fd63 	bl	404c60 <__sinit>
  40719a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40719e:	2b00      	cmp	r3, #0
  4071a0:	d0f4      	beq.n	40718c <_fclose_r+0x8>
  4071a2:	4628      	mov	r0, r5
  4071a4:	4621      	mov	r1, r4
  4071a6:	f7fd fd12 	bl	404bce <_fflush_r>
  4071aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4071ac:	4606      	mov	r6, r0
  4071ae:	b133      	cbz	r3, 4071be <_fclose_r+0x3a>
  4071b0:	4628      	mov	r0, r5
  4071b2:	69e1      	ldr	r1, [r4, #28]
  4071b4:	4798      	blx	r3
  4071b6:	2800      	cmp	r0, #0
  4071b8:	bfb8      	it	lt
  4071ba:	f04f 36ff 	movlt.w	r6, #4294967295
  4071be:	89a3      	ldrh	r3, [r4, #12]
  4071c0:	061b      	lsls	r3, r3, #24
  4071c2:	d503      	bpl.n	4071cc <_fclose_r+0x48>
  4071c4:	4628      	mov	r0, r5
  4071c6:	6921      	ldr	r1, [r4, #16]
  4071c8:	f7fd fee4 	bl	404f94 <_free_r>
  4071cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4071ce:	b141      	cbz	r1, 4071e2 <_fclose_r+0x5e>
  4071d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4071d4:	4299      	cmp	r1, r3
  4071d6:	d002      	beq.n	4071de <_fclose_r+0x5a>
  4071d8:	4628      	mov	r0, r5
  4071da:	f7fd fedb 	bl	404f94 <_free_r>
  4071de:	2300      	movs	r3, #0
  4071e0:	6323      	str	r3, [r4, #48]	; 0x30
  4071e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4071e4:	b121      	cbz	r1, 4071f0 <_fclose_r+0x6c>
  4071e6:	4628      	mov	r0, r5
  4071e8:	f7fd fed4 	bl	404f94 <_free_r>
  4071ec:	2300      	movs	r3, #0
  4071ee:	6463      	str	r3, [r4, #68]	; 0x44
  4071f0:	f7fd fde8 	bl	404dc4 <__sfp_lock_acquire>
  4071f4:	2300      	movs	r3, #0
  4071f6:	81a3      	strh	r3, [r4, #12]
  4071f8:	f7fd fde5 	bl	404dc6 <__sfp_lock_release>
  4071fc:	4630      	mov	r0, r6
  4071fe:	bd70      	pop	{r4, r5, r6, pc}

00407200 <fclose>:
  407200:	4b02      	ldr	r3, [pc, #8]	; (40720c <fclose+0xc>)
  407202:	4601      	mov	r1, r0
  407204:	6818      	ldr	r0, [r3, #0]
  407206:	f7ff bfbd 	b.w	407184 <_fclose_r>
  40720a:	bf00      	nop
  40720c:	200000e8 	.word	0x200000e8

00407210 <_fstat_r>:
  407210:	b538      	push	{r3, r4, r5, lr}
  407212:	4c07      	ldr	r4, [pc, #28]	; (407230 <_fstat_r+0x20>)
  407214:	2300      	movs	r3, #0
  407216:	4605      	mov	r5, r0
  407218:	4608      	mov	r0, r1
  40721a:	4611      	mov	r1, r2
  40721c:	6023      	str	r3, [r4, #0]
  40721e:	f7fa f995 	bl	40154c <_fstat>
  407222:	1c43      	adds	r3, r0, #1
  407224:	d102      	bne.n	40722c <_fstat_r+0x1c>
  407226:	6823      	ldr	r3, [r4, #0]
  407228:	b103      	cbz	r3, 40722c <_fstat_r+0x1c>
  40722a:	602b      	str	r3, [r5, #0]
  40722c:	bd38      	pop	{r3, r4, r5, pc}
  40722e:	bf00      	nop
  407230:	20000c0c 	.word	0x20000c0c

00407234 <_isatty_r>:
  407234:	b538      	push	{r3, r4, r5, lr}
  407236:	4c06      	ldr	r4, [pc, #24]	; (407250 <_isatty_r+0x1c>)
  407238:	2300      	movs	r3, #0
  40723a:	4605      	mov	r5, r0
  40723c:	4608      	mov	r0, r1
  40723e:	6023      	str	r3, [r4, #0]
  407240:	f7fa f98a 	bl	401558 <_isatty>
  407244:	1c43      	adds	r3, r0, #1
  407246:	d102      	bne.n	40724e <_isatty_r+0x1a>
  407248:	6823      	ldr	r3, [r4, #0]
  40724a:	b103      	cbz	r3, 40724e <_isatty_r+0x1a>
  40724c:	602b      	str	r3, [r5, #0]
  40724e:	bd38      	pop	{r3, r4, r5, pc}
  407250:	20000c0c 	.word	0x20000c0c

00407254 <_lseek_r>:
  407254:	b538      	push	{r3, r4, r5, lr}
  407256:	4c07      	ldr	r4, [pc, #28]	; (407274 <_lseek_r+0x20>)
  407258:	4605      	mov	r5, r0
  40725a:	2000      	movs	r0, #0
  40725c:	6020      	str	r0, [r4, #0]
  40725e:	4608      	mov	r0, r1
  407260:	4611      	mov	r1, r2
  407262:	461a      	mov	r2, r3
  407264:	f7fa f97a 	bl	40155c <_lseek>
  407268:	1c43      	adds	r3, r0, #1
  40726a:	d102      	bne.n	407272 <_lseek_r+0x1e>
  40726c:	6823      	ldr	r3, [r4, #0]
  40726e:	b103      	cbz	r3, 407272 <_lseek_r+0x1e>
  407270:	602b      	str	r3, [r5, #0]
  407272:	bd38      	pop	{r3, r4, r5, pc}
  407274:	20000c0c 	.word	0x20000c0c

00407278 <_read_r>:
  407278:	b538      	push	{r3, r4, r5, lr}
  40727a:	4c07      	ldr	r4, [pc, #28]	; (407298 <_read_r+0x20>)
  40727c:	4605      	mov	r5, r0
  40727e:	2000      	movs	r0, #0
  407280:	6020      	str	r0, [r4, #0]
  407282:	4608      	mov	r0, r1
  407284:	4611      	mov	r1, r2
  407286:	461a      	mov	r2, r3
  407288:	f7f8 fff4 	bl	400274 <_read>
  40728c:	1c43      	adds	r3, r0, #1
  40728e:	d102      	bne.n	407296 <_read_r+0x1e>
  407290:	6823      	ldr	r3, [r4, #0]
  407292:	b103      	cbz	r3, 407296 <_read_r+0x1e>
  407294:	602b      	str	r3, [r5, #0]
  407296:	bd38      	pop	{r3, r4, r5, pc}
  407298:	20000c0c 	.word	0x20000c0c

0040729c <__gedf2>:
  40729c:	f04f 3cff 	mov.w	ip, #4294967295
  4072a0:	e006      	b.n	4072b0 <__cmpdf2+0x4>
  4072a2:	bf00      	nop

004072a4 <__ledf2>:
  4072a4:	f04f 0c01 	mov.w	ip, #1
  4072a8:	e002      	b.n	4072b0 <__cmpdf2+0x4>
  4072aa:	bf00      	nop

004072ac <__cmpdf2>:
  4072ac:	f04f 0c01 	mov.w	ip, #1
  4072b0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4072b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4072b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4072bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4072c0:	bf18      	it	ne
  4072c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4072c6:	d01b      	beq.n	407300 <__cmpdf2+0x54>
  4072c8:	b001      	add	sp, #4
  4072ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4072ce:	bf0c      	ite	eq
  4072d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4072d4:	ea91 0f03 	teqne	r1, r3
  4072d8:	bf02      	ittt	eq
  4072da:	ea90 0f02 	teqeq	r0, r2
  4072de:	2000      	moveq	r0, #0
  4072e0:	4770      	bxeq	lr
  4072e2:	f110 0f00 	cmn.w	r0, #0
  4072e6:	ea91 0f03 	teq	r1, r3
  4072ea:	bf58      	it	pl
  4072ec:	4299      	cmppl	r1, r3
  4072ee:	bf08      	it	eq
  4072f0:	4290      	cmpeq	r0, r2
  4072f2:	bf2c      	ite	cs
  4072f4:	17d8      	asrcs	r0, r3, #31
  4072f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4072fa:	f040 0001 	orr.w	r0, r0, #1
  4072fe:	4770      	bx	lr
  407300:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407304:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407308:	d102      	bne.n	407310 <__cmpdf2+0x64>
  40730a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40730e:	d107      	bne.n	407320 <__cmpdf2+0x74>
  407310:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407314:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407318:	d1d6      	bne.n	4072c8 <__cmpdf2+0x1c>
  40731a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40731e:	d0d3      	beq.n	4072c8 <__cmpdf2+0x1c>
  407320:	f85d 0b04 	ldr.w	r0, [sp], #4
  407324:	4770      	bx	lr
  407326:	bf00      	nop

00407328 <__aeabi_cdrcmple>:
  407328:	4684      	mov	ip, r0
  40732a:	4610      	mov	r0, r2
  40732c:	4662      	mov	r2, ip
  40732e:	468c      	mov	ip, r1
  407330:	4619      	mov	r1, r3
  407332:	4663      	mov	r3, ip
  407334:	e000      	b.n	407338 <__aeabi_cdcmpeq>
  407336:	bf00      	nop

00407338 <__aeabi_cdcmpeq>:
  407338:	b501      	push	{r0, lr}
  40733a:	f7ff ffb7 	bl	4072ac <__cmpdf2>
  40733e:	2800      	cmp	r0, #0
  407340:	bf48      	it	mi
  407342:	f110 0f00 	cmnmi.w	r0, #0
  407346:	bd01      	pop	{r0, pc}

00407348 <__aeabi_dcmpeq>:
  407348:	f84d ed08 	str.w	lr, [sp, #-8]!
  40734c:	f7ff fff4 	bl	407338 <__aeabi_cdcmpeq>
  407350:	bf0c      	ite	eq
  407352:	2001      	moveq	r0, #1
  407354:	2000      	movne	r0, #0
  407356:	f85d fb08 	ldr.w	pc, [sp], #8
  40735a:	bf00      	nop

0040735c <__aeabi_dcmplt>:
  40735c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407360:	f7ff ffea 	bl	407338 <__aeabi_cdcmpeq>
  407364:	bf34      	ite	cc
  407366:	2001      	movcc	r0, #1
  407368:	2000      	movcs	r0, #0
  40736a:	f85d fb08 	ldr.w	pc, [sp], #8
  40736e:	bf00      	nop

00407370 <__aeabi_dcmple>:
  407370:	f84d ed08 	str.w	lr, [sp, #-8]!
  407374:	f7ff ffe0 	bl	407338 <__aeabi_cdcmpeq>
  407378:	bf94      	ite	ls
  40737a:	2001      	movls	r0, #1
  40737c:	2000      	movhi	r0, #0
  40737e:	f85d fb08 	ldr.w	pc, [sp], #8
  407382:	bf00      	nop

00407384 <__aeabi_dcmpge>:
  407384:	f84d ed08 	str.w	lr, [sp, #-8]!
  407388:	f7ff ffce 	bl	407328 <__aeabi_cdrcmple>
  40738c:	bf94      	ite	ls
  40738e:	2001      	movls	r0, #1
  407390:	2000      	movhi	r0, #0
  407392:	f85d fb08 	ldr.w	pc, [sp], #8
  407396:	bf00      	nop

00407398 <__aeabi_dcmpgt>:
  407398:	f84d ed08 	str.w	lr, [sp, #-8]!
  40739c:	f7ff ffc4 	bl	407328 <__aeabi_cdrcmple>
  4073a0:	bf34      	ite	cc
  4073a2:	2001      	movcc	r0, #1
  4073a4:	2000      	movcs	r0, #0
  4073a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4073aa:	bf00      	nop

004073ac <__aeabi_d2iz>:
  4073ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4073b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4073b4:	d215      	bcs.n	4073e2 <__aeabi_d2iz+0x36>
  4073b6:	d511      	bpl.n	4073dc <__aeabi_d2iz+0x30>
  4073b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4073bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4073c0:	d912      	bls.n	4073e8 <__aeabi_d2iz+0x3c>
  4073c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4073c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4073ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4073ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4073d2:	fa23 f002 	lsr.w	r0, r3, r2
  4073d6:	bf18      	it	ne
  4073d8:	4240      	negne	r0, r0
  4073da:	4770      	bx	lr
  4073dc:	f04f 0000 	mov.w	r0, #0
  4073e0:	4770      	bx	lr
  4073e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4073e6:	d105      	bne.n	4073f4 <__aeabi_d2iz+0x48>
  4073e8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4073ec:	bf08      	it	eq
  4073ee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4073f2:	4770      	bx	lr
  4073f4:	f04f 0000 	mov.w	r0, #0
  4073f8:	4770      	bx	lr
  4073fa:	bf00      	nop

004073fc <__aeabi_uldivmod>:
  4073fc:	b94b      	cbnz	r3, 407412 <__aeabi_uldivmod+0x16>
  4073fe:	b942      	cbnz	r2, 407412 <__aeabi_uldivmod+0x16>
  407400:	2900      	cmp	r1, #0
  407402:	bf08      	it	eq
  407404:	2800      	cmpeq	r0, #0
  407406:	d002      	beq.n	40740e <__aeabi_uldivmod+0x12>
  407408:	f04f 31ff 	mov.w	r1, #4294967295
  40740c:	4608      	mov	r0, r1
  40740e:	f000 b83b 	b.w	407488 <__aeabi_idiv0>
  407412:	b082      	sub	sp, #8
  407414:	46ec      	mov	ip, sp
  407416:	e92d 5000 	stmdb	sp!, {ip, lr}
  40741a:	f000 f81d 	bl	407458 <__gnu_uldivmod_helper>
  40741e:	f8dd e004 	ldr.w	lr, [sp, #4]
  407422:	b002      	add	sp, #8
  407424:	bc0c      	pop	{r2, r3}
  407426:	4770      	bx	lr

00407428 <__gnu_ldivmod_helper>:
  407428:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40742c:	9e08      	ldr	r6, [sp, #32]
  40742e:	4614      	mov	r4, r2
  407430:	461d      	mov	r5, r3
  407432:	4680      	mov	r8, r0
  407434:	4689      	mov	r9, r1
  407436:	f000 f829 	bl	40748c <__divdi3>
  40743a:	fb04 f301 	mul.w	r3, r4, r1
  40743e:	fba4 ab00 	umull	sl, fp, r4, r0
  407442:	fb00 3205 	mla	r2, r0, r5, r3
  407446:	4493      	add	fp, r2
  407448:	ebb8 080a 	subs.w	r8, r8, sl
  40744c:	eb69 090b 	sbc.w	r9, r9, fp
  407450:	e9c6 8900 	strd	r8, r9, [r6]
  407454:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407458 <__gnu_uldivmod_helper>:
  407458:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40745c:	9e08      	ldr	r6, [sp, #32]
  40745e:	4614      	mov	r4, r2
  407460:	461d      	mov	r5, r3
  407462:	4680      	mov	r8, r0
  407464:	4689      	mov	r9, r1
  407466:	f000 f961 	bl	40772c <__udivdi3>
  40746a:	fb00 f505 	mul.w	r5, r0, r5
  40746e:	fba0 ab04 	umull	sl, fp, r0, r4
  407472:	fb04 5401 	mla	r4, r4, r1, r5
  407476:	44a3      	add	fp, r4
  407478:	ebb8 080a 	subs.w	r8, r8, sl
  40747c:	eb69 090b 	sbc.w	r9, r9, fp
  407480:	e9c6 8900 	strd	r8, r9, [r6]
  407484:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407488 <__aeabi_idiv0>:
  407488:	4770      	bx	lr
  40748a:	bf00      	nop

0040748c <__divdi3>:
  40748c:	2900      	cmp	r1, #0
  40748e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407492:	f2c0 80a1 	blt.w	4075d8 <__divdi3+0x14c>
  407496:	2400      	movs	r4, #0
  407498:	2b00      	cmp	r3, #0
  40749a:	f2c0 8098 	blt.w	4075ce <__divdi3+0x142>
  40749e:	4615      	mov	r5, r2
  4074a0:	4606      	mov	r6, r0
  4074a2:	460f      	mov	r7, r1
  4074a4:	2b00      	cmp	r3, #0
  4074a6:	d13f      	bne.n	407528 <__divdi3+0x9c>
  4074a8:	428a      	cmp	r2, r1
  4074aa:	d958      	bls.n	40755e <__divdi3+0xd2>
  4074ac:	fab2 f382 	clz	r3, r2
  4074b0:	b14b      	cbz	r3, 4074c6 <__divdi3+0x3a>
  4074b2:	f1c3 0220 	rsb	r2, r3, #32
  4074b6:	fa01 f703 	lsl.w	r7, r1, r3
  4074ba:	fa20 f202 	lsr.w	r2, r0, r2
  4074be:	409d      	lsls	r5, r3
  4074c0:	fa00 f603 	lsl.w	r6, r0, r3
  4074c4:	4317      	orrs	r7, r2
  4074c6:	0c29      	lsrs	r1, r5, #16
  4074c8:	fbb7 f2f1 	udiv	r2, r7, r1
  4074cc:	fb01 7712 	mls	r7, r1, r2, r7
  4074d0:	b2a8      	uxth	r0, r5
  4074d2:	fb00 f302 	mul.w	r3, r0, r2
  4074d6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  4074da:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  4074de:	42bb      	cmp	r3, r7
  4074e0:	d909      	bls.n	4074f6 <__divdi3+0x6a>
  4074e2:	197f      	adds	r7, r7, r5
  4074e4:	f102 3cff 	add.w	ip, r2, #4294967295
  4074e8:	f080 8105 	bcs.w	4076f6 <__divdi3+0x26a>
  4074ec:	42bb      	cmp	r3, r7
  4074ee:	f240 8102 	bls.w	4076f6 <__divdi3+0x26a>
  4074f2:	3a02      	subs	r2, #2
  4074f4:	442f      	add	r7, r5
  4074f6:	1aff      	subs	r7, r7, r3
  4074f8:	fbb7 f3f1 	udiv	r3, r7, r1
  4074fc:	fb01 7113 	mls	r1, r1, r3, r7
  407500:	fb00 f003 	mul.w	r0, r0, r3
  407504:	b2b6      	uxth	r6, r6
  407506:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40750a:	4288      	cmp	r0, r1
  40750c:	d908      	bls.n	407520 <__divdi3+0x94>
  40750e:	1949      	adds	r1, r1, r5
  407510:	f103 37ff 	add.w	r7, r3, #4294967295
  407514:	f080 80f1 	bcs.w	4076fa <__divdi3+0x26e>
  407518:	4288      	cmp	r0, r1
  40751a:	f240 80ee 	bls.w	4076fa <__divdi3+0x26e>
  40751e:	3b02      	subs	r3, #2
  407520:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407524:	2300      	movs	r3, #0
  407526:	e003      	b.n	407530 <__divdi3+0xa4>
  407528:	428b      	cmp	r3, r1
  40752a:	d90a      	bls.n	407542 <__divdi3+0xb6>
  40752c:	2300      	movs	r3, #0
  40752e:	461a      	mov	r2, r3
  407530:	4610      	mov	r0, r2
  407532:	4619      	mov	r1, r3
  407534:	b114      	cbz	r4, 40753c <__divdi3+0xb0>
  407536:	4240      	negs	r0, r0
  407538:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40753c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407540:	4770      	bx	lr
  407542:	fab3 f883 	clz	r8, r3
  407546:	f1b8 0f00 	cmp.w	r8, #0
  40754a:	f040 8088 	bne.w	40765e <__divdi3+0x1d2>
  40754e:	428b      	cmp	r3, r1
  407550:	d302      	bcc.n	407558 <__divdi3+0xcc>
  407552:	4282      	cmp	r2, r0
  407554:	f200 80e2 	bhi.w	40771c <__divdi3+0x290>
  407558:	2300      	movs	r3, #0
  40755a:	2201      	movs	r2, #1
  40755c:	e7e8      	b.n	407530 <__divdi3+0xa4>
  40755e:	b912      	cbnz	r2, 407566 <__divdi3+0xda>
  407560:	2301      	movs	r3, #1
  407562:	fbb3 f5f2 	udiv	r5, r3, r2
  407566:	fab5 f285 	clz	r2, r5
  40756a:	2a00      	cmp	r2, #0
  40756c:	d13a      	bne.n	4075e4 <__divdi3+0x158>
  40756e:	1b7f      	subs	r7, r7, r5
  407570:	0c28      	lsrs	r0, r5, #16
  407572:	fa1f fc85 	uxth.w	ip, r5
  407576:	2301      	movs	r3, #1
  407578:	fbb7 f1f0 	udiv	r1, r7, r0
  40757c:	fb00 7711 	mls	r7, r0, r1, r7
  407580:	fb0c f201 	mul.w	r2, ip, r1
  407584:	ea4f 4816 	mov.w	r8, r6, lsr #16
  407588:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40758c:	42ba      	cmp	r2, r7
  40758e:	d907      	bls.n	4075a0 <__divdi3+0x114>
  407590:	197f      	adds	r7, r7, r5
  407592:	f101 38ff 	add.w	r8, r1, #4294967295
  407596:	d202      	bcs.n	40759e <__divdi3+0x112>
  407598:	42ba      	cmp	r2, r7
  40759a:	f200 80c4 	bhi.w	407726 <__divdi3+0x29a>
  40759e:	4641      	mov	r1, r8
  4075a0:	1abf      	subs	r7, r7, r2
  4075a2:	fbb7 f2f0 	udiv	r2, r7, r0
  4075a6:	fb00 7012 	mls	r0, r0, r2, r7
  4075aa:	fb0c fc02 	mul.w	ip, ip, r2
  4075ae:	b2b6      	uxth	r6, r6
  4075b0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  4075b4:	4584      	cmp	ip, r0
  4075b6:	d907      	bls.n	4075c8 <__divdi3+0x13c>
  4075b8:	1940      	adds	r0, r0, r5
  4075ba:	f102 37ff 	add.w	r7, r2, #4294967295
  4075be:	d202      	bcs.n	4075c6 <__divdi3+0x13a>
  4075c0:	4584      	cmp	ip, r0
  4075c2:	f200 80ae 	bhi.w	407722 <__divdi3+0x296>
  4075c6:	463a      	mov	r2, r7
  4075c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  4075cc:	e7b0      	b.n	407530 <__divdi3+0xa4>
  4075ce:	43e4      	mvns	r4, r4
  4075d0:	4252      	negs	r2, r2
  4075d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4075d6:	e762      	b.n	40749e <__divdi3+0x12>
  4075d8:	4240      	negs	r0, r0
  4075da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4075de:	f04f 34ff 	mov.w	r4, #4294967295
  4075e2:	e759      	b.n	407498 <__divdi3+0xc>
  4075e4:	4095      	lsls	r5, r2
  4075e6:	f1c2 0920 	rsb	r9, r2, #32
  4075ea:	fa27 f109 	lsr.w	r1, r7, r9
  4075ee:	fa26 f909 	lsr.w	r9, r6, r9
  4075f2:	4097      	lsls	r7, r2
  4075f4:	0c28      	lsrs	r0, r5, #16
  4075f6:	fbb1 f8f0 	udiv	r8, r1, r0
  4075fa:	fb00 1118 	mls	r1, r0, r8, r1
  4075fe:	fa1f fc85 	uxth.w	ip, r5
  407602:	fb0c f308 	mul.w	r3, ip, r8
  407606:	ea49 0907 	orr.w	r9, r9, r7
  40760a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40760e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  407612:	428b      	cmp	r3, r1
  407614:	fa06 f602 	lsl.w	r6, r6, r2
  407618:	d908      	bls.n	40762c <__divdi3+0x1a0>
  40761a:	1949      	adds	r1, r1, r5
  40761c:	f108 32ff 	add.w	r2, r8, #4294967295
  407620:	d27a      	bcs.n	407718 <__divdi3+0x28c>
  407622:	428b      	cmp	r3, r1
  407624:	d978      	bls.n	407718 <__divdi3+0x28c>
  407626:	f1a8 0802 	sub.w	r8, r8, #2
  40762a:	4429      	add	r1, r5
  40762c:	1ac9      	subs	r1, r1, r3
  40762e:	fbb1 f3f0 	udiv	r3, r1, r0
  407632:	fb00 1713 	mls	r7, r0, r3, r1
  407636:	fb0c f203 	mul.w	r2, ip, r3
  40763a:	fa1f f989 	uxth.w	r9, r9
  40763e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  407642:	42ba      	cmp	r2, r7
  407644:	d907      	bls.n	407656 <__divdi3+0x1ca>
  407646:	197f      	adds	r7, r7, r5
  407648:	f103 31ff 	add.w	r1, r3, #4294967295
  40764c:	d260      	bcs.n	407710 <__divdi3+0x284>
  40764e:	42ba      	cmp	r2, r7
  407650:	d95e      	bls.n	407710 <__divdi3+0x284>
  407652:	3b02      	subs	r3, #2
  407654:	442f      	add	r7, r5
  407656:	1abf      	subs	r7, r7, r2
  407658:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40765c:	e78c      	b.n	407578 <__divdi3+0xec>
  40765e:	f1c8 0220 	rsb	r2, r8, #32
  407662:	fa25 f102 	lsr.w	r1, r5, r2
  407666:	fa03 fc08 	lsl.w	ip, r3, r8
  40766a:	fa27 f302 	lsr.w	r3, r7, r2
  40766e:	fa20 f202 	lsr.w	r2, r0, r2
  407672:	fa07 f708 	lsl.w	r7, r7, r8
  407676:	ea41 0c0c 	orr.w	ip, r1, ip
  40767a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40767e:	fbb3 f1f9 	udiv	r1, r3, r9
  407682:	fb09 3311 	mls	r3, r9, r1, r3
  407686:	fa1f fa8c 	uxth.w	sl, ip
  40768a:	fb0a fb01 	mul.w	fp, sl, r1
  40768e:	4317      	orrs	r7, r2
  407690:	0c3a      	lsrs	r2, r7, #16
  407692:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  407696:	459b      	cmp	fp, r3
  407698:	fa05 f008 	lsl.w	r0, r5, r8
  40769c:	d908      	bls.n	4076b0 <__divdi3+0x224>
  40769e:	eb13 030c 	adds.w	r3, r3, ip
  4076a2:	f101 32ff 	add.w	r2, r1, #4294967295
  4076a6:	d235      	bcs.n	407714 <__divdi3+0x288>
  4076a8:	459b      	cmp	fp, r3
  4076aa:	d933      	bls.n	407714 <__divdi3+0x288>
  4076ac:	3902      	subs	r1, #2
  4076ae:	4463      	add	r3, ip
  4076b0:	ebcb 0303 	rsb	r3, fp, r3
  4076b4:	fbb3 f2f9 	udiv	r2, r3, r9
  4076b8:	fb09 3312 	mls	r3, r9, r2, r3
  4076bc:	fb0a fa02 	mul.w	sl, sl, r2
  4076c0:	b2bf      	uxth	r7, r7
  4076c2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  4076c6:	45ba      	cmp	sl, r7
  4076c8:	d908      	bls.n	4076dc <__divdi3+0x250>
  4076ca:	eb17 070c 	adds.w	r7, r7, ip
  4076ce:	f102 33ff 	add.w	r3, r2, #4294967295
  4076d2:	d21b      	bcs.n	40770c <__divdi3+0x280>
  4076d4:	45ba      	cmp	sl, r7
  4076d6:	d919      	bls.n	40770c <__divdi3+0x280>
  4076d8:	3a02      	subs	r2, #2
  4076da:	4467      	add	r7, ip
  4076dc:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  4076e0:	fba5 0100 	umull	r0, r1, r5, r0
  4076e4:	ebca 0707 	rsb	r7, sl, r7
  4076e8:	428f      	cmp	r7, r1
  4076ea:	f04f 0300 	mov.w	r3, #0
  4076ee:	d30a      	bcc.n	407706 <__divdi3+0x27a>
  4076f0:	d005      	beq.n	4076fe <__divdi3+0x272>
  4076f2:	462a      	mov	r2, r5
  4076f4:	e71c      	b.n	407530 <__divdi3+0xa4>
  4076f6:	4662      	mov	r2, ip
  4076f8:	e6fd      	b.n	4074f6 <__divdi3+0x6a>
  4076fa:	463b      	mov	r3, r7
  4076fc:	e710      	b.n	407520 <__divdi3+0x94>
  4076fe:	fa06 f608 	lsl.w	r6, r6, r8
  407702:	4286      	cmp	r6, r0
  407704:	d2f5      	bcs.n	4076f2 <__divdi3+0x266>
  407706:	1e6a      	subs	r2, r5, #1
  407708:	2300      	movs	r3, #0
  40770a:	e711      	b.n	407530 <__divdi3+0xa4>
  40770c:	461a      	mov	r2, r3
  40770e:	e7e5      	b.n	4076dc <__divdi3+0x250>
  407710:	460b      	mov	r3, r1
  407712:	e7a0      	b.n	407656 <__divdi3+0x1ca>
  407714:	4611      	mov	r1, r2
  407716:	e7cb      	b.n	4076b0 <__divdi3+0x224>
  407718:	4690      	mov	r8, r2
  40771a:	e787      	b.n	40762c <__divdi3+0x1a0>
  40771c:	4643      	mov	r3, r8
  40771e:	4642      	mov	r2, r8
  407720:	e706      	b.n	407530 <__divdi3+0xa4>
  407722:	3a02      	subs	r2, #2
  407724:	e750      	b.n	4075c8 <__divdi3+0x13c>
  407726:	3902      	subs	r1, #2
  407728:	442f      	add	r7, r5
  40772a:	e739      	b.n	4075a0 <__divdi3+0x114>

0040772c <__udivdi3>:
  40772c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407730:	4614      	mov	r4, r2
  407732:	4605      	mov	r5, r0
  407734:	460e      	mov	r6, r1
  407736:	2b00      	cmp	r3, #0
  407738:	d143      	bne.n	4077c2 <__udivdi3+0x96>
  40773a:	428a      	cmp	r2, r1
  40773c:	d953      	bls.n	4077e6 <__udivdi3+0xba>
  40773e:	fab2 f782 	clz	r7, r2
  407742:	b157      	cbz	r7, 40775a <__udivdi3+0x2e>
  407744:	f1c7 0620 	rsb	r6, r7, #32
  407748:	fa20 f606 	lsr.w	r6, r0, r6
  40774c:	fa01 f307 	lsl.w	r3, r1, r7
  407750:	fa02 f407 	lsl.w	r4, r2, r7
  407754:	fa00 f507 	lsl.w	r5, r0, r7
  407758:	431e      	orrs	r6, r3
  40775a:	0c21      	lsrs	r1, r4, #16
  40775c:	fbb6 f2f1 	udiv	r2, r6, r1
  407760:	fb01 6612 	mls	r6, r1, r2, r6
  407764:	b2a0      	uxth	r0, r4
  407766:	fb00 f302 	mul.w	r3, r0, r2
  40776a:	0c2f      	lsrs	r7, r5, #16
  40776c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  407770:	42b3      	cmp	r3, r6
  407772:	d909      	bls.n	407788 <__udivdi3+0x5c>
  407774:	1936      	adds	r6, r6, r4
  407776:	f102 37ff 	add.w	r7, r2, #4294967295
  40777a:	f080 80fd 	bcs.w	407978 <__udivdi3+0x24c>
  40777e:	42b3      	cmp	r3, r6
  407780:	f240 80fa 	bls.w	407978 <__udivdi3+0x24c>
  407784:	3a02      	subs	r2, #2
  407786:	4426      	add	r6, r4
  407788:	1af6      	subs	r6, r6, r3
  40778a:	fbb6 f3f1 	udiv	r3, r6, r1
  40778e:	fb01 6113 	mls	r1, r1, r3, r6
  407792:	fb00 f003 	mul.w	r0, r0, r3
  407796:	b2ad      	uxth	r5, r5
  407798:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40779c:	4288      	cmp	r0, r1
  40779e:	d908      	bls.n	4077b2 <__udivdi3+0x86>
  4077a0:	1909      	adds	r1, r1, r4
  4077a2:	f103 36ff 	add.w	r6, r3, #4294967295
  4077a6:	f080 80e9 	bcs.w	40797c <__udivdi3+0x250>
  4077aa:	4288      	cmp	r0, r1
  4077ac:	f240 80e6 	bls.w	40797c <__udivdi3+0x250>
  4077b0:	3b02      	subs	r3, #2
  4077b2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4077b6:	2300      	movs	r3, #0
  4077b8:	4610      	mov	r0, r2
  4077ba:	4619      	mov	r1, r3
  4077bc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4077c0:	4770      	bx	lr
  4077c2:	428b      	cmp	r3, r1
  4077c4:	d84c      	bhi.n	407860 <__udivdi3+0x134>
  4077c6:	fab3 f683 	clz	r6, r3
  4077ca:	2e00      	cmp	r6, #0
  4077cc:	d14f      	bne.n	40786e <__udivdi3+0x142>
  4077ce:	428b      	cmp	r3, r1
  4077d0:	d302      	bcc.n	4077d8 <__udivdi3+0xac>
  4077d2:	4282      	cmp	r2, r0
  4077d4:	f200 80dd 	bhi.w	407992 <__udivdi3+0x266>
  4077d8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4077dc:	2300      	movs	r3, #0
  4077de:	2201      	movs	r2, #1
  4077e0:	4610      	mov	r0, r2
  4077e2:	4619      	mov	r1, r3
  4077e4:	4770      	bx	lr
  4077e6:	b912      	cbnz	r2, 4077ee <__udivdi3+0xc2>
  4077e8:	2401      	movs	r4, #1
  4077ea:	fbb4 f4f2 	udiv	r4, r4, r2
  4077ee:	fab4 f284 	clz	r2, r4
  4077f2:	2a00      	cmp	r2, #0
  4077f4:	f040 8082 	bne.w	4078fc <__udivdi3+0x1d0>
  4077f8:	1b09      	subs	r1, r1, r4
  4077fa:	0c26      	lsrs	r6, r4, #16
  4077fc:	b2a7      	uxth	r7, r4
  4077fe:	2301      	movs	r3, #1
  407800:	fbb1 f0f6 	udiv	r0, r1, r6
  407804:	fb06 1110 	mls	r1, r6, r0, r1
  407808:	fb07 f200 	mul.w	r2, r7, r0
  40780c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  407810:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  407814:	428a      	cmp	r2, r1
  407816:	d907      	bls.n	407828 <__udivdi3+0xfc>
  407818:	1909      	adds	r1, r1, r4
  40781a:	f100 3cff 	add.w	ip, r0, #4294967295
  40781e:	d202      	bcs.n	407826 <__udivdi3+0xfa>
  407820:	428a      	cmp	r2, r1
  407822:	f200 80c8 	bhi.w	4079b6 <__udivdi3+0x28a>
  407826:	4660      	mov	r0, ip
  407828:	1a89      	subs	r1, r1, r2
  40782a:	fbb1 f2f6 	udiv	r2, r1, r6
  40782e:	fb06 1112 	mls	r1, r6, r2, r1
  407832:	fb07 f702 	mul.w	r7, r7, r2
  407836:	b2ad      	uxth	r5, r5
  407838:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40783c:	42af      	cmp	r7, r5
  40783e:	d908      	bls.n	407852 <__udivdi3+0x126>
  407840:	192c      	adds	r4, r5, r4
  407842:	f102 31ff 	add.w	r1, r2, #4294967295
  407846:	f080 809b 	bcs.w	407980 <__udivdi3+0x254>
  40784a:	42a7      	cmp	r7, r4
  40784c:	f240 8098 	bls.w	407980 <__udivdi3+0x254>
  407850:	3a02      	subs	r2, #2
  407852:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  407856:	4610      	mov	r0, r2
  407858:	4619      	mov	r1, r3
  40785a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40785e:	4770      	bx	lr
  407860:	2300      	movs	r3, #0
  407862:	461a      	mov	r2, r3
  407864:	4610      	mov	r0, r2
  407866:	4619      	mov	r1, r3
  407868:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40786c:	4770      	bx	lr
  40786e:	f1c6 0520 	rsb	r5, r6, #32
  407872:	fa22 f705 	lsr.w	r7, r2, r5
  407876:	fa03 f406 	lsl.w	r4, r3, r6
  40787a:	fa21 f305 	lsr.w	r3, r1, r5
  40787e:	fa01 fb06 	lsl.w	fp, r1, r6
  407882:	fa20 f505 	lsr.w	r5, r0, r5
  407886:	433c      	orrs	r4, r7
  407888:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40788c:	fbb3 fcf8 	udiv	ip, r3, r8
  407890:	fb08 331c 	mls	r3, r8, ip, r3
  407894:	fa1f f984 	uxth.w	r9, r4
  407898:	fb09 fa0c 	mul.w	sl, r9, ip
  40789c:	ea45 0b0b 	orr.w	fp, r5, fp
  4078a0:	ea4f 451b 	mov.w	r5, fp, lsr #16
  4078a4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  4078a8:	459a      	cmp	sl, r3
  4078aa:	fa02 f206 	lsl.w	r2, r2, r6
  4078ae:	d904      	bls.n	4078ba <__udivdi3+0x18e>
  4078b0:	191b      	adds	r3, r3, r4
  4078b2:	f10c 35ff 	add.w	r5, ip, #4294967295
  4078b6:	d36f      	bcc.n	407998 <__udivdi3+0x26c>
  4078b8:	46ac      	mov	ip, r5
  4078ba:	ebca 0303 	rsb	r3, sl, r3
  4078be:	fbb3 f5f8 	udiv	r5, r3, r8
  4078c2:	fb08 3315 	mls	r3, r8, r5, r3
  4078c6:	fb09 f905 	mul.w	r9, r9, r5
  4078ca:	fa1f fb8b 	uxth.w	fp, fp
  4078ce:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  4078d2:	45b9      	cmp	r9, r7
  4078d4:	d904      	bls.n	4078e0 <__udivdi3+0x1b4>
  4078d6:	193f      	adds	r7, r7, r4
  4078d8:	f105 33ff 	add.w	r3, r5, #4294967295
  4078dc:	d362      	bcc.n	4079a4 <__udivdi3+0x278>
  4078de:	461d      	mov	r5, r3
  4078e0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  4078e4:	fbac 2302 	umull	r2, r3, ip, r2
  4078e8:	ebc9 0707 	rsb	r7, r9, r7
  4078ec:	429f      	cmp	r7, r3
  4078ee:	f04f 0500 	mov.w	r5, #0
  4078f2:	d34a      	bcc.n	40798a <__udivdi3+0x25e>
  4078f4:	d046      	beq.n	407984 <__udivdi3+0x258>
  4078f6:	4662      	mov	r2, ip
  4078f8:	462b      	mov	r3, r5
  4078fa:	e75d      	b.n	4077b8 <__udivdi3+0x8c>
  4078fc:	4094      	lsls	r4, r2
  4078fe:	f1c2 0920 	rsb	r9, r2, #32
  407902:	fa21 fc09 	lsr.w	ip, r1, r9
  407906:	4091      	lsls	r1, r2
  407908:	fa20 f909 	lsr.w	r9, r0, r9
  40790c:	0c26      	lsrs	r6, r4, #16
  40790e:	fbbc f8f6 	udiv	r8, ip, r6
  407912:	fb06 cc18 	mls	ip, r6, r8, ip
  407916:	b2a7      	uxth	r7, r4
  407918:	fb07 f308 	mul.w	r3, r7, r8
  40791c:	ea49 0901 	orr.w	r9, r9, r1
  407920:	ea4f 4119 	mov.w	r1, r9, lsr #16
  407924:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  407928:	4563      	cmp	r3, ip
  40792a:	fa00 f502 	lsl.w	r5, r0, r2
  40792e:	d909      	bls.n	407944 <__udivdi3+0x218>
  407930:	eb1c 0c04 	adds.w	ip, ip, r4
  407934:	f108 32ff 	add.w	r2, r8, #4294967295
  407938:	d23b      	bcs.n	4079b2 <__udivdi3+0x286>
  40793a:	4563      	cmp	r3, ip
  40793c:	d939      	bls.n	4079b2 <__udivdi3+0x286>
  40793e:	f1a8 0802 	sub.w	r8, r8, #2
  407942:	44a4      	add	ip, r4
  407944:	ebc3 0c0c 	rsb	ip, r3, ip
  407948:	fbbc f3f6 	udiv	r3, ip, r6
  40794c:	fb06 c113 	mls	r1, r6, r3, ip
  407950:	fb07 f203 	mul.w	r2, r7, r3
  407954:	fa1f f989 	uxth.w	r9, r9
  407958:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40795c:	428a      	cmp	r2, r1
  40795e:	d907      	bls.n	407970 <__udivdi3+0x244>
  407960:	1909      	adds	r1, r1, r4
  407962:	f103 30ff 	add.w	r0, r3, #4294967295
  407966:	d222      	bcs.n	4079ae <__udivdi3+0x282>
  407968:	428a      	cmp	r2, r1
  40796a:	d920      	bls.n	4079ae <__udivdi3+0x282>
  40796c:	3b02      	subs	r3, #2
  40796e:	4421      	add	r1, r4
  407970:	1a89      	subs	r1, r1, r2
  407972:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407976:	e743      	b.n	407800 <__udivdi3+0xd4>
  407978:	463a      	mov	r2, r7
  40797a:	e705      	b.n	407788 <__udivdi3+0x5c>
  40797c:	4633      	mov	r3, r6
  40797e:	e718      	b.n	4077b2 <__udivdi3+0x86>
  407980:	460a      	mov	r2, r1
  407982:	e766      	b.n	407852 <__udivdi3+0x126>
  407984:	40b0      	lsls	r0, r6
  407986:	4290      	cmp	r0, r2
  407988:	d2b5      	bcs.n	4078f6 <__udivdi3+0x1ca>
  40798a:	f10c 32ff 	add.w	r2, ip, #4294967295
  40798e:	2300      	movs	r3, #0
  407990:	e712      	b.n	4077b8 <__udivdi3+0x8c>
  407992:	4633      	mov	r3, r6
  407994:	4632      	mov	r2, r6
  407996:	e70f      	b.n	4077b8 <__udivdi3+0x8c>
  407998:	459a      	cmp	sl, r3
  40799a:	d98d      	bls.n	4078b8 <__udivdi3+0x18c>
  40799c:	f1ac 0c02 	sub.w	ip, ip, #2
  4079a0:	4423      	add	r3, r4
  4079a2:	e78a      	b.n	4078ba <__udivdi3+0x18e>
  4079a4:	45b9      	cmp	r9, r7
  4079a6:	d99a      	bls.n	4078de <__udivdi3+0x1b2>
  4079a8:	3d02      	subs	r5, #2
  4079aa:	4427      	add	r7, r4
  4079ac:	e798      	b.n	4078e0 <__udivdi3+0x1b4>
  4079ae:	4603      	mov	r3, r0
  4079b0:	e7de      	b.n	407970 <__udivdi3+0x244>
  4079b2:	4690      	mov	r8, r2
  4079b4:	e7c6      	b.n	407944 <__udivdi3+0x218>
  4079b6:	3802      	subs	r0, #2
  4079b8:	4421      	add	r1, r4
  4079ba:	e735      	b.n	407828 <__udivdi3+0xfc>

004079bc <p_uc_charset10x14>:
	...
  4079d8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4079e8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4079f8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407a08:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407a18:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407a28:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407a38:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407a48:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407a60:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407a70:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407a80:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407a90:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407aa0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407ab0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407ac0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  407ad0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407ae8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407af8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407b08:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407b18:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407b28:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407b38:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407b48:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407b58:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407b68:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  407b78:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  407b88:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  407b98:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  407ba8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  407bb8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  407bc8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407bd8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407be8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407bf8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407c08:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407c18:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407c28:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407c38:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407c48:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407c58:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407c68:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  407c78:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407c88:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  407c98:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407ca8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407cb8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407cc8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407cd8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407ce8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407cf8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407d08:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407d18:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407d28:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407d38:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407d48:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407d58:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407d68:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407d78:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  407d88:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  407d98:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407da8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407db8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407dc8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407dd8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407de8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407df8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407e08:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407e18:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407e28:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407e38:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407e48:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407e58:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407e68:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  407e78:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  407e88:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  407e98:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407ea8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407eb8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407ec8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407ed8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407ee8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407ef8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407f08:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407f18:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407f28:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407f38:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407f48:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407f58:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407f68:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407f78:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407f88:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407f98:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407fa8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  407fb8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407fc8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407fd8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407fe8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407ff8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408008:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408018:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408028:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408038:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408048:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408058:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408068:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408078:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408088:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408098:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4080a8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4080b8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4080c8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4080d8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4080e8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4080f8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408108:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408118:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408128:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408138:	fcff fcff 452d 092d 5754 2049 616d 7473     ....-E-.TWI mast
  408148:	7265 6920 696e 6974 6c61 7a69 7461 6f69     er initializatio
  408158:	206e 6166 6c69 6465 0d2e 0000 6554 7473     n failed....Test
  408168:	2065 5754 2049 4d49 0055 0000 6341 6c65     e TWI IMU...Acel
  408178:	6d28 2947 0a3a 3d78 2e25 6631 790a 253d     (mG):.x=%.1f.y=%
  408188:	312e 0a66 3d7a 2e25 6631 0a0a 7947 6f72     .1f.z=%.1f..Gyro
  408198:	b028 732f 3a29 780a 253d 312e 0a66 3d79     (./s):.x=%.1f.y=
  4081a8:	2e25 6631 7a0a 253d 312e 0a66 540a 6369     %.1f.z=%.1f..Tic
  4081b8:	736b 253d 7531 6d20 0073 0000               ks=%1u ms...

004081c4 <_global_impure_ptr>:
  4081c4:	00f0 2000 0043 000a                         ... C...

004081cc <blanks.6743>:
  4081cc:	2020 2020 2020 2020 2020 2020 2020 2020                     

004081dc <zeroes.6744>:
  4081dc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4081ec:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4081fc:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40820c:	3000 3231 3433 3635 3837 6139 6362 6564     .0123456789abcde
  40821c:	0066 0030                                   f.0.

00408220 <blanks.6701>:
  408220:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408230 <zeroes.6702>:
  408230:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408240:	6e49 6966 696e 7974 4e00 4e61 5000 534f     Infinity.NaN.POS
  408250:	5849 2e00 0000 0000                         IX......

00408258 <p05.5289>:
  408258:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00408268 <__mprec_tens>:
  408268:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408278:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408288:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408298:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4082a8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4082b8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4082c8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4082d8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4082e8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4082f8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408308:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408318:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408328:	9db4 79d9 7843 44ea                         ...yCx.D

00408330 <__mprec_tinytens>:
  408330:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  408340:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  408350:	6f43 64ac 0628 0ac8                         Co.d(...

00408358 <__mprec_bigtens>:
  408358:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408368:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408378:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408380 <blanks.6687>:
  408380:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408390 <zeroes.6688>:
  408390:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004083a0 <_init>:
  4083a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4083a2:	bf00      	nop
  4083a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4083a6:	bc08      	pop	{r3}
  4083a8:	469e      	mov	lr, r3
  4083aa:	4770      	bx	lr

004083ac <__init_array_start>:
  4083ac:	00403e15 	.word	0x00403e15

004083b0 <__frame_dummy_init_array_entry>:
  4083b0:	0040013d                                =.@.

004083b4 <_fini>:
  4083b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4083b6:	bf00      	nop
  4083b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4083ba:	bc08      	pop	{r3}
  4083bc:	469e      	mov	lr, r3
  4083be:	4770      	bx	lr

004083c0 <__fini_array_start>:
  4083c0:	00400115 	.word	0x00400115

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <_impure_ptr>:
200000e8:	200000f0 00000000                       ... ....

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	004081c8 00000000 00000000 00000000     ..@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <lc_ctype_charset>:
20000518:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000538 <__mb_cur_max>:
20000538:	00000001                                ....

2000053c <lc_message_charset>:
2000053c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000055c <lconv>:
2000055c:	00408253 004081cb 004081cb 004081cb     S.@...@...@...@.
2000056c:	004081cb 004081cb 004081cb 004081cb     ..@...@...@...@.
2000057c:	004081cb 004081cb ffffffff ffffffff     ..@...@.........
2000058c:	ffffffff 0000ffff                       ........

20000594 <__malloc_av_>:
	...
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 

2000099c <__malloc_sbrk_base>:
2000099c:	ffffffff                                ....

200009a0 <__malloc_trim_threshold>:
200009a0:	00020000                                ....

200009a4 <__wctomb>:
200009a4:	00407005                                .p@.
