--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Show.twx Show.ncd -o Show.twr Show.pcf -ucf I2Disp.ucf

Design file:              Show.ncd
Physical constraint file: Show.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4148 paths analyzed, 413 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.512ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_10/rst (SLICE_X68Y46.A1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/rst_counter_9 (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (0.554 - 0.701)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/rst_counter_9 to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y15.CQ     Tcko                  0.223   XLXI_10/rst_counter<9>
                                                       XLXI_10/rst_counter_9
    SLICE_X108Y19.A1     net (fanout=4)        0.746   XLXI_10/rst_counter<9>
    SLICE_X108Y19.COUT   Topcya                0.289   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_lut<0>
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
    SLICE_X108Y20.CIN    net (fanout=1)        0.000   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
    SLICE_X108Y20.AMUX   Tcina                 0.218   N93
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<4>
    SLICE_X68Y46.A1      net (fanout=29)       1.875   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<4>
    SLICE_X68Y46.CLK     Tas                  -0.021   XLXI_10/rst
                                                       XLXI_10/rst_rstpot
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.709ns logic, 2.621ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/rst_counter_16 (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.234ns (Levels of Logic = 3)
  Clock Path Skew:      -0.145ns (0.554 - 0.699)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/rst_counter_16 to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y17.AQ     Tcko                  0.223   XLXI_10/rst_counter<17>
                                                       XLXI_10/rst_counter_16
    SLICE_X108Y19.B1     net (fanout=4)        0.640   XLXI_10/rst_counter<16>
    SLICE_X108Y19.COUT   Topcyb                0.299   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_lut<1>
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
    SLICE_X108Y20.CIN    net (fanout=1)        0.000   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
    SLICE_X108Y20.AMUX   Tcina                 0.218   N93
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<4>
    SLICE_X68Y46.A1      net (fanout=29)       1.875   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<4>
    SLICE_X68Y46.CLK     Tas                  -0.021   XLXI_10/rst
                                                       XLXI_10/rst_rstpot
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (0.719ns logic, 2.515ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/rst_counter_10 (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.554 - 0.702)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/rst_counter_10 to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y14.AQ     Tcko                  0.223   XLXI_10/rst_counter<11>
                                                       XLXI_10/rst_counter_10
    SLICE_X108Y19.A2     net (fanout=4)        0.602   XLXI_10/rst_counter<10>
    SLICE_X108Y19.COUT   Topcya                0.289   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_lut<0>
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
    SLICE_X108Y20.CIN    net (fanout=1)        0.000   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<3>
    SLICE_X108Y20.AMUX   Tcina                 0.218   N93
                                                       XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<4>
    SLICE_X68Y46.A1      net (fanout=29)       1.875   XLXI_10/Mcompar_rst_counter[31]_GND_7_o_LessThan_9_o_cy<4>
    SLICE_X68Y46.CLK     Tas                  -0.021   XLXI_10/rst
                                                       XLXI_10/rst_rstpot
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.709ns logic, 2.477ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/counter_2 (SLICE_X99Y29.D2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_4 (FF)
  Destination:          XLXI_10/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.599 - 0.645)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_4 to XLXI_10/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y17.AQ     Tcko                  0.223   XLXI_10/btn_temp<4>
                                                       XLXI_10/btn_temp_4
    SLICE_X86Y42.B1      net (fanout=55)       1.386   XLXI_10/btn_temp<4>
    SLICE_X86Y42.B       Tilo                  0.043   XLXI_10/SW_OK<2>
                                                       XLXI_10/counter_0_rstpot_SW0
    SLICE_X99Y29.D2      net (fanout=13)       1.187   N13
    SLICE_X99Y29.CLK     Tas                   0.009   XLXI_10/counter<2>
                                                       XLXI_10/counter_2_rstpot
                                                       XLXI_10/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.275ns logic, 2.573ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_3 (FF)
  Destination:          XLXI_10/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.599 - 0.640)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_3 to XLXI_10/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y28.DQ     Tcko                  0.223   XLXI_10/btn_temp<3>
                                                       XLXI_10/btn_temp_3
    SLICE_X86Y42.B5      net (fanout=55)       0.950   XLXI_10/btn_temp<3>
    SLICE_X86Y42.B       Tilo                  0.043   XLXI_10/SW_OK<2>
                                                       XLXI_10/counter_0_rstpot_SW0
    SLICE_X99Y29.D2      net (fanout=13)       1.187   N13
    SLICE_X99Y29.CLK     Tas                   0.009   XLXI_10/counter<2>
                                                       XLXI_10/counter_2_rstpot
                                                       XLXI_10/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.275ns logic, 2.137ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/counter_1 (SLICE_X99Y29.C2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_4 (FF)
  Destination:          XLXI_10/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.599 - 0.645)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_4 to XLXI_10/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y17.AQ     Tcko                  0.223   XLXI_10/btn_temp<4>
                                                       XLXI_10/btn_temp_4
    SLICE_X86Y42.B1      net (fanout=55)       1.386   XLXI_10/btn_temp<4>
    SLICE_X86Y42.B       Tilo                  0.043   XLXI_10/SW_OK<2>
                                                       XLXI_10/counter_0_rstpot_SW0
    SLICE_X99Y29.C2      net (fanout=13)       1.185   N13
    SLICE_X99Y29.CLK     Tas                   0.009   XLXI_10/counter<2>
                                                       XLXI_10/counter_1_rstpot
                                                       XLXI_10/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.275ns logic, 2.571ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_3 (FF)
  Destination:          XLXI_10/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.599 - 0.640)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_3 to XLXI_10/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y28.DQ     Tcko                  0.223   XLXI_10/btn_temp<3>
                                                       XLXI_10/btn_temp_3
    SLICE_X86Y42.B5      net (fanout=55)       0.950   XLXI_10/btn_temp<3>
    SLICE_X86Y42.B       Tilo                  0.043   XLXI_10/SW_OK<2>
                                                       XLXI_10/counter_0_rstpot_SW0
    SLICE_X99Y29.C2      net (fanout=13)       1.185   N13
    SLICE_X99Y29.CLK     Tas                   0.009   XLXI_10/counter<2>
                                                       XLXI_10/counter_1_rstpot
                                                       XLXI_10/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (0.275ns logic, 2.135ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_10/rst (SLICE_X68Y46.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/rst (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_10/rst to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y46.AQ      Tcko                  0.118   XLXI_10/rst
                                                       XLXI_10/rst
    SLICE_X68Y46.A3      net (fanout=8)        0.146   XLXI_10/rst
    SLICE_X68Y46.CLK     Tah         (-Th)     0.059   XLXI_10/rst
                                                       XLXI_10/rst_rstpot
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/button_out_0 (SLICE_X86Y41.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/button_out_0 (FF)
  Destination:          XLXI_10/button_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_10/button_out_0 to XLXI_10/button_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y41.AQ      Tcko                  0.118   XLXI_10/button_out<3>
                                                       XLXI_10/button_out_0
    SLICE_X86Y41.A3      net (fanout=3)        0.146   XLXI_10/button_out<0>
    SLICE_X86Y41.CLK     Tah         (-Th)     0.059   XLXI_10/button_out<3>
                                                       XLXI_10/button_out_0_dpot1
                                                       XLXI_10/button_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/SW_OK_0 (SLICE_X86Y42.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/SW_OK_0 (FF)
  Destination:          XLXI_10/SW_OK_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_10/SW_OK_0 to XLXI_10/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y42.AQ      Tcko                  0.118   XLXI_10/SW_OK<2>
                                                       XLXI_10/SW_OK_0
    SLICE_X86Y42.A3      net (fanout=2)        0.146   XLXI_10/SW_OK<0>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.059   XLXI_10/SW_OK<2>
                                                       XLXI_10/SW_OK_0_dpot1
                                                       XLXI_10/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_9/clkdiv<3>/SR
  Logical resource: XLXI_9/clkdiv_0/SR
  Location pin: SLICE_X64Y60.SR
  Clock network: XLXI_10/rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_9/clkdiv<3>/SR
  Logical resource: XLXI_9/clkdiv_1/SR
  Location pin: SLICE_X64Y60.SR
  Clock network: XLXI_10/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.512|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4148 paths, 0 nets, and 665 connections

Design statistics:
   Minimum period:   3.512ns{1}   (Maximum frequency: 284.738MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 13 13:10:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5448 MB



