# Reading pref.tcl
# do Mux81_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81 {C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:01 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81" C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v 
# -- Compiling module Mux_81
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(5): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(6): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(7): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(10): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(11): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Mux_81
# End time: 22:51:01 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81 {C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:02 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81" C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:51:02 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 22:51:17 on Mar 28,2024
# Loading work.testbench
# Loading work.Mux_81
add wave -position insertpoint  \
sim:/testbench/in \
sim:/testbench/out \
sim:/testbench/select
run
# ** Note: $finish    : C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v(35)
#    Time: 60 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v line 35
# End time: 22:52:27 on Mar 28,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
