{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:54:56 2014 " "Info: Processing started: Tue Aug 05 09:54:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[0\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[0\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[0\]_102 " "Warning: Node \"LATCH_DATA:inst21\|DATA\[0\]_102\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[1\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[1\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[2\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[2\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[3\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[3\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[4\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[4\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[5\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[5\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[6\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[6\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[7\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[7\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[8\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[8\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[10\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[10\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[9\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[9\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[11\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[11\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[12\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[12\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[15\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[15\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[14\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[14\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[13\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[13\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOE " "Info: Assuming node \"NOE\" is a latch enable. Will not compute fmax for this pin." {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -712 -120 48 -696 "NOE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LATCH_DATA:inst21\|DATA\[0\]~8 " "Info: Detected gated clock \"LATCH_DATA:inst21\|DATA\[0\]~8\" as buffer" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_DATA:inst21\|DATA\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg7 memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\] 20.998 ns " "Info: Slack time is 20.998 ns for clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg7\" and destination memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.637 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 24.637 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 29.007 ns " "Info: + Latch edge is 29.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.007 ns " "Info: - Launch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Source clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.057 ns + Largest " "Info: + Largest clock skew is -0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 destination 2.424 ns + Shortest memory " "Info: + Shortest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to destination memory is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.821 ns) 2.424 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\] 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.766 ns) + CELL(0.821 ns) = 2.424 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 33.87 % ) " "Info: Total cell delay = 0.821 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 66.13 % ) " "Info: Total interconnect delay = 1.603 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.821ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 source 2.481 ns - Longest memory " "Info: - Longest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to source memory is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.878 ns) 2.481 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg7 3 MEM M4K_X11_Y4 8 " "Info: 3: + IC(0.766 ns) + CELL(0.878 ns) = 2.481 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 35.39 % ) " "Info: Total cell delay = 0.878 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 64.61 % ) " "Info: Total interconnect delay = 1.603 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.821ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.821ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.639 ns - Longest memory memory " "Info: - Longest memory to memory delay is 3.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg7 1 MEM M4K_X11_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.639 ns) 3.639 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\] 2 MEM M4K_X11_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.639 ns) = 3.639 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.639 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 100.00 % ) " "Info: Total cell delay = 3.639 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.639 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.639 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] {} } { 0.000ns 0.000ns } { 0.000ns 3.639ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.821ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.639 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.639 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] {} } { 0.000ns 0.000ns } { 0.000ns 3.639ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK25M " "Info: No valid register-to-register data paths exist for clock \"CLK25M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2.943 ns " "Info: Minimum slack time is 2.943 ns for clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7\" and destination memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 1 MEM M4K_X11_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X11_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.007 ns " "Info: - Launch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Source clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Smallest " "Info: + Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 destination 2.418 ns + Longest memory " "Info: + Longest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to destination memory is 2.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.815 ns) 2.418 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM M4K_X11_Y4 0 " "Info: 3: + IC(0.766 ns) + CELL(0.815 ns) = 2.418 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.71 % ) " "Info: Total cell delay = 0.815 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 66.29 % ) " "Info: Total interconnect delay = 1.603 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 source 2.437 ns - Shortest memory " "Info: - Shortest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to source memory is 2.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.834 ns) 2.437 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.437 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.22 % ) " "Info: Total cell delay = 0.834 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 65.78 % ) " "Info: Total interconnect delay = 1.603 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LATCH_ADDR:inst\|CS1 AD\[8\] NADV 6.066 ns register " "Info: tsu for register \"LATCH_ADDR:inst\|CS1\" (data pin = \"AD\[8\]\", clock pin = \"NADV\") is 6.066 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.872 ns + Longest pin register " "Info: + Longest pin to register delay is 8.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD\[8\] 1 PIN PIN_44 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'AD\[8\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[8] } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns AD~7 2 COMB IOC_X3_Y0_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOC_X3_Y0_N1; Fanout = 2; COMB Node = 'AD~7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { AD[8] AD~7 } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD\[15..0\]" "" } { -632 152 216 -616 "AD\[15..0\]" "" } { -416 408 465 -400 "AD\[15..0\]" "" } { -888 152 216 -872 "AD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.117 ns) + CELL(0.651 ns) 7.722 ns LATCH_ADDR:inst\|CS1~1 3 COMB LCCOMB_X8_Y1_N12 1 " "Info: 3: + IC(6.117 ns) + CELL(0.651 ns) = 7.722 ns; Loc. = LCCOMB_X8_Y1_N12; Fanout = 1; COMB Node = 'LATCH_ADDR:inst\|CS1~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.768 ns" { AD~7 LATCH_ADDR:inst|CS1~1 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 8.764 ns LATCH_ADDR:inst\|CS1~2 4 COMB LCCOMB_X8_Y1_N8 1 " "Info: 4: + IC(0.391 ns) + CELL(0.651 ns) = 8.764 ns; Loc. = LCCOMB_X8_Y1_N8; Fanout = 1; COMB Node = 'LATCH_ADDR:inst\|CS1~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { LATCH_ADDR:inst|CS1~1 LATCH_ADDR:inst|CS1~2 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.872 ns LATCH_ADDR:inst\|CS1 5 REG LCFF_X8_Y1_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.872 ns; Loc. = LCFF_X8_Y1_N9; Fanout = 1; REG Node = 'LATCH_ADDR:inst\|CS1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LATCH_ADDR:inst|CS1~2 LATCH_ADDR:inst|CS1 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 26.65 % ) " "Info: Total cell delay = 2.364 ns ( 26.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.508 ns ( 73.35 % ) " "Info: Total interconnect delay = 6.508 ns ( 73.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.872 ns" { AD[8] AD~7 LATCH_ADDR:inst|CS1~1 LATCH_ADDR:inst|CS1~2 LATCH_ADDR:inst|CS1 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.872 ns" { AD[8] {} AD~7 {} LATCH_ADDR:inst|CS1~1 {} LATCH_ADDR:inst|CS1~2 {} LATCH_ADDR:inst|CS1 {} } { 0.000ns 0.000ns 6.117ns 0.391ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 2.766 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns NADV~clkctrl 2 COMB CLKCTRL_G6 10 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'NADV~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { NADV NADV~clkctrl } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.766 ns LATCH_ADDR:inst\|CS1 3 REG LCFF_X8_Y1_N9 1 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X8_Y1_N9; Fanout = 1; REG Node = 'LATCH_ADDR:inst\|CS1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { NADV~clkctrl LATCH_ADDR:inst|CS1 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.21 % ) " "Info: Total cell delay = 1.776 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { NADV NADV~clkctrl LATCH_ADDR:inst|CS1 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { NADV {} NADV~combout {} NADV~clkctrl {} LATCH_ADDR:inst|CS1 {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.872 ns" { AD[8] AD~7 LATCH_ADDR:inst|CS1~1 LATCH_ADDR:inst|CS1~2 LATCH_ADDR:inst|CS1 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.872 ns" { AD[8] {} AD~7 {} LATCH_ADDR:inst|CS1~1 {} LATCH_ADDR:inst|CS1~2 {} LATCH_ADDR:inst|CS1 {} } { 0.000ns 0.000ns 6.117ns 0.391ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.651ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { NADV NADV~clkctrl LATCH_ADDR:inst|CS1 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { NADV {} NADV~combout {} NADV~clkctrl {} LATCH_ADDR:inst|CS1 {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NWE AD\[1\] LATCH_DATA:inst21\|DATA\[0\]_102 13.580 ns register " "Info: tco from clock \"NWE\" to destination pin \"AD\[1\]\" through register \"LATCH_DATA:inst21\|DATA\[0\]_102\" is 13.580 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 7.348 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to source register is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.623 ns) 3.363 ns LATCH_DATA:inst21\|DATA\[0\]~8 2 COMB LCCOMB_X12_Y3_N26 1 " "Info: 2: + IC(1.630 ns) + CELL(0.623 ns) = 3.363 ns; Loc. = LCCOMB_X12_Y3_N26; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.433 ns) + CELL(0.000 ns) 5.796 ns LATCH_DATA:inst21\|DATA\[0\]~8clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.433 ns) + CELL(0.000 ns) = 5.796 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.206 ns) 7.348 ns LATCH_DATA:inst21\|DATA\[0\]_102 4 REG LCCOMB_X12_Y3_N16 9 " "Info: 4: + IC(1.346 ns) + CELL(0.206 ns) = 7.348 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 26.39 % ) " "Info: Total cell delay = 1.939 ns ( 26.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.409 ns ( 73.61 % ) " "Info: Total interconnect delay = 5.409 ns ( 73.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.630ns 2.433ns 1.346ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.232 ns + Longest register pin " "Info: + Longest register to pin delay is 6.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst21\|DATA\[0\]_102 1 REG LCCOMB_X12_Y3_N16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 0.809 ns LATCH_DATA:inst21\|DATA\[15\]~10 2 COMB LCCOMB_X12_Y3_N8 16 " "Info: 2: + IC(0.443 ns) + CELL(0.366 ns) = 0.809 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 16; COMB Node = 'LATCH_DATA:inst21\|DATA\[15\]~10'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[15]~10 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(3.105 ns) 6.232 ns AD\[1\] 3 PIN PIN_30 0 " "Info: 3: + IC(2.318 ns) + CELL(3.105 ns) = 6.232 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'AD\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { LATCH_DATA:inst21|DATA[15]~10 AD[1] } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.471 ns ( 55.70 % ) " "Info: Total cell delay = 3.471 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.761 ns ( 44.30 % ) " "Info: Total interconnect delay = 2.761 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[15]~10 AD[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { LATCH_DATA:inst21|DATA[0]_102 {} LATCH_DATA:inst21|DATA[15]~10 {} AD[1] {} } { 0.000ns 0.443ns 2.318ns } { 0.000ns 0.366ns 3.105ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.630ns 2.433ns 1.346ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[15]~10 AD[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { LATCH_DATA:inst21|DATA[0]_102 {} LATCH_DATA:inst21|DATA[15]~10 {} AD[1] {} } { 0.000ns 0.443ns 2.318ns } { 0.000ns 0.366ns 3.105ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NADV AD\[1\] 9.444 ns Longest " "Info: Longest tpd from source pin \"NADV\" to destination pin \"AD\[1\]\" is 9.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.646 ns) 3.464 ns LATCH_DATA:inst21\|DATA\[15\]~9 2 COMB LCCOMB_X12_Y3_N10 1 " "Info: 2: + IC(1.708 ns) + CELL(0.646 ns) = 3.464 ns; Loc. = LCCOMB_X12_Y3_N10; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[15\]~9'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { NADV LATCH_DATA:inst21|DATA[15]~9 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.021 ns LATCH_DATA:inst21\|DATA\[15\]~10 3 COMB LCCOMB_X12_Y3_N8 16 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.021 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 16; COMB Node = 'LATCH_DATA:inst21\|DATA\[15\]~10'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { LATCH_DATA:inst21|DATA[15]~9 LATCH_DATA:inst21|DATA[15]~10 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(3.105 ns) 9.444 ns AD\[1\] 4 PIN PIN_30 0 " "Info: 4: + IC(2.318 ns) + CELL(3.105 ns) = 9.444 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'AD\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { LATCH_DATA:inst21|DATA[15]~10 AD[1] } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.067 ns ( 53.65 % ) " "Info: Total cell delay = 5.067 ns ( 53.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.377 ns ( 46.35 % ) " "Info: Total interconnect delay = 4.377 ns ( 46.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.444 ns" { NADV LATCH_DATA:inst21|DATA[15]~9 LATCH_DATA:inst21|DATA[15]~10 AD[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.444 ns" { NADV {} NADV~combout {} LATCH_DATA:inst21|DATA[15]~9 {} LATCH_DATA:inst21|DATA[15]~10 {} AD[1] {} } { 0.000ns 0.000ns 1.708ns 0.351ns 2.318ns } { 0.000ns 1.110ns 0.646ns 0.206ns 3.105ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LATCH_DATA:inst21\|DATA\[0\]_102 NOE NWE 3.400 ns register " "Info: th for register \"LATCH_DATA:inst21\|DATA\[0\]_102\" (data pin = \"NOE\", clock pin = \"NWE\") is 3.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 7.348 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.623 ns) 3.363 ns LATCH_DATA:inst21\|DATA\[0\]~8 2 COMB LCCOMB_X12_Y3_N26 1 " "Info: 2: + IC(1.630 ns) + CELL(0.623 ns) = 3.363 ns; Loc. = LCCOMB_X12_Y3_N26; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.433 ns) + CELL(0.000 ns) 5.796 ns LATCH_DATA:inst21\|DATA\[0\]~8clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.433 ns) + CELL(0.000 ns) = 5.796 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.206 ns) 7.348 ns LATCH_DATA:inst21\|DATA\[0\]_102 4 REG LCCOMB_X12_Y3_N16 9 " "Info: 4: + IC(1.346 ns) + CELL(0.206 ns) = 7.348 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 26.39 % ) " "Info: Total cell delay = 1.939 ns ( 26.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.409 ns ( 73.61 % ) " "Info: Total interconnect delay = 5.409 ns ( 73.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.630ns 2.433ns 1.346ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.948 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 4; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -712 -120 48 -696 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.206 ns) 2.973 ns LATCH_DATA:inst21\|process_0~0 2 COMB LCCOMB_X12_Y3_N28 1 " "Info: 2: + IC(1.657 ns) + CELL(0.206 ns) = 2.973 ns; Loc. = LCCOMB_X12_Y3_N28; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|process_0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { NOE LATCH_DATA:inst21|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.616 ns) 3.948 ns LATCH_DATA:inst21\|DATA\[0\]_102 3 REG LCCOMB_X12_Y3_N16 9 " "Info: 3: + IC(0.359 ns) + CELL(0.616 ns) = 3.948 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LATCH_DATA:inst21|process_0~0 LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 48.94 % ) " "Info: Total cell delay = 1.932 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.016 ns ( 51.06 % ) " "Info: Total interconnect delay = 2.016 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.948 ns" { NOE LATCH_DATA:inst21|process_0~0 LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.948 ns" { NOE {} NOE~combout {} LATCH_DATA:inst21|process_0~0 {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.657ns 0.359ns } { 0.000ns 1.110ns 0.206ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.630ns 2.433ns 1.346ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.948 ns" { NOE LATCH_DATA:inst21|process_0~0 LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.948 ns" { NOE {} NOE~combout {} LATCH_DATA:inst21|process_0~0 {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.657ns 0.359ns } { 0.000ns 1.110ns 0.206ns 0.616ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:54:56 2014 " "Info: Processing ended: Tue Aug 05 09:54:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
