#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 02 11:04:26 2017
# Process ID: 8700
# Current directory: C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1
# Command line: vivado.exe -log ex6_mapping.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ex6_mapping.tcl -notrace
# Log file: C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping.vdi
# Journal file: C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ex6_mapping.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Bank' is not supported in the xdc constraint file. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.srcs/constrs_1/imports/new/SDR_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.820 ; gain = 262.813
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 483.070 ; gain = 10.250
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13f6cbc64

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1148bf2c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 990.574 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1148bf2c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 990.574 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 22 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: a542a2ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 990.574 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: a542a2ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 990.574 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.574 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a542a2ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 990.574 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a542a2ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 990.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 14 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 990.574 ; gain = 517.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 990.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.574 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus led are not locked:  'led[2]'  'led[1]'  'led[0]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b05f327

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.953 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12f6bbc8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12f6bbc8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863
Phase 1 Placer Initialization | Checksum: 12f6bbc8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12c32e071

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c32e071

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160c47637

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c04edc15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c04edc15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b4b31427

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 89b4488f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12c9001ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12c9001ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863
Phase 3 Detail Placement | Checksum: 12c9001ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.673. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17153de69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863
Phase 4.1 Post Commit Optimization | Checksum: 17153de69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17153de69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17153de69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22e1b5c80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22e1b5c80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863
Ending Placer Task | Checksum: 1a87798f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.438 ; gain = 23.863
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1014.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1014.438 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1014.438 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1014.438 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus led[3:0] are not locked:  led[2] led[1] led[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bbd677cc ConstDB: 0 ShapeSum: eca12124 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c886c530

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c886c530

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c886c530

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c886c530

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1152.402 ; gain = 137.965
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12c217d61

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.758  | TNS=0.000  | WHS=-0.075 | THS=-1.683 |

Phase 2 Router Initialization | Checksum: 1bd03768e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1146ad6ca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 167f373ff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.224  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 143f3d332

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
Phase 4 Rip-up And Reroute | Checksum: 143f3d332

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 143f3d332

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 143f3d332

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
Phase 5 Delay and Skew Optimization | Checksum: 143f3d332

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e8b71f5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.267  | TNS=0.000  | WHS=0.160  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e8b71f5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
Phase 6 Post Hold Fix | Checksum: e8b71f5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00883492 %
  Global Horizontal Routing Utilization  = 0.00816994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aee1a954

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aee1a954

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 172501173

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.267  | TNS=0.000  | WHS=0.160  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 172501173

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.402 ; gain = 137.965

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 16 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1152.402 ; gain = 137.965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1152.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jduarte/Desktop/CR/Aula1/ex6/ex6.runs/impl_1/ex6_mapping_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file ex6_mapping_power_routed.rpt -pb ex6_mapping_power_summary_routed.pb -rpx ex6_mapping_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 16 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Mar 02 11:05:28 2017...
