
---------- Begin Simulation Statistics ----------
final_tick                                 3583198500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694340                       # Number of bytes of host memory used
host_op_rate                                   308613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.12                       # Real time elapsed on the host
host_tick_rate                               55881022                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18438664                       # Number of instructions simulated
sim_ops                                      19788841                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003583                       # Number of seconds simulated
sim_ticks                                  3583198500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4612601                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17843561                       # number of cc regfile writes
system.cpu.committedInsts                    18438664                       # Number of Instructions Simulated
system.cpu.committedOps                      19788841                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.388661                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.388661                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37653                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21520                       # number of floating regfile writes
system.cpu.idleCycles                          130431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                13319                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   248675                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.815655                       # Inst execution rate
system.cpu.iew.exec_refs                      6428623                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2370052                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  205256                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4018526                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                378                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2420051                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20407331                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4058571                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22196                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20178101                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    869                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32372                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12479                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35247                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            651                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11285                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2034                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  34404084                       # num instructions consuming a value
system.cpu.iew.wb_count                      20062302                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493444                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16976495                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.799496                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20070818                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 42250962                       # number of integer regfile reads
system.cpu.int_regfile_writes                17391637                       # number of integer regfile writes
system.cpu.ipc                               2.572933                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.572933                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             47369      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13691595     67.78%     68.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   67      0.00%     68.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2976      0.01%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2420      0.01%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 639      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1475      0.01%     68.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4810      0.02%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4196      0.02%     68.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2542      0.01%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                754      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              17      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4060592     20.10%     88.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2366666     11.72%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8893      0.04%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5276      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20200297                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41793                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               75080                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28730                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              76511                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4361277                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.215902                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2095170     48.04%     48.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     16      0.00%     48.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     826      0.02%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2072      0.05%     48.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   601      0.01%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     10      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1003      0.02%     48.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    305      0.01%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   20      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1144360     26.24%     74.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1111326     25.48%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2068      0.05%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3426      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24472412                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51767330                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20033572                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20949951                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20406873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20200297                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 458                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          618483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             44572                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1073264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7035967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.871005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.451148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              608278      8.65%      8.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              498108      7.08%     15.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1496425     21.27%     36.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2028053     28.82%     65.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1675379     23.81%     89.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              455029      6.47%     96.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              274382      3.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 277      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  36      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7035967                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.818752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            695000                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           175549                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4018526                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2420051                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               108416636                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    311                       # number of misc regfile writes
system.cpu.numCycles                          7166398                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  329385                       # Number of BP lookups
system.cpu.branchPred.condPredicted            259953                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               168648                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  165235                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.976258                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   23023                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4750                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                633                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4117                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          780                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          575562                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11651                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6952207                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.846411                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.208341                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1871284     26.92%     26.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         2370243     34.09%     61.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          232934      3.35%     64.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          332285      4.78%     69.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          139971      2.01%     71.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           37641      0.54%     71.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          249518      3.59%     75.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           35970      0.52%     75.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1682361     24.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6952207                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             18438664                       # Number of instructions committed
system.cpu.commit.opsCommitted               19788841                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     6253466                       # Number of memory references committed
system.cpu.commit.loads                       3894286                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                     229580                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      19839                       # Number of committed floating point instructions.
system.cpu.commit.integer                    19740800                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 19044                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        39309      0.20%      0.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     13482612     68.13%     68.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           30      0.00%     68.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2789      0.01%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          898      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          496      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1254      0.01%     68.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2357      0.01%     68.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2746      0.01%     68.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2240      0.01%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          644      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3890109     19.66%     88.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2354716     11.90%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4177      0.02%     99.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4464      0.02%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19788841                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1682361                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4929943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4929943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4929943                       # number of overall hits
system.cpu.dcache.overall_hits::total         4929943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16220                       # number of overall misses
system.cpu.dcache.overall_misses::total         16220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    979389952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    979389952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    979389952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    979389952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4946163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4946163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4946163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4946163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003279                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003279                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003279                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003279                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60381.624661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60381.624661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60381.624661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60381.624661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       103698                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1108                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.590253                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3450                       # number of writebacks
system.cpu.dcache.writebacks::total              3450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11744                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4476                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    295903452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    295903452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    295903452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    295903452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000905                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000905                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000905                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66108.903485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66108.903485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66108.903485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66108.903485                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2571751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2571751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    916403500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    916403500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2586979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2586979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60178.848174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60178.848174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    234137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    234137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67088.108883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67088.108883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2358192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2358192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62986452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62986452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2359184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2359184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63494.407258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63494.407258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     61765952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61765952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62642.953347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62642.953347                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.066094                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4934419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1102.909924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.066094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          929                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9896800                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9896800                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   828371                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2037956                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3129068                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1028093                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  12479                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               158266                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1449                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20540272                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 95856                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4049917                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2370058                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1269                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           190                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              92277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       19080823                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      329385                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             188891                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6922755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   27736                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  689                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6220                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   4243441                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1832                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7035967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.965637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.403743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2349729     33.40%     33.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   244271      3.47%     36.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   157839      2.24%     39.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   664236      9.44%     48.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1023270     14.54%     63.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1637816     23.28%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   793542     11.28%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    52056      0.74%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   113208      1.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7035967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.045962                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.662540                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4240242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4240242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4240242                       # number of overall hits
system.cpu.icache.overall_hits::total         4240242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3198                       # number of overall misses
system.cpu.icache.overall_misses::total          3198                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    189569999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189569999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189569999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189569999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4243440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4243440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4243440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4243440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000754                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000754                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000754                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000754                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59277.673233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59277.673233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59277.673233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59277.673233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          802                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   100.250000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1881                       # number of writebacks
system.cpu.icache.writebacks::total              1881                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          805                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          805                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          805                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          805                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150713499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150713499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150713499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150713499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000564                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000564                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62980.985792                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62980.985792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62980.985792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62980.985792                       # average overall mshr miss latency
system.cpu.icache.replacements                   1881                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4240242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4240242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3198                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189569999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189569999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4243440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4243440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59277.673233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59277.673233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          805                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          805                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150713499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150713499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62980.985792                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62980.985792                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.769139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4242635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2393                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1772.935646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.769139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8489273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8489273                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4244224                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1109                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1373085                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  124240                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 651                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  60871                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85647                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3583198500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  12479                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1323178                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  321685                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7785                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3661105                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1709735                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20444888                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 36678                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  5305                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 687560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 238831                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 504832                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             779                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            35676873                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    54662204                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 42752504                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     75292                       # Number of floating rename lookups
system.cpu.rename.committedMaps              34953117                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   723747                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     379                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 342                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3115296                       # count of insts added to the skid buffer
system.cpu.rob.reads                         25630973                       # The number of ROB reads
system.cpu.rob.writes                        40812911                       # The number of ROB writes
system.cpu.thread_0.numInsts                 18438664                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19788841                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006324405750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18717                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5326                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6865                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5326                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    182                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6865                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.921630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.186232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.336329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            302     94.67%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13      4.08%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.31%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.31%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.567398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.530550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.155110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              247     77.43%     77.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.57%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     12.85%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      4.70%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      2.19%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.94%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  439360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               340864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    122.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3583193500                       # Total gap between requests
system.mem_ctrls.avgGap                     293921.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       143744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       283968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       338240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 40116114.136573791504                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 79249865.727505743504                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 94396110.067583471537                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2391                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4474                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5326                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     76933750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    151832750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 107892376750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32176.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33936.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20257674.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       153024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        439360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       153024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       153024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        60544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        60544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4474                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6865                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          946                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           946                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     42705979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     79910728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        122616707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     42705979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     42705979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16896636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16896636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16896636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     42705979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     79910728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       139513343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6683                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5285                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          158                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               103460250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33415000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          228766500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15481.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34231.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4908                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3699                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   228.023838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.116102                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   243.585065                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1283     38.23%     38.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1050     31.29%     69.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          428     12.75%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          190      5.66%     87.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          102      3.04%     90.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      2.29%     93.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      1.40%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           29      0.86%     95.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          150      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                427712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             338240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              119.365980                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               94.396110                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13066200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6933465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       24947160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      13634640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 282734400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    236755200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1176575520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1754646585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.687240                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3056784250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    119600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    406814250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        10931340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5802555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       22769460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      13953060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 282734400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    236204580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1177039200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1749434595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.232677                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3057982250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    119600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    405616250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5882                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          946                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4385                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               985                       # Transaction distribution
system.membus.trans_dist::ReadExResp              985                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3489                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12400                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12400                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19065                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       273408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       273408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       507136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       507136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  780544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6869                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001601                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039988                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6858     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6869                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3583198500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35649500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12726000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23826750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
