

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Fri Dec  8 09:48:39 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    31.903|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5411|  5411|  5411|  5411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  5409|  5409|         3|          1|          1|  5408|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    599|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        -|      -|     126|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     390|   1657|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U3  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U4  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 264|  956|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_1_mac_mucud_U5  |max_pool_1_mac_mucud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_329_p2       |     *    |      0|  0|  17|           5|           4|
    |add_ln10_fu_245_p2       |     +    |      0|  0|  17|          13|           1|
    |add_ln13_fu_416_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln28_1_fu_404_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln28_2_fu_494_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln28_fu_347_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln35_1_fu_803_p2     |     +    |      0|  0|  19|          14|          14|
    |c_fu_410_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_251_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_297_p2              |     +    |      0|  0|  13|           1|           4|
    |and_ln28_1_fu_583_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_589_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_675_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_681_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_768_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_774_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_291_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_469_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_239_p2      |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln13_fu_257_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_285_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_732_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_738_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_750_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_756_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_457_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_547_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_553_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_565_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_571_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_639_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_645_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_657_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_663_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_451_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_394_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_559_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_577_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_651_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_669_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_744_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_762_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_365_p2      |    or    |      0|  0|   6|           6|           6|
    |or_ln28_fu_463_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_303_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_422_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln28_1_fu_595_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_687_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_263_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_5_fu_271_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln28_fu_475_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln35_1_fu_317_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_309_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_279_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 599|         351|         288|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_178_p4  |   9|          2|    6|         12|
    |ap_phi_mux_r_0_phi_fu_200_p4  |   9|          2|    4|          8|
    |c_0_reg_207                   |   9|          2|    4|          8|
    |f_0_reg_174                   |   9|          2|    6|         12|
    |indvar_flatten13_reg_163      |   9|          2|   13|         26|
    |indvar_flatten_reg_185        |   9|          2|    8|         16|
    |r_0_reg_196                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 102|         22|   48|         98|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln28_1_reg_860                   |   9|   0|    9|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |c_0_reg_207                          |   4|   0|    4|          0|
    |f_0_reg_174                          |   6|   0|    6|          0|
    |icmp_ln10_reg_823                    |   1|   0|    1|          0|
    |icmp_ln10_reg_823_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten13_reg_163             |  13|   0|   13|          0|
    |indvar_flatten_reg_185               |   8|   0|    8|          0|
    |r_0_reg_196                          |   4|   0|    4|          0|
    |select_ln28_5_reg_832                |   6|   0|    6|          0|
    |select_ln28_5_reg_832_pp0_iter1_reg  |   6|   0|    6|          0|
    |select_ln28_reg_880                  |  32|   0|   32|          0|
    |select_ln35_1_reg_844                |   4|   0|    4|          0|
    |select_ln35_1_reg_844_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln35_reg_839                  |   4|   0|    4|          0|
    |select_ln35_reg_839_pp0_iter1_reg    |   4|   0|    4|          0|
    |zext_ln28_2_reg_850                  |  14|   0|   64|         50|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 126|   0|  176|         50|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

