

================================================================
== Vivado HLS Report for 'mmult_accel'
================================================================
* Date:           Wed Jul 27 20:24:58 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        mmult_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.95|      4.35|        0.74|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  526401|  526401|  526402|  526402|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  526400|  526400|     16450|          -|          -|    32|    no    |
        | + Loop 1.1      |   16448|   16448|       514|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1  |     512|     512|        16|          -|          -|    32|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     69|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     475|    749|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     194|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     669|    890|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U2   |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                          |        0|      5|  475|  749|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_176_p2      |     +    |      0|  0|   6|           6|           1|
    |k_1_fu_192_p2        |     +    |      0|  0|   6|           6|           1|
    |row_1_fu_148_p2      |     +    |      0|  0|   6|           6|           1|
    |tmp_2_fu_230_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_5_fu_198_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_8_fu_220_p2      |     +    |      0|  0|  10|          10|          10|
    |exitcond1_fu_170_p2  |   icmp   |      0|  0|   7|           6|           7|
    |exitcond2_fu_142_p2  |   icmp   |      0|  0|   7|           6|           7|
    |exitcond_fu_186_p2   |   icmp   |      0|  0|   7|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  69|          66|          54|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  18|         20|    1|         20|
    |col_reg_97      |   6|          2|    6|         12|
    |k_reg_121       |   6|          2|    6|         12|
    |out_C_WEN_A     |   4|          2|    4|          8|
    |result_reg_108  |  32|          2|   32|         64|
    |row_reg_86      |   6|          2|    6|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  72|         30|   55|        128|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  19|   0|   19|          0|
    |col_1_reg_262      |   6|   0|    6|          0|
    |col_cast2_reg_253  |   6|   0|   10|          4|
    |col_reg_97         |   6|   0|    6|          0|
    |in_A_load_reg_285  |  32|   0|   32|          0|
    |in_B_load_reg_290  |  32|   0|   32|          0|
    |k_1_reg_270        |   6|   0|    6|          0|
    |k_reg_121          |   6|   0|    6|          0|
    |result_reg_108     |  32|   0|   32|          0|
    |row_1_reg_242      |   6|   0|    6|          0|
    |row_reg_86         |   6|   0|    6|          0|
    |tmp_reg_247        |   5|   0|   10|          5|
    |tmp_s_reg_295      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 194|   0|  203|          9|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_done       | out |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  mmult_accel | return value |
|in_A_Addr_A   | out |   32|    bram    |     in_A     |     array    |
|in_A_EN_A     | out |    1|    bram    |     in_A     |     array    |
|in_A_WEN_A    | out |    4|    bram    |     in_A     |     array    |
|in_A_Din_A    | out |   32|    bram    |     in_A     |     array    |
|in_A_Dout_A   |  in |   32|    bram    |     in_A     |     array    |
|in_A_Clk_A    | out |    1|    bram    |     in_A     |     array    |
|in_A_Rst_A    | out |    1|    bram    |     in_A     |     array    |
|in_B_Addr_A   | out |   32|    bram    |     in_B     |     array    |
|in_B_EN_A     | out |    1|    bram    |     in_B     |     array    |
|in_B_WEN_A    | out |    4|    bram    |     in_B     |     array    |
|in_B_Din_A    | out |   32|    bram    |     in_B     |     array    |
|in_B_Dout_A   |  in |   32|    bram    |     in_B     |     array    |
|in_B_Clk_A    | out |    1|    bram    |     in_B     |     array    |
|in_B_Rst_A    | out |    1|    bram    |     in_B     |     array    |
|out_C_Addr_A  | out |   32|    bram    |     out_C    |     array    |
|out_C_EN_A    | out |    1|    bram    |     out_C    |     array    |
|out_C_WEN_A   | out |    4|    bram    |     out_C    |     array    |
|out_C_Din_A   | out |   32|    bram    |     out_C    |     array    |
|out_C_Dout_A  |  in |   32|    bram    |     out_C    |     array    |
|out_C_Clk_A   | out |    1|    bram    |     out_C    |     array    |
|out_C_Rst_A   | out |    1|    bram    |     out_C    |     array    |
+--------------+-----+-----+------------+--------------+--------------+

