Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 13:55:59 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ex3_CptLeds_timing_summary_routed.rpt -pb Ex3_CptLeds_timing_summary_routed.pb -rpx Ex3_CptLeds_timing_summary_routed.rpx -warn_on_violation
| Design       : Ex3_CptLeds
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.040        0.000                      0                   61        0.225        0.000                      0                   61        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.040        0.000                      0                   61        0.225        0.000                      0                   61        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.704ns (20.259%)  route 2.771ns (79.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.819     8.617    tempo[0]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  tempo_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  tempo_reg[24]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.429    14.657    tempo_reg[24]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.475    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[20]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    tempo_reg[20]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.475    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[21]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    tempo_reg[21]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.475    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    tempo_reg[22]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.475    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[23]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    tempo_reg[23]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.292%)  route 2.602ns (78.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.448    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[12]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.655    tempo_reg[12]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.292%)  route 2.602ns (78.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.448    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[13]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.655    tempo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.292%)  route 2.602ns (78.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.448    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.655    tempo_reg[14]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.292%)  route 2.602ns (78.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.448    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[15]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.655    tempo_reg[15]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 tempo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.081%)  route 2.484ns (77.919%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempo_reg[4]/Q
                         net (fo=2, routed)           1.303     6.901    tempo_reg[4]
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  tempo[0]_i_6/O
                         net (fo=2, routed)           0.649     7.673    tempo[0]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.533     8.330    tempo[0]_i_1_n_0
    SLICE_X62Y85         FDRE                                         r  tempo_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  tempo_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y85         FDRE (Setup_fdre_C_R)       -0.429    14.653    tempo_reg[0]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.143     1.748    count_reg[1]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.793    count[4]_i_2_n_0
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.091     1.567    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tempo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tempo_reg[13]/Q
                         net (fo=2, routed)           0.062     1.677    tempo_reg[13]
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.722 r  tempo[0]_i_4/O
                         net (fo=2, routed)           0.063     1.785    tempo[0]_i_4_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  pulse_i_1/O
                         net (fo=1, routed)           0.000     1.830    pulse_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  pulse_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.091     1.578    pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.203     1.807    count_reg[1]
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.042     1.849 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    count[2]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.107     1.570    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tempo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  tempo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tempo_reg[10]/Q
                         net (fo=2, routed)           0.133     1.747    tempo_reg[10]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  tempo_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    tempo_reg[8]_i_1_n_5
    SLICE_X62Y87         FDRE                                         r  tempo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     1.987    clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  tempo_reg[10]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.105     1.578    tempo_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tempo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tempo_reg[6]/Q
                         net (fo=2, routed)           0.133     1.746    tempo_reg[6]
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  tempo_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    tempo_reg[4]_i_1_n_5
    SLICE_X62Y86         FDRE                                         r  tempo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  tempo_reg[6]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    tempo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tempo_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  tempo_reg[22]/Q
                         net (fo=2, routed)           0.133     1.749    tempo_reg[22]
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  tempo_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    tempo_reg[20]_i_1_n_5
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.990    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.105     1.580    tempo_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tempo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tempo_reg[14]/Q
                         net (fo=2, routed)           0.133     1.748    tempo_reg[14]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  tempo_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    tempo_reg[12]_i_1_n_5
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.105     1.579    tempo_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tempo_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempo_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  tempo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tempo_reg[18]/Q
                         net (fo=2, routed)           0.134     1.749    tempo_reg[18]
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  tempo_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    tempo_reg[16]_i_1_n_5
    SLICE_X62Y89         FDRE                                         r  tempo_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  tempo_reg[18]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    tempo_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.203     1.807    count_reg[1]
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.045     1.852 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    count[1]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.091     1.554    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.285%)  route 0.176ns (43.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  count_reg[2]/Q
                         net (fo=18, routed)          0.176     1.768    count_reg[2]
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.099     1.867 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    count[3]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.092     1.568    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y74   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y74   count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y74   count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   tempo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   tempo_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   tempo_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.060ns  (logic 4.312ns (38.987%)  route 6.748ns (61.013%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[3]/Q
                         net (fo=18, routed)          1.230     6.813    count_reg[3]
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.518    12.481    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.706    16.187 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.187    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.818ns  (logic 4.318ns (39.914%)  route 6.500ns (60.086%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[4]/Q
                         net (fo=21, routed)          1.026     6.609    leds_OBUF[15]
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.149     6.758 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.474    12.232    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713    15.944 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.944    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.468ns  (logic 4.081ns (38.981%)  route 6.388ns (61.019%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[3]/Q
                         net (fo=18, routed)          1.042     6.625    count_reg[3]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.749 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.345    12.094    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.595 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.595    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 4.468ns (42.998%)  route 5.924ns (57.002%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  count_reg[2]/Q
                         net (fo=18, routed)          1.028     6.574    count_reg[2]
    SLICE_X62Y72         LUT4 (Prop_lut4_I2_O)        0.327     6.901 r  leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.896    11.797    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    15.519 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.519    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.322ns (41.663%)  route 6.051ns (58.337%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[1]/Q
                         net (fo=17, routed)          1.029     6.612    count_reg[1]
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.154     6.766 r  leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.022    11.788    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.712    15.500 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.500    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.214ns  (logic 4.089ns (40.035%)  route 6.125ns (59.965%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[3]/Q
                         net (fo=18, routed)          1.107     6.690    count_reg[3]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.017    11.832    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    15.341 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.341    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.013ns  (logic 4.081ns (40.758%)  route 5.932ns (59.242%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[1]/Q
                         net (fo=17, routed)          1.029     6.612    count_reg[1]
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.124     6.736 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.903    11.639    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.140 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.140    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 4.086ns (41.284%)  route 5.812ns (58.716%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[4]/Q
                         net (fo=21, routed)          1.026     6.609    leds_OBUF[15]
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.124     6.733 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.786    11.518    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.025 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.025    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 4.248ns (44.302%)  route 5.340ns (55.698%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  count_reg[2]/Q
                         net (fo=18, routed)          1.028     6.574    count_reg[2]
    SLICE_X62Y72         LUT4 (Prop_lut4_I2_O)        0.299     6.873 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.313    11.185    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.715 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.715    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.506ns  (logic 4.314ns (50.714%)  route 4.192ns (49.286%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.127    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  count_reg[3]/Q
                         net (fo=18, routed)          1.042     6.625    count_reg[3]
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.150     6.775 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.150     9.925    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.708    13.633 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.633    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.405ns (70.121%)  route 0.599ns (29.879%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.241     1.845    count_reg[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.890 r  leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.248    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.467 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.467    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.363ns (66.235%)  route 0.695ns (33.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[4]/Q
                         net (fo=21, routed)          0.695     2.299    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.522 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.522    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.469ns (68.827%)  route 0.666ns (31.173%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.240     1.844    count_reg[1]
    SLICE_X64Y74         LUT4 (Prop_lut4_I0_O)        0.047     1.891 r  leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.317    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.281     3.598 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.598    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.469ns (66.563%)  route 0.738ns (33.437%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.241     1.845    count_reg[1]
    SLICE_X64Y74         LUT5 (Prop_lut5_I0_O)        0.046     1.891 r  leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.388    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.282     3.671 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.671    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.395ns (57.365%)  route 1.037ns (42.635%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[1]/Q
                         net (fo=17, routed)          0.240     1.844    count_reg[1]
    SLICE_X64Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.889 r  leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.686    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.896 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.896    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.412ns (56.147%)  route 1.103ns (43.853%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[0]/Q
                         net (fo=14, routed)          0.275     1.879    count_reg[0]
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.045     1.924 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.828     2.752    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.979 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.979    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.455ns (53.688%)  route 1.255ns (46.312%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[4]/Q
                         net (fo=21, routed)          0.306     1.910    leds_OBUF[15]
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.043     1.953 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.949     2.902    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.271     4.173 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.173    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.410ns  (logic 1.417ns (41.539%)  route 1.994ns (58.461%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_reg[4]/Q
                         net (fo=21, routed)          0.339     1.943    leds_OBUF[15]
    SLICE_X62Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.988 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.655     3.643    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.874 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.874    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.493ns  (logic 1.434ns (41.067%)  route 2.058ns (58.933%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  count_reg[2]/Q
                         net (fo=18, routed)          0.276     1.867    count_reg[2]
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.099     1.966 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.783     3.748    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.956 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.956    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.656ns  (logic 1.429ns (39.095%)  route 2.226ns (60.905%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  count_reg[2]/Q
                         net (fo=18, routed)          0.279     1.871    count_reg[2]
    SLICE_X62Y72         LUT5 (Prop_lut5_I2_O)        0.099     1.970 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.947     3.917    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     5.119 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.119    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.565ns (19.101%)  route 6.629ns (80.899%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.819     8.195    tempo[0]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  tempo_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  tempo_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.053ns  (logic 1.565ns (19.438%)  route 6.488ns (80.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.053    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.053ns  (logic 1.565ns (19.438%)  route 6.488ns (80.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.053    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.053ns  (logic 1.565ns (19.438%)  route 6.488ns (80.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.053    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.053ns  (logic 1.565ns (19.438%)  route 6.488ns (80.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.678     8.053    tempo[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  tempo_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  tempo_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.026ns  (logic 1.565ns (19.502%)  route 6.461ns (80.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.026    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.026ns  (logic 1.565ns (19.502%)  route 6.461ns (80.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.026    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.026ns  (logic 1.565ns (19.502%)  route 6.461ns (80.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.026    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.026ns  (logic 1.565ns (19.502%)  route 6.461ns (80.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.651     8.026    tempo[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  tempo_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  tempo_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tempo_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.565ns (19.794%)  route 6.343ns (80.206%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           5.810     7.251    rst_IBUF
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.375 r  tempo[0]_i_1/O
                         net (fo=25, routed)          0.533     7.908    tempo[0]_i_1_n_0
    SLICE_X62Y85         FDRE                                         r  tempo_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  tempo_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.264ns (11.404%)  route 2.054ns (88.596%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           2.054     2.273    btnL_IBUF
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.045     2.318 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.318    count[1]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.267ns (11.518%)  route 2.054ns (88.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           2.054     2.273    btnL_IBUF
    SLICE_X63Y74         LUT5 (Prop_lut5_I1_O)        0.048     2.321 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.321    count[2]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.450ns  (logic 0.210ns (8.551%)  route 2.241ns (91.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.241     2.450    rst_IBUF
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.450ns  (logic 0.210ns (8.551%)  route 2.241ns (91.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.241     2.450    rst_IBUF
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.451ns  (logic 0.264ns (10.787%)  route 2.186ns (89.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           2.186     2.406    btnL_IBUF
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.045     2.451 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     2.451    count[4]_i_2_n_0
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.455ns  (logic 0.210ns (8.536%)  route 2.245ns (91.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.245     2.455    rst_IBUF
    SLICE_X62Y74         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.455ns  (logic 0.210ns (8.536%)  route 2.245ns (91.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.245     2.455    rst_IBUF
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.455ns  (logic 0.210ns (8.536%)  route 2.245ns (91.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.245     2.455    rst_IBUF
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.264ns (10.646%)  route 2.219ns (89.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           2.103     2.322    btnL_IBUF
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.367 r  count[4]_i_1/O
                         net (fo=5, routed)           0.116     2.483    count
    SLICE_X62Y74         FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.264ns (10.646%)  route 2.219ns (89.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           2.103     2.322    btnL_IBUF
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.367 r  count[4]_i_1/O
                         net (fo=5, routed)           0.116     2.483    count
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     1.975    clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  count_reg[3]/C





