Info: Generated by version: 19.1 build 240
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3 --family="Cyclone 10 GX" --part=10CX220YU484I6G
: ram_s3.ram_1port_0: Targeting device family: Cyclone 10 GX.
Info: ram_s3: "Transforming system: ram_s3"
Info: ram_s3: "Naming system components in system: ram_s3"
Info: ram_s3: "Processing generation queue"
Info: ram_s3: "Generating: ram_s3"
Info: ram_s3: "Generating: ram_s3_ram_1port_191_ef7qrwa"
Info: ram_s3: Done "ram_s3" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3.ip --output-directory=C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/natha/Desktop/mid_cru_proto/modules/s3_pipe/ram_s3/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3.ip --block-symbol-file --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3 --family="Cyclone 10 GX" --part=10CX220YU484I6G
: ram_s3.ram_1port_0: Targeting device family: Cyclone 10 GX.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3.ip --synthesis=VHDL --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3 --family="Cyclone 10 GX" --part=10CX220YU484I6G
: ram_s3.ram_1port_0: Targeting device family: Cyclone 10 GX.
Info: Skipping generation of ram_s3: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram_s3. No files generated.
Info: Finished: Generate IP Core Documentation
