0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Jiang/gep-fw/Projects/APU/APU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sim_1/new/testbench.v,1645930683,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/D_ff.v,1645850734,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/D_ffs.v,,D_FF,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/D_ffs.v,1645847379,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/Mux2_1.v,,D_ffs,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/Mux2_1.v,1645847621,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/algo_signal_ctrl.sv,,Mux2_1,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/algo_signal_ctrl.sv,1646350268,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/calculation.v,,algo_signal_ctrl,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/calculation.v,1645856059,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/rdDoneTest.v,,calculation,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/rdDoneTest.v,1645931422,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/reg_in_series.sv,,rdDoneTest,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/reg_in_series.sv,1646344682,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/register_para.v,,reg_in_series,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/register_para.v,1645851269,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/simpleAPU.v,,register_para,,uvm,,,,,,
C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/simpleAPU.v,1646350266,systemVerilog,,C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sim_1/new/testbench.v,,simpleAPU,,uvm,,,,,,
