#pragma ACCEL kernel

void stencil(int orig[8192],int sol[8192],int filter[9])
{
  int r;
  int c;
  int k1;
  int k2;
  int temp;
  int mul;
  
#pragma ACCEL PIPELINE auto{__PIPE__L0}
  
#pragma ACCEL TILE FACTOR=auto{__TILE__L0}
  
#pragma ACCEL PARALLEL FACTOR=auto{__PARA__L0}
  stencil_label1:
  for (r = 0; r < 128 - 2; r++) {
    
#pragma ACCEL PIPELINE auto{__PIPE__L1}
    
#pragma ACCEL TILE FACTOR=auto{__TILE__L1}
    
#pragma ACCEL PARALLEL FACTOR=auto{__PARA__L1}
    stencil_label2:
    for (c = 0; c < 64 - 2; c++) {
      temp = ((int )0);
      
#pragma ACCEL PIPELINE auto{__PIPE__L2}
      stencil_label3:
      for (k1 = 0; k1 < 3; k1++) {
        stencil_label4:
        for (k2 = 0; k2 < 3; k2++) {
          mul = filter[k1 * 3 + k2] * orig[(r + k1) * 64 + c + k2];
          temp += mul;
        }
      }
      sol[r * 64 + c] = temp;
    }
  }
}
// Rationale for transformations:
// 1. Loop Permutation: The loops for `r` and `c` are already in the correct order for data locality, so no need for loop permutation.
// 2. Loop Tiling: The loop tiling pragma is already present in the code, which helps in improving data locality by breaking down the computation into smaller tiles that fit into cache.
// 3. Loop Distribution: The code already distributes the computation of `temp` calculation across multiple iterations of `k1` and `k2`, which helps in parallelizing the computation.
// 4. Loop Fusion: Since the loops are already optimized for HLS, there is no need for loop fusion in this case.