// Seed: 1342494602
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input uwire id_4,
    output supply0 id_5,
    input uwire id_6,
    output wor id_7
);
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input wor id_5,
    input wand id_6,
    output wor id_7,
    input wire id_8,
    output wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    output supply0 id_18,
    output uwire id_19,
    input supply0 id_20,
    input tri id_21,
    input supply1 id_22
);
  wire id_24;
  assign id_3 = id_21 == 1;
  module_0(
      id_7, id_4, id_13, id_13, id_16, id_9, id_20, id_14
  );
endmodule
