
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/diffeq2/.Xil/Vivado-19959-lazarus/dcp/diffeq_f_systemC.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/diffeq2/.Xil/Vivado-19959-lazarus/dcp/diffeq_f_systemC.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1170.469 ; gain = 8.000 ; free physical = 9494 ; free virtual = 30227
Restored from archive | CPU: 0.070000 secs | Memory: 0.911224 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1170.469 ; gain = 8.000 ; free physical = 9494 ; free virtual = 30227
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.469 ; gain = 360.938 ; free physical = 9499 ; free virtual = 30226
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:18:21 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.353       -2.675                     12                  242        0.174        0.000                      0                  242        4.350        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.750}        9.500           105.263         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.353       -2.675                     12                  242        0.174        0.000                      0                  242        4.350        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           12  Failing Endpoints,  Worst Slack       -0.353ns,  Total Violation       -2.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 7.454ns (78.942%)  route 1.988ns (21.058%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.182 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.229     4.011    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.516     8.090    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.133 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.133    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.379 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.379    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.429 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.429    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.479 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.631 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.281     8.912    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.270 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.461    11.731    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.774 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.774    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.020 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    12.020    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.167 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, routed)           0.348    12.515    n_4_uport_reg[27]_i_10
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.635 r  uport[27]_i_5/O
                         net (fo=1, routed)           0.097    12.732    n_0_uport[27]_i_5
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.008 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.008    n_0_uport_reg[27]_i_1
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.167 r  uport_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.286    13.453    uport00_out[29]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    13.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.306    13.489    
                         clock uncertainty           -0.035    13.453    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.353    13.100    temp/temp
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                 -0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uport_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.281ns (69.258%)  route 0.125ns (30.742%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.639     1.894    clk_IBUF_BUFG
    SLICE_X12Y149                                                     r  uport_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.118     2.012 r  uport_reg[17]/Q
                         net (fo=4, routed)           0.072     2.084    uport_OBUF[17]
    SLICE_X13Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.112 r  uport[19]_i_3/O
                         net (fo=1, routed)           0.052     2.164    n_0_uport[19]_i_3
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     2.255 r  uport_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.256    n_0_uport_reg[19]_i_1
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.044     2.300 r  uport_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.300    uport00_out[20]
    SLICE_X12Y150        FDRE                                         r  uport_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.789     2.285    clk_IBUF_BUFG
    SLICE_X12Y150                                                     r  uport_reg[20]/C
                         clock pessimism             -0.248     2.036    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     2.126    uport_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4.75 }
Period:             9.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349     9.500   8.151  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400     4.750   4.350  SLICE_X13Y146  uport_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     4.750   4.400  SLICE_X1Y153   xport_reg[0]/C



report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1737.973 ; gain = 567.504 ; free physical = 9067 ; free virtual = 29793
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:18:22 2015...
