// Seed: 1772161236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    output wand id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input tri1 id_16,
    output tri id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19
  );
endmodule
