Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_axil_driver_0.ip --block-symbol-file --output-directory=/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_axil_driver_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_axil_driver_0.ip --synthesis=VERILOG --output-directory=/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_axil_driver_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: ed_synth_axil_driver_0: "Transforming system: ed_synth_axil_driver_0"
Info: ed_synth_axil_driver_0: "Naming system components in system: ed_synth_axil_driver_0"
Info: ed_synth_axil_driver_0: "Processing generation queue"
Info: ed_synth_axil_driver_0: "Generating: ed_synth_axil_driver_0"
Info: ed_synth_axil_driver_0: "Generating: ed_synth_axil_driver_0_emif_ph2_axil_driver_100_4ns2hlq"
Info: ed_synth_axil_driver_0: Done "ed_synth_axil_driver_0" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
