# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:14:47 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling package FIFO_seq_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Compiling package FIFO_sqr_pkg
# -- Compiling package FIFO_mon_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_agt_pkg
# -- Importing package FIFO_sqr_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_mon_pkg
# -- Compiling package FIFO_sb_pkg
# -- Compiling package FIFO_cov_pkg
# -- Compiling package FIFO_env_pkg
# -- Importing package FIFO_agt_pkg
# -- Importing package FIFO_sb_pkg
# -- Importing package FIFO_cov_pkg
# -- Compiling package FIFO_test_pkg
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_seq_pkg
# -- Compiling package FIFO_if_sv_unit
# -- Compiling interface FIFO_if
# -- Compiling package FIFO_sva_sv_unit
# -- Compiling module FIFO_sva
# -- Compiling package top_sv_unit
# -- Importing package FIFO_test_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:14:49 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top -classdebug -uvmcontrol=all -coverage 
# Start time: 11:14:49 on May 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_seq_pkg(fast)
# Loading work.FIFO_cov_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_sb_pkg(fast)
# Loading work.FIFO_mon_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_sqr_pkg(fast)
# Loading work.FIFO_agt_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.FIFO_if_sv_unit(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO_sv_unit(fast)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva_sv_unit(fast)
# Loading work.FIFO_sva(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_FATAL FIFO_agt.sv(32) @ 0: uvm_test_top.env.agt [build phase] AGENT -Unable to get configration object from config db
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [build phase]     1
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# 1
# Break in Function uvm_pkg/uvm_report_object::die at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
# UVM_FATAL FIFO_sb.sv(41) @ 0: uvm_test_top.env.sb [build phse] sb -Unable to get configration from config db
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    2
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [build phase]     1
# [build phse]     1
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# 1
# Break in Function uvm_pkg/uvm_report_object::die at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:22:57 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling package FIFO_seq_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Compiling package FIFO_sqr_pkg
# -- Compiling package FIFO_mon_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_agt_pkg
# -- Importing package FIFO_sqr_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_mon_pkg
# -- Compiling package FIFO_sb_pkg
# -- Compiling package FIFO_cov_pkg
# -- Compiling package FIFO_env_pkg
# -- Importing package FIFO_agt_pkg
# -- Importing package FIFO_sb_pkg
# -- Importing package FIFO_cov_pkg
# -- Compiling package FIFO_test_pkg
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_seq_pkg
# -- Compiling package FIFO_if_sv_unit
# -- Compiling interface FIFO_if
# -- Compiling package FIFO_sva_sv_unit
# -- Compiling module FIFO_sva
# -- Compiling package top_sv_unit
# -- Importing package FIFO_test_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:22:58 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Saving coverage database on exit...
# End time: 11:23:02 on May 09,2025, Elapsed time: 0:08:13
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top -classdebug -uvmcontrol=all -coverage 
# Start time: 11:23:02 on May 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_seq_pkg(fast)
# Loading work.FIFO_cov_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_sb_pkg(fast)
# Loading work.FIFO_mon_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_sqr_pkg(fast)
# Loading work.FIFO_agt_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.FIFO_if_sv_unit(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO_sv_unit(fast)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva_sv_unit(fast)
# Loading work.FIFO_sva(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_INFO FIFO_test.sv(51) @ 0: uvm_test_top [run phase] Starting reset sequence
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ns  Iteration: 48  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7ff4f793e70 File: C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh
# Fatal error in Task FIFO_mon_pkg/FIFO_mon::run_phase at FIFO_monitor.sv line 33
# 
# HDL call sequence:
# Stopped at FIFO_monitor.sv 33 Task FIFO_mon_pkg/FIFO_mon::run_phase
# called from  C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at FIFO_monitor.sv 33 Task FIFO_mon_pkg/FIFO_mon::run_phase
# called from  C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:24:38 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling package FIFO_seq_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Compiling package FIFO_sqr_pkg
# -- Compiling package FIFO_mon_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_agt_pkg
# -- Importing package FIFO_sqr_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_mon_pkg
# -- Compiling package FIFO_sb_pkg
# -- Compiling package FIFO_cov_pkg
# -- Compiling package FIFO_env_pkg
# -- Importing package FIFO_agt_pkg
# -- Importing package FIFO_sb_pkg
# -- Importing package FIFO_cov_pkg
# -- Compiling package FIFO_test_pkg
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_seq_pkg
# -- Compiling package FIFO_if_sv_unit
# -- Compiling interface FIFO_if
# -- Compiling package FIFO_sva_sv_unit
# -- Compiling module FIFO_sva
# -- Compiling package top_sv_unit
# -- Importing package FIFO_test_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:24:38 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 11:24:49 on May 09,2025, Elapsed time: 0:01:47
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc" work.top -classdebug -uvmcontrol=all -coverage 
# Start time: 11:24:49 on May 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_seq_pkg(fast)
# Loading work.FIFO_cov_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_sb_pkg(fast)
# Loading work.FIFO_mon_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_sqr_pkg(fast)
# Loading work.FIFO_agt_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.FIFO_if_sv_unit(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO_sv_unit(fast)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva_sv_unit(fast)
# Loading work.FIFO_sva(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_INFO FIFO_test.sv(51) @ 0: uvm_test_top [run phase] Starting reset sequence
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO FIFO_test.sv(53) @ 3: uvm_test_top [run phase] Finishing reset sequence
# UVM_INFO FIFO_test.sv(55) @ 3: uvm_test_top [run phase] Starting write only sequence
# UVM_INFO FIFO_test.sv(57) @ 19: uvm_test_top [run phase] Finishing write only sequence
# UVM_INFO FIFO_test.sv(59) @ 19: uvm_test_top [run phase] Starting read only sequence
# UVM_INFO FIFO_test.sv(61) @ 35: uvm_test_top [run phase] Finishing read only sequence
# UVM_INFO FIFO_test.sv(63) @ 35: uvm_test_top [run phase] Starting write read sequence
# UVM_INFO FIFO_test.sv(65) @ 20035: uvm_test_top [run phase] Finishing write read sequence
# UVM_INFO FIFO_test.sv(67) @ 20035: uvm_test_top [run phase] Starting write after overflow sequence
# UVM_INFO FIFO_test.sv(69) @ 20067: uvm_test_top [run phase] Finishing write after overflow sequence
# UVM_INFO FIFO_test.sv(71) @ 20067: uvm_test_top [run phase] Starting read after empty sequence
# UVM_INFO FIFO_test.sv(73) @ 20099: uvm_test_top [run phase] Finishing write after empty sequence
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20099: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_sb.sv(64) @ 20099: uvm_test_top.env.sb [report phase] Total succsessful transactions: 10050
# UVM_INFO FIFO_sb.sv(65) @ 20099: uvm_test_top.env.sb [report phase] Total failed transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report phase]     2
# [run phase]    12
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20099 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:08:30 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: (vlog-13069) FIFO_seq_item.sv(57): near "FIFO_seq_item": syntax error, unexpected IDENTIFIER.
# ** Error: FIFO_seq_item.sv(57): Error in class extension specification.
# ** Error: FIFO_test.sv(39): (vlog-2164) Class or package 'FIFO_seq_item' not found.
# ** Error: (vlog-13069) FIFO_test.sv(39): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: FIFO_test.sv(39): (vlog-2164) Class or package 'FIFO_seq_item_rst_n' not found.
# End time: 13:08:31 on May 09,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 2
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./fifo.do line 2
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog -f src_file.txt +cover"
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:10:01 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: (vlog-13069) FIFO_seq_item.sv(57): near "FIFO_seq_item": syntax error, unexpected IDENTIFIER.
# ** Error: FIFO_seq_item.sv(57): Error in class extension specification.
# ** Error: FIFO_test.sv(39): (vlog-2164) Class or package 'FIFO_seq_item' not found.
# ** Error: (vlog-13069) FIFO_test.sv(39): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: FIFO_test.sv(39): (vlog-2164) Class or package 'FIFO_seq_item_disable_rst_n' not found.
# End time: 13:10:02 on May 09,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 2
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./fifo.do line 2
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog -f src_file.txt +cover"
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:10:26 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: (vlog-13069) FIFO_seq.sv(1): near "package": syntax error, unexpected "SystemVerilog keyword 'package'", expecting class.
# End time: 13:10:26 on May 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./fifo.do line 2
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog -f src_file.txt +cover"
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:11:42 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling package FIFO_seq_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Compiling package FIFO_sqr_pkg
# -- Compiling package FIFO_mon_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_agt_pkg
# -- Importing package FIFO_sqr_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_mon_pkg
# -- Compiling package FIFO_sb_pkg
# -- Compiling package FIFO_cov_pkg
# -- Compiling package FIFO_env_pkg
# -- Importing package FIFO_agt_pkg
# -- Importing package FIFO_sb_pkg
# -- Importing package FIFO_cov_pkg
# -- Compiling package FIFO_test_pkg
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_seq_pkg
# ** Error: FIFO_test.sv(39): (vlog-2164) Class or package 'FIFO_seq_item' not found.
# ** Error: (vlog-13069) FIFO_test.sv(39): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: FIFO_test.sv(39): (vlog-2164) Class or package 'FIFO_seq_item_disable_rst_n' not found.
# End time: 13:11:42 on May 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./fifo.do line 2
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog -f src_file.txt +cover"
do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:12:07 on May 09,2025
# vlog -reportprogress 300 -f src_file.txt "+cover" 
# -- Compiling package FIFO_sv_unit
# -- Importing package FIFO_pkg
# -- Compiling module FIFO
# -- Compiling package FIFO_pkg
# -- Compiling package FIFO_config_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package FIFO_seq_item_pkg
# ** Warning: FIFO_seq_item.sv(38): (vlog-2643) Unterminated string literal continues onto next line.
# ** Warning: FIFO_seq_item.sv(46): (vlog-2643) Unterminated string literal continues onto next line.
# -- Compiling package FIFO_seq_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Compiling package FIFO_sqr_pkg
# -- Compiling package FIFO_mon_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_agt_pkg
# -- Importing package FIFO_sqr_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_mon_pkg
# -- Compiling package FIFO_sb_pkg
# -- Compiling package FIFO_cov_pkg
# -- Compiling package FIFO_env_pkg
# -- Importing package FIFO_agt_pkg
# -- Importing package FIFO_sb_pkg
# -- Importing package FIFO_cov_pkg
# -- Compiling package FIFO_test_pkg
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_seq_pkg
# -- Compiling package FIFO_if_sv_unit
# -- Compiling interface FIFO_if
# -- Compiling package FIFO_sva_sv_unit
# -- Compiling module FIFO_sva
# -- Compiling package top_sv_unit
# -- Importing package FIFO_test_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:12:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Saving coverage database on exit...
# End time: 13:12:17 on May 09,2025, Elapsed time: 1:47:28
# Errors: 4, Warnings: 1
# vsim -voptargs="+acc" work.top -classdebug -uvmcontrol=all -coverage 
# Start time: 13:12:17 on May 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_seq_pkg(fast)
# Loading work.FIFO_cov_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_sb_pkg(fast)
# Loading work.FIFO_mon_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_sqr_pkg(fast)
# Loading work.FIFO_agt_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.FIFO_if_sv_unit(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO_sv_unit(fast)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva_sv_unit(fast)
# Loading work.FIFO_sva(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_INFO FIFO_test.sv(54) @ 0: uvm_test_top [run phase] Starting reset sequence
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO FIFO_test.sv(56) @ 3: uvm_test_top [run phase] Finishing reset sequence
# UVM_INFO FIFO_test.sv(58) @ 3: uvm_test_top [run phase] Starting write only sequence
# UVM_INFO FIFO_test.sv(60) @ 19: uvm_test_top [run phase] Finishing write only sequence
# UVM_INFO FIFO_test.sv(62) @ 19: uvm_test_top [run phase] Starting read only sequence
# UVM_INFO FIFO_test.sv(64) @ 35: uvm_test_top [run phase] Finishing read only sequence
# UVM_INFO FIFO_test.sv(66) @ 35: uvm_test_top [run phase] Starting write read sequence
# UVM_INFO FIFO_test.sv(68) @ 20035: uvm_test_top [run phase] Finishing write read sequence
# UVM_INFO FIFO_test.sv(70) @ 20035: uvm_test_top [run phase] Starting write after overflow sequence
# UVM_INFO FIFO_test.sv(72) @ 20067: uvm_test_top [run phase] Finishing write after overflow sequence
# UVM_INFO FIFO_test.sv(74) @ 20067: uvm_test_top [run phase] Starting read after empty sequence
# UVM_INFO FIFO_test.sv(76) @ 20099: uvm_test_top [run phase] Finishing write after empty sequence
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20099: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_sb.sv(64) @ 20099: uvm_test_top.env.sb [report phase] Total succsessful transactions: 10050
# UVM_INFO FIFO_sb.sv(65) @ 20099: uvm_test_top.env.sb [report phase] Total failed transactions: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report phase]     2
# [run phase]    12
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20099 ns  Iteration: 61  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Saving coverage database on exit...
# End time: 13:13:09 on May 09,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
