# Generated by Yosys 0.9 (git sha1 1979e0b)

.model top
.inputs SW[0] SW[1] SW[2] SW[3] clk
.outputs LED_R LED_G LED_B
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$11757$new_n182_ I1=$abc$11757$new_n193_ I2=$false I3=$false O=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n183_ I1=$abc$11757$new_n190_ I2=$false I3=$false O=$abc$11757$new_n182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5067[1]_new_inv_ I2=$false I3=$false O=$abc$11757$new_n183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[5]_new_inv_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[4]_new_inv_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[7]_new_inv_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[6]_new_inv_ O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[20] I1=state[21] I2=state[22] I3=state[23] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[16] I1=state[17] I2=state[18] I3=state[19] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[28] I1=state[29] I2=state[30] I3=state[31] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[24] I1=state[25] I2=state[26] I3=state[27] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5067[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[3]_new_inv_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[2]_new_inv_ O=$abc$11757$new_n190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[12] I1=state[13] I2=state[14] I3=state[15] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[8] I1=state[9] I2=state[10] I3=state[11] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[32] I1=state[4] I2=$abc$11757$new_n194_ I3=$false O=$abc$11757$new_n193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[5] I1=state[6] I2=state[7] I3=$false O=$abc$11757$new_n194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11757$new_n199_ I1=$abc$11757$new_n203_ I2=$false I3=$false O=$abc$11757$new_n198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[1] I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=$abc$11757$new_n200_ I3=$false O=$abc$11757$new_n199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[0] I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5298[1]_new_inv_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I3=$false O=$abc$11757$new_n200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[3]_new_inv_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[2]_new_inv_ I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5298[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[32] I1=$abc$11757$new_n194_ I2=state[4] I3=$false O=$abc$11757$new_n203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[0] I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[2]_new_inv_ I2=state[1] I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5084[3]_new_inv_ O=$abc$11757$new_n205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$11757$new_n207_ I1=$abc$11757$new_n190_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5914[1]_new_inv_ I2=$false I3=$false O=$abc$11757$new_n207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5914[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11757$new_n190_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=$abc$11757$new_n210_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5914[1]_new_inv_ O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[32] I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$7163[1]_new_inv_ I2=$false I3=$false O=$abc$11757$new_n210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[4] I1=state[6] I2=state[7] I3=state[5] O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$7163[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11757$new_n199_ I1=$abc$11757$new_n193_ I2=$false I3=$false O=$abc$11757$new_n212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n207_ I1=$abc$11757$new_n205_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n190_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=$abc$11757$new_n210_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5067[1]_new_inv_ O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7452_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=$abc$11757$new_n205_ I2=$abc$11757$new_n203_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5606[1]_new_inv_ O=$abc$11757$new_n216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5606[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n221_ I1=$abc$11757$new_n223_ I2=$false I3=$false O=$abc$11757$auto$wreduce.cc:455:run$4795[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n222_ I1=$abc$11757$new_n193_ I2=$false I3=$false O=$abc$11757$new_n221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5606[1]_new_inv_ I2=$false I3=$false O=$abc$11757$new_n222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=state[1] I2=state[0] I3=$false O=$abc$11757$new_n223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n223_ I1=$abc$11757$new_n222_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$procmux$3332_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n226_ I1=$abc$11757$new_n222_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$procmux$3500_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[1] I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=state[0] I3=$false O=$abc$11757$new_n226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11757$new_n223_ I1=$abc$11757$new_n228_ I2=$false I3=$false O=$abc$11757$procmux$2960_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I1=$abc$11757$new_n210_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5914[1]_new_inv_ I3=$false O=$abc$11757$new_n228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n223_ I1=$abc$11757$new_n232_ I2=$false I3=$false O=$abc$11757$procmux$4160_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I1=$abc$11757$new_n203_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5914[1]_new_inv_ I3=$false O=$abc$11757$new_n232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n226_ I1=$abc$11757$new_n234_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$procmux$4052_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5067[1]_new_inv_ I2=$false I3=$false O=$abc$11757$new_n234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n200_ I1=$abc$11757$new_n193_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I3=state[1] O=$abc$11757$auto$wreduce.cc:455:run$4802[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n193_ I1=$abc$11757$new_n190_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5606[1]_new_inv_ O=$abc$11757$procmux$4472_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n226_ I1=$abc$11757$new_n232_ I2=$false I3=$false O=$abc$11757$procmux$4256_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n226_ I1=$abc$11757$new_n228_ I2=$false I3=$false O=$abc$11757$procmux$3152_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n226_ I1=$abc$11757$new_n234_ I2=$abc$11757$new_n210_ I3=$false O=$abc$11757$procmux$2756_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n226_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I2=$abc$11757$new_n203_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5298[1]_new_inv_ O=$abc$11757$procmux$3800_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n243_ I1=$abc$11757$new_n203_ I2=$false I3=$false O=$abc$11757$procmux$3656_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n223_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5093[1]_new_inv_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5298[1]_new_inv_ I3=$false O=$abc$11757$new_n243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n223_ I1=$abc$11757$new_n234_ I2=$abc$11757$new_n193_ I3=$false O=$abc$11757$auto$wreduce.cc:455:run$4804[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n223_ I1=$abc$11757$new_n234_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$procmux$3932_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I2=$abc$11757$new_n250_ I3=$false O=$abc$11757$new_n247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11757$new_n243_ I1=$abc$11757$new_n193_ I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n221_ I1=$abc$11757$new_n226_ I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[3] I1=$abc$11757$new_n205_ I2=$abc$11757$new_n210_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ O=$abc$11757$new_n250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$11757$new_n254_ I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I2=$abc$11757$new_n252_ I3=$false O=$abc$11757$new_n251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11757$new_n203_ I1=$abc$11757$new_n182_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6374_new_inv_ I3=$false O=$abc$11757$new_n252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11757$new_n183_ I1=$abc$11757$new_n205_ I2=$abc$11757$new_n203_ I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6374_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n200_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=$abc$11757$new_n203_ I3=state[1] O=$abc$11757$new_n254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n190_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=$abc$11757$new_n203_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5606[1]_new_inv_ O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n257_ I1=$abc$11757$new_n261_ I2=$abc$11757$new_n263_ I3=$abc$11757$auto$alumacc.cc:491:replace_alu$4815[32] O=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$11757$new_n258_ I1=$abc$11757$new_n260_ I2=$false I3=$false O=$abc$11757$new_n257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=init[22] I1=init[23] I2=init[24] I3=$abc$11757$new_n259_ O=$abc$11757$new_n258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=init[26] I1=init[28] I2=init[30] I3=init[27] O=$abc$11757$new_n259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[25] I1=init[29] I2=init[31] I3=init[32] O=$abc$11757$new_n260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[0] I1=init[1] I2=$abc$11757$new_n262_ I3=$false O=$abc$11757$new_n261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=init[2] I1=init[3] I2=init[4] I3=init[5] O=$abc$11757$new_n262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n264_ I1=$abc$11757$new_n265_ I2=$abc$11757$new_n266_ I3=$abc$11757$new_n267_ O=$abc$11757$new_n263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=init[10] I1=init[11] I2=init[12] I3=init[13] O=$abc$11757$new_n264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[6] I1=init[7] I2=init[8] I3=init[9] O=$abc$11757$new_n265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[18] I1=init[19] I2=init[20] I3=init[21] O=$abc$11757$new_n266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[14] I1=init[15] I2=init[16] I3=init[17] O=$abc$11757$new_n267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 I1=init[0] I2=$false I3=$false O=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$8999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 I1=state[0] I2=$false I3=$false O=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$9210
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11757$new_n271_ I1=block1.data_out[0] I2=$abc$11757$new_n292_ I3=$abc$11757$new_n293_ O=$0\led[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101000011001111
.gate SB_LUT4 I0=$abc$11757$new_n272_ I1=$abc$11757$new_n291_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I3=$abc$11757$new_n290_ O=$abc$11757$new_n271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$11757$new_n273_ I1=$abc$11757$new_n286_ I2=$abc$11757$new_n287_ I3=$abc$11757$new_n289_ O=$abc$11757$new_n272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11757$new_n274_ I1=$abc$11757$new_n281_ I2=$abc$11757$new_n282_ I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6528_new_inv_ O=$abc$11757$new_n273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$11757$new_n275_ I1=$abc$11757$new_n277_ I2=$abc$11757$new_n278_ I3=$abc$11757$new_n280_ O=$abc$11757$new_n274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=block18.data_out[0] I1=block17.data_out[0] I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_ I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7452_new_inv_ O=$abc$11757$new_n275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=$abc$11757$new_n205_ I2=$abc$11757$new_n210_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5914[1]_new_inv_ O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=block16.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I3=$false O=$abc$11757$new_n277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block15.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6990_new_inv_ I3=$false O=$abc$11757$new_n278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=$abc$11757$new_n205_ I2=$abc$11757$new_n203_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5606[1]_new_inv_ O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6990_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=block14.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6990_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I3=$false O=$abc$11757$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block13.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I2=$abc$11757$new_n254_ I3=$false O=$abc$11757$new_n281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=block12.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6682_new_inv_ I2=$false I3=$false O=$abc$11757$new_n282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I1=$abc$11757$new_n205_ I2=$abc$11757$new_n203_ I3=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5298[1]_new_inv_ O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6682_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11757$new_n285_ I1=$abc$11757$new_n203_ I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6528_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n190_ I1=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5098[1]_new_inv_ I2=$abc$11757$auto$simplemap.cc:127:simplemap_reduce$5298[1]_new_inv_ I3=$false O=$abc$11757$new_n285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=block11.data_out[0] I1=$abc$11757$new_n198_ I2=$abc$11757$new_n252_ I3=$false O=$abc$11757$new_n286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=block10.data_out[0] I1=$abc$11757$new_n288_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6374_new_inv_ I3=$false O=$abc$11757$new_n287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=block9.data_out[0] I1=$abc$11757$new_n182_ I2=$abc$11757$new_n203_ I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_ O=$abc$11757$new_n288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=block8.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I3=$false O=$abc$11757$new_n289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block5.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I3=$false O=$abc$11757$new_n290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I1=block7.data_out[0] I2=$false I3=$false O=$abc$11757$new_n291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=block4.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I2=$abc$11757$new_n212_ I3=$false O=$abc$11757$new_n292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block2.data_out[0] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5296_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5142_new_inv_ I3=$false O=$abc$11757$new_n293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11757$new_n285_ I1=$abc$11757$new_n193_ I2=$false I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5296_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11757$new_n183_ I1=$abc$11757$new_n193_ I2=$abc$11757$new_n205_ I3=$false O=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5142_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11757$new_n315_ I1=$abc$11757$new_n298_ I2=block1.data_out[1] I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5142_new_inv_ O=$0\led[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$11757$new_n299_ I1=$abc$11757$new_n312_ I2=$abc$11757$new_n313_ I3=$abc$11757$new_n314_ O=$abc$11757$new_n298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11757$new_n300_ I1=$abc$11757$new_n308_ I2=$abc$11757$new_n309_ I3=$abc$11757$new_n311_ O=$abc$11757$new_n299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11757$new_n306_ I1=$abc$11757$new_n301_ I2=$abc$11757$new_n307_ I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6528_new_inv_ O=$abc$11757$new_n300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$11757$new_n302_ I1=$abc$11757$new_n303_ I2=$abc$11757$new_n304_ I3=$abc$11757$new_n305_ O=$abc$11757$new_n301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=block18.data_out[1] I1=block17.data_out[1] I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_ I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7452_new_inv_ O=$abc$11757$new_n302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=block16.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I3=$false O=$abc$11757$new_n303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block15.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6990_new_inv_ I3=$false O=$abc$11757$new_n304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=block14.data_out[1] I1=$abc$11757$new_n216_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I3=$false O=$abc$11757$new_n305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I1=block13.data_out[1] I2=$abc$11757$new_n254_ I3=$false O=$abc$11757$new_n306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=block12.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6682_new_inv_ I2=$false I3=$false O=$abc$11757$new_n307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=block11.data_out[1] I1=$abc$11757$new_n198_ I2=$abc$11757$new_n252_ I3=$false O=$abc$11757$new_n308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=block9.data_out[1] I1=$abc$11757$new_n182_ I2=$abc$11757$new_n203_ I3=$abc$11757$new_n310_ O=$abc$11757$new_n309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=block10.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6374_new_inv_ I3=$false O=$abc$11757$new_n310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=block8.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I3=$false O=$abc$11757$new_n311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block7.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I3=$false O=$abc$11757$new_n312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=block5.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I3=$false O=$abc$11757$new_n313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block4.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5296_new_inv_ I3=$false O=$abc$11757$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=block2.data_out[1] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5296_new_inv_ I2=$false I3=$false O=$abc$11757$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11757$new_n334_ I1=$abc$11757$new_n317_ I2=block1.data_out[2] I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5142_new_inv_ O=$0\led[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$11757$new_n318_ I1=$abc$11757$new_n331_ I2=$abc$11757$new_n332_ I3=$abc$11757$new_n333_ O=$abc$11757$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11757$new_n319_ I1=$abc$11757$new_n327_ I2=$abc$11757$new_n328_ I3=$abc$11757$new_n330_ O=$abc$11757$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11757$new_n320_ I1=$abc$11757$new_n326_ I2=$abc$11757$new_n324_ I3=$abc$11757$new_n325_ O=$abc$11757$new_n319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$11757$new_n322_ I1=$abc$11757$new_n321_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I3=$abc$11757$new_n323_ O=$abc$11757$new_n320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=block18.data_out[2] I1=block17.data_out[2] I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_ I3=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7452_new_inv_ O=$abc$11757$new_n321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7298_new_inv_ I1=block16.data_out[2] I2=$false I3=$false O=$abc$11757$new_n322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=block15.data_out[2] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6990_new_inv_ I3=$false O=$abc$11757$new_n323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I1=block13.data_out[2] I2=$abc$11757$new_n254_ I3=$false O=$abc$11757$new_n324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=block12.data_out[2] I1=$abc$11757$new_n254_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6528_new_inv_ I3=$false O=$abc$11757$new_n325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block14.data_out[2] I1=$abc$11757$new_n216_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6836_new_inv_ I3=$false O=$abc$11757$new_n326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block11.data_out[2] I1=$abc$11757$new_n198_ I2=$abc$11757$new_n252_ I3=$false O=$abc$11757$new_n327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=block9.data_out[2] I1=$abc$11757$new_n203_ I2=$abc$11757$new_n182_ I3=$abc$11757$new_n329_ O=$abc$11757$new_n328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=block10.data_out[2] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6374_new_inv_ I3=$false O=$abc$11757$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=block8.data_out[2] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$6066_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I3=$false O=$abc$11757$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=block7.data_out[2] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I3=$false O=$abc$11757$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=block5.data_out[2] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5681_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I3=$false O=$abc$11757$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=block4.data_out[2] I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5527_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5296_new_inv_ I3=$false O=$abc$11757$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5296_new_inv_ I1=block2.data_out[2] I2=$false I3=$false O=$abc$11757$new_n334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=init[32] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[31] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[30] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[29] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[28] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[27] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[26] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[25] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[24] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[23] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[22] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[21] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[20] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[19] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[18] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[17] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[16] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[15] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[14] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[13] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[12] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[11] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[10] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[9] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[8] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[7] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[6] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[1] I1=$false I2=$false I3=$false O=$0\init[32:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[0] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 I1=$false I2=$false I3=$false O=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state[1] I1=$false I2=$false I3=$false O=$0\state[32:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led[0] I1=$false I2=$false I3=$false O=LED_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led[1] I1=$false I2=$false I3=$false O=LED_G
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led[2] I1=$false I2=$false I3=$false O=LED_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[2] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[3] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[4] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[5] I1=$false I2=$false I3=$false O=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11757$new_n203_ I1=$abc$11757$new_n207_ I2=$abc$11757$new_n183_ I3=$abc$11757$new_n193_ O=$abc$11757$new_n373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$5912_new_inv_ I1=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7144_new_inv_ I2=$abc$11757$auto$simplemap.cc:256:simplemap_eqne$7452_new_inv_ I3=$abc$11757$new_n216_ O=$abc$11757$new_n374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11757$new_n205_ I1=$abc$11757$new_n373_ I2=$abc$11757$new_n212_ I3=$abc$11757$new_n374_ O=$abc$11757$new_n375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$11757$new_n198_ I1=$abc$11757$new_n375_ I2=$abc$11757$new_n247_ I3=$abc$11757$new_n251_ O=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$10113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[10] CO=$auto$alumacc.cc:474:replace_alu$4813.C[11] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[11] CO=$auto$alumacc.cc:474:replace_alu$4813.C[12] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[12] CO=$auto$alumacc.cc:474:replace_alu$4813.C[13] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[13] CO=$auto$alumacc.cc:474:replace_alu$4813.C[14] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[14] CO=$auto$alumacc.cc:474:replace_alu$4813.C[15] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[15] CO=$auto$alumacc.cc:474:replace_alu$4813.C[16] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[16] CO=$auto$alumacc.cc:474:replace_alu$4813.C[17] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[17] CO=$auto$alumacc.cc:474:replace_alu$4813.C[18] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[18] CO=$auto$alumacc.cc:474:replace_alu$4813.C[19] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[19] CO=$auto$alumacc.cc:474:replace_alu$4813.C[20] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4813.C[2] I0=$false I1=$0\init[32:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[20] CO=$auto$alumacc.cc:474:replace_alu$4813.C[21] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[21] CO=$auto$alumacc.cc:474:replace_alu$4813.C[22] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[22] CO=$auto$alumacc.cc:474:replace_alu$4813.C[23] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[23] CO=$auto$alumacc.cc:474:replace_alu$4813.C[24] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[24] CO=$auto$alumacc.cc:474:replace_alu$4813.C[25] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[25] CO=$auto$alumacc.cc:474:replace_alu$4813.C[26] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[26] CO=$auto$alumacc.cc:474:replace_alu$4813.C[27] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[27] CO=$auto$alumacc.cc:474:replace_alu$4813.C[28] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[28] CO=$auto$alumacc.cc:474:replace_alu$4813.C[29] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[29] CO=$auto$alumacc.cc:474:replace_alu$4813.C[30] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[2] CO=$auto$alumacc.cc:474:replace_alu$4813.C[3] I0=$true I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[30] CO=$auto$alumacc.cc:474:replace_alu$4813.C[31] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[31] CO=$auto$alumacc.cc:474:replace_alu$4813.C[32] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[32] CO=$abc$11757$auto$alumacc.cc:491:replace_alu$4815[32] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[3] CO=$auto$alumacc.cc:474:replace_alu$4813.C[4] I0=$true I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[4] CO=$auto$alumacc.cc:474:replace_alu$4813.C[5] I0=$true I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[5] CO=$auto$alumacc.cc:474:replace_alu$4813.C[6] I0=$true I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[6] CO=$auto$alumacc.cc:474:replace_alu$4813.C[7] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[7] CO=$auto$alumacc.cc:474:replace_alu$4813.C[8] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[8] CO=$auto$alumacc.cc:474:replace_alu$4813.C[9] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[9] CO=$auto$alumacc.cc:474:replace_alu$4813.C[10] I0=$false I1=$abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:316|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=init[0] I3=$false O=$0\init[32:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=init[10] I3=$auto$alumacc.cc:474:replace_alu$4824.C[10] O=$0\init[32:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[10] CO=$auto$alumacc.cc:474:replace_alu$4824.C[11] I0=$false I1=init[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[11] I3=$auto$alumacc.cc:474:replace_alu$4824.C[11] O=$0\init[32:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[11] CO=$auto$alumacc.cc:474:replace_alu$4824.C[12] I0=$false I1=init[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[12] I3=$auto$alumacc.cc:474:replace_alu$4824.C[12] O=$0\init[32:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[12] CO=$auto$alumacc.cc:474:replace_alu$4824.C[13] I0=$false I1=init[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[13] I3=$auto$alumacc.cc:474:replace_alu$4824.C[13] O=$0\init[32:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[13] CO=$auto$alumacc.cc:474:replace_alu$4824.C[14] I0=$false I1=init[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[14] I3=$auto$alumacc.cc:474:replace_alu$4824.C[14] O=$0\init[32:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[14] CO=$auto$alumacc.cc:474:replace_alu$4824.C[15] I0=$false I1=init[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[15] I3=$auto$alumacc.cc:474:replace_alu$4824.C[15] O=$0\init[32:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[15] CO=$auto$alumacc.cc:474:replace_alu$4824.C[16] I0=$false I1=init[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[16] I3=$auto$alumacc.cc:474:replace_alu$4824.C[16] O=$0\init[32:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[16] CO=$auto$alumacc.cc:474:replace_alu$4824.C[17] I0=$false I1=init[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[17] I3=$auto$alumacc.cc:474:replace_alu$4824.C[17] O=$0\init[32:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[17] CO=$auto$alumacc.cc:474:replace_alu$4824.C[18] I0=$false I1=init[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[18] I3=$auto$alumacc.cc:474:replace_alu$4824.C[18] O=$0\init[32:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[18] CO=$auto$alumacc.cc:474:replace_alu$4824.C[19] I0=$false I1=init[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[19] I3=$auto$alumacc.cc:474:replace_alu$4824.C[19] O=$0\init[32:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[19] CO=$auto$alumacc.cc:474:replace_alu$4824.C[20] I0=$false I1=init[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=init[0] CO=$auto$alumacc.cc:474:replace_alu$4824.C[2] I0=$false I1=init[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[20] I3=$auto$alumacc.cc:474:replace_alu$4824.C[20] O=$0\init[32:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[20] CO=$auto$alumacc.cc:474:replace_alu$4824.C[21] I0=$false I1=init[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[21] I3=$auto$alumacc.cc:474:replace_alu$4824.C[21] O=$0\init[32:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[21] CO=$auto$alumacc.cc:474:replace_alu$4824.C[22] I0=$false I1=init[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[22] I3=$auto$alumacc.cc:474:replace_alu$4824.C[22] O=$0\init[32:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[22] CO=$auto$alumacc.cc:474:replace_alu$4824.C[23] I0=$false I1=init[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[23] I3=$auto$alumacc.cc:474:replace_alu$4824.C[23] O=$0\init[32:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[23] CO=$auto$alumacc.cc:474:replace_alu$4824.C[24] I0=$false I1=init[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[24] I3=$auto$alumacc.cc:474:replace_alu$4824.C[24] O=$0\init[32:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[24] CO=$auto$alumacc.cc:474:replace_alu$4824.C[25] I0=$false I1=init[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[25] I3=$auto$alumacc.cc:474:replace_alu$4824.C[25] O=$0\init[32:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[25] CO=$auto$alumacc.cc:474:replace_alu$4824.C[26] I0=$false I1=init[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[26] I3=$auto$alumacc.cc:474:replace_alu$4824.C[26] O=$0\init[32:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[26] CO=$auto$alumacc.cc:474:replace_alu$4824.C[27] I0=$false I1=init[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[27] I3=$auto$alumacc.cc:474:replace_alu$4824.C[27] O=$0\init[32:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[27] CO=$auto$alumacc.cc:474:replace_alu$4824.C[28] I0=$false I1=init[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[28] I3=$auto$alumacc.cc:474:replace_alu$4824.C[28] O=$0\init[32:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[28] CO=$auto$alumacc.cc:474:replace_alu$4824.C[29] I0=$false I1=init[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[29] I3=$auto$alumacc.cc:474:replace_alu$4824.C[29] O=$0\init[32:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[29] CO=$auto$alumacc.cc:474:replace_alu$4824.C[30] I0=$false I1=init[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[2] I3=$auto$alumacc.cc:474:replace_alu$4824.C[2] O=$0\init[32:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[2] CO=$auto$alumacc.cc:474:replace_alu$4824.C[3] I0=$false I1=init[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[30] I3=$auto$alumacc.cc:474:replace_alu$4824.C[30] O=$0\init[32:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[30] CO=$auto$alumacc.cc:474:replace_alu$4824.C[31] I0=$false I1=init[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[31] I3=$auto$alumacc.cc:474:replace_alu$4824.C[31] O=$0\init[32:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[31] CO=$auto$alumacc.cc:474:replace_alu$4824.C[32] I0=$false I1=init[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[32] I3=$auto$alumacc.cc:474:replace_alu$4824.C[32] O=$0\init[32:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=init[3] I3=$auto$alumacc.cc:474:replace_alu$4824.C[3] O=$0\init[32:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[3] CO=$auto$alumacc.cc:474:replace_alu$4824.C[4] I0=$false I1=init[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[4] I3=$auto$alumacc.cc:474:replace_alu$4824.C[4] O=$0\init[32:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[4] CO=$auto$alumacc.cc:474:replace_alu$4824.C[5] I0=$false I1=init[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[5] I3=$auto$alumacc.cc:474:replace_alu$4824.C[5] O=$0\init[32:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[5] CO=$auto$alumacc.cc:474:replace_alu$4824.C[6] I0=$false I1=init[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[6] I3=$auto$alumacc.cc:474:replace_alu$4824.C[6] O=$0\init[32:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[6] CO=$auto$alumacc.cc:474:replace_alu$4824.C[7] I0=$false I1=init[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[7] I3=$auto$alumacc.cc:474:replace_alu$4824.C[7] O=$0\init[32:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[7] CO=$auto$alumacc.cc:474:replace_alu$4824.C[8] I0=$false I1=init[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[8] I3=$auto$alumacc.cc:474:replace_alu$4824.C[8] O=$0\init[32:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[8] CO=$auto$alumacc.cc:474:replace_alu$4824.C[9] I0=$false I1=init[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[9] I3=$auto$alumacc.cc:474:replace_alu$4824.C[9] O=$0\init[32:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4824.C[9] CO=$auto$alumacc.cc:474:replace_alu$4824.C[10] I0=$false I1=init[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=state[0] I3=$false O=$0\state[32:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=state[10] I3=$auto$alumacc.cc:474:replace_alu$4827.C[10] O=$0\state[32:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[10] CO=$auto$alumacc.cc:474:replace_alu$4827.C[11] I0=$false I1=state[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[11] I3=$auto$alumacc.cc:474:replace_alu$4827.C[11] O=$0\state[32:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[11] CO=$auto$alumacc.cc:474:replace_alu$4827.C[12] I0=$false I1=state[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[12] I3=$auto$alumacc.cc:474:replace_alu$4827.C[12] O=$0\state[32:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[12] CO=$auto$alumacc.cc:474:replace_alu$4827.C[13] I0=$false I1=state[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[13] I3=$auto$alumacc.cc:474:replace_alu$4827.C[13] O=$0\state[32:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[13] CO=$auto$alumacc.cc:474:replace_alu$4827.C[14] I0=$false I1=state[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[14] I3=$auto$alumacc.cc:474:replace_alu$4827.C[14] O=$0\state[32:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[14] CO=$auto$alumacc.cc:474:replace_alu$4827.C[15] I0=$false I1=state[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[15] I3=$auto$alumacc.cc:474:replace_alu$4827.C[15] O=$0\state[32:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[15] CO=$auto$alumacc.cc:474:replace_alu$4827.C[16] I0=$false I1=state[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[16] I3=$auto$alumacc.cc:474:replace_alu$4827.C[16] O=$0\state[32:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[16] CO=$auto$alumacc.cc:474:replace_alu$4827.C[17] I0=$false I1=state[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[17] I3=$auto$alumacc.cc:474:replace_alu$4827.C[17] O=$0\state[32:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[17] CO=$auto$alumacc.cc:474:replace_alu$4827.C[18] I0=$false I1=state[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[18] I3=$auto$alumacc.cc:474:replace_alu$4827.C[18] O=$0\state[32:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[18] CO=$auto$alumacc.cc:474:replace_alu$4827.C[19] I0=$false I1=state[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[19] I3=$auto$alumacc.cc:474:replace_alu$4827.C[19] O=$0\state[32:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[19] CO=$auto$alumacc.cc:474:replace_alu$4827.C[20] I0=$false I1=state[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=state[0] CO=$auto$alumacc.cc:474:replace_alu$4827.C[2] I0=$false I1=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[20] I3=$auto$alumacc.cc:474:replace_alu$4827.C[20] O=$0\state[32:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[20] CO=$auto$alumacc.cc:474:replace_alu$4827.C[21] I0=$false I1=state[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[21] I3=$auto$alumacc.cc:474:replace_alu$4827.C[21] O=$0\state[32:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[21] CO=$auto$alumacc.cc:474:replace_alu$4827.C[22] I0=$false I1=state[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[22] I3=$auto$alumacc.cc:474:replace_alu$4827.C[22] O=$0\state[32:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[22] CO=$auto$alumacc.cc:474:replace_alu$4827.C[23] I0=$false I1=state[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[23] I3=$auto$alumacc.cc:474:replace_alu$4827.C[23] O=$0\state[32:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[23] CO=$auto$alumacc.cc:474:replace_alu$4827.C[24] I0=$false I1=state[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[24] I3=$auto$alumacc.cc:474:replace_alu$4827.C[24] O=$0\state[32:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[24] CO=$auto$alumacc.cc:474:replace_alu$4827.C[25] I0=$false I1=state[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[25] I3=$auto$alumacc.cc:474:replace_alu$4827.C[25] O=$0\state[32:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[25] CO=$auto$alumacc.cc:474:replace_alu$4827.C[26] I0=$false I1=state[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[26] I3=$auto$alumacc.cc:474:replace_alu$4827.C[26] O=$0\state[32:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[26] CO=$auto$alumacc.cc:474:replace_alu$4827.C[27] I0=$false I1=state[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[27] I3=$auto$alumacc.cc:474:replace_alu$4827.C[27] O=$0\state[32:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[27] CO=$auto$alumacc.cc:474:replace_alu$4827.C[28] I0=$false I1=state[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[28] I3=$auto$alumacc.cc:474:replace_alu$4827.C[28] O=$0\state[32:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[28] CO=$auto$alumacc.cc:474:replace_alu$4827.C[29] I0=$false I1=state[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[29] I3=$auto$alumacc.cc:474:replace_alu$4827.C[29] O=$0\state[32:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[29] CO=$auto$alumacc.cc:474:replace_alu$4827.C[30] I0=$false I1=state[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[2] I3=$auto$alumacc.cc:474:replace_alu$4827.C[2] O=$0\state[32:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[2] CO=$auto$alumacc.cc:474:replace_alu$4827.C[3] I0=$false I1=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[30] I3=$auto$alumacc.cc:474:replace_alu$4827.C[30] O=$0\state[32:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[30] CO=$auto$alumacc.cc:474:replace_alu$4827.C[31] I0=$false I1=state[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[31] I3=$auto$alumacc.cc:474:replace_alu$4827.C[31] O=$0\state[32:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[31] CO=$auto$alumacc.cc:474:replace_alu$4827.C[32] I0=$false I1=state[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[32] I3=$auto$alumacc.cc:474:replace_alu$4827.C[32] O=$0\state[32:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=state[3] I3=$auto$alumacc.cc:474:replace_alu$4827.C[3] O=$0\state[32:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[3] CO=$auto$alumacc.cc:474:replace_alu$4827.C[4] I0=$false I1=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[4] I3=$auto$alumacc.cc:474:replace_alu$4827.C[4] O=$0\state[32:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[4] CO=$auto$alumacc.cc:474:replace_alu$4827.C[5] I0=$false I1=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[5] I3=$auto$alumacc.cc:474:replace_alu$4827.C[5] O=$0\state[32:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[5] CO=$auto$alumacc.cc:474:replace_alu$4827.C[6] I0=$false I1=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[6] I3=$auto$alumacc.cc:474:replace_alu$4827.C[6] O=$0\state[32:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[6] CO=$auto$alumacc.cc:474:replace_alu$4827.C[7] I0=$false I1=state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[7] I3=$auto$alumacc.cc:474:replace_alu$4827.C[7] O=$0\state[32:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[7] CO=$auto$alumacc.cc:474:replace_alu$4827.C[8] I0=$false I1=state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[8] I3=$auto$alumacc.cc:474:replace_alu$4827.C[8] O=$0\state[32:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[8] CO=$auto$alumacc.cc:474:replace_alu$4827.C[9] I0=$false I1=state[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[9] I3=$auto$alumacc.cc:474:replace_alu$4827.C[9] O=$0\state[32:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4827.C[9] CO=$auto$alumacc.cc:474:replace_alu$4827.C[10] I0=$false I1=state[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:319|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=$0\b1_rd_addr[8:0][3] Q=b1_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$auto$wreduce.cc:455:run$4804[3] Q=b2_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$auto$wreduce.cc:455:run$4802[3] Q=b4_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$4472_Y[3] Q=b5_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$auto$wreduce.cc:455:run$4795[3] Q=b7_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$4256_Y[3] Q=b8_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$4160_Y[3] Q=b9_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$4052_Y[3] Q=b10_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$3932_Y[3] Q=b11_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$3800_Y[3] Q=b12_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$3656_Y[3] Q=b13_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$3500_Y[3] Q=b14_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$3332_Y[3] Q=b15_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$3152_Y[3] Q=b16_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$2960_Y[3] Q=b17_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$11757$procmux$2756_Y[3] Q=b18_rd_en R=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\init[32:0][0] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][1] E=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$8999 Q=init[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][2] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][3] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][4] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][5] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][6] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][7] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][8] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][9] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][10] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][11] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][12] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][13] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][14] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][15] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][16] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][17] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][18] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][19] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][20] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][21] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][22] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][23] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][24] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][25] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][26] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][27] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][28] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][29] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][30] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][31] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][32] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$8978 Q=init[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][0] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][1] E=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$9210 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][2] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][3] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][4] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][5] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][6] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][7] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][8] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][9] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][10] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][11] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][12] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][13] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][14] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][15] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][16] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][17] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][18] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][19] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][20] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][21] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][22] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][23] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][24] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][25] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][26] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][27] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][28] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][29] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][30] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][31] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][32] E=$abc$11757$auto$dff2dffe.cc:158:make_patterns_logic$9189 Q=state[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\led[2:0][0] E=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$10113 Q=led[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\led[2:0][1] E=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$10113 Q=led[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\led[2:0][2] E=$abc$11757$auto$dff2dffe.cc:175:make_patterns_logic$10113 Q=led[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:255|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=b18_rd_en Q=block18.data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=b18_rd_en Q=block18.data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=b18_rd_en Q=block18.data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b1_rd_en RADDR[2]=b1_rd_en RADDR[3]=b1_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b1_rd_en RDATA[0]=block1.data_out[0] RDATA[1]=$techmap4883\block1.memory.0.0.0.A1DATA_16[1] RDATA[2]=block1.data_out[1] RDATA[3]=$techmap4883\block1.memory.0.0.0.A1DATA_16[3] RDATA[4]=block1.data_out[2] RDATA[5]=$techmap4883\block1.memory.0.0.0.A1DATA_16[5] RDATA[6]=b1_data_out[3] RDATA[7]=$techmap4883\block1.memory.0.0.0.A1DATA_16[7] RDATA[8]=b1_data_out[4] RDATA[9]=$techmap4883\block1.memory.0.0.0.A1DATA_16[9] RDATA[10]=b1_data_out[5] RDATA[11]=$techmap4883\block1.memory.0.0.0.A1DATA_16[11] RDATA[12]=b1_data_out[6] RDATA[13]=$techmap4883\block1.memory.0.0.0.A1DATA_16[13] RDATA[14]=b1_data_out[7] RDATA[15]=$techmap4883\block1.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b10_rd_en RADDR[2]=b10_rd_en RADDR[3]=b10_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b10_rd_en RDATA[0]=block10.data_out[0] RDATA[1]=$techmap4884\block10.memory.0.0.0.A1DATA_16[1] RDATA[2]=block10.data_out[1] RDATA[3]=$techmap4884\block10.memory.0.0.0.A1DATA_16[3] RDATA[4]=block10.data_out[2] RDATA[5]=$techmap4884\block10.memory.0.0.0.A1DATA_16[5] RDATA[6]=b10_data_out[3] RDATA[7]=$techmap4884\block10.memory.0.0.0.A1DATA_16[7] RDATA[8]=b10_data_out[4] RDATA[9]=$techmap4884\block10.memory.0.0.0.A1DATA_16[9] RDATA[10]=b10_data_out[5] RDATA[11]=$techmap4884\block10.memory.0.0.0.A1DATA_16[11] RDATA[12]=b10_data_out[6] RDATA[13]=$techmap4884\block10.memory.0.0.0.A1DATA_16[13] RDATA[14]=b10_data_out[7] RDATA[15]=$techmap4884\block10.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b11_rd_en RADDR[2]=b11_rd_en RADDR[3]=b11_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b11_rd_en RDATA[0]=block11.data_out[0] RDATA[1]=$techmap4885\block11.memory.0.0.0.A1DATA_16[1] RDATA[2]=block11.data_out[1] RDATA[3]=$techmap4885\block11.memory.0.0.0.A1DATA_16[3] RDATA[4]=block11.data_out[2] RDATA[5]=$techmap4885\block11.memory.0.0.0.A1DATA_16[5] RDATA[6]=b11_data_out[3] RDATA[7]=$techmap4885\block11.memory.0.0.0.A1DATA_16[7] RDATA[8]=b11_data_out[4] RDATA[9]=$techmap4885\block11.memory.0.0.0.A1DATA_16[9] RDATA[10]=b11_data_out[5] RDATA[11]=$techmap4885\block11.memory.0.0.0.A1DATA_16[11] RDATA[12]=b11_data_out[6] RDATA[13]=$techmap4885\block11.memory.0.0.0.A1DATA_16[13] RDATA[14]=b11_data_out[7] RDATA[15]=$techmap4885\block11.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b12_rd_en RADDR[2]=b12_rd_en RADDR[3]=b12_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b12_rd_en RDATA[0]=block12.data_out[0] RDATA[1]=$techmap4886\block12.memory.0.0.0.A1DATA_16[1] RDATA[2]=block12.data_out[1] RDATA[3]=$techmap4886\block12.memory.0.0.0.A1DATA_16[3] RDATA[4]=block12.data_out[2] RDATA[5]=$techmap4886\block12.memory.0.0.0.A1DATA_16[5] RDATA[6]=b12_data_out[3] RDATA[7]=$techmap4886\block12.memory.0.0.0.A1DATA_16[7] RDATA[8]=b12_data_out[4] RDATA[9]=$techmap4886\block12.memory.0.0.0.A1DATA_16[9] RDATA[10]=b12_data_out[5] RDATA[11]=$techmap4886\block12.memory.0.0.0.A1DATA_16[11] RDATA[12]=b12_data_out[6] RDATA[13]=$techmap4886\block12.memory.0.0.0.A1DATA_16[13] RDATA[14]=b12_data_out[7] RDATA[15]=$techmap4886\block12.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b13_rd_en RADDR[2]=b13_rd_en RADDR[3]=b13_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b13_rd_en RDATA[0]=block13.data_out[0] RDATA[1]=$techmap4887\block13.memory.0.0.0.A1DATA_16[1] RDATA[2]=block13.data_out[1] RDATA[3]=$techmap4887\block13.memory.0.0.0.A1DATA_16[3] RDATA[4]=block13.data_out[2] RDATA[5]=$techmap4887\block13.memory.0.0.0.A1DATA_16[5] RDATA[6]=b13_data_out[3] RDATA[7]=$techmap4887\block13.memory.0.0.0.A1DATA_16[7] RDATA[8]=b13_data_out[4] RDATA[9]=$techmap4887\block13.memory.0.0.0.A1DATA_16[9] RDATA[10]=b13_data_out[5] RDATA[11]=$techmap4887\block13.memory.0.0.0.A1DATA_16[11] RDATA[12]=b13_data_out[6] RDATA[13]=$techmap4887\block13.memory.0.0.0.A1DATA_16[13] RDATA[14]=b13_data_out[7] RDATA[15]=$techmap4887\block13.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b14_rd_en RADDR[2]=b14_rd_en RADDR[3]=b14_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b14_rd_en RDATA[0]=block14.data_out[0] RDATA[1]=$techmap4888\block14.memory.0.0.0.A1DATA_16[1] RDATA[2]=block14.data_out[1] RDATA[3]=$techmap4888\block14.memory.0.0.0.A1DATA_16[3] RDATA[4]=block14.data_out[2] RDATA[5]=$techmap4888\block14.memory.0.0.0.A1DATA_16[5] RDATA[6]=b14_data_out[3] RDATA[7]=$techmap4888\block14.memory.0.0.0.A1DATA_16[7] RDATA[8]=b14_data_out[4] RDATA[9]=$techmap4888\block14.memory.0.0.0.A1DATA_16[9] RDATA[10]=b14_data_out[5] RDATA[11]=$techmap4888\block14.memory.0.0.0.A1DATA_16[11] RDATA[12]=b14_data_out[6] RDATA[13]=$techmap4888\block14.memory.0.0.0.A1DATA_16[13] RDATA[14]=b14_data_out[7] RDATA[15]=$techmap4888\block14.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b15_rd_en RADDR[2]=b15_rd_en RADDR[3]=b15_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b15_rd_en RDATA[0]=block15.data_out[0] RDATA[1]=$techmap4889\block15.memory.0.0.0.A1DATA_16[1] RDATA[2]=block15.data_out[1] RDATA[3]=$techmap4889\block15.memory.0.0.0.A1DATA_16[3] RDATA[4]=block15.data_out[2] RDATA[5]=$techmap4889\block15.memory.0.0.0.A1DATA_16[5] RDATA[6]=b15_data_out[3] RDATA[7]=$techmap4889\block15.memory.0.0.0.A1DATA_16[7] RDATA[8]=b15_data_out[4] RDATA[9]=$techmap4889\block15.memory.0.0.0.A1DATA_16[9] RDATA[10]=b15_data_out[5] RDATA[11]=$techmap4889\block15.memory.0.0.0.A1DATA_16[11] RDATA[12]=b15_data_out[6] RDATA[13]=$techmap4889\block15.memory.0.0.0.A1DATA_16[13] RDATA[14]=b15_data_out[7] RDATA[15]=$techmap4889\block15.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b16_rd_en RADDR[2]=b16_rd_en RADDR[3]=b16_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b16_rd_en RDATA[0]=block16.data_out[0] RDATA[1]=$techmap4890\block16.memory.0.0.0.A1DATA_16[1] RDATA[2]=block16.data_out[1] RDATA[3]=$techmap4890\block16.memory.0.0.0.A1DATA_16[3] RDATA[4]=block16.data_out[2] RDATA[5]=$techmap4890\block16.memory.0.0.0.A1DATA_16[5] RDATA[6]=b16_data_out[3] RDATA[7]=$techmap4890\block16.memory.0.0.0.A1DATA_16[7] RDATA[8]=b16_data_out[4] RDATA[9]=$techmap4890\block16.memory.0.0.0.A1DATA_16[9] RDATA[10]=b16_data_out[5] RDATA[11]=$techmap4890\block16.memory.0.0.0.A1DATA_16[11] RDATA[12]=b16_data_out[6] RDATA[13]=$techmap4890\block16.memory.0.0.0.A1DATA_16[13] RDATA[14]=b16_data_out[7] RDATA[15]=$techmap4890\block16.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b17_rd_en RADDR[2]=b17_rd_en RADDR[3]=b17_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b17_rd_en RDATA[0]=block17.data_out[0] RDATA[1]=$techmap4891\block17.memory.0.0.0.A1DATA_16[1] RDATA[2]=block17.data_out[1] RDATA[3]=$techmap4891\block17.memory.0.0.0.A1DATA_16[3] RDATA[4]=block17.data_out[2] RDATA[5]=$techmap4891\block17.memory.0.0.0.A1DATA_16[5] RDATA[6]=b17_data_out[3] RDATA[7]=$techmap4891\block17.memory.0.0.0.A1DATA_16[7] RDATA[8]=b17_data_out[4] RDATA[9]=$techmap4891\block17.memory.0.0.0.A1DATA_16[9] RDATA[10]=b17_data_out[5] RDATA[11]=$techmap4891\block17.memory.0.0.0.A1DATA_16[11] RDATA[12]=b17_data_out[6] RDATA[13]=$techmap4891\block17.memory.0.0.0.A1DATA_16[13] RDATA[14]=b17_data_out[7] RDATA[15]=$techmap4891\block17.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b2_rd_en RADDR[2]=b2_rd_en RADDR[3]=b2_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b2_rd_en RDATA[0]=block2.data_out[0] RDATA[1]=$techmap4892\block2.memory.0.0.0.A1DATA_16[1] RDATA[2]=block2.data_out[1] RDATA[3]=$techmap4892\block2.memory.0.0.0.A1DATA_16[3] RDATA[4]=block2.data_out[2] RDATA[5]=$techmap4892\block2.memory.0.0.0.A1DATA_16[5] RDATA[6]=b2_data_out[3] RDATA[7]=$techmap4892\block2.memory.0.0.0.A1DATA_16[7] RDATA[8]=b2_data_out[4] RDATA[9]=$techmap4892\block2.memory.0.0.0.A1DATA_16[9] RDATA[10]=b2_data_out[5] RDATA[11]=$techmap4892\block2.memory.0.0.0.A1DATA_16[11] RDATA[12]=b2_data_out[6] RDATA[13]=$techmap4892\block2.memory.0.0.0.A1DATA_16[13] RDATA[14]=b2_data_out[7] RDATA[15]=$techmap4892\block2.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b4_rd_en RADDR[2]=b4_rd_en RADDR[3]=b4_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b4_rd_en RDATA[0]=block4.data_out[0] RDATA[1]=$techmap4893\block4.memory.0.0.0.A1DATA_16[1] RDATA[2]=block4.data_out[1] RDATA[3]=$techmap4893\block4.memory.0.0.0.A1DATA_16[3] RDATA[4]=block4.data_out[2] RDATA[5]=$techmap4893\block4.memory.0.0.0.A1DATA_16[5] RDATA[6]=b4_data_out[3] RDATA[7]=$techmap4893\block4.memory.0.0.0.A1DATA_16[7] RDATA[8]=b4_data_out[4] RDATA[9]=$techmap4893\block4.memory.0.0.0.A1DATA_16[9] RDATA[10]=b4_data_out[5] RDATA[11]=$techmap4893\block4.memory.0.0.0.A1DATA_16[11] RDATA[12]=b4_data_out[6] RDATA[13]=$techmap4893\block4.memory.0.0.0.A1DATA_16[13] RDATA[14]=b4_data_out[7] RDATA[15]=$techmap4893\block4.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b5_rd_en RADDR[2]=b5_rd_en RADDR[3]=b5_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b5_rd_en RDATA[0]=block5.data_out[0] RDATA[1]=$techmap4894\block5.memory.0.0.0.A1DATA_16[1] RDATA[2]=block5.data_out[1] RDATA[3]=$techmap4894\block5.memory.0.0.0.A1DATA_16[3] RDATA[4]=block5.data_out[2] RDATA[5]=$techmap4894\block5.memory.0.0.0.A1DATA_16[5] RDATA[6]=b5_data_out[3] RDATA[7]=$techmap4894\block5.memory.0.0.0.A1DATA_16[7] RDATA[8]=b5_data_out[4] RDATA[9]=$techmap4894\block5.memory.0.0.0.A1DATA_16[9] RDATA[10]=b5_data_out[5] RDATA[11]=$techmap4894\block5.memory.0.0.0.A1DATA_16[11] RDATA[12]=b5_data_out[6] RDATA[13]=$techmap4894\block5.memory.0.0.0.A1DATA_16[13] RDATA[14]=b5_data_out[7] RDATA[15]=$techmap4894\block5.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b7_rd_en RADDR[2]=b7_rd_en RADDR[3]=b7_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b7_rd_en RDATA[0]=block7.data_out[0] RDATA[1]=$techmap4895\block7.memory.0.0.0.A1DATA_16[1] RDATA[2]=block7.data_out[1] RDATA[3]=$techmap4895\block7.memory.0.0.0.A1DATA_16[3] RDATA[4]=block7.data_out[2] RDATA[5]=$techmap4895\block7.memory.0.0.0.A1DATA_16[5] RDATA[6]=b7_data_out[3] RDATA[7]=$techmap4895\block7.memory.0.0.0.A1DATA_16[7] RDATA[8]=b7_data_out[4] RDATA[9]=$techmap4895\block7.memory.0.0.0.A1DATA_16[9] RDATA[10]=b7_data_out[5] RDATA[11]=$techmap4895\block7.memory.0.0.0.A1DATA_16[11] RDATA[12]=b7_data_out[6] RDATA[13]=$techmap4895\block7.memory.0.0.0.A1DATA_16[13] RDATA[14]=b7_data_out[7] RDATA[15]=$techmap4895\block7.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b8_rd_en RADDR[2]=b8_rd_en RADDR[3]=b8_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b8_rd_en RDATA[0]=block8.data_out[0] RDATA[1]=$techmap4896\block8.memory.0.0.0.A1DATA_16[1] RDATA[2]=block8.data_out[1] RDATA[3]=$techmap4896\block8.memory.0.0.0.A1DATA_16[3] RDATA[4]=block8.data_out[2] RDATA[5]=$techmap4896\block8.memory.0.0.0.A1DATA_16[5] RDATA[6]=b8_data_out[3] RDATA[7]=$techmap4896\block8.memory.0.0.0.A1DATA_16[7] RDATA[8]=b8_data_out[4] RDATA[9]=$techmap4896\block8.memory.0.0.0.A1DATA_16[9] RDATA[10]=b8_data_out[5] RDATA[11]=$techmap4896\block8.memory.0.0.0.A1DATA_16[11] RDATA[12]=b8_data_out[6] RDATA[13]=$techmap4896\block8.memory.0.0.0.A1DATA_16[13] RDATA[14]=b8_data_out[7] RDATA[15]=$techmap4896\block8.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=b9_rd_en RADDR[2]=b9_rd_en RADDR[3]=b9_rd_en RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=b9_rd_en RDATA[0]=block9.data_out[0] RDATA[1]=$techmap4897\block9.memory.0.0.0.A1DATA_16[1] RDATA[2]=block9.data_out[1] RDATA[3]=$techmap4897\block9.memory.0.0.0.A1DATA_16[3] RDATA[4]=block9.data_out[2] RDATA[5]=$techmap4897\block9.memory.0.0.0.A1DATA_16[5] RDATA[6]=b9_data_out[3] RDATA[7]=$techmap4897\block9.memory.0.0.0.A1DATA_16[7] RDATA[8]=b9_data_out[4] RDATA[9]=$techmap4897\block9.memory.0.0.0.A1DATA_16[9] RDATA[10]=b9_data_out[5] RDATA[11]=$techmap4897\block9.memory.0.0.0.A1DATA_16[11] RDATA[12]=b9_data_out[6] RDATA[13]=$techmap4897\block9.memory.0.0.0.A1DATA_16[13] RDATA[14]=b9_data_out[7] RDATA[15]=$techmap4897\block9.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_1 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_2 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_3 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_4 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_6 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_8 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_9 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_A 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_B 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_C 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_D 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_E 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_F 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param READ_MODE 01
.param WRITE_MODE 01
.names $false $0\b1_rd_addr[8:0][0]
1 1
.names $0\b1_rd_addr[8:0][3] $0\b1_rd_addr[8:0][1]
1 1
.names $0\b1_rd_addr[8:0][3] $0\b1_rd_addr[8:0][2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4813.C[0]
1 1
.names $abc$11757$auto$alumacc.cc:474:replace_alu$4813.BB[0] $auto$alumacc.cc:474:replace_alu$4813.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4824.C[0]
1 1
.names init[0] $auto$alumacc.cc:474:replace_alu$4824.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4827.C[0]
1 1
.names state[0] $auto$alumacc.cc:474:replace_alu$4827.C[1]
1 1
.names block1.data_out[0] $techmap4883\block1.memory.0.0.0.A1DATA_16[0]
1 1
.names block1.data_out[1] $techmap4883\block1.memory.0.0.0.A1DATA_16[2]
1 1
.names block1.data_out[2] $techmap4883\block1.memory.0.0.0.A1DATA_16[4]
1 1
.names b1_data_out[3] $techmap4883\block1.memory.0.0.0.A1DATA_16[6]
1 1
.names b1_data_out[4] $techmap4883\block1.memory.0.0.0.A1DATA_16[8]
1 1
.names b1_data_out[5] $techmap4883\block1.memory.0.0.0.A1DATA_16[10]
1 1
.names b1_data_out[6] $techmap4883\block1.memory.0.0.0.A1DATA_16[12]
1 1
.names b1_data_out[7] $techmap4883\block1.memory.0.0.0.A1DATA_16[14]
1 1
.names block10.data_out[0] $techmap4884\block10.memory.0.0.0.A1DATA_16[0]
1 1
.names block10.data_out[1] $techmap4884\block10.memory.0.0.0.A1DATA_16[2]
1 1
.names block10.data_out[2] $techmap4884\block10.memory.0.0.0.A1DATA_16[4]
1 1
.names b10_data_out[3] $techmap4884\block10.memory.0.0.0.A1DATA_16[6]
1 1
.names b10_data_out[4] $techmap4884\block10.memory.0.0.0.A1DATA_16[8]
1 1
.names b10_data_out[5] $techmap4884\block10.memory.0.0.0.A1DATA_16[10]
1 1
.names b10_data_out[6] $techmap4884\block10.memory.0.0.0.A1DATA_16[12]
1 1
.names b10_data_out[7] $techmap4884\block10.memory.0.0.0.A1DATA_16[14]
1 1
.names block11.data_out[0] $techmap4885\block11.memory.0.0.0.A1DATA_16[0]
1 1
.names block11.data_out[1] $techmap4885\block11.memory.0.0.0.A1DATA_16[2]
1 1
.names block11.data_out[2] $techmap4885\block11.memory.0.0.0.A1DATA_16[4]
1 1
.names b11_data_out[3] $techmap4885\block11.memory.0.0.0.A1DATA_16[6]
1 1
.names b11_data_out[4] $techmap4885\block11.memory.0.0.0.A1DATA_16[8]
1 1
.names b11_data_out[5] $techmap4885\block11.memory.0.0.0.A1DATA_16[10]
1 1
.names b11_data_out[6] $techmap4885\block11.memory.0.0.0.A1DATA_16[12]
1 1
.names b11_data_out[7] $techmap4885\block11.memory.0.0.0.A1DATA_16[14]
1 1
.names block12.data_out[0] $techmap4886\block12.memory.0.0.0.A1DATA_16[0]
1 1
.names block12.data_out[1] $techmap4886\block12.memory.0.0.0.A1DATA_16[2]
1 1
.names block12.data_out[2] $techmap4886\block12.memory.0.0.0.A1DATA_16[4]
1 1
.names b12_data_out[3] $techmap4886\block12.memory.0.0.0.A1DATA_16[6]
1 1
.names b12_data_out[4] $techmap4886\block12.memory.0.0.0.A1DATA_16[8]
1 1
.names b12_data_out[5] $techmap4886\block12.memory.0.0.0.A1DATA_16[10]
1 1
.names b12_data_out[6] $techmap4886\block12.memory.0.0.0.A1DATA_16[12]
1 1
.names b12_data_out[7] $techmap4886\block12.memory.0.0.0.A1DATA_16[14]
1 1
.names block13.data_out[0] $techmap4887\block13.memory.0.0.0.A1DATA_16[0]
1 1
.names block13.data_out[1] $techmap4887\block13.memory.0.0.0.A1DATA_16[2]
1 1
.names block13.data_out[2] $techmap4887\block13.memory.0.0.0.A1DATA_16[4]
1 1
.names b13_data_out[3] $techmap4887\block13.memory.0.0.0.A1DATA_16[6]
1 1
.names b13_data_out[4] $techmap4887\block13.memory.0.0.0.A1DATA_16[8]
1 1
.names b13_data_out[5] $techmap4887\block13.memory.0.0.0.A1DATA_16[10]
1 1
.names b13_data_out[6] $techmap4887\block13.memory.0.0.0.A1DATA_16[12]
1 1
.names b13_data_out[7] $techmap4887\block13.memory.0.0.0.A1DATA_16[14]
1 1
.names block14.data_out[0] $techmap4888\block14.memory.0.0.0.A1DATA_16[0]
1 1
.names block14.data_out[1] $techmap4888\block14.memory.0.0.0.A1DATA_16[2]
1 1
.names block14.data_out[2] $techmap4888\block14.memory.0.0.0.A1DATA_16[4]
1 1
.names b14_data_out[3] $techmap4888\block14.memory.0.0.0.A1DATA_16[6]
1 1
.names b14_data_out[4] $techmap4888\block14.memory.0.0.0.A1DATA_16[8]
1 1
.names b14_data_out[5] $techmap4888\block14.memory.0.0.0.A1DATA_16[10]
1 1
.names b14_data_out[6] $techmap4888\block14.memory.0.0.0.A1DATA_16[12]
1 1
.names b14_data_out[7] $techmap4888\block14.memory.0.0.0.A1DATA_16[14]
1 1
.names block15.data_out[0] $techmap4889\block15.memory.0.0.0.A1DATA_16[0]
1 1
.names block15.data_out[1] $techmap4889\block15.memory.0.0.0.A1DATA_16[2]
1 1
.names block15.data_out[2] $techmap4889\block15.memory.0.0.0.A1DATA_16[4]
1 1
.names b15_data_out[3] $techmap4889\block15.memory.0.0.0.A1DATA_16[6]
1 1
.names b15_data_out[4] $techmap4889\block15.memory.0.0.0.A1DATA_16[8]
1 1
.names b15_data_out[5] $techmap4889\block15.memory.0.0.0.A1DATA_16[10]
1 1
.names b15_data_out[6] $techmap4889\block15.memory.0.0.0.A1DATA_16[12]
1 1
.names b15_data_out[7] $techmap4889\block15.memory.0.0.0.A1DATA_16[14]
1 1
.names block16.data_out[0] $techmap4890\block16.memory.0.0.0.A1DATA_16[0]
1 1
.names block16.data_out[1] $techmap4890\block16.memory.0.0.0.A1DATA_16[2]
1 1
.names block16.data_out[2] $techmap4890\block16.memory.0.0.0.A1DATA_16[4]
1 1
.names b16_data_out[3] $techmap4890\block16.memory.0.0.0.A1DATA_16[6]
1 1
.names b16_data_out[4] $techmap4890\block16.memory.0.0.0.A1DATA_16[8]
1 1
.names b16_data_out[5] $techmap4890\block16.memory.0.0.0.A1DATA_16[10]
1 1
.names b16_data_out[6] $techmap4890\block16.memory.0.0.0.A1DATA_16[12]
1 1
.names b16_data_out[7] $techmap4890\block16.memory.0.0.0.A1DATA_16[14]
1 1
.names block17.data_out[0] $techmap4891\block17.memory.0.0.0.A1DATA_16[0]
1 1
.names block17.data_out[1] $techmap4891\block17.memory.0.0.0.A1DATA_16[2]
1 1
.names block17.data_out[2] $techmap4891\block17.memory.0.0.0.A1DATA_16[4]
1 1
.names b17_data_out[3] $techmap4891\block17.memory.0.0.0.A1DATA_16[6]
1 1
.names b17_data_out[4] $techmap4891\block17.memory.0.0.0.A1DATA_16[8]
1 1
.names b17_data_out[5] $techmap4891\block17.memory.0.0.0.A1DATA_16[10]
1 1
.names b17_data_out[6] $techmap4891\block17.memory.0.0.0.A1DATA_16[12]
1 1
.names b17_data_out[7] $techmap4891\block17.memory.0.0.0.A1DATA_16[14]
1 1
.names block2.data_out[0] $techmap4892\block2.memory.0.0.0.A1DATA_16[0]
1 1
.names block2.data_out[1] $techmap4892\block2.memory.0.0.0.A1DATA_16[2]
1 1
.names block2.data_out[2] $techmap4892\block2.memory.0.0.0.A1DATA_16[4]
1 1
.names b2_data_out[3] $techmap4892\block2.memory.0.0.0.A1DATA_16[6]
1 1
.names b2_data_out[4] $techmap4892\block2.memory.0.0.0.A1DATA_16[8]
1 1
.names b2_data_out[5] $techmap4892\block2.memory.0.0.0.A1DATA_16[10]
1 1
.names b2_data_out[6] $techmap4892\block2.memory.0.0.0.A1DATA_16[12]
1 1
.names b2_data_out[7] $techmap4892\block2.memory.0.0.0.A1DATA_16[14]
1 1
.names block4.data_out[0] $techmap4893\block4.memory.0.0.0.A1DATA_16[0]
1 1
.names block4.data_out[1] $techmap4893\block4.memory.0.0.0.A1DATA_16[2]
1 1
.names block4.data_out[2] $techmap4893\block4.memory.0.0.0.A1DATA_16[4]
1 1
.names b4_data_out[3] $techmap4893\block4.memory.0.0.0.A1DATA_16[6]
1 1
.names b4_data_out[4] $techmap4893\block4.memory.0.0.0.A1DATA_16[8]
1 1
.names b4_data_out[5] $techmap4893\block4.memory.0.0.0.A1DATA_16[10]
1 1
.names b4_data_out[6] $techmap4893\block4.memory.0.0.0.A1DATA_16[12]
1 1
.names b4_data_out[7] $techmap4893\block4.memory.0.0.0.A1DATA_16[14]
1 1
.names block5.data_out[0] $techmap4894\block5.memory.0.0.0.A1DATA_16[0]
1 1
.names block5.data_out[1] $techmap4894\block5.memory.0.0.0.A1DATA_16[2]
1 1
.names block5.data_out[2] $techmap4894\block5.memory.0.0.0.A1DATA_16[4]
1 1
.names b5_data_out[3] $techmap4894\block5.memory.0.0.0.A1DATA_16[6]
1 1
.names b5_data_out[4] $techmap4894\block5.memory.0.0.0.A1DATA_16[8]
1 1
.names b5_data_out[5] $techmap4894\block5.memory.0.0.0.A1DATA_16[10]
1 1
.names b5_data_out[6] $techmap4894\block5.memory.0.0.0.A1DATA_16[12]
1 1
.names b5_data_out[7] $techmap4894\block5.memory.0.0.0.A1DATA_16[14]
1 1
.names block7.data_out[0] $techmap4895\block7.memory.0.0.0.A1DATA_16[0]
1 1
.names block7.data_out[1] $techmap4895\block7.memory.0.0.0.A1DATA_16[2]
1 1
.names block7.data_out[2] $techmap4895\block7.memory.0.0.0.A1DATA_16[4]
1 1
.names b7_data_out[3] $techmap4895\block7.memory.0.0.0.A1DATA_16[6]
1 1
.names b7_data_out[4] $techmap4895\block7.memory.0.0.0.A1DATA_16[8]
1 1
.names b7_data_out[5] $techmap4895\block7.memory.0.0.0.A1DATA_16[10]
1 1
.names b7_data_out[6] $techmap4895\block7.memory.0.0.0.A1DATA_16[12]
1 1
.names b7_data_out[7] $techmap4895\block7.memory.0.0.0.A1DATA_16[14]
1 1
.names block8.data_out[0] $techmap4896\block8.memory.0.0.0.A1DATA_16[0]
1 1
.names block8.data_out[1] $techmap4896\block8.memory.0.0.0.A1DATA_16[2]
1 1
.names block8.data_out[2] $techmap4896\block8.memory.0.0.0.A1DATA_16[4]
1 1
.names b8_data_out[3] $techmap4896\block8.memory.0.0.0.A1DATA_16[6]
1 1
.names b8_data_out[4] $techmap4896\block8.memory.0.0.0.A1DATA_16[8]
1 1
.names b8_data_out[5] $techmap4896\block8.memory.0.0.0.A1DATA_16[10]
1 1
.names b8_data_out[6] $techmap4896\block8.memory.0.0.0.A1DATA_16[12]
1 1
.names b8_data_out[7] $techmap4896\block8.memory.0.0.0.A1DATA_16[14]
1 1
.names block9.data_out[0] $techmap4897\block9.memory.0.0.0.A1DATA_16[0]
1 1
.names block9.data_out[1] $techmap4897\block9.memory.0.0.0.A1DATA_16[2]
1 1
.names block9.data_out[2] $techmap4897\block9.memory.0.0.0.A1DATA_16[4]
1 1
.names b9_data_out[3] $techmap4897\block9.memory.0.0.0.A1DATA_16[6]
1 1
.names b9_data_out[4] $techmap4897\block9.memory.0.0.0.A1DATA_16[8]
1 1
.names b9_data_out[5] $techmap4897\block9.memory.0.0.0.A1DATA_16[10]
1 1
.names b9_data_out[6] $techmap4897\block9.memory.0.0.0.A1DATA_16[12]
1 1
.names b9_data_out[7] $techmap4897\block9.memory.0.0.0.A1DATA_16[14]
1 1
.names block10.data_out[0] b10_data_out[0]
1 1
.names block10.data_out[1] b10_data_out[1]
1 1
.names block10.data_out[2] b10_data_out[2]
1 1
.names $false b10_rd_addr[0]
1 1
.names b10_rd_en b10_rd_addr[1]
1 1
.names b10_rd_en b10_rd_addr[2]
1 1
.names b10_rd_en b10_rd_addr[3]
1 1
.names $false b10_rd_addr[4]
1 1
.names $false b10_rd_addr[5]
1 1
.names $false b10_rd_addr[6]
1 1
.names $false b10_rd_addr[7]
1 1
.names $false b10_rd_addr[8]
1 1
.names $false b10_valid_out
1 1
.names block11.data_out[0] b11_data_out[0]
1 1
.names block11.data_out[1] b11_data_out[1]
1 1
.names block11.data_out[2] b11_data_out[2]
1 1
.names $false b11_rd_addr[0]
1 1
.names b11_rd_en b11_rd_addr[1]
1 1
.names b11_rd_en b11_rd_addr[2]
1 1
.names b11_rd_en b11_rd_addr[3]
1 1
.names $false b11_rd_addr[4]
1 1
.names $false b11_rd_addr[5]
1 1
.names $false b11_rd_addr[6]
1 1
.names $false b11_rd_addr[7]
1 1
.names $false b11_rd_addr[8]
1 1
.names $false b11_valid_out
1 1
.names block12.data_out[0] b12_data_out[0]
1 1
.names block12.data_out[1] b12_data_out[1]
1 1
.names block12.data_out[2] b12_data_out[2]
1 1
.names $false b12_rd_addr[0]
1 1
.names b12_rd_en b12_rd_addr[1]
1 1
.names b12_rd_en b12_rd_addr[2]
1 1
.names b12_rd_en b12_rd_addr[3]
1 1
.names $false b12_rd_addr[4]
1 1
.names $false b12_rd_addr[5]
1 1
.names $false b12_rd_addr[6]
1 1
.names $false b12_rd_addr[7]
1 1
.names $false b12_rd_addr[8]
1 1
.names $false b12_valid_out
1 1
.names block13.data_out[0] b13_data_out[0]
1 1
.names block13.data_out[1] b13_data_out[1]
1 1
.names block13.data_out[2] b13_data_out[2]
1 1
.names $false b13_rd_addr[0]
1 1
.names b13_rd_en b13_rd_addr[1]
1 1
.names b13_rd_en b13_rd_addr[2]
1 1
.names b13_rd_en b13_rd_addr[3]
1 1
.names $false b13_rd_addr[4]
1 1
.names $false b13_rd_addr[5]
1 1
.names $false b13_rd_addr[6]
1 1
.names $false b13_rd_addr[7]
1 1
.names $false b13_rd_addr[8]
1 1
.names $false b13_valid_out
1 1
.names block14.data_out[0] b14_data_out[0]
1 1
.names block14.data_out[1] b14_data_out[1]
1 1
.names block14.data_out[2] b14_data_out[2]
1 1
.names $false b14_rd_addr[0]
1 1
.names b14_rd_en b14_rd_addr[1]
1 1
.names b14_rd_en b14_rd_addr[2]
1 1
.names b14_rd_en b14_rd_addr[3]
1 1
.names $false b14_rd_addr[4]
1 1
.names $false b14_rd_addr[5]
1 1
.names $false b14_rd_addr[6]
1 1
.names $false b14_rd_addr[7]
1 1
.names $false b14_rd_addr[8]
1 1
.names $false b14_valid_out
1 1
.names block15.data_out[0] b15_data_out[0]
1 1
.names block15.data_out[1] b15_data_out[1]
1 1
.names block15.data_out[2] b15_data_out[2]
1 1
.names $false b15_rd_addr[0]
1 1
.names b15_rd_en b15_rd_addr[1]
1 1
.names b15_rd_en b15_rd_addr[2]
1 1
.names b15_rd_en b15_rd_addr[3]
1 1
.names $false b15_rd_addr[4]
1 1
.names $false b15_rd_addr[5]
1 1
.names $false b15_rd_addr[6]
1 1
.names $false b15_rd_addr[7]
1 1
.names $false b15_rd_addr[8]
1 1
.names $false b15_valid_out
1 1
.names block16.data_out[0] b16_data_out[0]
1 1
.names block16.data_out[1] b16_data_out[1]
1 1
.names block16.data_out[2] b16_data_out[2]
1 1
.names $false b16_rd_addr[0]
1 1
.names b16_rd_en b16_rd_addr[1]
1 1
.names b16_rd_en b16_rd_addr[2]
1 1
.names b16_rd_en b16_rd_addr[3]
1 1
.names $false b16_rd_addr[4]
1 1
.names $false b16_rd_addr[5]
1 1
.names $false b16_rd_addr[6]
1 1
.names $false b16_rd_addr[7]
1 1
.names $false b16_rd_addr[8]
1 1
.names $false b16_valid_out
1 1
.names block17.data_out[0] b17_data_out[0]
1 1
.names block17.data_out[1] b17_data_out[1]
1 1
.names block17.data_out[2] b17_data_out[2]
1 1
.names $false b17_rd_addr[0]
1 1
.names b17_rd_en b17_rd_addr[1]
1 1
.names b17_rd_en b17_rd_addr[2]
1 1
.names b17_rd_en b17_rd_addr[3]
1 1
.names $false b17_rd_addr[4]
1 1
.names $false b17_rd_addr[5]
1 1
.names $false b17_rd_addr[6]
1 1
.names $false b17_rd_addr[7]
1 1
.names $false b17_rd_addr[8]
1 1
.names $false b17_valid_out
1 1
.names block18.data_out[0] b18_data_out[0]
1 1
.names block18.data_out[1] b18_data_out[1]
1 1
.names block18.data_out[2] b18_data_out[2]
1 1
.names $undef b18_data_out[3]
1 1
.names $undef b18_data_out[4]
1 1
.names $undef b18_data_out[5]
1 1
.names $undef b18_data_out[6]
1 1
.names $undef b18_data_out[7]
1 1
.names $false b18_rd_addr[0]
1 1
.names b18_rd_en b18_rd_addr[1]
1 1
.names b18_rd_en b18_rd_addr[2]
1 1
.names b18_rd_en b18_rd_addr[3]
1 1
.names $false b18_valid_out
1 1
.names block1.data_out[0] b1_data_out[0]
1 1
.names block1.data_out[1] b1_data_out[1]
1 1
.names block1.data_out[2] b1_data_out[2]
1 1
.names $false b1_rd_addr[0]
1 1
.names b1_rd_en b1_rd_addr[1]
1 1
.names b1_rd_en b1_rd_addr[2]
1 1
.names b1_rd_en b1_rd_addr[3]
1 1
.names $false b1_rd_addr[4]
1 1
.names $false b1_rd_addr[5]
1 1
.names $false b1_rd_addr[6]
1 1
.names $false b1_rd_addr[7]
1 1
.names $false b1_rd_addr[8]
1 1
.names $false b1_valid_out
1 1
.names block2.data_out[0] b2_data_out[0]
1 1
.names block2.data_out[1] b2_data_out[1]
1 1
.names block2.data_out[2] b2_data_out[2]
1 1
.names $false b2_rd_addr[0]
1 1
.names b2_rd_en b2_rd_addr[1]
1 1
.names b2_rd_en b2_rd_addr[2]
1 1
.names b2_rd_en b2_rd_addr[3]
1 1
.names $false b2_rd_addr[4]
1 1
.names $false b2_rd_addr[5]
1 1
.names $false b2_rd_addr[6]
1 1
.names $false b2_rd_addr[7]
1 1
.names $false b2_rd_addr[8]
1 1
.names $false b2_valid_out
1 1
.names $undef b3_data_out[0]
1 1
.names $undef b3_data_out[1]
1 1
.names $undef b3_data_out[2]
1 1
.names $false b3_rd_addr[0]
1 1
.names $false b3_rd_addr[1]
1 1
.names $false b3_rd_addr[2]
1 1
.names $false b3_rd_addr[3]
1 1
.names $false b3_rd_addr[4]
1 1
.names $false b3_rd_addr[5]
1 1
.names $false b3_rd_addr[6]
1 1
.names $false b3_rd_addr[7]
1 1
.names $false b3_rd_addr[8]
1 1
.names $false b3_rd_en
1 1
.names $false b3_valid_out
1 1
.names block4.data_out[0] b4_data_out[0]
1 1
.names block4.data_out[1] b4_data_out[1]
1 1
.names block4.data_out[2] b4_data_out[2]
1 1
.names $false b4_rd_addr[0]
1 1
.names b4_rd_en b4_rd_addr[1]
1 1
.names b4_rd_en b4_rd_addr[2]
1 1
.names b4_rd_en b4_rd_addr[3]
1 1
.names $false b4_valid_out
1 1
.names block5.data_out[0] b5_data_out[0]
1 1
.names block5.data_out[1] b5_data_out[1]
1 1
.names block5.data_out[2] b5_data_out[2]
1 1
.names $false b5_rd_addr[0]
1 1
.names b5_rd_en b5_rd_addr[1]
1 1
.names b5_rd_en b5_rd_addr[2]
1 1
.names b5_rd_en b5_rd_addr[3]
1 1
.names $false b5_rd_addr[4]
1 1
.names $false b5_rd_addr[5]
1 1
.names $false b5_rd_addr[6]
1 1
.names $false b5_rd_addr[7]
1 1
.names $false b5_rd_addr[8]
1 1
.names $false b5_valid_out
1 1
.names $undef b6_data_out[0]
1 1
.names $undef b6_data_out[1]
1 1
.names $undef b6_data_out[2]
1 1
.names $false b6_rd_addr[0]
1 1
.names $false b6_rd_addr[1]
1 1
.names $false b6_rd_addr[2]
1 1
.names $false b6_rd_addr[3]
1 1
.names $false b6_rd_addr[4]
1 1
.names $false b6_rd_addr[5]
1 1
.names $false b6_rd_addr[6]
1 1
.names $false b6_rd_addr[7]
1 1
.names $false b6_rd_addr[8]
1 1
.names $false b6_rd_en
1 1
.names $false b6_valid_out
1 1
.names block7.data_out[0] b7_data_out[0]
1 1
.names block7.data_out[1] b7_data_out[1]
1 1
.names block7.data_out[2] b7_data_out[2]
1 1
.names $false b7_rd_addr[0]
1 1
.names b7_rd_en b7_rd_addr[1]
1 1
.names b7_rd_en b7_rd_addr[2]
1 1
.names b7_rd_en b7_rd_addr[3]
1 1
.names $false b7_valid_out
1 1
.names block8.data_out[0] b8_data_out[0]
1 1
.names block8.data_out[1] b8_data_out[1]
1 1
.names block8.data_out[2] b8_data_out[2]
1 1
.names $false b8_rd_addr[0]
1 1
.names b8_rd_en b8_rd_addr[1]
1 1
.names b8_rd_en b8_rd_addr[2]
1 1
.names b8_rd_en b8_rd_addr[3]
1 1
.names $false b8_rd_addr[4]
1 1
.names $false b8_rd_addr[5]
1 1
.names $false b8_rd_addr[6]
1 1
.names $false b8_rd_addr[7]
1 1
.names $false b8_rd_addr[8]
1 1
.names $false b8_valid_out
1 1
.names block9.data_out[0] b9_data_out[0]
1 1
.names block9.data_out[1] b9_data_out[1]
1 1
.names block9.data_out[2] b9_data_out[2]
1 1
.names $false b9_rd_addr[0]
1 1
.names b9_rd_en b9_rd_addr[1]
1 1
.names b9_rd_en b9_rd_addr[2]
1 1
.names b9_rd_en b9_rd_addr[3]
1 1
.names $false b9_rd_addr[4]
1 1
.names $false b9_rd_addr[5]
1 1
.names $false b9_rd_addr[6]
1 1
.names $false b9_rd_addr[7]
1 1
.names $false b9_rd_addr[8]
1 1
.names $false b9_valid_out
1 1
.names $false block
1 1
.names clk block1.clk
1 1
.names b1_data_out[3] block1.data_out[3]
1 1
.names b1_data_out[4] block1.data_out[4]
1 1
.names b1_data_out[5] block1.data_out[5]
1 1
.names b1_data_out[6] block1.data_out[6]
1 1
.names b1_data_out[7] block1.data_out[7]
1 1
.names $false block1.i[0]
1 1
.names $false block1.i[1]
1 1
.names $false block1.i[2]
1 1
.names $false block1.i[3]
1 1
.names $false block1.i[4]
1 1
.names $false block1.i[5]
1 1
.names $false block1.i[6]
1 1
.names $false block1.i[7]
1 1
.names $false block1.i[8]
1 1
.names $true block1.i[9]
1 1
.names $false block1.i[10]
1 1
.names $false block1.i[11]
1 1
.names $false block1.i[12]
1 1
.names $false block1.i[13]
1 1
.names $false block1.i[14]
1 1
.names $false block1.i[15]
1 1
.names $false block1.i[16]
1 1
.names $false block1.i[17]
1 1
.names $false block1.i[18]
1 1
.names $false block1.i[19]
1 1
.names $false block1.i[20]
1 1
.names $false block1.i[21]
1 1
.names $false block1.i[22]
1 1
.names $false block1.i[23]
1 1
.names $false block1.i[24]
1 1
.names $false block1.i[25]
1 1
.names $false block1.i[26]
1 1
.names $false block1.i[27]
1 1
.names $false block1.i[28]
1 1
.names $false block1.i[29]
1 1
.names $false block1.i[30]
1 1
.names $false block1.i[31]
1 1
.names $false block1.rd_addr[0]
1 1
.names b1_rd_en block1.rd_addr[1]
1 1
.names b1_rd_en block1.rd_addr[2]
1 1
.names b1_rd_en block1.rd_addr[3]
1 1
.names b1_rd_en block1.rd_en
1 1
.names $false block1.valid_out
1 1
.names clk block10.clk
1 1
.names b10_data_out[3] block10.data_out[3]
1 1
.names b10_data_out[4] block10.data_out[4]
1 1
.names b10_data_out[5] block10.data_out[5]
1 1
.names b10_data_out[6] block10.data_out[6]
1 1
.names b10_data_out[7] block10.data_out[7]
1 1
.names $false block10.i[0]
1 1
.names $false block10.i[1]
1 1
.names $false block10.i[2]
1 1
.names $false block10.i[3]
1 1
.names $false block10.i[4]
1 1
.names $false block10.i[5]
1 1
.names $false block10.i[6]
1 1
.names $false block10.i[7]
1 1
.names $false block10.i[8]
1 1
.names $true block10.i[9]
1 1
.names $false block10.i[10]
1 1
.names $false block10.i[11]
1 1
.names $false block10.i[12]
1 1
.names $false block10.i[13]
1 1
.names $false block10.i[14]
1 1
.names $false block10.i[15]
1 1
.names $false block10.i[16]
1 1
.names $false block10.i[17]
1 1
.names $false block10.i[18]
1 1
.names $false block10.i[19]
1 1
.names $false block10.i[20]
1 1
.names $false block10.i[21]
1 1
.names $false block10.i[22]
1 1
.names $false block10.i[23]
1 1
.names $false block10.i[24]
1 1
.names $false block10.i[25]
1 1
.names $false block10.i[26]
1 1
.names $false block10.i[27]
1 1
.names $false block10.i[28]
1 1
.names $false block10.i[29]
1 1
.names $false block10.i[30]
1 1
.names $false block10.i[31]
1 1
.names $false block10.rd_addr[0]
1 1
.names b10_rd_en block10.rd_addr[1]
1 1
.names b10_rd_en block10.rd_addr[2]
1 1
.names b10_rd_en block10.rd_addr[3]
1 1
.names $false block10.rd_addr[4]
1 1
.names $false block10.rd_addr[5]
1 1
.names $false block10.rd_addr[6]
1 1
.names $false block10.rd_addr[7]
1 1
.names $false block10.rd_addr[8]
1 1
.names b10_rd_en block10.rd_en
1 1
.names $false block10.valid_out
1 1
.names clk block11.clk
1 1
.names b11_data_out[3] block11.data_out[3]
1 1
.names b11_data_out[4] block11.data_out[4]
1 1
.names b11_data_out[5] block11.data_out[5]
1 1
.names b11_data_out[6] block11.data_out[6]
1 1
.names b11_data_out[7] block11.data_out[7]
1 1
.names $false block11.i[0]
1 1
.names $false block11.i[1]
1 1
.names $false block11.i[2]
1 1
.names $false block11.i[3]
1 1
.names $false block11.i[4]
1 1
.names $false block11.i[5]
1 1
.names $false block11.i[6]
1 1
.names $false block11.i[7]
1 1
.names $false block11.i[8]
1 1
.names $true block11.i[9]
1 1
.names $false block11.i[10]
1 1
.names $false block11.i[11]
1 1
.names $false block11.i[12]
1 1
.names $false block11.i[13]
1 1
.names $false block11.i[14]
1 1
.names $false block11.i[15]
1 1
.names $false block11.i[16]
1 1
.names $false block11.i[17]
1 1
.names $false block11.i[18]
1 1
.names $false block11.i[19]
1 1
.names $false block11.i[20]
1 1
.names $false block11.i[21]
1 1
.names $false block11.i[22]
1 1
.names $false block11.i[23]
1 1
.names $false block11.i[24]
1 1
.names $false block11.i[25]
1 1
.names $false block11.i[26]
1 1
.names $false block11.i[27]
1 1
.names $false block11.i[28]
1 1
.names $false block11.i[29]
1 1
.names $false block11.i[30]
1 1
.names $false block11.i[31]
1 1
.names $false block11.rd_addr[0]
1 1
.names b11_rd_en block11.rd_addr[1]
1 1
.names b11_rd_en block11.rd_addr[2]
1 1
.names b11_rd_en block11.rd_addr[3]
1 1
.names $false block11.rd_addr[4]
1 1
.names $false block11.rd_addr[5]
1 1
.names $false block11.rd_addr[6]
1 1
.names $false block11.rd_addr[7]
1 1
.names $false block11.rd_addr[8]
1 1
.names b11_rd_en block11.rd_en
1 1
.names $false block11.valid_out
1 1
.names clk block12.clk
1 1
.names b12_data_out[3] block12.data_out[3]
1 1
.names b12_data_out[4] block12.data_out[4]
1 1
.names b12_data_out[5] block12.data_out[5]
1 1
.names b12_data_out[6] block12.data_out[6]
1 1
.names b12_data_out[7] block12.data_out[7]
1 1
.names $false block12.i[0]
1 1
.names $false block12.i[1]
1 1
.names $false block12.i[2]
1 1
.names $false block12.i[3]
1 1
.names $false block12.i[4]
1 1
.names $false block12.i[5]
1 1
.names $false block12.i[6]
1 1
.names $false block12.i[7]
1 1
.names $false block12.i[8]
1 1
.names $true block12.i[9]
1 1
.names $false block12.i[10]
1 1
.names $false block12.i[11]
1 1
.names $false block12.i[12]
1 1
.names $false block12.i[13]
1 1
.names $false block12.i[14]
1 1
.names $false block12.i[15]
1 1
.names $false block12.i[16]
1 1
.names $false block12.i[17]
1 1
.names $false block12.i[18]
1 1
.names $false block12.i[19]
1 1
.names $false block12.i[20]
1 1
.names $false block12.i[21]
1 1
.names $false block12.i[22]
1 1
.names $false block12.i[23]
1 1
.names $false block12.i[24]
1 1
.names $false block12.i[25]
1 1
.names $false block12.i[26]
1 1
.names $false block12.i[27]
1 1
.names $false block12.i[28]
1 1
.names $false block12.i[29]
1 1
.names $false block12.i[30]
1 1
.names $false block12.i[31]
1 1
.names $false block12.rd_addr[0]
1 1
.names b12_rd_en block12.rd_addr[1]
1 1
.names b12_rd_en block12.rd_addr[2]
1 1
.names b12_rd_en block12.rd_addr[3]
1 1
.names $false block12.rd_addr[4]
1 1
.names $false block12.rd_addr[5]
1 1
.names $false block12.rd_addr[6]
1 1
.names $false block12.rd_addr[7]
1 1
.names $false block12.rd_addr[8]
1 1
.names b12_rd_en block12.rd_en
1 1
.names $false block12.valid_out
1 1
.names clk block13.clk
1 1
.names b13_data_out[3] block13.data_out[3]
1 1
.names b13_data_out[4] block13.data_out[4]
1 1
.names b13_data_out[5] block13.data_out[5]
1 1
.names b13_data_out[6] block13.data_out[6]
1 1
.names b13_data_out[7] block13.data_out[7]
1 1
.names $false block13.i[0]
1 1
.names $false block13.i[1]
1 1
.names $false block13.i[2]
1 1
.names $false block13.i[3]
1 1
.names $false block13.i[4]
1 1
.names $false block13.i[5]
1 1
.names $false block13.i[6]
1 1
.names $false block13.i[7]
1 1
.names $false block13.i[8]
1 1
.names $true block13.i[9]
1 1
.names $false block13.i[10]
1 1
.names $false block13.i[11]
1 1
.names $false block13.i[12]
1 1
.names $false block13.i[13]
1 1
.names $false block13.i[14]
1 1
.names $false block13.i[15]
1 1
.names $false block13.i[16]
1 1
.names $false block13.i[17]
1 1
.names $false block13.i[18]
1 1
.names $false block13.i[19]
1 1
.names $false block13.i[20]
1 1
.names $false block13.i[21]
1 1
.names $false block13.i[22]
1 1
.names $false block13.i[23]
1 1
.names $false block13.i[24]
1 1
.names $false block13.i[25]
1 1
.names $false block13.i[26]
1 1
.names $false block13.i[27]
1 1
.names $false block13.i[28]
1 1
.names $false block13.i[29]
1 1
.names $false block13.i[30]
1 1
.names $false block13.i[31]
1 1
.names $false block13.rd_addr[0]
1 1
.names b13_rd_en block13.rd_addr[1]
1 1
.names b13_rd_en block13.rd_addr[2]
1 1
.names b13_rd_en block13.rd_addr[3]
1 1
.names $false block13.rd_addr[4]
1 1
.names $false block13.rd_addr[5]
1 1
.names $false block13.rd_addr[6]
1 1
.names $false block13.rd_addr[7]
1 1
.names $false block13.rd_addr[8]
1 1
.names b13_rd_en block13.rd_en
1 1
.names $false block13.valid_out
1 1
.names clk block14.clk
1 1
.names b14_data_out[3] block14.data_out[3]
1 1
.names b14_data_out[4] block14.data_out[4]
1 1
.names b14_data_out[5] block14.data_out[5]
1 1
.names b14_data_out[6] block14.data_out[6]
1 1
.names b14_data_out[7] block14.data_out[7]
1 1
.names $false block14.i[0]
1 1
.names $false block14.i[1]
1 1
.names $false block14.i[2]
1 1
.names $false block14.i[3]
1 1
.names $false block14.i[4]
1 1
.names $false block14.i[5]
1 1
.names $false block14.i[6]
1 1
.names $false block14.i[7]
1 1
.names $false block14.i[8]
1 1
.names $true block14.i[9]
1 1
.names $false block14.i[10]
1 1
.names $false block14.i[11]
1 1
.names $false block14.i[12]
1 1
.names $false block14.i[13]
1 1
.names $false block14.i[14]
1 1
.names $false block14.i[15]
1 1
.names $false block14.i[16]
1 1
.names $false block14.i[17]
1 1
.names $false block14.i[18]
1 1
.names $false block14.i[19]
1 1
.names $false block14.i[20]
1 1
.names $false block14.i[21]
1 1
.names $false block14.i[22]
1 1
.names $false block14.i[23]
1 1
.names $false block14.i[24]
1 1
.names $false block14.i[25]
1 1
.names $false block14.i[26]
1 1
.names $false block14.i[27]
1 1
.names $false block14.i[28]
1 1
.names $false block14.i[29]
1 1
.names $false block14.i[30]
1 1
.names $false block14.i[31]
1 1
.names $false block14.rd_addr[0]
1 1
.names b14_rd_en block14.rd_addr[1]
1 1
.names b14_rd_en block14.rd_addr[2]
1 1
.names b14_rd_en block14.rd_addr[3]
1 1
.names $false block14.rd_addr[4]
1 1
.names $false block14.rd_addr[5]
1 1
.names $false block14.rd_addr[6]
1 1
.names $false block14.rd_addr[7]
1 1
.names $false block14.rd_addr[8]
1 1
.names b14_rd_en block14.rd_en
1 1
.names $false block14.valid_out
1 1
.names clk block15.clk
1 1
.names b15_data_out[3] block15.data_out[3]
1 1
.names b15_data_out[4] block15.data_out[4]
1 1
.names b15_data_out[5] block15.data_out[5]
1 1
.names b15_data_out[6] block15.data_out[6]
1 1
.names b15_data_out[7] block15.data_out[7]
1 1
.names $false block15.i[0]
1 1
.names $false block15.i[1]
1 1
.names $false block15.i[2]
1 1
.names $false block15.i[3]
1 1
.names $false block15.i[4]
1 1
.names $false block15.i[5]
1 1
.names $false block15.i[6]
1 1
.names $false block15.i[7]
1 1
.names $false block15.i[8]
1 1
.names $true block15.i[9]
1 1
.names $false block15.i[10]
1 1
.names $false block15.i[11]
1 1
.names $false block15.i[12]
1 1
.names $false block15.i[13]
1 1
.names $false block15.i[14]
1 1
.names $false block15.i[15]
1 1
.names $false block15.i[16]
1 1
.names $false block15.i[17]
1 1
.names $false block15.i[18]
1 1
.names $false block15.i[19]
1 1
.names $false block15.i[20]
1 1
.names $false block15.i[21]
1 1
.names $false block15.i[22]
1 1
.names $false block15.i[23]
1 1
.names $false block15.i[24]
1 1
.names $false block15.i[25]
1 1
.names $false block15.i[26]
1 1
.names $false block15.i[27]
1 1
.names $false block15.i[28]
1 1
.names $false block15.i[29]
1 1
.names $false block15.i[30]
1 1
.names $false block15.i[31]
1 1
.names $false block15.rd_addr[0]
1 1
.names b15_rd_en block15.rd_addr[1]
1 1
.names b15_rd_en block15.rd_addr[2]
1 1
.names b15_rd_en block15.rd_addr[3]
1 1
.names $false block15.rd_addr[4]
1 1
.names $false block15.rd_addr[5]
1 1
.names $false block15.rd_addr[6]
1 1
.names $false block15.rd_addr[7]
1 1
.names $false block15.rd_addr[8]
1 1
.names b15_rd_en block15.rd_en
1 1
.names $false block15.valid_out
1 1
.names clk block16.clk
1 1
.names b16_data_out[3] block16.data_out[3]
1 1
.names b16_data_out[4] block16.data_out[4]
1 1
.names b16_data_out[5] block16.data_out[5]
1 1
.names b16_data_out[6] block16.data_out[6]
1 1
.names b16_data_out[7] block16.data_out[7]
1 1
.names $false block16.i[0]
1 1
.names $false block16.i[1]
1 1
.names $false block16.i[2]
1 1
.names $false block16.i[3]
1 1
.names $false block16.i[4]
1 1
.names $false block16.i[5]
1 1
.names $false block16.i[6]
1 1
.names $false block16.i[7]
1 1
.names $false block16.i[8]
1 1
.names $true block16.i[9]
1 1
.names $false block16.i[10]
1 1
.names $false block16.i[11]
1 1
.names $false block16.i[12]
1 1
.names $false block16.i[13]
1 1
.names $false block16.i[14]
1 1
.names $false block16.i[15]
1 1
.names $false block16.i[16]
1 1
.names $false block16.i[17]
1 1
.names $false block16.i[18]
1 1
.names $false block16.i[19]
1 1
.names $false block16.i[20]
1 1
.names $false block16.i[21]
1 1
.names $false block16.i[22]
1 1
.names $false block16.i[23]
1 1
.names $false block16.i[24]
1 1
.names $false block16.i[25]
1 1
.names $false block16.i[26]
1 1
.names $false block16.i[27]
1 1
.names $false block16.i[28]
1 1
.names $false block16.i[29]
1 1
.names $false block16.i[30]
1 1
.names $false block16.i[31]
1 1
.names $false block16.rd_addr[0]
1 1
.names b16_rd_en block16.rd_addr[1]
1 1
.names b16_rd_en block16.rd_addr[2]
1 1
.names b16_rd_en block16.rd_addr[3]
1 1
.names $false block16.rd_addr[4]
1 1
.names $false block16.rd_addr[5]
1 1
.names $false block16.rd_addr[6]
1 1
.names $false block16.rd_addr[7]
1 1
.names $false block16.rd_addr[8]
1 1
.names b16_rd_en block16.rd_en
1 1
.names $false block16.valid_out
1 1
.names clk block17.clk
1 1
.names b17_data_out[3] block17.data_out[3]
1 1
.names b17_data_out[4] block17.data_out[4]
1 1
.names b17_data_out[5] block17.data_out[5]
1 1
.names b17_data_out[6] block17.data_out[6]
1 1
.names b17_data_out[7] block17.data_out[7]
1 1
.names $false block17.i[0]
1 1
.names $false block17.i[1]
1 1
.names $false block17.i[2]
1 1
.names $false block17.i[3]
1 1
.names $false block17.i[4]
1 1
.names $false block17.i[5]
1 1
.names $false block17.i[6]
1 1
.names $false block17.i[7]
1 1
.names $false block17.i[8]
1 1
.names $true block17.i[9]
1 1
.names $false block17.i[10]
1 1
.names $false block17.i[11]
1 1
.names $false block17.i[12]
1 1
.names $false block17.i[13]
1 1
.names $false block17.i[14]
1 1
.names $false block17.i[15]
1 1
.names $false block17.i[16]
1 1
.names $false block17.i[17]
1 1
.names $false block17.i[18]
1 1
.names $false block17.i[19]
1 1
.names $false block17.i[20]
1 1
.names $false block17.i[21]
1 1
.names $false block17.i[22]
1 1
.names $false block17.i[23]
1 1
.names $false block17.i[24]
1 1
.names $false block17.i[25]
1 1
.names $false block17.i[26]
1 1
.names $false block17.i[27]
1 1
.names $false block17.i[28]
1 1
.names $false block17.i[29]
1 1
.names $false block17.i[30]
1 1
.names $false block17.i[31]
1 1
.names $false block17.rd_addr[0]
1 1
.names b17_rd_en block17.rd_addr[1]
1 1
.names b17_rd_en block17.rd_addr[2]
1 1
.names b17_rd_en block17.rd_addr[3]
1 1
.names $false block17.rd_addr[4]
1 1
.names $false block17.rd_addr[5]
1 1
.names $false block17.rd_addr[6]
1 1
.names $false block17.rd_addr[7]
1 1
.names $false block17.rd_addr[8]
1 1
.names b17_rd_en block17.rd_en
1 1
.names $false block17.valid_out
1 1
.names clk block18.clk
1 1
.names $undef block18.data_out[3]
1 1
.names $undef block18.data_out[4]
1 1
.names $undef block18.data_out[5]
1 1
.names $undef block18.data_out[6]
1 1
.names $undef block18.data_out[7]
1 1
.names $true block18.i[0]
1 1
.names $false block18.i[1]
1 1
.names $false block18.i[2]
1 1
.names $true block18.i[3]
1 1
.names $false block18.i[4]
1 1
.names $false block18.i[5]
1 1
.names $false block18.i[6]
1 1
.names $false block18.i[7]
1 1
.names $false block18.i[8]
1 1
.names $false block18.i[9]
1 1
.names $false block18.i[10]
1 1
.names $false block18.i[11]
1 1
.names $false block18.i[12]
1 1
.names $false block18.i[13]
1 1
.names $false block18.i[14]
1 1
.names $false block18.i[15]
1 1
.names $false block18.i[16]
1 1
.names $false block18.i[17]
1 1
.names $false block18.i[18]
1 1
.names $false block18.i[19]
1 1
.names $false block18.i[20]
1 1
.names $false block18.i[21]
1 1
.names $false block18.i[22]
1 1
.names $false block18.i[23]
1 1
.names $false block18.i[24]
1 1
.names $false block18.i[25]
1 1
.names $false block18.i[26]
1 1
.names $false block18.i[27]
1 1
.names $false block18.i[28]
1 1
.names $false block18.i[29]
1 1
.names $false block18.i[30]
1 1
.names $false block18.i[31]
1 1
.names $true block18.memory[0][0]
1 1
.names $false block18.memory[0][1]
1 1
.names $false block18.memory[0][2]
1 1
.names $false block18.memory[0][3]
1 1
.names $false block18.memory[0][4]
1 1
.names $false block18.memory[0][5]
1 1
.names $false block18.memory[0][6]
1 1
.names $false block18.memory[0][7]
1 1
.names $true block18.memory[1][0]
1 1
.names $false block18.memory[1][1]
1 1
.names $false block18.memory[1][2]
1 1
.names $false block18.memory[1][3]
1 1
.names $false block18.memory[1][4]
1 1
.names $false block18.memory[1][5]
1 1
.names $false block18.memory[1][6]
1 1
.names $false block18.memory[1][7]
1 1
.names $true block18.memory[2][0]
1 1
.names $false block18.memory[2][1]
1 1
.names $false block18.memory[2][2]
1 1
.names $false block18.memory[2][3]
1 1
.names $false block18.memory[2][4]
1 1
.names $false block18.memory[2][5]
1 1
.names $false block18.memory[2][6]
1 1
.names $false block18.memory[2][7]
1 1
.names $true block18.memory[3][0]
1 1
.names $false block18.memory[3][1]
1 1
.names $false block18.memory[3][2]
1 1
.names $false block18.memory[3][3]
1 1
.names $false block18.memory[3][4]
1 1
.names $false block18.memory[3][5]
1 1
.names $false block18.memory[3][6]
1 1
.names $false block18.memory[3][7]
1 1
.names $true block18.memory[4][0]
1 1
.names $false block18.memory[4][1]
1 1
.names $false block18.memory[4][2]
1 1
.names $false block18.memory[4][3]
1 1
.names $false block18.memory[4][4]
1 1
.names $false block18.memory[4][5]
1 1
.names $false block18.memory[4][6]
1 1
.names $false block18.memory[4][7]
1 1
.names $true block18.memory[5][0]
1 1
.names $false block18.memory[5][1]
1 1
.names $false block18.memory[5][2]
1 1
.names $false block18.memory[5][3]
1 1
.names $false block18.memory[5][4]
1 1
.names $false block18.memory[5][5]
1 1
.names $false block18.memory[5][6]
1 1
.names $false block18.memory[5][7]
1 1
.names $true block18.memory[6][0]
1 1
.names $false block18.memory[6][1]
1 1
.names $false block18.memory[6][2]
1 1
.names $false block18.memory[6][3]
1 1
.names $false block18.memory[6][4]
1 1
.names $false block18.memory[6][5]
1 1
.names $false block18.memory[6][6]
1 1
.names $false block18.memory[6][7]
1 1
.names $true block18.memory[7][0]
1 1
.names $false block18.memory[7][1]
1 1
.names $false block18.memory[7][2]
1 1
.names $false block18.memory[7][3]
1 1
.names $false block18.memory[7][4]
1 1
.names $false block18.memory[7][5]
1 1
.names $false block18.memory[7][6]
1 1
.names $false block18.memory[7][7]
1 1
.names $true block18.memory[8][0]
1 1
.names $false block18.memory[8][1]
1 1
.names $false block18.memory[8][2]
1 1
.names $false block18.memory[8][3]
1 1
.names $false block18.memory[8][4]
1 1
.names $false block18.memory[8][5]
1 1
.names $false block18.memory[8][6]
1 1
.names $false block18.memory[8][7]
1 1
.names $false block18.rd_addr[0]
1 1
.names b18_rd_en block18.rd_addr[1]
1 1
.names b18_rd_en block18.rd_addr[2]
1 1
.names b18_rd_en block18.rd_addr[3]
1 1
.names b18_rd_en block18.rd_en
1 1
.names $false block18.valid_out
1 1
.names clk block2.clk
1 1
.names b2_data_out[3] block2.data_out[3]
1 1
.names b2_data_out[4] block2.data_out[4]
1 1
.names b2_data_out[5] block2.data_out[5]
1 1
.names b2_data_out[6] block2.data_out[6]
1 1
.names b2_data_out[7] block2.data_out[7]
1 1
.names $false block2.i[0]
1 1
.names $false block2.i[1]
1 1
.names $false block2.i[2]
1 1
.names $false block2.i[3]
1 1
.names $false block2.i[4]
1 1
.names $false block2.i[5]
1 1
.names $false block2.i[6]
1 1
.names $false block2.i[7]
1 1
.names $false block2.i[8]
1 1
.names $true block2.i[9]
1 1
.names $false block2.i[10]
1 1
.names $false block2.i[11]
1 1
.names $false block2.i[12]
1 1
.names $false block2.i[13]
1 1
.names $false block2.i[14]
1 1
.names $false block2.i[15]
1 1
.names $false block2.i[16]
1 1
.names $false block2.i[17]
1 1
.names $false block2.i[18]
1 1
.names $false block2.i[19]
1 1
.names $false block2.i[20]
1 1
.names $false block2.i[21]
1 1
.names $false block2.i[22]
1 1
.names $false block2.i[23]
1 1
.names $false block2.i[24]
1 1
.names $false block2.i[25]
1 1
.names $false block2.i[26]
1 1
.names $false block2.i[27]
1 1
.names $false block2.i[28]
1 1
.names $false block2.i[29]
1 1
.names $false block2.i[30]
1 1
.names $false block2.i[31]
1 1
.names $false block2.rd_addr[0]
1 1
.names b2_rd_en block2.rd_addr[1]
1 1
.names b2_rd_en block2.rd_addr[2]
1 1
.names b2_rd_en block2.rd_addr[3]
1 1
.names $false block2.rd_addr[4]
1 1
.names $false block2.rd_addr[5]
1 1
.names $false block2.rd_addr[6]
1 1
.names $false block2.rd_addr[7]
1 1
.names $false block2.rd_addr[8]
1 1
.names b2_rd_en block2.rd_en
1 1
.names $false block2.valid_out
1 1
.names clk block3.clk
1 1
.names $undef block3.data_out[0]
1 1
.names $undef block3.data_out[1]
1 1
.names $undef block3.data_out[2]
1 1
.names $false block3.i[0]
1 1
.names $false block3.i[1]
1 1
.names $false block3.i[2]
1 1
.names $false block3.i[3]
1 1
.names $false block3.i[4]
1 1
.names $false block3.i[5]
1 1
.names $false block3.i[6]
1 1
.names $false block3.i[7]
1 1
.names $false block3.i[8]
1 1
.names $true block3.i[9]
1 1
.names $false block3.i[10]
1 1
.names $false block3.i[11]
1 1
.names $false block3.i[12]
1 1
.names $false block3.i[13]
1 1
.names $false block3.i[14]
1 1
.names $false block3.i[15]
1 1
.names $false block3.i[16]
1 1
.names $false block3.i[17]
1 1
.names $false block3.i[18]
1 1
.names $false block3.i[19]
1 1
.names $false block3.i[20]
1 1
.names $false block3.i[21]
1 1
.names $false block3.i[22]
1 1
.names $false block3.i[23]
1 1
.names $false block3.i[24]
1 1
.names $false block3.i[25]
1 1
.names $false block3.i[26]
1 1
.names $false block3.i[27]
1 1
.names $false block3.i[28]
1 1
.names $false block3.i[29]
1 1
.names $false block3.i[30]
1 1
.names $false block3.i[31]
1 1
.names $false block3.rd_addr[0]
1 1
.names $false block3.rd_addr[1]
1 1
.names $false block3.rd_addr[2]
1 1
.names $false block3.rd_addr[3]
1 1
.names $false block3.rd_addr[4]
1 1
.names $false block3.rd_addr[5]
1 1
.names $false block3.rd_addr[6]
1 1
.names $false block3.rd_addr[7]
1 1
.names $false block3.rd_addr[8]
1 1
.names $false block3.rd_en
1 1
.names $false block3.valid_out
1 1
.names clk block4.clk
1 1
.names b4_data_out[3] block4.data_out[3]
1 1
.names b4_data_out[4] block4.data_out[4]
1 1
.names b4_data_out[5] block4.data_out[5]
1 1
.names b4_data_out[6] block4.data_out[6]
1 1
.names b4_data_out[7] block4.data_out[7]
1 1
.names $false block4.i[0]
1 1
.names $false block4.i[1]
1 1
.names $false block4.i[2]
1 1
.names $false block4.i[3]
1 1
.names $false block4.i[4]
1 1
.names $false block4.i[5]
1 1
.names $false block4.i[6]
1 1
.names $false block4.i[7]
1 1
.names $false block4.i[8]
1 1
.names $true block4.i[9]
1 1
.names $false block4.i[10]
1 1
.names $false block4.i[11]
1 1
.names $false block4.i[12]
1 1
.names $false block4.i[13]
1 1
.names $false block4.i[14]
1 1
.names $false block4.i[15]
1 1
.names $false block4.i[16]
1 1
.names $false block4.i[17]
1 1
.names $false block4.i[18]
1 1
.names $false block4.i[19]
1 1
.names $false block4.i[20]
1 1
.names $false block4.i[21]
1 1
.names $false block4.i[22]
1 1
.names $false block4.i[23]
1 1
.names $false block4.i[24]
1 1
.names $false block4.i[25]
1 1
.names $false block4.i[26]
1 1
.names $false block4.i[27]
1 1
.names $false block4.i[28]
1 1
.names $false block4.i[29]
1 1
.names $false block4.i[30]
1 1
.names $false block4.i[31]
1 1
.names $false block4.rd_addr[0]
1 1
.names b4_rd_en block4.rd_addr[1]
1 1
.names b4_rd_en block4.rd_addr[2]
1 1
.names b4_rd_en block4.rd_addr[3]
1 1
.names $false block4.rd_addr[4]
1 1
.names $false block4.rd_addr[5]
1 1
.names $false block4.rd_addr[6]
1 1
.names $false block4.rd_addr[7]
1 1
.names $false block4.rd_addr[8]
1 1
.names b4_rd_en block4.rd_en
1 1
.names $false block4.valid_out
1 1
.names clk block5.clk
1 1
.names b5_data_out[3] block5.data_out[3]
1 1
.names b5_data_out[4] block5.data_out[4]
1 1
.names b5_data_out[5] block5.data_out[5]
1 1
.names b5_data_out[6] block5.data_out[6]
1 1
.names b5_data_out[7] block5.data_out[7]
1 1
.names $false block5.i[0]
1 1
.names $false block5.i[1]
1 1
.names $false block5.i[2]
1 1
.names $false block5.i[3]
1 1
.names $false block5.i[4]
1 1
.names $false block5.i[5]
1 1
.names $false block5.i[6]
1 1
.names $false block5.i[7]
1 1
.names $false block5.i[8]
1 1
.names $true block5.i[9]
1 1
.names $false block5.i[10]
1 1
.names $false block5.i[11]
1 1
.names $false block5.i[12]
1 1
.names $false block5.i[13]
1 1
.names $false block5.i[14]
1 1
.names $false block5.i[15]
1 1
.names $false block5.i[16]
1 1
.names $false block5.i[17]
1 1
.names $false block5.i[18]
1 1
.names $false block5.i[19]
1 1
.names $false block5.i[20]
1 1
.names $false block5.i[21]
1 1
.names $false block5.i[22]
1 1
.names $false block5.i[23]
1 1
.names $false block5.i[24]
1 1
.names $false block5.i[25]
1 1
.names $false block5.i[26]
1 1
.names $false block5.i[27]
1 1
.names $false block5.i[28]
1 1
.names $false block5.i[29]
1 1
.names $false block5.i[30]
1 1
.names $false block5.i[31]
1 1
.names $false block5.rd_addr[0]
1 1
.names b5_rd_en block5.rd_addr[1]
1 1
.names b5_rd_en block5.rd_addr[2]
1 1
.names b5_rd_en block5.rd_addr[3]
1 1
.names $false block5.rd_addr[4]
1 1
.names $false block5.rd_addr[5]
1 1
.names $false block5.rd_addr[6]
1 1
.names $false block5.rd_addr[7]
1 1
.names $false block5.rd_addr[8]
1 1
.names b5_rd_en block5.rd_en
1 1
.names $false block5.valid_out
1 1
.names clk block6.clk
1 1
.names $undef block6.data_out[0]
1 1
.names $undef block6.data_out[1]
1 1
.names $undef block6.data_out[2]
1 1
.names $false block6.i[0]
1 1
.names $false block6.i[1]
1 1
.names $false block6.i[2]
1 1
.names $false block6.i[3]
1 1
.names $false block6.i[4]
1 1
.names $false block6.i[5]
1 1
.names $false block6.i[6]
1 1
.names $false block6.i[7]
1 1
.names $false block6.i[8]
1 1
.names $true block6.i[9]
1 1
.names $false block6.i[10]
1 1
.names $false block6.i[11]
1 1
.names $false block6.i[12]
1 1
.names $false block6.i[13]
1 1
.names $false block6.i[14]
1 1
.names $false block6.i[15]
1 1
.names $false block6.i[16]
1 1
.names $false block6.i[17]
1 1
.names $false block6.i[18]
1 1
.names $false block6.i[19]
1 1
.names $false block6.i[20]
1 1
.names $false block6.i[21]
1 1
.names $false block6.i[22]
1 1
.names $false block6.i[23]
1 1
.names $false block6.i[24]
1 1
.names $false block6.i[25]
1 1
.names $false block6.i[26]
1 1
.names $false block6.i[27]
1 1
.names $false block6.i[28]
1 1
.names $false block6.i[29]
1 1
.names $false block6.i[30]
1 1
.names $false block6.i[31]
1 1
.names $false block6.rd_addr[0]
1 1
.names $false block6.rd_addr[1]
1 1
.names $false block6.rd_addr[2]
1 1
.names $false block6.rd_addr[3]
1 1
.names $false block6.rd_addr[4]
1 1
.names $false block6.rd_addr[5]
1 1
.names $false block6.rd_addr[6]
1 1
.names $false block6.rd_addr[7]
1 1
.names $false block6.rd_addr[8]
1 1
.names $false block6.rd_en
1 1
.names $false block6.valid_out
1 1
.names clk block7.clk
1 1
.names b7_data_out[3] block7.data_out[3]
1 1
.names b7_data_out[4] block7.data_out[4]
1 1
.names b7_data_out[5] block7.data_out[5]
1 1
.names b7_data_out[6] block7.data_out[6]
1 1
.names b7_data_out[7] block7.data_out[7]
1 1
.names $false block7.i[0]
1 1
.names $false block7.i[1]
1 1
.names $false block7.i[2]
1 1
.names $false block7.i[3]
1 1
.names $false block7.i[4]
1 1
.names $false block7.i[5]
1 1
.names $false block7.i[6]
1 1
.names $false block7.i[7]
1 1
.names $false block7.i[8]
1 1
.names $true block7.i[9]
1 1
.names $false block7.i[10]
1 1
.names $false block7.i[11]
1 1
.names $false block7.i[12]
1 1
.names $false block7.i[13]
1 1
.names $false block7.i[14]
1 1
.names $false block7.i[15]
1 1
.names $false block7.i[16]
1 1
.names $false block7.i[17]
1 1
.names $false block7.i[18]
1 1
.names $false block7.i[19]
1 1
.names $false block7.i[20]
1 1
.names $false block7.i[21]
1 1
.names $false block7.i[22]
1 1
.names $false block7.i[23]
1 1
.names $false block7.i[24]
1 1
.names $false block7.i[25]
1 1
.names $false block7.i[26]
1 1
.names $false block7.i[27]
1 1
.names $false block7.i[28]
1 1
.names $false block7.i[29]
1 1
.names $false block7.i[30]
1 1
.names $false block7.i[31]
1 1
.names $false block7.rd_addr[0]
1 1
.names b7_rd_en block7.rd_addr[1]
1 1
.names b7_rd_en block7.rd_addr[2]
1 1
.names b7_rd_en block7.rd_addr[3]
1 1
.names $false block7.rd_addr[4]
1 1
.names $false block7.rd_addr[5]
1 1
.names $false block7.rd_addr[6]
1 1
.names $false block7.rd_addr[7]
1 1
.names $false block7.rd_addr[8]
1 1
.names b7_rd_en block7.rd_en
1 1
.names $false block7.valid_out
1 1
.names clk block8.clk
1 1
.names b8_data_out[3] block8.data_out[3]
1 1
.names b8_data_out[4] block8.data_out[4]
1 1
.names b8_data_out[5] block8.data_out[5]
1 1
.names b8_data_out[6] block8.data_out[6]
1 1
.names b8_data_out[7] block8.data_out[7]
1 1
.names $false block8.i[0]
1 1
.names $false block8.i[1]
1 1
.names $false block8.i[2]
1 1
.names $false block8.i[3]
1 1
.names $false block8.i[4]
1 1
.names $false block8.i[5]
1 1
.names $false block8.i[6]
1 1
.names $false block8.i[7]
1 1
.names $false block8.i[8]
1 1
.names $true block8.i[9]
1 1
.names $false block8.i[10]
1 1
.names $false block8.i[11]
1 1
.names $false block8.i[12]
1 1
.names $false block8.i[13]
1 1
.names $false block8.i[14]
1 1
.names $false block8.i[15]
1 1
.names $false block8.i[16]
1 1
.names $false block8.i[17]
1 1
.names $false block8.i[18]
1 1
.names $false block8.i[19]
1 1
.names $false block8.i[20]
1 1
.names $false block8.i[21]
1 1
.names $false block8.i[22]
1 1
.names $false block8.i[23]
1 1
.names $false block8.i[24]
1 1
.names $false block8.i[25]
1 1
.names $false block8.i[26]
1 1
.names $false block8.i[27]
1 1
.names $false block8.i[28]
1 1
.names $false block8.i[29]
1 1
.names $false block8.i[30]
1 1
.names $false block8.i[31]
1 1
.names $false block8.rd_addr[0]
1 1
.names b8_rd_en block8.rd_addr[1]
1 1
.names b8_rd_en block8.rd_addr[2]
1 1
.names b8_rd_en block8.rd_addr[3]
1 1
.names $false block8.rd_addr[4]
1 1
.names $false block8.rd_addr[5]
1 1
.names $false block8.rd_addr[6]
1 1
.names $false block8.rd_addr[7]
1 1
.names $false block8.rd_addr[8]
1 1
.names b8_rd_en block8.rd_en
1 1
.names $false block8.valid_out
1 1
.names clk block9.clk
1 1
.names b9_data_out[3] block9.data_out[3]
1 1
.names b9_data_out[4] block9.data_out[4]
1 1
.names b9_data_out[5] block9.data_out[5]
1 1
.names b9_data_out[6] block9.data_out[6]
1 1
.names b9_data_out[7] block9.data_out[7]
1 1
.names $false block9.i[0]
1 1
.names $false block9.i[1]
1 1
.names $false block9.i[2]
1 1
.names $false block9.i[3]
1 1
.names $false block9.i[4]
1 1
.names $false block9.i[5]
1 1
.names $false block9.i[6]
1 1
.names $false block9.i[7]
1 1
.names $false block9.i[8]
1 1
.names $true block9.i[9]
1 1
.names $false block9.i[10]
1 1
.names $false block9.i[11]
1 1
.names $false block9.i[12]
1 1
.names $false block9.i[13]
1 1
.names $false block9.i[14]
1 1
.names $false block9.i[15]
1 1
.names $false block9.i[16]
1 1
.names $false block9.i[17]
1 1
.names $false block9.i[18]
1 1
.names $false block9.i[19]
1 1
.names $false block9.i[20]
1 1
.names $false block9.i[21]
1 1
.names $false block9.i[22]
1 1
.names $false block9.i[23]
1 1
.names $false block9.i[24]
1 1
.names $false block9.i[25]
1 1
.names $false block9.i[26]
1 1
.names $false block9.i[27]
1 1
.names $false block9.i[28]
1 1
.names $false block9.i[29]
1 1
.names $false block9.i[30]
1 1
.names $false block9.i[31]
1 1
.names $false block9.rd_addr[0]
1 1
.names b9_rd_en block9.rd_addr[1]
1 1
.names b9_rd_en block9.rd_addr[2]
1 1
.names b9_rd_en block9.rd_addr[3]
1 1
.names $false block9.rd_addr[4]
1 1
.names $false block9.rd_addr[5]
1 1
.names $false block9.rd_addr[6]
1 1
.names $false block9.rd_addr[7]
1 1
.names $false block9.rd_addr[8]
1 1
.names b9_rd_en block9.rd_en
1 1
.names $false block9.valid_out
1 1
.end
