

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Tue Apr  1 19:50:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_299                                     |Conv2D_HW_Pipeline_VITIS_LOOP_45_4                                     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_68_8_fu_316                                     |Conv2D_HW_Pipeline_VITIS_LOOP_68_8                                     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_fu_334  |Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_58_5    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_76_9  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    659|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   42|    7085|   6860|    -|
|Memory           |       30|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    777|    -|
|Register         |        -|    -|    1565|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   42|    8650|   8296|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   19|       8|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_299                                     |Conv2D_HW_Pipeline_VITIS_LOOP_45_4                                     |        0|   0|  1273|  1328|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_68_8_fu_316                                     |Conv2D_HW_Pipeline_VITIS_LOOP_68_8                                     |        0|   5|  1370|  1319|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_fu_334  |Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12  |        0|   4|  1136|  1095|    0|
    |control_s_axi_U                                                                   |control_s_axi                                                          |        0|   0|   551|   938|    0|
    |gmem_m_axi_U                                                                      |gmem_m_axi                                                             |        0|   0|   718|  1318|    0|
    |mul_32ns_32ns_64_2_1_U58                                                          |mul_32ns_32ns_64_2_1                                                   |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U59                                                          |mul_32ns_32ns_64_2_1                                                   |        0|   3|   165|    50|    0|
    |mul_32ns_64ns_96_5_1_U60                                                          |mul_32ns_64ns_96_5_1                                                   |        0|   6|   441|   256|    0|
    |mul_32ns_64ns_96_5_1_U61                                                          |mul_32ns_64ns_96_5_1                                                   |        0|   6|   441|   256|    0|
    |mul_32s_32s_32_2_1_U62                                                            |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U63                                                            |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U64                                                            |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U65                                                            |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U66                                                            |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |        0|  42|  7085|  6860|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_cache_U    |coeff_cache_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |coeff_cache_1_U  |coeff_cache_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |coeff_cache_2_U  |coeff_cache_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |row_buffer_U     |row_buffer_RAM_AUTO_1R1W   |        8|  0|   0|    0|  4064|   32|     1|       130048|
    |row_buffer_1_U   |row_buffer_RAM_AUTO_1R1W   |        8|  0|   0|    0|  4064|   32|     1|       130048|
    |row_buffer_2_U   |row_buffer_RAM_AUTO_1R1W   |        8|  0|   0|    0|  4064|   32|     1|       130048|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                           |       30|  0|   0|    0| 14496|  192|     6|       463872|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |acc_fu_615_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln38_1_fu_451_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln38_2_fu_456_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln38_fu_466_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln58_1_fu_522_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln58_fu_532_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln59_1_fu_559_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln59_fu_542_p2    |         +|   0|  0|  40|          33|          33|
    |add_ln76_fu_601_p2    |         +|   0|  0|  39|          32|           1|
    |empty_fu_489_p2       |         +|   0|  0|  71|          64|          64|
    |sub79_fu_427_p2       |         +|   0|  0|  39|          32|           3|
    |sub_fu_422_p2         |         +|   0|  0|  39|          32|           3|
    |and_ln99_fu_628_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_461_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln45_fu_432_p2   |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_fu_527_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln68_fu_437_p2   |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln76_fu_596_p2   |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state15_io   |        or|   0|  0|   2|           1|           1|
    |acc_2_fu_633_p3       |    select|   0|  0|  32|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 659|         612|         399|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  142|         32|    1|         32|
    |coeff_cache_1_address0  |   14|          3|   10|         30|
    |coeff_cache_1_ce0       |   14|          3|    1|          3|
    |coeff_cache_1_we0       |    9|          2|    1|          2|
    |coeff_cache_2_address0  |   14|          3|   10|         30|
    |coeff_cache_2_ce0       |   14|          3|    1|          3|
    |coeff_cache_2_we0       |    9|          2|    1|          2|
    |coeff_cache_address0    |   14|          3|   10|         30|
    |coeff_cache_ce0         |   14|          3|    1|          3|
    |coeff_cache_we0         |    9|          2|    1|          2|
    |gmem_ARADDR             |   20|          4|   64|        256|
    |gmem_ARLEN              |   20|          4|   32|        128|
    |gmem_ARVALID            |   20|          4|    1|          4|
    |gmem_RREADY             |   20|          4|    1|          4|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |gmem_blk_n_R            |    9|          2|    1|          2|
    |gmem_blk_n_W            |    9|          2|    1|          2|
    |grp_fu_418_ce           |   14|          3|    1|          3|
    |grp_fu_418_p0           |   20|          4|   32|        128|
    |grp_fu_418_p1           |   20|          4|   32|        128|
    |grp_fu_472_ce           |   14|          3|    1|          3|
    |grp_fu_472_p0           |   20|          4|   32|        128|
    |grp_fu_472_p1           |   20|          4|   32|        128|
    |grp_fu_514_ce           |   14|          3|    1|          3|
    |grp_fu_514_p0           |   14|          3|   32|         96|
    |grp_fu_514_p1           |   14|          3|   32|         96|
    |grp_fu_919_ce           |   14|          3|    1|          3|
    |grp_fu_919_p0           |   14|          3|   32|         96|
    |grp_fu_919_p1           |   14|          3|   32|         96|
    |grp_fu_923_ce           |   14|          3|    1|          3|
    |grp_fu_923_p0           |   14|          3|   32|         96|
    |grp_fu_923_p1           |   14|          3|   32|         96|
    |iFilter_fu_140          |    9|          2|   32|         64|
    |phi_mul187_fu_136       |    9|          2|   32|         64|
    |phi_mul189_fu_132       |    9|          2|   32|         64|
    |phi_mul_reg_277         |    9|          2|   32|         64|
    |row_buffer_1_address0   |   14|          3|   12|         36|
    |row_buffer_1_ce0        |   14|          3|    1|          3|
    |row_buffer_1_we0        |    9|          2|    1|          2|
    |row_buffer_2_address0   |   14|          3|   12|         36|
    |row_buffer_2_ce0        |   14|          3|    1|          3|
    |row_buffer_2_we0        |    9|          2|    1|          2|
    |row_buffer_address0     |   14|          3|   12|         36|
    |row_buffer_ce0          |   14|          3|    1|          3|
    |row_buffer_we0          |    9|          2|    1|          2|
    |x_reg_288               |    9|          2|   32|         64|
    |y_reg_265               |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  777|        167|  699|       2149|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_2_reg_914                                                                                  |  32|   0|   32|          0|
    |add_ln38_1_reg_842                                                                             |  32|   0|   32|          0|
    |add_ln38_2_reg_847                                                                             |  32|   0|   32|          0|
    |add_ln38_reg_855                                                                               |  32|   0|   32|          0|
    |add_ln58_1_reg_877                                                                             |  32|   0|   32|          0|
    |add_ln58_reg_885                                                                               |  32|   0|   32|          0|
    |add_ln76_reg_904                                                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                      |  31|   0|   31|          0|
    |apply_relu_read_reg_662                                                                        |   1|   0|    1|          0|
    |biases_read_reg_709                                                                            |  64|   0|   64|          0|
    |coeffs_read_reg_714                                                                            |  64|   0|   64|          0|
    |convHeight_read_reg_667                                                                        |  32|   0|   32|          0|
    |convWidth_read_reg_674                                                                         |  32|   0|   32|          0|
    |empty_66_reg_909                                                                               |  12|   0|   12|          0|
    |gmem_addr_2_reg_890                                                                            |  64|   0|   64|          0|
    |gmem_addr_read_reg_896                                                                         |  32|   0|   32|          0|
    |gmem_addr_reg_860                                                                              |  64|   0|   64|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_299_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_68_8_fu_316_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_fu_334_ap_start_reg  |   1|   0|    1|          0|
    |iFilter_fu_140                                                                                 |  32|   0|   32|          0|
    |icmp_ln45_reg_825                                                                              |   1|   0|    1|          0|
    |icmp_ln68_reg_831                                                                              |   1|   0|    1|          0|
    |inputHeight_read_reg_683                                                                       |  32|   0|   32|          0|
    |inputWidth_read_reg_689                                                                        |  32|   0|   32|          0|
    |input_r_read_reg_724                                                                           |  64|   0|   64|          0|
    |mul_ln17_1_reg_814                                                                             |  96|   0|   96|          0|
    |mul_ln17_2_reg_768                                                                             |  64|   0|   64|          0|
    |mul_ln17_3_reg_820                                                                             |  96|   0|   96|          0|
    |mul_ln17_reg_761                                                                               |  64|   0|   64|          0|
    |mul_ln38_reg_808                                                                               |  32|   0|   32|          0|
    |mul_ln39_1_reg_866                                                                             |  32|   0|   32|          0|
    |numChannels_read_reg_702                                                                       |  32|   0|   32|          0|
    |numFilters_read_reg_697                                                                        |  32|   0|   32|          0|
    |output_r_read_reg_719                                                                          |  64|   0|   64|          0|
    |phi_mul187_fu_136                                                                              |  32|   0|   32|          0|
    |phi_mul189_fu_132                                                                              |  32|   0|   32|          0|
    |phi_mul_reg_277                                                                                |  32|   0|   32|          0|
    |sub79_reg_800                                                                                  |  32|   0|   32|          0|
    |sub_reg_794                                                                                    |  32|   0|   32|          0|
    |trunc_ln17_reg_735                                                                             |  12|   0|   12|          0|
    |x_reg_288                                                                                      |  32|   0|   32|          0|
    |y_reg_265                                                                                      |  32|   0|   32|          0|
    |zext_ln58_reg_872                                                                              |  32|   0|   33|          1|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |1565|   0| 1566|          1|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 27 
24 --> 25 
25 --> 26 
26 --> 23 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul189 = alloca i32 1"   --->   Operation 32 'alloca' 'phi_mul189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul187 = alloca i32 1"   --->   Operation 33 'alloca' 'phi_mul187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%iFilter = alloca i32 1"   --->   Operation 34 'alloca' 'iFilter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 35 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 36 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 37 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 38 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 39 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 40 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 41 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 42 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 43 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 44 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 45 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 46 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %inputWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 47 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%coeff_cache = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 48 'alloca' 'coeff_cache' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%coeff_cache_1 = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 49 'alloca' 'coeff_cache_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%coeff_cache_2 = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 50 'alloca' 'coeff_cache_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%row_buffer = alloca i64 1" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 51 'alloca' 'row_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%row_buffer_1 = alloca i64 1" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 52 'alloca' 'row_buffer_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%row_buffer_2 = alloca i64 1" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 53 'alloca' 'row_buffer_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %iFilter" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 54 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %phi_mul187" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 55 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %phi_mul189" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 56 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 57 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 58 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 59 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 60 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i32 %inputWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 61 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln17_2 = mul i64 %zext_ln17_4, i64 %zext_ln17_5" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 62 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 63 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (6.91ns)   --->   "%mul_ln17_2 = mul i64 %zext_ln17_4, i64 %zext_ln17_5" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 64 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 65 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i64 %mul_ln17" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 66 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [5/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 67 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 68 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i64 %mul_ln17_2" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 69 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [5/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 70 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 71 [4/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 71 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [4/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 72 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 73 [3/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 73 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [3/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 74 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 75 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 76 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 77 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 78 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_23, i32 0, i32 0, void @empty_17, i32 0, i32 200000, void @empty_21, void @empty_16, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_22, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_2, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_3, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_4, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_5, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_6, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_7, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_24, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_15, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_10, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_11, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.55ns)   --->   "%sub = add i32 %inputHeight_read, i32 4294967294"   --->   Operation 111 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (2.55ns)   --->   "%sub79 = add i32 %inputWidth_read, i32 4294967294"   --->   Operation 112 'add' 'sub79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 113 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 114 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 115 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %convWidth_read, i32 0" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 116 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_eq  i32 %inputWidth_read, i32 0" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 117 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 118 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul189_load = load i32 %phi_mul189" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 119 'load' 'phi_mul189_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%phi_mul187_load = load i32 %phi_mul187" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 120 'load' 'phi_mul187_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%iFilter_1 = load i32 %iFilter" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 121 'load' 'iFilter_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln38_1 = add i32 %phi_mul189_load, i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 122 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln38_2 = add i32 %phi_mul187_load, i32 %sub79" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 123 'add' 'add_ln38_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %iFilter_1, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 124 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %iFilter_1, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 125 'add' 'add_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_43_2.split, void %for.end146.loopexit" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 126 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (6.91ns)   --->   "%mul_ln39_1 = mul i32 %phi_mul189_load, i32 %mul_ln38" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 127 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %iFilter_1, i2 0" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%p_cast8 = zext i34 %tmp" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 129 'zext' 'p_cast8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.52ns)   --->   "%empty = add i64 %p_cast8, i64 %biases_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 130 'add' 'empty' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 131 'partselect' 'p_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 132 'sext' 'p_cast_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [HLS_Optimized/conv2d.cpp:107]   --->   Operation 134 'ret' 'ret_ln107' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln39_1 = mul i32 %phi_mul189_load, i32 %mul_ln38" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 135 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 136 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %phi_mul187_load, i32 %sub" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 136 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln38 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %mul_ln38, i32 %convWidth_read, i32 %mul_ln39_1, i96 %mul_ln17_1, i64 %mul_ln17, i32 %mul_ln39_1, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 137 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 138 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %phi_mul187_load, i32 %sub" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 139 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln38 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %mul_ln38, i32 %convWidth_read, i32 %mul_ln39_1, i96 %mul_ln17_1, i64 %mul_ln17, i32 %mul_ln39_1, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 140 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %mul_ln39" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 141 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln58 = br void %VITIS_LOOP_63_6" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 142 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln58, void %for.inc141.loopexit, i32 0, void %VITIS_LOOP_43_2.split" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 143 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 %add_ln58_1, void %for.inc141.loopexit, i32 0, void %VITIS_LOOP_43_2.split" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 144 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln58_1 = add i32 %phi_mul, i32 %sub79" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 145 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %y, i32 %sub" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 146 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %y, i32 1" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 147 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_63_6.split, void %for.inc144.loopexit" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 148 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %phi_mul" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 149 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln59 = add i33 %zext_ln59, i33 %zext_ln58" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 150 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i33.i2, i33 %add_ln59, i2 0" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i35 %shl_ln" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 152 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (3.52ns)   --->   "%add_ln59_1 = add i64 %zext_ln59_1, i64 %output_r_read" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 153 'add' 'add_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln59 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_68_8, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln17, i96 %mul_ln17_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln17_2, i1 %icmp_ln68, i64 %input_r_read" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 154 'call' 'call_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln59_1, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 155 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln3" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 156 'sext' 'sext_ln76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln76" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 157 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln38, i32 %iFilter" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 158 'store' 'store_ln38' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_13 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln38_2, i32 %phi_mul187" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 159 'store' 'store_ln38' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_13 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln38_1, i32 %phi_mul189" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 160 'store' 'store_ln38' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 161 'br' 'br_ln38' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln59 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_68_8, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln17, i96 %mul_ln17_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln17_2, i1 %icmp_ln68, i64 %input_r_read" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 162 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 163 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 164 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_2, i32 %sub79" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 164 'writereq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 165 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 166 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 167 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 168 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 169 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 170 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 171 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 172 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln76 = br void %VITIS_LOOP_80_10" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 173 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 23 <SV = 22> <Delay = 2.55>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln76, void %VITIS_LOOP_80_10.split, i32 0, void %VITIS_LOOP_63_6.split" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 174 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %x, i32 %sub79" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 175 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %x, i32 1" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 176 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_80_10.split, void %for.inc141.loopexit" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 177 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%empty_66 = trunc i32 %x" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 178 'trunc' 'empty_66' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12, i96 %mul_ln17_1, i64 %mul_ln17, i12 %trunc_ln17, i32 %convWidth_read, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_66, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i32 %acc_2_loc" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 179 'call' 'call_ln17' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12, i96 %mul_ln17_1, i64 %mul_ln17, i12 %trunc_ln17, i32 %convWidth_read, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_66, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i32 %acc_2_loc" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 180 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.53>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 181 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS_Optimized/conv2d.cpp:97]   --->   Operation 182 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 183 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln99 = and i1 %tmp_1, i1 %apply_relu_read" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 184 'and' 'and_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln99, i32 0, i32 %acc" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 185 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 186 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (7.30ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_2, i32 %acc_2, i4 15" [HLS_Optimized/conv2d.cpp:103]   --->   Operation 187 'write' 'write_ln103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_80_10" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 188 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 189 [5/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 189 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 190 [4/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 190 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 191 [3/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 191 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 192 [2/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 192 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 7.30>
ST_31 : Operation 193 [1/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 193 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_63_6" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 194 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numChannels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numFilters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apply_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul189         (alloca        ) [ 01111111111111111111111111111111]
phi_mul187         (alloca        ) [ 01111111111111111111111111111111]
iFilter            (alloca        ) [ 01111111111111111111111111111111]
apply_relu_read    (read          ) [ 00111111111111111111111111111111]
convHeight_read    (read          ) [ 00111111100000000000000000000000]
convWidth_read     (read          ) [ 00111111111111111111111111111111]
inputHeight_read   (read          ) [ 00111111111111111111111111111111]
inputWidth_read    (read          ) [ 00111111111111111111111111111111]
numFilters_read    (read          ) [ 00111111111111111111111111111111]
numChannels_read   (read          ) [ 00111111111111111111111111111111]
biases_read        (read          ) [ 00111111111111111111111111111111]
coeffs_read        (read          ) [ 00111111111111111111111111111111]
output_r_read      (read          ) [ 00111111111111111111111111111111]
input_r_read       (read          ) [ 00111111111111111111111111111111]
acc_2_loc          (alloca        ) [ 00111111111111111111111111111111]
trunc_ln17         (trunc         ) [ 00111111111111111111111111111111]
coeff_cache        (alloca        ) [ 00111111111111111111111111111111]
coeff_cache_1      (alloca        ) [ 00111111111111111111111111111111]
coeff_cache_2      (alloca        ) [ 00111111111111111111111111111111]
row_buffer         (alloca        ) [ 00111111111111111111111111111111]
row_buffer_1       (alloca        ) [ 00111111111111111111111111111111]
row_buffer_2       (alloca        ) [ 00111111111111111111111111111111]
store_ln38         (store         ) [ 00000000000000000000000000000000]
store_ln38         (store         ) [ 00000000000000000000000000000000]
store_ln38         (store         ) [ 00000000000000000000000000000000]
zext_ln17          (zext          ) [ 00010000000000000000000000000000]
zext_ln17_1        (zext          ) [ 00010000000000000000000000000000]
zext_ln17_4        (zext          ) [ 00010000000000000000000000000000]
zext_ln17_5        (zext          ) [ 00010000000000000000000000000000]
mul_ln17           (mul           ) [ 00001111111111111111111111111111]
mul_ln17_2         (mul           ) [ 00001111111111111111111111111111]
zext_ln17_2        (zext          ) [ 00000111100000000000000000000000]
zext_ln17_3        (zext          ) [ 00000111100000000000000000000000]
zext_ln17_6        (zext          ) [ 00000111100000000000000000000000]
zext_ln17_7        (zext          ) [ 00000111100000000000000000000000]
spectopmodule_ln17 (spectopmodule ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000]
sub                (add           ) [ 00000000011111111111111111111111]
sub79              (add           ) [ 00000000011111111111111111111111]
mul_ln38           (mul           ) [ 00000000011111111111111111111111]
mul_ln17_1         (mul           ) [ 00000000011111111111111111111111]
mul_ln17_3         (mul           ) [ 00000000011111111111111111111111]
icmp_ln45          (icmp          ) [ 00000000011111111111111111111111]
icmp_ln68          (icmp          ) [ 00000000011111111111111111111111]
br_ln38            (br            ) [ 00000000000000000000000000000000]
phi_mul189_load    (load          ) [ 00000000001000000000000000000000]
phi_mul187_load    (load          ) [ 00000000001110000000000000000000]
iFilter_1          (load          ) [ 00000000000000000000000000000000]
add_ln38_1         (add           ) [ 00000000001111111111111111111111]
add_ln38_2         (add           ) [ 00000000001111111111111111111111]
icmp_ln38          (icmp          ) [ 00000000011111111111111111111111]
add_ln38           (add           ) [ 00000000001111111111111111111111]
br_ln38            (br            ) [ 00000000000000000000000000000000]
tmp                (bitconcatenate) [ 00000000000000000000000000000000]
p_cast8            (zext          ) [ 00000000000000000000000000000000]
empty              (add           ) [ 00000000000000000000000000000000]
p_cast             (partselect    ) [ 00000000000000000000000000000000]
p_cast_cast        (sext          ) [ 00000000000000000000000000000000]
gmem_addr          (getelementptr ) [ 00000000001111111111111111111111]
ret_ln107          (ret           ) [ 00000000000000000000000000000000]
mul_ln39_1         (mul           ) [ 00000000000110000000000000000000]
specloopname_ln38  (specloopname  ) [ 00000000000000000000000000000000]
mul_ln39           (mul           ) [ 00000000000000000000000000000000]
call_ln38          (call          ) [ 00000000000000000000000000000000]
zext_ln58          (zext          ) [ 00000000000001111111111111111111]
br_ln58            (br            ) [ 00000000011111111111111111111111]
y                  (phi           ) [ 00000000000001100000000000000000]
phi_mul            (phi           ) [ 00000000000001000000000000000000]
add_ln58_1         (add           ) [ 00000000011111111111111111111111]
icmp_ln58          (icmp          ) [ 00000000011111111111111111111111]
add_ln58           (add           ) [ 00000000011111111111111111111111]
br_ln58            (br            ) [ 00000000000000000000000000000000]
zext_ln59          (zext          ) [ 00000000000000000000000000000000]
add_ln59           (add           ) [ 00000000000000000000000000000000]
shl_ln             (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln59_1        (zext          ) [ 00000000000000000000000000000000]
add_ln59_1         (add           ) [ 00000000000000000000000000000000]
trunc_ln3          (partselect    ) [ 00000000000000000000000000000000]
sext_ln76          (sext          ) [ 00000000000000000000000000000000]
gmem_addr_2        (getelementptr ) [ 00000000000000111111111111111111]
store_ln38         (store         ) [ 00000000000000000000000000000000]
store_ln38         (store         ) [ 00000000000000000000000000000000]
store_ln38         (store         ) [ 00000000000000000000000000000000]
br_ln38            (br            ) [ 00000000000000000000000000000000]
call_ln59          (call          ) [ 00000000000000000000000000000000]
empty_65           (writereq      ) [ 00000000000000000000000000000000]
gmem_load_req      (readreq       ) [ 00000000000000000000000000000000]
specloopname_ln58  (specloopname  ) [ 00000000000000000000000000000000]
gmem_addr_read     (read          ) [ 00000000000000000000000111100000]
br_ln76            (br            ) [ 00000000011111111111111111111111]
x                  (phi           ) [ 00000000000000000000000100000000]
icmp_ln76          (icmp          ) [ 00000000011111111111111111111111]
add_ln76           (add           ) [ 00000000011111111111111111111111]
br_ln76            (br            ) [ 00000000000000000000000000000000]
empty_66           (trunc         ) [ 00000000000000000000000010000000]
call_ln17          (call          ) [ 00000000000000000000000000000000]
acc_2_loc_load     (load          ) [ 00000000000000000000000000000000]
acc                (add           ) [ 00000000000000000000000000000000]
tmp_1              (bitselect     ) [ 00000000000000000000000000000000]
and_ln99           (and           ) [ 00000000000000000000000000000000]
acc_2              (select        ) [ 00000000000000000000000000100000]
specloopname_ln76  (specloopname  ) [ 00000000000000000000000000000000]
write_ln103        (write         ) [ 00000000000000000000000000000000]
br_ln76            (br            ) [ 00000000011111111111111111111111]
empty_67           (writeresp     ) [ 00000000000000000000000000000000]
br_ln58            (br            ) [ 00000000011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numChannels">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numChannels"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="numFilters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numFilters"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputHeight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="convWidth">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="convHeight">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convHeight"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="apply_relu">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_relu"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_45_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i33.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_68_8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="phi_mul189_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul189/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="phi_mul187_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul187/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="iFilter_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iFilter/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="acc_2_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="coeff_cache_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="coeff_cache_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="coeff_cache_2_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="row_buffer_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="row_buffer_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="row_buffer_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="apply_relu_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apply_relu_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="convHeight_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convHeight_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="convWidth_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="inputHeight_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="inputWidth_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="numFilters_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numFilters_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="numChannels_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numChannels_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="biases_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="coeffs_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="output_r_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_r_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="6"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_writeresp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2"/>
<pin id="248" dir="0" index="2" bw="32" slack="7"/>
<pin id="249" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_65/15 empty_67/27 "/>
</bind>
</comp>

<comp id="251" class="1004" name="gmem_addr_read_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="13"/>
<pin id="254" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/22 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln103_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="13"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="1" slack="0"/>
<pin id="261" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/26 "/>
</bind>
</comp>

<comp id="265" class="1005" name="y_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="y_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/13 "/>
</bind>
</comp>

<comp id="277" class="1005" name="phi_mul_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_mul_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/13 "/>
</bind>
</comp>

<comp id="288" class="1005" name="x_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="x_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/23 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="3"/>
<pin id="303" dir="0" index="3" bw="32" slack="10"/>
<pin id="304" dir="0" index="4" bw="32" slack="1"/>
<pin id="305" dir="0" index="5" bw="96" slack="3"/>
<pin id="306" dir="0" index="6" bw="64" slack="8"/>
<pin id="307" dir="0" index="7" bw="32" slack="1"/>
<pin id="308" dir="0" index="8" bw="1" slack="3"/>
<pin id="309" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="12" bw="64" slack="10"/>
<pin id="313" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_68_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="0" index="3" bw="32" slack="12"/>
<pin id="321" dir="0" index="4" bw="32" slack="12"/>
<pin id="322" dir="0" index="5" bw="12" slack="12"/>
<pin id="323" dir="0" index="6" bw="96" slack="5"/>
<pin id="324" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="10" bw="64" slack="10"/>
<pin id="328" dir="0" index="11" bw="1" slack="5"/>
<pin id="329" dir="0" index="12" bw="64" slack="12"/>
<pin id="330" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="96" slack="15"/>
<pin id="337" dir="0" index="2" bw="64" slack="20"/>
<pin id="338" dir="0" index="3" bw="12" slack="22"/>
<pin id="339" dir="0" index="4" bw="32" slack="22"/>
<pin id="340" dir="0" index="5" bw="1" slack="15"/>
<pin id="341" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="9" bw="12" slack="0"/>
<pin id="345" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="13" bw="32" slack="22"/>
<pin id="349" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/23 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln17_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln38_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln38_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln38_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln17_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln17_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln17_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln17_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln17_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="3"/>
<pin id="396" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln17_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_1/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln17_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="3"/>
<pin id="408" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln17_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_7/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="1" index="2" bw="96" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_3/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="6"/>
<pin id="420" dir="0" index="1" bw="32" slack="6"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/7 empty_59/4 mul_ln66_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sub_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="7"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub79_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="7"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub79/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln45_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="7"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln68_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="7"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="phi_mul189_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="8"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul189_load/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="phi_mul187_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="8"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul187_load/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="iFilter_1_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="8"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iFilter_1/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln38_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="8"/>
<pin id="454" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln38_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln38_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="8"/>
<pin id="464" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln38_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/9 p_mid1/4 mul_ln66_2/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="34" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_cast8_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="34" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="empty_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="8"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="62" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_cast_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="62" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="gmem_addr_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="32" slack="3"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/11 mul_ln63_1/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln58_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/12 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln58_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="5"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln58_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="5"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln58_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln59_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln59_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="shl_ln_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="35" slack="0"/>
<pin id="549" dir="0" index="1" bw="33" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln59_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="35" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/13 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln59_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="35" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="12"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="62" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="3" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln76_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="62" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/13 "/>
</bind>
</comp>

<comp id="578" class="1004" name="gmem_addr_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln38_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="4"/>
<pin id="586" dir="0" index="1" bw="32" slack="12"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/13 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln38_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="4"/>
<pin id="590" dir="0" index="1" bw="32" slack="12"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/13 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln38_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="4"/>
<pin id="594" dir="0" index="1" bw="32" slack="12"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/13 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln76_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="15"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/23 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln76_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/23 "/>
</bind>
</comp>

<comp id="607" class="1004" name="empty_66_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/23 "/>
</bind>
</comp>

<comp id="612" class="1004" name="acc_2_loc_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="24"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_loc_load/25 "/>
</bind>
</comp>

<comp id="615" class="1004" name="acc_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="3"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/25 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="628" class="1004" name="and_ln99_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="24"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/25 "/>
</bind>
</comp>

<comp id="633" class="1004" name="acc_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="32" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_2/25 "/>
</bind>
</comp>

<comp id="641" class="1005" name="phi_mul189_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul189 "/>
</bind>
</comp>

<comp id="648" class="1005" name="phi_mul187_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul187 "/>
</bind>
</comp>

<comp id="655" class="1005" name="iFilter_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iFilter "/>
</bind>
</comp>

<comp id="662" class="1005" name="apply_relu_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="24"/>
<pin id="664" dir="1" index="1" bw="1" slack="24"/>
</pin_list>
<bind>
<opset="apply_relu_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="convHeight_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="convWidth_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="inputHeight_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="7"/>
<pin id="685" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="inputHeight_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="inputWidth_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputWidth_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="numFilters_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="8"/>
<pin id="699" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="numFilters_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="numChannels_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numChannels_read "/>
</bind>
</comp>

<comp id="709" class="1005" name="biases_read_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="8"/>
<pin id="711" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="biases_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="coeffs_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="10"/>
<pin id="716" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="output_r_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="12"/>
<pin id="721" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="input_r_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="12"/>
<pin id="726" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="acc_2_loc_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="22"/>
<pin id="731" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="acc_2_loc "/>
</bind>
</comp>

<comp id="735" class="1005" name="trunc_ln17_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="12"/>
<pin id="737" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="741" class="1005" name="zext_ln17_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="746" class="1005" name="zext_ln17_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln17_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="1"/>
<pin id="753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="zext_ln17_5_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_5 "/>
</bind>
</comp>

<comp id="761" class="1005" name="mul_ln17_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="1"/>
<pin id="763" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17 "/>
</bind>
</comp>

<comp id="768" class="1005" name="mul_ln17_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="1"/>
<pin id="770" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln17_2_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="96" slack="1"/>
<pin id="776" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="zext_ln17_3_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="96" slack="1"/>
<pin id="781" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_3 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln17_6_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="96" slack="1"/>
<pin id="786" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_6 "/>
</bind>
</comp>

<comp id="789" class="1005" name="zext_ln17_7_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="96" slack="1"/>
<pin id="791" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_7 "/>
</bind>
</comp>

<comp id="794" class="1005" name="sub_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="3"/>
<pin id="796" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="800" class="1005" name="sub79_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub79 "/>
</bind>
</comp>

<comp id="808" class="1005" name="mul_ln38_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="814" class="1005" name="mul_ln17_1_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="96" slack="3"/>
<pin id="816" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln17_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="mul_ln17_3_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="96" slack="5"/>
<pin id="822" dir="1" index="1" bw="96" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln17_3 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln45_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="3"/>
<pin id="827" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="831" class="1005" name="icmp_ln68_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="5"/>
<pin id="833" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln38_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="4"/>
<pin id="844" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln38_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln38_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="4"/>
<pin id="849" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln38_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln38_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="4"/>
<pin id="857" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="860" class="1005" name="gmem_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="6"/>
<pin id="862" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="mul_ln39_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="zext_ln58_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="33" slack="1"/>
<pin id="874" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln58_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln58_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="890" class="1005" name="gmem_addr_2_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="2"/>
<pin id="892" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="gmem_addr_read_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="3"/>
<pin id="898" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln76_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="909" class="1005" name="empty_66_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="12" slack="1"/>
<pin id="911" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="914" class="1005" name="acc_2_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="grp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="921" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="922" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/5 mul_ln63/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="grp_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="925" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="926" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid125/5 mul_ln66/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="110" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="112" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="116" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="126" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="128" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="264"><net_src comp="130" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="314"><net_src comp="100" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="315"><net_src comp="0" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="331"><net_src comp="108" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="333"><net_src comp="269" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="350"><net_src comp="118" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="354"><net_src comp="196" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="88" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="34" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="34" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="455"><net_src comp="442" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="445" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="448" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="448" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="442" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="448" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="98" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="0" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="521"><net_src comp="514" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="281" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="269" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="269" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="24" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="281" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="106" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="92" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="94" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="96" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="98" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="564" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="0" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="600"><net_src comp="292" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="292" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="24" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="292" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="334" pin=9"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="120" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="122" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="34" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="615" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="132" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="651"><net_src comp="136" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="658"><net_src comp="140" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="665"><net_src comp="172" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="670"><net_src comp="178" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="677"><net_src comp="184" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="299" pin=3"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="686"><net_src comp="190" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="692"><net_src comp="196" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="700"><net_src comp="202" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="705"><net_src comp="208" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="712"><net_src comp="214" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="717"><net_src comp="220" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="299" pin=12"/></net>

<net id="722"><net_src comp="226" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="727"><net_src comp="232" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="316" pin=12"/></net>

<net id="732"><net_src comp="144" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="334" pin=13"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="738"><net_src comp="351" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="744"><net_src comp="370" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="749"><net_src comp="373" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="754"><net_src comp="382" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="759"><net_src comp="385" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="764"><net_src comp="376" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="299" pin=6"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="771"><net_src comp="388" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="316" pin=10"/></net>

<net id="777"><net_src comp="394" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="782"><net_src comp="397" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="787"><net_src comp="406" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="792"><net_src comp="409" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="797"><net_src comp="422" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="803"><net_src comp="427" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="811"><net_src comp="418" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="817"><net_src comp="400" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="299" pin=5"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="823"><net_src comp="412" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="828"><net_src comp="432" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="299" pin=8"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="334" pin=5"/></net>

<net id="834"><net_src comp="437" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="316" pin=11"/></net>

<net id="845"><net_src comp="451" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="850"><net_src comp="456" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="858"><net_src comp="466" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="863"><net_src comp="508" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="869"><net_src comp="472" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="299" pin=7"/></net>

<net id="875"><net_src comp="518" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="880"><net_src comp="522" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="888"><net_src comp="532" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="893"><net_src comp="578" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="899"><net_src comp="251" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="907"><net_src comp="601" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="912"><net_src comp="607" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="334" pin=9"/></net>

<net id="917"><net_src comp="633" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="256" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 26 27 28 29 30 31 }
 - Input state : 
	Port: Conv2D_HW : gmem | {11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: Conv2D_HW : input_r | {1 }
	Port: Conv2D_HW : output_r | {1 }
	Port: Conv2D_HW : coeffs | {1 }
	Port: Conv2D_HW : biases | {1 }
	Port: Conv2D_HW : numChannels | {1 }
	Port: Conv2D_HW : numFilters | {1 }
	Port: Conv2D_HW : inputWidth | {1 }
	Port: Conv2D_HW : inputHeight | {1 }
	Port: Conv2D_HW : convWidth | {1 }
	Port: Conv2D_HW : convHeight | {1 }
	Port: Conv2D_HW : apply_relu | {1 }
  - Chain level:
	State 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
	State 2
		mul_ln17 : 1
		mul_ln17_2 : 1
	State 3
	State 4
		mul_ln17_1 : 1
		mul_ln17_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln38_1 : 1
		add_ln38_2 : 1
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		mul_ln39_1 : 1
		tmp : 1
		p_cast8 : 2
		empty : 3
		p_cast : 4
		p_cast_cast : 5
		gmem_addr : 6
	State 10
	State 11
	State 12
		zext_ln58 : 1
	State 13
		add_ln58_1 : 1
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		zext_ln59 : 1
		add_ln59 : 2
		shl_ln : 3
		zext_ln59_1 : 4
		add_ln59_1 : 5
		call_ln59 : 1
		trunc_ln3 : 6
		sext_ln76 : 7
		gmem_addr_2 : 8
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		empty_66 : 1
		call_ln17 : 2
	State 24
	State 25
		acc : 1
		tmp_1 : 2
		and_ln99 : 3
		acc_2 : 3
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_299                  |    12   |  3.176  |   1810  |   1194  |
|   call   |                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_68_8_fu_316                  |    20   |  3.176  |   2112  |   1247  |
|          | grp_Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_fu_334 |    4    |  15.88  |   1065  |   869   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    grp_fu_376                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_388                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_400                                    |    6    |    0    |   441   |   256   |
|          |                                    grp_fu_412                                    |    6    |    0    |   441   |   256   |
|    mul   |                                    grp_fu_418                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_472                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_514                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_919                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_923                                    |    3    |    0    |   165   |    50   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    sub_fu_422                                    |    0    |    0    |    0    |    39   |
|          |                                   sub79_fu_427                                   |    0    |    0    |    0    |    39   |
|          |                                 add_ln38_1_fu_451                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln38_2_fu_456                                |    0    |    0    |    0    |    39   |
|          |                                  add_ln38_fu_466                                 |    0    |    0    |    0    |    39   |
|    add   |                                   empty_fu_489                                   |    0    |    0    |    0    |    71   |
|          |                                 add_ln58_1_fu_522                                |    0    |    0    |    0    |    39   |
|          |                                  add_ln58_fu_532                                 |    0    |    0    |    0    |    39   |
|          |                                  add_ln59_fu_542                                 |    0    |    0    |    0    |    39   |
|          |                                 add_ln59_1_fu_559                                |    0    |    0    |    0    |    71   |
|          |                                  add_ln76_fu_601                                 |    0    |    0    |    0    |    39   |
|          |                                    acc_fu_615                                    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 icmp_ln45_fu_432                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln68_fu_437                                 |    0    |    0    |    0    |    18   |
|   icmp   |                                 icmp_ln38_fu_461                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln58_fu_527                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln76_fu_596                                 |    0    |    0    |    0    |    18   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                   acc_2_fu_633                                   |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                  and_ln99_fu_628                                 |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            apply_relu_read_read_fu_172                           |    0    |    0    |    0    |    0    |
|          |                            convHeight_read_read_fu_178                           |    0    |    0    |    0    |    0    |
|          |                            convWidth_read_read_fu_184                            |    0    |    0    |    0    |    0    |
|          |                           inputHeight_read_read_fu_190                           |    0    |    0    |    0    |    0    |
|          |                            inputWidth_read_read_fu_196                           |    0    |    0    |    0    |    0    |
|   read   |                            numFilters_read_read_fu_202                           |    0    |    0    |    0    |    0    |
|          |                           numChannels_read_read_fu_208                           |    0    |    0    |    0    |    0    |
|          |                              biases_read_read_fu_214                             |    0    |    0    |    0    |    0    |
|          |                              coeffs_read_read_fu_220                             |    0    |    0    |    0    |    0    |
|          |                             output_r_read_read_fu_226                            |    0    |    0    |    0    |    0    |
|          |                             input_r_read_read_fu_232                             |    0    |    0    |    0    |    0    |
|          |                            gmem_addr_read_read_fu_251                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                grp_readreq_fu_238                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                               grp_writeresp_fu_245                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             write_ln103_write_fu_256                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                 trunc_ln17_fu_351                                |    0    |    0    |    0    |    0    |
|          |                                  empty_66_fu_607                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 zext_ln17_fu_370                                 |    0    |    0    |    0    |    0    |
|          |                                zext_ln17_1_fu_373                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln17_4_fu_382                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln17_5_fu_385                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln17_2_fu_394                                |    0    |    0    |    0    |    0    |
|   zext   |                                zext_ln17_3_fu_397                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln17_6_fu_406                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln17_7_fu_409                                |    0    |    0    |    0    |    0    |
|          |                                  p_cast8_fu_485                                  |    0    |    0    |    0    |    0    |
|          |                                 zext_ln58_fu_518                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln59_fu_538                                 |    0    |    0    |    0    |    0    |
|          |                                zext_ln59_1_fu_555                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                    tmp_fu_477                                    |    0    |    0    |    0    |    0    |
|          |                                   shl_ln_fu_547                                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                   p_cast_fu_494                                  |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln3_fu_564                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                p_cast_cast_fu_504                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln76_fu_574                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                   tmp_1_fu_620                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    69   |  22.232 |   7024  |   4828  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| coeff_cache |    2   |    0   |    0   |    0   |
|coeff_cache_1|    2   |    0   |    0   |    0   |
|coeff_cache_2|    2   |    0   |    0   |    0   |
|  row_buffer |    8   |    0   |    0   |    0   |
| row_buffer_1|    8   |    0   |    0   |    0   |
| row_buffer_2|    8   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   30   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    acc_2_loc_reg_729   |   32   |
|      acc_2_reg_914     |   32   |
|   add_ln38_1_reg_842   |   32   |
|   add_ln38_2_reg_847   |   32   |
|    add_ln38_reg_855    |   32   |
|   add_ln58_1_reg_877   |   32   |
|    add_ln58_reg_885    |   32   |
|    add_ln76_reg_904    |   32   |
| apply_relu_read_reg_662|    1   |
|   biases_read_reg_709  |   64   |
|   coeffs_read_reg_714  |   64   |
| convHeight_read_reg_667|   32   |
| convWidth_read_reg_674 |   32   |
|    empty_66_reg_909    |   12   |
|   gmem_addr_2_reg_890  |   32   |
| gmem_addr_read_reg_896 |   32   |
|    gmem_addr_reg_860   |   32   |
|     iFilter_reg_655    |   32   |
|    icmp_ln45_reg_825   |    1   |
|    icmp_ln68_reg_831   |    1   |
|inputHeight_read_reg_683|   32   |
| inputWidth_read_reg_689|   32   |
|  input_r_read_reg_724  |   64   |
|   mul_ln17_1_reg_814   |   96   |
|   mul_ln17_2_reg_768   |   64   |
|   mul_ln17_3_reg_820   |   96   |
|    mul_ln17_reg_761    |   64   |
|    mul_ln38_reg_808    |   32   |
|   mul_ln39_1_reg_866   |   32   |
|numChannels_read_reg_702|   32   |
| numFilters_read_reg_697|   32   |
|  output_r_read_reg_719 |   64   |
|   phi_mul187_reg_648   |   32   |
|   phi_mul189_reg_641   |   32   |
|     phi_mul_reg_277    |   32   |
|      sub79_reg_800     |   32   |
|       sub_reg_794      |   32   |
|   trunc_ln17_reg_735   |   12   |
|        x_reg_288       |   32   |
|        y_reg_265       |   32   |
|   zext_ln17_1_reg_746  |   64   |
|   zext_ln17_2_reg_774  |   96   |
|   zext_ln17_3_reg_779  |   96   |
|   zext_ln17_4_reg_751  |   64   |
|   zext_ln17_5_reg_756  |   64   |
|   zext_ln17_6_reg_784  |   96   |
|   zext_ln17_7_reg_789  |   96   |
|    zext_ln17_reg_741   |   64   |
|    zext_ln58_reg_872   |   33   |
+------------------------+--------+
|          Total         |  2140  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               grp_writeresp_fu_245                               |  p0  |   2  |   1  |    2   |
|                                     y_reg_265                                    |  p0  |   2  |  32  |   64   ||    9    |
| grp_Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_fu_334 |  p9  |   2  |  12  |   24   ||    9    |
|                                    grp_fu_376                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_376                                    |  p1  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_388                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_388                                    |  p1  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_400                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_400                                    |  p1  |   2  |  64  |   128  ||    9    |
|                                    grp_fu_412                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_412                                    |  p1  |   2  |  64  |   128  ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                      |      |      |      |   730  ||  17.468 ||    90   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   69   |   22   |  7024  |  4828  |    -   |
|   Memory  |   30   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |  2140  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   30   |   69   |   39   |  9164  |  4918  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
