{"coverage": 81.10387121502491, "raw_data": {"meta": {"format": 3, "version": "7.13.1", "timestamp": "2026-02-04T19:53:58.702711", "branch_coverage": false, "show_contexts": false}, "files": {"src/tmc_driver/__init__.py": {"executed_lines": [29, 30, 31, 32, 35, 44, 47, 48, 51, 52, 55, 56, 57, 58, 59, 60, 62], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [29, 30, 31, 32, 35, 44, 47, 48, 51, 52, 55, 56, 57, 58, 59, 60, 62], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [29, 30, 31, 32, 35, 44, 47, 48, 51, 52, 55, 56, 57, 58, 59, 60, 62], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_exceptions.py": {"executed_lines": [3, 7, 11, 15, 19], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [3, 7, 11, 15, 19], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 3}, "TmcDriverException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 7}, "TmcComException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 11}, "TmcMotionControlException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 15}, "TmcEnableControlException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "": {"executed_lines": [3, 7, 11, 15, 19], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_math.py": {"executed_lines": [4, 15, 18, 29, 32, 42, 45, 47, 50, 61, 64, 66, 67, 68, 71, 82, 83, 84, 85, 86, 89, 91, 92, 93, 95, 97], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"rps_to_vactual": {"executed_lines": [15], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 4}, "vactual_to_rps": {"executed_lines": [29], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 18}, "rps_to_steps": {"executed_lines": [42], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 32}, "steps_to_rps": {"executed_lines": [47], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 45}, "rps_to_tstep": {"executed_lines": [61], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 50}, "steps_to_tstep": {"executed_lines": [66, 67, 68], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 64}, "constrain": {"executed_lines": [82, 83, 84, 85, 86], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 71}, "mean": {"executed_lines": [91, 92, 93, 95, 97], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 89}, "": {"executed_lines": [4, 18, 32, 45, 50, 64, 71, 89], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [4, 15, 18, 29, 32, 42, 45, 47, 50, 61, 64, 66, 67, 68, 71, 82, 83, 84, 85, 86, 89, 91, 92, 93, 95, 97], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_stallguard.py": {"executed_lines": [12, 13, 14, 15, 16, 17, 18, 19, 20, 26, 29, 48, 55, 64, 65, 69, 70, 80, 82, 83, 85, 89, 91, 92, 93, 94, 96, 110, 113, 118, 120, 121, 123, 124, 128, 129, 130, 132, 166, 175, 176, 178, 188, 190, 198, 200, 202, 204, 206, 217, 219, 220, 221, 225, 250, 252, 255, 256, 257, 258, 260, 261, 263, 270, 274, 276, 277, 278, 279, 281, 282, 285, 287, 296, 301, 302, 304, 306, 307, 308, 310, 312, 313, 314, 315, 316, 317, 318, 320, 325, 329, 330, 335, 339, 341, 343, 344, 348, 352, 356], "summary": {"covered_lines": 100, "num_statements": 123, "percent_covered": 81.30081300813008, "percent_covered_display": "81", "missing_lines": 23, "excluded_lines": 2, "percent_statements_covered": 81.30081300813008, "percent_statements_covered_display": "81"}, "missing_lines": [67, 71, 72, 75, 76, 77, 78, 87, 152, 154, 155, 156, 157, 158, 159, 160, 162, 203, 251, 253, 283, 297, 334], "excluded_lines": [53, 60], "functions": {"StallGuard.set_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [53], "start_line": 48}, "StallGuard.get_microstepping_resolution": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [60], "start_line": 55}, "StallGuard.sg_callback": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 6, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [71, 72, 75, 76, 77, 78], "excluded_lines": [], "start_line": 70}, "StallGuard.__init__": {"executed_lines": [82, 83], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 80}, "StallGuard.__del__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [87], "excluded_lines": [], "start_line": 85}, "StallGuard.deinit": {"executed_lines": [91, 92, 93, 94], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 89}, "StallGuard.set_stallguard_callback": {"executed_lines": [110, 113, 118, 120, 121, 123, 124, 128, 129, 130], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 96}, "StallGuard.enable_coolstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [152, 154, 155, 156, 157, 158, 159, 160, 162], "excluded_lines": [], "start_line": 132}, "StallGuard.get_stallguard_result": {"executed_lines": [175, 176], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 166}, "StallGuard._set_stallguard_threshold": {"executed_lines": [188], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 178}, "StallGuard._set_coolstep_threshold": {"executed_lines": [198], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 190}, "StallGuard._reset_current_pos": {"executed_lines": [202, 204], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [203], "excluded_lines": [], "start_line": 200}, "StallGuard.stallguard_setup": {"executed_lines": [217, 219, 220, 221], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 206}, "StallGuard.do_homing": {"executed_lines": [250, 252, 255, 256, 257, 258, 260, 261, 263, 270, 274, 276, 277, 278, 279, 281, 282, 285], "summary": {"covered_lines": 18, "num_statements": 21, "percent_covered": 85.71428571428571, "percent_covered_display": "86", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 85.71428571428571, "percent_statements_covered_display": "86"}, "missing_lines": [251, 253, 283], "excluded_lines": [], "start_line": 225}, "StallGuard.test_stallguard_threshold": {"executed_lines": [296, 301, 302, 304, 306, 307, 308, 310, 312, 313, 314, 315, 316, 317, 318, 320, 325, 329, 330, 335, 339, 341, 343, 344, 348, 352, 356], "summary": {"covered_lines": 27, "num_statements": 29, "percent_covered": 93.10344827586206, "percent_covered_display": "93", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 93.10344827586206, "percent_statements_covered_display": "93"}, "missing_lines": [297, 334], "excluded_lines": [], "start_line": 287}, "": {"executed_lines": [12, 13, 14, 15, 16, 17, 18, 19, 20, 26, 29, 48, 55, 64, 65, 69, 70, 80, 85, 89, 96, 132, 166, 178, 190, 200, 206, 225, 287], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"StallGuard": {"executed_lines": [82, 83, 91, 92, 93, 94, 110, 113, 118, 120, 121, 123, 124, 128, 129, 130, 175, 176, 188, 198, 202, 204, 217, 219, 220, 221, 250, 252, 255, 256, 257, 258, 260, 261, 263, 270, 274, 276, 277, 278, 279, 281, 282, 285, 296, 301, 302, 304, 306, 307, 308, 310, 312, 313, 314, 315, 316, 317, 318, 320, 325, 329, 330, 335, 339, 341, 343, 344, 348, 352, 356], "summary": {"covered_lines": 71, "num_statements": 94, "percent_covered": 75.53191489361703, "percent_covered_display": "76", "missing_lines": 23, "excluded_lines": 2, "percent_statements_covered": 75.53191489361703, "percent_statements_covered_display": "76"}, "missing_lines": [67, 71, 72, 75, 76, 77, 78, 87, 152, 154, 155, 156, 157, 158, 159, 160, 162, 203, 251, 253, 283, 297, 334], "excluded_lines": [53, 60], "start_line": 29}, "": {"executed_lines": [12, 13, 14, 15, 16, 17, 18, 19, 20, 26, 29, 48, 55, 64, 65, 69, 70, 80, 85, 89, 96, 132, 166, 178, 190, 200, 206, 225, 287], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_stepperdriver.py": {"executed_lines": [14, 15, 18, 19, 20, 27, 28, 29, 30, 31, 32, 35, 49, 81, 106, 107, 108, 109, 111, 112, 113, 115, 117, 119, 120, 122, 123, 125, 127, 129, 131, 132, 133, 134, 135, 136, 137, 138, 139, 143, 145, 146, 150, 152, 156, 159, 161, 162, 163, 167, 171, 173, 174, 178, 182, 184, 186, 190, 192, 196, 198, 204], "summary": {"covered_lines": 62, "num_statements": 72, "percent_covered": 86.11111111111111, "percent_covered_display": "86", "missing_lines": 10, "excluded_lines": 13, "percent_statements_covered": 86.11111111111111, "percent_statements_covered_display": "86"}, "missing_lines": [16, 17, 147, 183, 200, 206, 207, 208, 209, 210], "excluded_lines": [64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77], "functions": {"TmcStepperDriver.__init__": {"executed_lines": [106, 107, 108, 109, 111, 112, 113, 115, 117, 119, 120, 122, 123], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 81}, "TmcStepperDriver.__del__": {"executed_lines": [127], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 125}, "TmcStepperDriver.deinit": {"executed_lines": [131, 132, 133, 134, 135, 136, 137, 138, 139], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 129}, "TmcStepperDriver.__getattr__": {"executed_lines": [145, 146, 150, 152], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [147], "excluded_lines": [], "start_line": 143}, "TmcStepperDriver.__setattr__": {"executed_lines": [159, 161, 162, 163, 167], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 156}, "TmcStepperDriver.set_motor_enabled": {"executed_lines": [173, 174], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 171}, "TmcStepperDriver.run_to_position_steps": {"executed_lines": [182, 184], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [183], "excluded_lines": [], "start_line": 178}, "TmcStepperDriver.run_to_position_fullsteps": {"executed_lines": [190], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 186}, "TmcStepperDriver.run_to_position_revolutions": {"executed_lines": [196], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 192}, "TmcStepperDriver.reset_position": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [200], "excluded_lines": [], "start_line": 198}, "TmcStepperDriver.test_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 5, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [206, 207, 208, 209, 210], "excluded_lines": [], "start_line": 204}, "": {"executed_lines": [14, 15, 18, 19, 20, 27, 28, 29, 30, 31, 32, 35, 49, 81, 125, 129, 143, 156, 171, 178, 186, 192, 198, 204], "summary": {"covered_lines": 24, "num_statements": 26, "percent_covered": 92.3076923076923, "percent_covered_display": "92", "missing_lines": 2, "excluded_lines": 13, "percent_statements_covered": 92.3076923076923, "percent_statements_covered_display": "92"}, "missing_lines": [16, 17], "excluded_lines": [64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77], "start_line": 1}}, "classes": {"TmcStepperDriver": {"executed_lines": [106, 107, 108, 109, 111, 112, 113, 115, 117, 119, 120, 122, 123, 127, 131, 132, 133, 134, 135, 136, 137, 138, 139, 145, 146, 150, 152, 159, 161, 162, 163, 167, 173, 174, 182, 184, 190, 196], "summary": {"covered_lines": 38, "num_statements": 46, "percent_covered": 82.6086956521739, "percent_covered_display": "83", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 82.6086956521739, "percent_statements_covered_display": "83"}, "missing_lines": [147, 183, 200, 206, 207, 208, 209, 210], "excluded_lines": [], "start_line": 35}, "": {"executed_lines": [14, 15, 18, 19, 20, 27, 28, 29, 30, 31, 32, 35, 49, 81, 125, 129, 143, 156, 171, 178, 186, 192, 198, 204], "summary": {"covered_lines": 24, "num_statements": 26, "percent_covered": 92.3076923076923, "percent_covered_display": "92", "missing_lines": 2, "excluded_lines": 13, "percent_statements_covered": 92.3076923076923, "percent_statements_covered_display": "92"}, "missing_lines": [16, 17], "excluded_lines": [64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77], "start_line": 1}}}, "src/tmc_driver/_tmc_validation.py": {"executed_lines": [6, 7, 10, 13, 27, 28, 29], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"validate_submodule": {"executed_lines": [27, 28, 29], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "": {"executed_lines": [6, 7, 10, 13], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [6, 7, 10, 13, 27, 28, 29], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_xxxx.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 35, 38, 39, 40, 41, 42, 53, 82, 84, 85, 87, 91, 92, 95, 98, 102, 103, 104, 105, 108, 109, 110, 111, 112, 114, 115, 116, 118, 120, 121, 122, 123, 124, 126, 128, 130, 132, 133, 134, 135, 139, 141, 142, 143, 144, 145, 152, 160, 162, 163, 165, 174, 175, 176, 180, 198, 207, 215, 224, 232, 241, 249, 257, 259, 260, 261, 263, 265, 273, 277, 279, 287, 288, 290, 291, 292, 303, 324, 340, 344, 355, 375, 392, 403, 417, 419, 425, 427, 429, 432, 435, 436, 437, 440, 444, 445, 448, 451, 453, 459, 461, 469, 470, 471, 473, 475, 476, 477, 478, 479, 481], "summary": {"covered_lines": 123, "num_statements": 175, "percent_covered": 70.28571428571429, "percent_covered_display": "70", "missing_lines": 52, "excluded_lines": 22, "percent_statements_covered": 70.28571428571429, "percent_statements_covered_display": "70"}, "missing_lines": [146, 147, 148, 149, 150, 161, 177, 204, 205, 213, 221, 222, 230, 238, 239, 247, 274, 319, 322, 352, 353, 366, 367, 370, 371, 372, 373, 379, 380, 382, 383, 384, 385, 387, 388, 390, 398, 399, 418, 422, 426, 428, 430, 441, 449, 460, 464, 483, 484, 486, 487, 489], "excluded_lines": [182, 183, 184, 185, 186, 187, 188, 190, 191, 192, 193, 194, 195, 196, 294, 295, 296, 297, 298, 299, 300, 301], "functions": {"TmcXXXX.__init__": {"executed_lines": [82, 84, 85, 87, 91, 92, 95, 98, 102, 103, 104, 105, 108, 109, 110, 111, 112, 114, 115, 116], "summary": {"covered_lines": 20, "num_statements": 20, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 53}, "TmcXXXX._init": {"executed_lines": [120, 121, 122, 123, 124], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 118}, "TmcXXXX.__del__": {"executed_lines": [128], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 126}, "TmcXXXX.deinit": {"executed_lines": [132, 133, 134, 135], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 130}, "TmcXXXX.clear_gstat_verify": {"executed_lines": [141, 142, 143, 144, 145], "summary": {"covered_lines": 5, "num_statements": 10, "percent_covered": 50.0, "percent_covered_display": "50", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 50.0, "percent_statements_covered_display": "50"}, "missing_lines": [146, 147, 148, 149, 150], "excluded_lines": [], "start_line": 139}, "TmcXXXX.read_steps_per_rev": {"executed_lines": [160, 162, 163], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [161], "excluded_lines": [], "start_line": 152}, "TmcXXXX._get_register": {"executed_lines": [174, 175, 176, 180], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [177], "excluded_lines": [], "start_line": 165}, "TmcXXXX.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [184, 185, 186, 187, 188], "start_line": 183}, "TmcXXXX.set_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [192, 193, 194, 195, 196], "start_line": 191}, "TmcXXXX.get_direction_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [204, 205], "excluded_lines": [], "start_line": 198}, "TmcXXXX.set_direction_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [213], "excluded_lines": [], "start_line": 207}, "TmcXXXX.get_interpolation": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [221, 222], "excluded_lines": [], "start_line": 215}, "TmcXXXX.set_interpolation": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [230], "excluded_lines": [], "start_line": 224}, "TmcXXXX.get_toff": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [238, 239], "excluded_lines": [], "start_line": 232}, "TmcXXXX.set_toff": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [247], "excluded_lines": [], "start_line": 241}, "TmcXXXX.read_microstepping_resolution": {"executed_lines": [257, 259, 260, 261, 263], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 249}, "TmcXXXX.get_microstepping_resolution": {"executed_lines": [273, 277], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [274], "excluded_lines": [], "start_line": 265}, "TmcXXXX.set_microstepping_resolution": {"executed_lines": [287, 288, 290, 291, 292], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 279}, "TmcXXXX.set_current_peak": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [301], "start_line": 295}, "TmcXXXX.set_current_rms": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [319, 322], "excluded_lines": [], "start_line": 303}, "TmcXXXX.set_current": {"executed_lines": [340], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 324}, "TmcXXXX.get_microstep_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [352, 353], "excluded_lines": [], "start_line": 344}, "TmcXXXX.get_microstep_counter_in_steps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 6, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [366, 367, 370, 371, 372, 373], "excluded_lines": [], "start_line": 355}, "TmcXXXX.read_register": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [379, 380, 382, 383, 384, 385, 387, 388, 390], "excluded_lines": [], "start_line": 375}, "TmcXXXX.set_hybrid_threshold_speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [398, 399], "excluded_lines": [], "start_line": 392}, "TmcXXXX.test_pin": {"executed_lines": [417, 419, 425, 427, 429, 432, 435, 436, 437, 440, 444, 445, 448, 451], "summary": {"covered_lines": 14, "num_statements": 21, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [418, 422, 426, 428, 430, 441, 449], "excluded_lines": [], "start_line": 403}, "TmcXXXX.test_dir_step_en": {"executed_lines": [459, 461, 469, 470, 471, 473, 475, 476, 477, 478, 479], "summary": {"covered_lines": 11, "num_statements": 13, "percent_covered": 84.61538461538461, "percent_covered_display": "85", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 84.61538461538461, "percent_statements_covered_display": "85"}, "missing_lines": [460, 464], "excluded_lines": [], "start_line": 453}, "TmcXXXX.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 5, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [483, 484, 486, 487, 489], "excluded_lines": [], "start_line": 481}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 35, 38, 39, 40, 41, 42, 53, 118, 126, 130, 139, 152, 165, 198, 207, 215, 224, 232, 241, 249, 265, 279, 303, 324, 344, 355, 375, 392, 403, 453, 481], "summary": {"covered_lines": 43, "num_statements": 43, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 11, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [182, 183, 190, 191, 294, 295, 296, 297, 298, 299, 300], "start_line": 1}}, "classes": {"TmcXXXX": {"executed_lines": [82, 84, 85, 87, 91, 92, 95, 98, 102, 103, 104, 105, 108, 109, 110, 111, 112, 114, 115, 116, 120, 121, 122, 123, 124, 128, 132, 133, 134, 135, 141, 142, 143, 144, 145, 160, 162, 163, 174, 175, 176, 180, 257, 259, 260, 261, 263, 273, 277, 287, 288, 290, 291, 292, 340, 417, 419, 425, 427, 429, 432, 435, 436, 437, 440, 444, 445, 448, 451, 459, 461, 469, 470, 471, 473, 475, 476, 477, 478, 479], "summary": {"covered_lines": 80, "num_statements": 132, "percent_covered": 60.60606060606061, "percent_covered_display": "61", "missing_lines": 52, "excluded_lines": 11, "percent_statements_covered": 60.60606060606061, "percent_statements_covered_display": "61"}, "missing_lines": [146, 147, 148, 149, 150, 161, 177, 204, 205, 213, 221, 222, 230, 238, 239, 247, 274, 319, 322, 352, 353, 366, 367, 370, 371, 372, 373, 379, 380, 382, 383, 384, 385, 387, 388, 390, 398, 399, 418, 422, 426, 428, 430, 441, 449, 460, 464, 483, 484, 486, 487, 489], "excluded_lines": [184, 185, 186, 187, 188, 192, 193, 194, 195, 196, 301], "start_line": 35}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 35, 38, 39, 40, 41, 42, 53, 118, 126, 130, 139, 152, 165, 198, 207, 215, 224, 232, 241, 249, 265, 279, 303, 324, 344, 355, 375, 392, 403, 453, 481], "summary": {"covered_lines": 43, "num_statements": 43, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 11, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [182, 183, 190, 191, 294, 295, 296, 297, 298, 299, 300], "start_line": 1}}}, "src/tmc_driver/com/__init__.py": {"executed_lines": [21, 22, 37, 40, 41, 43, 44, 45, 47, 71], "summary": {"covered_lines": 10, "num_statements": 28, "percent_covered": 35.714285714285715, "percent_covered_display": "36", "missing_lines": 18, "excluded_lines": 8, "percent_statements_covered": 35.714285714285715, "percent_statements_covered_display": "36"}, "missing_lines": [33, 34, 48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68], "excluded_lines": [24, 26, 27, 28, 29, 30, 31, 32], "functions": {"__getattr__": {"executed_lines": [40, 41, 43, 44, 45, 47], "summary": {"covered_lines": 6, "num_statements": 22, "percent_covered": 27.272727272727273, "percent_covered_display": "27", "missing_lines": 16, "excluded_lines": 0, "percent_statements_covered": 27.272727272727273, "percent_statements_covered_display": "27"}, "missing_lines": [48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68], "excluded_lines": [], "start_line": 37}, "": {"executed_lines": [21, 22, 37, 71], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 8, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [33, 34], "excluded_lines": [24, 26, 27, 28, 29, 30, 31, 32], "start_line": 1}}, "classes": {"": {"executed_lines": [21, 22, 37, 40, 41, 43, 44, 45, 47, 71], "summary": {"covered_lines": 10, "num_statements": 28, "percent_covered": 35.714285714285715, "percent_covered_display": "36", "missing_lines": 18, "excluded_lines": 8, "percent_statements_covered": 35.714285714285715, "percent_statements_covered_display": "36"}, "missing_lines": [33, 34, 48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68], "excluded_lines": [24, 26, 27, 28, 29, 30, 31, 32], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com.py": {"executed_lines": [4, 5, 6, 7, 8, 11, 18, 20, 22, 23, 24, 26, 28, 29, 32, 35, 36, 40, 41, 43, 45, 46, 48, 50, 51, 53, 55, 57, 58, 59, 60, 70, 76, 78, 87, 89], "summary": {"covered_lines": 36, "num_statements": 38, "percent_covered": 94.73684210526316, "percent_covered_display": "95", "missing_lines": 2, "excluded_lines": 43, "percent_statements_covered": 94.73684210526316, "percent_statements_covered_display": "95"}, "missing_lines": [38, 88], "excluded_lines": [62, 63, 64, 66, 67, 68, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 105, 106, 107, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 122, 123, 124, 126, 127, 128, 130, 131, 132], "functions": {"compute_crc8_atm": {"executed_lines": [18, 20, 22, 23, 24, 26, 28, 29], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 11}, "TmcCom.tmc_logger": {"executed_lines": [43], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 41}, "TmcCom.driver_address": {"executed_lines": [53], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 51}, "TmcCom.__init__": {"executed_lines": [57, 58, 59, 60], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 55}, "TmcCom.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64], "start_line": 63}, "TmcCom.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [68], "start_line": 67}, "TmcCom.set_get_register_callback": {"executed_lines": [76], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 70}, "TmcCom.get_register": {"executed_lines": [87, 89], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [88], "excluded_lines": [], "start_line": 78}, "TmcCom.read_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 11, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103], "start_line": 92}, "TmcCom.read_int": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [107], "start_line": 106}, "TmcCom.write_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 10, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [111, 112, 113, 114, 115, 116, 117, 118, 119, 120], "start_line": 110}, "TmcCom.write_reg_check": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [124], "start_line": 123}, "TmcCom.flush_com_buffer": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [128], "start_line": 127}, "TmcCom.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [132], "start_line": 131}, "": {"executed_lines": [4, 5, 6, 7, 8, 11, 32, 35, 36, 40, 41, 45, 46, 50, 51, 55, 70, 78], "summary": {"covered_lines": 18, "num_statements": 18, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 16, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [62, 63, 66, 67, 91, 92, 105, 106, 109, 110, 122, 123, 126, 127, 130, 131], "start_line": 1}}, "classes": {"TmcCom": {"executed_lines": [43, 48, 53, 57, 58, 59, 60, 76, 87, 89], "summary": {"covered_lines": 10, "num_statements": 12, "percent_covered": 83.33333333333333, "percent_covered_display": "83", "missing_lines": 2, "excluded_lines": 27, "percent_statements_covered": 83.33333333333333, "percent_statements_covered_display": "83"}, "missing_lines": [38, 88], "excluded_lines": [64, 68, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 107, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 124, 128, 132], "start_line": 32}, "": {"executed_lines": [4, 5, 6, 7, 8, 11, 18, 20, 22, 23, 24, 26, 28, 29, 32, 35, 36, 40, 41, 45, 46, 50, 51, 55, 70, 78], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 16, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [62, 63, 66, 67, 91, 92, 105, 106, 109, 110, 122, 123, 126, 127, 130, 131], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_spi.py": {"executed_lines": [8, 9, 10, 13, 21, 34, 36, 38, 39, 40, 42, 44, 45, 60, 61, 62, 64, 66, 68, 71, 80], "summary": {"covered_lines": 21, "num_statements": 28, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [46, 47, 48, 49, 50, 54, 58], "excluded_lines": [], "functions": {"TmcComSpi.__init__": {"executed_lines": [34, 36, 38, 39, 40], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 21}, "TmcComSpi.init": {"executed_lines": [44, 45, 60, 61, 62], "summary": {"covered_lines": 5, "num_statements": 12, "percent_covered": 41.666666666666664, "percent_covered_display": "42", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 41.666666666666664, "percent_statements_covered_display": "42"}, "missing_lines": [46, 47, 48, 49, 50, 54, 58], "excluded_lines": [], "start_line": 42}, "TmcComSpi.__del__": {"executed_lines": [66], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 64}, "TmcComSpi.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 68}, "TmcComSpi._spi_transfer": {"executed_lines": [80], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 71}, "": {"executed_lines": [8, 9, 10, 13, 21, 42, 64, 68, 71], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcComSpi": {"executed_lines": [34, 36, 38, 39, 40, 44, 45, 60, 61, 62, 66, 80], "summary": {"covered_lines": 12, "num_statements": 19, "percent_covered": 63.1578947368421, "percent_covered_display": "63", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 63.1578947368421, "percent_statements_covered_display": "63"}, "missing_lines": [46, 47, 48, 49, 50, 54, 58], "excluded_lines": [], "start_line": 13}, "": {"executed_lines": [8, 9, 10, 13, 21, 42, 64, 68, 71], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_spi_base.py": {"executed_lines": [9, 10, 11, 12, 15, 23, 25, 27, 29, 30, 51, 62, 63, 65, 66, 68, 75, 77, 79, 81, 84, 86, 99, 100, 102, 116, 118, 119, 120, 121, 123, 125, 127, 140, 141, 143, 146], "summary": {"covered_lines": 37, "num_statements": 50, "percent_covered": 74.0, "percent_covered_display": "74", "missing_lines": 13, "excluded_lines": 16, "percent_statements_covered": 74.0, "percent_statements_covered_display": "74"}, "missing_lines": [76, 78, 80, 82, 155, 156, 158, 159, 160, 161, 162, 163, 164], "excluded_lines": [32, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49], "functions": {"TmcComSpiBase.__init__": {"executed_lines": [25, 27, 29, 30], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "TmcComSpiBase.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [34], "start_line": 33}, "TmcComSpiBase.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [38], "start_line": 37}, "TmcComSpiBase._spi_transfer": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [42, 43, 44, 45, 46, 47, 48, 49], "start_line": 41}, "TmcComSpiBase.read_reg": {"executed_lines": [62, 63, 65, 66, 68, 75, 77, 79, 81, 84], "summary": {"covered_lines": 10, "num_statements": 14, "percent_covered": 71.42857142857143, "percent_covered_display": "71", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 71.42857142857143, "percent_statements_covered_display": "71"}, "missing_lines": [76, 78, 80, 82], "excluded_lines": [], "start_line": 51}, "TmcComSpiBase.read_int": {"executed_lines": [99, 100], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 86}, "TmcComSpiBase.write_reg": {"executed_lines": [116, 118, 119, 120, 121, 123, 125], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 102}, "TmcComSpiBase.write_reg_check": {"executed_lines": [140, 141], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 127}, "TmcComSpiBase.flush_com_buffer": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 143}, "TmcComSpiBase.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [155, 156, 158, 159, 160, 161, 162, 163, 164], "excluded_lines": [], "start_line": 146}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 51, 86, 102, 127, 143, 146], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41], "start_line": 1}}, "classes": {"TmcComSpiBase": {"executed_lines": [25, 27, 29, 30, 62, 63, 65, 66, 68, 75, 77, 79, 81, 84, 99, 100, 116, 118, 119, 120, 121, 123, 125, 140, 141], "summary": {"covered_lines": 25, "num_statements": 38, "percent_covered": 65.78947368421052, "percent_covered_display": "66", "missing_lines": 13, "excluded_lines": 10, "percent_statements_covered": 65.78947368421052, "percent_statements_covered_display": "66"}, "missing_lines": [76, 78, 80, 82, 155, 156, 158, 159, 160, 161, 162, 163, 164], "excluded_lines": [34, 38, 42, 43, 44, 45, 46, 47, 48, 49], "start_line": 15}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 51, 86, 102, 127, 143, 146], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_uart.py": {"executed_lines": [5, 6, 7, 10, 18, 25, 27, 29, 30, 32, 33, 35, 37, 38, 61, 65, 67, 70, 71, 72, 75, 77, 79, 81, 83, 85, 88, 97, 99, 101, 103, 105, 106, 107], "summary": {"covered_lines": 34, "num_statements": 46, "percent_covered": 73.91304347826087, "percent_covered_display": "74", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 73.91304347826087, "percent_statements_covered_display": "74"}, "missing_lines": [39, 40, 41, 42, 43, 48, 50, 51, 59, 62, 68, 86], "excluded_lines": [], "functions": {"TmcComUart.__init__": {"executed_lines": [25, 27, 29, 30, 32, 33], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 18}, "TmcComUart.init": {"executed_lines": [37, 38, 61, 65, 67, 70, 71, 72, 75, 77], "summary": {"covered_lines": 10, "num_statements": 21, "percent_covered": 47.61904761904762, "percent_covered_display": "48", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 47.61904761904762, "percent_statements_covered_display": "48"}, "missing_lines": [39, 40, 41, 42, 43, 48, 50, 51, 59, 62, 68], "excluded_lines": [], "start_line": 35}, "TmcComUart.__del__": {"executed_lines": [81], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 79}, "TmcComUart.deinit": {"executed_lines": [85], "summary": {"covered_lines": 1, "num_statements": 2, "percent_covered": 50.0, "percent_covered_display": "50", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 50.0, "percent_statements_covered_display": "50"}, "missing_lines": [86], "excluded_lines": [], "start_line": 83}, "TmcComUart._uart_write": {"executed_lines": [97], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 88}, "TmcComUart._uart_read": {"executed_lines": [101], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 99}, "TmcComUart._uart_flush": {"executed_lines": [105, 106, 107], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 103}, "": {"executed_lines": [5, 6, 7, 10, 18, 35, 79, 83, 88, 99, 103], "summary": {"covered_lines": 11, "num_statements": 11, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcComUart": {"executed_lines": [25, 27, 29, 30, 32, 33, 37, 38, 61, 65, 67, 70, 71, 72, 75, 77, 81, 85, 97, 101, 105, 106, 107], "summary": {"covered_lines": 23, "num_statements": 35, "percent_covered": 65.71428571428571, "percent_covered_display": "66", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 65.71428571428571, "percent_statements_covered_display": "66"}, "missing_lines": [39, 40, 41, 42, 43, 48, 50, 51, 59, 62, 68, 86], "excluded_lines": [], "start_line": 10}, "": {"executed_lines": [5, 6, 7, 10, 18, 35, 79, 83, 88, 99, 103], "summary": {"covered_lines": 11, "num_statements": 11, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_uart_base.py": {"executed_lines": [9, 10, 11, 12, 15, 23, 25, 27, 29, 30, 66, 81, 83, 86, 88, 89, 90, 92, 93, 97, 99, 101, 103, 105, 121, 123, 126, 127, 128, 129, 131, 132, 134, 135, 141, 146, 148, 153, 154, 156, 173, 175, 178, 180, 181, 183, 184, 185, 186, 188, 190, 191, 195, 197, 199, 216, 218, 219, 221, 224, 225, 226, 227, 228, 229, 230, 236, 238, 240, 242, 357], "summary": {"covered_lines": 71, "num_statements": 156, "percent_covered": 45.51282051282051, "percent_covered_display": "46", "missing_lines": 85, "excluded_lines": 29, "percent_statements_covered": 45.51282051282051, "percent_statements_covered_display": "46"}, "missing_lines": [82, 84, 94, 122, 124, 130, 142, 149, 174, 176, 192, 193, 222, 231, 232, 233, 234, 239, 256, 257, 258, 259, 261, 262, 263, 265, 266, 267, 269, 270, 271, 272, 274, 276, 277, 280, 282, 283, 285, 286, 287, 289, 290, 291, 293, 295, 296, 301, 302, 305, 306, 307, 310, 312, 316, 318, 319, 327, 334, 337, 338, 340, 341, 345, 347, 348, 349, 351, 353, 355, 371, 373, 374, 375, 376, 377, 380, 382, 383, 384, 386, 387, 391, 392, 394], "excluded_lines": [32, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64], "functions": {"TmcComUartBase.__init__": {"executed_lines": [25, 27, 29, 30], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "TmcComUartBase.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [34], "start_line": 33}, "TmcComUartBase.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [38], "start_line": 37}, "TmcComUartBase._uart_write": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [42, 43, 44, 45, 46, 47, 48, 49], "start_line": 41}, "TmcComUartBase._uart_read": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [53, 54, 55, 56, 57, 58, 59, 60], "start_line": 52}, "TmcComUartBase._uart_flush": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64], "start_line": 63}, "TmcComUartBase.read_reg": {"executed_lines": [81, 83, 86, 88, 89, 90, 92, 93, 97, 99, 101, 103], "summary": {"covered_lines": 12, "num_statements": 15, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [82, 84, 94], "excluded_lines": [], "start_line": 66}, "TmcComUartBase.read_int": {"executed_lines": [121, 123, 126, 127, 128, 129, 131, 132, 134, 135, 141, 146, 148, 153, 154], "summary": {"covered_lines": 15, "num_statements": 20, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [122, 124, 130, 142, 149], "excluded_lines": [], "start_line": 105}, "TmcComUartBase.write_reg": {"executed_lines": [173, 175, 178, 180, 181, 183, 184, 185, 186, 188, 190, 191, 195, 197], "summary": {"covered_lines": 14, "num_statements": 18, "percent_covered": 77.77777777777777, "percent_covered_display": "78", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 77.77777777777777, "percent_statements_covered_display": "78"}, "missing_lines": [174, 176, 192, 193], "excluded_lines": [], "start_line": 156}, "TmcComUartBase.write_reg_check": {"executed_lines": [216, 218, 219, 221, 224, 225, 226, 227, 228, 229, 230], "summary": {"covered_lines": 11, "num_statements": 16, "percent_covered": 68.75, "percent_covered_display": "69", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 68.75, "percent_statements_covered_display": "69"}, "missing_lines": [222, 231, 232, 233, 234], "excluded_lines": [], "start_line": 199}, "TmcComUartBase.flush_com_buffer": {"executed_lines": [238, 240], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [239], "excluded_lines": [], "start_line": 236}, "TmcComUartBase.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 52, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 52, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [256, 257, 258, 259, 261, 262, 263, 265, 266, 267, 269, 270, 271, 272, 274, 276, 277, 280, 282, 283, 285, 286, 287, 289, 290, 291, 293, 295, 296, 301, 302, 305, 306, 307, 310, 312, 316, 318, 319, 327, 334, 337, 338, 340, 341, 345, 347, 348, 349, 351, 353, 355], "excluded_lines": [], "start_line": 242}, "TmcComUartBase.scan_for_devices": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 15, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 15, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [371, 373, 374, 375, 376, 377, 380, 382, 383, 384, 386, 387, 391, 392, 394], "excluded_lines": [], "start_line": 357}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 66, 105, 156, 199, 236, 242, 357], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 10, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41, 51, 52, 62, 63], "start_line": 1}}, "classes": {"TmcComUartBase": {"executed_lines": [25, 27, 29, 30, 81, 83, 86, 88, 89, 90, 92, 93, 97, 99, 101, 103, 121, 123, 126, 127, 128, 129, 131, 132, 134, 135, 141, 146, 148, 153, 154, 173, 175, 178, 180, 181, 183, 184, 185, 186, 188, 190, 191, 195, 197, 216, 218, 219, 221, 224, 225, 226, 227, 228, 229, 230, 238, 240], "summary": {"covered_lines": 58, "num_statements": 143, "percent_covered": 40.55944055944056, "percent_covered_display": "41", "missing_lines": 85, "excluded_lines": 19, "percent_statements_covered": 40.55944055944056, "percent_statements_covered_display": "41"}, "missing_lines": [82, 84, 94, 122, 124, 130, 142, 149, 174, 176, 192, 193, 222, 231, 232, 233, 234, 239, 256, 257, 258, 259, 261, 262, 263, 265, 266, 267, 269, 270, 271, 272, 274, 276, 277, 280, 282, 283, 285, 286, 287, 289, 290, 291, 293, 295, 296, 301, 302, 305, 306, 307, 310, 312, 316, 318, 319, 327, 334, 337, 338, 340, 341, 345, 347, 348, 349, 351, 353, 355, 371, 373, 374, 375, 376, 377, 380, 382, 383, 384, 386, 387, 391, 392, 394], "excluded_lines": [34, 38, 42, 43, 44, 45, 46, 47, 48, 49, 53, 54, 55, 56, 57, 58, 59, 60, 64], "start_line": 15}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 66, 105, 156, 199, 236, 242, 357], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 10, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41, 51, 52, 62, 63], "start_line": 1}}}, "src/tmc_driver/enable_control/__init__.py": {"executed_lines": [16, 17, 34, 36, 37, 39, 40, 41, 43, 47], "summary": {"covered_lines": 10, "num_statements": 13, "percent_covered": 76.92307692307692, "percent_covered_display": "77", "missing_lines": 3, "excluded_lines": 8, "percent_statements_covered": 76.92307692307692, "percent_statements_covered_display": "77"}, "missing_lines": [30, 31, 44], "excluded_lines": [19, 21, 22, 23, 25, 27, 28, 29], "functions": {"__getattr__": {"executed_lines": [36, 37, 39, 40, 41, 43], "summary": {"covered_lines": 6, "num_statements": 7, "percent_covered": 85.71428571428571, "percent_covered_display": "86", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 85.71428571428571, "percent_statements_covered_display": "86"}, "missing_lines": [44], "excluded_lines": [], "start_line": 34}, "": {"executed_lines": [16, 17, 34, 47], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 8, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [30, 31], "excluded_lines": [19, 21, 22, 23, 25, 27, 28, 29], "start_line": 1}}, "classes": {"": {"executed_lines": [16, 17, 34, 36, 37, 39, 40, 41, 43, 47], "summary": {"covered_lines": 10, "num_statements": 13, "percent_covered": 76.92307692307692, "percent_covered_display": "77", "missing_lines": 3, "excluded_lines": 8, "percent_statements_covered": 76.92307692307692, "percent_statements_covered_display": "77"}, "missing_lines": [30, 31, 44], "excluded_lines": [19, 21, 22, 23, 25, 27, 28, 29], "start_line": 1}}}, "src/tmc_driver/enable_control/_tmc_ec.py": {"executed_lines": [3, 4, 5, 8, 11, 13, 14, 16, 18, 20, 26, 28, 37, 41, 43, 45, 47, 51, 52], "summary": {"covered_lines": 19, "num_statements": 20, "percent_covered": 95.0, "percent_covered_display": "95", "missing_lines": 1, "excluded_lines": 7, "percent_statements_covered": 95.0, "percent_statements_covered_display": "95"}, "missing_lines": [38], "excluded_lines": [54, 55, 56, 57, 58, 59, 60], "functions": {"TmcEnableControl.__init__": {"executed_lines": [13, 14], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 11}, "TmcEnableControl.init": {"executed_lines": [18], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 16}, "TmcEnableControl.set_get_register_callback": {"executed_lines": [26], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 20}, "TmcEnableControl.get_register": {"executed_lines": [37, 41], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [38], "excluded_lines": [], "start_line": 28}, "TmcEnableControl.__del__": {"executed_lines": [45], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 43}, "TmcEnableControl.deinit": {"executed_lines": [51, 52], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 47}, "TmcEnableControl.set_motor_enabled": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56, 57, 58, 59, 60], "start_line": 55}, "": {"executed_lines": [3, 4, 5, 8, 11, 16, 20, 28, 43, 47], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55], "start_line": 1}}, "classes": {"TmcEnableControl": {"executed_lines": [13, 14, 18, 26, 37, 41, 45, 51, 52], "summary": {"covered_lines": 9, "num_statements": 10, "percent_covered": 90.0, "percent_covered_display": "90", "missing_lines": 1, "excluded_lines": 5, "percent_statements_covered": 90.0, "percent_statements_covered_display": "90"}, "missing_lines": [38], "excluded_lines": [56, 57, 58, 59, 60], "start_line": 8}, "": {"executed_lines": [3, 4, 5, 8, 11, 16, 20, 28, 43, 47], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55], "start_line": 1}}}, "src/tmc_driver/enable_control/_tmc_ec_pin.py": {"executed_lines": [3, 4, 5, 6, 9, 12, 13, 15, 17, 19, 20, 22, 24, 25, 26, 28, 30, 32, 34, 35, 36, 37, 39, 45, 46, 47], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"TmcEnableControlPin.pin_en": {"executed_lines": [15], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "TmcEnableControlPin.__init__": {"executed_lines": [19, 20], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 17}, "TmcEnableControlPin.init": {"executed_lines": [24, 25, 26], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 22}, "TmcEnableControlPin.__del__": {"executed_lines": [30], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 28}, "TmcEnableControlPin.deinit": {"executed_lines": [34, 35, 36, 37], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 32}, "TmcEnableControlPin.set_motor_enabled": {"executed_lines": [45, 46, 47], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 39}, "": {"executed_lines": [3, 4, 5, 6, 9, 12, 13, 17, 22, 28, 32, 39], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcEnableControlPin": {"executed_lines": [15, 19, 20, 24, 25, 26, 30, 34, 35, 36, 37, 45, 46, 47], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 9}, "": {"executed_lines": [3, 4, 5, 6, 9, 12, 13, 17, 22, 28, 32, 39], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/enable_control/_tmc_ec_toff.py": {"executed_lines": [3, 4, 5, 8, 11, 13, 14, 16, 22, 24, 26, 28], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"TmcEnableControlToff.__init__": {"executed_lines": [13, 14], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 11}, "TmcEnableControlToff.set_motor_enabled": {"executed_lines": [22, 24, 26, 28], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 16}, "": {"executed_lines": [3, 4, 5, 8, 11, 16], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcEnableControlToff": {"executed_lines": [13, 14, 22, 24, 26, 28], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 8}, "": {"executed_lines": [3, 4, 5, 8, 11, 16], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/__init__.py": {"executed_lines": [25, 26, 50, 53, 57, 58, 60, 61, 62, 64, 65, 66, 68, 69, 70, 72, 73, 74, 76, 77, 78, 80, 81, 82, 84, 85, 89, 90, 92, 93, 94, 96, 104], "summary": {"covered_lines": 33, "num_statements": 43, "percent_covered": 76.74418604651163, "percent_covered_display": "77", "missing_lines": 10, "excluded_lines": 8, "percent_statements_covered": 76.74418604651163, "percent_statements_covered_display": "77"}, "missing_lines": [46, 47, 54, 56, 86, 88, 97, 98, 100, 101], "excluded_lines": [28, 30, 37, 38, 39, 40, 41, 42], "functions": {"__getattr__": {"executed_lines": [53, 57, 58, 60, 61, 62, 64, 65, 66, 68, 69, 70, 72, 73, 74, 76, 77, 78, 80, 81, 82, 84, 85, 89, 90, 92, 93, 94, 96], "summary": {"covered_lines": 29, "num_statements": 37, "percent_covered": 78.37837837837837, "percent_covered_display": "78", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 78.37837837837837, "percent_statements_covered_display": "78"}, "missing_lines": [54, 56, 86, 88, 97, 98, 100, 101], "excluded_lines": [], "start_line": 50}, "": {"executed_lines": [25, 26, 50, 104], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 8, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [46, 47], "excluded_lines": [28, 30, 37, 38, 39, 40, 41, 42], "start_line": 1}}, "classes": {"": {"executed_lines": [25, 26, 50, 53, 57, 58, 60, 61, 62, 64, 65, 66, 68, 69, 70, 72, 73, 74, 76, 77, 78, 80, 81, 82, 84, 85, 89, 90, 92, 93, 94, 96, 104], "summary": {"covered_lines": 33, "num_statements": 43, "percent_covered": 76.74418604651163, "percent_covered_display": "77", "missing_lines": 10, "excluded_lines": 8, "percent_statements_covered": 76.74418604651163, "percent_statements_covered_display": "77"}, "missing_lines": [46, 47, 54, 56, 86, 88, 97, 98, 100, 101], "excluded_lines": [28, 30, 37, 38, 39, 40, 41, 42], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc.py": {"executed_lines": [5, 6, 7, 8, 9, 12, 15, 16, 19, 22, 23, 26, 29, 30, 31, 32, 35, 38, 39, 40, 43, 46, 47, 49, 51, 52, 54, 56, 57, 61, 62, 66, 67, 69, 71, 72, 74, 75, 77, 78, 80, 82, 83, 87, 88, 93, 94, 98, 99, 101, 103, 104, 106, 108, 109, 113, 114, 118, 119, 123, 124, 128, 129, 131, 133, 134, 136, 138, 139, 141, 143, 144, 146, 148, 149, 151, 153, 154, 158, 159, 161, 163, 164, 166, 168, 169, 171, 173, 175, 177, 179, 181, 182, 184, 186, 187, 190, 191, 195, 196, 197, 199, 200, 202, 204, 206, 207, 208, 210, 212, 214, 217, 223, 225, 234, 238, 244, 250, 251, 253, 260, 268], "summary": {"covered_lines": 122, "num_statements": 135, "percent_covered": 90.37037037037037, "percent_covered_display": "90", "missing_lines": 13, "excluded_lines": 8, "percent_statements_covered": 90.37037037037037, "percent_statements_covered_display": "90"}, "missing_lines": [59, 64, 85, 90, 91, 96, 111, 116, 121, 126, 156, 235, 283], "excluded_lines": [240, 241, 242, 262, 263, 264, 265, 266], "functions": {"TmcMotionControl.current_pos": {"executed_lines": [54], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 52}, "TmcMotionControl.current_pos_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [64], "excluded_lines": [], "start_line": 62}, "TmcMotionControl.mres": {"executed_lines": [74, 75], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "TmcMotionControl.steps_per_rev": {"executed_lines": [80], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 78}, "TmcMotionControl.fullsteps_per_rev": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [90, 91], "excluded_lines": [], "start_line": 88}, "TmcMotionControl.movement_abs_rel": {"executed_lines": [101], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 99}, "TmcMotionControl.movement_phase": {"executed_lines": [106], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 104}, "TmcMotionControl.speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [116], "excluded_lines": [], "start_line": 114}, "TmcMotionControl.speed_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [126], "excluded_lines": [], "start_line": 124}, "TmcMotionControl.max_speed": {"executed_lines": [136], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 134}, "TmcMotionControl.max_speed_fullstep": {"executed_lines": [146], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 144}, "TmcMotionControl.max_speed_homing": {"executed_lines": [151], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 149}, "TmcMotionControl.acceleration": {"executed_lines": [161], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 159}, "TmcMotionControl.acceleration_fullstep": {"executed_lines": [171], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 169}, "TmcMotionControl.__init__": {"executed_lines": [175, 177, 179, 181, 182, 184, 186, 187, 190, 191, 195, 196, 197, 199, 200, 202], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 173}, "TmcMotionControl.init": {"executed_lines": [206, 207, 208], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 204}, "TmcMotionControl.__del__": {"executed_lines": [212], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 210}, "TmcMotionControl.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 214}, "TmcMotionControl.set_get_register_callback": {"executed_lines": [223], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 217}, "TmcMotionControl.get_register": {"executed_lines": [234, 238], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [235], "excluded_lines": [], "start_line": 225}, "TmcMotionControl.make_a_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [242], "start_line": 241}, "TmcMotionControl.set_direction": {"executed_lines": [250, 251], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 244}, "TmcMotionControl.stop": {"executed_lines": [260], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 253}, "TmcMotionControl.run_to_position_steps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [266], "start_line": 263}, "TmcMotionControl.run_to_position_revolutions": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [283], "excluded_lines": [], "start_line": 268}, "": {"executed_lines": [5, 6, 7, 8, 9, 12, 15, 16, 19, 22, 23, 26, 29, 30, 31, 32, 35, 38, 39, 40, 43, 46, 47, 51, 52, 56, 57, 61, 62, 66, 67, 71, 72, 77, 78, 82, 83, 87, 88, 93, 94, 98, 99, 103, 104, 108, 109, 113, 114, 118, 119, 123, 124, 128, 129, 133, 134, 138, 139, 143, 144, 148, 149, 153, 154, 158, 159, 163, 164, 168, 169, 173, 204, 210, 214, 217, 225, 244, 253, 268], "summary": {"covered_lines": 80, "num_statements": 80, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [240, 241, 262, 263, 264, 265], "start_line": 1}}, "classes": {"Direction": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "MovementAbsRel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "MovementPhase": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 26}, "StopMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 35}, "TmcMotionControl": {"executed_lines": [49, 54, 69, 74, 75, 80, 101, 106, 131, 136, 141, 146, 151, 161, 166, 171, 175, 177, 179, 181, 182, 184, 186, 187, 190, 191, 195, 196, 197, 199, 200, 202, 206, 207, 208, 212, 223, 234, 238, 250, 251, 260], "summary": {"covered_lines": 42, "num_statements": 55, "percent_covered": 76.36363636363636, "percent_covered_display": "76", "missing_lines": 13, "excluded_lines": 2, "percent_statements_covered": 76.36363636363636, "percent_statements_covered_display": "76"}, "missing_lines": [59, 64, 85, 90, 91, 96, 111, 116, 121, 126, 156, 235, 283], "excluded_lines": [242, 266], "start_line": 43}, "": {"executed_lines": [5, 6, 7, 8, 9, 12, 15, 16, 19, 22, 23, 26, 29, 30, 31, 32, 35, 38, 39, 40, 43, 46, 47, 51, 52, 56, 57, 61, 62, 66, 67, 71, 72, 77, 78, 82, 83, 87, 88, 93, 94, 98, 99, 103, 104, 108, 109, 113, 114, 118, 119, 123, 124, 128, 129, 133, 134, 138, 139, 143, 144, 148, 149, 153, 154, 158, 159, 163, 164, 168, 169, 173, 204, 210, 214, 217, 225, 244, 253, 268], "summary": {"covered_lines": 80, "num_statements": 80, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [240, 241, 262, 263, 264, 265], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_int_ramp_generator.py": {"executed_lines": [8, 9, 10, 11, 12, 17, 20, 21, 22, 23, 26, 29, 30, 32, 33, 34, 35, 37, 38, 45, 46, 53, 54, 56, 57, 58, 59, 61, 63, 64, 66, 72, 73, 74, 76, 84, 85, 86, 88, 89, 90, 95, 96, 97, 99, 100, 101, 103, 104, 105, 107, 108, 109, 111, 112, 113, 115, 116, 117, 119, 123, 142, 147, 148, 150, 151, 152, 153, 168, 186, 188, 189, 191, 193, 194, 196, 197, 199, 201, 206, 207, 209, 210, 211, 216, 221], "summary": {"covered_lines": 86, "num_statements": 117, "percent_covered": 73.5042735042735, "percent_covered_display": "74", "missing_lines": 31, "excluded_lines": 1, "percent_statements_covered": 73.5042735042735, "percent_statements_covered_display": "74"}, "missing_lines": [40, 41, 42, 43, 48, 49, 50, 51, 130, 131, 133, 134, 135, 137, 138, 139, 140, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 212], "excluded_lines": [121], "functions": {"TmcMotionControlIntRampGenerator.current_pos": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [40, 41, 42, 43], "excluded_lines": [], "start_line": 38}, "TmcMotionControlIntRampGenerator.target_pos": {"executed_lines": [56, 57, 58, 59], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 54}, "TmcMotionControlIntRampGenerator.__init__": {"executed_lines": [63, 64], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 61}, "TmcMotionControlIntRampGenerator.set_ramp_mode": {"executed_lines": [72, 73, 74], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 66}, "TmcMotionControlIntRampGenerator.set_motion_profile": {"executed_lines": [84, 85, 86, 88, 89, 90, 95, 96, 97, 99, 100, 101, 103, 104, 105, 107, 108, 109, 111, 112, 113, 115, 116, 117], "summary": {"covered_lines": 24, "num_statements": 24, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 76}, "TmcMotionControlIntRampGenerator.make_a_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [121], "start_line": 119}, "TmcMotionControlIntRampGenerator.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [130, 131, 133, 134, 135, 137, 138, 139, 140], "excluded_lines": [], "start_line": 123}, "TmcMotionControlIntRampGenerator.wait_until_stop": {"executed_lines": [147, 148, 150, 151, 152, 153], "summary": {"covered_lines": 6, "num_statements": 19, "percent_covered": 31.57894736842105, "percent_covered_display": "32", "missing_lines": 13, "excluded_lines": 0, "percent_statements_covered": 31.57894736842105, "percent_statements_covered_display": "32"}, "missing_lines": [154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166], "excluded_lines": [], "start_line": 142}, "TmcMotionControlIntRampGenerator.run_to_position_steps": {"executed_lines": [186, 188, 189, 191, 193, 194, 196, 197, 199, 201, 206, 207, 209, 210, 211, 216, 221], "summary": {"covered_lines": 17, "num_statements": 18, "percent_covered": 94.44444444444444, "percent_covered_display": "94", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 94.44444444444444, "percent_statements_covered_display": "94"}, "missing_lines": [212], "excluded_lines": [], "start_line": 168}, "": {"executed_lines": [8, 9, 10, 11, 12, 17, 20, 21, 22, 23, 26, 29, 30, 37, 38, 45, 46, 53, 54, 61, 66, 76, 119, 123, 142, 168], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"RampMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 17}, "TmcMotionControlIntRampGenerator": {"executed_lines": [32, 33, 34, 35, 56, 57, 58, 59, 63, 64, 72, 73, 74, 84, 85, 86, 88, 89, 90, 95, 96, 97, 99, 100, 101, 103, 104, 105, 107, 108, 109, 111, 112, 113, 115, 116, 117, 147, 148, 150, 151, 152, 153, 186, 188, 189, 191, 193, 194, 196, 197, 199, 201, 206, 207, 209, 210, 211, 216, 221], "summary": {"covered_lines": 60, "num_statements": 91, "percent_covered": 65.93406593406593, "percent_covered_display": "66", "missing_lines": 31, "excluded_lines": 1, "percent_statements_covered": 65.93406593406593, "percent_statements_covered_display": "66"}, "missing_lines": [40, 41, 42, 43, 48, 49, 50, 51, 130, 131, 133, 134, 135, 137, 138, 139, 140, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 212], "excluded_lines": [121], "start_line": 26}, "": {"executed_lines": [8, 9, 10, 11, 12, 17, 20, 21, 22, 23, 26, 29, 30, 37, 38, 45, 46, 53, 54, 61, 66, 76, 119, 123, 142, 168], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_step_dir.py": {"executed_lines": [7, 8, 9, 10, 17, 18, 19, 20, 21, 22, 25, 28, 29, 31, 33, 34, 36, 37, 38, 39, 42, 44, 50, 51, 55, 56, 58, 59, 60, 63, 65, 68, 69, 71, 72, 76, 77, 90, 91, 93, 95, 96, 98, 100, 102, 103, 104, 106, 108, 109, 110, 111, 112, 113, 114, 115, 117, 119, 120, 121, 123, 124, 125, 129, 131, 132, 133, 134, 135, 136, 138, 144, 145, 146, 147, 150, 155, 161, 163, 164, 166, 170, 171, 173, 174, 176, 178, 183, 184, 185, 186, 187, 188, 189, 190, 192, 193, 195, 213, 216, 218, 238, 247, 249, 250, 252, 258, 259, 260, 262, 264, 266, 268, 276, 277, 280, 284, 285, 286, 287, 288, 289, 291, 294, 296, 301, 302, 303, 305, 306, 307, 308, 311, 313, 318, 319, 320, 322, 323, 324, 326, 328, 329, 330, 331, 332, 334, 335, 338, 341, 342, 344, 345, 346, 347, 348, 350, 356, 359, 361, 363, 365, 366, 368, 369, 371, 374, 375], "summary": {"covered_lines": 168, "num_statements": 186, "percent_covered": 90.3225806451613, "percent_covered_display": "90", "missing_lines": 18, "excluded_lines": 0, "percent_statements_covered": 90.3225806451613, "percent_statements_covered_display": "90"}, "missing_lines": [40, 45, 48, 53, 74, 79, 80, 81, 82, 83, 85, 86, 88, 162, 234, 248, 343, 357], "excluded_lines": [], "functions": {"TmcMotionControlStepDir.max_speed": {"executed_lines": [36, 37, 38, 39, 42, 44], "summary": {"covered_lines": 6, "num_statements": 9, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [40, 45, 48], "excluded_lines": [], "start_line": 34}, "TmcMotionControlStepDir.acceleration": {"executed_lines": [58, 59, 60, 63, 65, 68, 69], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 56}, "TmcMotionControlStepDir.speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 8, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [79, 80, 81, 82, 83, 85, 86, 88], "excluded_lines": [], "start_line": 77}, "TmcMotionControlStepDir.pin_step": {"executed_lines": [93], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 91}, "TmcMotionControlStepDir.pin_dir": {"executed_lines": [98], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 96}, "TmcMotionControlStepDir.__init__": {"executed_lines": [102, 103, 104, 106, 108, 109, 110, 111, 112, 113, 114, 115], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 100}, "TmcMotionControlStepDir.init": {"executed_lines": [119, 120, 121, 123, 124, 125], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 117}, "TmcMotionControlStepDir.deinit": {"executed_lines": [131, 132, 133, 134, 135, 136], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 129}, "TmcMotionControlStepDir.make_a_step": {"executed_lines": [144, 145, 146, 147, 150], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "TmcMotionControlStepDir.set_direction": {"executed_lines": [161, 163, 164], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [162], "excluded_lines": [], "start_line": 155}, "TmcMotionControlStepDir.run_to_position_steps": {"executed_lines": [170, 171, 173, 174, 176, 178, 183, 184, 185, 186, 187, 188, 189, 190, 192, 193], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 166}, "TmcMotionControlStepDir.run_to_position_steps_threaded": {"executed_lines": [213, 216], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 195}, "TmcMotionControlStepDir.run_to_position_revolutions_threaded": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [234], "excluded_lines": [], "start_line": 218}, "TmcMotionControlStepDir.wait_for_movement_finished_threaded": {"executed_lines": [247, 249, 250], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [248], "excluded_lines": [], "start_line": 238}, "TmcMotionControlStepDir.run": {"executed_lines": [258, 259, 260], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 252}, "TmcMotionControlStepDir.distance_to_go": {"executed_lines": [264, 266], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 262}, "TmcMotionControlStepDir.compute_new_speed": {"executed_lines": [276, 277, 280, 284, 285, 286, 287, 288, 289, 291, 294, 296, 301, 302, 303, 305, 306, 307, 308, 311, 313, 318, 319, 320, 322, 323, 324, 326, 328, 329, 330, 331, 332, 334, 335, 338, 341, 342, 344, 345, 346, 347, 348], "summary": {"covered_lines": 43, "num_statements": 44, "percent_covered": 97.72727272727273, "percent_covered_display": "98", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 97.72727272727273, "percent_statements_covered_display": "98"}, "missing_lines": [343], "excluded_lines": [], "start_line": 268}, "TmcMotionControlStepDir.run_speed": {"executed_lines": [356, 359, 361, 363, 365, 366, 368, 369, 371, 374, 375], "summary": {"covered_lines": 11, "num_statements": 12, "percent_covered": 91.66666666666667, "percent_covered_display": "92", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 91.66666666666667, "percent_statements_covered_display": "92"}, "missing_lines": [357], "excluded_lines": [], "start_line": 350}, "": {"executed_lines": [7, 8, 9, 10, 17, 18, 19, 20, 21, 22, 25, 28, 29, 33, 34, 50, 51, 55, 56, 71, 72, 76, 77, 90, 91, 95, 96, 100, 117, 129, 138, 155, 166, 195, 218, 238, 252, 262, 268, 350], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlStepDir": {"executed_lines": [31, 36, 37, 38, 39, 42, 44, 58, 59, 60, 63, 65, 68, 69, 93, 98, 102, 103, 104, 106, 108, 109, 110, 111, 112, 113, 114, 115, 119, 120, 121, 123, 124, 125, 131, 132, 133, 134, 135, 136, 144, 145, 146, 147, 150, 161, 163, 164, 170, 171, 173, 174, 176, 178, 183, 184, 185, 186, 187, 188, 189, 190, 192, 193, 213, 216, 247, 249, 250, 258, 259, 260, 264, 266, 276, 277, 280, 284, 285, 286, 287, 288, 289, 291, 294, 296, 301, 302, 303, 305, 306, 307, 308, 311, 313, 318, 319, 320, 322, 323, 324, 326, 328, 329, 330, 331, 332, 334, 335, 338, 341, 342, 344, 345, 346, 347, 348, 356, 359, 361, 363, 365, 366, 368, 369, 371, 374, 375], "summary": {"covered_lines": 128, "num_statements": 146, "percent_covered": 87.67123287671232, "percent_covered_display": "88", "missing_lines": 18, "excluded_lines": 0, "percent_statements_covered": 87.67123287671232, "percent_statements_covered_display": "88"}, "missing_lines": [40, 45, 48, 53, 74, 79, 80, 81, 82, 83, 85, 86, 88, 162, 234, 248, 343, 357], "excluded_lines": [], "start_line": 25}, "": {"executed_lines": [7, 8, 9, 10, 17, 18, 19, 20, 21, 22, 25, 28, 29, 33, 34, 50, 51, 55, 56, 71, 72, 76, 77, 90, 91, 95, 96, 100, 117, 129, 138, 155, 166, 195, 218, 238, 252, 262, 268, 350], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_step_pwm_dir.py": {"executed_lines": [7, 8, 9, 10, 11, 14, 17, 18, 22, 23, 25, 26, 27, 29, 31, 32, 34, 44, 46, 51, 54, 56, 58, 59, 60, 62, 65, 66, 68, 70, 72], "summary": {"covered_lines": 31, "num_statements": 37, "percent_covered": 83.78378378378379, "percent_covered_display": "84", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 83.78378378378379, "percent_statements_covered_display": "84"}, "missing_lines": [20, 41, 42, 47, 52, 71], "excluded_lines": [], "functions": {"TmcMotionControlStepPwmDir.speed": {"executed_lines": [25, 26, 27], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "TmcMotionControlStepPwmDir.init": {"executed_lines": [31, 32], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 29}, "TmcMotionControlStepPwmDir.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [41, 42], "excluded_lines": [], "start_line": 34}, "TmcMotionControlStepPwmDir.run_speed_pwm": {"executed_lines": [46, 51, 54, 56, 58, 59, 60, 62, 65, 66], "summary": {"covered_lines": 10, "num_statements": 12, "percent_covered": 83.33333333333333, "percent_covered_display": "83", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 83.33333333333333, "percent_statements_covered_display": "83"}, "missing_lines": [47, 52], "excluded_lines": [], "start_line": 44}, "TmcMotionControlStepPwmDir.run_speed_pwm_fullstep": {"executed_lines": [70, 72], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [71], "excluded_lines": [], "start_line": 68}, "": {"executed_lines": [7, 8, 9, 10, 11, 14, 17, 18, 22, 23, 29, 34, 44, 68], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlStepPwmDir": {"executed_lines": [25, 26, 27, 31, 32, 46, 51, 54, 56, 58, 59, 60, 62, 65, 66, 70, 72], "summary": {"covered_lines": 17, "num_statements": 23, "percent_covered": 73.91304347826087, "percent_covered_display": "74", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 73.91304347826087, "percent_statements_covered_display": "74"}, "missing_lines": [20, 41, 42, 47, 52, 71], "excluded_lines": [], "start_line": 14}, "": {"executed_lines": [7, 8, 9, 10, 11, 14, 17, 18, 22, 23, 29, 34, 44, 68], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_step_reg.py": {"executed_lines": [3, 4, 5, 6, 7, 10, 13, 15, 17, 19, 20, 21, 23, 29, 30, 32, 34], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"TmcMotionControlStepReg.__init__": {"executed_lines": [15], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "TmcMotionControlStepReg.deinit": {"executed_lines": [19, 20, 21], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 17}, "TmcMotionControlStepReg.set_direction": {"executed_lines": [29, 30, 32, 34], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "": {"executed_lines": [3, 4, 5, 6, 7, 10, 13, 17, 23], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlStepReg": {"executed_lines": [15, 19, 20, 21, 29, 30, 32, 34], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "": {"executed_lines": [3, 4, 5, 6, 7, 10, 13, 17, 23], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_vactual.py": {"executed_lines": [8, 9, 10, 11, 12, 13, 16, 19, 21, 22, 24, 28, 38, 42, 46, 47, 48, 50, 51, 53, 54, 56, 57, 59, 69, 70, 72, 97, 98, 99, 100, 101, 102, 104, 105, 109, 110, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 125, 131, 135, 139, 143, 147, 148, 149, 151, 169, 170, 171, 172, 173, 174, 176, 194, 202], "summary": {"covered_lines": 65, "num_statements": 82, "percent_covered": 79.26829268292683, "percent_covered_display": "79", "missing_lines": 17, "excluded_lines": 1, "percent_statements_covered": 79.26829268292683, "percent_statements_covered_display": "79"}, "missing_lines": [35, 36, 124, 126, 129, 130, 132, 133, 134, 136, 137, 138, 142, 146, 192, 200, 204], "excluded_lines": [26], "functions": {"TmcMotionControlVActual.__init__": {"executed_lines": [21, 22], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "TmcMotionControlVActual.make_a_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [26], "start_line": 24}, "TmcMotionControlVActual.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [35, 36], "excluded_lines": [], "start_line": 28}, "TmcMotionControlVActual.run_to_position_steps": {"executed_lines": [42, 46, 47, 48, 50, 51, 53, 54, 56, 57], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 38}, "TmcMotionControlVActual.set_vactual": {"executed_lines": [69, 70], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 59}, "TmcMotionControlVActual.set_vactual_dur": {"executed_lines": [97, 98, 99, 100, 101, 102, 104, 105, 109, 110, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 125, 131, 135, 139, 143, 147, 148, 149], "summary": {"covered_lines": 28, "num_statements": 40, "percent_covered": 70.0, "percent_covered_display": "70", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 70.0, "percent_statements_covered_display": "70"}, "missing_lines": [124, 126, 129, 130, 132, 133, 134, 136, 137, 138, 142, 146], "excluded_lines": [], "start_line": 72}, "TmcMotionControlVActual.set_vactual_rps": {"executed_lines": [169, 170, 171, 172, 173, 174], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 151}, "TmcMotionControlVActual.set_vactual_rpm": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [192], "excluded_lines": [], "start_line": 176}, "TmcMotionControlVActual.run_speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [200], "excluded_lines": [], "start_line": 194}, "TmcMotionControlVActual.run_speed_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [204], "excluded_lines": [], "start_line": 202}, "": {"executed_lines": [8, 9, 10, 11, 12, 13, 16, 19, 24, 28, 38, 59, 72, 151, 176, 194, 202], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlVActual": {"executed_lines": [21, 22, 42, 46, 47, 48, 50, 51, 53, 54, 56, 57, 69, 70, 97, 98, 99, 100, 101, 102, 104, 105, 109, 110, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 125, 131, 135, 139, 143, 147, 148, 149, 169, 170, 171, 172, 173, 174], "summary": {"covered_lines": 48, "num_statements": 65, "percent_covered": 73.84615384615384, "percent_covered_display": "74", "missing_lines": 17, "excluded_lines": 1, "percent_statements_covered": 73.84615384615384, "percent_statements_covered_display": "74"}, "missing_lines": [35, 36, 124, 126, 129, 130, 132, 133, 134, 136, 137, 138, 142, 146, 192, 200, 204], "excluded_lines": [26], "start_line": 16}, "": {"executed_lines": [8, 9, 10, 11, 12, 13, 16, 19, 24, 28, 38, 59, 72, 151, 176, 194, 202], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/platform_utils.py": {"executed_lines": [3, 4, 6, 7, 10, 15, 17, 19, 22], "summary": {"covered_lines": 9, "num_statements": 14, "percent_covered": 64.28571428571429, "percent_covered_display": "64", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 64.28571428571429, "percent_statements_covered_display": "64"}, "missing_lines": [16, 18, 27, 28, 30], "excluded_lines": [], "functions": {"get_time_us": {"executed_lines": [15, 17, 19], "summary": {"covered_lines": 3, "num_statements": 5, "percent_covered": 60.0, "percent_covered_display": "60", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 60.0, "percent_statements_covered_display": "60"}, "missing_lines": [16, 18], "excluded_lines": [], "start_line": 10}, "sleep_us": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [27, 28, 30], "excluded_lines": [], "start_line": 22}, "": {"executed_lines": [3, 4, 6, 7, 10, 22], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [3, 4, 6, 7, 10, 15, 17, 19, 22], "summary": {"covered_lines": 9, "num_statements": 14, "percent_covered": 64.28571428571429, "percent_covered_display": "64", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 64.28571428571429, "percent_statements_covered_display": "64"}, "missing_lines": [16, 18, 27, 28, 30], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/__init__.py": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc2209_reg.py": {"executed_lines": [6, 7, 10, 13, 16, 19, 22, 25, 28, 31, 34, 37, 40, 47], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [6, 7, 10, 13, 16, 19, 22, 25, 28, 31, 34, 37, 40, 47], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "SgThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "SgResult": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 28}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 37}, "": {"executed_lines": [6, 7, 10, 13, 16, 19, 22, 25, 28, 31, 34, 37, 40, 47], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc220x_reg.py": {"executed_lines": [4, 5, 6, 7, 10, 13, 25, 39, 42, 47, 53, 55, 56, 57, 58, 59, 60, 61, 64, 67, 70, 73, 76, 77, 86, 97, 100, 105, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151, 154, 157, 160, 172, 185, 186, 188, 190, 191, 193, 194, 198, 201, 204, 214, 226, 229, 246], "summary": {"covered_lines": 60, "num_statements": 61, "percent_covered": 98.36065573770492, "percent_covered_display": "98", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 98.36065573770492, "percent_statements_covered_display": "98"}, "missing_lines": [195], "excluded_lines": [], "functions": {"GStat.check": {"executed_lines": [55, 56, 57, 58, 59, 60, 61], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 53}, "ChopConf.mres_ms": {"executed_lines": [193, 194, 198], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [195], "excluded_lines": [], "start_line": 191}, "": {"executed_lines": [4, 5, 6, 7, 10, 13, 25, 39, 42, 47, 53, 64, 67, 70, 73, 76, 77, 86, 97, 100, 105, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151, 154, 157, 160, 172, 185, 186, 190, 191, 201, 204, 214, 226, 229, 246], "summary": {"covered_lines": 49, "num_statements": 49, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "GStat": {"executed_lines": [55, 56, 57, 58, 59, 60, 61], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 39}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 64}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 73}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 97}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 112}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 121}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 130}, "VActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 139}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 148}, "ChopConf": {"executed_lines": [188, 193, 194, 198], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [195], "excluded_lines": [], "start_line": 157}, "PwmConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 201}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 226}, "": {"executed_lines": [4, 5, 6, 7, 10, 13, 25, 39, 42, 47, 53, 64, 67, 70, 73, 76, 77, 86, 97, 100, 105, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151, 154, 157, 160, 172, 185, 186, 190, 191, 201, 204, 214, 226, 229, 246], "summary": {"covered_lines": 49, "num_statements": 49, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc224x_reg.py": {"executed_lines": [4, 5, 6, 7, 10, 13, 30, 49, 52, 59, 67, 82, 85, 88, 91, 94, 95, 114, 135, 138, 142, 148, 151, 154, 157, 160, 166, 174, 177, 180, 183, 186, 189, 192, 195, 198, 201, 204, 207, 210, 213, 216, 219, 222, 226, 231, 232, 234, 236, 237, 239, 242, 245, 248, 250, 251, 253, 256, 259, 262, 265, 268, 285, 303, 304, 306, 308, 309, 311, 312, 316, 319, 322, 331, 342, 345, 361, 379, 382, 387, 394, 397, 400, 403, 406, 411], "summary": {"covered_lines": 86, "num_statements": 98, "percent_covered": 87.75510204081633, "percent_covered_display": "88", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 87.75510204081633, "percent_statements_covered_display": "88"}, "missing_lines": [69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 313], "excluded_lines": [], "functions": {"GStat.check": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 11, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79], "excluded_lines": [], "start_line": 67}, "ADCVSupplyAIN.adc_vsupply_v": {"executed_lines": [234], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 232}, "ADCVSupplyAIN.adc_ain_v": {"executed_lines": [239], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 237}, "ADCTemp.adc_temp_c": {"executed_lines": [253], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 251}, "ChopConf.mres_ms": {"executed_lines": [311, 312, 316], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [313], "excluded_lines": [], "start_line": 309}, "": {"executed_lines": [4, 5, 6, 7, 10, 13, 30, 49, 52, 59, 67, 82, 85, 88, 91, 94, 95, 114, 135, 138, 142, 148, 151, 154, 157, 160, 166, 174, 177, 180, 183, 186, 189, 192, 195, 198, 201, 204, 207, 210, 213, 216, 219, 222, 226, 231, 232, 236, 237, 242, 245, 248, 250, 251, 256, 259, 262, 265, 268, 285, 303, 304, 308, 309, 319, 322, 331, 342, 345, 361, 379, 382, 387, 394, 397, 400, 403, 406, 411], "summary": {"covered_lines": 79, "num_statements": 79, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "GStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 11, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79], "excluded_lines": [], "start_line": 49}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 82}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 91}, "DrvConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 135}, "GlobalScaler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 148}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 157}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 174}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 183}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 192}, "TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 201}, "THigh": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 210}, "ADCVSupplyAIN": {"executed_lines": [234, 239], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 219}, "ADCTemp": {"executed_lines": [253], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 242}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 256}, "ChopConf": {"executed_lines": [306, 311, 312, 316], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [313], "excluded_lines": [], "start_line": 265}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 319}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 342}, "SgThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 379}, "SgResult": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 394}, "SgInd": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 403}, "": {"executed_lines": [4, 5, 6, 7, 10, 13, 30, 49, 52, 59, 67, 82, 85, 88, 91, 94, 95, 114, 135, 138, 142, 148, 151, 154, 157, 160, 166, 174, 177, 180, 183, 186, 189, 192, 195, 198, 201, 204, 207, 210, 213, 216, 219, 222, 226, 231, 232, 236, 237, 242, 245, 248, 250, 251, 256, 259, 262, 265, 268, 285, 303, 304, 308, 309, 319, 322, 331, 342, 345, 361, 379, 382, 387, 394, 397, 400, 403, 406, 411], "summary": {"covered_lines": 79, "num_statements": 79, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc5160_reg.py": {"executed_lines": [4, 5, 6, 7, 10, 13, 32, 53, 56, 61, 67, 78, 81, 84, 87, 90, 91, 102, 115, 118, 125, 134, 137, 140, 143, 146, 151, 158, 161, 164, 167, 170, 173, 176, 179, 182, 185, 188, 191, 194, 197, 200, 203, 206, 209, 212, 215, 218, 221, 224, 227, 230, 233, 236, 239, 242, 245, 248, 251, 254, 257, 260, 263, 266, 269, 272, 275, 278, 281, 284, 287, 290, 293, 296, 299, 302, 305, 308, 311, 314, 317, 320, 323, 326, 329, 332, 346, 362, 365, 380, 398, 401, 404, 407, 410, 427, 445, 446, 448, 450, 451, 453, 454, 458, 461, 464, 473, 484, 487, 503, 521, 524, 527], "summary": {"covered_lines": 113, "num_statements": 121, "percent_covered": 93.38842975206612, "percent_covered_display": "93", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 93.38842975206612, "percent_statements_covered_display": "93"}, "missing_lines": [69, 70, 71, 72, 73, 74, 75, 455], "excluded_lines": [], "functions": {"GStat.check": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 7, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [69, 70, 71, 72, 73, 74, 75], "excluded_lines": [], "start_line": 67}, "ChopConf.mres_ms": {"executed_lines": [453, 454, 458], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [455], "excluded_lines": [], "start_line": 451}, "": {"executed_lines": [4, 5, 6, 7, 10, 13, 32, 53, 56, 61, 67, 78, 81, 84, 87, 90, 91, 102, 115, 118, 125, 134, 137, 140, 143, 146, 151, 158, 161, 164, 167, 170, 173, 176, 179, 182, 185, 188, 191, 194, 197, 200, 203, 206, 209, 212, 215, 218, 221, 224, 227, 230, 233, 236, 239, 242, 245, 248, 251, 254, 257, 260, 263, 266, 269, 272, 275, 278, 281, 284, 287, 290, 293, 296, 299, 302, 305, 308, 311, 314, 317, 320, 323, 326, 329, 332, 346, 362, 365, 380, 398, 401, 404, 407, 410, 427, 445, 446, 450, 451, 461, 464, 473, 484, 487, 503, 521, 524, 527], "summary": {"covered_lines": 109, "num_statements": 109, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "GStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 7, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [69, 70, 71, 72, 73, 74, 75], "excluded_lines": [], "start_line": 53}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 78}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 87}, "DrvConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 115}, "GlobalScaler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 134}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 143}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 158}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 167}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 176}, "TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 185}, "THigh": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 194}, "VDcMin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 203}, "RampMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 212}, "XActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 221}, "VActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 230}, "VStart": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 239}, "A1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 248}, "V1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 257}, "AMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 266}, "VMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 275}, "DMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 284}, "D1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 293}, "VStop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 302}, "TZeroWait": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 311}, "XTarget": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 320}, "SWMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 329}, "RampStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 362}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 398}, "ChopConf": {"executed_lines": [448, 453, 454, 458], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [455], "excluded_lines": [], "start_line": 407}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 461}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 484}, "LostSteps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 521}, "": {"executed_lines": [4, 5, 6, 7, 10, 13, 32, 53, 56, 61, 67, 78, 81, 84, 87, 90, 91, 102, 115, 118, 125, 134, 137, 140, 143, 146, 151, 158, 161, 164, 167, 170, 173, 176, 179, 182, 185, 188, 191, 194, 197, 200, 203, 206, 209, 212, 215, 218, 221, 224, 227, 230, 233, 236, 239, 242, 245, 248, 251, 254, 257, 260, 263, 266, 269, 272, 275, 278, 281, 284, 287, 290, 293, 296, 299, 302, 305, 308, 311, 314, 317, 320, 323, 326, 329, 332, 346, 362, 365, 380, 398, 401, 404, 407, 410, 427, 445, 446, 450, 451, 461, 464, 473, 484, 487, 503, 521, 524, 527], "summary": {"covered_lines": 109, "num_statements": 109, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc_reg.py": {"executed_lines": [6, 7, 10, 17, 40, 41, 42, 43, 44, 45, 46, 47, 49, 51, 52, 53, 54, 55, 56, 59, 63, 67, 68, 72, 73, 77, 78, 82, 84, 86, 88, 94, 95, 97, 98, 99, 101, 103, 109, 111, 112, 113, 115, 116, 117, 118, 120, 122, 133, 139, 141, 143, 144, 146, 147, 149, 151, 152, 154, 156, 157, 159, 166, 167, 168, 170, 182, 184, 185, 186, 187, 188, 190, 192, 193, 194, 195, 196, 197, 198, 199], "summary": {"covered_lines": 81, "num_statements": 98, "percent_covered": 82.65306122448979, "percent_covered_display": "83", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 82.65306122448979, "percent_statements_covered_display": "83"}, "missing_lines": [70, 75, 80, 100, 124, 125, 126, 127, 128, 129, 130, 131, 135, 136, 137, 179, 180], "excluded_lines": [], "functions": {"TmcRegField.__init__": {"executed_lines": [40, 41, 42, 43, 44, 45, 46, 47], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 17}, "TmcRegField.get_bit_width": {"executed_lines": [51, 52, 53, 54, 55, 56], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 49}, "TmcReg.reg_map": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [70], "excluded_lines": [], "start_line": 68}, "TmcReg.data_int": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [75], "excluded_lines": [], "start_line": 73}, "TmcReg.flags": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [80], "excluded_lines": [], "start_line": 78}, "TmcReg.__init__": {"executed_lines": [84, 86], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 82}, "TmcReg.deserialise": {"executed_lines": [94, 95, 97, 98, 99, 101], "summary": {"covered_lines": 6, "num_statements": 7, "percent_covered": 85.71428571428571, "percent_covered_display": "86", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 85.71428571428571, "percent_statements_covered_display": "86"}, "missing_lines": [100], "excluded_lines": [], "start_line": 88}, "TmcReg.serialise": {"executed_lines": [109, 111, 112, 113, 115, 116, 117, 118, 120], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 103}, "TmcReg.__str__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 8, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [124, 125, 126, 127, 128, 129, 130, 131], "excluded_lines": [], "start_line": 122}, "TmcReg.log": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [135, 136, 137], "excluded_lines": [], "start_line": 133}, "TmcReg.read": {"executed_lines": [141, 143, 144, 146, 147], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 139}, "TmcReg.write": {"executed_lines": [151, 152], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 149}, "TmcReg.write_check": {"executed_lines": [156, 157], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 154}, "TmcReg.modify": {"executed_lines": [166, 167, 168], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 159}, "TmcReg.get": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [179, 180], "excluded_lines": [], "start_line": 170}, "TmcReg.clear": {"executed_lines": [184, 185, 186, 187, 188], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 182}, "TmcReg.clear_verify": {"executed_lines": [192, 193, 194, 195, 196, 197, 198, 199], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 190}, "": {"executed_lines": [6, 7, 10, 17, 49, 59, 63, 67, 68, 72, 73, 77, 78, 82, 88, 103, 122, 133, 139, 149, 154, 159, 170, 182, 190], "summary": {"covered_lines": 25, "num_statements": 25, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcRegField": {"executed_lines": [40, 41, 42, 43, 44, 45, 46, 47, 51, 52, 53, 54, 55, 56], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "TmcReg": {"executed_lines": [84, 86, 94, 95, 97, 98, 99, 101, 109, 111, 112, 113, 115, 116, 117, 118, 120, 141, 143, 144, 146, 147, 151, 152, 156, 157, 166, 167, 168, 184, 185, 186, 187, 188, 192, 193, 194, 195, 196, 197, 198, 199], "summary": {"covered_lines": 42, "num_statements": 59, "percent_covered": 71.1864406779661, "percent_covered_display": "71", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 71.1864406779661, "percent_statements_covered_display": "71"}, "missing_lines": [70, 75, 80, 100, 124, 125, 126, 127, 128, 129, 130, 131, 135, 136, 137, 179, 180], "excluded_lines": [], "start_line": 59}, "": {"executed_lines": [6, 7, 10, 17, 49, 59, 63, 67, 68, 72, 73, 77, 78, 82, 88, 103, 122, 133, 139, 149, 154, 159, 170, 182, 190], "summary": {"covered_lines": 25, "num_statements": 25, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc_shared_regs.py": {"executed_lines": [10, 13, 21, 27, 36, 43, 49, 57, 63, 69, 75, 81, 87, 94, 100, 106, 121, 132, 138, 144, 150, 156, 162, 168, 174, 180, 186, 192, 198, 204, 210, 216, 233, 251, 264, 274, 290, 296, 302, 310], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [10, 13, 21, 27, 36, 43, 49, 57, 63, 69, 75, 81, 87, 94, 100, 106, 121, 132, 138, 144, 150, 156, 162, 168, 174, 180, 186, 192, 198, 204, 210, 216, 233, 251, 264, 274, 290, 296, 302, 310], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 21}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 27}, "DrvConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 36}, "GlobalScaler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 43}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 49}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 57}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 63}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 69}, "TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 75}, "THigh": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 81}, "ADCVSupplyAIN": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 87}, "ADCTemp": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 94}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 100}, "ChopConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 106}, "GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 121}, "VDcMin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 132}, "RampMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "XActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 144}, "VActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 150}, "VStart": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 156}, "A1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 162}, "V1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 168}, "AMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 174}, "VMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 180}, "DMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 186}, "D1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 192}, "VStop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 198}, "TZeroWait": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 204}, "XTarget": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 210}, "SWMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 216}, "RampStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 233}, "PwmConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 251}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 264}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 274}, "SgThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 290}, "SgResult": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 296}, "SgInd": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 302}, "LostSteps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 310}, "": {"executed_lines": [10, 13, 21, 27, 36, 43, 49, 57, 63, 69, 75, 81, 87, 94, 100, 106, 121, 132, 138, 144, 150, 156, 162, 168, 174, 180, 186, 192, 198, 204, 210, 216, 233, 251, 264, 274, 290, 296, 302, 310], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_2208.py": {"executed_lines": [11, 14, 17], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [11, 14, 17], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc2208": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 14}, "": {"executed_lines": [11, 14, 17], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_2209.py": {"executed_lines": [13, 14, 15, 18, 21, 25, 54, 65, 67, 68, 69, 70, 72, 74, 75], "summary": {"covered_lines": 15, "num_statements": 15, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"Tmc2209.__init__": {"executed_lines": [54, 65, 67, 68, 69, 70], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "Tmc2209.deinit": {"executed_lines": [74, 75], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "": {"executed_lines": [13, 14, 15, 18, 21, 25, 72], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc2209": {"executed_lines": [54, 65, 67, 68, 69, 70, 74, 75], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 18}, "": {"executed_lines": [13, 14, 15, 18, 21, 25, 72], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_220x.py": {"executed_lines": [15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 30, 33, 34, 35, 36, 42, 46, 75, 76, 78, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 105, 109, 118, 124, 126, 138, 147, 149, 163, 187, 197, 199, 200, 201, 203, 205, 215, 217, 235, 237, 238, 239, 241, 243, 245, 247, 249, 251, 254, 255, 256, 257, 258, 260, 261, 263, 264, 266, 268, 269, 270, 272, 273, 274, 277, 278, 283, 285, 287, 289, 307, 313, 315, 324, 330, 332, 340, 341, 343, 352, 354, 368, 377, 386], "summary": {"covered_lines": 100, "num_statements": 124, "percent_covered": 80.64516129032258, "percent_covered_display": "81", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 80.64516129032258, "percent_statements_covered_display": "81"}, "missing_lines": [115, 116, 135, 136, 160, 161, 175, 176, 177, 180, 183, 185, 321, 322, 363, 364, 365, 366, 374, 375, 383, 384, 396, 397], "excluded_lines": [], "functions": {"Tmc220x.__init__": {"executed_lines": [75, 76, 78, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 105], "summary": {"covered_lines": 18, "num_statements": 18, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 46}, "Tmc220x.get_iscale_analog": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [115, 116], "excluded_lines": [], "start_line": 109}, "Tmc220x.set_iscale_analog": {"executed_lines": [124], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 118}, "Tmc220x.get_vsense": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [135, 136], "excluded_lines": [], "start_line": 126}, "Tmc220x.set_vsense": {"executed_lines": [147], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "Tmc220x.get_internal_rsense": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [160, 161], "excluded_lines": [], "start_line": 149}, "Tmc220x.set_internal_rsense": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 6, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [175, 176, 177, 180, 183, 185], "excluded_lines": [], "start_line": 163}, "Tmc220x._set_irun_ihold": {"executed_lines": [197, 199, 200, 201, 203], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 187}, "Tmc220x._set_pdn_disable": {"executed_lines": [215], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 205}, "Tmc220x.set_current_peak": {"executed_lines": [235, 237, 238, 239, 241, 243, 247, 251, 254, 255, 256, 257, 258, 260, 261, 263, 264, 266, 268, 269, 270, 272, 273, 274, 277, 278, 283, 285, 287], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 217}, "Tmc220x.set_current_peak.calc_cs_irun": {"executed_lines": [245], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 243}, "Tmc220x.set_current_peak.calc_run_current": {"executed_lines": [249], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 247}, "Tmc220x.set_current_rms": {"executed_lines": [307, 313], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 289}, "Tmc220x.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [321, 322], "excluded_lines": [], "start_line": 315}, "Tmc220x.set_spreadcycle": {"executed_lines": [330], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 324}, "Tmc220x.set_microstepping_resolution": {"executed_lines": [340, 341], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 332}, "Tmc220x.set_mstep_resolution_reg_select": {"executed_lines": [352], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 343}, "Tmc220x.get_interface_transmission_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [363, 364, 365, 366], "excluded_lines": [], "start_line": 354}, "Tmc220x.get_tstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [374, 375], "excluded_lines": [], "start_line": 368}, "Tmc220x.set_tpwmthrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [383, 384], "excluded_lines": [], "start_line": 377}, "Tmc220x.set_vactual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [396, 397], "excluded_lines": [], "start_line": 386}, "": {"executed_lines": [15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 30, 33, 34, 35, 36, 42, 46, 109, 118, 126, 138, 149, 163, 187, 205, 217, 289, 315, 324, 332, 343, 354, 368, 377, 386], "summary": {"covered_lines": 37, "num_statements": 37, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc220x": {"executed_lines": [75, 76, 78, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 105, 124, 147, 197, 199, 200, 201, 203, 215, 235, 237, 238, 239, 241, 243, 245, 247, 249, 251, 254, 255, 256, 257, 258, 260, 261, 263, 264, 266, 268, 269, 270, 272, 273, 274, 277, 278, 283, 285, 287, 307, 313, 330, 340, 341, 352], "summary": {"covered_lines": 63, "num_statements": 87, "percent_covered": 72.41379310344827, "percent_covered_display": "72", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 72.41379310344827, "percent_statements_covered_display": "72"}, "missing_lines": [115, 116, 135, 136, 160, 161, 175, 176, 177, 180, 183, 185, 321, 322, 363, 364, 365, 366, 374, 375, 383, 384, 396, 397], "excluded_lines": [], "start_line": 30}, "": {"executed_lines": [15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 30, 33, 34, 35, 36, 42, 46, 109, 118, 126, 138, 149, 163, 187, 205, 217, 289, 315, 324, 332, 343, 354, 368, 377, 386], "summary": {"covered_lines": 37, "num_statements": 37, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_2240.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 32, 35, 36, 37, 38, 43, 47, 76, 87, 89, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 113, 115, 117, 118, 122, 133, 135, 136, 137, 138, 140, 142, 148, 149, 151, 162, 163, 165, 185, 187, 188, 190, 191, 192, 193, 194, 196, 198, 201, 204, 206, 207, 209, 210, 212, 213, 218, 220, 221, 223, 225, 226, 227, 228, 230, 231, 232, 233, 235, 237, 238, 241, 243, 272, 281, 287, 289, 303, 312, 321, 332], "summary": {"covered_lines": 106, "num_statements": 123, "percent_covered": 86.17886178861788, "percent_covered_display": "86", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 86.17886178861788, "percent_statements_covered_display": "86"}, "missing_lines": [263, 270, 278, 279, 298, 299, 300, 301, 309, 310, 318, 319, 327, 328, 345, 346, 347], "excluded_lines": [], "functions": {"Tmc2240.__init__": {"executed_lines": [76, 87, 89, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 113], "summary": {"covered_lines": 25, "num_statements": 25, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 47}, "Tmc2240.deinit": {"executed_lines": [117, 118], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 115}, "Tmc2240._set_irun_ihold": {"executed_lines": [133, 135, 136, 137, 138, 140], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 122}, "Tmc2240._set_global_scaler": {"executed_lines": [148, 149], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 142}, "Tmc2240._set_current_range": {"executed_lines": [162, 163], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 151}, "Tmc2240.set_current_peak": {"executed_lines": [185, 187, 188, 190, 191, 192, 193, 194, 196, 198, 201, 204, 206, 207, 209, 210, 212, 213, 218, 220, 221, 223, 225, 226, 227, 228, 230, 231, 232, 233, 235, 237, 238, 241], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 165}, "Tmc2240.set_current_rms": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [263, 270], "excluded_lines": [], "start_line": 243}, "Tmc2240.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [278, 279], "excluded_lines": [], "start_line": 272}, "Tmc2240.set_spreadcycle": {"executed_lines": [287], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 281}, "Tmc2240.get_interface_transmission_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [298, 299, 300, 301], "excluded_lines": [], "start_line": 289}, "Tmc2240.get_tstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [309, 310], "excluded_lines": [], "start_line": 303}, "Tmc2240.get_vsupply": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [318, 319], "excluded_lines": [], "start_line": 312}, "Tmc2240.get_temperature": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [327, 328], "excluded_lines": [], "start_line": 321}, "Tmc2240.stallguard_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [345, 346, 347], "excluded_lines": [], "start_line": 332}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 32, 35, 36, 37, 38, 43, 47, 115, 122, 142, 151, 165, 243, 272, 281, 289, 303, 312, 321, 332], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc2240": {"executed_lines": [76, 87, 89, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 113, 117, 118, 133, 135, 136, 137, 138, 140, 148, 149, 162, 163, 185, 187, 188, 190, 191, 192, 193, 194, 196, 198, 201, 204, 206, 207, 209, 210, 212, 213, 218, 220, 221, 223, 225, 226, 227, 228, 230, 231, 232, 233, 235, 237, 238, 241, 287], "summary": {"covered_lines": 72, "num_statements": 89, "percent_covered": 80.89887640449439, "percent_covered_display": "81", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 80.89887640449439, "percent_statements_covered_display": "81"}, "missing_lines": [263, 270, 278, 279, 298, 299, 300, 301, 309, 310, 318, 319, 327, 328, 345, 346, 347], "excluded_lines": [], "start_line": 32}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 32, 35, 36, 37, 38, 43, 47, 115, 122, 142, 151, 165, 243, 272, 281, 289, 303, 312, 321, 332], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_5160.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 31, 32, 35, 38, 39, 40, 41, 47, 51, 80, 91, 93, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 129, 131, 133, 134, 138, 148, 150, 151, 152, 154, 156, 162, 163, 165, 183, 185, 186, 188, 190, 195, 197, 198, 200, 201, 203, 204, 209, 211, 212, 214, 216, 217, 218, 220, 221, 222, 224, 226, 227, 230, 232, 248, 253, 255, 264, 270, 272, 286, 297, 334, 344], "summary": {"covered_lines": 109, "num_statements": 134, "percent_covered": 81.34328358208955, "percent_covered_display": "81", "missing_lines": 25, "excluded_lines": 0, "percent_statements_covered": 81.34328358208955, "percent_statements_covered_display": "81"}, "missing_lines": [261, 262, 281, 282, 283, 284, 292, 293, 316, 317, 319, 323, 324, 325, 327, 328, 329, 331, 332, 340, 341, 342, 349, 351, 352], "excluded_lines": [], "functions": {"Tmc5160.__init__": {"executed_lines": [80, 91, 93, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 129], "summary": {"covered_lines": 37, "num_statements": 37, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 51}, "Tmc5160.deinit": {"executed_lines": [133, 134], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 131}, "Tmc5160._set_irun_ihold": {"executed_lines": [148, 150, 151, 152, 154], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "Tmc5160._set_global_scaler": {"executed_lines": [162, 163], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 156}, "Tmc5160.set_current_peak": {"executed_lines": [183, 185, 186, 188, 190, 195, 197, 198, 200, 201, 203, 204, 209, 211, 212, 214, 216, 217, 218, 220, 221, 222, 224, 226, 227, 230], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 165}, "Tmc5160.set_current_rms": {"executed_lines": [248, 253], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 232}, "Tmc5160.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [261, 262], "excluded_lines": [], "start_line": 255}, "Tmc5160.set_spreadcycle": {"executed_lines": [270], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 264}, "Tmc5160.get_interface_transmission_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [281, 282, 283, 284], "excluded_lines": [], "start_line": 272}, "Tmc5160.get_tstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [292, 293], "excluded_lines": [], "start_line": 286}, "Tmc5160.stallguard_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 11, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [316, 317, 319, 323, 324, 325, 327, 328, 329, 331, 332], "excluded_lines": [], "start_line": 297}, "Tmc5160.clear_rampstat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [340, 341, 342], "excluded_lines": [], "start_line": 334}, "Tmc5160.reset_position": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [349, 351, 352], "excluded_lines": [], "start_line": 344}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 31, 32, 35, 38, 39, 40, 41, 47, 51, 131, 138, 156, 165, 232, 255, 264, 272, 286, 297, 334, 344], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc5160": {"executed_lines": [80, 91, 93, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 129, 133, 134, 148, 150, 151, 152, 154, 162, 163, 183, 185, 186, 188, 190, 195, 197, 198, 200, 201, 203, 204, 209, 211, 212, 214, 216, 217, 218, 220, 221, 222, 224, 226, 227, 230, 248, 253, 270], "summary": {"covered_lines": 75, "num_statements": 100, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 25, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [261, 262, 281, 282, 283, 284, 292, 293, 316, 317, 319, 323, 324, 325, 327, 328, 329, 331, 332, 340, 341, 342, 349, 351, 352], "excluded_lines": [], "start_line": 35}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 31, 32, 35, 38, 39, 40, 41, 47, 51, 131, 138, 156, 165, 232, 255, 264, 272, 286, 297, 334, 344], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/__init__.py": {"executed_lines": [9, 10, 11, 12, 15, 16, 30, 35, 41, 44, 69, 71, 72, 76, 78, 80, 81, 83, 84, 86, 108, 111], "summary": {"covered_lines": 22, "num_statements": 46, "percent_covered": 47.82608695652174, "percent_covered_display": "48", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 47.82608695652174, "percent_statements_covered_display": "48"}, "missing_lines": [31, 33, 34, 36, 38, 39, 73, 74, 88, 89, 91, 92, 93, 95, 99, 100, 102, 103, 104, 106, 113, 114, 116, 117], "excluded_lines": [], "functions": {"": {"executed_lines": [9, 10, 11, 12, 15, 16, 30, 35, 41, 44, 69, 71, 72, 76, 78, 80, 81, 83, 84, 86, 108, 111], "summary": {"covered_lines": 22, "num_statements": 46, "percent_covered": 47.82608695652174, "percent_covered_display": "48", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 47.82608695652174, "percent_statements_covered_display": "48"}, "missing_lines": [31, 33, 34, 36, 38, 39, 73, 74, 88, 89, 91, 92, 93, 95, 99, 100, 102, 103, 104, 106, 113, 114, 116, 117], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [9, 10, 11, 12, 15, 16, 30, 35, 41, 44, 69, 71, 72, 76, 78, 80, 81, 83, 84, 86, 108, 111], "summary": {"covered_lines": 22, "num_statements": 46, "percent_covered": 47.82608695652174, "percent_covered_display": "48", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 47.82608695652174, "percent_statements_covered_display": "48"}, "missing_lines": [31, 33, 34, 36, 38, 39, 73, 74, 88, 89, 91, 92, 93, 95, 99, 100, 102, 103, 104, 106, 113, 114, 116, 117], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/_tmc_gpio_board_base.py": {"executed_lines": [6, 7, 8, 9, 12, 15, 16, 17, 18, 19, 20, 21, 22, 25, 28, 29, 32, 35, 36, 39, 42, 43, 44, 47, 48, 51], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 44, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55, 56, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 76, 77, 78, 80, 81, 82, 84, 85, 86, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 101, 102, 103, 105, 106, 107], "functions": {"BaseGPIOWrapper.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56], "start_line": 55}, "BaseGPIOWrapper.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [60], "start_line": 59}, "BaseGPIOWrapper.gpio_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [70], "start_line": 63}, "BaseGPIOWrapper.gpio_cleanup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [74], "start_line": 73}, "BaseGPIOWrapper.gpio_input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [78], "start_line": 77}, "BaseGPIOWrapper.gpio_output": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [82], "start_line": 81}, "BaseGPIOWrapper.gpio_pwm_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [86], "start_line": 85}, "BaseGPIOWrapper.gpio_pwm_set_frequency": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [90], "start_line": 89}, "BaseGPIOWrapper.gpio_pwm_set_duty_cycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [94, 95, 96, 97, 98, 99], "start_line": 93}, "BaseGPIOWrapper.gpio_add_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [103], "start_line": 102}, "BaseGPIOWrapper.gpio_remove_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [107], "start_line": 106}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 16, 17, 18, 19, 20, 21, 22, 25, 28, 29, 32, 35, 36, 39, 42, 43, 44, 47, 48, 51], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 28, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55, 58, 59, 62, 63, 64, 65, 66, 67, 68, 69, 72, 73, 76, 77, 80, 81, 84, 85, 88, 89, 92, 93, 101, 102, 105, 106], "start_line": 1}}, "classes": {"Board": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "Gpio": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "GpioMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 32}, "GpioPUD": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 39}, "BaseGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 16, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56, 60, 70, 74, 78, 82, 86, 90, 94, 95, 96, 97, 98, 99, 103, 107], "start_line": 51}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 16, 17, 18, 19, 20, 21, 22, 25, 28, 29, 32, 35, 36, 39, 42, 43, 44, 47, 48, 51], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 28, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55, 58, 59, 62, 63, 64, 65, 66, 67, 68, 69, 72, 73, 76, 77, 80, 81, 84, 85, 88, 89, 92, 93, 101, 102, 105, 106], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/_tmc_gpio_board_gpiozero.py": {"executed_lines": [13, 19, 22, 25, 27, 28, 29, 31, 37, 43, 51, 52, 53, 54, 56, 57, 58, 60, 62, 63, 64, 65, 66, 67, 71, 78, 80, 81, 83, 85, 87, 89, 90, 91, 92, 94, 95, 96, 98, 103, 105, 107, 108, 110, 112, 119, 120, 121, 122, 124, 125, 127, 129, 131, 132, 134, 136, 138, 139, 141], "summary": {"covered_lines": 60, "num_statements": 72, "percent_covered": 83.33333333333333, "percent_covered_display": "83", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 83.33333333333333, "percent_statements_covered_display": "83"}, "missing_lines": [68, 69, 73, 74, 75, 76, 82, 84, 109, 126, 133, 140], "excluded_lines": [], "functions": {"GpiozeroWrapper.__init__": {"executed_lines": [27, 28, 29], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "GpiozeroWrapper.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 31}, "GpiozeroWrapper.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 37}, "GpiozeroWrapper.gpio_setup": {"executed_lines": [51, 52, 53, 54, 56, 57, 58], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 43}, "GpiozeroWrapper.gpio_cleanup": {"executed_lines": [62, 63, 64, 65, 66, 67], "summary": {"covered_lines": 6, "num_statements": 8, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [68, 69], "excluded_lines": [], "start_line": 60}, "GpiozeroWrapper.gpio_input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [73, 74, 75, 76], "excluded_lines": [], "start_line": 71}, "GpiozeroWrapper.gpio_output": {"executed_lines": [80, 81, 83, 85], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [82, 84], "excluded_lines": [], "start_line": 78}, "GpiozeroWrapper.gpio_pwm_enable": {"executed_lines": [89, 90, 91, 92, 94, 95, 96], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 87}, "GpiozeroWrapper.gpio_pwm_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 98}, "GpiozeroWrapper.gpio_pwm_set_frequency": {"executed_lines": [105, 107, 108, 110], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [109], "excluded_lines": [], "start_line": 103}, "GpiozeroWrapper.gpio_pwm_set_duty_cycle": {"executed_lines": [119, 120, 121, 122, 124, 125, 127], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [126], "excluded_lines": [], "start_line": 112}, "GpiozeroWrapper.gpio_add_event_detect": {"executed_lines": [131, 132, 134], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [133], "excluded_lines": [], "start_line": 129}, "GpiozeroWrapper.gpio_remove_event_detect": {"executed_lines": [138, 139, 141], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [140], "excluded_lines": [], "start_line": 136}, "": {"executed_lines": [13, 19, 22, 25, 31, 37, 43, 60, 71, 78, 87, 98, 103, 112, 129, 136], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GpiozeroWrapper": {"executed_lines": [27, 28, 29, 51, 52, 53, 54, 56, 57, 58, 62, 63, 64, 65, 66, 67, 80, 81, 83, 85, 89, 90, 91, 92, 94, 95, 96, 105, 107, 108, 110, 119, 120, 121, 122, 124, 125, 127, 131, 132, 134, 138, 139, 141], "summary": {"covered_lines": 44, "num_statements": 56, "percent_covered": 78.57142857142857, "percent_covered_display": "79", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 78.57142857142857, "percent_statements_covered_display": "79"}, "missing_lines": [68, 69, 73, 74, 75, 76, 82, 84, 109, 126, 133, 140], "excluded_lines": [], "start_line": 22}, "": {"executed_lines": [13, 19, 22, 25, 31, 37, 43, 60, 71, 78, 87, 98, 103, 112, 129, 136], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/_tmc_gpio_board_rpi_gpio.py": {"executed_lines": [14, 15, 16, 60, 63, 69, 70, 72, 74, 75, 76, 77, 79, 83, 91, 92, 94, 96, 98, 100, 101, 102, 103, 105, 109, 111, 113, 115, 116, 117, 119, 121, 122, 124, 126, 133, 134, 136, 138, 140, 144, 146, 149, 159, 160, 161, 165, 167, 170, 175, 180], "summary": {"covered_lines": 51, "num_statements": 58, "percent_covered": 87.93103448275862, "percent_covered_display": "88", "missing_lines": 7, "excluded_lines": 39, "percent_statements_covered": 87.93103448275862, "percent_statements_covered_display": "88"}, "missing_lines": [81, 107, 123, 135, 172, 177, 182], "excluded_lines": [19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57], "functions": {"GPIOModuleProtocol.PWM.__init__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [40], "start_line": 40}, "GPIOModuleProtocol.PWM.start": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [41], "start_line": 41}, "GPIOModuleProtocol.PWM.ChangeDutyCycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [42], "start_line": 42}, "GPIOModuleProtocol.PWM.ChangeFrequency": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [43], "start_line": 43}, "GPIOModuleProtocol.PWM.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [44], "start_line": 44}, "GPIOModuleProtocol.setwarnings": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [46], "start_line": 46}, "GPIOModuleProtocol.setmode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [47], "start_line": 47}, "GPIOModuleProtocol.cleanup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [48], "start_line": 48}, "GPIOModuleProtocol.setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [51], "start_line": 49}, "GPIOModuleProtocol.input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [52], "start_line": 52}, "GPIOModuleProtocol.output": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [53], "start_line": 53}, "GPIOModuleProtocol.add_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56], "start_line": 54}, "GPIOModuleProtocol.remove_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [57], "start_line": 57}, "BaseRPiGPIOWrapper.__init__": {"executed_lines": [69, 70], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 63}, "BaseRPiGPIOWrapper.init": {"executed_lines": [74, 75, 76, 77], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "BaseRPiGPIOWrapper.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [81], "excluded_lines": [], "start_line": 79}, "BaseRPiGPIOWrapper.gpio_setup": {"executed_lines": [91, 92, 94], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 83}, "BaseRPiGPIOWrapper.gpio_cleanup": {"executed_lines": [98, 100, 101, 102, 103], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 96}, "BaseRPiGPIOWrapper.gpio_input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [107], "excluded_lines": [], "start_line": 105}, "BaseRPiGPIOWrapper.gpio_output": {"executed_lines": [111], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 109}, "BaseRPiGPIOWrapper.gpio_pwm_setup": {"executed_lines": [115, 116, 117], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 113}, "BaseRPiGPIOWrapper.gpio_pwm_set_frequency": {"executed_lines": [121, 122, 124], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [123], "excluded_lines": [], "start_line": 119}, "BaseRPiGPIOWrapper.gpio_pwm_set_duty_cycle": {"executed_lines": [133, 134, 136], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [135], "excluded_lines": [], "start_line": 126}, "BaseRPiGPIOWrapper.gpio_add_event_detect": {"executed_lines": [140], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "BaseRPiGPIOWrapper.gpio_remove_event_detect": {"executed_lines": [146], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 144}, "create_gpio_wrapper": {"executed_lines": [159, 160, 161], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 149}, "MockGPIOWrapper": {"executed_lines": [167], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 165}, "RPiGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [172], "excluded_lines": [], "start_line": 170}, "JetsonGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [177], "excluded_lines": [], "start_line": 175}, "OPiGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [182], "excluded_lines": [], "start_line": 180}, "": {"executed_lines": [14, 15, 16, 60, 63, 72, 79, 83, 96, 105, 109, 113, 119, 126, 138, 144, 149, 165, 170, 175, 180], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 26, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 45, 49, 50, 54, 55], "start_line": 1}}, "classes": {"GPIOModuleProtocol": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [46, 47, 48, 51, 52, 53, 56, 57], "start_line": 20}, "GPIOModuleProtocol.PWM": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [40, 41, 42, 43, 44], "start_line": 37}, "BaseRPiGPIOWrapper": {"executed_lines": [69, 70, 74, 75, 76, 77, 91, 92, 94, 98, 100, 101, 102, 103, 111, 115, 116, 117, 121, 122, 124, 133, 134, 136, 140, 146], "summary": {"covered_lines": 26, "num_statements": 30, "percent_covered": 86.66666666666667, "percent_covered_display": "87", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 86.66666666666667, "percent_statements_covered_display": "87"}, "missing_lines": [81, 107, 123, 135], "excluded_lines": [], "start_line": 60}, "": {"executed_lines": [14, 15, 16, 60, 63, 72, 79, 83, 96, 105, 109, 113, 119, 126, 138, 144, 149, 159, 160, 161, 165, 167, 170, 175, 180], "summary": {"covered_lines": 25, "num_statements": 28, "percent_covered": 89.28571428571429, "percent_covered_display": "89", "missing_lines": 3, "excluded_lines": 26, "percent_statements_covered": 89.28571428571429, "percent_statements_covered_display": "89"}, "missing_lines": [172, 177, 182], "excluded_lines": [19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 45, 49, 50, 54, 55], "start_line": 1}}}, "src/tmc_driver/tmc_logger/__init__.py": {"executed_lines": [4, 5, 7, 8, 10, 13, 14], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [11], "excluded_lines": [], "functions": {"": {"executed_lines": [4, 5, 7, 8, 10, 13, 14], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [11], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [4, 5, 7, 8, 10, 13, 14], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [11], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_logger/_tmc_logger_base.py": {"executed_lines": [3, 4, 7, 10, 11, 12, 13, 14, 15, 16, 19, 26, 27, 31, 32, 36, 37, 41, 42, 46, 57, 58, 60], "summary": {"covered_lines": 23, "num_statements": 28, "percent_covered": 82.14285714285714, "percent_covered_display": "82", "missing_lines": 5, "excluded_lines": 37, "percent_statements_covered": 82.14285714285714, "percent_statements_covered_display": "82"}, "missing_lines": [29, 34, 39, 44, 62], "excluded_lines": [64, 65, 66, 67, 69, 70, 71, 72, 73, 74, 75, 76, 77, 79, 80, 81, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 98, 99, 100, 101, 102, 103, 104, 105], "functions": {"TmcLoggerBase.loglevel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [34], "excluded_lines": [], "start_line": 32}, "TmcLoggerBase.logprefix": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [44], "excluded_lines": [], "start_line": 42}, "TmcLoggerBase.__init__": {"executed_lines": [57, 58], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 46}, "TmcLoggerBase.__del__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [62], "excluded_lines": [], "start_line": 60}, "TmcLoggerBase.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [66, 67], "start_line": 65}, "TmcLoggerBase.add_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 7, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [71, 72, 73, 74, 75, 76, 77], "start_line": 70}, "TmcLoggerBase.remove_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [81], "start_line": 80}, "TmcLoggerBase.remove_all_handlers": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [85], "start_line": 84}, "TmcLoggerBase.set_formatter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [89, 90, 91, 92, 93, 94, 95, 96], "start_line": 88}, "TmcLoggerBase.log": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [100, 101, 102, 103, 104, 105], "start_line": 99}, "": {"executed_lines": [3, 4, 7, 10, 11, 12, 13, 14, 15, 16, 19, 26, 27, 31, 32, 36, 37, 41, 42, 46, 60], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 12, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64, 65, 69, 70, 79, 80, 83, 84, 87, 88, 98, 99], "start_line": 1}}, "classes": {"Loglevel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 7}, "TmcLoggerBase": {"executed_lines": [57, 58], "summary": {"covered_lines": 2, "num_statements": 7, "percent_covered": 28.571428571428573, "percent_covered_display": "29", "missing_lines": 5, "excluded_lines": 25, "percent_statements_covered": 28.571428571428573, "percent_statements_covered_display": "29"}, "missing_lines": [29, 34, 39, 44, 62], "excluded_lines": [66, 67, 71, 72, 73, 74, 75, 76, 77, 81, 85, 89, 90, 91, 92, 93, 94, 95, 96, 100, 101, 102, 103, 104, 105], "start_line": 19}, "": {"executed_lines": [3, 4, 7, 10, 11, 12, 13, 14, 15, 16, 19, 26, 27, 31, 32, 36, 37, 41, 42, 46, 60], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 12, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64, 65, 69, 70, 79, 80, 83, 84, 87, 88, 98, 99], "start_line": 1}}}, "src/tmc_driver/tmc_logger/_tmc_logger_cpython.py": {"executed_lines": [3, 4, 7, 14, 15, 17, 19, 20, 22, 23, 25, 26, 30, 31, 33, 34, 36, 52, 53, 55, 57, 58, 61, 63, 65, 67, 68, 69, 71, 73, 75, 77, 79, 81, 83, 96, 100, 102, 103, 105, 120, 121, 124, 125, 127, 132, 135, 136, 137, 138, 140, 147, 148], "summary": {"covered_lines": 53, "num_statements": 67, "percent_covered": 79.1044776119403, "percent_covered_display": "79", "missing_lines": 14, "excluded_lines": 0, "percent_statements_covered": 79.1044776119403, "percent_statements_covered_display": "79"}, "missing_lines": [28, 91, 92, 93, 94, 98, 114, 115, 116, 117, 118, 128, 130, 133], "excluded_lines": [], "functions": {"TmcLogger.loglevel": {"executed_lines": [22, 23], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 20}, "TmcLogger.logprefix": {"executed_lines": [33, 34], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 31}, "TmcLogger.__init__": {"executed_lines": [52, 53, 55, 57, 58, 61, 63, 65, 67, 68, 69, 71, 73], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 36}, "TmcLogger.__del__": {"executed_lines": [77], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 75}, "TmcLogger.deinit": {"executed_lines": [81], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 79}, "TmcLogger.add_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [91, 92, 93, 94], "excluded_lines": [], "start_line": 83}, "TmcLogger.remove_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [98], "excluded_lines": [], "start_line": 96}, "TmcLogger.remove_all_handlers": {"executed_lines": [102, 103], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 100}, "TmcLogger.set_formatter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 5, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [114, 115, 116, 117, 118], "excluded_lines": [], "start_line": 105}, "TmcLogger._add_logging_level": {"executed_lines": [124, 125, 127, 132, 135, 136, 137, 138], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 121}, "TmcLogger._add_logging_level.logForLevel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [128, 130], "excluded_lines": [], "start_line": 127}, "TmcLogger._add_logging_level.logToRoot": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [133], "excluded_lines": [], "start_line": 132}, "TmcLogger.log": {"executed_lines": [147, 148], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 140}, "": {"executed_lines": [3, 4, 7, 14, 15, 19, 20, 25, 26, 30, 31, 36, 75, 79, 83, 96, 100, 105, 120, 121, 140], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcLogger": {"executed_lines": [17, 22, 23, 33, 34, 52, 53, 55, 57, 58, 61, 63, 65, 67, 68, 69, 71, 73, 77, 81, 102, 103, 124, 125, 127, 132, 135, 136, 137, 138, 147, 148], "summary": {"covered_lines": 32, "num_statements": 46, "percent_covered": 69.56521739130434, "percent_covered_display": "70", "missing_lines": 14, "excluded_lines": 0, "percent_statements_covered": 69.56521739130434, "percent_statements_covered_display": "70"}, "missing_lines": [28, 91, 92, 93, 94, 98, 114, 115, 116, 117, 118, 128, 130, 133], "excluded_lines": [], "start_line": 7}, "": {"executed_lines": [3, 4, 7, 14, 15, 19, 20, 25, 26, 30, 31, 36, 75, 79, 83, 96, 100, 105, 120, 121, 140], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}}, "totals": {"covered_lines": 2116, "num_statements": 2609, "percent_covered": 81.10387121502491, "percent_covered_display": "81", "missing_lines": 493, "excluded_lines": 286, "percent_statements_covered": 81.10387121502491, "percent_statements_covered_display": "81"}}, "coverage_path": "."}