$date
	Sat Oct 22 23:31:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#892759
b11010 !
1"
#892762
b11010 &
b11010 %
1$
#892763
0"
#892766
b1101 &
b1101 %
#892770
b101000 &
b101000 %
#892774
b10100 &
b10100 %
#892778
b1010 &
b1010 %
#892782
b101 &
b101 %
#892786
b10000 &
b10000 %
#892790
b1000 &
b1000 %
#892794
b100 &
b100 %
#892798
b10 &
b10 %
#892802
b1 &
b1 %
1#
#892806
b0 &
0#
b0 %
0$
#1895085
b1 !
1"
#1895086
b1 &
b1 %
1$
#1895087
0"
#1895090
1#
#1895094
b0 &
0#
b0 %
0$
#2859554
b1011 &
b1011 %
1$
b1011 !
1"
#2859555
0"
#2859558
b100010 &
b100010 %
#2859562
b10001 &
b10001 %
#2859566
b110100 &
b110100 %
#2859570
b11010 &
b11010 %
#2859574
b1101 &
b1101 %
#2859578
b101000 &
b101000 %
#2859582
b10100 &
b10100 %
#2859586
b1010 &
b1010 %
#2859590
b101 &
b101 %
#2859594
b10000 &
b10000 %
#2859598
b1000 &
b1000 %
#2859602
b100 &
b100 %
#2859606
b10 &
b10 %
#2859610
b1 &
b1 %
1#
#2859614
b0 &
0#
b0 %
0$
#4500012
