# This is an Black-F407VET board with a single STM32F407VETx chip
#
# Initially was generated by System Workbench for STM32 and then alterred manually

#source [find interface/stlink.cfg] 
source [find interface/jlink.cfg]

set WORKAREASIZE 0x8000

#transport select "hla_swd"
transport select "swd"

set CHIPNAME STM32F407VETx
set BOARDNAME Black-F407VET

# Enable debug when in low power modes
set ENABLE_LOW_POWER 1

# Stop Watchdog counters when halt
set STOP_WATCHDOG 1

# STlink Debug clock frequency
#set CLOCK_FREQ 8000

# use hardware reset, connect under reset
# connect_assert_srst needed if low power mode application running (WFI...)
#reset_config srst_only srst_nogate connect_assert_srst
reset_config none
set CONNECT_UNDER_RESET 1

source [find target/stm32f4x.cfg]
