<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › sni › rm200.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>rm200.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * RM200 specific code</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006,2007 Thomas Bogendoerfer (tsbogend@alpha.franken.de)</span>
<span class="cm"> *</span>
<span class="cm"> * i8259 parts ripped out of arch/mips/kernel/i8259.c</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/sni.h&gt;</span>
<span class="cp">#include &lt;asm/time.h&gt;</span>
<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>

<span class="cp">#define RM200_I8259A_IRQ_BASE 32</span>

<span class="cp">#define MEMPORT(_base,_irq)				\</span>
<span class="cp">	{						\</span>
<span class="cp">		.mapbase	= _base,		\</span>
<span class="cp">		.irq		= _irq,			\</span>
<span class="cp">		.uartclk	= 1843200,		\</span>
<span class="cp">		.iotype		= UPIO_MEM,		\</span>
<span class="cp">		.flags		= UPF_BOOT_AUTOCONF|UPF_IOREMAP, \</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">rm200_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MEMPORT</span><span class="p">(</span><span class="mh">0x160003f8</span><span class="p">,</span> <span class="n">RM200_I8259A_IRQ_BASE</span> <span class="o">+</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MEMPORT</span><span class="p">(</span><span class="mh">0x160002f8</span><span class="p">,</span> <span class="n">RM200_I8259A_IRQ_BASE</span> <span class="o">+</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rm200_serial8250_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">PLAT8250_DEV_PLATFORM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>			<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">rm200_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rm200_ds1216_rsrc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
        <span class="p">{</span>
                <span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x1cd41ffc</span><span class="p">,</span>
                <span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x1cd41fff</span><span class="p">,</span>
                <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span>
        <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rm200_ds1216_device</span> <span class="o">=</span> <span class="p">{</span>
        <span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;rtc-ds1216&quot;</span><span class="p">,</span>
        <span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rm200_ds1216_rsrc</span><span class="p">),</span>
        <span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">rm200_ds1216_rsrc</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">snirm_82596_rm200_rsrc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x18000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x180fffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x1b000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x1b000004</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x1ff00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x1ff00020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mh">0x00</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">snirm_82596_rm200_pdev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;snirm_82596&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">snirm_82596_rm200_rsrc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">snirm_82596_rm200_rsrc</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">snirm_53c710_rm200_rsrc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x19000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x190fffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">snirm_53c710_rm200_pdev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;snirm_53c710&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">snirm_53c710_rm200_rsrc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">snirm_53c710_rm200_rsrc</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">snirm_setup_devinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sni_brd_type</span> <span class="o">==</span> <span class="n">SNI_BRD_RM200</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rm200_serial8250_device</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rm200_ds1216_device</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">snirm_82596_rm200_pdev</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">snirm_53c710_rm200_pdev</span><span class="p">);</span>
		<span class="n">sni_eisa_root_init</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">device_initcall</span><span class="p">(</span><span class="n">snirm_setup_devinit</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * RM200 has an ISA and an EISA bus. The iSA bus is only used</span>
<span class="cm"> * for onboard devices and also has twi i8259 PICs. Since these</span>
<span class="cm"> * PICs are no accessible via inb/outb the following code uses</span>
<span class="cm"> * readb/writeb to access them</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">);</span>
<span class="cp">#define PIC_CMD    0x00</span>
<span class="cp">#define PIC_IMR    0x01</span>
<span class="cp">#define PIC_ISR    PIC_CMD</span>
<span class="cp">#define PIC_POLL   PIC_ISR</span>
<span class="cp">#define PIC_OCW3   PIC_ISR</span>

<span class="cm">/* i8259A PIC related value */</span>
<span class="cp">#define PIC_CASCADE_IR		2</span>
<span class="cp">#define MASTER_ICW4_DEFAULT	0x01</span>
<span class="cp">#define SLAVE_ICW4_DEFAULT	0x01</span>

<span class="cm">/*</span>
<span class="cm"> * This contains the irq mask for both 8259A irq controllers,</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rm200_cached_irq_mask</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>
<span class="k">static</span> <span class="n">__iomem</span> <span class="n">u8</span> <span class="o">*</span><span class="n">rm200_pic_master</span><span class="p">;</span>
<span class="k">static</span> <span class="n">__iomem</span> <span class="n">u8</span> <span class="o">*</span><span class="n">rm200_pic_slave</span><span class="p">;</span>

<span class="cp">#define cached_master_mask	(rm200_cached_irq_mask)</span>
<span class="cp">#define cached_slave_mask	(rm200_cached_irq_mask &gt;&gt; 8)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sni_rm200_disable_8259A_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">RM200_I8259A_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">rm200_cached_irq_mask</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cached_slave_mask</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cached_master_mask</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sni_rm200_enable_8259A_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">RM200_I8259A_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">rm200_cached_irq_mask</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cached_slave_mask</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cached_master_mask</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">sni_rm200_i8259A_irq_real</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irqmask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0B</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">irqmask</span><span class="p">;</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0A</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0B</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span> <span class="cm">/* ISR register */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">irqmask</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0A</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Careful! The 8259A is a fragile beast, it pretty</span>
<span class="cm"> * much _has_ to be done exactly like this (mask it</span>
<span class="cm"> * first, _then_ send the EOI, and the order of EOI</span>
<span class="cm"> * to the two 8259s is important!</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">sni_rm200_mask_and_ack_8259A</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irqmask</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">RM200_I8259A_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">irqmask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Lightweight spurious IRQ detection. We do not want</span>
<span class="cm">	 * to overdo spurious IRQ handling - it&#39;s usually a sign</span>
<span class="cm">	 * of hardware problems, so we only do the checks we can</span>
<span class="cm">	 * do without slowing down good hardware unnecessarily.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note that IRQ7 and IRQ15 (the two spurious IRQs</span>
<span class="cm">	 * usually resulting from the 8259A-1|2 PICs) occur</span>
<span class="cm">	 * even if the IRQ is masked in the 8259A. Thus we</span>
<span class="cm">	 * can check spurious 8259A IRQs without doing the</span>
<span class="cm">	 * quite slow i8259A_irq_real() call for every IRQ.</span>
<span class="cm">	 * This does not cover 100% of spurious interrupts,</span>
<span class="cm">	 * but should be enough to warn the user that there</span>
<span class="cm">	 * is something bad going on ...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rm200_cached_irq_mask</span> <span class="o">&amp;</span> <span class="n">irqmask</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">spurious_8259A_irq</span><span class="p">;</span>
	<span class="n">rm200_cached_irq_mask</span> <span class="o">|=</span> <span class="n">irqmask</span><span class="p">;</span>

<span class="nl">handle_real_irq:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cached_slave_mask</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x60</span><span class="o">+</span><span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">),</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x60</span><span class="o">+</span><span class="n">PIC_CASCADE_IR</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cached_master_mask</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x60</span><span class="o">+</span><span class="n">irq</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>

<span class="nl">spurious_8259A_irq:</span>
	<span class="cm">/*</span>
<span class="cm">	 * this is the slow path - should happen rarely.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sni_rm200_i8259A_irq_real</span><span class="p">(</span><span class="n">irq</span><span class="p">))</span>
		<span class="cm">/*</span>
<span class="cm">		 * oops, the IRQ _is_ in service according to the</span>
<span class="cm">		 * 8259A - not spurious, go handle it.</span>
<span class="cm">		 */</span>
		<span class="k">goto</span> <span class="n">handle_real_irq</span><span class="p">;</span>

	<span class="p">{</span>
		<span class="k">static</span> <span class="kt">int</span> <span class="n">spurious_irq_mask</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * At this point we can be sure the IRQ is spurious,</span>
<span class="cm">		 * lets ACK and report it. [once per IRQ]</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spurious_irq_mask</span> <span class="o">&amp;</span> <span class="n">irqmask</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
			       <span class="s">&quot;spurious RM200 8259A interrupt: IRQ%d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
			<span class="n">spurious_irq_mask</span> <span class="o">|=</span> <span class="n">irqmask</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_err_count</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Theoretically we do not have to handle this IRQ,</span>
<span class="cm">		 * but in Linux this does not cause problems and is</span>
<span class="cm">		 * simpler for us.</span>
<span class="cm">		 */</span>
		<span class="k">goto</span> <span class="n">handle_real_irq</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">sni_rm200_i8259A_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;RM200-XT-PIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">sni_rm200_disable_8259A_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">sni_rm200_enable_8259A_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">sni_rm200_mask_and_ack_8259A</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Do the traditional i8259 interrupt polling thing.  This is for the few</span>
<span class="cm"> * cases where no better interrupt acknowledge method is available and we</span>
<span class="cm"> * absolutely must touch the i8259.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">sni_rm200_i8259_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">);</span>

	<span class="cm">/* Perform an interrupt acknowledge cycle on controller 1. */</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0C</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>	<span class="cm">/* prepare for poll */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">PIC_CASCADE_IR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Interrupt is cascaded so perform interrupt</span>
<span class="cm">		 * acknowledge on controller 2.</span>
<span class="cm">		 */</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0C</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span> <span class="cm">/* prepare for poll */</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="p">(</span><span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">7</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * This may be a spurious interrupt.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Read the interrupt status register (ISR). If the most</span>
<span class="cm">		 * significant bit is not set then there is no valid</span>
<span class="cm">		 * interrupt.</span>
<span class="cm">		 */</span>
		<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0B</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_ISR</span><span class="p">);</span> <span class="cm">/* ISR register */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">readb</span><span class="p">(</span><span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_ISR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
			<span class="n">irq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">likely</span><span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="n">irq</span> <span class="o">+</span> <span class="n">RM200_I8259A_IRQ_BASE</span> <span class="o">:</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">sni_rm200_init_8259A</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="n">PIC_CASCADE_IR</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">MASTER_ICW4_DEFAULT</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_CMD</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">PIC_CASCADE_IR</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">SLAVE_ICW4_DEFAULT</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>		<span class="cm">/* wait for 8259A to initialize */</span>

	<span class="n">writeb</span><span class="p">(</span><span class="n">cached_master_mask</span><span class="p">,</span> <span class="n">rm200_pic_master</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">cached_slave_mask</span><span class="p">,</span> <span class="n">rm200_pic_slave</span> <span class="o">+</span> <span class="n">PIC_IMR</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sni_rm200_i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ2 is cascade interrupt to second interrupt controller</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sni_rm200_irq2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sni_rm200_pic1_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;onboard ISA pic1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x16000020</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mh">0x16000023</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_BUSY</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sni_rm200_pic2_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;onboard ISA pic2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x160000a0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mh">0x160000a3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_BUSY</span>
<span class="p">};</span>

<span class="cm">/* ISA irq handler */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sni_rm200_i8259A_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">dummy</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">sni_rm200_i8259_irq</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sni_rm200_i8259A_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">sni_rm200_i8259A_irq_handler</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;onboard ISA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_SHARED</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sni_rm200_i8259_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rm200_pic_master</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="mh">0x16000020</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rm200_pic_master</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">rm200_pic_slave</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="mh">0x160000a0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rm200_pic_slave</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">rm200_pic_master</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">insert_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sni_rm200_pic1_resource</span><span class="p">);</span>
	<span class="n">insert_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sni_rm200_pic2_resource</span><span class="p">);</span>

	<span class="n">sni_rm200_init_8259A</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">RM200_I8259A_IRQ_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RM200_I8259A_IRQ_BASE</span> <span class="o">+</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sni_rm200_i8259A_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="n">RM200_I8259A_IRQ_BASE</span> <span class="o">+</span> <span class="n">PIC_CASCADE_IR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sni_rm200_irq2</span><span class="p">);</span>
<span class="p">}</span>


<span class="cp">#define SNI_RM200_INT_STAT_REG  CKSEG1ADDR(0xbc000000)</span>
<span class="cp">#define SNI_RM200_INT_ENA_REG   CKSEG1ADDR(0xbc080000)</span>

<span class="cp">#define SNI_RM200_INT_START  24</span>
<span class="cp">#define SNI_RM200_INT_END    28</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_rm200_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">SNI_RM200_INT_START</span><span class="p">);</span>

	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">SNI_RM200_INT_ENA_REG</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">disable_rm200_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">SNI_RM200_INT_START</span><span class="p">);</span>

	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">SNI_RM200_INT_ENA_REG</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">rm200_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;RM200&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">disable_rm200_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">enable_rm200_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sni_rm200_hwint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_status</span><span class="p">();</span>
	<span class="n">u8</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ5</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="mi">7</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">IE_IRQ0</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">SNI_RM200_INT_ENA_REG</span> <span class="o">^</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">SNI_RM200_INT_STAT_REG</span> <span class="o">^</span> <span class="mh">0x14</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="n">SNI_RM200_INT_START</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">set_c0_status</span><span class="p">(</span><span class="n">IE_IRQ0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sni_rm200_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="o">*</span> <span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">SNI_RM200_INT_ENA_REG</span> <span class="o">=</span> <span class="mh">0x1f</span><span class="p">;</span>

	<span class="n">sni_rm200_i8259_irqs</span><span class="p">();</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="cm">/* Actually we&#39;ve got more interrupts to handle ...  */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">SNI_RM200_INT_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">SNI_RM200_INT_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rm200_irq_type</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">sni_hwint</span> <span class="o">=</span> <span class="n">sni_rm200_hwint</span><span class="p">;</span>
	<span class="n">change_c0_status</span><span class="p">(</span><span class="n">ST0_IM</span><span class="p">,</span> <span class="n">IE_IRQ0</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">SNI_RM200_INT_START</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sni_rm200_i8259A_irq</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">SNI_RM200_INT_START</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sni_isa_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sni_rm200_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
