# Copyright Amazon.com, Inc. or its affiliates. All Rights Reserved.
# SPDX-License-Identifier: Apache-2.0
#
# Vendored (unmodified) from KevGomes1403/nki-moe-megakernel @ 5879c39,
# path megakernels/qwen3_moe/moe_fused_nki.py. See ../NOTICE for attribution.
"""
kernel_v30c_hoisted — v30b_gu_shard plus gamma / router_w prefetch kwargs.

Reorganized into three SBUF-in / SBUF-out subkernels defined in this file:
  1. _rmsnorm_sbuf_in_sbuf_out_hoisted        (Stage 1)
  2. _routertopk_sbuf_in_sbuf_out_hoisted     (Stages 2 + 3)
  3. _experts_sbuf_in_sbuf_out_hoisted        (Stages 4 + 5)

The orchestrator _qwen3_moe_sbuf_in_sbuf_out_hoisted simply chains them; the
JIT wrappers (qwen3_moe_fused_tkg_sbuf_io_hoisted / qwen3_moe_fused_tkg_sbuf_io)
and run() are unchanged in behavior.

Hoisting kwargs (both default None):
  gamma_sb_ready   : [PMAX, H_free=16] bf16 SBUF — pre-loaded & pre-transposed gamma.
                     When supplied, skips: (a) gamma_flat_sb alloc+DMA,
                       (b) gamma_trans_psum alloc + nc_transpose,
                       (c) gamma_sb alloc + activation copy.
                     Just binds local gamma_sb = gamma_sb_ready.
  router_w_wide_sb : [PMAX, _ROUTER_BATCH=16, E=128] fp32 SBUF — replaces the internal
                     wide router DMA inside the h_chunk loop.
                     When supplied, skips the alloc + nisa.dma_copy; the inner
                     for h_sub in nl.static_range(_ROUTER_BATCH) matmul loop
                     consumes router_w_wide_sb unchanged.

Calling conventions:
  Back-compat mode  (both kwargs = None):        identical to v30b — alloc + DMA inside.
  Hoisted mode      (one or both kwargs given):  caller owns the tensors; v30c will NOT
                                                 free them (no close_scope / pop).
"""

import nki
import nki.isa as nisa
import nki.language as nl
from nkilib.core.utils.tensor_view import TensorView
from nkilib.core.utils.allocator import SbufManager

# Hardware constants
_PMAX = 128       # partition dimension max
_PSUM_FREE = 512  # PSUM free-dimension max on trn2

# Qwen3-30B-A3B at TP=4 fixed dims
_H = 2048    # hidden dim
_E = 128     # num experts
_K = 8       # top-K experts
_I = 192     # actual intermediate dim per TP rank
_I0 = 128    # first tile  (full 128 rows)
_I1 = 64     # second tile (partial: 64 valid rows, 64 zero-padded)
_I_TILES = 2 # two I-dimension tiles
_EPS = 1e-6

# Flat gate+up combined width
_GU_FLAT = 2 * _I   # = 384

# LNC=2 H-sharding constants
_N_PRGS = 2
_H_FREE = _H // _PMAX             # = 16
_H_FREE_SHARD = _H_FREE // _N_PRGS   # = 8
_H_SHARD = _H_FREE_SHARD * _PMAX     # = 1024

# Router DMA batching
_ROUTER_BATCH = 16

# 2-wave constants
_K_WAVE = 4  # experts per wave


# ---------------------------------------------------------------------------
# Subkernel 1: RMSNorm
# ---------------------------------------------------------------------------
def _rmsnorm_sbuf_in_sbuf_out_hoisted(
    inp_sb,               # [PMAX, H_free*T] bf16 — already in SBUF
    dtype,                # bf16
    T,                    # int — number of tokens
    gamma,                # [1, H=2048] bf16 — HBM
    sbm=None,             # required: SbufManager instance
    gamma_sb_ready=None,  # [PMAX, H_free] bf16 SBUF — pre-loaded & pre-transposed gamma
):
    """
    Stage 1: Fused RMSNorm.

    Allocates two heap tensors (in this order):
      rmsnorm_normed_bf16  [PMAX, H_free*T] bf16  — used by experts stage
      rmsnorm_normed       [PMAX, H_free*T] fp32  — consumed + popped by router stage

    Returns: (rmsnorm_normed_bf16, rmsnorm_normed)
      Caller must pop rmsnorm_normed (fp32) after the router matmul, then
      pop rmsnorm_normed_bf16 after the experts stage.
    """
    H = _H
    H_free = _H_FREE

    # heap: long-lived bf16 normed output (freed after experts)
    rmsnorm_normed_bf16 = sbm.alloc_heap((_PMAX, H_free * T), dtype, buffer=nl.sbuf, name="rmsnorm_normed_bf16")
    # heap: fp32 normed output — must survive close_scope("rmsnorm") for fp32 router matmul
    rmsnorm_normed = sbm.alloc_heap((_PMAX, H_free * T), nl.float32, buffer=nl.sbuf, name="rmsnorm_normed")

    sbm.open_scope(name="rmsnorm")

    rmsnorm_out = inp_sb  # already [PMAX, H_free*T] bf16 in SBUF

    # --- gamma load (skipped when gamma_sb_ready is supplied) ---
    if gamma_sb_ready is None:
        gamma_1d = gamma.reshape((H,))
        gamma_1d_hbm_reshaped = gamma_1d.reshape((H_free, _PMAX))
        gamma_flat_sb = sbm.alloc_stack((H_free, _PMAX), gamma.dtype, buffer=nl.sbuf, name="gamma_flat_sb")
        nisa.dma_copy(dst=gamma_flat_sb, src=gamma_1d_hbm_reshaped, dge_mode=3)
        gamma_trans_psum = nl.ndarray((_PMAX, H_free), dtype=gamma.dtype, buffer=nl.psum)
        nisa.nc_transpose(dst=gamma_trans_psum, data=gamma_flat_sb)
        gamma_sb = sbm.alloc_stack((_PMAX, H_free), gamma.dtype, buffer=nl.sbuf, name="gamma_sb")
        nisa.activation(gamma_sb[...], op=nl.copy, data=gamma_trans_psum[...])
    else:
        gamma_sb = gamma_sb_ready  # caller-owned — do NOT free

    rmsnorm_sq = sbm.alloc_stack((_PMAX, H_free * T), nl.float32, buffer=nl.sbuf, name="rmsnorm_sq")
    nisa.activation(rmsnorm_sq[...], op=nl.square, data=rmsnorm_out[...])

    rmsnorm_reduced = sbm.alloc_stack((_PMAX, T), nl.float32, buffer=nl.sbuf, name="rmsnorm_reduced")
    nisa.tensor_reduce(rmsnorm_reduced[0:_PMAX, 0:T], nl.add, rmsnorm_sq[0:_PMAX, 0:H_free * T], axis=1)

    gamma_mult = sbm.alloc_stack((_PMAX, H_free * T), nl.float32, buffer=nl.sbuf, name="gamma_mult")
    nisa.tensor_tensor(gamma_mult[...], rmsnorm_out[...], gamma_sb[...], nl.multiply)

    sum_reduced_sb = sbm.alloc_stack((1, T), nl.float32, buffer=nl.sbuf, name="sum_reduced_sb")
    nisa.tensor_partition_reduce(dst=sum_reduced_sb[0:1, 0:T], data=rmsnorm_reduced[0:_PMAX, 0:T], op=nl.add)

    norm_sum_sb = sbm.alloc_stack((_PMAX, T), nl.float32, buffer=nl.sbuf, name="norm_sum_sb")
    nisa.tensor_copy(dst=norm_sum_sb[0:1, 0:T], src=sum_reduced_sb[0:1, 0:T])
    for g in nl.static_range(4):
        nisa.nc_stream_shuffle(
            dst=norm_sum_sb[nl.ds(g * 32, 32), 0:T],
            src=norm_sum_sb[0:1, 0:T],
            shuffle_mask=[0] * 32,
        )

    eps_sb = sbm.alloc_stack((_PMAX, 1), nl.float32, buffer=nl.sbuf, name="eps_sb")
    nisa.memset(eps_sb, value=_EPS)
    norm_factor_sb = sbm.alloc_stack((_PMAX, T), nl.float32, buffer=nl.sbuf, name="norm_factor_sb")
    nisa.activation(
        norm_factor_sb[0:_PMAX, 0:T],
        op=nl.rsqrt,
        data=norm_sum_sb[0:_PMAX, 0:T],
        scale=1.0 / H,
        bias=eps_sb[0:_PMAX, :],
    )

    # nki 0.6.0 renamed the tile broadcast(dim, n) method to broadcast_to(shape);
    # the old dim/size form raises AttributeError on 0.6.0. Keep the
    # expand_dim(dim=2) that inserts the size-1 free axis, then broadcast that
    # axis to H_free via the new shape-based API. Result shape: (_PMAX, T, H_free).
    norm_factor_bcast = TensorView(norm_factor_sb).expand_dim(dim=2).broadcast_to((_PMAX, T, H_free))
    nisa.tensor_tensor(rmsnorm_normed[...], gamma_mult[...], norm_factor_bcast.get_view(), nl.multiply)

    nisa.activation(rmsnorm_normed_bf16[...], op=nl.copy, data=rmsnorm_normed[...])

    sbm.close_scope()  # frees rmsnorm transient sbuf tensors (not gamma_sb_ready — caller-owned)

    return rmsnorm_normed_bf16, rmsnorm_normed


# ---------------------------------------------------------------------------
# Subkernel 2: Router matmul + Softmax + TopK(8)
# ---------------------------------------------------------------------------
def _routertopk_sbuf_in_sbuf_out_hoisted(
    rmsnorm_normed,       # [PMAX, H_free*T] fp32 SBUF — heap-allocated by rmsnorm subkernel
    dtype,                # bf16
    T,                    # int
    router_w,             # [H=2048, E=128] bf16 — HBM
    sbm=None,
    router_w_wide_sb=None,  # [PMAX, _ROUTER_BATCH, E] fp32 SBUF — pre-loaded
):
    """
    Stages 2 + 3: Router matmul -> softmax -> TopK(8).

    Pops rmsnorm_normed (fp32) from heap after the router matmul, matching
    the ordering of the original v30c kernel.

    Allocates three heap tensors (in this order):
      top8_logits     [T, K] fp32
      top8_idx        [T, K] uint32
      top8_vals_bf16  [T, K] bf16

    Returns: (top8_logits, top8_idx, top8_vals_bf16)
      Caller must pop them in reverse order after the experts stage.
    """
    H_free = _H_FREE
    E = _E
    K = _K

    # -----------------------------------------------------------------------
    # Stage 2: Router matmul [T, H] @ [H, E=128] -> logits [T, E]
    # -----------------------------------------------------------------------
    logits_psum = nl.ndarray((T, E), dtype=nl.float32, buffer=nl.psum)

    sbm.open_scope(name="router_softmax")

    # --- router wide DMA (skipped when router_w_wide_sb is supplied) ---
    if router_w_wide_sb is None:
        _router_w_wide_sb = sbm.alloc_stack((_PMAX, _ROUTER_BATCH, E), nl.float32, buffer=nl.sbuf, name="router_w_wide_sb")
    else:
        _router_w_wide_sb = router_w_wide_sb  # caller-owned — do NOT free

    for h_chunk in nl.affine_range(H_free // _ROUTER_BATCH):
        if router_w_wide_sb is None:
            nisa.dma_copy(
                dst=_router_w_wide_sb,
                src=router_w.ap(
                    pattern=[[E, _PMAX], [_PMAX * E, _ROUTER_BATCH], [1, E]],
                    offset=h_chunk * _ROUTER_BATCH * _PMAX * E,
                ),
                dge_mode=3,
            )
        for h_sub in nl.static_range(_ROUTER_BATCH):
            h1 = h_chunk * _ROUTER_BATCH + h_sub
            nisa.nc_matmul(
                dst=logits_psum[0:T, 0:E],
                stationary=rmsnorm_normed[0:_PMAX, nl.ds(h1 * T, T)],
                moving=_router_w_wide_sb[0:_PMAX, h_sub, 0:E],
            )

    logits_sb = sbm.alloc_stack((T, E), nl.float32, buffer=nl.sbuf, name="logits_sb")
    nisa.activation(logits_sb[0:T, 0:E], op=nl.copy, data=logits_psum[0:T, 0:E])
    sbm.pop_heap()  # rmsnorm_normed (fp32) — no longer needed after router matmul

    # -----------------------------------------------------------------------
    # Stage 3: Softmax + TopK(8)
    # -----------------------------------------------------------------------
    max_logit = sbm.alloc_stack((T, 1), nl.float32, buffer=nl.sbuf, name="max_logit")
    nisa.tensor_reduce(max_logit[0:T, 0:1], nl.maximum, logits_sb[0:T, 0:E], axis=1)

    centered = sbm.alloc_stack((T, E), nl.float32, buffer=nl.sbuf, name="centered")
    nisa.tensor_scalar(
        centered[0:T, 0:E], data=logits_sb[0:T, 0:E],
        op0=nl.subtract, operand0=max_logit[0:T, 0:1],
    )

    exp_vals = sbm.alloc_stack((T, E), nl.float32, buffer=nl.sbuf, name="exp_vals")
    nisa.activation(exp_vals[0:T, 0:E], op=nl.exp, data=centered[0:T, 0:E])

    sum_exp = sbm.alloc_stack((T, 1), nl.float32, buffer=nl.sbuf, name="sum_exp")
    nisa.tensor_reduce(sum_exp[0:T, 0:1], nl.add, exp_vals[0:T, 0:E], axis=1)

    inv_sum_exp = sbm.alloc_stack((T, 1), nl.float32, buffer=nl.sbuf, name="inv_sum_exp")
    nisa.activation(inv_sum_exp[0:T, 0:1], op=nl.reciprocal, data=sum_exp[0:T, 0:1])

    # NxDI selects top-K on fp32 router_logits (routing.py:204
    # `_, expert_index = torch.topk(router_logits, self.top_k)`), NOT on softmax
    # probs. max8+nc_find_index8 over probs aliases under fp32 softmax ties /
    # tail underflows (nc_find_index8 returns "first occurrence"), dropping
    # experts on weight seeds where two logits round to equal probs.
    top8_logits = sbm.alloc_heap((T, K), nl.float32, buffer=nl.sbuf, name="top8_logits")
    nisa.max8(dst=top8_logits[0:T, 0:K], src=logits_sb[0:T, 0:E])

    top8_idx = sbm.alloc_heap((T, K), nl.uint32, buffer=nl.sbuf, name="top8_idx")
    nisa.nc_find_index8(dst=top8_idx[0:T, 0:K], data=logits_sb[0:T, 0:E], vals=top8_logits[0:T, 0:K])

    # Recover softmax values at top-K indices via softmax identity:
    #   softmax(l)[i] = exp(l_i - max_l) / sum_j exp(l_j - max_l)
    # Reuses max_logit and inv_sum_exp already computed above. Equivalent to
    # gather(softmax_probs, top8_idx) but avoids materializing the full
    # [T, E] probs tensor.
    top8_centered = sbm.alloc_stack((T, K), nl.float32, buffer=nl.sbuf, name="top8_centered")
    nisa.tensor_scalar(
        top8_centered[0:T, 0:K], data=top8_logits[0:T, 0:K],
        op0=nl.subtract, operand0=max_logit[0:T, 0:1],
    )
    top8_exp = sbm.alloc_stack((T, K), nl.float32, buffer=nl.sbuf, name="top8_exp")
    nisa.activation(top8_exp[0:T, 0:K], op=nl.exp, data=top8_centered[0:T, 0:K])
    top8_vals = sbm.alloc_stack((T, K), nl.float32, buffer=nl.sbuf, name="top8_vals")
    nisa.tensor_scalar(
        top8_vals[0:T, 0:K], data=top8_exp[0:T, 0:K],
        op0=nl.multiply, operand0=inv_sum_exp[0:T, 0:1],
    )

    # Cast top8_vals fp32 -> bf16 for L1-normalize in bf16 (matches NxDI F.normalize bf16)
    top8_vals_bf16 = sbm.alloc_heap((T, K), dtype, buffer=nl.sbuf, name="top8_vals_bf16")
    nisa.activation(top8_vals_bf16[0:T, 0:K], op=nl.copy, data=top8_vals[0:T, 0:K])

    sbm.close_scope()  # frees router/softmax transients (not router_w_wide_sb — caller-owned)

    return top8_logits, top8_idx, top8_vals_bf16


# ---------------------------------------------------------------------------
# Subkernel 3: Selective-Expert MLP (2-Wave) + output cast
# ---------------------------------------------------------------------------
def _experts_sbuf_in_sbuf_out_hoisted(
    rmsnorm_normed_bf16,  # [PMAX, H_free*T] bf16 SBUF — heap-allocated by rmsnorm subkernel
    top8_idx,             # [T, K] uint32 SBUF — heap-allocated by router subkernel
    top8_vals_bf16,       # [T, K] bf16 SBUF — heap-allocated by router subkernel
    dtype,                # bf16
    T,                    # int
    gate_up_w,            # [E=128, H=2048, 384] bf16 — HBM
    down_w,               # [E=128, 192, H=2048] bf16 — HBM
    sbm=None,
):
    """
    Stages 4 + 5: Selective-Expert MLP (2-Wave) followed by fp32 -> bf16 store.

    Returns: out_sb [PMAX=128, H_free_shard*T=8] bf16 — column-major, partition-first.
             Caller must consume before any further sbm.alloc_stack.
    """
    H = _H
    E = _E
    K = _K
    I = _I
    I0 = _I0
    I1 = _I1
    H_free_shard = _H_FREE_SHARD
    H_shard = _H_SHARD
    I_tiles = _I_TILES

    prg_id = nl.program_id(axis=0)

    # -----------------------------------------------------------------------
    # Stage 4: Selective-Expert MLP — 2-Wave Expert Processing
    # -----------------------------------------------------------------------
    sbm.open_scope(name="expert_loop_outer")

    # output_temp: fp32 accumulator (Plan D reverted — bf16 accumulation exceeded test tolerance)
    output_temp = sbm.alloc_stack((_PMAX, H_free_shard, T), nl.float32, buffer=nl.sbuf, name="output_temp")

    for t in nl.static_range(T):

        sbm.open_scope(name=f"token_{t}")

        # ------------------------------------------------------------------
        # Allocate 4 named SBUF buffers (token-scoped — live for both waves)
        # v30b: gate_up_bufs now hold only H_free_shard=8 H-tiles (not H_free=16)
        # ------------------------------------------------------------------
        gate_up_buf0 = sbm.alloc_stack((_PMAX, H_free_shard, _GU_FLAT), gate_up_w.dtype, buffer=nl.sbuf, name=f"gate_up_buf0_t{t}")
        gate_up_buf1 = sbm.alloc_stack((_PMAX, H_free_shard, _GU_FLAT), gate_up_w.dtype, buffer=nl.sbuf, name=f"gate_up_buf1_t{t}")
        gate_up_buf2 = sbm.alloc_stack((_PMAX, H_free_shard, _GU_FLAT), gate_up_w.dtype, buffer=nl.sbuf, name=f"gate_up_buf2_t{t}")
        gate_up_buf3 = sbm.alloc_stack((_PMAX, H_free_shard, _GU_FLAT), gate_up_w.dtype, buffer=nl.sbuf, name=f"gate_up_buf3_t{t}")
        gate_up_bufs = [gate_up_buf0, gate_up_buf1, gate_up_buf2, gate_up_buf3]

        down_full0_buf0 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full0_buf0_t{t}")
        down_full0_buf1 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full0_buf1_t{t}")
        down_full0_buf2 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full0_buf2_t{t}")
        down_full0_buf3 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full0_buf3_t{t}")
        down_full0_bufs = [down_full0_buf0, down_full0_buf1, down_full0_buf2, down_full0_buf3]

        down_full1_buf0 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full1_buf0_t{t}")
        down_full1_buf1 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full1_buf1_t{t}")
        down_full1_buf2 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full1_buf2_t{t}")
        down_full1_buf3 = sbm.alloc_stack((_PMAX, H_shard), down_w.dtype, buffer=nl.sbuf, name=f"down_full1_buf3_t{t}")
        down_full1_bufs = [down_full1_buf0, down_full1_buf1, down_full1_buf2, down_full1_buf3]

        # ------------------------------------------------------------------
        # Zero pad region (rows I1:I0 = 64:128) for 4 down_full1 buffers
        # ------------------------------------------------------------------
        for k_pad in range(4):
            nisa.memset(down_full1_bufs[k_pad][nl.ds(I1, I1), 0:H_shard], value=0.0)

        # gate_t1_128/up_t1_128: single pair of reused buffers (token-scoped)
        # v30b: shrink from H_free=16 to H_free_shard=8
        gate_t1_128 = sbm.alloc_stack((_PMAX, H_free_shard, I0), gate_up_w.dtype, buffer=nl.sbuf, name=f"gate_t1_128_t{t}")
        up_t1_128   = sbm.alloc_stack((_PMAX, H_free_shard, I0), gate_up_w.dtype, buffer=nl.sbuf, name=f"up_t1_128_t{t}")
        nisa.memset(gate_t1_128[0:_PMAX, 0:H_free_shard, nl.ds(I1, I1)], value=0.0)
        nisa.memset(up_t1_128[0:_PMAX, 0:H_free_shard, nl.ds(I1, I1)],   value=0.0)

        # ==================================================================
        # WAVE 0: Experts 0-3
        # ==================================================================

        # Phase 1a: Load experts 0-3 (12 DMAs) — outside per-expert compute scope
        for k in nl.static_range(_K_WAVE):
            expert_id = top8_idx.ap(pattern=[[K, 1], [1, 1]], offset=t * K + k)

            # v30b: Load only H_free_shard=8 H-tiles, offset by prg_id * H_free_shard tiles
            # gate_up_w layout: [E, H=2048, GU_FLAT=384]
            # Viewed as [E, H_free=16, PMAX=128, GU_FLAT=384]
            # Core prg_id loads rows [prg_id*H_shard : (prg_id+1)*H_shard]
            # = tiles [prg_id*H_free_shard : (prg_id+1)*H_free_shard]
            # offset in elements: prg_id * H_free_shard * PMAX * GU_FLAT
            nisa.dma_copy(
                dst=gate_up_bufs[k],
                src=gate_up_w.ap(
                    pattern=[[_GU_FLAT, _PMAX], [_PMAX * _GU_FLAT, H_free_shard], [1, _GU_FLAT]],
                    offset=prg_id * H_free_shard * _PMAX * _GU_FLAT,
                    scalar_offset=expert_id,
                    indirect_dim=0,
                ),
                dge_mode=0,
            )

            nisa.dma_copy(
                dst=down_full0_bufs[k],
                src=down_w.ap(
                    pattern=[[H, I0], [1, H_shard]],
                    offset=prg_id * H_shard,
                    scalar_offset=expert_id,
                    indirect_dim=0,
                ),
                dge_mode=0,
            )

            nisa.dma_copy(
                dst=down_full1_bufs[k][0:I1, 0:H_shard],
                src=down_w.ap(
                    pattern=[[H, I1], [1, H_shard]],
                    offset=I0 * H + prg_id * H_shard,
                    scalar_offset=expert_id,
                    indirect_dim=0,
                ),
                dge_mode=0,
            )

        # Plan B: Compute norm_weights with bf16 output (matches NxDI F.normalize output)
        # tensor_scalar requires operand0 in fp32 (hardware constraint), so sum/reciprocal
        # stay fp32, but the multiply output (norm_weights) is bf16 — matches NxDI's bf16 tensor.
        sum_topk = sbm.alloc_stack((T, 1), nl.float32, buffer=nl.sbuf, name=f"sum_topk_t{t}")
        nisa.tensor_reduce(sum_topk[0:T, 0:1], nl.add, top8_vals_bf16[0:T, 0:K], axis=1)

        inv_sum_topk = sbm.alloc_stack((T, 1), nl.float32, buffer=nl.sbuf, name=f"inv_sum_topk_t{t}")
        nisa.activation(inv_sum_topk[0:T, 0:1], op=nl.reciprocal, data=sum_topk[0:T, 0:1])

        # bf16 data × fp32 scalar → bf16 norm_weights (tensor_scalar with mixed precision)
        norm_weights = sbm.alloc_stack((T, K), dtype, buffer=nl.sbuf, name=f"norm_weights_t{t}")
        nisa.tensor_scalar(
            norm_weights[0:T, 0:K], data=top8_vals_bf16[0:T, 0:K],
            op0=nl.multiply, operand0=inv_sum_topk[0:T, 0:1],
        )

        # aff_bcast: broadcast ALL K=8 affinities — kept as fp32 so tensor_scalar
        # can use it as operand0 (hardware requires fp32 operand0 for tensor_scalar)
        # norm_weights is bf16; cast to fp32 before broadcasting
        norm_weights_f32 = sbm.alloc_stack((T, K), nl.float32, buffer=nl.sbuf, name=f"norm_weights_f32_t{t}")
        nisa.activation(norm_weights_f32[0:T, 0:K], op=nl.copy, data=norm_weights[0:T, 0:K])
        aff_bcast = sbm.alloc_stack((_PMAX, K), nl.float32, buffer=nl.sbuf, name=f"aff_bcast_t{t}")
        nisa.memset(aff_bcast, value=0.0)
        nisa.tensor_copy(dst=aff_bcast[0:1, 0:K], src=norm_weights_f32[t:t + 1, 0:K])
        for g in nl.static_range(4):
            nisa.nc_stream_shuffle(
                dst=aff_bcast[nl.ds(g * 32, 32), 0:K],
                src=aff_bcast[0:1, 0:K],
                shuffle_mask=[0] * 32,
            )

        # PSUM allocation for wave 0 (4-expert capacity)
        gate_up_psum = nl.ndarray((_PMAX, _K_WAVE * 2 * I_tiles), dtype=nl.float32, buffer=nl.psum)
        down_psum    = nl.ndarray((_PMAX, _K_WAVE * H_free_shard), dtype=nl.float32, buffer=nl.psum)
        nisa.memset(gate_up_psum, value=0.0)
        nisa.memset(down_psum, value=0.0)

        # Phase 2a: Compute experts 0-3
        for k in nl.static_range(_K_WAVE):
            gu_base = k * 2 * I_tiles
            d_base  = k * H_free_shard

            # Tile-1 tensor_copy
            # v30b: only H_free_shard slices (index dim 1 is H_free_shard not H_free)
            nisa.tensor_copy(
                dst=gate_t1_128[0:_PMAX, 0:H_free_shard, 0:I1],
                src=gate_up_bufs[k][0:_PMAX, 0:H_free_shard, nl.ds(I0, I1)],
            )
            nisa.tensor_copy(
                dst=up_t1_128[0:_PMAX, 0:H_free_shard, 0:I1],
                src=gate_up_bufs[k][0:_PMAX, 0:H_free_shard, nl.ds(I + I0, I1)],
            )

            # Gate/Up matmul — v30b: loop over H_free_shard instead of H_free
            # Moving index: pick correct H-shard column of rmsnorm_normed_bf16
            # Global h index = prg_id * H_free_shard + h1
            for h1 in nl.affine_range(H_free_shard):
                for i_tile in nl.static_range(I_tiles):
                    if i_tile == 0:
                        g_stat = gate_up_bufs[k][0:_PMAX, h1, nl.ds(0, I0)]
                        u_stat = gate_up_bufs[k][0:_PMAX, h1, nl.ds(I, I0)]
                    else:
                        g_stat = gate_t1_128[0:_PMAX, h1, 0:I0]
                        u_stat = up_t1_128[0:_PMAX, h1, 0:I0]
                    nisa.nc_matmul(
                        dst=gate_up_psum[0:_PMAX, gu_base + i_tile:gu_base + i_tile + 1],
                        stationary=g_stat,
                        moving=rmsnorm_normed_bf16[0:_PMAX, nl.ds((prg_id * H_free_shard + h1) * T, T)],
                    )
                    nisa.nc_matmul(
                        dst=gate_up_psum[0:_PMAX, gu_base + I_tiles + i_tile:gu_base + I_tiles + i_tile + 1],
                        stationary=u_stat,
                        moving=rmsnorm_normed_bf16[0:_PMAX, nl.ds((prg_id * H_free_shard + h1) * T, T)],
                    )

        # ------------------------------------------------------------------
        # All-reduce gate_up_psum across LNC cores (Wave 0)
        # ------------------------------------------------------------------
        # Plan C: gu_full_bf16_w0 allocated outside allreduce scope so it survives
        # into the per-expert loop below
        gu_full_bf16_w0 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), dtype, buffer=nl.sbuf, name=f"gu_full_bf16_w0_t{t}")

        sbm.open_scope(name=f"w0_allreduce_t{t}")

        gu_send_w0 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), nl.float32, buffer=nl.sbuf, name=f"gu_send_w0_t{t}")
        gu_recv_w0 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), nl.float32, buffer=nl.sbuf, name=f"gu_recv_w0_t{t}")
        gu_full_w0 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), nl.float32, buffer=nl.sbuf, name=f"gu_full_w0_t{t}")

        # Copy PSUM → SBUF (compiler requires sendrecv src in SBUF)
        nisa.activation(gu_send_w0, op=nl.copy, data=gate_up_psum[0:_PMAX, 0:_K_WAVE * 2 * I_tiles])

        nisa.sendrecv(
            send_to_rank=1 - prg_id,
            recv_from_rank=1 - prg_id,
            src=gu_send_w0,
            dst=gu_recv_w0,
            pipe_id=0,
        )

        # Reduce: local + received = full gate_up activation
        nisa.tensor_tensor(gu_full_w0, gu_send_w0, gu_recv_w0, nl.add)

        # Plan C: cast gu_full_w0 fp32 → bf16 before SiLU/gate×up (matches NxDI bf16)
        nisa.activation(gu_full_bf16_w0, op=nl.copy, data=gu_full_w0[0:_PMAX, 0:_K_WAVE * 2 * I_tiles])

        sbm.close_scope()  # w0_allreduce

        # Phase 2a continued: apply SiLU, multiply, down projection per expert
        for k in nl.static_range(_K_WAVE):
            gu_base = k * 2 * I_tiles
            d_base  = k * H_free_shard

            sbm.open_scope(name=f"w0_expert_{k}_t{t}")

            # Plan C: SiLU and gate×up in bf16
            silu_res = sbm.alloc_stack((_PMAX, I_tiles), dtype, buffer=nl.sbuf, name=f"silu_res_w0k{k}_t{t}")
            nisa.activation(silu_res, op=nl.silu, data=gu_full_bf16_w0[0:_PMAX, gu_base:gu_base + I_tiles])

            up_sb = sbm.alloc_stack((_PMAX, I_tiles), dtype, buffer=nl.sbuf, name=f"up_sb_w0k{k}_t{t}")
            nisa.activation(up_sb, op=nl.copy, data=gu_full_bf16_w0[0:_PMAX, gu_base + I_tiles:gu_base + 2 * I_tiles])

            # Plan C: bf16 gate × up → bf16 (eliminates inter_f32 + cast)
            inter_bf16 = sbm.alloc_stack((_PMAX, I_tiles), dtype, buffer=nl.sbuf, name=f"inter_bf16_w0k{k}_t{t}")
            nisa.tensor_tensor(inter_bf16, silu_res, up_sb, nl.multiply)

            # Down matmul
            for h1_out in nl.affine_range(H_free_shard):
                nisa.nc_matmul(
                    dst=down_psum[0:_PMAX, d_base + h1_out:d_base + h1_out + 1],
                    stationary=down_full0_bufs[k][0:_PMAX, nl.ds(h1_out * _PMAX, _PMAX)],
                    moving=inter_bf16[0:_PMAX, 0:1],
                )
                nisa.nc_matmul(
                    dst=down_psum[0:_PMAX, d_base + h1_out:d_base + h1_out + 1],
                    stationary=down_full1_bufs[k][0:_PMAX, nl.ds(h1_out * _PMAX, _PMAX)],
                    moving=inter_bf16[0:_PMAX, 1:2],
                )

            # fp32 accumulation (Plan D reverted — keeping original fp32 down_result flow)
            down_result_sb = sbm.alloc_stack((_PMAX, H_free_shard), nl.float32, buffer=nl.sbuf, name=f"down_result_sb_w0k{k}_t{t}")
            nisa.activation(
                down_result_sb[0:_PMAX, 0:H_free_shard],
                op=nl.copy,
                data=down_psum[0:_PMAX, d_base:d_base + H_free_shard],
            )
            down_result_scaled = sbm.alloc_stack((_PMAX, H_free_shard), nl.float32, buffer=nl.sbuf, name=f"down_result_scaled_w0k{k}_t{t}")
            nisa.tensor_scalar(
                down_result_scaled,
                data=down_result_sb,
                op0=nl.multiply,
                operand0=aff_bcast[0:_PMAX, k:k + 1],  # wave 0: global k = k (0-3)
            )

            if k == 0:
                nisa.tensor_copy(
                    dst=output_temp[0:_PMAX, 0:H_free_shard, t:t + 1],
                    src=down_result_scaled[0:_PMAX, 0:H_free_shard],
                )
            else:
                nisa.tensor_tensor(
                    dst=output_temp[0:_PMAX, 0:H_free_shard, t:t + 1],
                    data1=output_temp[0:_PMAX, 0:H_free_shard, t:t + 1],
                    data2=down_result_scaled[0:_PMAX, 0:H_free_shard],
                    op=nl.add,
                )

            sbm.close_scope()  # w0_expert_k

        # ==================================================================
        # WAVE 1: Experts 4-7
        # ==================================================================

        # NOTE: No down_full1 re-memset needed
        nisa.memset(gate_up_psum, value=0.0)
        nisa.memset(down_psum, value=0.0)

        # Phase 1b: Load experts 4-7 (reusing buffers 0-3) — outside per-expert compute scope
        for k in nl.static_range(_K_WAVE):
            kk = k + 4  # global expert index
            expert_id = top8_idx.ap(pattern=[[K, 1], [1, 1]], offset=t * K + kk)

            # v30b: load only H_free_shard H-tiles for gate/up
            nisa.dma_copy(
                dst=gate_up_bufs[k],
                src=gate_up_w.ap(
                    pattern=[[_GU_FLAT, _PMAX], [_PMAX * _GU_FLAT, H_free_shard], [1, _GU_FLAT]],
                    offset=prg_id * H_free_shard * _PMAX * _GU_FLAT,
                    scalar_offset=expert_id,
                    indirect_dim=0,
                ),
                dge_mode=0,
            )

            nisa.dma_copy(
                dst=down_full0_bufs[k],
                src=down_w.ap(
                    pattern=[[H, I0], [1, H_shard]],
                    offset=prg_id * H_shard,
                    scalar_offset=expert_id,
                    indirect_dim=0,
                ),
                dge_mode=0,
            )

            nisa.dma_copy(
                dst=down_full1_bufs[k][0:I1, 0:H_shard],
                src=down_w.ap(
                    pattern=[[H, I1], [1, H_shard]],
                    offset=I0 * H + prg_id * H_shard,
                    scalar_offset=expert_id,
                    indirect_dim=0,
                ),
                dge_mode=0,
            )

        # Phase 2b: Compute experts 4-7 (gate/up matmul)
        for k in nl.static_range(_K_WAVE):
            kk = k + 4  # global expert index for affinity lookup
            gu_base = k * 2 * I_tiles
            d_base  = k * H_free_shard

            # Tile-1 tensor_copy (H_free_shard slices)
            nisa.tensor_copy(
                dst=gate_t1_128[0:_PMAX, 0:H_free_shard, 0:I1],
                src=gate_up_bufs[k][0:_PMAX, 0:H_free_shard, nl.ds(I0, I1)],
            )
            nisa.tensor_copy(
                dst=up_t1_128[0:_PMAX, 0:H_free_shard, 0:I1],
                src=gate_up_bufs[k][0:_PMAX, 0:H_free_shard, nl.ds(I + I0, I1)],
            )

            # Gate/Up matmul — v30b: loop over H_free_shard
            for h1 in nl.affine_range(H_free_shard):
                for i_tile in nl.static_range(I_tiles):
                    if i_tile == 0:
                        g_stat = gate_up_bufs[k][0:_PMAX, h1, nl.ds(0, I0)]
                        u_stat = gate_up_bufs[k][0:_PMAX, h1, nl.ds(I, I0)]
                    else:
                        g_stat = gate_t1_128[0:_PMAX, h1, 0:I0]
                        u_stat = up_t1_128[0:_PMAX, h1, 0:I0]
                    nisa.nc_matmul(
                        dst=gate_up_psum[0:_PMAX, gu_base + i_tile:gu_base + i_tile + 1],
                        stationary=g_stat,
                        moving=rmsnorm_normed_bf16[0:_PMAX, nl.ds((prg_id * H_free_shard + h1) * T, T)],
                    )
                    nisa.nc_matmul(
                        dst=gate_up_psum[0:_PMAX, gu_base + I_tiles + i_tile:gu_base + I_tiles + i_tile + 1],
                        stationary=u_stat,
                        moving=rmsnorm_normed_bf16[0:_PMAX, nl.ds((prg_id * H_free_shard + h1) * T, T)],
                    )

        # ------------------------------------------------------------------
        # All-reduce gate_up_psum across LNC cores (Wave 1)
        # ------------------------------------------------------------------
        # Plan C: gu_full_bf16_w1 allocated outside allreduce scope so it survives
        # into the per-expert loop below
        gu_full_bf16_w1 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), dtype, buffer=nl.sbuf, name=f"gu_full_bf16_w1_t{t}")

        sbm.open_scope(name=f"w1_allreduce_t{t}")

        gu_send_w1 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), nl.float32, buffer=nl.sbuf, name=f"gu_send_w1_t{t}")
        gu_recv_w1 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), nl.float32, buffer=nl.sbuf, name=f"gu_recv_w1_t{t}")
        gu_full_w1 = sbm.alloc_stack((_PMAX, _K_WAVE * 2 * I_tiles), nl.float32, buffer=nl.sbuf, name=f"gu_full_w1_t{t}")

        # Copy PSUM → SBUF
        nisa.activation(gu_send_w1, op=nl.copy, data=gate_up_psum[0:_PMAX, 0:_K_WAVE * 2 * I_tiles])

        nisa.sendrecv(
            send_to_rank=1 - prg_id,
            recv_from_rank=1 - prg_id,
            src=gu_send_w1,
            dst=gu_recv_w1,
            pipe_id=1,
        )

        # Reduce: local + received = full gate_up activation
        nisa.tensor_tensor(gu_full_w1, gu_send_w1, gu_recv_w1, nl.add)

        # Plan C: cast gu_full_w1 fp32 → bf16 before SiLU/gate×up (matches NxDI bf16)
        nisa.activation(gu_full_bf16_w1, op=nl.copy, data=gu_full_w1[0:_PMAX, 0:_K_WAVE * 2 * I_tiles])

        sbm.close_scope()  # w1_allreduce

        # Phase 2b continued: apply SiLU, multiply, down projection per expert
        for k in nl.static_range(_K_WAVE):
            kk = k + 4  # global expert index for affinity lookup
            gu_base = k * 2 * I_tiles
            d_base  = k * H_free_shard

            sbm.open_scope(name=f"w1_expert_{k}_t{t}")

            # Plan C: SiLU and gate×up in bf16
            silu_res = sbm.alloc_stack((_PMAX, I_tiles), dtype, buffer=nl.sbuf, name=f"silu_res_w1k{k}_t{t}")
            nisa.activation(silu_res, op=nl.silu, data=gu_full_bf16_w1[0:_PMAX, gu_base:gu_base + I_tiles])

            up_sb = sbm.alloc_stack((_PMAX, I_tiles), dtype, buffer=nl.sbuf, name=f"up_sb_w1k{k}_t{t}")
            nisa.activation(up_sb, op=nl.copy, data=gu_full_bf16_w1[0:_PMAX, gu_base + I_tiles:gu_base + 2 * I_tiles])

            # Plan C: bf16 gate × up → bf16 (eliminates inter_f32 + cast)
            inter_bf16 = sbm.alloc_stack((_PMAX, I_tiles), dtype, buffer=nl.sbuf, name=f"inter_bf16_w1k{k}_t{t}")
            nisa.tensor_tensor(inter_bf16, silu_res, up_sb, nl.multiply)

            # Down matmul
            for h1_out in nl.affine_range(H_free_shard):
                nisa.nc_matmul(
                    dst=down_psum[0:_PMAX, d_base + h1_out:d_base + h1_out + 1],
                    stationary=down_full0_bufs[k][0:_PMAX, nl.ds(h1_out * _PMAX, _PMAX)],
                    moving=inter_bf16[0:_PMAX, 0:1],
                )
                nisa.nc_matmul(
                    dst=down_psum[0:_PMAX, d_base + h1_out:d_base + h1_out + 1],
                    stationary=down_full1_bufs[k][0:_PMAX, nl.ds(h1_out * _PMAX, _PMAX)],
                    moving=inter_bf16[0:_PMAX, 1:2],
                )

            # fp32 accumulation (Plan D reverted — keeping original fp32 down_result flow)
            down_result_sb = sbm.alloc_stack((_PMAX, H_free_shard), nl.float32, buffer=nl.sbuf, name=f"down_result_sb_w1k{k}_t{t}")
            nisa.activation(
                down_result_sb[0:_PMAX, 0:H_free_shard],
                op=nl.copy,
                data=down_psum[0:_PMAX, d_base:d_base + H_free_shard],
            )
            down_result_scaled = sbm.alloc_stack((_PMAX, H_free_shard), nl.float32, buffer=nl.sbuf, name=f"down_result_scaled_w1k{k}_t{t}")
            nisa.tensor_scalar(
                down_result_scaled,
                data=down_result_sb,
                op0=nl.multiply,
                operand0=aff_bcast[0:_PMAX, kk:kk + 1],  # wave 1: global k = kk (4-7)
            )

            # Always accumulate (output_temp already initialized by wave 0)
            nisa.tensor_tensor(
                dst=output_temp[0:_PMAX, 0:H_free_shard, t:t + 1],
                data1=output_temp[0:_PMAX, 0:H_free_shard, t:t + 1],
                data2=down_result_scaled[0:_PMAX, 0:H_free_shard],
                op=nl.add,
            )

            sbm.close_scope()  # w1_expert_k

        sbm.close_scope()  # token_t

    sbm.close_scope()  # expert_loop_outer

    # -----------------------------------------------------------------------
    # Stage 5: Cast fp32→bf16, store to SBUF in column-major layout (no transpose)
    # -----------------------------------------------------------------------
    # output_temp [PMAX, H_free_shard, T] fp32 is already column-major (partition-first).
    # Reshape to [PMAX, H_free_shard*T] and cast fp32→bf16.
    sbm.open_scope(name="store")
    out_sb = sbm.alloc_stack((_PMAX, H_free_shard * T), dtype, buffer=nl.sbuf, name="out_sb")
    nisa.activation(
        out_sb[0:_PMAX, 0:H_free_shard * T],
        op=nl.copy,
        data=output_temp.reshape((_PMAX, H_free_shard * T))[0:_PMAX, 0:H_free_shard * T],
    )
    sbm.close_scope()  # store

    return out_sb  # [PMAX=128, H_free_shard*T=8] bf16 — column-major, partition-first
                   # caller must consume before any further sbm.alloc_stack


# ---------------------------------------------------------------------------
# Orchestrator: chains the three subkernels
# ---------------------------------------------------------------------------
def _qwen3_moe_sbuf_in_sbuf_out_hoisted(
    inp_sb,               # [PMAX=128, H_free*T] bf16 — already in SBUF (no HBM load needed)
    dtype,                # bf16 — explicit since inp.dtype is no longer available
    T,                    # int — number of tokens
    gamma,                # [1, H=2048] bf16 — HBM
    router_w,             # [H=2048, E=128] bf16 — HBM
    gate_up_w,            # [E=128, H=2048, 384] bf16 — HBM
    down_w,               # [E=128, 192, H=2048] bf16 — HBM
    sbm=None,             # required: SbufManager instance
    gamma_sb_ready=None,  # [PMAX, H_free=16] bf16 SBUF — pre-loaded & pre-transposed gamma
    router_w_wide_sb=None,  # [PMAX, _ROUTER_BATCH=16, E=128] fp32 SBUF — pre-loaded router weights
):
    """
    Fused RMSNorm + Router + TopK(K=8) + Expert MLP for Qwen3 MoE TKG.
    Sub-kernel — no @nki.jit decorator. Called from inside a jitted function.
    inp_sb: [PMAX, H_free*T] bf16 already in SBUF.
    Returns: out_sb [PMAX=128, H_free_shard*T=8] bf16 in SBUF — column-major, partition-first.
             caller must consume before any further sbm.alloc_stack
    """
    # -----------------------------------------------------------------------
    # Stage 1: RMSNorm
    # -----------------------------------------------------------------------
    rmsnorm_normed_bf16, _rmsnorm_normed_fp32 = _rmsnorm_sbuf_in_sbuf_out_hoisted(
        inp_sb, dtype, T, gamma, sbm=sbm,
        gamma_sb_ready=gamma_sb_ready,
    )
    # heap stack: [rmsnorm_normed_bf16, rmsnorm_normed (fp32)]

    # -----------------------------------------------------------------------
    # Stages 2 + 3: Router matmul + Softmax + TopK(8)
    # (router subkernel pops _rmsnorm_normed_fp32 internally after the matmul)
    # -----------------------------------------------------------------------
    top8_logits, top8_idx, top8_vals_bf16 = _routertopk_sbuf_in_sbuf_out_hoisted(
        _rmsnorm_normed_fp32, dtype, T, router_w, sbm=sbm,
        router_w_wide_sb=router_w_wide_sb,
    )
    # heap stack: [rmsnorm_normed_bf16, top8_logits, top8_idx, top8_vals_bf16]

    # -----------------------------------------------------------------------
    # Stages 4 + 5: Expert MLP + output cast
    # -----------------------------------------------------------------------
    out_sb = _experts_sbuf_in_sbuf_out_hoisted(
        rmsnorm_normed_bf16, top8_idx, top8_vals_bf16,
        dtype, T, gate_up_w, down_w, sbm=sbm,
    )

    # Free heap in reverse order of allocation
    sbm.pop_heap()  # top8_vals_bf16
    sbm.pop_heap()  # top8_idx
    sbm.pop_heap()  # top8_logits
    sbm.pop_heap()  # rmsnorm_normed_bf16

    return out_sb


@nki.jit
def qwen3_moe_fused_tkg_sbuf_io_hoisted(
    inp, gamma, router_w, gate_up_w, down_w,
    hoisted_gamma=False,
    hoisted_router_w=False,
):
    """
    Thin wrapper: loads inp into SBUF, optionally pre-loads gamma / router_w into SBUF
    (hoisted mode), then delegates to _qwen3_moe_sbuf_in_sbuf_out_hoisted,
    then transposes out_sb back to row-major and DMAs to HBM.

    Parameters:
      hoisted_gamma   : bool — if True, pre-load gamma into SBUF before calling sub-kernel
                               (demonstrates/tests the gamma_sb_ready kwarg path)
      hoisted_router_w: bool — if True, pre-load router_w into SBUF before calling sub-kernel
                               (demonstrates/tests the router_w_wide_sb kwarg path)

    In production (multi-layer megakernel), the caller would allocate these tensors
    outside the layer loop and pass them directly. Here we allocate inside the JIT
    function to show both modes in a single test.

    NOTE: The 8 transposes below are test-only overhead. In production,
    _sb2sb_all_reduce_gather consumes out_sb directly without any transpose.
    """
    sbm = SbufManager(0, nl.tile_size.total_available_sbuf_size, use_auto_alloc=True)

    B = inp.shape[0]
    T = B
    H_free = _H // _PMAX

    # --- Load inp into SBUF ---
    inp_2d = inp.reshape((T, _H))
    inp_2d_hbm_reshaped = inp_2d.reshape((H_free * T, _PMAX))

    sbm.open_scope(name="inp_load")
    inp_flat_sb = sbm.alloc_stack((H_free * T, _PMAX), inp.dtype, buffer=nl.sbuf, name="inp_flat_sb_wrap")
    nisa.dma_copy(dst=inp_flat_sb, src=inp_2d_hbm_reshaped, dge_mode=3)
    inp_trans_psum = nl.ndarray((_PMAX, H_free * T), dtype=inp.dtype, buffer=nl.psum)
    nisa.nc_transpose(dst=inp_trans_psum, data=inp_flat_sb)
    inp_sb = sbm.alloc_stack((_PMAX, H_free * T), inp.dtype, buffer=nl.sbuf, name="inp_sb_wrap")
    nisa.activation(inp_sb[...], op=nl.copy, data=inp_trans_psum[...])
    # NOTE: do NOT close inp_load scope here — inp_sb must stay alive for the sub-kernel

    # --- Optionally pre-load gamma into SBUF (hoisted mode) ---
    gamma_sb_ready = None
    if hoisted_gamma:
        sbm.open_scope(name="gamma_hoist")
        gamma_1d = gamma.reshape((_H,))
        gamma_1d_hbm_reshaped = gamma_1d.reshape((H_free, _PMAX))
        gamma_flat_sb_h = sbm.alloc_stack((H_free, _PMAX), gamma.dtype, buffer=nl.sbuf, name="gamma_flat_sb_hoist")
        nisa.dma_copy(dst=gamma_flat_sb_h, src=gamma_1d_hbm_reshaped, dge_mode=3)
        gamma_trans_psum_h = nl.ndarray((_PMAX, H_free), dtype=gamma.dtype, buffer=nl.psum)
        nisa.nc_transpose(dst=gamma_trans_psum_h, data=gamma_flat_sb_h)
        gamma_sb_ready = sbm.alloc_stack((_PMAX, H_free), gamma.dtype, buffer=nl.sbuf, name="gamma_sb_hoist")
        nisa.activation(gamma_sb_ready[...], op=nl.copy, data=gamma_trans_psum_h[...])
        # NOTE: do NOT close gamma_hoist scope — gamma_sb_ready must stay alive for sub-kernel

    # --- Optionally pre-load router_w into SBUF (hoisted mode) ---
    router_w_wide_sb = None
    if hoisted_router_w:
        sbm.open_scope(name="router_w_hoist")
        router_w_wide_sb = sbm.alloc_stack((_PMAX, _ROUTER_BATCH, _E), nl.float32, buffer=nl.sbuf, name="router_w_wide_sb_hoist")
        # H_free=16, _ROUTER_BATCH=16 → h_chunk loop runs once (h_chunk=0)
        nisa.dma_copy(
            dst=router_w_wide_sb,
            src=router_w.ap(
                pattern=[[_E, _PMAX], [_PMAX * _E, _ROUTER_BATCH], [1, _E]],
                offset=0,
            ),
            dge_mode=3,
        )
        # NOTE: do NOT close router_w_hoist scope — router_w_wide_sb must stay alive for sub-kernel

    out_sb = _qwen3_moe_sbuf_in_sbuf_out_hoisted(
        inp_sb, inp.dtype, T, gamma, router_w, gate_up_w, down_w,
        sbm=sbm,
        gamma_sb_ready=gamma_sb_ready,
        router_w_wide_sb=router_w_wide_sb,
    )

    # Convert column-major [PMAX, H_free_shard*T] back to row-major [T, H_shard] for HBM
    prg_id = nl.program_id(axis=0)
    output = nl.ndarray((T, _H), dtype=inp.dtype, buffer=nl.shared_hbm)

    sbm.open_scope(name="store_hbm")
    out_row_sb = sbm.alloc_stack((T, _H_SHARD), inp.dtype, buffer=nl.sbuf, name="out_row_sb")

    for h1 in nl.static_range(_H_FREE_SHARD):
        # out_sb[:, h1*T:(h1+1)*T] is [PMAX, T] bf16 — transpose to [T, PMAX] bf16
        tp_psum = nl.ndarray((T, _PMAX), dtype=inp.dtype, buffer=nl.psum)
        nisa.nc_transpose(
            dst=tp_psum[0:T, 0:_PMAX],
            data=out_sb[0:_PMAX, nl.ds(h1 * T, T)],
        )
        nisa.activation(
            dst=out_row_sb[0:T, nl.ds(h1 * _PMAX, _PMAX)],
            op=nl.copy,
            data=tp_psum[0:T, 0:_PMAX],
        )

    nisa.dma_copy(
        dst=output[0:T, nl.ds(prg_id * _H_SHARD, _H_SHARD)],
        src=out_row_sb[0:T, 0:_H_SHARD],
    )
    sbm.close_scope()  # store_hbm

    # Close hoisted scopes in reverse order
    if hoisted_router_w:
        sbm.close_scope()  # router_w_hoist
    if hoisted_gamma:
        sbm.close_scope()  # gamma_hoist

    sbm.close_scope()  # inp_load

    return output


@nki.jit
def qwen3_moe_fused_tkg_sbuf_io(inp, gamma, router_w, gate_up_w, down_w):
    """
    Back-compat wrapper: identical to v30b — calls _qwen3_moe_sbuf_in_sbuf_out_hoisted
    with both new kwargs = None, which is behaviourally identical to v30b's sub-kernel.
    """
    sbm = SbufManager(0, nl.tile_size.total_available_sbuf_size, use_auto_alloc=True)

    B = inp.shape[0]
    T = B
    H_free = _H // _PMAX

    inp_2d = inp.reshape((T, _H))
    inp_2d_hbm_reshaped = inp_2d.reshape((H_free * T, _PMAX))

    sbm.open_scope(name="inp_load")
    inp_flat_sb = sbm.alloc_stack((H_free * T, _PMAX), inp.dtype, buffer=nl.sbuf, name="inp_flat_sb_wrap")
    nisa.dma_copy(dst=inp_flat_sb, src=inp_2d_hbm_reshaped, dge_mode=3)
    inp_trans_psum = nl.ndarray((_PMAX, H_free * T), dtype=inp.dtype, buffer=nl.psum)
    nisa.nc_transpose(dst=inp_trans_psum, data=inp_flat_sb)
    inp_sb = sbm.alloc_stack((_PMAX, H_free * T), inp.dtype, buffer=nl.sbuf, name="inp_sb_wrap")
    nisa.activation(inp_sb[...], op=nl.copy, data=inp_trans_psum[...])

    out_sb = _qwen3_moe_sbuf_in_sbuf_out_hoisted(
        inp_sb, inp.dtype, T, gamma, router_w, gate_up_w, down_w,
        sbm=sbm,
        gamma_sb_ready=None,
        router_w_wide_sb=None,
    )

    prg_id = nl.program_id(axis=0)
    output = nl.ndarray((T, _H), dtype=inp.dtype, buffer=nl.shared_hbm)

    sbm.open_scope(name="store_hbm")
    out_row_sb = sbm.alloc_stack((T, _H_SHARD), inp.dtype, buffer=nl.sbuf, name="out_row_sb")

    for h1 in nl.static_range(_H_FREE_SHARD):
        tp_psum = nl.ndarray((T, _PMAX), dtype=inp.dtype, buffer=nl.psum)
        nisa.nc_transpose(
            dst=tp_psum[0:T, 0:_PMAX],
            data=out_sb[0:_PMAX, nl.ds(h1 * T, T)],
        )
        nisa.activation(
            dst=out_row_sb[0:T, nl.ds(h1 * _PMAX, _PMAX)],
            op=nl.copy,
            data=tp_psum[0:T, 0:_PMAX],
        )

    nisa.dma_copy(
        dst=output[0:T, nl.ds(prg_id * _H_SHARD, _H_SHARD)],
        src=out_row_sb[0:T, 0:_H_SHARD],
    )
    sbm.close_scope()  # store_hbm

    sbm.close_scope()  # inp_load

    return output


def run(inp, gamma, router_w, gate_up_w, down_w):
    """Run kernel_v30c_hoisted with native weight layouts — back-compat mode (both kwargs=None).

    Accepts gate_up_w as either:
      [E, H, 2*I=384]        — flat native (gate cols 0:I, up cols I:2I)
      [E, H, 2, I=192]       — 4D view (reshaped at zero cost)
      [E, H, 2, I_padded=256] — 4D padded view from test harness (sliced to I=192)

    down_w: [E, I=192, H=2048]       — native layout.
            [E, I_padded=256, H=2048] — padded layout from test harness (sliced to I=192).

    Returns: output [T, H=2048] bf16
    """
    import torch
    import torch_xla.core.xla_model as xm

    # Accept [E, H, 2, I_any] from qwen_fused_moe_tkg.py or test harness
    if gate_up_w.dim() == 4:
        E, Hd, two, Iv = gate_up_w.shape
        if Iv != _I:
            gate_up_w = gate_up_w[:, :, :, :_I]
        gate_up_w = torch.cat([gate_up_w[:, :, 0, :], gate_up_w[:, :, 1, :]], dim=2)

    # Accept [E, H, 2*I_any] flat — slice to _GU_FLAT if needed
    if gate_up_w.dim() == 3 and gate_up_w.shape[2] != _GU_FLAT:
        gate_up_w = gate_up_w[:, :, :_GU_FLAT]

    # Slice down_w if padded
    if down_w.shape[1] != _I:
        down_w = down_w[:, :_I, :]

    assert gate_up_w.shape == (
        _E, _H, _GU_FLAT
    ), f"gate_up_w shape {gate_up_w.shape} != ({_E}, {_H}, {_GU_FLAT})"
    assert down_w.shape == (
        _E, _I, _H
    ), f"down_w shape {down_w.shape} != ({_E}, {_I}, {_H})"

    xm.mark_step()

    outputs = qwen3_moe_fused_tkg_sbuf_io[2](inp, gamma, router_w, gate_up_w, down_w)
    if isinstance(outputs, (tuple, list)):
        return outputs[0]
    return outputs
