# source verilog files
SYNTH_SOURCES=rca.sv
TOP_SYNTH_MODULE=rca4_demo

CONSTRAINTS=hw1.lpf

include ../common/make/fpga.mk
