* PSpice Model Editor - Version 16.2.0
*$
* TPS22916CNL
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS22916CNL
* Date: 07DEC2021
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 17.4.0.p001
* EVM Order Number:
* EVM Users Guide:
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************

.SUBCKT TPS22916CNL_TRANS VIN ON VOUT GND
R_U1_U1_R2         U1_U1_N161551270 U1_U1_VRCP  10 TC=0,0 
C_U1_U1_C5         U1_U1_VGATE U1_U1_N16154607  0.350521n  
D_U1_U1_D7         VOUT U1_U1_N16154523 DD 
E_U1_U1_ABM3         U1_U1_N16154999 0 VALUE { IF(V(U1_ON_INT) >= 0.5,
+  V(VIN),0)    }
D_U1_U1_D6         U1_U1_VGATE U1_U1_CLAMP DD 
E_U1_U1_E2         U1_U1_ON_RES1 0 TABLE { V(U1_U1_N16155309, 0) } 
+ ( (0,0)(1,1m)(1.2,33.2m)(1.8,47.9m)(3.6,50.32m)(5,46.72m) )
D_U1_U1_D5         0 U1_U1_VGATE DD 
R_U1_U1_R10         U1_U1_N16155529 U1_U1_KA  10 TC=0,0 
E_U1_U1_E16         U1_U1_N16155455 0 TABLE { V(U1_U1_VIN_1, 0) } 
+ ( (0,0)(1,2)(1.2,2)(1.8,1)(3.6,1)(5,1) )
E_U1_U1_ABM6         U1_U1_N16155309 0 VALUE { V(VIN)    }
R_U1_U1_R7         U1_U1_N16155455 U1_U1_N16155461  10 TC=0,0 
E_U1_U1_ABM13         U1_U1_CLAMP 0 VALUE { IF((V(VOUT)  
+ >V(VIN)),V(VOUT),V(VIN))   }
C_U1_U1_C1         0 U1_U1_VIN_1  1n  
C_U1_U1_C2         0 U1_U1_VRCP  1n  
E_U1_U1_ABM14         U1_U1_N161551270 0 VALUE { IF(V(U1_U1_VRCP1)==44m,1,0.2) 
+    }
G_U1_U1_G7         U1_U1_VGATE 0 U1_U1_KA 0 1
E_U1_U1_ABM12         U1_U1_VRCP1 0 VALUE { IF((V(VOUT)  
+ >V(VIN)),44m,  0)   }
C_U1_U1_C14         0 U1_U1_KA  1n  TC=0,0 
M_U1_U1_M1         U1_U1_N16154607 U1_U1_VGATE VOUT U1_U1_CLAMP MbreakP        
+    
C_U1_U1_C10         0 U1_U1_N16155461  1n  TC=0,0 
E_U1_U1_E17         U1_U1_X 0 TABLE { V(U1_U1_VIN_1, 0) } 
+ ( (0,0)(1,0.112u)(1.2,0.174u)(1.8,0.423u)(3.6,1.27u)(5,1.96u) )
C_U1_U1_C4         VOUT U1_U1_VGATE  0.367079n  
X_U1_U1_U7         VIN U1_U1_N16154607 U1_U1_ON_RES1 0 RVAR PARAMS:  RREF=1
E_U1_U1_ABM11         U1_U1_N16155529 0 VALUE { IF(v(VIN)-v(U1_U1_VGATE) <0.7,
+  (V(U1_U1_N16155461)*v(U1_U1_X)),(v(U1_U1_X) ))    }
G_U1_U1_ABM2I2         0 U1_U1_VGATE VALUE { IF((V(VOUT)-V(VIN))>25m, 265U, 0) 
+    }
G_U1_U1_ABM2I1         U1_U1_CLAMP U1_U1_VGATE VALUE { IF ( V(U1_ON_INT) < 0.5
+  ,  
+ (840 * V(VIN) - 575) * 1u , 0)   }
X_U1_U1_S4    U1_U1_VRCP 0 VIN U1_U1_N16154523 DRIVER_U1_U1_S4 
R_U1_U1_R1         U1_U1_N16154999 U1_U1_VIN_1  10 TC=0,0 
G_U1_U3_G2         VIN GND TABLE { V(U1_U3_N14552500, 0) } 
+ ( (0,0)(1,28.8n)(1.8,34n)(3.6,46.6n)(5,68.7n) )
C_U1_U3_C2         0 U1_U3_N14552500  1n  
E_U1_U3_ABM2         U1_U3_N14552494 0 VALUE { IF (V(U1_ON_INT) < 0.5 , V(VIN)
+  ,  0)    }
G_U1_U3_G1         VIN GND TABLE { V(U1_U3_N14552320, 0) } 
+ (
+  (0,0)(1.5,470n)(2,580n)(2.5,410n)(3,420n)(3.6,450n)(4,470n)(5,520n)(5.5,580n)
+  )
R_U1_U3_R2         U1_U3_N14552494 U1_U3_N14552500  10 TC=0,0 
C_U1_U3_C1         0 U1_U3_N14552320  1n  
E_U1_U3_ABM1         U1_U3_N14552314 0 VALUE { IF (V(U1_ON_INT) >= 0.5 , V(VIN)
+  ,  0)    }
R_U1_U3_R1         U1_U3_N14552314 U1_U3_N14552320  10 TC=0,0 
C_U1_U2_C3         0 U1_U2_N14707007  1n  
G_U1_U2_G3         U1_U2_N14706869 U1_U2_N14706873 TABLE { V(U1_U2_N14707007,
+  0) } 
+ ( (0,0)(1,0.70u)(1.2,0.585u)(1.8,3.01u)(3.6,1.91u)(5,2.29u) )
E_U1_U2_ABM6         U1_U2_N147069391 0 VALUE { IF(V(U1_U2_ON_INT1) > 0.5,
+  V(VIN),0)    }
R_U1_U2_R3         U1_U2_N14707259 U1_U2_N14707265  10 TC=0,0 
C_U1_U2_C4         0 U1_U2_N14707265  1n  
C_U1_U2_C1         0 U1_U2_N14706873  1n  
X_U1_U2_S2    U1_U2_N14706863 0 U1_U2_N14706791 U1_U2_N14706873
+  CONTROL_U1_U2_S2 
V_U1_U2_V5         U1_U2_N14706869 0 2
R_U1_U2_R2         U1_U2_N147069391 U1_U2_N14707007  10 TC=0,0 
X_U1_U2_U1         U1_U2_N14706627 ON U1_U2_N14706695 U1_U2_ON_INT1
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U44         U1_U2_ON_INT1 U1_ON_INT U1_U2_N14706863 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U2_V4         U1_U2_N14706791 0 1
V_U1_U2_V2         U1_U2_N14706695 0 0.05
V_U1_U2_VON_TH         U1_U2_N14706627 0 0.65
X_U1_U2_U43         U1_U2_N14706873 U1_ON_INT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U2_U46         U1_ON_INT U1_U2_ON_INT1 U1_U2_N14707421 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U2_G4         U1_U2_N14706873 0 TABLE { V(U1_U2_N14707265, 0) } 
+ ( (0,0)(1,20.63u)(1.2,35.06u)(1.8,54.84u)(3.6,121.5u)(5,121.5u) )
E_U1_U2_ABM5         U1_U2_N14707259 0 VALUE { IF(V(U1_U2_ON_INT1) < 0.5,
+  V(VIN),0)    }
X_U1_U2_S1    U1_U2_N14707421 0 U1_U2_N14706873 0 CONTROL_U1_U2_S1 
D_U1_U2_D3         U1_U2_N14706873 U1_U2_N14706869 DD 
.ends TPS22916CNL_TRANS
.subckt DRIVER_U1_U1_S4 1 2 3 4  
S_U1_U1_S4         3 4 1 2 _U1_U1_S4
RS_U1_U1_S4         1 2 1G
.MODEL         _U1_U1_S4 VSWITCH Roff=1e9 Ron=3.62 Voff=0.9 Von=0.1
.ends DRIVER_U1_U1_S4

.subckt CONTROL_U1_U2_S2 1 2 3 4  
S_U1_U2_S2         3 4 1 2 _U1_U2_S2
RS_U1_U2_S2         1 2 1G
.MODEL         _U1_U2_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CONTROL_U1_U2_S2

.subckt CONTROL_U1_U2_S1 1 2 3 4  
S_U1_U2_S1         3 4 1 2 _U1_U2_S1
RS_U1_U2_S1         1 2 1G
.MODEL         _U1_U2_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CONTROL_U1_U2_S1

.SUBCKT RISING_ONESHOT IN OUT PARAMS: PULSE=100n VDD=1 VSS=0 VTHRESH=0.5
D_D1         INT IN DD
C_C1         0 INT  1n
X_U22         INT IN_B_DELAYED INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+  VTHRESH={VTHRESH}
R_R1         IN INT  {PULSE/(0.693 * 1E-9)}
X_U1         IN IN_B_DELAYED OUT AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+  VTHRESH={VTHRESH}
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS RISING_ONESHOT
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1
Cdummy1 Q 0 1n
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D1
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.subckt rvar 101 102 201 202 Params: Rref=1
* nodes : 101 102 : nodes between which variable resistance is placed
* 201 202 : nodes to whose voltage the resistance is proportional
* parameters : rref : reference value of the resistance
rin 201 202 1G; input resistance
r 301 0 {rref}
fcopy 0 301 vsense 1; copy output current thru Z
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl
vsense 106 102 0; sense iout
.ends
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
** Wrapper definitions for AA legacy support **


.model DD d

+ is=1e-15
+ n=0.01
+ tt=1e-11


.model MbreakP pmos

+ vto=-0.7
+ kp=17.5
+ lambda=0.001


