# Imperas RISC-V OVPsim CORE-V GitHub Repository

This repository contains the riscvOVPsimCOREV simulator which provides a reference of the OpenHW Group CORE-V processor cores.

Each version of the release is provided in a separate branch which corresponds to the release version.

The latest release version is v20220112.

Please clone this branch to get the latest version.
