// Seed: 1476468913
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  assign id_14 = id_1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_9 = id_8; 1; id_3 = 1) assign id_9 = 1;
  assign id_2 = 1'b0;
  wire id_10;
  module_0(
      id_2, id_2, id_5, id_9, id_9, id_8, id_10, id_10, id_2, id_10, id_10, id_3, id_2
  );
  wire id_11;
  wire id_12;
  integer id_13 (
      id_5,
      id_7 - 1,
      1,
      id_2
  );
  wire id_14;
  wire id_15;
  initial $display(id_8, !1, id_9);
  tri1 id_16;
  wire id_17;
  reg id_18, id_19;
  wire id_20;
  assign id_18 = id_7;
  assign id_6  = 1;
  always @(id_16) begin
    #(1 * ~id_8  : 1'b0 : 1'b0) id_7 <= 1;
  end
  assign id_18 = 1;
endmodule
