/*******************************************************************************
*
* File Name: appconfig.h
*
* Description: file for static configuration of the application
*              (initial values, interrupt vectors)
*
*****************************************************************************/

#ifndef __APPCONFIG_H
#define __APPCONFIG_H

/*.*************************************************************************
*
*  File generated by Graphical Configuration Tool Wed, 30/Mar/2011, 13:49:01
*
****************************************************************************.*/

#define MC56F8023
#define EXTCLK 8000000L
#define APPCFG_DFLTS_OMITTED 1
#define APPCFG_GCT_VERSION 0x02040003L

/*.
    OCCS Configuration
--------------------------------------------
    Use Relaxation Oscillator: Disable
    Core frequency: 32 MHz 
    VCO frequency: 192 MHz 
    Loss of lock interrupt 0: Disable 
    Loss of lock interrupt 1: Disable 
    Loss of reference clock Interrupt: Disable
    COP operation: Enable 
    COP timeout: 0.512 sec 
    COP Runs in Stop Mode: Disable
    COP Runs in Wait Mode: Disable
    COP Write Protect: Disable
    Enable Loss of Clock COP: Enable
.*/
#define OCCS_PLLCR_INIT                   0x0082U
#define OCCS_PLLDB_INIT                   0x0000U
#define OCCS_USE_FACTORY_TRIM             1
#define COP_COPTO_INIT                    0x0F9FU

/*.
    SYS Configuration
--------------------------------------------
    SIM: Power Saving Modes: Stop enabled , Wait enabled 
         OnCE clock to processor core: Enabled when core TAP enabled 
    Clock Output Mode: Off: 0 
    Clock Output Select: System Clock 
    SIM - Interrupts: Low voltage 2.2V: Disable
                      Low voltage 2.7V: Disable
    SIM - HS_PERF Peripheral Clk: PWM
    SIM - Peripheral Clock Enable: PWM: Yes, SPI 0: No , SCI 0: Yes
                                   I2C: No , ADC: Yes, DAC 0: No 
                                   DAC 1: Yes, CMP A: No , CMP B: Yes, TMR A0: Yes
                                   TMR A1: Yes, TMR A2: No , TMR A3: Yes, 
                                   PIT 0: Yes
    SIM - Modules Enabled in Stop: PWM: No , SPI 0: No , SCI 0: Yes
                                   I2C: No , ADC: No , DAC 0: No 
                                   DAC 1: No , CMP A: No , CMP B: No , TMR A0: No 
                                   TMR A1: No , TMR A2: No , TMR A3: No , 
                                   PIT 0: No 
    SIM - Internal Periph. Source: PSRC0: PSCS0 input pin 
                                   PSRC1: PSCS1 input pin 
                                   PSRC2: PSCS2 input pin 
                                   FAULT1: FAULT1 input pin 
                                   FAULT2: FAULT2 input pin 
                                   FAULT1: FAULT1 input pin 
                                   DAC0 SYNC: PWM reload sync. signal 
                                   DAC1 SYNC: PWM reload sync. signal 
                                   Timer A1: Timer A1 pin 
                                   Timer A2: Timer A2 pin 
                                   Timer A3: PWM reload sync. signal 
    SIM - HS_PERF Peripheral Clk: IIC: Disable
                                  PWM: Enable 
                                  Timer A: Disable
    Protection of IPS and GPSxx  : Registers not protected 
    Protection of PCE, SD and PCR: Registers not protected
.*/
#define SIM_PCR_INIT                      0x2000U
#define SIM_PCE0_INIT                     0xA411U
#define SIM_PCE1_INIT                     0x100BU
#define SIM_SD0_INIT                      0x0010U
#define SIM_IPS1_INIT                     0x0033U
#define SIM_IPS2_INIT                     0x1000U

/*.
    INTC Configuration
--------------------------------------------
    All maskable interrupts disabled: No
.*/
#define INTC_ICTL_INIT                    0x0000U
#define INT_VECTOR_ADDR_13                swi_isr
#define INT_VECTOR_ADDR_55                PIT0_isr
#define INT_PRIORITY_LEVEL_55             INTC_LEVEL0
#define INT_VECTOR_ADDR_61                PwmReloadIsr
#define INT_PRIORITY_LEVEL_61             INTC_LEVEL2
#define INT_VECTOR_ADDR_62                FaultIsr
#define INT_PRIORITY_LEVEL_62             INTC_LEVEL1

/*.
    QT_A0 Configuration
--------------------------------------------
    Count mode: Counting mode, count rising edges of primary source 
    Timer Channel Enabled (counter starts counting immediatelly after initialized): Yes
    Primary source: Prescaler (IPB clock/ 16) , 
    Input polarity: True , Output polarity: True 
    Input capture mode: Capture disabled, Input Edge Flag disabled 
    Output mode: Asserted while counter is active 
    Count stop mode: Count repeatedly , Count length: Roll over , Count direction: Count up 
    Output enable (OFLAG to pin): No 
    Force OFLAG output at startup: No , Forced OFLAG value: 0
    Master mode (broadcast compare event): Disable
    Enable external OFLAG force (on broadcasted event): No 
    Co-channel initialization (on broadcasted event): No 
    Preload Control: 1: Never , Load Reg: 0
                     2: Never , Load Reg: 0
    Interrupts: Overflow: Disabled
                Input edge: Disabled
                Compare: Disabled
                Cmp 1: Disabled
                Cmp 2: Disabled
    Input Filter: Input Signal Sampling [timer clocks] : 0
                  Consecutive Samples Required to Agree: 3 
                  Input Signal Latency: OFF
.*/
#define QT_A0_CTRL_INIT                   0x3800U

/*.
    QT_A3 Configuration
--------------------------------------------
    Count mode: Triggered mode, edge of secondary source triggers primary count till compare 
    Timer Channel Enabled (counter starts counting immediatelly after initialized): Yes
    Primary source: Prescaler (IPB clock/ 1) , Secondary: Counter #3 input pin 
    Input polarity: True , Output polarity: True 
    Input capture mode: Capture disabled, Input Edge Flag disabled 
    Output mode: Set on compare, cleared secondary source input edge 
    Count stop mode: Count repeatedly , Count length: Count until compare and reinitialize , Count direction: Count up 
    Output enable (OFLAG to pin): Yes
    Force OFLAG output at startup: No , Forced OFLAG value: 0
    Master mode (broadcast compare event): Disable
    Enable external OFLAG force (on broadcasted event): No 
    Co-channel initialization (on broadcasted event): No 
    Preload Control: 1: Never , Load Reg: 0
                     2: Never , Load Reg: 0
    Interrupts: Overflow: Disabled
                Input edge: Disabled
                Compare: Disabled
                Cmp 1: Disabled
                Cmp 2: Disabled
    Input Filter: Input Signal Sampling [timer clocks] : 0
                  Consecutive Samples Required to Agree: 3 
                  Input Signal Latency: OFF
.*/
#define QT_A3_CTRL_INIT                   0xD1A5U
#define QT_A3_SCR_INIT                    0x0001U
#define QT_A3_CMP1_INIT                   0x0032U

/*.
    PIT_0 Configuration
--------------------------------------------
    Counter Enable: Enable 
    Clock Prescaler: / 32768 
    Modulo Value: 976
    Interrupt Enable: Enable
.*/
#define PIT_0_CTRL_INIT                   0x007BU
#define PIT_0_MOD_INIT                    0x03D0U

/*.
    GPIO_A Configuration
--------------------------------------------
    Pin  0: Function: PWM0 , 
    Pin  1: Function: PWM1 , 
    Pin  2: Function: PWM2 , 
    Pin  3: Function: PWM3 , 
    Pin  4: Function: PWM4 , 
    Pin  5: Function: PWM5 , 
    Pin  6: Function: FAULT0 , 
    Pin  7: Function: RESET_B ,
.*/
#define GPIO_A_PUR_INIT                   0x7FC0U
#define GPIO_A_DDR_INIT                   0x003FU
#define GPIO_A_PER_INIT                   0x00FFU
#define GPIO_A_IPOLR_INIT                 0x0040U
#define GPIO_A_PPMODE_INIT                0x7FBFU
#define GPIO_A_DRIVE_INIT                 0x003FU

/*.
    GPIO_B Configuration
--------------------------------------------
    Pin  0: Function: GPIO , Direction: Input , PullUp: Enable , Interrupt: Disable, Int.Polarity: Active high , 
    Pin  1: Function: GPIO , Direction: Input , PullUp: Enable , Interrupt: Disable, Int.Polarity: Active high , 
    Pin  2: Function: GPIO , Direction: Output , Init.Value: High - 1 , Interrupt: Disable, Int.Polarity: Active high , Output-Mode: High strength , 
    Pin  3: Function: GPIO , Direction: Output , Init.Value: High - 1 , Interrupt: Disable, Int.Polarity: Active high , Output-Mode: High strength , 
    Pin  4: Function: GPIO , Direction: Output , Init.Value: Low - 0 , Interrupt: Disable, Int.Polarity: Active high , Output-Mode: High strength , 
    Pin  5: Function: GPIO , Direction: Output , Init.Value: High - 1 , Interrupt: Disable, Int.Polarity: Active high , Output-Mode: Open drain , 
    Pin  6: Function: RXD0 , 
    Pin  7: Function: TXD0 ,
.*/
#define GPIO_B_PUR_INIT                   0x3FC3U
#define GPIO_B_DDR_INIT                   0x003CU
#define GPIO_B_PER_INIT                   0x00C0U
#define GPIO_B_DR_INIT                    0x002CU
#define GPIO_B_PPMODE_INIT                0x3FDFU
#define GPIO_B_DRIVE_INIT                 0x001CU

/*.
    GPIO_C Configuration
--------------------------------------------
    Pin  0: Function: ANA0/CINA3 , 
    Pin  1: Function: ANA1 , 
    Pin  2: Function: ANA2/VREFH , 
    Pin  4: Function: ANB0/CINB3 , 
    Pin  5: Function: ANB1 , 
    Pin  6: Function: ANB2/VREFH ,
.*/
#define GPIO_C_PUR_INIT                   0xFF88U
#define GPIO_C_PER_INIT                   0x0077U

/*.
    PWM Configuration
--------------------------------------------
    PWM module operation: Enabled 
    Prescaler: /1 , PWM clock period: 0.01042 us 
    PWM frequency: 27.30376 kHz , Period: 36.625 us 
    PWM Deadtime 0: 0.94792 us 
    PWM Deadtime 1: 0.94792 us 
    PWM Reload Frequency: Every opportunity 
    Alignment: Center 
    Debug Mode Operation: Stop 
    Wait Mode Operation: Stop 
    Half Cycle Reload: Enabled 
    Keep Hardware Acceleration Register Bits Writable: Enabled 
    Output Pad Enable: Disabled
    Load OK: Yes
    Swap & Mask Mode: DSP56F80X compatible 
    Write Protection: No 
    Top Polarity   : Channels 0-1: Positive 
                     Channels 2-3: Positive 
                     Channels 4-5: Positive 
    Bottom Polarity: Channels 0-1: Positive 
                     Channels 2-3: Positive 
                     Channels 4-5: Positive 
    Chann. coupling: Channels 4-5: Independent 
                     Channels 2-3: Complementary 
                     Channels 0-1: Independent 
    Clearing Mode:   Fault 0 pin: Manual 
                     Fault 1 pin: Manual 
                     Fault 2 pin: Manual 
                     Fault 3 pin: Manual 
    Signal Polarity: Fault 0 pin: Active High 
                     Fault 1 pin: Active High 
                     Fault 2 pin: Active High 
                     Fault 3 pin: Active High 
    Fault 2 Mode: Sync. Output on Fault 2 pin (window must be 0)
                  Input Synchronization Window Value: 0
    Fault 0 Input Filter: Input Signal Sampling [timer clocks] : 0
                          Consecutive Samples Required to Agree: 3 
                          Input Signal Latency: OFF 
    Fault 1 Input Filter: Input Signal Sampling [timer clocks] : 0
                          Consecutive Samples Required to Agree: 3 
                          Input Signal Latency: OFF 
    Fault 2 Input Filter: Input Signal Sampling [timer clocks] : 0
                          Consecutive Samples Required to Agree: 3 
                          Input Signal Latency: OFF 
    Fault 3 Input Filter: Input Signal Sampling [timer clocks] : 0
                          Consecutive Samples Required to Agree: 3 
                          Input Signal Latency: OFF 
    Disable PWM Pins by Fault 0: Pin 2, Pin 3, Pin 4, Pin 5
    Asymmetric Operation: Channels 2-3: Off (Correction Method used only) 
    PWM Compare Invert: Channel 2: No
.*/
#define PWM_PMCTL_INIT                    0x0823U
#define PWM_PMFCTL_INIT                   0x0002U
#define PWM_PWMCM_INIT                    0x06DEU
#define PWM_PMDEADTM0_INIT                0x005BU
#define PWM_PMDISMAP1_INIT                0x1100U
#define PWM_PMDISMAP2_INIT                0x0011U
#define PWM_PMCFG_INIT                    0x000AU
#define PWM_PMCCR_INIT                    0x8000U
#define PWM_USE_PWMVAL                    1
#define PWM_PMDEADTM1_INIT                0x005BU

/*.
    ADC Configuration
--------------------------------------------
    Clock frequency: 5.33333 MHz 
    Trigger source: SYNC0 input 
    Channel Configuration: ANA0-ANA1: Single ended , ANA2-ANA3: Single ended 
                           ANB0-ANB1: Single ended , ANB2-ANB3: Single ended 
                           ANA4-ANA5: Single ended , ANA6-ANA7: Single ended 
                           ANB4-ANB5: Single ended , ANB6-ANB7: Single ended 
    Channel to Sample Mapping: SMP0: ANA0 , SMP1: ANA1 , SMP2: ANA2 , 
                               SMP4: ANB0 , SMP5: ANB1 , SMP6: ANB2 , 
    Scan Mode: Triggered parallel 
    ANB simulataneous to ANA: Yes
    Enabled samples: / SMP0 SMP1 SMP2 / SMP4 SMP5 SMP6 / / 
    Zero crossing mode: SMP0: Disabled , SMP1: Disabled , SMP2: Disabled , SMP3: Disabled 
                        SMP4: Disabled , SMP5: Disabled , SMP6: Disabled , SMP7: Disabled 
    Auto Power Down Mode: Disable
    Auto Stand-by Mode: Disable
    Power down converter A (ANA0-ANA7): No 
    Power down converter B (ANB0-ANB7): No 
    Power down voltage reference: No 
    Power up delay: 6, Power Control: 1.125 us 
    Converter1 VREFLO source: Internal VSSA
    Converter1 VREFH  source: Internal VDDA
    Converter0 VREFLO source: Internal VSSA
    Converter0 VREFH  source: Internal VDDA
    Interrupts: ANA Conversion complete: Disabled
                High limit error: Disabled
                Low limit error: Disabled
                Zero crossing: Disabled
.*/
#define ADC_ADCR1_INIT                    0x1005U
#define ADC_ADLST1_INIT                   0x3210U
#define ADC_ADLST2_INIT                   0x7654U
#define ADC_ADLST3_INIT                   0xBA98U
#define ADC_ADLST4_INIT                   0xFEDCU
#define ADC_ADSDIS_INIT                   0xFF88U
#define ADC_ADOFS0_INIT                   0x00D8U
#define ADC_ADOFS6_INIT                   0x0118U
#define ADC_ADCPOWER_INIT                 0x0060U

/*.
    SCI_0 Configuration
--------------------------------------------
    Baudrate: 9598 bps 
    Enable Receiver: Enable 
    Enable Transmitter: Enable 
    Data word length: 8 bits 
    Parity: None 
    Polarity: True polarity 
    Loop mode: Disable
    Function in Wait Mode: SCI module enabled in Wait Mode 
    Interrupts: RX Full: Disable
                RX Error: Disable
                TX Empty: Disable
                TX Empty: Disable
    Enable RX and TX FIFO Queues: Disable
.*/
#define SCI_0_SCIBR_INIT                  0x0683U
#define SCI_0_SCICR_INIT                  0x000CU
#define SCI_0_SCICR2_INIT                 0x0000U
#define SCI_0_RX_BUFFER_OKLIMIT           0x000FU
#define SCI_0_RX_BUFFER_LOWLIMIT          0x000AU

/*.
    FMSTR Configuration
--------------------------------------------
.*/
#define FMSTR_COMM_INTERFACE              1
#define FMSTR_LONG_INTR                   0
#define FMSTR_SHORT_INTR                  0
#define FMSTR_POLL_DRIVEN                 1
#define FMSTR_USE_SCOPE                   1
#define FMSTR_MAX_SCOPE_VARS              4


/*.         End of autogenerated code
********************************************************************** ..*/

#endif
