
---------- Begin Simulation Statistics ----------
final_tick                                  339479500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854244                       # Number of bytes of host memory used
host_op_rate                                   159409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.04                       # Real time elapsed on the host
host_tick_rate                               48219488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1122282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000339                       # Number of seconds simulated
sim_ticks                                   339479500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.085163                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  128238                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               129422                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2213                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            197461                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8376                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8771                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              395                       # Number of indirect misses.
system.cpu.branchPred.lookups                  300048                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       123319                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        63823                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       117015                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        70127                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          142                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           33                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         2506                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1560                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          515                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          240                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1402                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           94                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          212                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          279                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          122                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12           78                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           57                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          381                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          521                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1107                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          263                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1138                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         1341                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         1652                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1386                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         1151                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          556                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28           45                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          523                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          170                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          250                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       169061                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          597                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          136                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         1190                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1566                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          363                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          661                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          221                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1421                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          112                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          206                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          254                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          128                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          378                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           55                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1100                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          538                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1130                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          224                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1510                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         2162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1829                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         1301                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          121                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        15258                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          107                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          575                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   38249                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    511809                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   403824                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1772                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     284274                       # Number of branches committed
system.cpu.commit.bw_lim_events                 67742                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           50016                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000157                       # Number of instructions committed
system.cpu.commit.committedOps                1122436                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       606998                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.849159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.730137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       327929     54.02%     54.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        75665     12.47%     66.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39742      6.55%     73.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        28495      4.69%     77.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23646      3.90%     81.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        22522      3.71%     85.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        16127      2.66%     87.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5130      0.85%     88.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        67742     11.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       606998                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                37015                       # Number of function calls committed.
system.cpu.commit.int_insts                    967650                       # Number of committed integer instructions.
system.cpu.commit.loads                        117873                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           11      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           911480     81.21%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              67      0.01%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              35      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              45      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             49      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          117873     10.50%     91.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          92831      8.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1122436                       # Class of committed instruction
system.cpu.commit.refs                         210704                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       748                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1122282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.678958                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.678958                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                142162                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   453                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               128088                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1185663                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   212533                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    250424                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1847                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1532                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  7319                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      300048                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    213259                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        382197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   947                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1065306                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4576                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.441923                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             229747                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             174863                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.569026                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             614285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.949395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.669402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   344451     56.07%     56.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17002      2.77%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54538      8.88%     67.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    50671      8.25%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15880      2.59%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    41337      6.73%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    28897      4.70%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    16266      2.65%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    45243      7.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               614285                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           64675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2093                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   290877                       # Number of branches executed
system.cpu.iew.exec_nop                           234                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.718438                       # Inst execution rate
system.cpu.iew.exec_refs                       226495                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      96201                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   69958                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                124124                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 48                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               254                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                98932                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1172821                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                130294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3539                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1166751                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    313                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2552                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1847                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3611                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2307                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7751                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6251                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6101                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1266                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            827                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1121362                       # num instructions consuming a value
system.cpu.iew.wb_count                       1156597                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493114                       # average fanout of values written-back
system.cpu.iew.wb_producers                    552959                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.703483                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1157753                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1292601                       # number of integer regfile reads
system.cpu.int_regfile_writes                  845114                       # number of integer regfile writes
system.cpu.ipc                               1.472845                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.472845                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                941752     80.47%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   68      0.01%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   56      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   53      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               131270     11.22%     91.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96977      8.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1170295                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5696                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004867                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4303     75.54%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.04%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.04%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    862     15.13%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   527      9.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1175065                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2958955                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1155773                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1221829                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1172539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1170295                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           50289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        614285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.905134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.963457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              195082     31.76%     31.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              126243     20.55%     52.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               96946     15.78%     68.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               82283     13.39%     81.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               30589      4.98%     86.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               41245      6.71%     93.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               23946      3.90%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12554      2.04%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5397      0.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          614285                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.723658                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    913                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1829                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          824                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1080                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             11040                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25122                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               124124                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               98932                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  787214                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           678960                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  103480                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1214169                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16798                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   215486                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1767                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1559                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1833131                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1179521                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1270510                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    253088                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7057                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1847                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29707                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    56313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1308165                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10677                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                291                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     40905                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             50                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1032                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1711006                       # The number of ROB reads
system.cpu.rob.rob_writes                     2352238                       # The number of ROB writes
system.cpu.timesIdled                             621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      918                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     239                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2465                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1804                       # Transaction distribution
system.membus.trans_dist::ReadExReq               540                       # Transaction distribution
system.membus.trans_dist::ReadExResp              540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1804                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  150016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2465                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2906500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12369500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          372                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           837                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5479                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        77376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       480704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 558080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6997     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8352500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1255500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4494                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4533                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data                4494                       # number of overall hits
system.l2.overall_hits::total                    4533                       # number of overall hits
system.l2.demand_misses::.cpu.inst                798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1546                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               798                       # number of overall misses
system.l2.overall_misses::.cpu.data              1546                       # number of overall misses
system.l2.overall_misses::total                  2344                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    117258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        179181000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61922500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    117258500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       179181000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.255960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340846                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.255960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340846                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77597.117794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75846.377749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76442.406143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77597.117794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75846.377749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76442.406143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53942500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    101798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155741000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53942500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    101798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155741000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.255960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.255960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67597.117794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65846.377749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66442.406143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67597.117794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65846.377749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66442.406143                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1471                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1471                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1471                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1471                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          372                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              372                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          372                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          372                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 540                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     41602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.962567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     36202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.962567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67041.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67041.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61922500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61922500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77597.117794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77597.117794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53942500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53942500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67597.117794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67597.117794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     75656000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75656000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.183610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75204.771372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75204.771372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.183610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65204.771372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65204.771372                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             121                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19041.322314                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19041.322314                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1966.253700                       # Cycle average of tags in use
system.l2.tags.total_refs                       12897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.232049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      96.320963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       721.870685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1148.062052                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.060005                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2463                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.075226                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    106609                       # Number of tag accesses
system.l2.tags.data_accesses                   106609                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          98944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             150016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2344                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         150442074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291457953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             441900026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    150442074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        150442074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        150442074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291457953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            441900026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4730                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15584500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59534500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6648.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25398.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.445820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.149635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.954042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           71     21.98%     21.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           69     21.36%     43.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      7.43%     50.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      8.05%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      7.74%     66.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.72%     70.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.79%     73.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.55%     74.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           82     25.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          323                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 150016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  150016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       441.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    441.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     275660500                       # Total gap between requests
system.mem_ctrls.avgGap                     117602.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        98944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 150442073.821836054325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 291457952.542053341866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21092500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38442000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26431.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24865.46                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4833780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         39948450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         96719520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          169068510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.022738                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    250987000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     77312500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1563660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11902380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         89839410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         54706080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          185272155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.753587                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    141171000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    187128500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       212178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           212178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       212178                       # number of overall hits
system.cpu.icache.overall_hits::total          212178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1080                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1080                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1080                       # number of overall misses
system.cpu.icache.overall_misses::total          1080                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79565499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79565499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79565499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79565499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       213258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       213258                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       213258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       213258                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73671.758333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73671.758333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73671.758333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73671.758333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          516                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          372                       # number of writebacks
system.cpu.icache.writebacks::total               372                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          243                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          243                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          837                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63602000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63602000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003925                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75988.052569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75988.052569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75988.052569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75988.052569                       # average overall mshr miss latency
system.cpu.icache.replacements                    372                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       212178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          212178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1080                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1080                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79565499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79565499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       213258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       213258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73671.758333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73671.758333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63602000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63602000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75988.052569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75988.052569                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.876374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              213015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               837                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            254.498208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.876374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.851321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            427353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           427353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       198411                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           198411                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       198433                       # number of overall hits
system.cpu.dcache.overall_hits::total          198433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14286                       # number of overall misses
system.cpu.dcache.overall_misses::total         14286                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    523003886                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    523003886                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    523003886                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    523003886                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       212695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       212695                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       212719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       212719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067157                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067157                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36614.665780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36614.665780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36609.539829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36609.539829                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3939                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.914474                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1471                       # number of writebacks
system.cpu.dcache.writebacks::total              1471                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6160                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    177104925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    177104925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    177267425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    177267425                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028952                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028952                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28760.137220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28760.137220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28777.179383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28777.179383                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       108286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          108286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    376767500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    376767500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       119866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       119866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.096608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32536.053541                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32536.053541                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    130597000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    130597000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.045684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23848.977356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23848.977356                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    142624450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    142624450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55046.101891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55046.101891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2022                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2022                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     43008989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43008989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75586.975395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75586.975395                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          113                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          113                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3611936                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3611936                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          120                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          120                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.941667                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.941667                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31964.035398                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31964.035398                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          113                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          113                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3498936                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3498936                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.941667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.941667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30964.035398                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30964.035398                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       312500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       312500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       312500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       312500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       311500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       311500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       311500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       311500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           457.484501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              204603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.209382                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   457.484501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.893524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.893524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            431619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           431619                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    339479500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    339479500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
