NDSummary.OnToolTipsLoaded("File:axis_spi_master.v",{11:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Stream SPI input/output data over AXIS bus in master mode.</div></div>",57:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2025 Jay Convertino</div></div>",23:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype23\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/4/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/4/2\"><span class=\"SHKeyword\">module</span> axis_spi_master #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">CLOCK_SPEED</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">2000000</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">BUS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">4</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">SELECT_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">8</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/6/4/7\" data-NarrowGridArea=\"5/1/6/6\" style=\"grid-area:3/6/4/7\">) ( <span class=\"SHKeyword\">input wire</span> aclk, <span class=\"SHKeyword\">input wire</span> arstn, <span class=\"SHKeyword\">input wire</span> [BUS_WIDTH*<span class=\"SHNumber\">8</span>-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] s_axis_tdata, <span class=\"SHKeyword\">input wire</span> s_axis_tvalid, <span class=\"SHKeyword\">output wire</span> s_axis_tready, <span class=\"SHKeyword\">output wire</span> [BUS_WIDTH*<span class=\"SHNumber\">8</span>-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] m_axis_tdata, <span class=\"SHKeyword\">output wire</span> m_axis_tvalid, <span class=\"SHKeyword\">input wire</span> m_axis_tready, <span class=\"SHKeyword\">output wire</span> sclk, <span class=\"SHKeyword\">output wire</span> mosi, <span class=\"SHKeyword\">input wire</span> miso, <span class=\"SHKeyword\">input wire</span> [SELECT_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] ssn_i, <span class=\"SHKeyword\">output wire</span> [SELECT_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] ssn_o, <span class=\"SHKeyword\">input wire</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] rate, <span class=\"SHKeyword\">input wire</span> cpol, <span class=\"SHKeyword\">input wire</span> cpha, <span class=\"SHKeyword\">output wire</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] miso_dcount, <span class=\"SHKeyword\">output wire</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] mosi_dcount )</div></div></div></div><div class=\"TTSummary\">SPI core with axis input/output data. Read/Write is size of BUS_WIDTH bytes. Write activates core for read.</div></div>",16:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">Constants that makeup the data_state machine.</div></div>",17:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype17\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> ready = <span class=\"SHNumber\">3\'d1</span></div></div><div class=\"TTSummary\">ready and waiting for data</div></div>",18:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype18\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> processing = <span class=\"SHNumber\">3\'d3</span></div></div><div class=\"TTSummary\">data is being processed</div></div>",19:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype19\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> error = <span class=\"SHNumber\">3\'d0</span></div></div><div class=\"TTSummary\">someone made a whoops</div></div>",21:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype21\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\">mod_clock_ena_gen #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">CLOCK_SPEED(CLOCK_SPEED)</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">) inst_spi_output_clk ( .clk(aclk), .rstn(arstn), .start0(<span class=\"SHNumber\">1\'b0</span>), .clr(spi_ena_clr), .hold(<span class=\"SHNumber\">1\'b0</span>), .rate(rate), .ena(spi_ena_mosi) )</div></div></div></div><div class=\"TTSummary\">Generates enable at rate for spi output data.</div></div>",22:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype22\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\">mod_clock_ena_gen #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">CLOCK_SPEED(CLOCK_SPEED)</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">) inst_spi_input_clk ( .clk(aclk), .rstn(arstn), .start0(<span class=\"SHNumber\">1\'b1</span>), .clr(spi_ena_clr), .hold(<span class=\"SHNumber\">1\'b0</span>), .rate(rate), .ena(spi_ena_miso) )</div></div></div></div><div class=\"TTSummary\">Generates enable at rate for spi input data.</div></div>",24:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype24\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\">piso #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">BUS_WIDTH(BUS_WIDTH)</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">) inst_piso ( .clk(aclk), .rstn(arstn), .ena(spi_ena_mosi), .rev(<span class=\"SHNumber\">1\'b0</span>), .load(spi_mosi_load), .pdata(s_axis_tdata), .reg_count_amount(<span class=\"SHNumber\">0</span>), .sdata(spi_mosi), .dcount(spi_mosi_dcount) )</div></div></div></div><div class=\"TTSummary\">take axis input parallel data at bus size, and output the word to the spi bus.</div></div>",33:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype33\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\">sipo #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">BUS_WIDTH(BUS_WIDTH)</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">) inst_sipo ( .clk(aclk), .rstn(arstn), .ena(spi_ena_miso), .rev(<span class=\"SHNumber\">1\'b0</span>), .load(spi_miso_load), .pdata(miso_pdata), .reg_count_amount(<span class=\"SHNumber\">0</span>), .sdata(miso), .dcount(spi_miso_dcount) )</div></div></div></div><div class=\"TTSummary\">take serial input data, and output the world to the parallel data bus.</div></div>"});