<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: include/regs/xmega_usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>include/regs/xmega_usart.h</h1><a href="xmega__usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef REGS_XMEGA_USART_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define REGS_XMEGA_USART_H_INCLUDED</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2xmega_2include_2cpu_2io_8h.html" title="AVR XMEGA I/O read/write functions.">io.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="group__xmega__usart__regs__group.html#ga651e3bf2978b3217e852778259f82f9c">00058</a> <span class="preprocessor">#define USART_DATA              0x00    //!&lt; TX/RX Data Register</span>
<a name="l00059"></a><a class="code" href="group__xmega__usart__regs__group.html#ga3387cdfaede0a0dd1db711fbff25cff6">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_STATUS            0x01    //!&lt; Status Register</span>
<a name="l00060"></a><a class="code" href="group__xmega__usart__regs__group.html#gafefeff621a1d0d39323781b23950051f">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CTRLA             0x03    //!&lt; Control Register A</span>
<a name="l00061"></a><a class="code" href="group__xmega__usart__regs__group.html#ga2b69d762cf1e0df9f7d000f2a91d370d">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CTRLB             0x04    //!&lt; Control Register B</span>
<a name="l00062"></a><a class="code" href="group__xmega__usart__regs__group.html#ga2c8e5017538fb05e3191f2b22cbc7732">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CTRLC             0x05    //!&lt; Control Register C</span>
<a name="l00063"></a><a class="code" href="group__xmega__usart__regs__group.html#gab045e8f672dcc023893e1c67810fe7d1">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_BAUDCTRLA         0x06    //!&lt; Baud Rate Register A</span>
<a name="l00064"></a><a class="code" href="group__xmega__usart__regs__group.html#ga009f168529c44de365c41d879e3c85e1">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_BAUDCTRLB         0x07    //!&lt; Baud Rate Register B</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 
<a name="l00068"></a>00068 
<a name="l00069"></a><a class="code" href="group__xmega__usart__regs__group.html#gaa212542bb5509a6b827c0db8aa2fe958">00069</a> <span class="preprocessor">#define USART_RXB8_BIT          0       //!&lt; Receive Bit 8</span>
<a name="l00070"></a><a class="code" href="group__xmega__usart__regs__group.html#gaf4edafcc5fe679b0802374afb1d6d358">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_PERR_BIT          2       //!&lt; Parity Error</span>
<a name="l00071"></a><a class="code" href="group__xmega__usart__regs__group.html#ga03aca497658466fe2a290b5495de1aa0">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_BUFOVF_BIT        3       //!&lt; Buffer Overflow</span>
<a name="l00072"></a><a class="code" href="group__xmega__usart__regs__group.html#gace8bc8dcc9c625797bb69a02a2eb8da8">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_FERR_BIT          4       //!&lt; Frame Error</span>
<a name="l00073"></a><a class="code" href="group__xmega__usart__regs__group.html#ga4c63554d9c1089ff06de17c4fc548760">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_DREIF_BIT         5       //!&lt; Data Register Empty</span>
<a name="l00074"></a><a class="code" href="group__xmega__usart__regs__group.html#gaa660713900a7e59214e924542064e1fc">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_TXCIF_BIT         6       //!&lt; Transmit Complete</span>
<a name="l00075"></a><a class="code" href="group__xmega__usart__regs__group.html#ga4e1182e363651f626ec7ef0aa369a94f">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_RXCIF_BIT         7       //!&lt; Receive Complete</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00077"></a>00077 
<a name="l00079"></a>00079 
<a name="l00080"></a><a class="code" href="group__xmega__usart__regs__group.html#ga9692605d5a47ba783d58d26120467a14">00080</a> <span class="preprocessor">#define USART_DREINTLVL_START   0       //!&lt; Data Reg Empty Interrupt Level</span>
<a name="l00081"></a><a class="code" href="group__xmega__usart__regs__group.html#ga764d3618b08d254b78cb215f738498b5">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_DREINTLVL_SIZE    2       //!&lt; Data Reg Empty Interrupt Level</span>
<a name="l00082"></a><a class="code" href="group__xmega__usart__regs__group.html#ga39b8309411c3c278f90ac208d99293a1">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_TXCINTLVL_START   2       //!&lt; TX Complete Interrupt Level</span>
<a name="l00083"></a><a class="code" href="group__xmega__usart__regs__group.html#ga6ebcc9e8fd5b58fede42cfd47b52b23b">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_TXCINTLVL_SIZE    2       //!&lt; TX Complete Interrupt Level</span>
<a name="l00084"></a><a class="code" href="group__xmega__usart__regs__group.html#gaabfd0221de7a71dff625f35c882d55ee">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_RXCINTLVL_START   4       //!&lt; RX Complete Interrupt Level</span>
<a name="l00085"></a><a class="code" href="group__xmega__usart__regs__group.html#ga1079ac19b3b92f571c8a31a566436b4c">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_RXCINTLVL_SIZE    2       //!&lt; RX Complete Interrupt Level</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a>00087 
<a name="l00089"></a>00089 
<a name="l00090"></a><a class="code" href="group__xmega__usart__regs__group.html#ga053247740dc39df98701d8c5233d1244">00090</a> <span class="preprocessor">#define USART_TXB8_BIT          0       //!&lt; Transmit Bit 8</span>
<a name="l00091"></a><a class="code" href="group__xmega__usart__regs__group.html#ga07f4a7b7d3d7785d87398b375051bdf0">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_MPCM_BIT          1       //!&lt; Multi-processor Communication Mode</span>
<a name="l00092"></a><a class="code" href="group__xmega__usart__regs__group.html#ga42af34b8356ba6d97280f70b943a805d">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CLK2X_BIT         2       //!&lt; Double Transmission Speed</span>
<a name="l00093"></a><a class="code" href="group__xmega__usart__regs__group.html#gaf68afb66d6873fb6447d344e117b28ff">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_TXEN_BIT          3       //!&lt; Transmitter Enable</span>
<a name="l00094"></a><a class="code" href="group__xmega__usart__regs__group.html#ga549d30f4420318f5c56d5af684f8f9a8">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_RXEN_BIT          4       //!&lt; Receiver Enable</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 
<a name="l00098"></a>00098 
<a name="l00099"></a><a class="code" href="group__xmega__usart__regs__group.html#ga88f63ed042f6dd9f5c2c329269cbb34f">00099</a> <span class="preprocessor">#define USART_CHSIZE_START      0       //!&lt; Character Size</span>
<a name="l00100"></a><a class="code" href="group__xmega__usart__regs__group.html#ga69085e17d4e574dee7849eaed216cde3">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CHSIZE_SIZE       3       //!&lt; Character Size</span>
<a name="l00101"></a><a class="code" href="group__xmega__usart__regs__group.html#ga410db2ce5469b4c9c9663507af47846a">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_SBMODE_START      3       //!&lt; Stop Bit Mode</span>
<a name="l00102"></a><a class="code" href="group__xmega__usart__regs__group.html#ga51edffa4948f85f0e3792941e93bb98a">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_SBMODE_SIZE       1       //!&lt; Stop Bit Mode</span>
<a name="l00103"></a><a class="code" href="group__xmega__usart__regs__group.html#ga3a190117cd2e5cdcede0065b302d760f">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_PMODE_START       4       //!&lt; Parity Mode</span>
<a name="l00104"></a><a class="code" href="group__xmega__usart__regs__group.html#ga7bc02668ac05a80782aa8dd3b3026e3f">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_PMODE_SIZE        2       //!&lt; Parity Mode</span>
<a name="l00105"></a><a class="code" href="group__xmega__usart__regs__group.html#gafcb975f7e47bd7e3010d039781672247">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CMODE_START       6       //!&lt; Communication Mode</span>
<a name="l00106"></a><a class="code" href="group__xmega__usart__regs__group.html#gae333dd43d00225c8a6e4329aab69cee2">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_CMODE_SIZE        2       //!&lt; Communication Mode</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 
<a name="l00110"></a>00110 
<a name="l00111"></a><a class="code" href="group__xmega__usart__regs__group.html#ga6b8682a6f15c19034d1a393fbfa72794">00111</a> <span class="preprocessor">#define USART_BSELB_START       0       //!&lt; Baud Rate bits 8..11</span>
<a name="l00112"></a><a class="code" href="group__xmega__usart__regs__group.html#ga94c91defb08913589635f99ac535f606">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_BSELB_SIZE        4       //!&lt; Baud Rate bits 8..11</span>
<a name="l00113"></a><a class="code" href="group__xmega__usart__regs__group.html#ga5ef61fd434fda8624dd738fc532ec03c">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_BSCALE_START      4       //!&lt; Baud Rate Scale factor</span>
<a name="l00114"></a><a class="code" href="group__xmega__usart__regs__group.html#ga107d41085c054940744f0bb7149ffa00">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define USART_BSCALE_SIZE       4       //!&lt; Baud Rate Scale factor</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 
<a name="l00120"></a><a class="code" href="group__xmega__usart__regs__group.html#gaca52c91c78dbbf583a3860fefc8ab75b">00120</a> <span class="preprocessor">#define USART_BIT(name)                                         \</span>
<a name="l00121"></a>00121 <span class="preprocessor">        (1U &lt;&lt; USART_##name##_BIT)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a><a class="code" href="group__xmega__usart__regs__group.html#gad8426c8a2abecd1f1f7a3eb25550a6ca">00123</a> <span class="preprocessor">#define USART_BF(name, value)                                   \</span>
<a name="l00124"></a>00124 <span class="preprocessor">        ((value) &lt;&lt; USART_##name##_START)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a><a class="code" href="group__xmega__usart__regs__group.html#gab735c839e105bf84e0d44bae2bf7aea0">00126</a> <span class="preprocessor">#define USART_BFEXT(name, regval)                               \</span>
<a name="l00127"></a>00127 <span class="preprocessor">        (((regval) &gt;&gt; USART_##name##_START)                     \</span>
<a name="l00128"></a>00128 <span class="preprocessor">                &amp; ((1U &lt;&lt; USART_##name##_SIZE) - 1))</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a><a class="code" href="group__xmega__usart__regs__group.html#ga036ee4f2d423bbf0466ebf72185ac21a">00130</a> <span class="preprocessor">#define USART_BFINS(name, value, regval)                        \</span>
<a name="l00131"></a>00131 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; USART_##name##_SIZE) - 1)        \</span>
<a name="l00132"></a>00132 <span class="preprocessor">                        &lt;&lt; USART_##name##_START))               \</span>
<a name="l00133"></a>00133 <span class="preprocessor">                | USART_BF(name, value))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00136"></a>00136 
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 
<a name="l00140"></a><a class="code" href="group__xmega__usart__regs__group.html#ga0e21bebe8ccac689a169b61217620943">00140</a> <span class="preprocessor">#define usart_read_reg(usart, reg) \</span>
<a name="l00141"></a>00141 <span class="preprocessor">        mmio_read8((void *)((uintptr_t)(usart) + USART_##reg))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a><a class="code" href="group__xmega__usart__regs__group.html#gab6d879ea979d3d448b3491bd9838b6b9">00143</a> <span class="preprocessor">#define usart_write_reg(usart, reg, value) \</span>
<a name="l00144"></a>00144 <span class="preprocessor">        mmio_write8((void *)((uintptr_t)(usart) + USART_##reg), value)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 
<a name="l00148"></a>00148 
<a name="l00149"></a>00149 <span class="preprocessor">#endif </span><span class="comment">/* REGS_XMEGA_USART_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
