#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Apr 23 04:50:35 2015
# Process ID: 2260
# Log file: O:/engs128/lab3/lab2.runs/fir_compiler_0_synth_1/fir_compiler_0.vds
# Journal file: O:/engs128/lab3/lab2.runs/fir_compiler_0_synth_1\vivado.jou
#-----------------------------------------------------------
source fir_compiler_0.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir O:/engs128/lab3/lab2.cache/wt [current_project]
# set_property parent.project_path O:/engs128/lab3/lab2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/v2014.4/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp]
# set_property is_locked true [get_files O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file fir_compiler_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top fir_compiler_0 -part xc7a35tcpg236-1 -mode out_of_context
Command: synth_design -top fir_compiler_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 246.613 ; gain = 87.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59549' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-3491] module 'polyphase_interpolation' declared at 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:39528' bound to instance 'i_polyphase_interpolation' of component 'polyphase_interpolation' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:60225]
INFO: [Synth 8-638] synthesizing module 'polyphase_interpolation__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:39654]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43437]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43440]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43445]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43484]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43495]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43836]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43838]
INFO: [Synth 8-638] synthesizing module 'delay' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (1#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5844]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (2#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (3#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7919]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (3#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (3#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (4#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized0' (4#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (4#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (5#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc' (6#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add' (7#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'add_accum' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11453]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (7#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (7#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (7#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (7#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (7#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'add_accum' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11453]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (8#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'dpr_mem' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8203]
INFO: [Synth 8-256] done synthesizing module 'dpr_mem' (9#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8203]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47026]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47037]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47052]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47054]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47347]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (9#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47686]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47714]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47720]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47731]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47745]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:47749]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '30' bits. [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:46034]
INFO: [Synth 8-256] done synthesizing module 'polyphase_interpolation__parameterized0' (10#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:39654]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized0' (11#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized0' (12#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (13#1) [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 303.906 ; gain = 144.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :DINA[16] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45312]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :ADDRB[6] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45312]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :ADDRB[5] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45312]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :ADDRB[4] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45312]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :ADDRB[3] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45312]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :DINB[16] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45312]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[9] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45543]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[10] to constant 0 [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:45543]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:48 . Memory (MB): peak = 303.906 ; gain = 144.813
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/v2014.4/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/v2014.4/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Parsing XDC File [O:/engs128/lab3/lab2.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/engs128/lab3/lab2.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 507.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:02:15 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:02:15 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  O:/engs128/lab3/lab2.runs/fir_compiler_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:15 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43416]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43419]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_cntrl_reg' into 'g_semi_parallel_and_smac.we_gen_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43425]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43461]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.last_flush_reg' into 'g_semi_parallel_and_smac.last_cntrl_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43491]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.sym_first_flush_reg' into 'g_semi_parallel_and_smac.sym_first_cntrl_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43492]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.sym_last_flush_reg' into 'g_semi_parallel_and_smac.sym_last_cntrl_reg' [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43493]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43881]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.start_px_algn_reg' and it is trimmed from '3' to '2' bits. [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43911]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_en_algn_reg' and it is trimmed from '3' to '2' bits. [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43886]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:43891]
ROM "opbuff_addr_in_sel2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "opbuff_addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "opbuff_addr_in_sel2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "opbuff_addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "gen_data_sym_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "gen_data_sym_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:02:17 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data ' (delay__parameterized4) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[1].g_others.i_delay_cntrl_data ' (delay__parameterized4) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[1].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay_cntrl_data ' (delay__parameterized4) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[8].g_others.i_delay_cntrl_data ' (delay__parameterized4) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[8].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data ' (delay__parameterized5) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data ' (delay__parameterized5) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data ' (delay__parameterized5) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay_cntrl_data '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data ' (delay__parameterized5) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data ' (delay__parameterized5) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data_sym '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data ' (delay__parameterized6) to 'U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation /\g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data_sym '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:55 ; elapsed = 00:02:18 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:19 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:55 ; elapsed = 00:02:19 . Memory (MB): peak = 507.395 ; gain = 348.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.sym_first_cntrl_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.flush_sym_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.flush_datax2_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 507.395 ; gain = 348.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 507.395 ; gain = 348.301
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:03:07 . Memory (MB): peak = 590.387 ; gain = 431.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:03:07 . Memory (MB): peak = 591.418 ; gain = 432.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.accum_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.accum_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.accum_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_accum_cntrl_sympair.accum_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:03:07 . Memory (MB): peak = 602.160 ; gain = 443.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[6] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 602.160 ; gain = 443.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 602.160 ; gain = 443.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 602.160 ; gain = 443.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |LUT1      |     6|
|4     |LUT2      |    17|
|5     |LUT3      |    18|
|6     |LUT4      |    17|
|7     |LUT5      |    22|
|8     |LUT6      |    53|
|9     |MUXCY_L   |    12|
|10    |MUXF7     |    17|
|11    |RAM32X1D  |    30|
|12    |SRL16E    |    41|
|13    |XORCY     |    13|
|14    |FDRE      |   259|
|15    |FDSE      |     8|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 602.160 ; gain = 443.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:02:32 . Memory (MB): peak = 602.160 ; gain = 200.145
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:03:09 . Memory (MB): peak = 602.160 ; gain = 443.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:55 . Memory (MB): peak = 602.160 ; gain = 403.633
# rename_ref -prefix_all fir_compiler_0_
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
# write_checkpoint -noxdef fir_compiler_0.dcp
# catch { report_utilization -file fir_compiler_0_utilization_synth.rpt -pb fir_compiler_0_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 602.160 ; gain = 0.000
# if { [catch {
#   file copy -force O:/engs128/lab3/lab2.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 04:53:55 2015...
