# Summary - Version 2


## CMOS Basics

![](images/cmos-table-v2.png)

![](images/tristates-v2.png)

![](images/nonrest-tristate-v2.png)

![](images/tristate-inv-v2.png)

![](first-ord-rc-network-v2.png)

![](images/cmos-inv-trans-resp-v2.png)

![](images/equiv-resis-v2.png)

![](images/capacitance-bull-text-v2.png)

![](images/gate-cap-v2.png)

![](images/diffu-cap-v2.png)

![](images/diffu-cap-ex-v2.png)

![](images/inv-delay-est-v2.png)

![](images/design4perf-v2.png)

![](images/delay-vdd-func.png)

![](images/device-sizing-v2.png)

![](images/design-tec-fast-v2.png)

![](images/trans-sizing--v2.png)

![](images/elmore-del-v2.png)

![](images/classic-cmos-pros.png)

![](images/classic-cmos-cons.png)

**Static Logic Families**

- Classic CMOS
- Pulse Static CMOS (PS-CMOS)
- Differential Cascode Voltage Switch (DCVS)
- Cascode Non-Threshold Logic (CNTL)
- Pass gate Logic / Transistor gate Logic
- Complementary Passgate Logic (CPL)
- Output Predicion Logic (OPL)

**Dynamic Logic Families**

- 


## Dynamic Power


![](images/power-energy-rev-v2.png)

![](images/power-sources-v2.png)

![](images/short-circ-current-v2.png)

![](images/dyn-power-consump-1-v2.png)

![](images/dyn-power-consum-2-v2.png)

![](images/activitiy-factor-v2.png)

![](images/activity-fact-est-v2.png)

![](images/switching-prob-v2.png)

![](images/switching-prob-example.png)

![](images/dyn-power-example-v2.png)

![](images/dyn-power-example-sol-v2.png)

![](images/ideal-scaling-theory-v2.png)

![](images/why-power-incre-v2.png)

![](images/prob-ass-power-con-v2.png)

![](images/gen-idea-circ-power-red-strat-v2.png)

![](images/new-des-philo-v2.png)

![](images/low-pow-circ-techn.png)

![](images/less-cap-latch-reduc-c-v2.png)

![](images/clock-gating-v2.png)

![](images/two-type-process-v2.png)

![](images/arch-trad-fix-rate-v2.png)

![](images/parallel-datap-v2.png)

![](images/piplined-dp-v2.png)

![](images/simp-dtp-v2.png)

![](images/supp-volt-scaling.png)

![](images/mult-vdd-consid-v2.png)

![](images/level-conv-1-v2.png)

![](images/lvl-conv-2-v2.png)

![](images/avoid-2-supplies-v2.png)

![](images/low-swing-clocking-v2.png)

![](images/low-swing-flops-v2.png)

![](images/dvfs-v2.png)

![](images/dyn-pow-sum-v2.png)

## Static Power

Topics:

- Leakage mechanisms
  - Subthreshold leakage
  - Gate oxide leakage
- Leakage reduction methods
  - State assignment
  - MTCMOS
  - Dual-Vth design
  - VTCMOS

![](images/leak-mech-v2.png)

![](images/leak-mech-2-v2.png)

![](images/subthresh-leak-v2.png)

![](images/drain-ind-barr-low-dibl-v2.png)

![](images/body-coeff-vds-dep-v2.png)

![](images/leak-mech-3-v2.png)

![](images/subthresh-leak-rp-v3.png)

![](images/subthresh-leak---v2.png)

![](images/leak-mech-4-v2.png)

![](images/gate-leak-s12-v2.png)

![](images/fund-leak-lev-v2.png)

![](images/stack-eff-v2.png)

![](images/stack-leak-v2.png)

![](images/state-assign-s16-v2.png)

![](images/state-dep-leak-s17-v2.png)

![](images/state-assign-s18-v2.png)

![](images/power-gating-mtcmos-v2.png)

![](images/state-ret-latch-v2.png)

![](images/sleep-trans-layout-v2.png)

![](images/dual-thresh-in-v2.png)

![](images/vth-assign-gran-v2.png)

![](images/dynamic-body-bias-v2.png)

![](images/vtcmos-v2.png)

![](images/leak-red-overview-v2.png)

![](images/pow-energy-ds-v2.png)

**Conclusions**

- Lots of recent work on circuit and technology techniques to reduce static power
  - Standby mode leakage reduction can be orders of magnitude, may lose state, takes time to switch in and out of standby mode
  - Active mode leakage reduction is a tougher problem, smaller savings, must be ready for inputs to toggle at any time


## Interconnects

![](images/wire-geo-v2.png)

![](images/layer-stackv-2.png)

![](images/lumped-elem-models-v2.png)

![](images/wire-resis-s6-v2.png)

![](images/metal-choice-v2.png)

![](images/contacts-resis-v2.png)

![](images/wire-cap-v2.png)

![](images/cap-trends-v2.png)

![](images/diffu-poly-v2.png)

![](images/crosstalk-wire-v2--.png)

![](images/crosstalk-delay--v2.png)

![](images/crosstalk-noise--v2.png)

![](images/driven-vctims-v2--.png)

![](images/coupling-waveforms-v2.png)

![](images/noise-imp-v2.png)

![](images/wire-eng-v2.png)

![](images/repeaters-1-v2.png)

![](images/repeaters-des-v2.png)

![](images/repeater-results--v2.png)

![](images/repeater-energy---v2.png)




## More Notes:


![](images/power-dissss-v2.png)

![](images/dyn-power-wustl-v2.png)

![](images/static-power-wustl-v2.png)

![](images/staic-power-2-wustl-v2.png)

![](images/low-pow-des-wustl-v2.png)

![](images/low-pow-des-reduce-glitch-wustl-v2.png)

![](images/low-pow-des-metho-2-v2.png)

![](images/low-pow-reduc-switch-coding-v2.png)

![](images/mini-data-bus-wustl-v2.png)

![](images/bus-coding-wustl-v2.png)

![](images/bus-inv-coding-wustl-v2.png)

![](images/low-pow-des-reduc-cdfg-wustl-v2.png)

![](images/gating-tech-wustl-v2.png)

![](images/volt-op-scale-wustl-v2.png)

![](images/vol-op-scal-2-wustl-v2.png)

![](images/resource-sharing-wustl-v2.png)

![](images/low-pow-des-meth-s3-v2.png)

![](images/des-flow-int--wustl---v2.png)

![](images/power-chara-modeling-wustl--v2.png)

![](images/gen-low-pow-des-wustl-v2.png)

![](images/des-phase-low-pow-des--wustl-v2.png)

![](images/clock-gating-local-global-wustl-v2.png)

![](images/clock-gate-insert-wustl-v2.png)

![](images/clock-gate-verilog-code-wustl-v2.png)

![](images/clock-gate-glitch-free-verilog-wustl-v2.png)

![](images/data-gating-wustl--v2.png)

![](images/data-gate-insert-wustl-v2.png)


![](images/data-gating-ver-wustl-v2.png)

![](images/mem-sys-des-power-bul-wustl-v2.png)

![](images/mem-split-mem-acc-wustl-v2.png)

![](images/impl-phase-low-pow-des-wustl-v2.png)

![](images/power-gat-obj-wustl-v2--.png)

![](images/power-gating-phd-wustl-v2.png)

![](images/power-gating-switch-sizing-wustl-v2.png)

![](images/power-gating-issues-wustl-v2.png)

![](images/power-gating-flow-wustl-v2.png)

![](images/multi-vdd-obj-ex-wustl-v2.png)

![](images/multi-vdd-issues-wustl-bull-v2.png)

![](images/multi-vdd-flow-wustl--v2--.png)

