# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/sim/AXI_FIFO.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/hdl/axi_full_slave1_v1_0_S00_AXI.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/hdl/axi_full_slave1_v1_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/sim/axi_full_slave1_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0_M00_AXI.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/sim/AXI_FIFO_BRIDGE.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/b4fafc38/hdl/axi_full_master_v1_0_M00_AXI.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/b4fafc38/hdl/axi_full_master_v1_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_master_0_0/sim/design_1_axi_full_master_0_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/a8660ffe/hdl/axi_full_slave2_v1_0_S00_AXI.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/a8660ffe/hdl/axi_full_slave2_v1_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_slave2_0_0/sim/design_1_axi_full_slave2_0_0.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../vry_AXI_DMA.srcs/sim_1/new/tb_design_1.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
