

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Sat Apr 15 16:54:55 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.723 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+----------+-------+-------+---------+
        |                  |               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------+---------------+---------+---------+----------+----------+-------+-------+---------+
        |fft_stage86_U0    |fft_stage86    |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_185_U0  |fft_stage_185  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_184_U0  |fft_stage_184  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_183_U0  |fft_stage_183  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_182_U0  |fft_stage_182  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_181_U0  |fft_stage_181  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_180_U0  |fft_stage_180  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_179_U0  |fft_stage_179  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_178_U0  |fft_stage_178  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |fft_stage_177_U0  |fft_stage_177  |        ?|        ?|         ?|         ?|      ?|      ?|   none  |
        |bit_reverse76_U0  |bit_reverse76  |    13313|    14337| 0.133 ms | 0.143 ms |  13313|  14337|   none  |
        +------------------+---------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     122|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |      160|   1850|   88482|  142991|    0|
|Memory           |       40|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     180|    -|
|Register         |        -|      -|      20|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      200|   1850|   88502|  143293|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        9|     66|      14|      47|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-------+------+-------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------+---------------+---------+-------+------+-------+-----+
    |bit_reverse76_U0  |bit_reverse76  |        0|      0|   118|    211|    0|
    |fft_stage86_U0    |fft_stage86    |       16|    185|  8850|  14286|    0|
    |fft_stage_177_U0  |fft_stage_177  |       16|    185|  8822|  14247|    0|
    |fft_stage_178_U0  |fft_stage_178  |       16|    185|  8826|  14275|    0|
    |fft_stage_179_U0  |fft_stage_179  |       16|    185|  8829|  14277|    0|
    |fft_stage_180_U0  |fft_stage_180  |       16|    185|  8832|  14280|    0|
    |fft_stage_181_U0  |fft_stage_181  |       16|    185|  8835|  14282|    0|
    |fft_stage_182_U0  |fft_stage_182  |       16|    185|  8838|  14282|    0|
    |fft_stage_183_U0  |fft_stage_183  |       16|    185|  8841|  14282|    0|
    |fft_stage_184_U0  |fft_stage_184  |       16|    185|  8844|  14284|    0|
    |fft_stage_185_U0  |fft_stage_185  |       16|    185|  8847|  14285|    0|
    +------------------+---------------+---------+-------+------+-------+-----+
    |Total             |               |      160|   1850| 88482| 142991|    0|
    +------------------+---------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage_R_0_U  |fft_Stage_R_0  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_0_U  |fft_Stage_R_0  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_1_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_2_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_3_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_4_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_5_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_6_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_7_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_8_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_9_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_1_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_2_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_3_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_4_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_5_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_6_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_7_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_8_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_9_U  |fft_Stage_R_1  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |               |       40|  0|   0|    0| 20480|  640|    40|      1310720|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Stage_I_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_8        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_9        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_8        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_9        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |bit_reverse76_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage86_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_177_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_177_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_178_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_178_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_179_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_179_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_180_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_180_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_181_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_181_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_182_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_182_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_183_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_183_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_184_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_184_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_185_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_185_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_8  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_9  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_8  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_9  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 122|          61|          61|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_9  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_9  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 180|         40|   20|         40|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_9  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_9  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 20|   0|   20|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0          | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_we0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1          | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_we1         | out |    1|  ap_memory |      X_R     |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0          | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_we0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1          | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_we1         | out |    1|  ap_memory |      X_I     |     array    |
|OUT_R_address0  | out |   10|  ap_memory |     OUT_R    |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_d0        | out |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_q0        |  in |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_we0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_address1  | out |   10|  ap_memory |     OUT_R    |     array    |
|OUT_R_ce1       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_d1        | out |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_q1        |  in |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_we1       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_I_address0  | out |   10|  ap_memory |     OUT_I    |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_d0        | out |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_q0        |  in |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_we0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_address1  | out |   10|  ap_memory |     OUT_I    |     array    |
|OUT_I_ce1       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_d1        | out |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_q1        |  in |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_we1       | out |    1|  ap_memory |     OUT_I    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

