<stg><name>crc24a_Pipeline_VITIS_LOOP_45_4</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %startIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="startIdx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %dividend_143_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_143_reload

]]></Node>
<StgValue><ssdm name="dividend_143_reload_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %dividend_142_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_142_reload

]]></Node>
<StgValue><ssdm name="dividend_142_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %dividend_141_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_141_reload

]]></Node>
<StgValue><ssdm name="dividend_141_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %dividend_140_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_140_reload

]]></Node>
<StgValue><ssdm name="dividend_140_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %dividend_139_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_139_reload

]]></Node>
<StgValue><ssdm name="dividend_139_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %dividend_138_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_138_reload

]]></Node>
<StgValue><ssdm name="dividend_138_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %dividend_137_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_137_reload

]]></Node>
<StgValue><ssdm name="dividend_137_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %dividend_136_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_136_reload

]]></Node>
<StgValue><ssdm name="dividend_136_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %dividend_135_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_135_reload

]]></Node>
<StgValue><ssdm name="dividend_135_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %dividend_134_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_134_reload

]]></Node>
<StgValue><ssdm name="dividend_134_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %dividend_133_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_133_reload

]]></Node>
<StgValue><ssdm name="dividend_133_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %dividend_132_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_132_reload

]]></Node>
<StgValue><ssdm name="dividend_132_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %dividend_131_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_131_reload

]]></Node>
<StgValue><ssdm name="dividend_131_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %dividend_130_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_130_reload

]]></Node>
<StgValue><ssdm name="dividend_130_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %dividend_129_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_129_reload

]]></Node>
<StgValue><ssdm name="dividend_129_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %dividend_128_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_128_reload

]]></Node>
<StgValue><ssdm name="dividend_128_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %dividend_127_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_127_reload

]]></Node>
<StgValue><ssdm name="dividend_127_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %dividend_126_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_126_reload

]]></Node>
<StgValue><ssdm name="dividend_126_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %dividend_125_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_125_reload

]]></Node>
<StgValue><ssdm name="dividend_125_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %dividend_124_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_124_reload

]]></Node>
<StgValue><ssdm name="dividend_124_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %dividend_123_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_123_reload

]]></Node>
<StgValue><ssdm name="dividend_123_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %dividend_122_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_122_reload

]]></Node>
<StgValue><ssdm name="dividend_122_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %dividend_121_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_121_reload

]]></Node>
<StgValue><ssdm name="dividend_121_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %dividend_120_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_120_reload

]]></Node>
<StgValue><ssdm name="dividend_120_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %dividend_119_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_119_reload

]]></Node>
<StgValue><ssdm name="dividend_119_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:26 %dividend_118_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_118_reload

]]></Node>
<StgValue><ssdm name="dividend_118_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %dividend_117_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_117_reload

]]></Node>
<StgValue><ssdm name="dividend_117_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:28 %dividend_116_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_116_reload

]]></Node>
<StgValue><ssdm name="dividend_116_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %dividend_115_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_115_reload

]]></Node>
<StgValue><ssdm name="dividend_115_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:30 %dividend_114_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_114_reload

]]></Node>
<StgValue><ssdm name="dividend_114_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %dividend_113_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_113_reload

]]></Node>
<StgValue><ssdm name="dividend_113_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %dividend_112_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_112_reload

]]></Node>
<StgValue><ssdm name="dividend_112_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:33 %dividend_111_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_111_reload

]]></Node>
<StgValue><ssdm name="dividend_111_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:34 %dividend_110_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_110_reload

]]></Node>
<StgValue><ssdm name="dividend_110_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:35 %dividend_109_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_109_reload

]]></Node>
<StgValue><ssdm name="dividend_109_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:36 %dividend_108_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_108_reload

]]></Node>
<StgValue><ssdm name="dividend_108_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:37 %dividend_107_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_107_reload

]]></Node>
<StgValue><ssdm name="dividend_107_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:38 %dividend_106_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_106_reload

]]></Node>
<StgValue><ssdm name="dividend_106_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:39 %dividend_105_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_105_reload

]]></Node>
<StgValue><ssdm name="dividend_105_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:40 %dividend_104_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_104_reload

]]></Node>
<StgValue><ssdm name="dividend_104_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:41 %dividend_103_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_103_reload

]]></Node>
<StgValue><ssdm name="dividend_103_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:42 %dividend_102_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_102_reload

]]></Node>
<StgValue><ssdm name="dividend_102_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:43 %dividend_101_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_101_reload

]]></Node>
<StgValue><ssdm name="dividend_101_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:44 %dividend_100_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_100_reload

]]></Node>
<StgValue><ssdm name="dividend_100_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:45 %dividend_99_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_99_reload

]]></Node>
<StgValue><ssdm name="dividend_99_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:46 %dividend_98_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_98_reload

]]></Node>
<StgValue><ssdm name="dividend_98_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:47 %dividend_97_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_97_reload

]]></Node>
<StgValue><ssdm name="dividend_97_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:48 %dividend_48_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_48_reload

]]></Node>
<StgValue><ssdm name="dividend_48_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i6 0, i6 %startIdx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:50 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
while.cond:0 %startIdx_1 = load i6 %startIdx

]]></Node>
<StgValue><ssdm name="startIdx_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.cond:1 %icmp_ln45 = icmp_eq  i6 %startIdx_1, i6 48

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.cond:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 48, i64 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.cond:3 %add_ln47 = add i6 %startIdx_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:4 %br_ln45 = br i1 %icmp_ln45, void %land.rhs, void %while.cond.VITIS_LOOP_49_5_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
land.rhs:0 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs:1 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="6">
<![CDATA[
land.rhs:2 %tmp_1 = mux i1 @_ssdm_op_Mux.ap_auto.48i1.i6, i1 %dividend_48_reload_read, i1 %dividend_97_reload_read, i1 %dividend_98_reload_read, i1 %dividend_99_reload_read, i1 %dividend_100_reload_read, i1 %dividend_101_reload_read, i1 %dividend_102_reload_read, i1 %dividend_103_reload_read, i1 %dividend_104_reload_read, i1 %dividend_105_reload_read, i1 %dividend_106_reload_read, i1 %dividend_107_reload_read, i1 %dividend_108_reload_read, i1 %dividend_109_reload_read, i1 %dividend_110_reload_read, i1 %dividend_111_reload_read, i1 %dividend_112_reload_read, i1 %dividend_113_reload_read, i1 %dividend_114_reload_read, i1 %dividend_115_reload_read, i1 %dividend_116_reload_read, i1 %dividend_117_reload_read, i1 %dividend_118_reload_read, i1 %dividend_119_reload_read, i1 %dividend_120_reload_read, i1 %dividend_121_reload_read, i1 %dividend_122_reload_read, i1 %dividend_123_reload_read, i1 %dividend_124_reload_read, i1 %dividend_125_reload_read, i1 %dividend_126_reload_read, i1 %dividend_127_reload_read, i1 %dividend_128_reload_read, i1 %dividend_129_reload_read, i1 %dividend_130_reload_read, i1 %dividend_131_reload_read, i1 %dividend_132_reload_read, i1 %dividend_133_reload_read, i1 %dividend_134_reload_read, i1 %dividend_135_reload_read, i1 %dividend_136_reload_read, i1 %dividend_137_reload_read, i1 %dividend_138_reload_read, i1 %dividend_139_reload_read, i1 %dividend_140_reload_read, i1 %dividend_141_reload_read, i1 %dividend_142_reload_read, i1 %dividend_143_reload_read, i6 %startIdx_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs:3 %br_ln45 = br i1 %tmp_1, void %while.body, void %land.rhs.VITIS_LOOP_49_5_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:0 %store_ln45 = store i6 %add_ln47, i6 %startIdx

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
while.body:1 %br_ln45 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
land.rhs.VITIS_LOOP_49_5_crit_edge.exitStub:0 %write_ln47 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %startIdx_out, i6 %startIdx_1

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
land.rhs.VITIS_LOOP_49_5_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln45_out, i1 0

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.VITIS_LOOP_49_5_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
while.cond.VITIS_LOOP_49_5_crit_edge.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %startIdx_out, i6 48

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
while.cond.VITIS_LOOP_49_5_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln45_out, i1 1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
while.cond.VITIS_LOOP_49_5_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %while.cond.VITIS_LOOP_49_5_crit_edge.exitStub, i1 0, void %land.rhs.VITIS_LOOP_49_5_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
