Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: SdCardCtrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SdCardCtrl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SdCardCtrl"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : SdCardCtrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\Common.vhd" into library work
Parsing package <CommonPckg>.
Parsing package body <CommonPckg>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SDCard.vhdl" into library work
Parsing package <SdCardPckg>.
Parsing entity <SdCardCtrl>.
Parsing architecture <arch> of entity <sdcardctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SdCardCtrl> (architecture <arch>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SDCard.vhdl" Line 381. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SdCardCtrl>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/sdcard.vhdl".
        FREQ_G = 100.0
        SPI_FREQ_G = 0.4
        BLOCK_SIZE_G = 512
    Found 1-bit register for signal <sclk_o>.
    Found 7-bit register for signal <clkDivider_v>.
    Found 1-bit register for signal <busy_o>.
    Found 5-bit register for signal <state_r>.
    Found 1-bit register for signal <cs_o>.
    Found 48-bit register for signal <cmd_r>.
    Found 8-bit register for signal <bitCnt_v>.
    Found 1-bit register for signal <getResponse_r>.
    Found 1-bit register for signal <rtnData_r>.
    Found 5-bit register for signal <rtnState_r>.
    Found 32-bit register for signal <addr_r>.
    Found 10-bit register for signal <byteCnt_v>.
    Found 8-bit register for signal <dataOut_r>.
    Found 1-bit register for signal <mosi_o>.
    Found 8-bit register for signal <dataIn_r>.
    Found 8-bit register for signal <data_o>.
    Found 1-bit register for signal <xfer_o>.
    Found 32-bit adder for signal <addr_r[31]_GND_6_o_add_3_OUT> created at line 1241.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_2_OUT<6:0>> created at line 156.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_39_OUT<9:0>> created at line 282.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_77_OUT<7:0>> created at line 369.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred  83 Multiplexer(s).
Unit <SdCardCtrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 32-bit adder                                          : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 17
 1-bit register                                        : 7
 10-bit register                                       : 1
 32-bit register                                       : 1
 48-bit register                                       : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 4
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 18
 10-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 29
 7-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dataIn_r_7> of sequential type is unconnected in block <SdCardCtrl>.

Synthesizing (advanced) Unit <SdCardCtrl>.
The following registers are absorbed into counter <clkDivider_v>: 1 register on signal <clkDivider_v>.
Unit <SdCardCtrl> synthesized (advanced).
WARNING:Xst:2677 - Node <dataIn_r_7> of sequential type is unconnected in block <SdCardCtrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit subtractor                                     : 1
 32-bit adder                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 7-bit down counter                                    : 1
# Registers                                            : 138
 Flip-Flops                                            : 138
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 31
 10-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 28
 7-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <rtnState_r_4> has a constant value of 0 in block <SdCardCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r_0> (without init value) has a constant value of 1 in block <SdCardCtrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SdCardCtrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SdCardCtrl, actual ratio is 2.
FlipFlop state_r_0 has been replicated 2 time(s)
FlipFlop state_r_1 has been replicated 1 time(s)
FlipFlop state_r_2 has been replicated 2 time(s)
FlipFlop state_r_3 has been replicated 1 time(s)
FlipFlop state_r_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 150
 Flip-Flops                                            : 150

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SdCardCtrl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 502
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 30
#      LUT2                        : 15
#      LUT3                        : 73
#      LUT4                        : 26
#      LUT5                        : 111
#      LUT6                        : 167
#      MUXCY                       : 31
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 150
#      FD                          : 4
#      FDE                         : 124
#      FDR                         : 2
#      FDRE                        : 19
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 45
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             150  out of  30064     0%  
 Number of Slice LUTs:                  423  out of  15032     2%  
    Number used as Logic:               423  out of  15032     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    433
   Number with an unused Flip Flop:     283  out of    433    65%  
   Number with an unused LUT:            10  out of    433     2%  
   Number of fully used LUT-FF pairs:   140  out of    433    32%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    186    31%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 150   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.532ns (Maximum Frequency: 180.776MHz)
   Minimum input arrival time before clock: 6.691ns
   Maximum output required time after clock: 4.338ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 5.532ns (frequency: 180.776MHz)
  Total number of paths / destination ports: 5952 / 294
-------------------------------------------------------------------------
Delay:               5.532ns (Levels of Logic = 5)
  Source:            byteCnt_v_9 (FF)
  Destination:       bitCnt_v_2 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: byteCnt_v_9 to bitCnt_v_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   1.111  byteCnt_v_9 (byteCnt_v_9)
     LUT4:I1->O           10   0.205   0.857  PWR_6_o_byteCnt_v[9]_equal_34_o<9>1_SW1 (N37)
     LUT6:I5->O            9   0.205   0.830  n0029<9>1 (n0029)
     LUT6:I5->O            1   0.205   0.580  Mmux_state_r[4]_X_6_o_wide_mux_87_OUT411 (Mmux_state_r[4]_X_6_o_wide_mux_87_OUT41)
     LUT6:I5->O            1   0.205   0.580  Mmux_state_r[4]_X_6_o_wide_mux_87_OUT61 (state_r[4]_X_6_o_wide_mux_87_OUT<2>)
     LUT3:I2->O            1   0.205   0.000  bitCnt_v_2_dpot (bitCnt_v_2_dpot)
     FDE:D                     0.102          bitCnt_v_2
    ----------------------------------------
    Total                      5.532ns (1.574ns logic, 3.958ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 616 / 261
-------------------------------------------------------------------------
Offset:              6.691ns (Levels of Logic = 4)
  Source:            reset_i (PAD)
  Destination:       addr_r_24 (FF)
  Destination Clock: clk_i rising

  Data Path: reset_i to addr_r_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.605  reset_i_IBUF (reset_i_IBUF)
     LUT3:I0->O            2   0.205   0.721  n0000<6>_SW1 (N48)
     LUT6:I4->O           40   0.203   1.406  _n0529_inv21_1 (_n0529_inv21)
     LUT6:I5->O            8   0.205   0.802  _n0650_inv (_n0650_inv)
     FDE:CE                    0.322          byteCnt_v_2
    ----------------------------------------
    Total                      6.691ns (2.157ns logic, 4.534ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.338ns (Levels of Logic = 1)
  Source:            sclk_s (FF)
  Destination:       sclk_o (PAD)
  Source Clock:      clk_i rising

  Data Path: sclk_s to sclk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             34   0.447   1.320  sclk_s (sclk_s)
     OBUF:I->O                 2.571          sclk_o_OBUF (sclk_o)
    ----------------------------------------
    Total                      4.338ns (3.018ns logic, 1.320ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    5.532|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.57 secs
 
--> 

Total memory usage is 261520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

