-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module3_fine_sync is
port (
    search_buffer_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    search_buffer_in_empty_n : IN STD_LOGIC;
    search_buffer_in_read : OUT STD_LOGIC;
    fineOffset_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    fineOffset_out_full_n : IN STD_LOGIC;
    fineOffset_out_write : OUT STD_LOGIC;
    searchBufferLen : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of module3_fine_sync is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "module3_fine_sync_module3_fine_sync,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.480000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2082,HLS_SYN_LUT=2206,HLS_VERSION=2024_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal split_input_U0_ap_start : STD_LOGIC;
    signal split_input_U0_start_full_n : STD_LOGIC;
    signal split_input_U0_ap_done : STD_LOGIC;
    signal split_input_U0_ap_continue : STD_LOGIC;
    signal split_input_U0_ap_idle : STD_LOGIC;
    signal split_input_U0_ap_ready : STD_LOGIC;
    signal split_input_U0_start_out : STD_LOGIC;
    signal split_input_U0_start_write : STD_LOGIC;
    signal split_input_U0_search_buffer_in_read : STD_LOGIC;
    signal split_input_U0_re_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_input_U0_re_stream_write : STD_LOGIC;
    signal split_input_U0_im_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_input_U0_im_stream_write : STD_LOGIC;
    signal split_input_U0_sum_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_input_U0_sum_stream_write : STD_LOGIC;
    signal split_input_U0_searchBufferLen_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_searchBufferLen_c_write : STD_LOGIC;
    signal run_1_U0_ap_start : STD_LOGIC;
    signal run_1_U0_ap_done : STD_LOGIC;
    signal run_1_U0_ap_idle : STD_LOGIC;
    signal run_1_U0_ap_ready : STD_LOGIC;
    signal run_1_U0_ap_continue : STD_LOGIC;
    signal run_1_U0_in_V_read : STD_LOGIC;
    signal run_1_U0_out_V_din : STD_LOGIC_VECTOR (39 downto 0);
    signal run_1_U0_out_V_write : STD_LOGIC;
    signal run_2_U0_ap_start : STD_LOGIC;
    signal run_2_U0_ap_done : STD_LOGIC;
    signal run_2_U0_ap_idle : STD_LOGIC;
    signal run_2_U0_ap_ready : STD_LOGIC;
    signal run_2_U0_ap_continue : STD_LOGIC;
    signal run_2_U0_in_V_read : STD_LOGIC;
    signal run_2_U0_out_V_din : STD_LOGIC_VECTOR (39 downto 0);
    signal run_2_U0_out_V_write : STD_LOGIC;
    signal run_U0_ap_start : STD_LOGIC;
    signal run_U0_ap_done : STD_LOGIC;
    signal run_U0_ap_idle : STD_LOGIC;
    signal run_U0_ap_ready : STD_LOGIC;
    signal run_U0_ap_continue : STD_LOGIC;
    signal run_U0_in_V_read : STD_LOGIC;
    signal run_U0_out_V_din : STD_LOGIC_VECTOR (39 downto 0);
    signal run_U0_out_V_write : STD_LOGIC;
    signal combine_and_peak_U0_ap_start : STD_LOGIC;
    signal combine_and_peak_U0_ap_done : STD_LOGIC;
    signal combine_and_peak_U0_ap_continue : STD_LOGIC;
    signal combine_and_peak_U0_ap_idle : STD_LOGIC;
    signal combine_and_peak_U0_ap_ready : STD_LOGIC;
    signal combine_and_peak_U0_re_out_read : STD_LOGIC;
    signal combine_and_peak_U0_im_out_read : STD_LOGIC;
    signal combine_and_peak_U0_sum_out_read : STD_LOGIC;
    signal combine_and_peak_U0_length_r_read : STD_LOGIC;
    signal combine_and_peak_U0_fineOffset_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal combine_and_peak_U0_fineOffset_out_write : STD_LOGIC;
    signal re_stream_full_n : STD_LOGIC;
    signal re_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal re_stream_empty_n : STD_LOGIC;
    signal re_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal re_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal im_stream_full_n : STD_LOGIC;
    signal im_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal im_stream_empty_n : STD_LOGIC;
    signal im_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal im_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_stream_full_n : STD_LOGIC;
    signal sum_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_stream_empty_n : STD_LOGIC;
    signal sum_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal searchBufferLen_c_full_n : STD_LOGIC;
    signal searchBufferLen_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal searchBufferLen_c_empty_n : STD_LOGIC;
    signal searchBufferLen_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal searchBufferLen_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal re_out_full_n : STD_LOGIC;
    signal re_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal re_out_empty_n : STD_LOGIC;
    signal re_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal re_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal im_out_full_n : STD_LOGIC;
    signal im_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal im_out_empty_n : STD_LOGIC;
    signal im_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal im_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_out_full_n : STD_LOGIC;
    signal sum_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal sum_out_empty_n : STD_LOGIC;
    signal sum_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal start_for_run_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_1_U0_full_n : STD_LOGIC;
    signal start_for_run_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_1_U0_empty_n : STD_LOGIC;
    signal start_for_run_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_2_U0_full_n : STD_LOGIC;
    signal start_for_run_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_2_U0_empty_n : STD_LOGIC;
    signal start_for_run_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_U0_full_n : STD_LOGIC;
    signal start_for_run_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_U0_empty_n : STD_LOGIC;
    signal start_for_combine_and_peak_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_combine_and_peak_U0_full_n : STD_LOGIC;
    signal start_for_combine_and_peak_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_combine_and_peak_U0_empty_n : STD_LOGIC;

    component module3_fine_sync_split_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        search_buffer_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        search_buffer_in_empty_n : IN STD_LOGIC;
        search_buffer_in_read : OUT STD_LOGIC;
        re_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        re_stream_full_n : IN STD_LOGIC;
        re_stream_write : OUT STD_LOGIC;
        re_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        re_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        im_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        im_stream_full_n : IN STD_LOGIC;
        im_stream_write : OUT STD_LOGIC;
        im_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        im_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_stream_full_n : IN STD_LOGIC;
        sum_stream_write : OUT STD_LOGIC;
        sum_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        length_r : IN STD_LOGIC_VECTOR (31 downto 0);
        searchBufferLen_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        searchBufferLen_c_full_n : IN STD_LOGIC;
        searchBufferLen_c_write : OUT STD_LOGIC;
        searchBufferLen_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        searchBufferLen_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component module3_fine_sync_run_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        in_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_empty_n : IN STD_LOGIC;
        in_V_read : OUT STD_LOGIC;
        out_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        out_V_full_n : IN STD_LOGIC;
        out_V_write : OUT STD_LOGIC );
    end component;


    component module3_fine_sync_run_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        in_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_empty_n : IN STD_LOGIC;
        in_V_read : OUT STD_LOGIC;
        out_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        out_V_full_n : IN STD_LOGIC;
        out_V_write : OUT STD_LOGIC );
    end component;


    component module3_fine_sync_run IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        in_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_empty_n : IN STD_LOGIC;
        in_V_read : OUT STD_LOGIC;
        out_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        out_V_full_n : IN STD_LOGIC;
        out_V_write : OUT STD_LOGIC );
    end component;


    component module3_fine_sync_combine_and_peak IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        re_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        re_out_empty_n : IN STD_LOGIC;
        re_out_read : OUT STD_LOGIC;
        re_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        re_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        im_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        im_out_empty_n : IN STD_LOGIC;
        im_out_read : OUT STD_LOGIC;
        im_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        im_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        sum_out_empty_n : IN STD_LOGIC;
        sum_out_read : OUT STD_LOGIC;
        sum_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        length_r_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        length_r_empty_n : IN STD_LOGIC;
        length_r_read : OUT STD_LOGIC;
        length_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        length_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fineOffset_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        fineOffset_out_full_n : IN STD_LOGIC;
        fineOffset_out_write : OUT STD_LOGIC );
    end component;


    component module3_fine_sync_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component module3_fine_sync_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component module3_fine_sync_fifo_w40_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (39 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (39 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component module3_fine_sync_start_for_run_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component module3_fine_sync_start_for_run_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component module3_fine_sync_start_for_run_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component module3_fine_sync_start_for_combine_and_peak_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    split_input_U0 : component module3_fine_sync_split_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => split_input_U0_ap_start,
        start_full_n => split_input_U0_start_full_n,
        ap_done => split_input_U0_ap_done,
        ap_continue => split_input_U0_ap_continue,
        ap_idle => split_input_U0_ap_idle,
        ap_ready => split_input_U0_ap_ready,
        start_out => split_input_U0_start_out,
        start_write => split_input_U0_start_write,
        search_buffer_in_dout => search_buffer_in_dout,
        search_buffer_in_empty_n => search_buffer_in_empty_n,
        search_buffer_in_read => split_input_U0_search_buffer_in_read,
        re_stream_din => split_input_U0_re_stream_din,
        re_stream_full_n => re_stream_full_n,
        re_stream_write => split_input_U0_re_stream_write,
        re_stream_num_data_valid => re_stream_num_data_valid,
        re_stream_fifo_cap => re_stream_fifo_cap,
        im_stream_din => split_input_U0_im_stream_din,
        im_stream_full_n => im_stream_full_n,
        im_stream_write => split_input_U0_im_stream_write,
        im_stream_num_data_valid => im_stream_num_data_valid,
        im_stream_fifo_cap => im_stream_fifo_cap,
        sum_stream_din => split_input_U0_sum_stream_din,
        sum_stream_full_n => sum_stream_full_n,
        sum_stream_write => split_input_U0_sum_stream_write,
        sum_stream_num_data_valid => sum_stream_num_data_valid,
        sum_stream_fifo_cap => sum_stream_fifo_cap,
        length_r => searchBufferLen,
        searchBufferLen_c_din => split_input_U0_searchBufferLen_c_din,
        searchBufferLen_c_full_n => searchBufferLen_c_full_n,
        searchBufferLen_c_write => split_input_U0_searchBufferLen_c_write,
        searchBufferLen_c_num_data_valid => searchBufferLen_c_num_data_valid,
        searchBufferLen_c_fifo_cap => searchBufferLen_c_fifo_cap);

    run_1_U0 : component module3_fine_sync_run_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => ap_const_logic_1,
        ap_start => run_1_U0_ap_start,
        ap_done => run_1_U0_ap_done,
        ap_idle => run_1_U0_ap_idle,
        ap_ready => run_1_U0_ap_ready,
        ap_continue => run_1_U0_ap_continue,
        in_V_dout => re_stream_dout,
        in_V_empty_n => re_stream_empty_n,
        in_V_read => run_1_U0_in_V_read,
        out_V_din => run_1_U0_out_V_din,
        out_V_full_n => re_out_full_n,
        out_V_write => run_1_U0_out_V_write);

    run_2_U0 : component module3_fine_sync_run_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => ap_const_logic_1,
        ap_start => run_2_U0_ap_start,
        ap_done => run_2_U0_ap_done,
        ap_idle => run_2_U0_ap_idle,
        ap_ready => run_2_U0_ap_ready,
        ap_continue => run_2_U0_ap_continue,
        in_V_dout => im_stream_dout,
        in_V_empty_n => im_stream_empty_n,
        in_V_read => run_2_U0_in_V_read,
        out_V_din => run_2_U0_out_V_din,
        out_V_full_n => im_out_full_n,
        out_V_write => run_2_U0_out_V_write);

    run_U0 : component module3_fine_sync_run
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => ap_const_logic_1,
        ap_start => run_U0_ap_start,
        ap_done => run_U0_ap_done,
        ap_idle => run_U0_ap_idle,
        ap_ready => run_U0_ap_ready,
        ap_continue => run_U0_ap_continue,
        in_V_dout => sum_stream_dout,
        in_V_empty_n => sum_stream_empty_n,
        in_V_read => run_U0_in_V_read,
        out_V_din => run_U0_out_V_din,
        out_V_full_n => sum_out_full_n,
        out_V_write => run_U0_out_V_write);

    combine_and_peak_U0 : component module3_fine_sync_combine_and_peak
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => combine_and_peak_U0_ap_start,
        ap_done => combine_and_peak_U0_ap_done,
        ap_continue => combine_and_peak_U0_ap_continue,
        ap_idle => combine_and_peak_U0_ap_idle,
        ap_ready => combine_and_peak_U0_ap_ready,
        re_out_dout => re_out_dout,
        re_out_empty_n => re_out_empty_n,
        re_out_read => combine_and_peak_U0_re_out_read,
        re_out_num_data_valid => re_out_num_data_valid,
        re_out_fifo_cap => re_out_fifo_cap,
        im_out_dout => im_out_dout,
        im_out_empty_n => im_out_empty_n,
        im_out_read => combine_and_peak_U0_im_out_read,
        im_out_num_data_valid => im_out_num_data_valid,
        im_out_fifo_cap => im_out_fifo_cap,
        sum_out_dout => sum_out_dout,
        sum_out_empty_n => sum_out_empty_n,
        sum_out_read => combine_and_peak_U0_sum_out_read,
        sum_out_num_data_valid => sum_out_num_data_valid,
        sum_out_fifo_cap => sum_out_fifo_cap,
        length_r_dout => searchBufferLen_c_dout,
        length_r_empty_n => searchBufferLen_c_empty_n,
        length_r_read => combine_and_peak_U0_length_r_read,
        length_r_num_data_valid => searchBufferLen_c_num_data_valid,
        length_r_fifo_cap => searchBufferLen_c_fifo_cap,
        fineOffset_out_din => combine_and_peak_U0_fineOffset_out_din,
        fineOffset_out_full_n => fineOffset_out_full_n,
        fineOffset_out_write => combine_and_peak_U0_fineOffset_out_write);

    re_stream_U : component module3_fine_sync_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_re_stream_din,
        if_full_n => re_stream_full_n,
        if_write => split_input_U0_re_stream_write,
        if_dout => re_stream_dout,
        if_empty_n => re_stream_empty_n,
        if_read => run_1_U0_in_V_read,
        if_num_data_valid => re_stream_num_data_valid,
        if_fifo_cap => re_stream_fifo_cap);

    im_stream_U : component module3_fine_sync_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_im_stream_din,
        if_full_n => im_stream_full_n,
        if_write => split_input_U0_im_stream_write,
        if_dout => im_stream_dout,
        if_empty_n => im_stream_empty_n,
        if_read => run_2_U0_in_V_read,
        if_num_data_valid => im_stream_num_data_valid,
        if_fifo_cap => im_stream_fifo_cap);

    sum_stream_U : component module3_fine_sync_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_sum_stream_din,
        if_full_n => sum_stream_full_n,
        if_write => split_input_U0_sum_stream_write,
        if_dout => sum_stream_dout,
        if_empty_n => sum_stream_empty_n,
        if_read => run_U0_in_V_read,
        if_num_data_valid => sum_stream_num_data_valid,
        if_fifo_cap => sum_stream_fifo_cap);

    searchBufferLen_c_U : component module3_fine_sync_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_searchBufferLen_c_din,
        if_full_n => searchBufferLen_c_full_n,
        if_write => split_input_U0_searchBufferLen_c_write,
        if_dout => searchBufferLen_c_dout,
        if_empty_n => searchBufferLen_c_empty_n,
        if_read => combine_and_peak_U0_length_r_read,
        if_num_data_valid => searchBufferLen_c_num_data_valid,
        if_fifo_cap => searchBufferLen_c_fifo_cap);

    re_out_U : component module3_fine_sync_fifo_w40_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_1_U0_out_V_din,
        if_full_n => re_out_full_n,
        if_write => run_1_U0_out_V_write,
        if_dout => re_out_dout,
        if_empty_n => re_out_empty_n,
        if_read => combine_and_peak_U0_re_out_read,
        if_num_data_valid => re_out_num_data_valid,
        if_fifo_cap => re_out_fifo_cap);

    im_out_U : component module3_fine_sync_fifo_w40_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_2_U0_out_V_din,
        if_full_n => im_out_full_n,
        if_write => run_2_U0_out_V_write,
        if_dout => im_out_dout,
        if_empty_n => im_out_empty_n,
        if_read => combine_and_peak_U0_im_out_read,
        if_num_data_valid => im_out_num_data_valid,
        if_fifo_cap => im_out_fifo_cap);

    sum_out_U : component module3_fine_sync_fifo_w40_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_U0_out_V_din,
        if_full_n => sum_out_full_n,
        if_write => run_U0_out_V_write,
        if_dout => sum_out_dout,
        if_empty_n => sum_out_empty_n,
        if_read => combine_and_peak_U0_sum_out_read,
        if_num_data_valid => sum_out_num_data_valid,
        if_fifo_cap => sum_out_fifo_cap);

    start_for_run_1_U0_U : component module3_fine_sync_start_for_run_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_run_1_U0_din,
        if_full_n => start_for_run_1_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_run_1_U0_dout,
        if_empty_n => start_for_run_1_U0_empty_n,
        if_read => run_1_U0_ap_ready);

    start_for_run_2_U0_U : component module3_fine_sync_start_for_run_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_run_2_U0_din,
        if_full_n => start_for_run_2_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_run_2_U0_dout,
        if_empty_n => start_for_run_2_U0_empty_n,
        if_read => run_2_U0_ap_ready);

    start_for_run_U0_U : component module3_fine_sync_start_for_run_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_run_U0_din,
        if_full_n => start_for_run_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_run_U0_dout,
        if_empty_n => start_for_run_U0_empty_n,
        if_read => run_U0_ap_ready);

    start_for_combine_and_peak_U0_U : component module3_fine_sync_start_for_combine_and_peak_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_combine_and_peak_U0_din,
        if_full_n => start_for_combine_and_peak_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_combine_and_peak_U0_dout,
        if_empty_n => start_for_combine_and_peak_U0_empty_n,
        if_read => combine_and_peak_U0_ap_ready);




    ap_done <= combine_and_peak_U0_ap_done;
    ap_idle <= (split_input_U0_ap_idle and run_U0_ap_idle and run_2_U0_ap_idle and run_1_U0_ap_idle and combine_and_peak_U0_ap_idle);
    ap_ready <= split_input_U0_ap_ready;
    combine_and_peak_U0_ap_continue <= ap_const_logic_1;
    combine_and_peak_U0_ap_start <= start_for_combine_and_peak_U0_empty_n;
    fineOffset_out_din <= combine_and_peak_U0_fineOffset_out_din;
    fineOffset_out_write <= combine_and_peak_U0_fineOffset_out_write;
    run_1_U0_ap_continue <= ap_const_logic_1;
    run_1_U0_ap_start <= start_for_run_1_U0_empty_n;
    run_2_U0_ap_continue <= ap_const_logic_1;
    run_2_U0_ap_start <= start_for_run_2_U0_empty_n;
    run_U0_ap_continue <= ap_const_logic_1;
    run_U0_ap_start <= start_for_run_U0_empty_n;
    search_buffer_in_read <= split_input_U0_search_buffer_in_read;
    split_input_U0_ap_continue <= ap_const_logic_1;
    split_input_U0_ap_start <= ap_start;
    split_input_U0_start_full_n <= (start_for_run_U0_full_n and start_for_run_2_U0_full_n and start_for_run_1_U0_full_n and start_for_combine_and_peak_U0_full_n);
    start_for_combine_and_peak_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_run_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_run_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_run_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
