
ODOMETRY_LIBRARY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003888  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08003998  08003998  00004998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d94  08003d94  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003d94  08003d94  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d94  08003d94  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003d94  08003d94  00004d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d9c  08003d9c  00004d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003da0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  2000000c  08003dac  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08003dac  00005168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e914  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f25  00000000  00000000  00013949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00015870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000953  00000000  00000000  00016458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019efb  00000000  00000000  00016dab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e0dd  00000000  00000000  00030ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d1b8  00000000  00000000  0003ed83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbf3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035f0  00000000  00000000  000cbf80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000cf570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08003980 	.word	0x08003980

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08003980 	.word	0x08003980

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	@ 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000bfa:	2afd      	cmp	r2, #253	@ 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	@ 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	@ 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	@ 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_f2iz>:
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f3c:	d30f      	bcc.n	8000f5e <__aeabi_f2iz+0x2a>
 8000f3e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f46:	d90d      	bls.n	8000f64 <__aeabi_f2iz+0x30>
 8000f48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f4c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f50:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f54:	fa23 f002 	lsr.w	r0, r3, r2
 8000f58:	bf18      	it	ne
 8000f5a:	4240      	negne	r0, r0
 8000f5c:	4770      	bx	lr
 8000f5e:	f04f 0000 	mov.w	r0, #0
 8000f62:	4770      	bx	lr
 8000f64:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f68:	d101      	bne.n	8000f6e <__aeabi_f2iz+0x3a>
 8000f6a:	0242      	lsls	r2, r0, #9
 8000f6c:	d105      	bne.n	8000f7a <__aeabi_f2iz+0x46>
 8000f6e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f72:	bf08      	it	eq
 8000f74:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f04f 0000 	mov.w	r0, #0
 8000f7e:	4770      	bx	lr

08000f80 <_ZN7encoderC1EP17TIM_HandleTypeDefsf>:
//}

#include "encoder.h"
#include "main.h"

encoder::encoder(TIM_HandleTypeDef *htim, int16_t cpr, float radius)
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	80fb      	strh	r3, [r7, #6]
    : htim(htim), cpr(cpr), r(radius) {}
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	88fa      	ldrh	r2, [r7, #6]
 8000f9a:	829a      	strh	r2, [r3, #20]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	683a      	ldr	r2, [r7, #0]
 8000fa0:	619a      	str	r2, [r3, #24]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr

08000fae <_ZN7encoder12encoder_initEv>:

void encoder::encoder_init() {
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	213c      	movs	r1, #60	@ 0x3c
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 fc57 	bl	8002870 <HAL_TIM_Encoder_Start>
    this->prev_cnt = 0;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
    this->direction = 0;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <_ZN7encoder6updateEv>:

void encoder::update() {
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
    this->current_cnt = htim->Instance->CNT;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	80da      	strh	r2, [r3, #6]

    if (current_cnt > cpr) {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	dd0c      	ble.n	8001016 <_ZN7encoder6updateEv+0x40>
        rev++;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001002:	b29b      	uxth	r3, r3
 8001004:	3301      	adds	r3, #1
 8001006:	b29b      	uxth	r3, r3
 8001008:	b21a      	sxth	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	809a      	strh	r2, [r3, #4]
        current_cnt = 0;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	80da      	strh	r2, [r3, #6]
    } else if (current_cnt < -cpr) {
        rev--;
        current_cnt = 0;
    }
}
 8001014:	e015      	b.n	8001042 <_ZN7encoder6updateEv+0x6c>
    } else if (current_cnt < -cpr) {
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800101c:	461a      	mov	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001024:	425b      	negs	r3, r3
 8001026:	429a      	cmp	r2, r3
 8001028:	da0b      	bge.n	8001042 <_ZN7encoder6updateEv+0x6c>
        rev--;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001030:	b29b      	uxth	r3, r3
 8001032:	3b01      	subs	r3, #1
 8001034:	b29b      	uxth	r3, r3
 8001036:	b21a      	sxth	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	809a      	strh	r2, [r3, #4]
        current_cnt = 0;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	80da      	strh	r2, [r3, #6]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <_ZN7encoder16read_revolutionsEv>:

int16_t encoder::read_revolutions() {
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	return rev + (current_cnt / cpr);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800105a:	b29a      	uxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001062:	4619      	mov	r1, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800106a:	fb91 f3f3 	sdiv	r3, r1, r3
 800106e:	b29b      	uxth	r3, r3
 8001070:	4413      	add	r3, r2
 8001072:	b29b      	uxth	r3, r3
 8001074:	b21b      	sxth	r3, r3
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f001 fe4d 	bl	8002d28 <cosf>
 800108e:	4603      	mov	r3, r0
 8001090:	4618      	mov	r0, r3
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f001 fe79 	bl	8002d98 <sinf>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <_ZN8OdometryC1EP7encoderS1_fidd>:
#include "Odometry.h"
#include "Encoder.h"
#include "math.h"
#include <cmath>

Odometry::Odometry(encoder* leftEncoder, encoder* rightEncoder, float wheelRadius, int cpr, double Xoffset, double Yoffset) {
 80010b0:	b5b0      	push	{r4, r5, r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
 80010bc:	603b      	str	r3, [r7, #0]
    this->leftEncoder = leftEncoder;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	601a      	str	r2, [r3, #0]
    this->rightEncoder = rightEncoder;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	605a      	str	r2, [r3, #4]
    this->wheelRadius = wheelRadius;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	609a      	str	r2, [r3, #8]
    this->Xoffset = Xoffset;
 80010d0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80010d4:	f7ff fc0a 	bl	80008ec <__aeabi_d2f>
 80010d8:	4602      	mov	r2, r0
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	611a      	str	r2, [r3, #16]
    this->Yoffset = Yoffset;
 80010de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80010e2:	f7ff fc03 	bl	80008ec <__aeabi_d2f>
 80010e6:	4602      	mov	r2, r0
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	615a      	str	r2, [r3, #20]
    this->cpr = cpr;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6a3a      	ldr	r2, [r7, #32]
 80010f0:	60da      	str	r2, [r3, #12]
    this->x = 0;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	619a      	str	r2, [r3, #24]
    this->y = 0;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	61da      	str	r2, [r3, #28]
    this->theta = 0;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	621a      	str	r2, [r3, #32]
    this->prevLeftRevolutions = 0;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2200      	movs	r2, #0
 800110e:	851a      	strh	r2, [r3, #40]	@ 0x28
    this->prevRightRevolutions = 0;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2200      	movs	r2, #0
 8001114:	855a      	strh	r2, [r3, #42]	@ 0x2a
    this->radian_per_tick = (2 * M_PI * wheelRadius) / cpr;
 8001116:	6838      	ldr	r0, [r7, #0]
 8001118:	f7ff f97e 	bl	8000418 <__aeabi_f2d>
 800111c:	a310      	add	r3, pc, #64	@ (adr r3, 8001160 <_ZN8OdometryC1EP7encoderS1_fidd+0xb0>)
 800111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001122:	f7ff f9d1 	bl	80004c8 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4614      	mov	r4, r2
 800112c:	461d      	mov	r5, r3
 800112e:	6a38      	ldr	r0, [r7, #32]
 8001130:	f7ff f960 	bl	80003f4 <__aeabi_i2d>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4620      	mov	r0, r4
 800113a:	4629      	mov	r1, r5
 800113c:	f7ff faee 	bl	800071c <__aeabi_ddiv>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f7ff fbd0 	bl	80008ec <__aeabi_d2f>
 800114c:	4602      	mov	r2, r0
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	4618      	mov	r0, r3
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bdb0      	pop	{r4, r5, r7, pc}
 800115c:	f3af 8000 	nop.w
 8001160:	54442d18 	.word	0x54442d18
 8001164:	401921fb 	.word	0x401921fb

08001168 <_ZN8Odometry15update_positionEv>:

void Odometry::update_position() {
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]


    // Get current revolutions from encoders
    int16_t leftRevolutions = leftEncoder->read_revolutions();
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff69 	bl	800104c <_ZN7encoder16read_revolutionsEv>
 800117a:	4603      	mov	r3, r0
 800117c:	83fb      	strh	r3, [r7, #30]
    int16_t rightRevolutions = rightEncoder->read_revolutions();
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ff62 	bl	800104c <_ZN7encoder16read_revolutionsEv>
 8001188:	4603      	mov	r3, r0
 800118a:	83bb      	strh	r3, [r7, #28]
// Calculate change in revolutions
    int16_t deltaLeftRevolutions = leftRevolutions - prevLeftRevolutions;
 800118c:	8bfa      	ldrh	r2, [r7, #30]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001194:	b29b      	uxth	r3, r3
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	b29b      	uxth	r3, r3
 800119a:	837b      	strh	r3, [r7, #26]
    int16_t deltaRightRevolutions = rightRevolutions - prevRightRevolutions;
 800119c:	8bba      	ldrh	r2, [r7, #28]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	833b      	strh	r3, [r7, #24]

   // Update previous revolutions
    prevLeftRevolutions =  leftRevolutions;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	8bfa      	ldrh	r2, [r7, #30]
 80011b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    prevRightRevolutions = rightRevolutions;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	8bba      	ldrh	r2, [r7, #28]
 80011b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

   // float radian_per_tick = (2 * M_PI * wheelRadius) / cpr;

    // Convert revolutions to distance (arc_length)

    float deltaLeftDistance = deltaLeftRevolutions * (radian_per_tick + Xoffset * theta);
 80011b8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fc9f 	bl	8000b00 <__aeabi_i2f>
 80011c2:	4605      	mov	r5, r0
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	691a      	ldr	r2, [r3, #16]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	4619      	mov	r1, r3
 80011d2:	4610      	mov	r0, r2
 80011d4:	f7ff fce8 	bl	8000ba8 <__aeabi_fmul>
 80011d8:	4603      	mov	r3, r0
 80011da:	4619      	mov	r1, r3
 80011dc:	4620      	mov	r0, r4
 80011de:	f7ff fbdb 	bl	8000998 <__addsf3>
 80011e2:	4603      	mov	r3, r0
 80011e4:	4619      	mov	r1, r3
 80011e6:	4628      	mov	r0, r5
 80011e8:	f7ff fcde 	bl	8000ba8 <__aeabi_fmul>
 80011ec:	4603      	mov	r3, r0
 80011ee:	617b      	str	r3, [r7, #20]
    float deltaRightDistance = deltaRightRevolutions *(radian_per_tick - Yoffset * theta);
 80011f0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fc83 	bl	8000b00 <__aeabi_i2f>
 80011fa:	4605      	mov	r5, r0
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	695a      	ldr	r2, [r3, #20]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	4619      	mov	r1, r3
 800120a:	4610      	mov	r0, r2
 800120c:	f7ff fccc 	bl	8000ba8 <__aeabi_fmul>
 8001210:	4603      	mov	r3, r0
 8001212:	4619      	mov	r1, r3
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff fbbd 	bl	8000994 <__aeabi_fsub>
 800121a:	4603      	mov	r3, r0
 800121c:	4619      	mov	r1, r3
 800121e:	4628      	mov	r0, r5
 8001220:	f7ff fcc2 	bl	8000ba8 <__aeabi_fmul>
 8001224:	4603      	mov	r3, r0
 8001226:	613b      	str	r3, [r7, #16]
//  float deltaLeftDistance = deltaLeftRevolutions * radian_per_tick;
//  float deltaRightDistance = deltaRightRevolutions * radian_per_tick;

//  Calculate average distance traveled
    float deltaDistance = (deltaLeftDistance + deltaRightDistance) / 2.0;
 8001228:	6939      	ldr	r1, [r7, #16]
 800122a:	6978      	ldr	r0, [r7, #20]
 800122c:	f7ff fbb4 	bl	8000998 <__addsf3>
 8001230:	4603      	mov	r3, r0
 8001232:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fd6a 	bl	8000d10 <__aeabi_fdiv>
 800123c:	4603      	mov	r3, r0
 800123e:	60fb      	str	r3, [r7, #12]

    // Calculate change in orientation (theta)
    float deltaTheta = (deltaRightDistance - deltaLeftDistance) / 0.125; // Assuming wheel distance between the two encoders is 0.125 meters
 8001240:	6979      	ldr	r1, [r7, #20]
 8001242:	6938      	ldr	r0, [r7, #16]
 8001244:	f7ff fba6 	bl	8000994 <__aeabi_fsub>
 8001248:	4603      	mov	r3, r0
 800124a:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fd5e 	bl	8000d10 <__aeabi_fdiv>
 8001254:	4603      	mov	r3, r0
 8001256:	60bb      	str	r3, [r7, #8]

    // Update position and orientation

    x += deltaLeftDistance * cos(theta) - deltaRightDistance * sin(theta);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ff0f 	bl	8001080 <_ZSt3cosf>
 8001262:	4603      	mov	r3, r0
 8001264:	6979      	ldr	r1, [r7, #20]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fc9e 	bl	8000ba8 <__aeabi_fmul>
 800126c:	4603      	mov	r3, r0
 800126e:	461c      	mov	r4, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff0f 	bl	8001098 <_ZSt3sinf>
 800127a:	4603      	mov	r3, r0
 800127c:	6939      	ldr	r1, [r7, #16]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fc92 	bl	8000ba8 <__aeabi_fmul>
 8001284:	4603      	mov	r3, r0
 8001286:	4619      	mov	r1, r3
 8001288:	4620      	mov	r0, r4
 800128a:	f7ff fb83 	bl	8000994 <__aeabi_fsub>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	4619      	mov	r1, r3
 8001298:	4610      	mov	r0, r2
 800129a:	f7ff fb7d 	bl	8000998 <__addsf3>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	619a      	str	r2, [r3, #24]
    y += deltaLeftDistance * sin(theta) + deltaRightDistance * cos(theta);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fef4 	bl	8001098 <_ZSt3sinf>
 80012b0:	4603      	mov	r3, r0
 80012b2:	6979      	ldr	r1, [r7, #20]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fc77 	bl	8000ba8 <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461c      	mov	r4, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a1b      	ldr	r3, [r3, #32]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fedc 	bl	8001080 <_ZSt3cosf>
 80012c8:	4603      	mov	r3, r0
 80012ca:	6939      	ldr	r1, [r7, #16]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff fc6b 	bl	8000ba8 <__aeabi_fmul>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4619      	mov	r1, r3
 80012d6:	4620      	mov	r0, r4
 80012d8:	f7ff fb5e 	bl	8000998 <__addsf3>
 80012dc:	4603      	mov	r3, r0
 80012de:	461a      	mov	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	4619      	mov	r1, r3
 80012e6:	4610      	mov	r0, r2
 80012e8:	f7ff fb56 	bl	8000998 <__addsf3>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	61da      	str	r2, [r3, #28]
    theta += deltaTheta;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	68b9      	ldr	r1, [r7, #8]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fb4c 	bl	8000998 <__addsf3>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	621a      	str	r2, [r3, #32]
//     x += deltaDistance * cos(theta);
//     y += deltaDistance * sin(theta);
}
 8001308:	bf00      	nop
 800130a:	3720      	adds	r7, #32
 800130c:	46bd      	mov	sp, r7
 800130e:	bdb0      	pop	{r4, r5, r7, pc}

08001310 <_ZN8Odometry5get_xEv>:


float Odometry::get_x() {
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    return x;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	699b      	ldr	r3, [r3, #24]
}
 800131c:	4618      	mov	r0, r3
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <_ZN8Odometry5get_yEv>:

float Odometry::get_y() {
 8001326:	b480      	push	{r7}
 8001328:	b083      	sub	sp, #12
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
    return y;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69db      	ldr	r3, [r3, #28]
}
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <_ZN8Odometry9get_thetaEv>:

float Odometry::get_theta() {
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    return theta;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a1b      	ldr	r3, [r3, #32]
}
 8001348:	4618      	mov	r0, r3
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr
	...

08001354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001358:	f000 fb0e 	bl	8001978 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800135c:	f000 f828 	bl	80013b0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001360:	f000 f95a 	bl	8001618 <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 8001364:	f000 f86a 	bl	800143c <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 8001368:	f000 f8ca 	bl	8001500 <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 800136c:	f000 f926 	bl	80015bc <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  leftEncoder.encoder_init();
 8001370:	480c      	ldr	r0, [pc, #48]	@ (80013a4 <main+0x50>)
 8001372:	f7ff fe1c 	bl	8000fae <_ZN7encoder12encoder_initEv>
  rightEncoder.encoder_init();
 8001376:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <main+0x54>)
 8001378:	f7ff fe19 	bl	8000fae <_ZN7encoder12encoder_initEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   leftEncoder.update();
 800137c:	4809      	ldr	r0, [pc, #36]	@ (80013a4 <main+0x50>)
 800137e:	f7ff fe2a 	bl	8000fd6 <_ZN7encoder6updateEv>
	   rightEncoder.update();
 8001382:	4809      	ldr	r0, [pc, #36]	@ (80013a8 <main+0x54>)
 8001384:	f7ff fe27 	bl	8000fd6 <_ZN7encoder6updateEv>

	   odometry.update_position();
 8001388:	4808      	ldr	r0, [pc, #32]	@ (80013ac <main+0x58>)
 800138a:	f7ff feed 	bl	8001168 <_ZN8Odometry15update_positionEv>

	  // Get updated position values
	   odometry.get_x();
 800138e:	4807      	ldr	r0, [pc, #28]	@ (80013ac <main+0x58>)
 8001390:	f7ff ffbe 	bl	8001310 <_ZN8Odometry5get_xEv>
	   odometry.get_y();
 8001394:	4805      	ldr	r0, [pc, #20]	@ (80013ac <main+0x58>)
 8001396:	f7ff ffc6 	bl	8001326 <_ZN8Odometry5get_yEv>
	   odometry.get_theta();
 800139a:	4804      	ldr	r0, [pc, #16]	@ (80013ac <main+0x58>)
 800139c:	f7ff ffce 	bl	800133c <_ZN8Odometry9get_thetaEv>
	   leftEncoder.update();
 80013a0:	bf00      	nop
 80013a2:	e7eb      	b.n	800137c <main+0x28>
 80013a4:	20000100 	.word	0x20000100
 80013a8:	2000011c 	.word	0x2000011c
 80013ac:	20000138 	.word	0x20000138

080013b0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b090      	sub	sp, #64	@ 0x40
 80013b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	2228      	movs	r2, #40	@ 0x28
 80013bc:	2100      	movs	r1, #0
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 fab2 	bl	8003928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
 80013d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013d2:	2302      	movs	r3, #2
 80013d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d6:	2301      	movs	r3, #1
 80013d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013da:	2310      	movs	r3, #16
 80013dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013de:	2300      	movs	r3, #0
 80013e0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e2:	f107 0318 	add.w	r3, r7, #24
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 fd90 	bl	8001f0c <HAL_RCC_OscConfig>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	bf14      	ite	ne
 80013f2:	2301      	movne	r3, #1
 80013f4:	2300      	moveq	r3, #0
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 80013fc:	f000 f92e 	bl	800165c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001400:	230f      	movs	r3, #15
 8001402:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001408:	2300      	movs	r3, #0
 800140a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140c:	2300      	movs	r3, #0
 800140e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2100      	movs	r1, #0
 8001418:	4618      	mov	r0, r3
 800141a:	f000 fff9 	bl	8002410 <HAL_RCC_ClockConfig>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf14      	ite	ne
 8001424:	2301      	movne	r3, #1
 8001426:	2300      	moveq	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <_Z18SystemClock_Configv+0x82>
  {
    Error_Handler();
 800142e:	f000 f915 	bl	800165c <Error_Handler>
  }
}
 8001432:	bf00      	nop
 8001434:	3740      	adds	r7, #64	@ 0x40
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08c      	sub	sp, #48	@ 0x30
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	2224      	movs	r2, #36	@ 0x24
 8001448:	2100      	movs	r1, #0
 800144a:	4618      	mov	r0, r3
 800144c:	f002 fa6c 	bl	8003928 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001458:	4b27      	ldr	r3, [pc, #156]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 800145a:	4a28      	ldr	r2, [pc, #160]	@ (80014fc <_ZL12MX_TIM1_Initv+0xc0>)
 800145c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800145e:	4b26      	ldr	r3, [pc, #152]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001464:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800146a:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 800146c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001470:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001472:	4b21      	ldr	r3, [pc, #132]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001478:	4b1f      	ldr	r3, [pc, #124]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 800147a:	2200      	movs	r2, #0
 800147c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800147e:	4b1e      	ldr	r3, [pc, #120]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001480:	2280      	movs	r2, #128	@ 0x80
 8001482:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001484:	2303      	movs	r3, #3
 8001486:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800148c:	2301      	movs	r3, #1
 800148e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001498:	2300      	movs	r3, #0
 800149a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800149c:	2301      	movs	r3, #1
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	4619      	mov	r1, r3
 80014ae:	4812      	ldr	r0, [pc, #72]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 80014b0:	f001 f93c 	bl	800272c <HAL_TIM_Encoder_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	bf14      	ite	ne
 80014ba:	2301      	movne	r3, #1
 80014bc:	2300      	moveq	r3, #0
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <_ZL12MX_TIM1_Initv+0x8c>
  {
    Error_Handler();
 80014c4:	f000 f8ca 	bl	800165c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c8:	2300      	movs	r3, #0
 80014ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	4619      	mov	r1, r3
 80014d4:	4808      	ldr	r0, [pc, #32]	@ (80014f8 <_ZL12MX_TIM1_Initv+0xbc>)
 80014d6:	f001 faeb 	bl	8002ab0 <HAL_TIMEx_MasterConfigSynchronization>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	bf14      	ite	ne
 80014e0:	2301      	movne	r3, #1
 80014e2:	2300      	moveq	r3, #0
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <_ZL12MX_TIM1_Initv+0xb2>
  {
    Error_Handler();
 80014ea:	f000 f8b7 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	3730      	adds	r7, #48	@ 0x30
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000028 	.word	0x20000028
 80014fc:	40012c00 	.word	0x40012c00

08001500 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	@ 0x30
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001506:	f107 030c 	add.w	r3, r7, #12
 800150a:	2224      	movs	r2, #36	@ 0x24
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f002 fa0a 	bl	8003928 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800151c:	4b25      	ldr	r3, [pc, #148]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 800151e:	4a26      	ldr	r2, [pc, #152]	@ (80015b8 <_ZL12MX_TIM3_Initv+0xb8>)
 8001520:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001522:	4b24      	ldr	r3, [pc, #144]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001524:	2200      	movs	r2, #0
 8001526:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001528:	4b22      	ldr	r3, [pc, #136]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800152e:	4b21      	ldr	r3, [pc, #132]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001534:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001536:	4b1f      	ldr	r3, [pc, #124]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800153c:	4b1d      	ldr	r3, [pc, #116]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 800153e:	2280      	movs	r2, #128	@ 0x80
 8001540:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001542:	2303      	movs	r3, #3
 8001544:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800154a:	2301      	movs	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800155a:	2301      	movs	r3, #1
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4619      	mov	r1, r3
 800156c:	4811      	ldr	r0, [pc, #68]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 800156e:	f001 f8dd 	bl	800272c <HAL_TIM_Encoder_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	bf14      	ite	ne
 8001578:	2301      	movne	r3, #1
 800157a:	2300      	moveq	r3, #0
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8001582:	f000 f86b 	bl	800165c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	4619      	mov	r1, r3
 8001592:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001594:	f001 fa8c 	bl	8002ab0 <HAL_TIMEx_MasterConfigSynchronization>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	bf14      	ite	ne
 800159e:	2301      	movne	r3, #1
 80015a0:	2300      	moveq	r3, #0
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 80015a8:	f000 f858 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	3730      	adds	r7, #48	@ 0x30
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000070 	.word	0x20000070
 80015b8:	40000400 	.word	0x40000400

080015bc <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015c0:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015c2:	4a14      	ldr	r2, [pc, #80]	@ (8001614 <_ZL19MX_USART2_UART_Initv+0x58>)
 80015c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015c6:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ce:	4b10      	ldr	r3, [pc, #64]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015da:	4b0d      	ldr	r3, [pc, #52]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015e2:	220c      	movs	r2, #12
 80015e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ec:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015f2:	4807      	ldr	r0, [pc, #28]	@ (8001610 <_ZL19MX_USART2_UART_Initv+0x54>)
 80015f4:	f001 faba 	bl	8002b6c <HAL_UART_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	bf14      	ite	ne
 80015fe:	2301      	movne	r3, #1
 8001600:	2300      	moveq	r3, #0
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001608:	f000 f828 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200000b8 	.word	0x200000b8
 8001614:	40004400 	.word	0x40004400

08001618 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <_ZL12MX_GPIO_Initv+0x40>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	4a0d      	ldr	r2, [pc, #52]	@ (8001658 <_ZL12MX_GPIO_Initv+0x40>)
 8001624:	f043 0320 	orr.w	r3, r3, #32
 8001628:	6193      	str	r3, [r2, #24]
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <_ZL12MX_GPIO_Initv+0x40>)
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	f003 0320 	and.w	r3, r3, #32
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <_ZL12MX_GPIO_Initv+0x40>)
 8001638:	699b      	ldr	r3, [r3, #24]
 800163a:	4a07      	ldr	r2, [pc, #28]	@ (8001658 <_ZL12MX_GPIO_Initv+0x40>)
 800163c:	f043 0304 	orr.w	r3, r3, #4
 8001640:	6193      	str	r3, [r2, #24]
 8001642:	4b05      	ldr	r3, [pc, #20]	@ (8001658 <_ZL12MX_GPIO_Initv+0x40>)
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	f003 0304 	and.w	r3, r3, #4
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	40021000 	.word	0x40021000

0800165c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001660:	b672      	cpsid	i
}
 8001662:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <Error_Handler+0x8>

08001668 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001668:	b580      	push	{r7, lr}
 800166a:	b088      	sub	sp, #32
 800166c:	af06      	add	r7, sp, #24
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d127      	bne.n	80016c8 <_Z41__static_initialization_and_destruction_0ii+0x60>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800167e:	4293      	cmp	r3, r2
 8001680:	d122      	bne.n	80016c8 <_Z41__static_initialization_and_destruction_0ii+0x60>
encoder leftEncoder(&htim1, 2400, 0.029);  // htim1 for the left encoder
 8001682:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001684:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001688:	4912      	ldr	r1, [pc, #72]	@ (80016d4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800168a:	4813      	ldr	r0, [pc, #76]	@ (80016d8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 800168c:	f7ff fc78 	bl	8000f80 <_ZN7encoderC1EP17TIM_HandleTypeDefsf>
encoder rightEncoder(&htim3, 2400, 0.029); // htim3 for the right encoder
 8001690:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001692:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001696:	4911      	ldr	r1, [pc, #68]	@ (80016dc <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8001698:	4811      	ldr	r0, [pc, #68]	@ (80016e0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800169a:	f7ff fc71 	bl	8000f80 <_ZN7encoderC1EP17TIM_HandleTypeDefsf>
Odometry odometry(&leftEncoder, &rightEncoder, 0.029, 2400, 0.125, 0.125);
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80016a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80016b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80016b6:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80016be:	4a08      	ldr	r2, [pc, #32]	@ (80016e0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80016c0:	4905      	ldr	r1, [pc, #20]	@ (80016d8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80016c2:	4808      	ldr	r0, [pc, #32]	@ (80016e4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80016c4:	f7ff fcf4 	bl	80010b0 <_ZN8OdometryC1EP7encoderS1_fidd>
}
 80016c8:	bf00      	nop
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	3ced9168 	.word	0x3ced9168
 80016d4:	20000028 	.word	0x20000028
 80016d8:	20000100 	.word	0x20000100
 80016dc:	20000070 	.word	0x20000070
 80016e0:	2000011c 	.word	0x2000011c
 80016e4:	20000138 	.word	0x20000138

080016e8 <_GLOBAL__sub_I_htim1>:
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80016f0:	2001      	movs	r0, #1
 80016f2:	f7ff ffb9 	bl	8001668 <_Z41__static_initialization_and_destruction_0ii>
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016fe:	4b15      	ldr	r3, [pc, #84]	@ (8001754 <HAL_MspInit+0x5c>)
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	4a14      	ldr	r2, [pc, #80]	@ (8001754 <HAL_MspInit+0x5c>)
 8001704:	f043 0301 	orr.w	r3, r3, #1
 8001708:	6193      	str	r3, [r2, #24]
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <HAL_MspInit+0x5c>)
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <HAL_MspInit+0x5c>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a0e      	ldr	r2, [pc, #56]	@ (8001754 <HAL_MspInit+0x5c>)
 800171c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <HAL_MspInit+0x5c>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800172e:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <HAL_MspInit+0x60>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	4a04      	ldr	r2, [pc, #16]	@ (8001758 <HAL_MspInit+0x60>)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174a:	bf00      	nop
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr
 8001754:	40021000 	.word	0x40021000
 8001758:	40010000 	.word	0x40010000

0800175c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	@ 0x28
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001764:	f107 0318 	add.w	r3, r7, #24
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a2b      	ldr	r2, [pc, #172]	@ (8001824 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d125      	bne.n	80017c8 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	4a29      	ldr	r2, [pc, #164]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001782:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001786:	6193      	str	r3, [r2, #24]
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	4a23      	ldr	r2, [pc, #140]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 800179a:	f043 0304 	orr.w	r3, r3, #4
 800179e:	6193      	str	r3, [r2, #24]
 80017a0:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 0318 	add.w	r3, r7, #24
 80017be:	4619      	mov	r1, r3
 80017c0:	481a      	ldr	r0, [pc, #104]	@ (800182c <HAL_TIM_Encoder_MspInit+0xd0>)
 80017c2:	f000 fa1f 	bl	8001c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017c6:	e028      	b.n	800181a <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM3)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a18      	ldr	r2, [pc, #96]	@ (8001830 <HAL_TIM_Encoder_MspInit+0xd4>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d123      	bne.n	800181a <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	4a14      	ldr	r2, [pc, #80]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	61d3      	str	r3, [r2, #28]
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	6193      	str	r3, [r2, #24]
 80017f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001802:	23c0      	movs	r3, #192	@ 0xc0
 8001804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180e:	f107 0318 	add.w	r3, r7, #24
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	@ (800182c <HAL_TIM_Encoder_MspInit+0xd0>)
 8001816:	f000 f9f5 	bl	8001c04 <HAL_GPIO_Init>
}
 800181a:	bf00      	nop
 800181c:	3728      	adds	r7, #40	@ 0x28
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40012c00 	.word	0x40012c00
 8001828:	40021000 	.word	0x40021000
 800182c:	40010800 	.word	0x40010800
 8001830:	40000400 	.word	0x40000400

08001834 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b088      	sub	sp, #32
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a1b      	ldr	r2, [pc, #108]	@ (80018bc <HAL_UART_MspInit+0x88>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d12f      	bne.n	80018b4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001854:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <HAL_UART_MspInit+0x8c>)
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	4a19      	ldr	r2, [pc, #100]	@ (80018c0 <HAL_UART_MspInit+0x8c>)
 800185a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800185e:	61d3      	str	r3, [r2, #28]
 8001860:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <HAL_UART_MspInit+0x8c>)
 8001862:	69db      	ldr	r3, [r3, #28]
 8001864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186c:	4b14      	ldr	r3, [pc, #80]	@ (80018c0 <HAL_UART_MspInit+0x8c>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a13      	ldr	r2, [pc, #76]	@ (80018c0 <HAL_UART_MspInit+0x8c>)
 8001872:	f043 0304 	orr.w	r3, r3, #4
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <HAL_UART_MspInit+0x8c>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001884:	2304      	movs	r3, #4
 8001886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	2302      	movs	r3, #2
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188c:	2303      	movs	r3, #3
 800188e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001890:	f107 0310 	add.w	r3, r7, #16
 8001894:	4619      	mov	r1, r3
 8001896:	480b      	ldr	r0, [pc, #44]	@ (80018c4 <HAL_UART_MspInit+0x90>)
 8001898:	f000 f9b4 	bl	8001c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800189c:	2308      	movs	r3, #8
 800189e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4619      	mov	r1, r3
 80018ae:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <HAL_UART_MspInit+0x90>)
 80018b0:	f000 f9a8 	bl	8001c04 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80018b4:	bf00      	nop
 80018b6:	3720      	adds	r7, #32
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40004400 	.word	0x40004400
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40010800 	.word	0x40010800

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <NMI_Handler+0x4>

080018d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <MemManage_Handler+0x4>

080018e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <BusFault_Handler+0x4>

080018e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <UsageFault_Handler+0x4>

080018f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr

080018fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001918:	f000 f874 	bl	8001a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800192c:	f7ff fff8 	bl	8001920 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001930:	480b      	ldr	r0, [pc, #44]	@ (8001960 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001932:	490c      	ldr	r1, [pc, #48]	@ (8001964 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001934:	4a0c      	ldr	r2, [pc, #48]	@ (8001968 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001938:	e002      	b.n	8001940 <LoopCopyDataInit>

0800193a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800193a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800193c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193e:	3304      	adds	r3, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001944:	d3f9      	bcc.n	800193a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001946:	4a09      	ldr	r2, [pc, #36]	@ (800196c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001948:	4c09      	ldr	r4, [pc, #36]	@ (8001970 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800194c:	e001      	b.n	8001952 <LoopFillZerobss>

0800194e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001950:	3204      	adds	r2, #4

08001952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001954:	d3fb      	bcc.n	800194e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001956:	f001 ffef 	bl	8003938 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800195a:	f7ff fcfb 	bl	8001354 <main>
  bx lr
 800195e:	4770      	bx	lr
  ldr r0, =_sdata
 8001960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001964:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001968:	08003da0 	.word	0x08003da0
  ldr r2, =_sbss
 800196c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001970:	20000168 	.word	0x20000168

08001974 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001974:	e7fe      	b.n	8001974 <ADC1_2_IRQHandler>
	...

08001978 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800197c:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <HAL_Init+0x28>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a07      	ldr	r2, [pc, #28]	@ (80019a0 <HAL_Init+0x28>)
 8001982:	f043 0310 	orr.w	r3, r3, #16
 8001986:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001988:	2003      	movs	r0, #3
 800198a:	f000 f907 	bl	8001b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800198e:	200f      	movs	r0, #15
 8001990:	f000 f808 	bl	80019a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001994:	f7ff feb0 	bl	80016f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40022000 	.word	0x40022000

080019a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019ac:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <HAL_InitTick+0x54>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_InitTick+0x58>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	4619      	mov	r1, r3
 80019b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80019be:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f911 	bl	8001bea <HAL_SYSTICK_Config>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e00e      	b.n	80019f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b0f      	cmp	r3, #15
 80019d6:	d80a      	bhi.n	80019ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d8:	2200      	movs	r2, #0
 80019da:	6879      	ldr	r1, [r7, #4]
 80019dc:	f04f 30ff 	mov.w	r0, #4294967295
 80019e0:	f000 f8e7 	bl	8001bb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e4:	4a06      	ldr	r2, [pc, #24]	@ (8001a00 <HAL_InitTick+0x5c>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	e000      	b.n	80019f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000008 	.word	0x20000008
 8001a00:	20000004 	.word	0x20000004

08001a04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a08:	4b05      	ldr	r3, [pc, #20]	@ (8001a20 <HAL_IncTick+0x1c>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <HAL_IncTick+0x20>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4413      	add	r3, r2
 8001a14:	4a03      	ldr	r2, [pc, #12]	@ (8001a24 <HAL_IncTick+0x20>)
 8001a16:	6013      	str	r3, [r2, #0]
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr
 8001a20:	20000008 	.word	0x20000008
 8001a24:	20000164 	.word	0x20000164

08001a28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a2c:	4b02      	ldr	r3, [pc, #8]	@ (8001a38 <HAL_GetTick+0x10>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	20000164 	.word	0x20000164

08001a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a52:	68ba      	ldr	r2, [r7, #8]
 8001a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a6e:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	60d3      	str	r3, [r2, #12]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a88:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <__NVIC_GetPriorityGrouping+0x18>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	0a1b      	lsrs	r3, r3, #8
 8001a8e:	f003 0307 	and.w	r3, r3, #7
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	@ (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	@ (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	@ 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	@ 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3b01      	subs	r3, #1
 8001b64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b68:	d301      	bcc.n	8001b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00f      	b.n	8001b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b98 <SysTick_Config+0x40>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b76:	210f      	movs	r1, #15
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f7ff ff90 	bl	8001aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <SysTick_Config+0x40>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b86:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <SysTick_Config+0x40>)
 8001b88:	2207      	movs	r2, #7
 8001b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	e000e010 	.word	0xe000e010

08001b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ff49 	bl	8001a3c <__NVIC_SetPriorityGrouping>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc4:	f7ff ff5e 	bl	8001a84 <__NVIC_GetPriorityGrouping>
 8001bc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	6978      	ldr	r0, [r7, #20]
 8001bd0:	f7ff ff90 	bl	8001af4 <NVIC_EncodePriority>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff5f 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffb0 	bl	8001b58 <SysTick_Config>
 8001bf8:	4603      	mov	r3, r0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b08b      	sub	sp, #44	@ 0x2c
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c16:	e169      	b.n	8001eec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	69fa      	ldr	r2, [r7, #28]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	f040 8158 	bne.w	8001ee6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	4a9a      	ldr	r2, [pc, #616]	@ (8001ea4 <HAL_GPIO_Init+0x2a0>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d05e      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c40:	4a98      	ldr	r2, [pc, #608]	@ (8001ea4 <HAL_GPIO_Init+0x2a0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d875      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c46:	4a98      	ldr	r2, [pc, #608]	@ (8001ea8 <HAL_GPIO_Init+0x2a4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d058      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c4c:	4a96      	ldr	r2, [pc, #600]	@ (8001ea8 <HAL_GPIO_Init+0x2a4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d86f      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c52:	4a96      	ldr	r2, [pc, #600]	@ (8001eac <HAL_GPIO_Init+0x2a8>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d052      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c58:	4a94      	ldr	r2, [pc, #592]	@ (8001eac <HAL_GPIO_Init+0x2a8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d869      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c5e:	4a94      	ldr	r2, [pc, #592]	@ (8001eb0 <HAL_GPIO_Init+0x2ac>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d04c      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c64:	4a92      	ldr	r2, [pc, #584]	@ (8001eb0 <HAL_GPIO_Init+0x2ac>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d863      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c6a:	4a92      	ldr	r2, [pc, #584]	@ (8001eb4 <HAL_GPIO_Init+0x2b0>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d046      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c70:	4a90      	ldr	r2, [pc, #576]	@ (8001eb4 <HAL_GPIO_Init+0x2b0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d85d      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	d82a      	bhi.n	8001cd0 <HAL_GPIO_Init+0xcc>
 8001c7a:	2b12      	cmp	r3, #18
 8001c7c:	d859      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c84 <HAL_GPIO_Init+0x80>)
 8001c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c84:	08001cff 	.word	0x08001cff
 8001c88:	08001cd9 	.word	0x08001cd9
 8001c8c:	08001ceb 	.word	0x08001ceb
 8001c90:	08001d2d 	.word	0x08001d2d
 8001c94:	08001d33 	.word	0x08001d33
 8001c98:	08001d33 	.word	0x08001d33
 8001c9c:	08001d33 	.word	0x08001d33
 8001ca0:	08001d33 	.word	0x08001d33
 8001ca4:	08001d33 	.word	0x08001d33
 8001ca8:	08001d33 	.word	0x08001d33
 8001cac:	08001d33 	.word	0x08001d33
 8001cb0:	08001d33 	.word	0x08001d33
 8001cb4:	08001d33 	.word	0x08001d33
 8001cb8:	08001d33 	.word	0x08001d33
 8001cbc:	08001d33 	.word	0x08001d33
 8001cc0:	08001d33 	.word	0x08001d33
 8001cc4:	08001d33 	.word	0x08001d33
 8001cc8:	08001ce1 	.word	0x08001ce1
 8001ccc:	08001cf5 	.word	0x08001cf5
 8001cd0:	4a79      	ldr	r2, [pc, #484]	@ (8001eb8 <HAL_GPIO_Init+0x2b4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cd6:	e02c      	b.n	8001d32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	623b      	str	r3, [r7, #32]
          break;
 8001cde:	e029      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	623b      	str	r3, [r7, #32]
          break;
 8001ce8:	e024      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	3308      	adds	r3, #8
 8001cf0:	623b      	str	r3, [r7, #32]
          break;
 8001cf2:	e01f      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	330c      	adds	r3, #12
 8001cfa:	623b      	str	r3, [r7, #32]
          break;
 8001cfc:	e01a      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d102      	bne.n	8001d0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d06:	2304      	movs	r3, #4
 8001d08:	623b      	str	r3, [r7, #32]
          break;
 8001d0a:	e013      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d105      	bne.n	8001d20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d14:	2308      	movs	r3, #8
 8001d16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	611a      	str	r2, [r3, #16]
          break;
 8001d1e:	e009      	b.n	8001d34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d20:	2308      	movs	r3, #8
 8001d22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69fa      	ldr	r2, [r7, #28]
 8001d28:	615a      	str	r2, [r3, #20]
          break;
 8001d2a:	e003      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
          break;
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          break;
 8001d32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2bff      	cmp	r3, #255	@ 0xff
 8001d38:	d801      	bhi.n	8001d3e <HAL_GPIO_Init+0x13a>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	e001      	b.n	8001d42 <HAL_GPIO_Init+0x13e>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3304      	adds	r3, #4
 8001d42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2bff      	cmp	r3, #255	@ 0xff
 8001d48:	d802      	bhi.n	8001d50 <HAL_GPIO_Init+0x14c>
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	e002      	b.n	8001d56 <HAL_GPIO_Init+0x152>
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	3b08      	subs	r3, #8
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	210f      	movs	r1, #15
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	fa01 f303 	lsl.w	r3, r1, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	6a39      	ldr	r1, [r7, #32]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	431a      	orrs	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80b1 	beq.w	8001ee6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d84:	4b4d      	ldr	r3, [pc, #308]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a4c      	ldr	r2, [pc, #304]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d9c:	4a48      	ldr	r2, [pc, #288]	@ (8001ec0 <HAL_GPIO_Init+0x2bc>)
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	3302      	adds	r3, #2
 8001da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	220f      	movs	r2, #15
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a40      	ldr	r2, [pc, #256]	@ (8001ec4 <HAL_GPIO_Init+0x2c0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d013      	beq.n	8001df0 <HAL_GPIO_Init+0x1ec>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a3f      	ldr	r2, [pc, #252]	@ (8001ec8 <HAL_GPIO_Init+0x2c4>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d00d      	beq.n	8001dec <HAL_GPIO_Init+0x1e8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8001ecc <HAL_GPIO_Init+0x2c8>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d007      	beq.n	8001de8 <HAL_GPIO_Init+0x1e4>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a3d      	ldr	r2, [pc, #244]	@ (8001ed0 <HAL_GPIO_Init+0x2cc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_GPIO_Init+0x1e0>
 8001de0:	2303      	movs	r3, #3
 8001de2:	e006      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001de4:	2304      	movs	r3, #4
 8001de6:	e004      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e002      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e000      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001df0:	2300      	movs	r3, #0
 8001df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df4:	f002 0203 	and.w	r2, r2, #3
 8001df8:	0092      	lsls	r2, r2, #2
 8001dfa:	4093      	lsls	r3, r2
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e02:	492f      	ldr	r1, [pc, #188]	@ (8001ec0 <HAL_GPIO_Init+0x2bc>)
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	089b      	lsrs	r3, r3, #2
 8001e08:	3302      	adds	r3, #2
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d006      	beq.n	8001e2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	492c      	ldr	r1, [pc, #176]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	608b      	str	r3, [r1, #8]
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	4928      	ldr	r1, [pc, #160]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d006      	beq.n	8001e52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e46:	68da      	ldr	r2, [r3, #12]
 8001e48:	4922      	ldr	r1, [pc, #136]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60cb      	str	r3, [r1, #12]
 8001e50:	e006      	b.n	8001e60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	491e      	ldr	r1, [pc, #120]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d006      	beq.n	8001e7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	4918      	ldr	r1, [pc, #96]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
 8001e78:	e006      	b.n	8001e88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e7c:	685a      	ldr	r2, [r3, #4]
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	43db      	mvns	r3, r3
 8001e82:	4914      	ldr	r1, [pc, #80]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d021      	beq.n	8001ed8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	490e      	ldr	r1, [pc, #56]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	600b      	str	r3, [r1, #0]
 8001ea0:	e021      	b.n	8001ee6 <HAL_GPIO_Init+0x2e2>
 8001ea2:	bf00      	nop
 8001ea4:	10320000 	.word	0x10320000
 8001ea8:	10310000 	.word	0x10310000
 8001eac:	10220000 	.word	0x10220000
 8001eb0:	10210000 	.word	0x10210000
 8001eb4:	10120000 	.word	0x10120000
 8001eb8:	10110000 	.word	0x10110000
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40010000 	.word	0x40010000
 8001ec4:	40010800 	.word	0x40010800
 8001ec8:	40010c00 	.word	0x40010c00
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	40011400 	.word	0x40011400
 8001ed4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f08 <HAL_GPIO_Init+0x304>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	4909      	ldr	r1, [pc, #36]	@ (8001f08 <HAL_GPIO_Init+0x304>)
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	3301      	adds	r3, #1
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f47f ae8e 	bne.w	8001c18 <HAL_GPIO_Init+0x14>
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	372c      	adds	r7, #44	@ 0x2c
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	40010400 	.word	0x40010400

08001f0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e272      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 8087 	beq.w	800203a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f2c:	4b92      	ldr	r3, [pc, #584]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 030c 	and.w	r3, r3, #12
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d00c      	beq.n	8001f52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f38:	4b8f      	ldr	r3, [pc, #572]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 030c 	and.w	r3, r3, #12
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d112      	bne.n	8001f6a <HAL_RCC_OscConfig+0x5e>
 8001f44:	4b8c      	ldr	r3, [pc, #560]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f50:	d10b      	bne.n	8001f6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f52:	4b89      	ldr	r3, [pc, #548]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d06c      	beq.n	8002038 <HAL_RCC_OscConfig+0x12c>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d168      	bne.n	8002038 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e24c      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f72:	d106      	bne.n	8001f82 <HAL_RCC_OscConfig+0x76>
 8001f74:	4b80      	ldr	r3, [pc, #512]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a7f      	ldr	r2, [pc, #508]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	e02e      	b.n	8001fe0 <HAL_RCC_OscConfig+0xd4>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x98>
 8001f8a:	4b7b      	ldr	r3, [pc, #492]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a7a      	ldr	r2, [pc, #488]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	4b78      	ldr	r3, [pc, #480]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a77      	ldr	r2, [pc, #476]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	e01d      	b.n	8001fe0 <HAL_RCC_OscConfig+0xd4>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fac:	d10c      	bne.n	8001fc8 <HAL_RCC_OscConfig+0xbc>
 8001fae:	4b72      	ldr	r3, [pc, #456]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a71      	ldr	r2, [pc, #452]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fb8:	6013      	str	r3, [r2, #0]
 8001fba:	4b6f      	ldr	r3, [pc, #444]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a6e      	ldr	r2, [pc, #440]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fc4:	6013      	str	r3, [r2, #0]
 8001fc6:	e00b      	b.n	8001fe0 <HAL_RCC_OscConfig+0xd4>
 8001fc8:	4b6b      	ldr	r3, [pc, #428]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a6a      	ldr	r2, [pc, #424]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd2:	6013      	str	r3, [r2, #0]
 8001fd4:	4b68      	ldr	r3, [pc, #416]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a67      	ldr	r2, [pc, #412]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d013      	beq.n	8002010 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fd1e 	bl	8001a28 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff0:	f7ff fd1a 	bl	8001a28 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b64      	cmp	r3, #100	@ 0x64
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e200      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002002:	4b5d      	ldr	r3, [pc, #372]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0xe4>
 800200e:	e014      	b.n	800203a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002010:	f7ff fd0a 	bl	8001a28 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002018:	f7ff fd06 	bl	8001a28 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b64      	cmp	r3, #100	@ 0x64
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e1ec      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800202a:	4b53      	ldr	r3, [pc, #332]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x10c>
 8002036:	e000      	b.n	800203a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d063      	beq.n	800210e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002046:	4b4c      	ldr	r3, [pc, #304]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00b      	beq.n	800206a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002052:	4b49      	ldr	r3, [pc, #292]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 030c 	and.w	r3, r3, #12
 800205a:	2b08      	cmp	r3, #8
 800205c:	d11c      	bne.n	8002098 <HAL_RCC_OscConfig+0x18c>
 800205e:	4b46      	ldr	r3, [pc, #280]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d116      	bne.n	8002098 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800206a:	4b43      	ldr	r3, [pc, #268]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d005      	beq.n	8002082 <HAL_RCC_OscConfig+0x176>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d001      	beq.n	8002082 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e1c0      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002082:	4b3d      	ldr	r3, [pc, #244]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	4939      	ldr	r1, [pc, #228]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002092:	4313      	orrs	r3, r2
 8002094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002096:	e03a      	b.n	800210e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d020      	beq.n	80020e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020a0:	4b36      	ldr	r3, [pc, #216]	@ (800217c <HAL_RCC_OscConfig+0x270>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a6:	f7ff fcbf 	bl	8001a28 <HAL_GetTick>
 80020aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ac:	e008      	b.n	80020c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ae:	f7ff fcbb 	bl	8001a28 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e1a1      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d0f0      	beq.n	80020ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	4927      	ldr	r1, [pc, #156]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	600b      	str	r3, [r1, #0]
 80020e0:	e015      	b.n	800210e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020e2:	4b26      	ldr	r3, [pc, #152]	@ (800217c <HAL_RCC_OscConfig+0x270>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e8:	f7ff fc9e 	bl	8001a28 <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f0:	f7ff fc9a 	bl	8001a28 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e180      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002102:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f0      	bne.n	80020f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0308 	and.w	r3, r3, #8
 8002116:	2b00      	cmp	r3, #0
 8002118:	d03a      	beq.n	8002190 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d019      	beq.n	8002156 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002122:	4b17      	ldr	r3, [pc, #92]	@ (8002180 <HAL_RCC_OscConfig+0x274>)
 8002124:	2201      	movs	r2, #1
 8002126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002128:	f7ff fc7e 	bl	8001a28 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002130:	f7ff fc7a 	bl	8001a28 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e160      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002142:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HAL_RCC_OscConfig+0x26c>)
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0f0      	beq.n	8002130 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800214e:	2001      	movs	r0, #1
 8002150:	f000 face 	bl	80026f0 <RCC_Delay>
 8002154:	e01c      	b.n	8002190 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002156:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <HAL_RCC_OscConfig+0x274>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215c:	f7ff fc64 	bl	8001a28 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002162:	e00f      	b.n	8002184 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002164:	f7ff fc60 	bl	8001a28 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d908      	bls.n	8002184 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e146      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000
 800217c:	42420000 	.word	0x42420000
 8002180:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002184:	4b92      	ldr	r3, [pc, #584]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1e9      	bne.n	8002164 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 80a6 	beq.w	80022ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800219e:	2300      	movs	r3, #0
 80021a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021a2:	4b8b      	ldr	r3, [pc, #556]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10d      	bne.n	80021ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ae:	4b88      	ldr	r3, [pc, #544]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	4a87      	ldr	r2, [pc, #540]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021b8:	61d3      	str	r3, [r2, #28]
 80021ba:	4b85      	ldr	r3, [pc, #532]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021c6:	2301      	movs	r3, #1
 80021c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ca:	4b82      	ldr	r3, [pc, #520]	@ (80023d4 <HAL_RCC_OscConfig+0x4c8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d118      	bne.n	8002208 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d6:	4b7f      	ldr	r3, [pc, #508]	@ (80023d4 <HAL_RCC_OscConfig+0x4c8>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a7e      	ldr	r2, [pc, #504]	@ (80023d4 <HAL_RCC_OscConfig+0x4c8>)
 80021dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021e2:	f7ff fc21 	bl	8001a28 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e8:	e008      	b.n	80021fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ea:	f7ff fc1d 	bl	8001a28 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b64      	cmp	r3, #100	@ 0x64
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e103      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021fc:	4b75      	ldr	r3, [pc, #468]	@ (80023d4 <HAL_RCC_OscConfig+0x4c8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0f0      	beq.n	80021ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d106      	bne.n	800221e <HAL_RCC_OscConfig+0x312>
 8002210:	4b6f      	ldr	r3, [pc, #444]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	4a6e      	ldr	r2, [pc, #440]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	6213      	str	r3, [r2, #32]
 800221c:	e02d      	b.n	800227a <HAL_RCC_OscConfig+0x36e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10c      	bne.n	8002240 <HAL_RCC_OscConfig+0x334>
 8002226:	4b6a      	ldr	r3, [pc, #424]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	4a69      	ldr	r2, [pc, #420]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800222c:	f023 0301 	bic.w	r3, r3, #1
 8002230:	6213      	str	r3, [r2, #32]
 8002232:	4b67      	ldr	r3, [pc, #412]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002234:	6a1b      	ldr	r3, [r3, #32]
 8002236:	4a66      	ldr	r2, [pc, #408]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002238:	f023 0304 	bic.w	r3, r3, #4
 800223c:	6213      	str	r3, [r2, #32]
 800223e:	e01c      	b.n	800227a <HAL_RCC_OscConfig+0x36e>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	2b05      	cmp	r3, #5
 8002246:	d10c      	bne.n	8002262 <HAL_RCC_OscConfig+0x356>
 8002248:	4b61      	ldr	r3, [pc, #388]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	4a60      	ldr	r2, [pc, #384]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	6213      	str	r3, [r2, #32]
 8002254:	4b5e      	ldr	r3, [pc, #376]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	4a5d      	ldr	r2, [pc, #372]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800225a:	f043 0301 	orr.w	r3, r3, #1
 800225e:	6213      	str	r3, [r2, #32]
 8002260:	e00b      	b.n	800227a <HAL_RCC_OscConfig+0x36e>
 8002262:	4b5b      	ldr	r3, [pc, #364]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	4a5a      	ldr	r2, [pc, #360]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	f023 0301 	bic.w	r3, r3, #1
 800226c:	6213      	str	r3, [r2, #32]
 800226e:	4b58      	ldr	r3, [pc, #352]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	4a57      	ldr	r2, [pc, #348]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002274:	f023 0304 	bic.w	r3, r3, #4
 8002278:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d015      	beq.n	80022ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002282:	f7ff fbd1 	bl	8001a28 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002288:	e00a      	b.n	80022a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800228a:	f7ff fbcd 	bl	8001a28 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002298:	4293      	cmp	r3, r2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e0b1      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022a0:	4b4b      	ldr	r3, [pc, #300]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0ee      	beq.n	800228a <HAL_RCC_OscConfig+0x37e>
 80022ac:	e014      	b.n	80022d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ae:	f7ff fbbb 	bl	8001a28 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b4:	e00a      	b.n	80022cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b6:	f7ff fbb7 	bl	8001a28 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e09b      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022cc:	4b40      	ldr	r3, [pc, #256]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1ee      	bne.n	80022b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022d8:	7dfb      	ldrb	r3, [r7, #23]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d105      	bne.n	80022ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022de:	4b3c      	ldr	r3, [pc, #240]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	4a3b      	ldr	r2, [pc, #236]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80022e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f000 8087 	beq.w	8002402 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f4:	4b36      	ldr	r3, [pc, #216]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 030c 	and.w	r3, r3, #12
 80022fc:	2b08      	cmp	r3, #8
 80022fe:	d061      	beq.n	80023c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	2b02      	cmp	r3, #2
 8002306:	d146      	bne.n	8002396 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002308:	4b33      	ldr	r3, [pc, #204]	@ (80023d8 <HAL_RCC_OscConfig+0x4cc>)
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230e:	f7ff fb8b 	bl	8001a28 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002316:	f7ff fb87 	bl	8001a28 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e06d      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002328:	4b29      	ldr	r3, [pc, #164]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1f0      	bne.n	8002316 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800233c:	d108      	bne.n	8002350 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800233e:	4b24      	ldr	r3, [pc, #144]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	4921      	ldr	r1, [pc, #132]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	4313      	orrs	r3, r2
 800234e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002350:	4b1f      	ldr	r3, [pc, #124]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a19      	ldr	r1, [r3, #32]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002360:	430b      	orrs	r3, r1
 8002362:	491b      	ldr	r1, [pc, #108]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 8002364:	4313      	orrs	r3, r2
 8002366:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002368:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <HAL_RCC_OscConfig+0x4cc>)
 800236a:	2201      	movs	r2, #1
 800236c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236e:	f7ff fb5b 	bl	8001a28 <HAL_GetTick>
 8002372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002374:	e008      	b.n	8002388 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002376:	f7ff fb57 	bl	8001a28 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d901      	bls.n	8002388 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e03d      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002388:	4b11      	ldr	r3, [pc, #68]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d0f0      	beq.n	8002376 <HAL_RCC_OscConfig+0x46a>
 8002394:	e035      	b.n	8002402 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002396:	4b10      	ldr	r3, [pc, #64]	@ (80023d8 <HAL_RCC_OscConfig+0x4cc>)
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239c:	f7ff fb44 	bl	8001a28 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a4:	f7ff fb40 	bl	8001a28 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e026      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b6:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <HAL_RCC_OscConfig+0x4c4>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0x498>
 80023c2:	e01e      	b.n	8002402 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	69db      	ldr	r3, [r3, #28]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d107      	bne.n	80023dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e019      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40007000 	.word	0x40007000
 80023d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023dc:	4b0b      	ldr	r3, [pc, #44]	@ (800240c <HAL_RCC_OscConfig+0x500>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d106      	bne.n	80023fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d001      	beq.n	8002402 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40021000 	.word	0x40021000

08002410 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0d0      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002424:	4b6a      	ldr	r3, [pc, #424]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d910      	bls.n	8002454 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002432:	4b67      	ldr	r3, [pc, #412]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 0207 	bic.w	r2, r3, #7
 800243a:	4965      	ldr	r1, [pc, #404]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	4313      	orrs	r3, r2
 8002440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002442:	4b63      	ldr	r3, [pc, #396]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	683a      	ldr	r2, [r7, #0]
 800244c:	429a      	cmp	r2, r3
 800244e:	d001      	beq.n	8002454 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e0b8      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d020      	beq.n	80024a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	2b00      	cmp	r3, #0
 800246a:	d005      	beq.n	8002478 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800246c:	4b59      	ldr	r3, [pc, #356]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	4a58      	ldr	r2, [pc, #352]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002472:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002476:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0308 	and.w	r3, r3, #8
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002484:	4b53      	ldr	r3, [pc, #332]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4a52      	ldr	r2, [pc, #328]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800248e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002490:	4b50      	ldr	r3, [pc, #320]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	494d      	ldr	r1, [pc, #308]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d040      	beq.n	8002530 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d107      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b6:	4b47      	ldr	r3, [pc, #284]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d115      	bne.n	80024ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e07f      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d107      	bne.n	80024de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ce:	4b41      	ldr	r3, [pc, #260]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d109      	bne.n	80024ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e073      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024de:	4b3d      	ldr	r3, [pc, #244]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e06b      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ee:	4b39      	ldr	r3, [pc, #228]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f023 0203 	bic.w	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	4936      	ldr	r1, [pc, #216]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002500:	f7ff fa92 	bl	8001a28 <HAL_GetTick>
 8002504:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002506:	e00a      	b.n	800251e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002508:	f7ff fa8e 	bl	8001a28 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002516:	4293      	cmp	r3, r2
 8002518:	d901      	bls.n	800251e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e053      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800251e:	4b2d      	ldr	r3, [pc, #180]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f003 020c 	and.w	r2, r3, #12
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	429a      	cmp	r2, r3
 800252e:	d1eb      	bne.n	8002508 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002530:	4b27      	ldr	r3, [pc, #156]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	429a      	cmp	r2, r3
 800253c:	d210      	bcs.n	8002560 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253e:	4b24      	ldr	r3, [pc, #144]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f023 0207 	bic.w	r2, r3, #7
 8002546:	4922      	ldr	r1, [pc, #136]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	4313      	orrs	r3, r2
 800254c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800254e:	4b20      	ldr	r3, [pc, #128]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	429a      	cmp	r2, r3
 800255a:	d001      	beq.n	8002560 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e032      	b.n	80025c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b00      	cmp	r3, #0
 800256a:	d008      	beq.n	800257e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800256c:	4b19      	ldr	r3, [pc, #100]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4916      	ldr	r1, [pc, #88]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800257a:	4313      	orrs	r3, r2
 800257c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	2b00      	cmp	r3, #0
 8002588:	d009      	beq.n	800259e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800258a:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	490e      	ldr	r1, [pc, #56]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	4313      	orrs	r3, r2
 800259c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800259e:	f000 f821 	bl	80025e4 <HAL_RCC_GetSysClockFreq>
 80025a2:	4602      	mov	r2, r0
 80025a4:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	091b      	lsrs	r3, r3, #4
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	490a      	ldr	r1, [pc, #40]	@ (80025d8 <HAL_RCC_ClockConfig+0x1c8>)
 80025b0:	5ccb      	ldrb	r3, [r1, r3]
 80025b2:	fa22 f303 	lsr.w	r3, r2, r3
 80025b6:	4a09      	ldr	r2, [pc, #36]	@ (80025dc <HAL_RCC_ClockConfig+0x1cc>)
 80025b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025ba:	4b09      	ldr	r3, [pc, #36]	@ (80025e0 <HAL_RCC_ClockConfig+0x1d0>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff f9f0 	bl	80019a4 <HAL_InitTick>

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40022000 	.word	0x40022000
 80025d4:	40021000 	.word	0x40021000
 80025d8:	08003998 	.word	0x08003998
 80025dc:	20000000 	.word	0x20000000
 80025e0:	20000004 	.word	0x20000004

080025e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	2300      	movs	r3, #0
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	2300      	movs	r3, #0
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	2300      	movs	r3, #0
 80025f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002678 <HAL_RCC_GetSysClockFreq+0x94>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f003 030c 	and.w	r3, r3, #12
 800260a:	2b04      	cmp	r3, #4
 800260c:	d002      	beq.n	8002614 <HAL_RCC_GetSysClockFreq+0x30>
 800260e:	2b08      	cmp	r3, #8
 8002610:	d003      	beq.n	800261a <HAL_RCC_GetSysClockFreq+0x36>
 8002612:	e027      	b.n	8002664 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002614:	4b19      	ldr	r3, [pc, #100]	@ (800267c <HAL_RCC_GetSysClockFreq+0x98>)
 8002616:	613b      	str	r3, [r7, #16]
      break;
 8002618:	e027      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	0c9b      	lsrs	r3, r3, #18
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	4a17      	ldr	r2, [pc, #92]	@ (8002680 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002624:	5cd3      	ldrb	r3, [r2, r3]
 8002626:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d010      	beq.n	8002654 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002632:	4b11      	ldr	r3, [pc, #68]	@ (8002678 <HAL_RCC_GetSysClockFreq+0x94>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	0c5b      	lsrs	r3, r3, #17
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	4a11      	ldr	r2, [pc, #68]	@ (8002684 <HAL_RCC_GetSysClockFreq+0xa0>)
 800263e:	5cd3      	ldrb	r3, [r2, r3]
 8002640:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a0d      	ldr	r2, [pc, #52]	@ (800267c <HAL_RCC_GetSysClockFreq+0x98>)
 8002646:	fb03 f202 	mul.w	r2, r3, r2
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002650:	617b      	str	r3, [r7, #20]
 8002652:	e004      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a0c      	ldr	r2, [pc, #48]	@ (8002688 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002658:	fb02 f303 	mul.w	r3, r2, r3
 800265c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	613b      	str	r3, [r7, #16]
      break;
 8002662:	e002      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002664:	4b05      	ldr	r3, [pc, #20]	@ (800267c <HAL_RCC_GetSysClockFreq+0x98>)
 8002666:	613b      	str	r3, [r7, #16]
      break;
 8002668:	bf00      	nop
    }
  }
  return sysclockfreq;
 800266a:	693b      	ldr	r3, [r7, #16]
}
 800266c:	4618      	mov	r0, r3
 800266e:	371c      	adds	r7, #28
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
 800267c:	007a1200 	.word	0x007a1200
 8002680:	080039b0 	.word	0x080039b0
 8002684:	080039c0 	.word	0x080039c0
 8002688:	003d0900 	.word	0x003d0900

0800268c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002690:	4b02      	ldr	r3, [pc, #8]	@ (800269c <HAL_RCC_GetHCLKFreq+0x10>)
 8002692:	681b      	ldr	r3, [r3, #0]
}
 8002694:	4618      	mov	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr
 800269c:	20000000 	.word	0x20000000

080026a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026a4:	f7ff fff2 	bl	800268c <HAL_RCC_GetHCLKFreq>
 80026a8:	4602      	mov	r2, r0
 80026aa:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	0a1b      	lsrs	r3, r3, #8
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	4903      	ldr	r1, [pc, #12]	@ (80026c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026b6:	5ccb      	ldrb	r3, [r1, r3]
 80026b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026bc:	4618      	mov	r0, r3
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40021000 	.word	0x40021000
 80026c4:	080039a8 	.word	0x080039a8

080026c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026cc:	f7ff ffde 	bl	800268c <HAL_RCC_GetHCLKFreq>
 80026d0:	4602      	mov	r2, r0
 80026d2:	4b05      	ldr	r3, [pc, #20]	@ (80026e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	0adb      	lsrs	r3, r3, #11
 80026d8:	f003 0307 	and.w	r3, r3, #7
 80026dc:	4903      	ldr	r1, [pc, #12]	@ (80026ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80026de:	5ccb      	ldrb	r3, [r1, r3]
 80026e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40021000 	.word	0x40021000
 80026ec:	080039a8 	.word	0x080039a8

080026f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002724 <RCC_Delay+0x34>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <RCC_Delay+0x38>)
 80026fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002702:	0a5b      	lsrs	r3, r3, #9
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	fb02 f303 	mul.w	r3, r2, r3
 800270a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800270c:	bf00      	nop
  }
  while (Delay --);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	1e5a      	subs	r2, r3, #1
 8002712:	60fa      	str	r2, [r7, #12]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1f9      	bne.n	800270c <RCC_Delay+0x1c>
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	20000000 	.word	0x20000000
 8002728:	10624dd3 	.word	0x10624dd3

0800272c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e093      	b.n	8002868 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002746:	b2db      	uxtb	r3, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	d106      	bne.n	800275a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff f801 	bl	800175c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2202      	movs	r2, #2
 800275e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002770:	f023 0307 	bic.w	r3, r3, #7
 8002774:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	3304      	adds	r3, #4
 800277e:	4619      	mov	r1, r3
 8002780:	4610      	mov	r0, r2
 8002782:	f000 f903 	bl	800298c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027ae:	f023 0303 	bic.w	r3, r3, #3
 80027b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	021b      	lsls	r3, r3, #8
 80027be:	4313      	orrs	r3, r2
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80027cc:	f023 030c 	bic.w	r3, r3, #12
 80027d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80027d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80027dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	4313      	orrs	r3, r2
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	011a      	lsls	r2, r3, #4
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	031b      	lsls	r3, r3, #12
 80027fc:	4313      	orrs	r3, r2
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	4313      	orrs	r3, r2
 8002802:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800280a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	4313      	orrs	r3, r2
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68fa      	ldr	r2, [r7, #12]
 8002834:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3718      	adds	r7, #24
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002880:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002888:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002890:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002898:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d110      	bne.n	80028c2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d102      	bne.n	80028ac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80028a6:	7b7b      	ldrb	r3, [r7, #13]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d001      	beq.n	80028b0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e069      	b.n	8002984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2202      	movs	r2, #2
 80028b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028c0:	e031      	b.n	8002926 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d110      	bne.n	80028ea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80028c8:	7bbb      	ldrb	r3, [r7, #14]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d102      	bne.n	80028d4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80028ce:	7b3b      	ldrb	r3, [r7, #12]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d001      	beq.n	80028d8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e055      	b.n	8002984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028e8:	e01d      	b.n	8002926 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d108      	bne.n	8002902 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80028f0:	7bbb      	ldrb	r3, [r7, #14]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d105      	bne.n	8002902 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80028f6:	7b7b      	ldrb	r3, [r7, #13]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d102      	bne.n	8002902 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80028fc:	7b3b      	ldrb	r3, [r7, #12]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d001      	beq.n	8002906 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e03e      	b.n	8002984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2202      	movs	r2, #2
 800290a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2202      	movs	r2, #2
 8002912:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2202      	movs	r2, #2
 800291a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2202      	movs	r2, #2
 8002922:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_TIM_Encoder_Start+0xc4>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	2b04      	cmp	r3, #4
 8002930:	d008      	beq.n	8002944 <HAL_TIM_Encoder_Start+0xd4>
 8002932:	e00f      	b.n	8002954 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2201      	movs	r2, #1
 800293a:	2100      	movs	r1, #0
 800293c:	4618      	mov	r0, r3
 800293e:	f000 f893 	bl	8002a68 <TIM_CCxChannelCmd>
      break;
 8002942:	e016      	b.n	8002972 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2201      	movs	r2, #1
 800294a:	2104      	movs	r1, #4
 800294c:	4618      	mov	r0, r3
 800294e:	f000 f88b 	bl	8002a68 <TIM_CCxChannelCmd>
      break;
 8002952:	e00e      	b.n	8002972 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2201      	movs	r2, #1
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f000 f883 	bl	8002a68 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2201      	movs	r2, #1
 8002968:	2104      	movs	r1, #4
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f87c 	bl	8002a68 <TIM_CCxChannelCmd>
      break;
 8002970:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0201 	orr.w	r2, r2, #1
 8002980:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a2f      	ldr	r2, [pc, #188]	@ (8002a5c <TIM_Base_SetConfig+0xd0>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d00b      	beq.n	80029bc <TIM_Base_SetConfig+0x30>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029aa:	d007      	beq.n	80029bc <TIM_Base_SetConfig+0x30>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002a60 <TIM_Base_SetConfig+0xd4>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d003      	beq.n	80029bc <TIM_Base_SetConfig+0x30>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a2b      	ldr	r2, [pc, #172]	@ (8002a64 <TIM_Base_SetConfig+0xd8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d108      	bne.n	80029ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a22      	ldr	r2, [pc, #136]	@ (8002a5c <TIM_Base_SetConfig+0xd0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d00b      	beq.n	80029ee <TIM_Base_SetConfig+0x62>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029dc:	d007      	beq.n	80029ee <TIM_Base_SetConfig+0x62>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002a60 <TIM_Base_SetConfig+0xd4>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d003      	beq.n	80029ee <TIM_Base_SetConfig+0x62>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a1e      	ldr	r2, [pc, #120]	@ (8002a64 <TIM_Base_SetConfig+0xd8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d108      	bne.n	8002a00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a0d      	ldr	r2, [pc, #52]	@ (8002a5c <TIM_Base_SetConfig+0xd0>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d103      	bne.n	8002a34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	691a      	ldr	r2, [r3, #16]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d005      	beq.n	8002a52 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f023 0201 	bic.w	r2, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	611a      	str	r2, [r3, #16]
  }
}
 8002a52:	bf00      	nop
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	40012c00 	.word	0x40012c00
 8002a60:	40000400 	.word	0x40000400
 8002a64:	40000800 	.word	0x40000800

08002a68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a1a      	ldr	r2, [r3, #32]
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	401a      	ands	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6a1a      	ldr	r2, [r3, #32]
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	621a      	str	r2, [r3, #32]
}
 8002aa6:	bf00      	nop
 8002aa8:	371c      	adds	r7, #28
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr

08002ab0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e046      	b.n	8002b56 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002aee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a16      	ldr	r2, [pc, #88]	@ (8002b60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d00e      	beq.n	8002b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b14:	d009      	beq.n	8002b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a12      	ldr	r2, [pc, #72]	@ (8002b64 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d004      	beq.n	8002b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a10      	ldr	r2, [pc, #64]	@ (8002b68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d10c      	bne.n	8002b44 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	40012c00 	.word	0x40012c00
 8002b64:	40000400 	.word	0x40000400
 8002b68:	40000800 	.word	0x40000800

08002b6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e042      	b.n	8002c04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe fe4e 	bl	8001834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2224      	movs	r2, #36	@ 0x24
 8002b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002bae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f82b 	bl	8002c0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	691a      	ldr	r2, [r3, #16]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002be4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2220      	movs	r2, #32
 8002bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	431a      	orrs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002c46:	f023 030c 	bic.w	r3, r3, #12
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	68b9      	ldr	r1, [r7, #8]
 8002c50:	430b      	orrs	r3, r1
 8002c52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a2c      	ldr	r2, [pc, #176]	@ (8002d20 <UART_SetConfig+0x114>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d103      	bne.n	8002c7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c74:	f7ff fd28 	bl	80026c8 <HAL_RCC_GetPCLK2Freq>
 8002c78:	60f8      	str	r0, [r7, #12]
 8002c7a:	e002      	b.n	8002c82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c7c:	f7ff fd10 	bl	80026a0 <HAL_RCC_GetPCLK1Freq>
 8002c80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	4613      	mov	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4413      	add	r3, r2
 8002c8a:	009a      	lsls	r2, r3, #2
 8002c8c:	441a      	add	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c98:	4a22      	ldr	r2, [pc, #136]	@ (8002d24 <UART_SetConfig+0x118>)
 8002c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	0119      	lsls	r1, r3, #4
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	4413      	add	r3, r2
 8002caa:	009a      	lsls	r2, r3, #2
 8002cac:	441a      	add	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d24 <UART_SetConfig+0x118>)
 8002cba:	fba3 0302 	umull	r0, r3, r3, r2
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	2064      	movs	r0, #100	@ 0x64
 8002cc2:	fb00 f303 	mul.w	r3, r0, r3
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	3332      	adds	r3, #50	@ 0x32
 8002ccc:	4a15      	ldr	r2, [pc, #84]	@ (8002d24 <UART_SetConfig+0x118>)
 8002cce:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd2:	095b      	lsrs	r3, r3, #5
 8002cd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cd8:	4419      	add	r1, r3
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4413      	add	r3, r2
 8002ce2:	009a      	lsls	r2, r3, #2
 8002ce4:	441a      	add	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d24 <UART_SetConfig+0x118>)
 8002cf2:	fba3 0302 	umull	r0, r3, r3, r2
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	2064      	movs	r0, #100	@ 0x64
 8002cfa:	fb00 f303 	mul.w	r3, r0, r3
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	011b      	lsls	r3, r3, #4
 8002d02:	3332      	adds	r3, #50	@ 0x32
 8002d04:	4a07      	ldr	r2, [pc, #28]	@ (8002d24 <UART_SetConfig+0x118>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	f003 020f 	and.w	r2, r3, #15
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	440a      	add	r2, r1
 8002d16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d18:	bf00      	nop
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40013800 	.word	0x40013800
 8002d24:	51eb851f 	.word	0x51eb851f

08002d28 <cosf>:
 8002d28:	b507      	push	{r0, r1, r2, lr}
 8002d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002d94 <cosf+0x6c>)
 8002d2c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8002d30:	4293      	cmp	r3, r2
 8002d32:	4601      	mov	r1, r0
 8002d34:	d805      	bhi.n	8002d42 <cosf+0x1a>
 8002d36:	2100      	movs	r1, #0
 8002d38:	b003      	add	sp, #12
 8002d3a:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d3e:	f000 b865 	b.w	8002e0c <__kernel_cosf>
 8002d42:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002d46:	d304      	bcc.n	8002d52 <cosf+0x2a>
 8002d48:	f7fd fe24 	bl	8000994 <__aeabi_fsub>
 8002d4c:	b003      	add	sp, #12
 8002d4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d52:	4669      	mov	r1, sp
 8002d54:	f000 f950 	bl	8002ff8 <__ieee754_rem_pio2f>
 8002d58:	f000 0203 	and.w	r2, r0, #3
 8002d5c:	2a01      	cmp	r2, #1
 8002d5e:	d007      	beq.n	8002d70 <cosf+0x48>
 8002d60:	2a02      	cmp	r2, #2
 8002d62:	d00c      	beq.n	8002d7e <cosf+0x56>
 8002d64:	b982      	cbnz	r2, 8002d88 <cosf+0x60>
 8002d66:	9901      	ldr	r1, [sp, #4]
 8002d68:	9800      	ldr	r0, [sp, #0]
 8002d6a:	f000 f84f 	bl	8002e0c <__kernel_cosf>
 8002d6e:	e7ed      	b.n	8002d4c <cosf+0x24>
 8002d70:	9901      	ldr	r1, [sp, #4]
 8002d72:	9800      	ldr	r0, [sp, #0]
 8002d74:	f000 f8ca 	bl	8002f0c <__kernel_sinf>
 8002d78:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8002d7c:	e7e6      	b.n	8002d4c <cosf+0x24>
 8002d7e:	9901      	ldr	r1, [sp, #4]
 8002d80:	9800      	ldr	r0, [sp, #0]
 8002d82:	f000 f843 	bl	8002e0c <__kernel_cosf>
 8002d86:	e7f7      	b.n	8002d78 <cosf+0x50>
 8002d88:	2201      	movs	r2, #1
 8002d8a:	9901      	ldr	r1, [sp, #4]
 8002d8c:	9800      	ldr	r0, [sp, #0]
 8002d8e:	f000 f8bd 	bl	8002f0c <__kernel_sinf>
 8002d92:	e7db      	b.n	8002d4c <cosf+0x24>
 8002d94:	3f490fd8 	.word	0x3f490fd8

08002d98 <sinf>:
 8002d98:	b507      	push	{r0, r1, r2, lr}
 8002d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e08 <sinf+0x70>)
 8002d9c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8002da0:	4293      	cmp	r3, r2
 8002da2:	4601      	mov	r1, r0
 8002da4:	d806      	bhi.n	8002db4 <sinf+0x1c>
 8002da6:	2200      	movs	r2, #0
 8002da8:	2100      	movs	r1, #0
 8002daa:	b003      	add	sp, #12
 8002dac:	f85d eb04 	ldr.w	lr, [sp], #4
 8002db0:	f000 b8ac 	b.w	8002f0c <__kernel_sinf>
 8002db4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002db8:	d304      	bcc.n	8002dc4 <sinf+0x2c>
 8002dba:	f7fd fdeb 	bl	8000994 <__aeabi_fsub>
 8002dbe:	b003      	add	sp, #12
 8002dc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dc4:	4669      	mov	r1, sp
 8002dc6:	f000 f917 	bl	8002ff8 <__ieee754_rem_pio2f>
 8002dca:	f000 0003 	and.w	r0, r0, #3
 8002dce:	2801      	cmp	r0, #1
 8002dd0:	d008      	beq.n	8002de4 <sinf+0x4c>
 8002dd2:	2802      	cmp	r0, #2
 8002dd4:	d00b      	beq.n	8002dee <sinf+0x56>
 8002dd6:	b990      	cbnz	r0, 8002dfe <sinf+0x66>
 8002dd8:	2201      	movs	r2, #1
 8002dda:	9901      	ldr	r1, [sp, #4]
 8002ddc:	9800      	ldr	r0, [sp, #0]
 8002dde:	f000 f895 	bl	8002f0c <__kernel_sinf>
 8002de2:	e7ec      	b.n	8002dbe <sinf+0x26>
 8002de4:	9901      	ldr	r1, [sp, #4]
 8002de6:	9800      	ldr	r0, [sp, #0]
 8002de8:	f000 f810 	bl	8002e0c <__kernel_cosf>
 8002dec:	e7e7      	b.n	8002dbe <sinf+0x26>
 8002dee:	2201      	movs	r2, #1
 8002df0:	9901      	ldr	r1, [sp, #4]
 8002df2:	9800      	ldr	r0, [sp, #0]
 8002df4:	f000 f88a 	bl	8002f0c <__kernel_sinf>
 8002df8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8002dfc:	e7df      	b.n	8002dbe <sinf+0x26>
 8002dfe:	9901      	ldr	r1, [sp, #4]
 8002e00:	9800      	ldr	r0, [sp, #0]
 8002e02:	f000 f803 	bl	8002e0c <__kernel_cosf>
 8002e06:	e7f7      	b.n	8002df8 <sinf+0x60>
 8002e08:	3f490fd8 	.word	0x3f490fd8

08002e0c <__kernel_cosf>:
 8002e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e10:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8002e14:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8002e18:	4606      	mov	r6, r0
 8002e1a:	4688      	mov	r8, r1
 8002e1c:	d203      	bcs.n	8002e26 <__kernel_cosf+0x1a>
 8002e1e:	f7fe f889 	bl	8000f34 <__aeabi_f2iz>
 8002e22:	2800      	cmp	r0, #0
 8002e24:	d05c      	beq.n	8002ee0 <__kernel_cosf+0xd4>
 8002e26:	4631      	mov	r1, r6
 8002e28:	4630      	mov	r0, r6
 8002e2a:	f7fd febd 	bl	8000ba8 <__aeabi_fmul>
 8002e2e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002e32:	4604      	mov	r4, r0
 8002e34:	f7fd feb8 	bl	8000ba8 <__aeabi_fmul>
 8002e38:	492b      	ldr	r1, [pc, #172]	@ (8002ee8 <__kernel_cosf+0xdc>)
 8002e3a:	4607      	mov	r7, r0
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f7fd feb3 	bl	8000ba8 <__aeabi_fmul>
 8002e42:	492a      	ldr	r1, [pc, #168]	@ (8002eec <__kernel_cosf+0xe0>)
 8002e44:	f7fd fda8 	bl	8000998 <__addsf3>
 8002e48:	4621      	mov	r1, r4
 8002e4a:	f7fd fead 	bl	8000ba8 <__aeabi_fmul>
 8002e4e:	4928      	ldr	r1, [pc, #160]	@ (8002ef0 <__kernel_cosf+0xe4>)
 8002e50:	f7fd fda0 	bl	8000994 <__aeabi_fsub>
 8002e54:	4621      	mov	r1, r4
 8002e56:	f7fd fea7 	bl	8000ba8 <__aeabi_fmul>
 8002e5a:	4926      	ldr	r1, [pc, #152]	@ (8002ef4 <__kernel_cosf+0xe8>)
 8002e5c:	f7fd fd9c 	bl	8000998 <__addsf3>
 8002e60:	4621      	mov	r1, r4
 8002e62:	f7fd fea1 	bl	8000ba8 <__aeabi_fmul>
 8002e66:	4924      	ldr	r1, [pc, #144]	@ (8002ef8 <__kernel_cosf+0xec>)
 8002e68:	f7fd fd94 	bl	8000994 <__aeabi_fsub>
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	f7fd fe9b 	bl	8000ba8 <__aeabi_fmul>
 8002e72:	4922      	ldr	r1, [pc, #136]	@ (8002efc <__kernel_cosf+0xf0>)
 8002e74:	f7fd fd90 	bl	8000998 <__addsf3>
 8002e78:	4621      	mov	r1, r4
 8002e7a:	f7fd fe95 	bl	8000ba8 <__aeabi_fmul>
 8002e7e:	4621      	mov	r1, r4
 8002e80:	f7fd fe92 	bl	8000ba8 <__aeabi_fmul>
 8002e84:	4641      	mov	r1, r8
 8002e86:	4604      	mov	r4, r0
 8002e88:	4630      	mov	r0, r6
 8002e8a:	f7fd fe8d 	bl	8000ba8 <__aeabi_fmul>
 8002e8e:	4601      	mov	r1, r0
 8002e90:	4620      	mov	r0, r4
 8002e92:	f7fd fd7f 	bl	8000994 <__aeabi_fsub>
 8002e96:	4b1a      	ldr	r3, [pc, #104]	@ (8002f00 <__kernel_cosf+0xf4>)
 8002e98:	4604      	mov	r4, r0
 8002e9a:	429d      	cmp	r5, r3
 8002e9c:	d80a      	bhi.n	8002eb4 <__kernel_cosf+0xa8>
 8002e9e:	4601      	mov	r1, r0
 8002ea0:	4638      	mov	r0, r7
 8002ea2:	f7fd fd77 	bl	8000994 <__aeabi_fsub>
 8002ea6:	4601      	mov	r1, r0
 8002ea8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002eac:	f7fd fd72 	bl	8000994 <__aeabi_fsub>
 8002eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002eb4:	4b13      	ldr	r3, [pc, #76]	@ (8002f04 <__kernel_cosf+0xf8>)
 8002eb6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002eba:	429d      	cmp	r5, r3
 8002ebc:	bf8c      	ite	hi
 8002ebe:	4d12      	ldrhi	r5, [pc, #72]	@ (8002f08 <__kernel_cosf+0xfc>)
 8002ec0:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8002ec4:	4629      	mov	r1, r5
 8002ec6:	f7fd fd65 	bl	8000994 <__aeabi_fsub>
 8002eca:	4629      	mov	r1, r5
 8002ecc:	4606      	mov	r6, r0
 8002ece:	4638      	mov	r0, r7
 8002ed0:	f7fd fd60 	bl	8000994 <__aeabi_fsub>
 8002ed4:	4621      	mov	r1, r4
 8002ed6:	f7fd fd5d 	bl	8000994 <__aeabi_fsub>
 8002eda:	4601      	mov	r1, r0
 8002edc:	4630      	mov	r0, r6
 8002ede:	e7e5      	b.n	8002eac <__kernel_cosf+0xa0>
 8002ee0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002ee4:	e7e4      	b.n	8002eb0 <__kernel_cosf+0xa4>
 8002ee6:	bf00      	nop
 8002ee8:	ad47d74e 	.word	0xad47d74e
 8002eec:	310f74f6 	.word	0x310f74f6
 8002ef0:	3493f27c 	.word	0x3493f27c
 8002ef4:	37d00d01 	.word	0x37d00d01
 8002ef8:	3ab60b61 	.word	0x3ab60b61
 8002efc:	3d2aaaab 	.word	0x3d2aaaab
 8002f00:	3e999999 	.word	0x3e999999
 8002f04:	3f480000 	.word	0x3f480000
 8002f08:	3e900000 	.word	0x3e900000

08002f0c <__kernel_sinf>:
 8002f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f10:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8002f14:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002f18:	4604      	mov	r4, r0
 8002f1a:	460f      	mov	r7, r1
 8002f1c:	4691      	mov	r9, r2
 8002f1e:	d203      	bcs.n	8002f28 <__kernel_sinf+0x1c>
 8002f20:	f7fe f808 	bl	8000f34 <__aeabi_f2iz>
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d035      	beq.n	8002f94 <__kernel_sinf+0x88>
 8002f28:	4621      	mov	r1, r4
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	f7fd fe3c 	bl	8000ba8 <__aeabi_fmul>
 8002f30:	4605      	mov	r5, r0
 8002f32:	4601      	mov	r1, r0
 8002f34:	4620      	mov	r0, r4
 8002f36:	f7fd fe37 	bl	8000ba8 <__aeabi_fmul>
 8002f3a:	4929      	ldr	r1, [pc, #164]	@ (8002fe0 <__kernel_sinf+0xd4>)
 8002f3c:	4606      	mov	r6, r0
 8002f3e:	4628      	mov	r0, r5
 8002f40:	f7fd fe32 	bl	8000ba8 <__aeabi_fmul>
 8002f44:	4927      	ldr	r1, [pc, #156]	@ (8002fe4 <__kernel_sinf+0xd8>)
 8002f46:	f7fd fd25 	bl	8000994 <__aeabi_fsub>
 8002f4a:	4629      	mov	r1, r5
 8002f4c:	f7fd fe2c 	bl	8000ba8 <__aeabi_fmul>
 8002f50:	4925      	ldr	r1, [pc, #148]	@ (8002fe8 <__kernel_sinf+0xdc>)
 8002f52:	f7fd fd21 	bl	8000998 <__addsf3>
 8002f56:	4629      	mov	r1, r5
 8002f58:	f7fd fe26 	bl	8000ba8 <__aeabi_fmul>
 8002f5c:	4923      	ldr	r1, [pc, #140]	@ (8002fec <__kernel_sinf+0xe0>)
 8002f5e:	f7fd fd19 	bl	8000994 <__aeabi_fsub>
 8002f62:	4629      	mov	r1, r5
 8002f64:	f7fd fe20 	bl	8000ba8 <__aeabi_fmul>
 8002f68:	4921      	ldr	r1, [pc, #132]	@ (8002ff0 <__kernel_sinf+0xe4>)
 8002f6a:	f7fd fd15 	bl	8000998 <__addsf3>
 8002f6e:	4680      	mov	r8, r0
 8002f70:	f1b9 0f00 	cmp.w	r9, #0
 8002f74:	d111      	bne.n	8002f9a <__kernel_sinf+0x8e>
 8002f76:	4601      	mov	r1, r0
 8002f78:	4628      	mov	r0, r5
 8002f7a:	f7fd fe15 	bl	8000ba8 <__aeabi_fmul>
 8002f7e:	491d      	ldr	r1, [pc, #116]	@ (8002ff4 <__kernel_sinf+0xe8>)
 8002f80:	f7fd fd08 	bl	8000994 <__aeabi_fsub>
 8002f84:	4631      	mov	r1, r6
 8002f86:	f7fd fe0f 	bl	8000ba8 <__aeabi_fmul>
 8002f8a:	4601      	mov	r1, r0
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	f7fd fd03 	bl	8000998 <__addsf3>
 8002f92:	4604      	mov	r4, r0
 8002f94:	4620      	mov	r0, r4
 8002f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f9a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002f9e:	4638      	mov	r0, r7
 8002fa0:	f7fd fe02 	bl	8000ba8 <__aeabi_fmul>
 8002fa4:	4641      	mov	r1, r8
 8002fa6:	4681      	mov	r9, r0
 8002fa8:	4630      	mov	r0, r6
 8002faa:	f7fd fdfd 	bl	8000ba8 <__aeabi_fmul>
 8002fae:	4601      	mov	r1, r0
 8002fb0:	4648      	mov	r0, r9
 8002fb2:	f7fd fcef 	bl	8000994 <__aeabi_fsub>
 8002fb6:	4629      	mov	r1, r5
 8002fb8:	f7fd fdf6 	bl	8000ba8 <__aeabi_fmul>
 8002fbc:	4639      	mov	r1, r7
 8002fbe:	f7fd fce9 	bl	8000994 <__aeabi_fsub>
 8002fc2:	490c      	ldr	r1, [pc, #48]	@ (8002ff4 <__kernel_sinf+0xe8>)
 8002fc4:	4605      	mov	r5, r0
 8002fc6:	4630      	mov	r0, r6
 8002fc8:	f7fd fdee 	bl	8000ba8 <__aeabi_fmul>
 8002fcc:	4601      	mov	r1, r0
 8002fce:	4628      	mov	r0, r5
 8002fd0:	f7fd fce2 	bl	8000998 <__addsf3>
 8002fd4:	4601      	mov	r1, r0
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	f7fd fcdc 	bl	8000994 <__aeabi_fsub>
 8002fdc:	e7d9      	b.n	8002f92 <__kernel_sinf+0x86>
 8002fde:	bf00      	nop
 8002fe0:	2f2ec9d3 	.word	0x2f2ec9d3
 8002fe4:	32d72f34 	.word	0x32d72f34
 8002fe8:	3638ef1b 	.word	0x3638ef1b
 8002fec:	39500d01 	.word	0x39500d01
 8002ff0:	3c088889 	.word	0x3c088889
 8002ff4:	3e2aaaab 	.word	0x3e2aaaab

08002ff8 <__ieee754_rem_pio2f>:
 8002ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ffc:	4aa4      	ldr	r2, [pc, #656]	@ (8003290 <__ieee754_rem_pio2f+0x298>)
 8002ffe:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8003002:	4590      	cmp	r8, r2
 8003004:	460c      	mov	r4, r1
 8003006:	4682      	mov	sl, r0
 8003008:	b087      	sub	sp, #28
 800300a:	d804      	bhi.n	8003016 <__ieee754_rem_pio2f+0x1e>
 800300c:	2300      	movs	r3, #0
 800300e:	6008      	str	r0, [r1, #0]
 8003010:	604b      	str	r3, [r1, #4]
 8003012:	2500      	movs	r5, #0
 8003014:	e01d      	b.n	8003052 <__ieee754_rem_pio2f+0x5a>
 8003016:	4a9f      	ldr	r2, [pc, #636]	@ (8003294 <__ieee754_rem_pio2f+0x29c>)
 8003018:	4590      	cmp	r8, r2
 800301a:	d84f      	bhi.n	80030bc <__ieee754_rem_pio2f+0xc4>
 800301c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003020:	2800      	cmp	r0, #0
 8003022:	499d      	ldr	r1, [pc, #628]	@ (8003298 <__ieee754_rem_pio2f+0x2a0>)
 8003024:	4f9d      	ldr	r7, [pc, #628]	@ (800329c <__ieee754_rem_pio2f+0x2a4>)
 8003026:	f025 050f 	bic.w	r5, r5, #15
 800302a:	dd24      	ble.n	8003076 <__ieee754_rem_pio2f+0x7e>
 800302c:	f7fd fcb2 	bl	8000994 <__aeabi_fsub>
 8003030:	42bd      	cmp	r5, r7
 8003032:	4606      	mov	r6, r0
 8003034:	d011      	beq.n	800305a <__ieee754_rem_pio2f+0x62>
 8003036:	499a      	ldr	r1, [pc, #616]	@ (80032a0 <__ieee754_rem_pio2f+0x2a8>)
 8003038:	f7fd fcac 	bl	8000994 <__aeabi_fsub>
 800303c:	4601      	mov	r1, r0
 800303e:	4605      	mov	r5, r0
 8003040:	4630      	mov	r0, r6
 8003042:	f7fd fca7 	bl	8000994 <__aeabi_fsub>
 8003046:	4996      	ldr	r1, [pc, #600]	@ (80032a0 <__ieee754_rem_pio2f+0x2a8>)
 8003048:	f7fd fca4 	bl	8000994 <__aeabi_fsub>
 800304c:	6025      	str	r5, [r4, #0]
 800304e:	2501      	movs	r5, #1
 8003050:	6060      	str	r0, [r4, #4]
 8003052:	4628      	mov	r0, r5
 8003054:	b007      	add	sp, #28
 8003056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800305a:	4992      	ldr	r1, [pc, #584]	@ (80032a4 <__ieee754_rem_pio2f+0x2ac>)
 800305c:	f7fd fc9a 	bl	8000994 <__aeabi_fsub>
 8003060:	4991      	ldr	r1, [pc, #580]	@ (80032a8 <__ieee754_rem_pio2f+0x2b0>)
 8003062:	4606      	mov	r6, r0
 8003064:	f7fd fc96 	bl	8000994 <__aeabi_fsub>
 8003068:	4601      	mov	r1, r0
 800306a:	4605      	mov	r5, r0
 800306c:	4630      	mov	r0, r6
 800306e:	f7fd fc91 	bl	8000994 <__aeabi_fsub>
 8003072:	498d      	ldr	r1, [pc, #564]	@ (80032a8 <__ieee754_rem_pio2f+0x2b0>)
 8003074:	e7e8      	b.n	8003048 <__ieee754_rem_pio2f+0x50>
 8003076:	f7fd fc8f 	bl	8000998 <__addsf3>
 800307a:	42bd      	cmp	r5, r7
 800307c:	4606      	mov	r6, r0
 800307e:	d00f      	beq.n	80030a0 <__ieee754_rem_pio2f+0xa8>
 8003080:	4987      	ldr	r1, [pc, #540]	@ (80032a0 <__ieee754_rem_pio2f+0x2a8>)
 8003082:	f7fd fc89 	bl	8000998 <__addsf3>
 8003086:	4601      	mov	r1, r0
 8003088:	4605      	mov	r5, r0
 800308a:	4630      	mov	r0, r6
 800308c:	f7fd fc82 	bl	8000994 <__aeabi_fsub>
 8003090:	4983      	ldr	r1, [pc, #524]	@ (80032a0 <__ieee754_rem_pio2f+0x2a8>)
 8003092:	f7fd fc81 	bl	8000998 <__addsf3>
 8003096:	6025      	str	r5, [r4, #0]
 8003098:	6060      	str	r0, [r4, #4]
 800309a:	f04f 35ff 	mov.w	r5, #4294967295
 800309e:	e7d8      	b.n	8003052 <__ieee754_rem_pio2f+0x5a>
 80030a0:	4980      	ldr	r1, [pc, #512]	@ (80032a4 <__ieee754_rem_pio2f+0x2ac>)
 80030a2:	f7fd fc79 	bl	8000998 <__addsf3>
 80030a6:	4980      	ldr	r1, [pc, #512]	@ (80032a8 <__ieee754_rem_pio2f+0x2b0>)
 80030a8:	4606      	mov	r6, r0
 80030aa:	f7fd fc75 	bl	8000998 <__addsf3>
 80030ae:	4601      	mov	r1, r0
 80030b0:	4605      	mov	r5, r0
 80030b2:	4630      	mov	r0, r6
 80030b4:	f7fd fc6e 	bl	8000994 <__aeabi_fsub>
 80030b8:	497b      	ldr	r1, [pc, #492]	@ (80032a8 <__ieee754_rem_pio2f+0x2b0>)
 80030ba:	e7ea      	b.n	8003092 <__ieee754_rem_pio2f+0x9a>
 80030bc:	4a7b      	ldr	r2, [pc, #492]	@ (80032ac <__ieee754_rem_pio2f+0x2b4>)
 80030be:	4590      	cmp	r8, r2
 80030c0:	f200 8095 	bhi.w	80031ee <__ieee754_rem_pio2f+0x1f6>
 80030c4:	f000 f8fe 	bl	80032c4 <fabsf>
 80030c8:	4979      	ldr	r1, [pc, #484]	@ (80032b0 <__ieee754_rem_pio2f+0x2b8>)
 80030ca:	4606      	mov	r6, r0
 80030cc:	f7fd fd6c 	bl	8000ba8 <__aeabi_fmul>
 80030d0:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80030d4:	f7fd fc60 	bl	8000998 <__addsf3>
 80030d8:	f7fd ff2c 	bl	8000f34 <__aeabi_f2iz>
 80030dc:	4605      	mov	r5, r0
 80030de:	f7fd fd0f 	bl	8000b00 <__aeabi_i2f>
 80030e2:	496d      	ldr	r1, [pc, #436]	@ (8003298 <__ieee754_rem_pio2f+0x2a0>)
 80030e4:	4681      	mov	r9, r0
 80030e6:	f7fd fd5f 	bl	8000ba8 <__aeabi_fmul>
 80030ea:	4601      	mov	r1, r0
 80030ec:	4630      	mov	r0, r6
 80030ee:	f7fd fc51 	bl	8000994 <__aeabi_fsub>
 80030f2:	496b      	ldr	r1, [pc, #428]	@ (80032a0 <__ieee754_rem_pio2f+0x2a8>)
 80030f4:	4607      	mov	r7, r0
 80030f6:	4648      	mov	r0, r9
 80030f8:	f7fd fd56 	bl	8000ba8 <__aeabi_fmul>
 80030fc:	2d1f      	cmp	r5, #31
 80030fe:	4606      	mov	r6, r0
 8003100:	dc0e      	bgt.n	8003120 <__ieee754_rem_pio2f+0x128>
 8003102:	4a6c      	ldr	r2, [pc, #432]	@ (80032b4 <__ieee754_rem_pio2f+0x2bc>)
 8003104:	1e69      	subs	r1, r5, #1
 8003106:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800310a:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800310e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003112:	4293      	cmp	r3, r2
 8003114:	d004      	beq.n	8003120 <__ieee754_rem_pio2f+0x128>
 8003116:	4631      	mov	r1, r6
 8003118:	4638      	mov	r0, r7
 800311a:	f7fd fc3b 	bl	8000994 <__aeabi_fsub>
 800311e:	e00b      	b.n	8003138 <__ieee754_rem_pio2f+0x140>
 8003120:	4631      	mov	r1, r6
 8003122:	4638      	mov	r0, r7
 8003124:	f7fd fc36 	bl	8000994 <__aeabi_fsub>
 8003128:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800312c:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8003130:	2b08      	cmp	r3, #8
 8003132:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8003136:	dc01      	bgt.n	800313c <__ieee754_rem_pio2f+0x144>
 8003138:	6020      	str	r0, [r4, #0]
 800313a:	e026      	b.n	800318a <__ieee754_rem_pio2f+0x192>
 800313c:	4959      	ldr	r1, [pc, #356]	@ (80032a4 <__ieee754_rem_pio2f+0x2ac>)
 800313e:	4648      	mov	r0, r9
 8003140:	f7fd fd32 	bl	8000ba8 <__aeabi_fmul>
 8003144:	4606      	mov	r6, r0
 8003146:	4601      	mov	r1, r0
 8003148:	4638      	mov	r0, r7
 800314a:	f7fd fc23 	bl	8000994 <__aeabi_fsub>
 800314e:	4601      	mov	r1, r0
 8003150:	4680      	mov	r8, r0
 8003152:	4638      	mov	r0, r7
 8003154:	f7fd fc1e 	bl	8000994 <__aeabi_fsub>
 8003158:	4631      	mov	r1, r6
 800315a:	f7fd fc1b 	bl	8000994 <__aeabi_fsub>
 800315e:	4606      	mov	r6, r0
 8003160:	4951      	ldr	r1, [pc, #324]	@ (80032a8 <__ieee754_rem_pio2f+0x2b0>)
 8003162:	4648      	mov	r0, r9
 8003164:	f7fd fd20 	bl	8000ba8 <__aeabi_fmul>
 8003168:	4631      	mov	r1, r6
 800316a:	f7fd fc13 	bl	8000994 <__aeabi_fsub>
 800316e:	4601      	mov	r1, r0
 8003170:	4606      	mov	r6, r0
 8003172:	4640      	mov	r0, r8
 8003174:	f7fd fc0e 	bl	8000994 <__aeabi_fsub>
 8003178:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800317c:	ebab 0b03 	sub.w	fp, fp, r3
 8003180:	f1bb 0f19 	cmp.w	fp, #25
 8003184:	dc18      	bgt.n	80031b8 <__ieee754_rem_pio2f+0x1c0>
 8003186:	4647      	mov	r7, r8
 8003188:	6020      	str	r0, [r4, #0]
 800318a:	f8d4 8000 	ldr.w	r8, [r4]
 800318e:	4638      	mov	r0, r7
 8003190:	4641      	mov	r1, r8
 8003192:	f7fd fbff 	bl	8000994 <__aeabi_fsub>
 8003196:	4631      	mov	r1, r6
 8003198:	f7fd fbfc 	bl	8000994 <__aeabi_fsub>
 800319c:	f1ba 0f00 	cmp.w	sl, #0
 80031a0:	6060      	str	r0, [r4, #4]
 80031a2:	f6bf af56 	bge.w	8003052 <__ieee754_rem_pio2f+0x5a>
 80031a6:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 80031aa:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80031ae:	f8c4 8000 	str.w	r8, [r4]
 80031b2:	6060      	str	r0, [r4, #4]
 80031b4:	426d      	negs	r5, r5
 80031b6:	e74c      	b.n	8003052 <__ieee754_rem_pio2f+0x5a>
 80031b8:	493f      	ldr	r1, [pc, #252]	@ (80032b8 <__ieee754_rem_pio2f+0x2c0>)
 80031ba:	4648      	mov	r0, r9
 80031bc:	f7fd fcf4 	bl	8000ba8 <__aeabi_fmul>
 80031c0:	4606      	mov	r6, r0
 80031c2:	4601      	mov	r1, r0
 80031c4:	4640      	mov	r0, r8
 80031c6:	f7fd fbe5 	bl	8000994 <__aeabi_fsub>
 80031ca:	4601      	mov	r1, r0
 80031cc:	4607      	mov	r7, r0
 80031ce:	4640      	mov	r0, r8
 80031d0:	f7fd fbe0 	bl	8000994 <__aeabi_fsub>
 80031d4:	4631      	mov	r1, r6
 80031d6:	f7fd fbdd 	bl	8000994 <__aeabi_fsub>
 80031da:	4606      	mov	r6, r0
 80031dc:	4937      	ldr	r1, [pc, #220]	@ (80032bc <__ieee754_rem_pio2f+0x2c4>)
 80031de:	4648      	mov	r0, r9
 80031e0:	f7fd fce2 	bl	8000ba8 <__aeabi_fmul>
 80031e4:	4631      	mov	r1, r6
 80031e6:	f7fd fbd5 	bl	8000994 <__aeabi_fsub>
 80031ea:	4606      	mov	r6, r0
 80031ec:	e793      	b.n	8003116 <__ieee754_rem_pio2f+0x11e>
 80031ee:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80031f2:	d305      	bcc.n	8003200 <__ieee754_rem_pio2f+0x208>
 80031f4:	4601      	mov	r1, r0
 80031f6:	f7fd fbcd 	bl	8000994 <__aeabi_fsub>
 80031fa:	6060      	str	r0, [r4, #4]
 80031fc:	6020      	str	r0, [r4, #0]
 80031fe:	e708      	b.n	8003012 <__ieee754_rem_pio2f+0x1a>
 8003200:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8003204:	3e86      	subs	r6, #134	@ 0x86
 8003206:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 800320a:	4640      	mov	r0, r8
 800320c:	f7fd fe92 	bl	8000f34 <__aeabi_f2iz>
 8003210:	f7fd fc76 	bl	8000b00 <__aeabi_i2f>
 8003214:	4601      	mov	r1, r0
 8003216:	9003      	str	r0, [sp, #12]
 8003218:	4640      	mov	r0, r8
 800321a:	f7fd fbbb 	bl	8000994 <__aeabi_fsub>
 800321e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003222:	f7fd fcc1 	bl	8000ba8 <__aeabi_fmul>
 8003226:	4607      	mov	r7, r0
 8003228:	f7fd fe84 	bl	8000f34 <__aeabi_f2iz>
 800322c:	f7fd fc68 	bl	8000b00 <__aeabi_i2f>
 8003230:	4601      	mov	r1, r0
 8003232:	9004      	str	r0, [sp, #16]
 8003234:	4605      	mov	r5, r0
 8003236:	4638      	mov	r0, r7
 8003238:	f7fd fbac 	bl	8000994 <__aeabi_fsub>
 800323c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003240:	f7fd fcb2 	bl	8000ba8 <__aeabi_fmul>
 8003244:	2100      	movs	r1, #0
 8003246:	9005      	str	r0, [sp, #20]
 8003248:	f7fd fe42 	bl	8000ed0 <__aeabi_fcmpeq>
 800324c:	b1f0      	cbz	r0, 800328c <__ieee754_rem_pio2f+0x294>
 800324e:	2100      	movs	r1, #0
 8003250:	4628      	mov	r0, r5
 8003252:	f7fd fe3d 	bl	8000ed0 <__aeabi_fcmpeq>
 8003256:	2800      	cmp	r0, #0
 8003258:	bf14      	ite	ne
 800325a:	2301      	movne	r3, #1
 800325c:	2302      	moveq	r3, #2
 800325e:	4a18      	ldr	r2, [pc, #96]	@ (80032c0 <__ieee754_rem_pio2f+0x2c8>)
 8003260:	4621      	mov	r1, r4
 8003262:	9201      	str	r2, [sp, #4]
 8003264:	2202      	movs	r2, #2
 8003266:	a803      	add	r0, sp, #12
 8003268:	9200      	str	r2, [sp, #0]
 800326a:	4632      	mov	r2, r6
 800326c:	f000 f82e 	bl	80032cc <__kernel_rem_pio2f>
 8003270:	f1ba 0f00 	cmp.w	sl, #0
 8003274:	4605      	mov	r5, r0
 8003276:	f6bf aeec 	bge.w	8003052 <__ieee754_rem_pio2f+0x5a>
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003280:	6023      	str	r3, [r4, #0]
 8003282:	6863      	ldr	r3, [r4, #4]
 8003284:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003288:	6063      	str	r3, [r4, #4]
 800328a:	e793      	b.n	80031b4 <__ieee754_rem_pio2f+0x1bc>
 800328c:	2303      	movs	r3, #3
 800328e:	e7e6      	b.n	800325e <__ieee754_rem_pio2f+0x266>
 8003290:	3f490fd8 	.word	0x3f490fd8
 8003294:	4016cbe3 	.word	0x4016cbe3
 8003298:	3fc90f80 	.word	0x3fc90f80
 800329c:	3fc90fd0 	.word	0x3fc90fd0
 80032a0:	37354443 	.word	0x37354443
 80032a4:	37354400 	.word	0x37354400
 80032a8:	2e85a308 	.word	0x2e85a308
 80032ac:	43490f80 	.word	0x43490f80
 80032b0:	3f22f984 	.word	0x3f22f984
 80032b4:	080039c4 	.word	0x080039c4
 80032b8:	2e85a300 	.word	0x2e85a300
 80032bc:	248d3132 	.word	0x248d3132
 80032c0:	08003a44 	.word	0x08003a44

080032c4 <fabsf>:
 80032c4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80032c8:	4770      	bx	lr
	...

080032cc <__kernel_rem_pio2f>:
 80032cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032d0:	b0db      	sub	sp, #364	@ 0x16c
 80032d2:	9202      	str	r2, [sp, #8]
 80032d4:	9304      	str	r3, [sp, #16]
 80032d6:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 80032d8:	4bad      	ldr	r3, [pc, #692]	@ (8003590 <__kernel_rem_pio2f+0x2c4>)
 80032da:	9005      	str	r0, [sp, #20]
 80032dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032e0:	9100      	str	r1, [sp, #0]
 80032e2:	9301      	str	r3, [sp, #4]
 80032e4:	9b04      	ldr	r3, [sp, #16]
 80032e6:	3b01      	subs	r3, #1
 80032e8:	9303      	str	r3, [sp, #12]
 80032ea:	9b02      	ldr	r3, [sp, #8]
 80032ec:	1d1a      	adds	r2, r3, #4
 80032ee:	f2c0 8099 	blt.w	8003424 <__kernel_rem_pio2f+0x158>
 80032f2:	1edc      	subs	r4, r3, #3
 80032f4:	bf48      	it	mi
 80032f6:	1d1c      	addmi	r4, r3, #4
 80032f8:	10e4      	asrs	r4, r4, #3
 80032fa:	2500      	movs	r5, #0
 80032fc:	f04f 0b00 	mov.w	fp, #0
 8003300:	1c67      	adds	r7, r4, #1
 8003302:	00fb      	lsls	r3, r7, #3
 8003304:	9306      	str	r3, [sp, #24]
 8003306:	9b02      	ldr	r3, [sp, #8]
 8003308:	9a03      	ldr	r2, [sp, #12]
 800330a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800330e:	9b01      	ldr	r3, [sp, #4]
 8003310:	eba4 0802 	sub.w	r8, r4, r2
 8003314:	eb03 0902 	add.w	r9, r3, r2
 8003318:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800331a:	ae1e      	add	r6, sp, #120	@ 0x78
 800331c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8003320:	454d      	cmp	r5, r9
 8003322:	f340 8081 	ble.w	8003428 <__kernel_rem_pio2f+0x15c>
 8003326:	9a04      	ldr	r2, [sp, #16]
 8003328:	ab1e      	add	r3, sp, #120	@ 0x78
 800332a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800332e:	f04f 0900 	mov.w	r9, #0
 8003332:	2300      	movs	r3, #0
 8003334:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 8003338:	9a01      	ldr	r2, [sp, #4]
 800333a:	4591      	cmp	r9, r2
 800333c:	f340 809c 	ble.w	8003478 <__kernel_rem_pio2f+0x1ac>
 8003340:	4613      	mov	r3, r2
 8003342:	aa0a      	add	r2, sp, #40	@ 0x28
 8003344:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003348:	9308      	str	r3, [sp, #32]
 800334a:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800334c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003350:	9c01      	ldr	r4, [sp, #4]
 8003352:	9307      	str	r3, [sp, #28]
 8003354:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8003358:	4646      	mov	r6, r8
 800335a:	4625      	mov	r5, r4
 800335c:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8003360:	ab5a      	add	r3, sp, #360	@ 0x168
 8003362:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003366:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800336a:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800336e:	2d00      	cmp	r5, #0
 8003370:	f300 8087 	bgt.w	8003482 <__kernel_rem_pio2f+0x1b6>
 8003374:	4639      	mov	r1, r7
 8003376:	4658      	mov	r0, fp
 8003378:	f000 fa48 	bl	800380c <scalbnf>
 800337c:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8003380:	4605      	mov	r5, r0
 8003382:	f7fd fc11 	bl	8000ba8 <__aeabi_fmul>
 8003386:	f000 fa8d 	bl	80038a4 <floorf>
 800338a:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800338e:	f7fd fc0b 	bl	8000ba8 <__aeabi_fmul>
 8003392:	4601      	mov	r1, r0
 8003394:	4628      	mov	r0, r5
 8003396:	f7fd fafd 	bl	8000994 <__aeabi_fsub>
 800339a:	4605      	mov	r5, r0
 800339c:	f7fd fdca 	bl	8000f34 <__aeabi_f2iz>
 80033a0:	4606      	mov	r6, r0
 80033a2:	f7fd fbad 	bl	8000b00 <__aeabi_i2f>
 80033a6:	4601      	mov	r1, r0
 80033a8:	4628      	mov	r0, r5
 80033aa:	f7fd faf3 	bl	8000994 <__aeabi_fsub>
 80033ae:	2f00      	cmp	r7, #0
 80033b0:	4681      	mov	r9, r0
 80033b2:	f340 8083 	ble.w	80034bc <__kernel_rem_pio2f+0x1f0>
 80033b6:	1e62      	subs	r2, r4, #1
 80033b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80033ba:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 80033be:	f1c7 0108 	rsb	r1, r7, #8
 80033c2:	fa45 f301 	asr.w	r3, r5, r1
 80033c6:	441e      	add	r6, r3
 80033c8:	408b      	lsls	r3, r1
 80033ca:	1aed      	subs	r5, r5, r3
 80033cc:	ab0a      	add	r3, sp, #40	@ 0x28
 80033ce:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80033d2:	f1c7 0307 	rsb	r3, r7, #7
 80033d6:	411d      	asrs	r5, r3
 80033d8:	2d00      	cmp	r5, #0
 80033da:	dd7c      	ble.n	80034d6 <__kernel_rem_pio2f+0x20a>
 80033dc:	2200      	movs	r2, #0
 80033de:	4692      	mov	sl, r2
 80033e0:	3601      	adds	r6, #1
 80033e2:	4294      	cmp	r4, r2
 80033e4:	f300 80ac 	bgt.w	8003540 <__kernel_rem_pio2f+0x274>
 80033e8:	2f00      	cmp	r7, #0
 80033ea:	dd05      	ble.n	80033f8 <__kernel_rem_pio2f+0x12c>
 80033ec:	2f01      	cmp	r7, #1
 80033ee:	f000 80b8 	beq.w	8003562 <__kernel_rem_pio2f+0x296>
 80033f2:	2f02      	cmp	r7, #2
 80033f4:	f000 80bf 	beq.w	8003576 <__kernel_rem_pio2f+0x2aa>
 80033f8:	2d02      	cmp	r5, #2
 80033fa:	d16c      	bne.n	80034d6 <__kernel_rem_pio2f+0x20a>
 80033fc:	4649      	mov	r1, r9
 80033fe:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003402:	f7fd fac7 	bl	8000994 <__aeabi_fsub>
 8003406:	4681      	mov	r9, r0
 8003408:	f1ba 0f00 	cmp.w	sl, #0
 800340c:	d063      	beq.n	80034d6 <__kernel_rem_pio2f+0x20a>
 800340e:	4639      	mov	r1, r7
 8003410:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003414:	f000 f9fa 	bl	800380c <scalbnf>
 8003418:	4601      	mov	r1, r0
 800341a:	4648      	mov	r0, r9
 800341c:	f7fd faba 	bl	8000994 <__aeabi_fsub>
 8003420:	4681      	mov	r9, r0
 8003422:	e058      	b.n	80034d6 <__kernel_rem_pio2f+0x20a>
 8003424:	2400      	movs	r4, #0
 8003426:	e768      	b.n	80032fa <__kernel_rem_pio2f+0x2e>
 8003428:	eb18 0f05 	cmn.w	r8, r5
 800342c:	d407      	bmi.n	800343e <__kernel_rem_pio2f+0x172>
 800342e:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8003432:	f7fd fb65 	bl	8000b00 <__aeabi_i2f>
 8003436:	f846 0b04 	str.w	r0, [r6], #4
 800343a:	3501      	adds	r5, #1
 800343c:	e770      	b.n	8003320 <__kernel_rem_pio2f+0x54>
 800343e:	4658      	mov	r0, fp
 8003440:	e7f9      	b.n	8003436 <__kernel_rem_pio2f+0x16a>
 8003442:	9307      	str	r3, [sp, #28]
 8003444:	9b05      	ldr	r3, [sp, #20]
 8003446:	f8da 1000 	ldr.w	r1, [sl]
 800344a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800344e:	f7fd fbab 	bl	8000ba8 <__aeabi_fmul>
 8003452:	4601      	mov	r1, r0
 8003454:	4630      	mov	r0, r6
 8003456:	f7fd fa9f 	bl	8000998 <__addsf3>
 800345a:	4606      	mov	r6, r0
 800345c:	9b07      	ldr	r3, [sp, #28]
 800345e:	f108 0801 	add.w	r8, r8, #1
 8003462:	9a03      	ldr	r2, [sp, #12]
 8003464:	f1aa 0a04 	sub.w	sl, sl, #4
 8003468:	4590      	cmp	r8, r2
 800346a:	ddea      	ble.n	8003442 <__kernel_rem_pio2f+0x176>
 800346c:	f84b 6b04 	str.w	r6, [fp], #4
 8003470:	f109 0901 	add.w	r9, r9, #1
 8003474:	3504      	adds	r5, #4
 8003476:	e75f      	b.n	8003338 <__kernel_rem_pio2f+0x6c>
 8003478:	46aa      	mov	sl, r5
 800347a:	461e      	mov	r6, r3
 800347c:	f04f 0800 	mov.w	r8, #0
 8003480:	e7ef      	b.n	8003462 <__kernel_rem_pio2f+0x196>
 8003482:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8003486:	4658      	mov	r0, fp
 8003488:	f7fd fb8e 	bl	8000ba8 <__aeabi_fmul>
 800348c:	f7fd fd52 	bl	8000f34 <__aeabi_f2iz>
 8003490:	f7fd fb36 	bl	8000b00 <__aeabi_i2f>
 8003494:	4649      	mov	r1, r9
 8003496:	9009      	str	r0, [sp, #36]	@ 0x24
 8003498:	f7fd fb86 	bl	8000ba8 <__aeabi_fmul>
 800349c:	4601      	mov	r1, r0
 800349e:	4658      	mov	r0, fp
 80034a0:	f7fd fa78 	bl	8000994 <__aeabi_fsub>
 80034a4:	f7fd fd46 	bl	8000f34 <__aeabi_f2iz>
 80034a8:	3d01      	subs	r5, #1
 80034aa:	f846 0b04 	str.w	r0, [r6], #4
 80034ae:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 80034b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034b4:	f7fd fa70 	bl	8000998 <__addsf3>
 80034b8:	4683      	mov	fp, r0
 80034ba:	e758      	b.n	800336e <__kernel_rem_pio2f+0xa2>
 80034bc:	d105      	bne.n	80034ca <__kernel_rem_pio2f+0x1fe>
 80034be:	1e63      	subs	r3, r4, #1
 80034c0:	aa0a      	add	r2, sp, #40	@ 0x28
 80034c2:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80034c6:	11ed      	asrs	r5, r5, #7
 80034c8:	e786      	b.n	80033d8 <__kernel_rem_pio2f+0x10c>
 80034ca:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80034ce:	f7fd fd1d 	bl	8000f0c <__aeabi_fcmpge>
 80034d2:	4605      	mov	r5, r0
 80034d4:	bb90      	cbnz	r0, 800353c <__kernel_rem_pio2f+0x270>
 80034d6:	2100      	movs	r1, #0
 80034d8:	4648      	mov	r0, r9
 80034da:	f7fd fcf9 	bl	8000ed0 <__aeabi_fcmpeq>
 80034de:	2800      	cmp	r0, #0
 80034e0:	f000 8090 	beq.w	8003604 <__kernel_rem_pio2f+0x338>
 80034e4:	2200      	movs	r2, #0
 80034e6:	1e63      	subs	r3, r4, #1
 80034e8:	9901      	ldr	r1, [sp, #4]
 80034ea:	428b      	cmp	r3, r1
 80034ec:	da4a      	bge.n	8003584 <__kernel_rem_pio2f+0x2b8>
 80034ee:	2a00      	cmp	r2, #0
 80034f0:	d076      	beq.n	80035e0 <__kernel_rem_pio2f+0x314>
 80034f2:	3c01      	subs	r4, #1
 80034f4:	ab0a      	add	r3, sp, #40	@ 0x28
 80034f6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80034fa:	3f08      	subs	r7, #8
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0f8      	beq.n	80034f2 <__kernel_rem_pio2f+0x226>
 8003500:	4639      	mov	r1, r7
 8003502:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003506:	f000 f981 	bl	800380c <scalbnf>
 800350a:	46a2      	mov	sl, r4
 800350c:	4607      	mov	r7, r0
 800350e:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8003512:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8003516:	f1ba 0f00 	cmp.w	sl, #0
 800351a:	f280 80a1 	bge.w	8003660 <__kernel_rem_pio2f+0x394>
 800351e:	4627      	mov	r7, r4
 8003520:	2200      	movs	r2, #0
 8003522:	2f00      	cmp	r7, #0
 8003524:	f2c0 80cb 	blt.w	80036be <__kernel_rem_pio2f+0x3f2>
 8003528:	a946      	add	r1, sp, #280	@ 0x118
 800352a:	4690      	mov	r8, r2
 800352c:	f04f 0a00 	mov.w	sl, #0
 8003530:	4b18      	ldr	r3, [pc, #96]	@ (8003594 <__kernel_rem_pio2f+0x2c8>)
 8003532:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8003536:	eba4 0907 	sub.w	r9, r4, r7
 800353a:	e0b4      	b.n	80036a6 <__kernel_rem_pio2f+0x3da>
 800353c:	2502      	movs	r5, #2
 800353e:	e74d      	b.n	80033dc <__kernel_rem_pio2f+0x110>
 8003540:	f858 3b04 	ldr.w	r3, [r8], #4
 8003544:	f1ba 0f00 	cmp.w	sl, #0
 8003548:	d108      	bne.n	800355c <__kernel_rem_pio2f+0x290>
 800354a:	b123      	cbz	r3, 8003556 <__kernel_rem_pio2f+0x28a>
 800354c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003550:	f848 3c04 	str.w	r3, [r8, #-4]
 8003554:	2301      	movs	r3, #1
 8003556:	469a      	mov	sl, r3
 8003558:	3201      	adds	r2, #1
 800355a:	e742      	b.n	80033e2 <__kernel_rem_pio2f+0x116>
 800355c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8003560:	e7f6      	b.n	8003550 <__kernel_rem_pio2f+0x284>
 8003562:	1e62      	subs	r2, r4, #1
 8003564:	ab0a      	add	r3, sp, #40	@ 0x28
 8003566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800356a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800356e:	a90a      	add	r1, sp, #40	@ 0x28
 8003570:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003574:	e740      	b.n	80033f8 <__kernel_rem_pio2f+0x12c>
 8003576:	1e62      	subs	r2, r4, #1
 8003578:	ab0a      	add	r3, sp, #40	@ 0x28
 800357a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003582:	e7f4      	b.n	800356e <__kernel_rem_pio2f+0x2a2>
 8003584:	a90a      	add	r1, sp, #40	@ 0x28
 8003586:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800358a:	3b01      	subs	r3, #1
 800358c:	430a      	orrs	r2, r1
 800358e:	e7ab      	b.n	80034e8 <__kernel_rem_pio2f+0x21c>
 8003590:	08003d88 	.word	0x08003d88
 8003594:	08003d5c 	.word	0x08003d5c
 8003598:	3301      	adds	r3, #1
 800359a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800359e:	2900      	cmp	r1, #0
 80035a0:	d0fa      	beq.n	8003598 <__kernel_rem_pio2f+0x2cc>
 80035a2:	9a04      	ldr	r2, [sp, #16]
 80035a4:	a91e      	add	r1, sp, #120	@ 0x78
 80035a6:	18a2      	adds	r2, r4, r2
 80035a8:	1c66      	adds	r6, r4, #1
 80035aa:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 80035ae:	441c      	add	r4, r3
 80035b0:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 80035b4:	42b4      	cmp	r4, r6
 80035b6:	f6ff aecd 	blt.w	8003354 <__kernel_rem_pio2f+0x88>
 80035ba:	9b07      	ldr	r3, [sp, #28]
 80035bc:	46ab      	mov	fp, r5
 80035be:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80035c2:	f7fd fa9d 	bl	8000b00 <__aeabi_i2f>
 80035c6:	f04f 0a00 	mov.w	sl, #0
 80035ca:	f04f 0800 	mov.w	r8, #0
 80035ce:	6028      	str	r0, [r5, #0]
 80035d0:	9b03      	ldr	r3, [sp, #12]
 80035d2:	459a      	cmp	sl, r3
 80035d4:	dd07      	ble.n	80035e6 <__kernel_rem_pio2f+0x31a>
 80035d6:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 80035da:	3504      	adds	r5, #4
 80035dc:	3601      	adds	r6, #1
 80035de:	e7e9      	b.n	80035b4 <__kernel_rem_pio2f+0x2e8>
 80035e0:	2301      	movs	r3, #1
 80035e2:	9a08      	ldr	r2, [sp, #32]
 80035e4:	e7d9      	b.n	800359a <__kernel_rem_pio2f+0x2ce>
 80035e6:	9b05      	ldr	r3, [sp, #20]
 80035e8:	f85b 0904 	ldr.w	r0, [fp], #-4
 80035ec:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80035f0:	f7fd fada 	bl	8000ba8 <__aeabi_fmul>
 80035f4:	4601      	mov	r1, r0
 80035f6:	4640      	mov	r0, r8
 80035f8:	f7fd f9ce 	bl	8000998 <__addsf3>
 80035fc:	f10a 0a01 	add.w	sl, sl, #1
 8003600:	4680      	mov	r8, r0
 8003602:	e7e5      	b.n	80035d0 <__kernel_rem_pio2f+0x304>
 8003604:	9b06      	ldr	r3, [sp, #24]
 8003606:	9a02      	ldr	r2, [sp, #8]
 8003608:	4648      	mov	r0, r9
 800360a:	1a99      	subs	r1, r3, r2
 800360c:	f000 f8fe 	bl	800380c <scalbnf>
 8003610:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003614:	4680      	mov	r8, r0
 8003616:	f7fd fc79 	bl	8000f0c <__aeabi_fcmpge>
 800361a:	b1f8      	cbz	r0, 800365c <__kernel_rem_pio2f+0x390>
 800361c:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8003620:	4640      	mov	r0, r8
 8003622:	f7fd fac1 	bl	8000ba8 <__aeabi_fmul>
 8003626:	f7fd fc85 	bl	8000f34 <__aeabi_f2iz>
 800362a:	f7fd fa69 	bl	8000b00 <__aeabi_i2f>
 800362e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003632:	4681      	mov	r9, r0
 8003634:	f7fd fab8 	bl	8000ba8 <__aeabi_fmul>
 8003638:	4601      	mov	r1, r0
 800363a:	4640      	mov	r0, r8
 800363c:	f7fd f9aa 	bl	8000994 <__aeabi_fsub>
 8003640:	f7fd fc78 	bl	8000f34 <__aeabi_f2iz>
 8003644:	ab0a      	add	r3, sp, #40	@ 0x28
 8003646:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800364a:	4648      	mov	r0, r9
 800364c:	3401      	adds	r4, #1
 800364e:	3708      	adds	r7, #8
 8003650:	f7fd fc70 	bl	8000f34 <__aeabi_f2iz>
 8003654:	ab0a      	add	r3, sp, #40	@ 0x28
 8003656:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800365a:	e751      	b.n	8003500 <__kernel_rem_pio2f+0x234>
 800365c:	4640      	mov	r0, r8
 800365e:	e7f7      	b.n	8003650 <__kernel_rem_pio2f+0x384>
 8003660:	ab0a      	add	r3, sp, #40	@ 0x28
 8003662:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8003666:	f7fd fa4b 	bl	8000b00 <__aeabi_i2f>
 800366a:	4639      	mov	r1, r7
 800366c:	f7fd fa9c 	bl	8000ba8 <__aeabi_fmul>
 8003670:	4649      	mov	r1, r9
 8003672:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8003676:	4638      	mov	r0, r7
 8003678:	f7fd fa96 	bl	8000ba8 <__aeabi_fmul>
 800367c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003680:	4607      	mov	r7, r0
 8003682:	e748      	b.n	8003516 <__kernel_rem_pio2f+0x24a>
 8003684:	f853 0b04 	ldr.w	r0, [r3], #4
 8003688:	f85b 1b04 	ldr.w	r1, [fp], #4
 800368c:	9203      	str	r2, [sp, #12]
 800368e:	9302      	str	r3, [sp, #8]
 8003690:	f7fd fa8a 	bl	8000ba8 <__aeabi_fmul>
 8003694:	4601      	mov	r1, r0
 8003696:	4640      	mov	r0, r8
 8003698:	f7fd f97e 	bl	8000998 <__addsf3>
 800369c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80036a0:	4680      	mov	r8, r0
 80036a2:	f10a 0a01 	add.w	sl, sl, #1
 80036a6:	9901      	ldr	r1, [sp, #4]
 80036a8:	458a      	cmp	sl, r1
 80036aa:	dc01      	bgt.n	80036b0 <__kernel_rem_pio2f+0x3e4>
 80036ac:	45d1      	cmp	r9, sl
 80036ae:	dae9      	bge.n	8003684 <__kernel_rem_pio2f+0x3b8>
 80036b0:	ab5a      	add	r3, sp, #360	@ 0x168
 80036b2:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 80036b6:	f849 8ca0 	str.w	r8, [r9, #-160]
 80036ba:	3f01      	subs	r7, #1
 80036bc:	e731      	b.n	8003522 <__kernel_rem_pio2f+0x256>
 80036be:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	dc07      	bgt.n	80036d4 <__kernel_rem_pio2f+0x408>
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	dc4e      	bgt.n	8003766 <__kernel_rem_pio2f+0x49a>
 80036c8:	d02e      	beq.n	8003728 <__kernel_rem_pio2f+0x45c>
 80036ca:	f006 0007 	and.w	r0, r6, #7
 80036ce:	b05b      	add	sp, #364	@ 0x16c
 80036d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036d4:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d1f7      	bne.n	80036ca <__kernel_rem_pio2f+0x3fe>
 80036da:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 80036de:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 80036e2:	46b8      	mov	r8, r7
 80036e4:	46a2      	mov	sl, r4
 80036e6:	f1ba 0f00 	cmp.w	sl, #0
 80036ea:	dc49      	bgt.n	8003780 <__kernel_rem_pio2f+0x4b4>
 80036ec:	46a1      	mov	r9, r4
 80036ee:	f1b9 0f01 	cmp.w	r9, #1
 80036f2:	dc60      	bgt.n	80037b6 <__kernel_rem_pio2f+0x4ea>
 80036f4:	2000      	movs	r0, #0
 80036f6:	2c01      	cmp	r4, #1
 80036f8:	dc76      	bgt.n	80037e8 <__kernel_rem_pio2f+0x51c>
 80036fa:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 80036fc:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80036fe:	2d00      	cmp	r5, #0
 8003700:	d178      	bne.n	80037f4 <__kernel_rem_pio2f+0x528>
 8003702:	9900      	ldr	r1, [sp, #0]
 8003704:	600a      	str	r2, [r1, #0]
 8003706:	460a      	mov	r2, r1
 8003708:	604b      	str	r3, [r1, #4]
 800370a:	6090      	str	r0, [r2, #8]
 800370c:	e7dd      	b.n	80036ca <__kernel_rem_pio2f+0x3fe>
 800370e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8003712:	f7fd f941 	bl	8000998 <__addsf3>
 8003716:	3c01      	subs	r4, #1
 8003718:	2c00      	cmp	r4, #0
 800371a:	daf8      	bge.n	800370e <__kernel_rem_pio2f+0x442>
 800371c:	b10d      	cbz	r5, 8003722 <__kernel_rem_pio2f+0x456>
 800371e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003722:	9b00      	ldr	r3, [sp, #0]
 8003724:	6018      	str	r0, [r3, #0]
 8003726:	e7d0      	b.n	80036ca <__kernel_rem_pio2f+0x3fe>
 8003728:	2000      	movs	r0, #0
 800372a:	af32      	add	r7, sp, #200	@ 0xc8
 800372c:	e7f4      	b.n	8003718 <__kernel_rem_pio2f+0x44c>
 800372e:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8003732:	f7fd f931 	bl	8000998 <__addsf3>
 8003736:	f108 38ff 	add.w	r8, r8, #4294967295
 800373a:	f1b8 0f00 	cmp.w	r8, #0
 800373e:	daf6      	bge.n	800372e <__kernel_rem_pio2f+0x462>
 8003740:	b1ad      	cbz	r5, 800376e <__kernel_rem_pio2f+0x4a2>
 8003742:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8003746:	9a00      	ldr	r2, [sp, #0]
 8003748:	4601      	mov	r1, r0
 800374a:	6013      	str	r3, [r2, #0]
 800374c:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800374e:	f7fd f921 	bl	8000994 <__aeabi_fsub>
 8003752:	f04f 0801 	mov.w	r8, #1
 8003756:	4544      	cmp	r4, r8
 8003758:	da0b      	bge.n	8003772 <__kernel_rem_pio2f+0x4a6>
 800375a:	b10d      	cbz	r5, 8003760 <__kernel_rem_pio2f+0x494>
 800375c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003760:	9b00      	ldr	r3, [sp, #0]
 8003762:	6058      	str	r0, [r3, #4]
 8003764:	e7b1      	b.n	80036ca <__kernel_rem_pio2f+0x3fe>
 8003766:	46a0      	mov	r8, r4
 8003768:	2000      	movs	r0, #0
 800376a:	af32      	add	r7, sp, #200	@ 0xc8
 800376c:	e7e5      	b.n	800373a <__kernel_rem_pio2f+0x46e>
 800376e:	4603      	mov	r3, r0
 8003770:	e7e9      	b.n	8003746 <__kernel_rem_pio2f+0x47a>
 8003772:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8003776:	f7fd f90f 	bl	8000998 <__addsf3>
 800377a:	f108 0801 	add.w	r8, r8, #1
 800377e:	e7ea      	b.n	8003756 <__kernel_rem_pio2f+0x48a>
 8003780:	f8d8 3000 	ldr.w	r3, [r8]
 8003784:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8003788:	4619      	mov	r1, r3
 800378a:	4610      	mov	r0, r2
 800378c:	9302      	str	r3, [sp, #8]
 800378e:	9201      	str	r2, [sp, #4]
 8003790:	f7fd f902 	bl	8000998 <__addsf3>
 8003794:	9a01      	ldr	r2, [sp, #4]
 8003796:	4601      	mov	r1, r0
 8003798:	4681      	mov	r9, r0
 800379a:	4610      	mov	r0, r2
 800379c:	f7fd f8fa 	bl	8000994 <__aeabi_fsub>
 80037a0:	9b02      	ldr	r3, [sp, #8]
 80037a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80037a6:	4619      	mov	r1, r3
 80037a8:	f7fd f8f6 	bl	8000998 <__addsf3>
 80037ac:	f848 0904 	str.w	r0, [r8], #-4
 80037b0:	f8c8 9000 	str.w	r9, [r8]
 80037b4:	e797      	b.n	80036e6 <__kernel_rem_pio2f+0x41a>
 80037b6:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80037ba:	f8d7 a000 	ldr.w	sl, [r7]
 80037be:	4618      	mov	r0, r3
 80037c0:	4651      	mov	r1, sl
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	f7fd f8e8 	bl	8000998 <__addsf3>
 80037c8:	9b01      	ldr	r3, [sp, #4]
 80037ca:	4601      	mov	r1, r0
 80037cc:	4680      	mov	r8, r0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fd f8e0 	bl	8000994 <__aeabi_fsub>
 80037d4:	4651      	mov	r1, sl
 80037d6:	f7fd f8df 	bl	8000998 <__addsf3>
 80037da:	f847 0904 	str.w	r0, [r7], #-4
 80037de:	f109 39ff 	add.w	r9, r9, #4294967295
 80037e2:	f8c7 8000 	str.w	r8, [r7]
 80037e6:	e782      	b.n	80036ee <__kernel_rem_pio2f+0x422>
 80037e8:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 80037ec:	f7fd f8d4 	bl	8000998 <__addsf3>
 80037f0:	3c01      	subs	r4, #1
 80037f2:	e780      	b.n	80036f6 <__kernel_rem_pio2f+0x42a>
 80037f4:	9900      	ldr	r1, [sp, #0]
 80037f6:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 80037fa:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80037fe:	600a      	str	r2, [r1, #0]
 8003800:	604b      	str	r3, [r1, #4]
 8003802:	460a      	mov	r2, r1
 8003804:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003808:	e77f      	b.n	800370a <__kernel_rem_pio2f+0x43e>
 800380a:	bf00      	nop

0800380c <scalbnf>:
 800380c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8003810:	b538      	push	{r3, r4, r5, lr}
 8003812:	4603      	mov	r3, r0
 8003814:	460d      	mov	r5, r1
 8003816:	4604      	mov	r4, r0
 8003818:	d02e      	beq.n	8003878 <scalbnf+0x6c>
 800381a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800381e:	d304      	bcc.n	800382a <scalbnf+0x1e>
 8003820:	4601      	mov	r1, r0
 8003822:	f7fd f8b9 	bl	8000998 <__addsf3>
 8003826:	4603      	mov	r3, r0
 8003828:	e026      	b.n	8003878 <scalbnf+0x6c>
 800382a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800382e:	d118      	bne.n	8003862 <scalbnf+0x56>
 8003830:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8003834:	f7fd f9b8 	bl	8000ba8 <__aeabi_fmul>
 8003838:	4a17      	ldr	r2, [pc, #92]	@ (8003898 <scalbnf+0x8c>)
 800383a:	4603      	mov	r3, r0
 800383c:	4295      	cmp	r5, r2
 800383e:	db0c      	blt.n	800385a <scalbnf+0x4e>
 8003840:	4604      	mov	r4, r0
 8003842:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8003846:	3a19      	subs	r2, #25
 8003848:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800384c:	428d      	cmp	r5, r1
 800384e:	dd0a      	ble.n	8003866 <scalbnf+0x5a>
 8003850:	4912      	ldr	r1, [pc, #72]	@ (800389c <scalbnf+0x90>)
 8003852:	4618      	mov	r0, r3
 8003854:	f361 001e 	bfi	r0, r1, #0, #31
 8003858:	e000      	b.n	800385c <scalbnf+0x50>
 800385a:	4911      	ldr	r1, [pc, #68]	@ (80038a0 <scalbnf+0x94>)
 800385c:	f7fd f9a4 	bl	8000ba8 <__aeabi_fmul>
 8003860:	e7e1      	b.n	8003826 <scalbnf+0x1a>
 8003862:	0dd2      	lsrs	r2, r2, #23
 8003864:	e7f0      	b.n	8003848 <scalbnf+0x3c>
 8003866:	1951      	adds	r1, r2, r5
 8003868:	29fe      	cmp	r1, #254	@ 0xfe
 800386a:	dcf1      	bgt.n	8003850 <scalbnf+0x44>
 800386c:	2900      	cmp	r1, #0
 800386e:	dd05      	ble.n	800387c <scalbnf+0x70>
 8003870:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8003874:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8003878:	4618      	mov	r0, r3
 800387a:	bd38      	pop	{r3, r4, r5, pc}
 800387c:	f111 0f16 	cmn.w	r1, #22
 8003880:	da01      	bge.n	8003886 <scalbnf+0x7a>
 8003882:	4907      	ldr	r1, [pc, #28]	@ (80038a0 <scalbnf+0x94>)
 8003884:	e7e5      	b.n	8003852 <scalbnf+0x46>
 8003886:	f101 0019 	add.w	r0, r1, #25
 800388a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800388e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8003892:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8003896:	e7e1      	b.n	800385c <scalbnf+0x50>
 8003898:	ffff3cb0 	.word	0xffff3cb0
 800389c:	7149f2ca 	.word	0x7149f2ca
 80038a0:	0da24260 	.word	0x0da24260

080038a4 <floorf>:
 80038a4:	b570      	push	{r4, r5, r6, lr}
 80038a6:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80038aa:	3d7f      	subs	r5, #127	@ 0x7f
 80038ac:	2d16      	cmp	r5, #22
 80038ae:	4601      	mov	r1, r0
 80038b0:	4604      	mov	r4, r0
 80038b2:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 80038b6:	dc26      	bgt.n	8003906 <floorf+0x62>
 80038b8:	2d00      	cmp	r5, #0
 80038ba:	da0f      	bge.n	80038dc <floorf+0x38>
 80038bc:	4917      	ldr	r1, [pc, #92]	@ (800391c <floorf+0x78>)
 80038be:	f7fd f86b 	bl	8000998 <__addsf3>
 80038c2:	2100      	movs	r1, #0
 80038c4:	f7fd fb2c 	bl	8000f20 <__aeabi_fcmpgt>
 80038c8:	b130      	cbz	r0, 80038d8 <floorf+0x34>
 80038ca:	2c00      	cmp	r4, #0
 80038cc:	da23      	bge.n	8003916 <floorf+0x72>
 80038ce:	2e00      	cmp	r6, #0
 80038d0:	4c13      	ldr	r4, [pc, #76]	@ (8003920 <floorf+0x7c>)
 80038d2:	bf08      	it	eq
 80038d4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80038d8:	4621      	mov	r1, r4
 80038da:	e01a      	b.n	8003912 <floorf+0x6e>
 80038dc:	4e11      	ldr	r6, [pc, #68]	@ (8003924 <floorf+0x80>)
 80038de:	412e      	asrs	r6, r5
 80038e0:	4230      	tst	r0, r6
 80038e2:	d016      	beq.n	8003912 <floorf+0x6e>
 80038e4:	490d      	ldr	r1, [pc, #52]	@ (800391c <floorf+0x78>)
 80038e6:	f7fd f857 	bl	8000998 <__addsf3>
 80038ea:	2100      	movs	r1, #0
 80038ec:	f7fd fb18 	bl	8000f20 <__aeabi_fcmpgt>
 80038f0:	2800      	cmp	r0, #0
 80038f2:	d0f1      	beq.n	80038d8 <floorf+0x34>
 80038f4:	2c00      	cmp	r4, #0
 80038f6:	bfbe      	ittt	lt
 80038f8:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 80038fc:	412b      	asrlt	r3, r5
 80038fe:	18e4      	addlt	r4, r4, r3
 8003900:	ea24 0406 	bic.w	r4, r4, r6
 8003904:	e7e8      	b.n	80038d8 <floorf+0x34>
 8003906:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800390a:	d302      	bcc.n	8003912 <floorf+0x6e>
 800390c:	f7fd f844 	bl	8000998 <__addsf3>
 8003910:	4601      	mov	r1, r0
 8003912:	4608      	mov	r0, r1
 8003914:	bd70      	pop	{r4, r5, r6, pc}
 8003916:	2400      	movs	r4, #0
 8003918:	e7de      	b.n	80038d8 <floorf+0x34>
 800391a:	bf00      	nop
 800391c:	7149f2ca 	.word	0x7149f2ca
 8003920:	bf800000 	.word	0xbf800000
 8003924:	007fffff 	.word	0x007fffff

08003928 <memset>:
 8003928:	4603      	mov	r3, r0
 800392a:	4402      	add	r2, r0
 800392c:	4293      	cmp	r3, r2
 800392e:	d100      	bne.n	8003932 <memset+0xa>
 8003930:	4770      	bx	lr
 8003932:	f803 1b01 	strb.w	r1, [r3], #1
 8003936:	e7f9      	b.n	800392c <memset+0x4>

08003938 <__libc_init_array>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	2600      	movs	r6, #0
 800393c:	4d0c      	ldr	r5, [pc, #48]	@ (8003970 <__libc_init_array+0x38>)
 800393e:	4c0d      	ldr	r4, [pc, #52]	@ (8003974 <__libc_init_array+0x3c>)
 8003940:	1b64      	subs	r4, r4, r5
 8003942:	10a4      	asrs	r4, r4, #2
 8003944:	42a6      	cmp	r6, r4
 8003946:	d109      	bne.n	800395c <__libc_init_array+0x24>
 8003948:	f000 f81a 	bl	8003980 <_init>
 800394c:	2600      	movs	r6, #0
 800394e:	4d0a      	ldr	r5, [pc, #40]	@ (8003978 <__libc_init_array+0x40>)
 8003950:	4c0a      	ldr	r4, [pc, #40]	@ (800397c <__libc_init_array+0x44>)
 8003952:	1b64      	subs	r4, r4, r5
 8003954:	10a4      	asrs	r4, r4, #2
 8003956:	42a6      	cmp	r6, r4
 8003958:	d105      	bne.n	8003966 <__libc_init_array+0x2e>
 800395a:	bd70      	pop	{r4, r5, r6, pc}
 800395c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003960:	4798      	blx	r3
 8003962:	3601      	adds	r6, #1
 8003964:	e7ee      	b.n	8003944 <__libc_init_array+0xc>
 8003966:	f855 3b04 	ldr.w	r3, [r5], #4
 800396a:	4798      	blx	r3
 800396c:	3601      	adds	r6, #1
 800396e:	e7f2      	b.n	8003956 <__libc_init_array+0x1e>
 8003970:	08003d94 	.word	0x08003d94
 8003974:	08003d94 	.word	0x08003d94
 8003978:	08003d94 	.word	0x08003d94
 800397c:	08003d9c 	.word	0x08003d9c

08003980 <_init>:
 8003980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003982:	bf00      	nop
 8003984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003986:	bc08      	pop	{r3}
 8003988:	469e      	mov	lr, r3
 800398a:	4770      	bx	lr

0800398c <_fini>:
 800398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398e:	bf00      	nop
 8003990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003992:	bc08      	pop	{r3}
 8003994:	469e      	mov	lr, r3
 8003996:	4770      	bx	lr
