============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:07:21 am
  Module:                 mux_t_be_t_N
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5388 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_132_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_0_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_0_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[0]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (5388 ps) Late External Delay Assertion at pin out[1]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_131_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_1_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_1_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[1]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (5388 ps) Late External Delay Assertion at pin out[2]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_130_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_2_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_2_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[2]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (5388 ps) Late External Delay Assertion at pin out[3]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_129_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_3_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_3_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[3]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (5388 ps) Late External Delay Assertion at pin out[4]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_128_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_4_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_4_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[4]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (5388 ps) Late External Delay Assertion at pin out[5]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_127_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_5_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_5_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[5]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (5388 ps) Late External Delay Assertion at pin out[6]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_126_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_6_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_6_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[6]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (5388 ps) Late External Delay Assertion at pin out[7]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_125_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_7_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_7_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[7]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (5388 ps) Late External Delay Assertion at pin out[8]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[8]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_124_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_8_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_8_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[8]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (5388 ps) Late External Delay Assertion at pin out[9]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[9]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_123_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_9_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_9_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[9]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (5388 ps) Late External Delay Assertion at pin out[10]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[10]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_122_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_10_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_10_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[10]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (5388 ps) Late External Delay Assertion at pin out[11]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[11]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_121_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_11_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_11_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[11]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (5388 ps) Late External Delay Assertion at pin out[12]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[12]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_120_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_12_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_12_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[12]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (5388 ps) Late External Delay Assertion at pin out[13]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[13]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_119_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_13_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_13_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[13]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (5388 ps) Late External Delay Assertion at pin out[14]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[14]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_118_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_14_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_14_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[14]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (5388 ps) Late External Delay Assertion at pin out[15]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[15]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_117_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_15_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_15_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[15]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (5388 ps) Late External Delay Assertion at pin out[16]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[16]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_116_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_16_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_16_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[16]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (5388 ps) Late External Delay Assertion at pin out[17]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[17]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_115_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_17_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_17_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[17]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (5388 ps) Late External Delay Assertion at pin out[18]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[18]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_114_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_18_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_18_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[18]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (5388 ps) Late External Delay Assertion at pin out[19]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[19]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_113_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_19_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_19_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[19]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (5388 ps) Late External Delay Assertion at pin out[20]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[20]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_112_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_20_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_20_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[20]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (5388 ps) Late External Delay Assertion at pin out[21]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[21]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_111_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_21_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_21_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[21]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (5388 ps) Late External Delay Assertion at pin out[22]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[22]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_110_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_22_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_22_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[22]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (5388 ps) Late External Delay Assertion at pin out[23]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[23]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_109_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_23_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_23_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[23]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (5388 ps) Late External Delay Assertion at pin out[24]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[24]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_108_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_24_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_24_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[24]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (5388 ps) Late External Delay Assertion at pin out[25]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[25]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_107_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_25_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_25_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[25]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (5388 ps) Late External Delay Assertion at pin out[26]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[26]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_106_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_26_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_26_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[26]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (5388 ps) Late External Delay Assertion at pin out[27]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[27]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_105_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_27_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_27_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[27]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (5388 ps) Late External Delay Assertion at pin out[28]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[28]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_104_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_28_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_28_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[28]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (5388 ps) Late External Delay Assertion at pin out[29]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[29]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_103_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_29_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_29_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[29]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (5388 ps) Late External Delay Assertion at pin out[30]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[30]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_102_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_30_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_30_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[30]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (5388 ps) Late External Delay Assertion at pin out[31]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[31]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_101_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_31_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_31_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[31]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (5388 ps) Late External Delay Assertion at pin out[32]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[32]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7       
  output_delay             2000            chip.sdc_line_8_100_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_32_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_32_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[32]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (5388 ps) Late External Delay Assertion at pin out[33]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[33]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_99_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_33_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_33_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[33]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (5388 ps) Late External Delay Assertion at pin out[34]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[34]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_98_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_34_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_34_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[34]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (5388 ps) Late External Delay Assertion at pin out[35]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[35]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_97_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_35_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_35_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[35]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (5388 ps) Late External Delay Assertion at pin out[36]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[36]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_96_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_36_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_36_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[36]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (5388 ps) Late External Delay Assertion at pin out[37]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[37]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_95_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_37_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_37_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[37]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (5388 ps) Late External Delay Assertion at pin out[38]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[38]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_94_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_38_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_38_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[38]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (5388 ps) Late External Delay Assertion at pin out[39]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[39]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_93_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_39_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_39_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[39]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (5388 ps) Late External Delay Assertion at pin out[40]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[40]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_92_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_40_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_40_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[40]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (5388 ps) Late External Delay Assertion at pin out[41]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[41]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_91_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_41_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_41_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[41]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (5388 ps) Late External Delay Assertion at pin out[42]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[42]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_90_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_42_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_42_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[42]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (5388 ps) Late External Delay Assertion at pin out[43]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[43]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_89_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_43_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_43_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[43]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (5388 ps) Late External Delay Assertion at pin out[44]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[44]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_88_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_44_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_44_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[44]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (5388 ps) Late External Delay Assertion at pin out[45]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[45]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_87_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_45_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_45_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[45]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (5388 ps) Late External Delay Assertion at pin out[46]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[46]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_86_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_46_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_46_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[46]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (5388 ps) Late External Delay Assertion at pin out[47]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[47]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_85_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_47_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_47_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[47]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (5388 ps) Late External Delay Assertion at pin out[48]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[48]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_84_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_48_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_48_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[48]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (5388 ps) Late External Delay Assertion at pin out[49]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[49]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_83_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_49_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_49_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[49]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.

