{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650198764472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198764472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:02:44 2022 " "Processing started: Sun Apr 17 18:02:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198764472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198764472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198764472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650198764757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650198764757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "test.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/test.VHDL" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/test.VHDL" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "se.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "rf.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "rf.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/rf.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc_1-arc " "Found design unit 3: pc_1-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_1 " "Found entity 2: pc_1" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory " "Found design unit 1: memory" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem-arc " "Found design unit 2: mem-arc" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/mem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "ls.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-arc " "Found design unit 2: fsm-arc" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "DUT.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/DUT.VHDL" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file demux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux " "Found design unit 1: demux" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux_3-arc " "Found design unit 2: demux_3-arc" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_3 " "Found entity 1: demux_3" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/data_path.VHDL" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774847 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/check.VHDL" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "ccr.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "ccr.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774852 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650198774852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"ra\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"rb\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"rc\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm6 fsm.VHDL(24) " "Verilog HDL or VHDL warning at fsm.VHDL(24): object \"imm6\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm9 fsm.VHDL(25) " "Verilog HDL or VHDL warning at fsm.VHDL(25): object \"imm9\" assigned a value but never read" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fsm.VHDL(43) " "VHDL Process Statement warning at fsm.VHDL(43): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(59) " "VHDL Process Statement warning at fsm.VHDL(59): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774882 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(97) " "VHDL Process Statement warning at fsm.VHDL(97): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(98) " "VHDL Process Statement warning at fsm.VHDL(98): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(100) " "VHDL Process Statement warning at fsm.VHDL(100): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(101) " "VHDL Process Statement warning at fsm.VHDL(101): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(106) " "VHDL Process Statement warning at fsm.VHDL(106): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(107) " "VHDL Process Statement warning at fsm.VHDL(107): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(112) " "VHDL Process Statement warning at fsm.VHDL(112): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(115) " "VHDL Process Statement warning at fsm.VHDL(115): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(117) " "VHDL Process Statement warning at fsm.VHDL(117): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(118) " "VHDL Process Statement warning at fsm.VHDL(118): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(120) " "VHDL Process Statement warning at fsm.VHDL(120): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(121) " "VHDL Process Statement warning at fsm.VHDL(121): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.VHDL(126) " "VHDL Process Statement warning at fsm.VHDL(126): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(127) " "VHDL Process Statement warning at fsm.VHDL(127): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(133) " "VHDL Process Statement warning at fsm.VHDL(133): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(135) " "VHDL Process Statement warning at fsm.VHDL(135): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(137) " "VHDL Process Statement warning at fsm.VHDL(137): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(139) " "VHDL Process Statement warning at fsm.VHDL(139): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(141) " "VHDL Process Statement warning at fsm.VHDL(141): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(143) " "VHDL Process Statement warning at fsm.VHDL(143): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(147) " "VHDL Process Statement warning at fsm.VHDL(147): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.VHDL(148) " "VHDL Process Statement warning at fsm.VHDL(148): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(153) " "VHDL Process Statement warning at fsm.VHDL(153): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(155) " "VHDL Process Statement warning at fsm.VHDL(155): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(157) " "VHDL Process Statement warning at fsm.VHDL(157): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(159) " "VHDL Process Statement warning at fsm.VHDL(159): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(163) " "VHDL Process Statement warning at fsm.VHDL(163): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(165) " "VHDL Process Statement warning at fsm.VHDL(165): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(175) " "VHDL Process Statement warning at fsm.VHDL(175): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(177) " "VHDL Process Statement warning at fsm.VHDL(177): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.VHDL(179) " "VHDL Process Statement warning at fsm.VHDL(179): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(189) " "VHDL Process Statement warning at fsm.VHDL(189): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(197) " "VHDL Process Statement warning at fsm.VHDL(197): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(198) " "VHDL Process Statement warning at fsm.VHDL(198): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.VHDL(204) " "VHDL Process Statement warning at fsm.VHDL(204): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next fsm.VHDL(91) " "VHDL Process Statement warning at fsm.VHDL(91): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst fsm.VHDL(91) " "VHDL Process Statement warning at fsm.VHDL(91): inferring latch(es) for signal or variable \"rst\", which holds its previous value in one or more paths through the process" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650198774887 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst fsm.VHDL(91) " "Inferred latch for \"rst\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s22 fsm.VHDL(91) " "Inferred latch for \"y_next.s22\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s20 fsm.VHDL(91) " "Inferred latch for \"y_next.s20\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s18 fsm.VHDL(91) " "Inferred latch for \"y_next.s18\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s17 fsm.VHDL(91) " "Inferred latch for \"y_next.s17\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s16 fsm.VHDL(91) " "Inferred latch for \"y_next.s16\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s15 fsm.VHDL(91) " "Inferred latch for \"y_next.s15\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s14 fsm.VHDL(91) " "Inferred latch for \"y_next.s14\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s13 fsm.VHDL(91) " "Inferred latch for \"y_next.s13\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s12 fsm.VHDL(91) " "Inferred latch for \"y_next.s12\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s10 fsm.VHDL(91) " "Inferred latch for \"y_next.s10\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s7 fsm.VHDL(91) " "Inferred latch for \"y_next.s7\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s5 fsm.VHDL(91) " "Inferred latch for \"y_next.s5\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s4 fsm.VHDL(91) " "Inferred latch for \"y_next.s4\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s3 fsm.VHDL(91) " "Inferred latch for \"y_next.s3\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s2 fsm.VHDL(91) " "Inferred latch for \"y_next.s2\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s1 fsm.VHDL(91) " "Inferred latch for \"y_next.s1\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s0 fsm.VHDL(91) " "Inferred latch for \"y_next.s0\" at fsm.VHDL(91)" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198774892 "|fsm"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "y_present " "Can't recognize finite state machine \"y_present\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1650198774898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control\[3\] GND " "Pin \"control\[3\]\" is stuck at GND" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[6\] GND " "Pin \"control\[6\]\" is stuck at GND" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[8\] VCC " "Pin \"control\[8\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[9\] VCC " "Pin \"control\[9\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[10\] VCC " "Pin \"control\[10\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[11\] VCC " "Pin \"control\[11\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[12\] VCC " "Pin \"control\[12\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[13\] VCC " "Pin \"control\[13\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[14\] VCC " "Pin \"control\[14\]\" is stuck at VCC" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[16\] GND " "Pin \"control\[16\]\" is stuck at GND" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[18\] GND " "Pin \"control\[18\]\" is stuck at GND" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[20\] GND " "Pin \"control\[20\]\" is stuck at GND" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650198775262 "|fsm|control[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650198775262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[4\] " "No output dependent on input pin \"I\[4\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[5\] " "No output dependent on input pin \"I\[5\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[6\] " "No output dependent on input pin \"I\[6\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[7\] " "No output dependent on input pin \"I\[7\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[8\] " "No output dependent on input pin \"I\[8\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[9\] " "No output dependent on input pin \"I\[9\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[10\] " "No output dependent on input pin \"I\[10\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[13\] " "No output dependent on input pin \"I\[13\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ccr\[0\] " "No output dependent on input pin \"ccr\[0\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|ccr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ccr\[1\] " "No output dependent on input pin \"ccr\[1\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|ccr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cf\[0\] " "No output dependent on input pin \"cf\[0\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|cf[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cf\[1\] " "No output dependent on input pin \"cf\[1\]\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|cf[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "fsm.VHDL" "" { Text "D:/Projects/IITB_RISC_Multicycle/fsm.VHDL" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650198775272 "|fsm|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650198775272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650198775272 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650198775272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650198775272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650198775272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198775322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:02:55 2022 " "Processing ended: Sun Apr 17 18:02:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198775322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198775322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198775322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650198775322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650198777552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198777552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:02:56 2022 " "Processing started: Sun Apr 17 18:02:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198777552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650198777552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risc -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650198777552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650198778377 ""}
{ "Info" "0" "" "Project  = risc" {  } {  } 0 0 "Project  = risc" 0 0 "Fitter" 0 0 1650198778377 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1650198778377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650198778432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650198778432 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650198778432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650198778517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650198778517 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650198778607 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650198778614 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650198778892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650198778892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650198778892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650198778892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650198778892 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650198778892 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650198778932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1650198779012 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650198779012 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650198779022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650198779022 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650198779030 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650198779032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1650198779037 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1650198779042 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1650198779045 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1650198779052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1650198779052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650198779052 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 22 22 0 " "Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 22 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650198779052 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650198779052 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650198779052 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650198779052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650198779052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650198779052 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650198779052 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650198779052 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650198779052 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650198779102 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650198779112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650198779262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650198779282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650198779292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650198779342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650198779342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650198779342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/Projects/IITB_RISC_Multicycle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650198779437 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650198779437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650198779452 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650198779452 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650198779452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650198779452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650198779472 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650198779482 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1650198779522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/IITB_RISC_Multicycle/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Projects/IITB_RISC_Multicycle/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650198779562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5332 " "Peak virtual memory: 5332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198779624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:02:59 2022 " "Processing ended: Sun Apr 17 18:02:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198779624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198779624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198779624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650198779624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650198781234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198781234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:03:01 2022 " "Processing started: Sun Apr 17 18:03:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198781234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650198781234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off risc -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650198781234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650198781482 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650198781537 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650198781543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198781712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:03:01 2022 " "Processing ended: Sun Apr 17 18:03:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198781712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198781712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198781712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650198781712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650198782302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650198783133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198783133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:03:02 2022 " "Processing started: Sun Apr 17 18:03:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198783133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650198783133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta risc -c DUT " "Command: quartus_sta risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650198783133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650198783324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650198783433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650198783433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650198783482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650198783482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650198783554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650198783597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650198783622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650198783622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1650198783622 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1650198783622 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650198783632 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1650198783637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650198783642 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650198783642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650198783642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650198783647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650198783652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650198783652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650198783652 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1650198783657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650198783665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650198783665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198783732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:03:03 2022 " "Processing ended: Sun Apr 17 18:03:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198783732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198783732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198783732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650198783732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650198785225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198785225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:03:05 2022 " "Processing started: Sun Apr 17 18:03:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198785225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650198785225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off risc -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650198785225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650198785587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho D:/Projects/IITB_RISC_Multicycle/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"D:/Projects/IITB_RISC_Multicycle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650198785627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198785654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:03:05 2022 " "Processing ended: Sun Apr 17 18:03:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198785654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198785654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198785654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650198785654 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650198786292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650198792962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198792962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:03:12 2022 " "Processing started: Sun Apr 17 18:03:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198792962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650198792962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp risc -c DUT --netlist_type=sgate " "Command: quartus_npp risc -c DUT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650198792962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650198793802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198793822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:03:13 2022 " "Processing ended: Sun Apr 17 18:03:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198793822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198793822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198793822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650198793822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650198794792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650198794792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 18:03:14 2022 " "Processing started: Sun Apr 17 18:03:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650198794792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650198794792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp risc -c DUT --netlist_type=sm_process " "Command: quartus_npp risc -c DUT --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650198794792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650198794952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650198794955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 18:03:14 2022 " "Processing ended: Sun Apr 17 18:03:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650198794955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650198794955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650198794955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650198794955 ""}
