Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Mar 14 12:24:42 2022
| Host             : DESKTOP-VTPCSON running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7s100fgga676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.869        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.742        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 80.4         |
| Junction Temperature (C) | 29.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.246 |       33 |       --- |             --- |
| Slice Logic              |     0.092 |    96196 |       --- |             --- |
|   LUT as Logic           |     0.074 |    34758 |     64000 |           54.31 |
|   CARRY4                 |     0.009 |     6083 |     16000 |           38.02 |
|   Register               |     0.007 |    41134 |    128000 |           32.14 |
|   LUT as Distributed RAM |     0.001 |     1676 |     17600 |            9.52 |
|   LUT as Shift Register  |    <0.001 |      305 |     17600 |            1.73 |
|   F7/F8 Muxes            |    <0.001 |      819 |     64000 |            1.28 |
|   Others                 |     0.000 |     2468 |       --- |             --- |
| Signals                  |     0.127 |    73379 |       --- |             --- |
| Block RAM                |     0.132 |       85 |       120 |           70.83 |
| MMCM                     |     0.408 |        4 |         8 |           50.00 |
| PLL                      |     0.115 |        1 |         8 |           12.50 |
| I/O                      |     0.508 |      281 |       400 |           70.25 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.869 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.676 |       0.657 |      0.019 |
| Vccaux    |       1.800 |     0.479 |       0.457 |      0.022 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.052 |       0.049 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.121 |       0.117 |      0.004 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.009 |      0.006 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_ddr3_idelay_clk_wiz                                                                                                                              | DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz                                                                                                                                                             |            10.0 |
| clk_out1_idelay_discr_clk_wiz                                                                                                                             | IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz                                                                                                                                                           |             8.3 |
| clk_out1_lclk_adcclk_wiz                                                                                                                                  | LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz                                                                                                                                                                     |             8.3 |
| clk_out2_ddr3_idelay_clk_wiz                                                                                                                              | DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz                                                                                                                                                             |             5.0 |
| clk_out2_idelay_discr_clk_wiz                                                                                                                             | IDELAY_DISCR_CLK_WIZ_0/inst/clk_out2_idelay_discr_clk_wiz                                                                                                                                                           |             2.1 |
| clk_out2_lclk_adcclk_wiz                                                                                                                                  | LCLK_ADCCLK_WIZ_0/inst/clk_out2_lclk_adcclk_wiz                                                                                                                                                                     |             2.8 |
| clk_pll_i                                                                                                                                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            12.3 |
| clkfbout_ddr3_idelay_clk_wiz                                                                                                                              | DDR3_IDELAY_CLK_WIZ_0/inst/clkfbout_ddr3_idelay_clk_wiz                                                                                                                                                             |            50.0 |
| clkfbout_idelay_discr_clk_wiz                                                                                                                             | IDELAY_DISCR_CLK_WIZ_0/inst/clkfbout_idelay_discr_clk_wiz                                                                                                                                                           |            50.0 |
| clkfbout_lclk_adcclk_wiz                                                                                                                                  | LCLK_ADCCLK_WIZ_0/inst/clkfbout_lclk_adcclk_wiz                                                                                                                                                                     |            50.0 |
| fpga_clk                                                                                                                                                  | FPGA_CLOCK_P                                                                                                                                                                                                        |            50.0 |
| freq_refclk                                                                                                                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                            | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.3 |
| mem_refclk                                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.1 |
| oserdes_clk                                                                                                                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.1 |
| oserdes_clk_1                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.1 |
| oserdes_clk_2                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.1 |
| oserdes_clk_3                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.1 |
| oserdes_clkdiv                                                                                                                                            | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            12.3 |
| oserdes_clkdiv_1                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.2 |
| pll_clk3_out                                                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            12.3 |
| pll_clkfbout                                                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |            10.0 |
| sync_pulse                                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            49.2 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| top                                      |     1.742 |
|   AD5668_SPI                             |     0.008 |
|     IILC_MISO_0                          |     0.002 |
|     IILC_MOSI_0                          |     0.002 |
|     IILC_SCLK_0                          |     0.002 |
|   ADC3424_SPI                            |     0.009 |
|     IILC_MISO_0                          |     0.002 |
|     IILC_MOSI_0                          |     0.003 |
|     IILC_SCLK_0                          |     0.002 |
|   ADS8332_SPI                            |     0.009 |
|     IILC_MISO_0                          |     0.002 |
|     IILC_MOSI_0                          |     0.003 |
|     IILC_SCLK_0                          |     0.002 |
|   DDR3_IDELAY_CLK_WIZ_0                  |     0.106 |
|     inst                                 |     0.106 |
|   DDR3_MUX                               |     0.002 |
|   DDR3_TRANSFER_0                        |     0.621 |
|     MIG_7_SERIES                         |     0.617 |
|       u_mig_7series_0_mig                |     0.615 |
|     PG_TRANS_CTRL                        |     0.003 |
|   HBUF_CTRL_0                            |     0.017 |
|     DDR3_PG_DPRAM_0                      |     0.007 |
|       U0                                 |     0.007 |
|     READER_DPRAM_0                       |     0.004 |
|       U0                                 |     0.004 |
|   I2CM_0                                 |     0.003 |
|     I2C_BYTE_0                           |     0.002 |
|   ICM_TIME_TRANSFER                      |     0.003 |
|     ICM_LTC_DES                          |     0.001 |
|   IDELAY_DISCR_CLK_WIZ_0                 |     0.105 |
|     inst                                 |     0.105 |
|   LCLK_ADCCLK_WIZ_0                      |     0.111 |
|     inst                                 |     0.111 |
|   LTC_0                                  |     0.009 |
|   PULSER_0                               |     0.002 |
|   PULSER_1                               |     0.002 |
|   PULSER_2                               |     0.002 |
|   PULSER_3                               |     0.002 |
|   PULSER_4                               |     0.002 |
|   PULSER_5                               |     0.002 |
|   WVB_READER                             |     0.032 |
|     HDR_DATA_MUX                         |     0.003 |
|     RD_CTRL                              |     0.003 |
|   XDOM_0                                 |     0.040 |
|     CRSM_0                               |     0.004 |
|     PG_DPRAM                             |     0.018 |
|       U0                                 |     0.018 |
|     RDOUT_DPRAM                          |     0.003 |
|       U0                                 |     0.003 |
|     UART_DEBUG_0                         |     0.003 |
|       UART_PROC_HS_0                     |     0.002 |
|     UART_ICM_0                           |     0.003 |
|       UART_PROC_HS_0                     |     0.002 |
|   adc_discr_iface_gen[0].ADC_DISCR_CHAN  |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[10].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[11].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[12].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[13].ADC_DISCR_CHAN |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[14].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[15].ADC_DISCR_CHAN |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[16].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[17].ADC_DISCR_CHAN |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[18].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[19].ADC_DISCR_CHAN |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[1].ADC_DISCR_CHAN  |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[20].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[21].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[22].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[23].ADC_DISCR_CHAN |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[2].ADC_DISCR_CHAN  |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[3].ADC_DISCR_CHAN  |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[4].ADC_DISCR_CHAN  |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[5].ADC_DISCR_CHAN  |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[6].ADC_DISCR_CHAN  |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[7].ADC_DISCR_CHAN  |     0.006 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[8].ADC_DISCR_CHAN  |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   adc_discr_iface_gen[9].ADC_DISCR_CHAN  |     0.007 |
|     ADC_SERDES_0                         |     0.003 |
|       inst                               |     0.003 |
|     ADC_SERDES_1                         |     0.003 |
|       inst                               |     0.003 |
|   clk_IO_0                               |     0.018 |
|     OBUF_ADC_CLOCK                       |     0.018 |
|   clk_IO_1                               |     0.018 |
|     OBUF_ADC_CLOCK                       |     0.018 |
|   clk_IO_2                               |     0.018 |
|     OBUF_ADC_CLOCK                       |     0.018 |
|   clk_IO_3                               |     0.018 |
|     OBUF_ADC_CLOCK                       |     0.018 |
|   clk_IO_4                               |     0.018 |
|     OBUF_ADC_CLOCK                       |     0.018 |
|   clk_IO_5                               |     0.018 |
|     OBUF_ADC_CLOCK                       |     0.018 |
|   scaler_gen[0].DISC_SCALER              |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[0].THRESH_SCALER            |     0.002 |
|   scaler_gen[10].DISC_SCALER             |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[10].THRESH_SCALER           |     0.002 |
|   scaler_gen[11].DISC_SCALER             |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[11].THRESH_SCALER           |     0.002 |
|   scaler_gen[12].DISC_SCALER             |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[12].THRESH_SCALER           |     0.002 |
|   scaler_gen[13].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[13].THRESH_SCALER           |     0.002 |
|   scaler_gen[14].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[14].THRESH_SCALER           |     0.002 |
|   scaler_gen[15].DISC_SCALER             |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[15].THRESH_SCALER           |     0.002 |
|   scaler_gen[16].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[16].THRESH_SCALER           |     0.002 |
|   scaler_gen[17].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[17].THRESH_SCALER           |     0.002 |
|   scaler_gen[18].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[18].THRESH_SCALER           |     0.002 |
|   scaler_gen[19].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[19].THRESH_SCALER           |     0.002 |
|   scaler_gen[1].DISC_SCALER              |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[1].THRESH_SCALER            |     0.002 |
|   scaler_gen[20].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[20].THRESH_SCALER           |     0.002 |
|   scaler_gen[21].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[21].THRESH_SCALER           |     0.002 |
|   scaler_gen[22].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[22].THRESH_SCALER           |     0.002 |
|   scaler_gen[23].DISC_SCALER             |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[23].THRESH_SCALER           |     0.002 |
|   scaler_gen[2].DISC_SCALER              |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[2].THRESH_SCALER            |     0.002 |
|   scaler_gen[3].DISC_SCALER              |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[3].THRESH_SCALER            |     0.002 |
|   scaler_gen[4].DISC_SCALER              |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[4].THRESH_SCALER            |     0.002 |
|   scaler_gen[5].DISC_SCALER              |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[5].THRESH_SCALER            |     0.002 |
|   scaler_gen[6].DISC_SCALER              |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[6].THRESH_SCALER            |     0.002 |
|   scaler_gen[7].DISC_SCALER              |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[7].THRESH_SCALER            |     0.002 |
|   scaler_gen[8].DISC_SCALER              |     0.003 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[8].THRESH_SCALER            |     0.002 |
|   scaler_gen[9].DISC_SCALER              |     0.002 |
|     INH_GEN                              |     0.001 |
|   scaler_gen[9].THRESH_SCALER            |     0.002 |
|   waveform_acq_gen[0].WFM_ACQ            |     0.012 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[10].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[11].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[12].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[13].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[14].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[15].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[16].WFM_ACQ           |     0.012 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[17].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.008 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[18].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.008 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[19].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[1].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[20].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[21].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[22].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[23].WFM_ACQ           |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[2].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[3].WFM_ACQ            |     0.012 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[4].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[5].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[6].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[7].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[8].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
|   waveform_acq_gen[9].WFM_ACQ            |     0.011 |
|     ROLLING_BSUM                         |     0.002 |
|     WVB                                  |     0.009 |
|       PTB                                |     0.001 |
|       WBS                                |     0.005 |
|       WR_CTRL                            |     0.003 |
+------------------------------------------+-----------+


