# Generated by Yosys 0.9+4251 (git sha1 e6f3d1c2, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 583
attribute \keep 1
attribute \hdlname "\\fifo_sync"
attribute \dynports 1
attribute \top 1
attribute \src "fifo_sync.v:9.1-270.10"
module \fifo_sync
  parameter \DATA_WIDTH 8
  parameter \ADDR_WIDTH 9
  attribute \src "fifo_sync.v:195.2-197.20"
  wire $0$formal$fifo_sync.v:196$15_CHECK[0:0]$86
  attribute \src "fifo_sync.v:195.2-197.20"
  wire $0$formal$fifo_sync.v:196$15_EN[0:0]$87
  attribute \src "fifo_sync.v:201.2-204.5"
  wire $0$formal$fifo_sync.v:202$16_CHECK[0:0]$91
  attribute \src "fifo_sync.v:207.2-214.5"
  wire $0$formal$fifo_sync.v:208$17_CHECK[0:0]$101
  attribute \src "fifo_sync.v:207.2-214.5"
  wire $0$formal$fifo_sync.v:208$17_EN[0:0]$102
  attribute \src "fifo_sync.v:207.2-214.5"
  wire $0$formal$fifo_sync.v:209$18_CHECK[0:0]$103
  attribute \src "fifo_sync.v:207.2-214.5"
  wire $0$formal$fifo_sync.v:210$19_CHECK[0:0]$105
  attribute \src "fifo_sync.v:207.2-214.5"
  wire $0$formal$fifo_sync.v:211$20_CHECK[0:0]$107
  attribute \src "fifo_sync.v:220.2-222.27"
  wire $0$formal$fifo_sync.v:221$21_CHECK[0:0]$120
  attribute \src "fifo_sync.v:220.2-222.27"
  wire $0$formal$fifo_sync.v:221$21_EN[0:0]$121
  attribute \src "fifo_sync.v:225.2-234.5"
  wire $0$formal$fifo_sync.v:227$22_CHECK[0:0]$124
  attribute \src "fifo_sync.v:225.2-234.5"
  wire $0$formal$fifo_sync.v:230$23_CHECK[0:0]$126
  attribute \src "fifo_sync.v:237.2-244.5"
  wire $0$formal$fifo_sync.v:238$24_CHECK[0:0]$131
  attribute \src "fifo_sync.v:237.2-244.5"
  wire $0$formal$fifo_sync.v:238$24_EN[0:0]$132
  attribute \src "fifo_sync.v:237.2-244.5"
  wire $0$formal$fifo_sync.v:241$25_CHECK[0:0]$133
  attribute \src "fifo_sync.v:237.2-244.5"
  wire $0$formal$fifo_sync.v:241$25_EN[0:0]$134
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$formal$fifo_sync.v:249$26_CHECK[0:0]$146
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$formal$fifo_sync.v:253$27_CHECK[0:0]$148
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$formal$fifo_sync.v:254$28_CHECK[0:0]$150
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$formal$fifo_sync.v:260$29_CHECK[0:0]$152
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$formal$fifo_sync.v:261$30_CHECK[0:0]$154
  attribute \src "fifo_sync.v:50.2-53.5"
  wire width 9 $0$memwr$\mem$fifo_sync.v:52$14_ADDR[8:0]$33
  attribute \src "fifo_sync.v:50.2-53.5"
  wire width 8 $0$memwr$\mem$fifo_sync.v:52$14_DATA[7:0]$34
  attribute \src "fifo_sync.v:50.2-53.5"
  wire width 8 $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$past$fifo_sync.v:249$6$0[0:0]$138
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$past$fifo_sync.v:253$8$0[0:0]$140
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$past$fifo_sync.v:260$11$0[0:0]$143
  attribute \src "fifo_sync.v:247.2-266.5"
  wire $0$past$fifo_sync.v:260$12$0[0:0]$144
  wire width 9 $add$fifo_sync.v:128$56_Y
  attribute \src "fifo_sync.v:75.17-75.25"
  attribute \unused_bits "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$fifo_sync.v:75$45_Y
  wire $auto$opt_dff.cc:197:make_patterns_logic$559
  wire $auto$opt_dff.cc:197:make_patterns_logic$563
  wire $auto$opt_dff.cc:222:make_patterns_logic$545
  wire $auto$opt_dff.cc:222:make_patterns_logic$553
  wire $auto$opt_dff.cc:256:combine_resets$574
  wire $auto$rtlil.cc:2180:Not$552
  wire $auto$rtlil.cc:2180:Not$573
  wire $auto$rtlil.cc:2870:Anyseq$486
  wire $auto$rtlil.cc:2870:Anyseq$488
  wire $auto$rtlil.cc:2870:Anyseq$490
  wire $auto$rtlil.cc:2870:Anyseq$492
  wire $auto$rtlil.cc:2870:Anyseq$494
  wire $auto$rtlil.cc:2870:Anyseq$496
  wire $auto$rtlil.cc:2870:Anyseq$498
  wire $auto$rtlil.cc:2870:Anyseq$500
  wire $auto$rtlil.cc:2870:Anyseq$502
  wire $auto$rtlil.cc:2870:Anyseq$504
  wire $auto$rtlil.cc:2870:Anyseq$506
  wire $auto$rtlil.cc:2870:Anyseq$508
  wire $auto$rtlil.cc:2870:Anyseq$510
  wire $auto$rtlil.cc:2870:Anyseq$512
  wire $auto$rtlil.cc:2870:Anyseq$514
  wire $auto$rtlil.cc:2870:Anyseq$516
  wire $auto$rtlil.cc:2870:Anyseq$518
  wire $auto$rtlil.cc:2870:Anyseq$520
  wire $auto$rtlil.cc:2870:Anyseq$522
  wire $auto$rtlil.cc:2870:Anyseq$524
  wire $auto$rtlil.cc:2870:Anyseq$526
  wire $auto$rtlil.cc:2870:Anyseq$528
  wire $auto$rtlil.cc:2870:Anyseq$530
  wire $auto$rtlil.cc:2870:Anyseq$532
  wire $auto$rtlil.cc:2870:Anyseq$534
  wire $auto$rtlil.cc:2870:Anyseq$536
  wire width 8 $auto$rtlil.cc:2870:Anyseq$538
  wire width 9 $auto$rtlil.cc:2870:Anyseq$540
  wire $auto$rtlil.cc:2870:Anyseq$542
  attribute \src "fifo_sync.v:130.13-130.21"
  attribute \unused_bits "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$484
  attribute \src "fifo_sync.v:154.15-154.32"
  wire $eq$fifo_sync.v:154$73_Y
  attribute \src "fifo_sync.v:159.15-159.31"
  wire $eq$fifo_sync.v:159$78_Y
  attribute \src "fifo_sync.v:209.11-209.18"
  wire $eq$fifo_sync.v:209$114_Y
  attribute \src "fifo_sync.v:210.11-210.18"
  wire $eq$fifo_sync.v:210$115_Y
  attribute \src "fifo_sync.v:211.11-211.18"
  wire $eq$fifo_sync.v:211$116_Y
  attribute \src "fifo_sync.v:212.11-212.18"
  wire $eq$fifo_sync.v:212$117_Y
  attribute \src "fifo_sync.v:222.11-222.25"
  wire $eq$fifo_sync.v:222$122_Y
  attribute \src "fifo_sync.v:227.7-227.18"
  wire $eq$fifo_sync.v:227$128_Y
  attribute \src "fifo_sync.v:238.6-238.34"
  wire $eq$fifo_sync.v:238$135_Y
  attribute \src "fifo_sync.v:255.13-255.32"
  wire $eq$fifo_sync.v:255$158_Y
  attribute \src "fifo_sync.v:262.13-262.32"
  wire $eq$fifo_sync.v:262$161_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:221$21_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:221$21_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:227$22_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:227$22_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:230$23_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:230$23_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:238$24_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:238$24_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:241$25_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:241$25_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:249$26_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:249$26_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:253$27_CHECK
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:254$28_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:254$28_EN
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:260$29_CHECK
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:261$30_CHECK
  attribute \init 1'0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $formal$fifo_sync.v:261$30_EN
  attribute \src "fifo_sync.v:127.7-127.20"
  wire $logic_and$fifo_sync.v:127$53_Y
  attribute \src "fifo_sync.v:127.7-127.29"
  wire $logic_and$fifo_sync.v:127$55_Y
  attribute \src "fifo_sync.v:129.12-129.25"
  wire $logic_and$fifo_sync.v:129$58_Y
  attribute \src "fifo_sync.v:129.12-129.35"
  wire $logic_and$fifo_sync.v:129$60_Y
  attribute \src "fifo_sync.v:131.12-131.24"
  wire $logic_and$fifo_sync.v:131$62_Y
  attribute \src "fifo_sync.v:131.12-131.33"
  wire $logic_and$fifo_sync.v:131$63_Y
  attribute \src "fifo_sync.v:165.12-165.34"
  wire $logic_and$fifo_sync.v:165$83_Y
  attribute \src "fifo_sync.v:208.7-208.12"
  wire $logic_and$fifo_sync.v:208$112_Y
  attribute \src "fifo_sync.v:253.8-253.43"
  wire $logic_and$fifo_sync.v:253$157_Y
  attribute \src "fifo_sync.v:260.8-260.37"
  wire $logic_and$fifo_sync.v:260$159_Y
  attribute \src "fifo_sync.v:260.8-260.76"
  wire $logic_and$fifo_sync.v:260$160_Y
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $logic_not$fifo_sync.v:0$110_Y
  attribute \src "fifo_sync.v:127.24-127.29"
  wire $logic_not$fifo_sync.v:127$54_Y
  attribute \src "fifo_sync.v:129.20-129.25"
  wire $logic_not$fifo_sync.v:129$57_Y
  attribute \src "fifo_sync.v:129.29-129.35"
  wire $logic_not$fifo_sync.v:129$59_Y
  attribute \src "fifo_sync.v:203.19-203.30"
  wire $logic_not$fifo_sync.v:203$93_Y
  attribute \src "fifo_sync.v:250.12-250.20"
  wire $logic_not$fifo_sync.v:250$156_Y
  attribute \src "fifo_sync.v:74.8-74.21"
  wire $logic_or$fifo_sync.v:74$44_Y
  attribute \src "fifo_sync.v:60.14-60.17"
  wire width 8 $memrd$\mem$fifo_sync.v:60$40_DATA
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:209$2$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:210$3$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:211$4$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:212$5$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:249$6$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:253$7$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:253$8$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire width 9 $past$fifo_sync.v:255$9$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:260$10$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:260$11$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire $past$fifo_sync.v:260$12$0
  attribute \src "fifo_sync.v:0.0-0.0"
  wire width 9 $past$fifo_sync.v:262$13$0
  wire $procmux$221_Y
  wire $procmux$226_Y
  wire $procmux$230_Y
  wire $procmux$237_Y
  wire $procmux$240_Y
  wire $procmux$251_Y
  wire $procmux$254_Y
  wire $procmux$258_Y
  wire $procmux$265_Y
  wire $procmux$268_Y
  wire $procmux$279_Y
  wire $procmux$282_Y
  wire $procmux$299_Y
  wire $procmux$304_Y
  wire $procmux$309_Y
  wire $procmux$314_Y
  wire $procmux$342_Y
  wire $procmux$345_Y
  wire $procmux$348_Y
  wire $procmux$351_Y
  wire $procmux$358_Y
  wire $procmux$361_Y
  wire $procmux$364_Y
  wire width 9 $procmux$370_Y
  wire width 9 $procmux$373_Y
  wire width 9 $procmux$376_Y
  wire $procmux$390_Y
  wire $procmux$406_Y
  attribute \init 1'0
  attribute \src "fifo_sync.v:41.24-41.29"
  wire \empty
  attribute \src "fifo_sync.v:218.24-218.30"
  wire width 9 \f_fill
  attribute \src "fifo_sync.v:200.6-200.16"
  wire \f_last_clk
  attribute \init 1'0
  attribute \src "fifo_sync.v:189.6-189.18"
  wire \f_past_valid
  attribute \init 9'000000000
  attribute \src "fifo_sync.v:31.24-31.28"
  wire width 9 \fill
  attribute \init 1'0
  attribute \src "fifo_sync.v:40.24-40.28"
  wire \full
  attribute \src "fifo_sync.v:14.35-14.40"
  wire input 1 \i_clk
  attribute \src "fifo_sync.v:18.35-18.41"
  wire input 4 \i_data
  attribute \src "fifo_sync.v:20.35-20.39"
  wire input 5 \i_rd
  attribute \src "fifo_sync.v:15.35-15.41"
  wire input 2 \i_rstn
  attribute \src "fifo_sync.v:17.35-17.39"
  wire input 3 \i_wr
  attribute \src "fifo_sync.v:21.35-21.41"
  wire width 8 output 6 \o_data
  attribute \src "fifo_sync.v:24.35-24.42"
  wire output 8 \o_error
  attribute \src "fifo_sync.v:23.35-23.43"
  wire width 11 output 7 \o_status
  attribute \init 1'0
  attribute \src "fifo_sync.v:32.24-32.31"
  wire \overrun
  attribute \init 9'000000000
  attribute \src "fifo_sync.v:37.24-37.28"
  wire width 9 \rptr
  attribute \src "fifo_sync.v:38.24-38.32"
  wire width 9 \rptr_nxt
  attribute \init 1'0
  attribute \src "fifo_sync.v:33.24-33.32"
  wire \underrun
  attribute \init 9'000000000
  attribute \src "fifo_sync.v:35.24-35.28"
  wire width 9 \wptr
  attribute \src "fifo_sync.v:36.24-36.33"
  wire width 9 \wptr_nxt2
  attribute \src "fifo_sync.v:128.13-128.21"
  cell $add $add$fifo_sync.v:128$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \fill
    connect \B 1'1
    connect \Y $add$fifo_sync.v:128$56_Y
  end
  attribute \src "fifo_sync.v:144.21-144.29"
  cell $add $add$fifo_sync.v:144$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \wptr
    connect \B 2'10
    connect \Y \wptr_nxt2
  end
  attribute \src "fifo_sync.v:145.21-145.29"
  cell $add $add$fifo_sync.v:145$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \rptr
    connect \B 1'1
    connect \Y \rptr_nxt
  end
  attribute \src "fifo_sync.v:75.17-75.25"
  cell $add $add$fifo_sync.v:75$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \wptr
    connect \B 1'1
    connect \Y $add$fifo_sync.v:75$45_Y [8:0]
  end
  attribute \src "fifo_sync.v:221.19-222.26"
  cell $assert $assert$fifo_sync.v:221$172
    connect \A $formal$fifo_sync.v:221$21_CHECK
    connect \EN $formal$fifo_sync.v:221$21_EN
  end
  attribute \src "fifo_sync.v:227.25-228.18"
  cell $assert $assert$fifo_sync.v:227$173
    connect \A $formal$fifo_sync.v:227$22_CHECK
    connect \EN $formal$fifo_sync.v:227$22_EN
  end
  attribute \src "fifo_sync.v:230.14-231.19"
  cell $assert $assert$fifo_sync.v:230$174
    connect \A $formal$fifo_sync.v:230$23_CHECK
    connect \EN $formal$fifo_sync.v:230$23_EN
  end
  attribute \src "fifo_sync.v:238.41-239.16"
  cell $assert $assert$fifo_sync.v:238$175
    connect \A $formal$fifo_sync.v:238$24_CHECK
    connect \EN $formal$fifo_sync.v:238$24_EN
  end
  attribute \src "fifo_sync.v:241.13-242.17"
  cell $assert $assert$fifo_sync.v:241$176
    connect \A $formal$fifo_sync.v:241$25_CHECK
    connect \EN $formal$fifo_sync.v:241$25_EN
  end
  attribute \src "fifo_sync.v:249.22-250.21"
  cell $assert $assert$fifo_sync.v:249$177
    connect \A $formal$fifo_sync.v:249$26_CHECK
    connect \EN $formal$fifo_sync.v:249$26_EN
  end
  attribute \src "fifo_sync.v:253.50-254.21"
  cell $assert $assert$fifo_sync.v:253$178
    connect \A $formal$fifo_sync.v:253$27_CHECK
    connect \EN $formal$fifo_sync.v:254$28_EN
  end
  attribute \src "fifo_sync.v:254.22-255.33"
  cell $assert $assert$fifo_sync.v:254$179
    connect \A $formal$fifo_sync.v:254$28_CHECK
    connect \EN $formal$fifo_sync.v:254$28_EN
  end
  attribute \src "fifo_sync.v:260.83-261.21"
  cell $assert $assert$fifo_sync.v:260$180
    connect \A $formal$fifo_sync.v:260$29_CHECK
    connect \EN $formal$fifo_sync.v:261$30_EN
  end
  attribute \src "fifo_sync.v:261.22-262.33"
  cell $assert $assert$fifo_sync.v:261$181
    connect \A $formal$fifo_sync.v:261$30_CHECK
    connect \EN $formal$fifo_sync.v:261$30_EN
  end
  attribute \src "fifo_sync.v:196.20-197.19"
  cell $assume $assume$fifo_sync.v:196$166
    connect \A $0$formal$fifo_sync.v:196$15_CHECK[0:0]$86
    connect \EN $0$formal$fifo_sync.v:196$15_EN[0:0]$87
  end
  attribute \src "fifo_sync.v:202.23-203.31"
  cell $assume $assume$fifo_sync.v:202$167
    connect \A $0$formal$fifo_sync.v:202$16_CHECK[0:0]$91
    connect \EN 1'1
  end
  attribute \src "fifo_sync.v:208.26-209.27"
  cell $assume $assume$fifo_sync.v:208$168
    connect \A $0$formal$fifo_sync.v:208$17_CHECK[0:0]$101
    connect \EN $0$formal$fifo_sync.v:208$17_EN[0:0]$102
  end
  attribute \src "fifo_sync.v:209.28-210.25"
  cell $assume $assume$fifo_sync.v:209$169
    connect \A $0$formal$fifo_sync.v:209$18_CHECK[0:0]$103
    connect \EN $0$formal$fifo_sync.v:208$17_EN[0:0]$102
  end
  attribute \src "fifo_sync.v:210.26-211.27"
  cell $assume $assume$fifo_sync.v:210$170
    connect \A $0$formal$fifo_sync.v:210$19_CHECK[0:0]$105
    connect \EN $0$formal$fifo_sync.v:208$17_EN[0:0]$102
  end
  attribute \src "fifo_sync.v:211.28-212.25"
  cell $assume $assume$fifo_sync.v:211$171
    connect \A $0$formal$fifo_sync.v:211$20_CHECK[0:0]$107
    connect \EN $0$formal$fifo_sync.v:208$17_EN[0:0]$102
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$fifo_sync.v:131$63_Y $logic_and$fifo_sync.v:129$60_Y $logic_and$fifo_sync.v:127$55_Y }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$559
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_and$fifo_sync.v:165$83_Y $logic_and$fifo_sync.v:131$63_Y $logic_and$fifo_sync.v:129$60_Y $logic_and$fifo_sync.v:127$55_Y }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$563
  end
  cell $not $auto$opt_dff.cc:213:make_patterns_logic$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $auto$rtlil.cc:2180:Not$552
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$fifo_sync.v:74$44_Y \i_wr }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$545
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2180:Not$552 \i_rd }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$553
  end
  cell $not $auto$opt_dff.cc:253:combine_resets$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \Y $auto$rtlil.cc:2180:Not$573
  end
  cell $reduce_or $auto$opt_dff.cc:257:combine_resets$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $past$fifo_sync.v:249$6$0 $auto$rtlil.cc:2180:Not$573 }
    connect \Y $auto$opt_dff.cc:256:combine_resets$574
  end
  attribute \src "fifo_sync.v:225.2-234.5"
  cell $sdff $auto$opt_dff.cc:682:run$570
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$309_Y
    connect \Q $formal$fifo_sync.v:230$23_EN
    connect \SRST \f_past_valid
  end
  attribute \src "fifo_sync.v:225.2-234.5"
  cell $sdff $auto$opt_dff.cc:682:run$571
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$299_Y
    connect \Q $formal$fifo_sync.v:227$22_EN
    connect \SRST \f_past_valid
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $sdff $auto$opt_dff.cc:682:run$576
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$258_Y
    connect \Q $formal$fifo_sync.v:261$30_EN
    connect \SRST $auto$opt_dff.cc:256:combine_resets$574
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $sdff $auto$opt_dff.cc:682:run$581
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$230_Y
    connect \Q $formal$fifo_sync.v:254$28_EN
    connect \SRST $auto$opt_dff.cc:256:combine_resets$574
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $sdff $auto$opt_dff.cc:682:run$582
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$221_Y
    connect \Q $formal$fifo_sync.v:249$26_EN
    connect \SRST \f_past_valid
  end
  attribute \src "fifo_sync.v:58.2-61.5"
  cell $dffe $auto$opt_dff.cc:744:run$543
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \i_clk
    connect \D $memrd$\mem$fifo_sync.v:60$40_DATA
    connect \EN \i_rd
    connect \Q \o_data
  end
  attribute \src "fifo_sync.v:67.2-83.5"
  cell $sdffe $auto$opt_dff.cc:744:run$547
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 9'000000000
    parameter \WIDTH 9
    connect \CLK \i_clk
    connect \D $add$fifo_sync.v:75$45_Y [8:0]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$545
    connect \Q \wptr
    connect \SRST \i_rstn
  end
  attribute \src "fifo_sync.v:67.2-83.5"
  cell $sdffe $auto$opt_dff.cc:744:run$549
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$406_Y
    connect \EN \i_wr
    connect \Q \overrun
    connect \SRST \i_rstn
  end
  attribute \src "fifo_sync.v:89.2-105.5"
  cell $sdffe $auto$opt_dff.cc:744:run$555
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 9'000000000
    parameter \WIDTH 9
    connect \CLK \i_clk
    connect \D \rptr_nxt
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$553
    connect \Q \rptr
    connect \SRST \i_rstn
  end
  attribute \src "fifo_sync.v:89.2-105.5"
  cell $sdffe $auto$opt_dff.cc:744:run$557
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$390_Y
    connect \EN \i_rd
    connect \Q \underrun
    connect \SRST \i_rstn
  end
  attribute \src "fifo_sync.v:122.2-136.5"
  cell $sdffe $auto$opt_dff.cc:744:run$561
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 9'000000000
    parameter \WIDTH 9
    connect \CLK \i_clk
    connect \D $procmux$376_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$559
    connect \Q \fill
    connect \SRST \i_rstn
  end
  attribute \src "fifo_sync.v:147.2-170.5"
  cell $sdffe $auto$opt_dff.cc:744:run$565
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$351_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$563
    connect \Q \empty
    connect \SRST \i_rstn
  end
  attribute \src "fifo_sync.v:147.2-170.5"
  cell $sdffe $auto$opt_dff.cc:744:run$569
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $procmux$364_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$559
    connect \Q \full
    connect \SRST \i_rstn
  end
  cell $anyseq $auto$setundef.cc:501:execute$485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$486
  end
  cell $anyseq $auto$setundef.cc:501:execute$487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$488
  end
  cell $anyseq $auto$setundef.cc:501:execute$489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$490
  end
  cell $anyseq $auto$setundef.cc:501:execute$491
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$492
  end
  cell $anyseq $auto$setundef.cc:501:execute$493
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$494
  end
  cell $anyseq $auto$setundef.cc:501:execute$495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$496
  end
  cell $anyseq $auto$setundef.cc:501:execute$497
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$498
  end
  cell $anyseq $auto$setundef.cc:501:execute$499
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$500
  end
  cell $anyseq $auto$setundef.cc:501:execute$501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$502
  end
  cell $anyseq $auto$setundef.cc:501:execute$503
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$504
  end
  cell $anyseq $auto$setundef.cc:501:execute$505
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$506
  end
  cell $anyseq $auto$setundef.cc:501:execute$507
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$508
  end
  cell $anyseq $auto$setundef.cc:501:execute$509
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$510
  end
  cell $anyseq $auto$setundef.cc:501:execute$511
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$512
  end
  cell $anyseq $auto$setundef.cc:501:execute$513
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$514
  end
  cell $anyseq $auto$setundef.cc:501:execute$515
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$516
  end
  cell $anyseq $auto$setundef.cc:501:execute$517
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$518
  end
  cell $anyseq $auto$setundef.cc:501:execute$519
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$520
  end
  cell $anyseq $auto$setundef.cc:501:execute$521
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$522
  end
  cell $anyseq $auto$setundef.cc:501:execute$523
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$524
  end
  cell $anyseq $auto$setundef.cc:501:execute$525
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$526
  end
  cell $anyseq $auto$setundef.cc:501:execute$527
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$528
  end
  cell $anyseq $auto$setundef.cc:501:execute$529
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$530
  end
  cell $anyseq $auto$setundef.cc:501:execute$531
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$532
  end
  cell $anyseq $auto$setundef.cc:501:execute$533
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$534
  end
  cell $anyseq $auto$setundef.cc:501:execute$535
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$536
  end
  cell $anyseq $auto$setundef.cc:501:execute$537
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2870:Anyseq$538
  end
  cell $anyseq $auto$setundef.cc:501:execute$539
    parameter \WIDTH 9
    connect \Y $auto$rtlil.cc:2870:Anyseq$540
  end
  cell $anyseq $auto$setundef.cc:501:execute$541
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$542
  end
  attribute \src "fifo_sync.v:154.15-154.32"
  cell $eq $eq$fifo_sync.v:154$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \wptr_nxt2
    connect \B \rptr
    connect \Y $eq$fifo_sync.v:154$73_Y
  end
  attribute \src "fifo_sync.v:159.15-159.31"
  cell $eq $eq$fifo_sync.v:159$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \rptr_nxt
    connect \B \wptr
    connect \Y $eq$fifo_sync.v:159$78_Y
  end
  attribute \src "fifo_sync.v:203.10-203.30"
  cell $eq $eq$fifo_sync.v:203$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_clk
    connect \B $logic_not$fifo_sync.v:203$93_Y
    connect \Y $0$formal$fifo_sync.v:202$16_CHECK[0:0]$91
  end
  attribute \src "fifo_sync.v:209.11-209.18"
  cell $eq $eq$fifo_sync.v:209$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_sync.v:209$2$0
    connect \B \i_rstn
    connect \Y $eq$fifo_sync.v:209$114_Y
  end
  attribute \src "fifo_sync.v:210.11-210.18"
  cell $eq $eq$fifo_sync.v:210$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_sync.v:210$3$0
    connect \B \i_wr
    connect \Y $eq$fifo_sync.v:210$115_Y
  end
  attribute \src "fifo_sync.v:211.11-211.18"
  cell $eq $eq$fifo_sync.v:211$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_sync.v:211$4$0
    connect \B \i_data
    connect \Y $eq$fifo_sync.v:211$116_Y
  end
  attribute \src "fifo_sync.v:212.11-212.18"
  cell $eq $eq$fifo_sync.v:212$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_sync.v:212$5$0
    connect \B \i_rd
    connect \Y $eq$fifo_sync.v:212$117_Y
  end
  attribute \src "fifo_sync.v:222.11-222.25"
  cell $eq $eq$fifo_sync.v:222$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B \fill
    connect \Y $eq$fifo_sync.v:222$122_Y
  end
  attribute \src "fifo_sync.v:227.7-227.18"
  cell $logic_not $eq$fifo_sync.v:227$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \Y $eq$fifo_sync.v:227$128_Y
  end
  attribute \src "fifo_sync.v:238.6-238.34"
  cell $eq $eq$fifo_sync.v:238$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B 9'111111111
    connect \Y $eq$fifo_sync.v:238$135_Y
  end
  attribute \src "fifo_sync.v:253.32-253.41"
  cell $logic_not $eq$fifo_sync.v:253$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \fill
    connect \Y $0$past$fifo_sync.v:253$8$0[0:0]$140
  end
  attribute \src "fifo_sync.v:255.13-255.32"
  cell $eq $eq$fifo_sync.v:255$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B $past$fifo_sync.v:255$9$0
    connect \Y $eq$fifo_sync.v:255$158_Y
  end
  attribute \src "fifo_sync.v:260.48-260.74"
  cell $eq $eq$fifo_sync.v:260$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \fill
    connect \B 9'111111111
    connect \Y $0$past$fifo_sync.v:260$12$0[0:0]$144
  end
  attribute \src "fifo_sync.v:262.13-262.32"
  cell $eq $eq$fifo_sync.v:262$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B $past$fifo_sync.v:262$13$0
    connect \Y $eq$fifo_sync.v:262$161_Y
  end
  attribute \src "fifo_sync.v:127.7-127.20"
  cell $logic_and $logic_and$fifo_sync.v:127$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \B $0$past$fifo_sync.v:260$11$0[0:0]$143
    connect \Y $logic_and$fifo_sync.v:127$53_Y
  end
  attribute \src "fifo_sync.v:127.7-127.29"
  cell $logic_and $logic_and$fifo_sync.v:127$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:127$53_Y
    connect \B $logic_not$fifo_sync.v:127$54_Y
    connect \Y $logic_and$fifo_sync.v:127$55_Y
  end
  attribute \src "fifo_sync.v:129.12-129.25"
  cell $logic_and $logic_and$fifo_sync.v:129$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \B $logic_not$fifo_sync.v:129$57_Y
    connect \Y $logic_and$fifo_sync.v:129$58_Y
  end
  attribute \src "fifo_sync.v:129.12-129.35"
  cell $logic_and $logic_and$fifo_sync.v:129$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:129$58_Y
    connect \B $logic_not$fifo_sync.v:129$59_Y
    connect \Y $logic_and$fifo_sync.v:129$60_Y
  end
  attribute \src "fifo_sync.v:131.12-131.24"
  cell $logic_and $logic_and$fifo_sync.v:131$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \B \i_rd
    connect \Y $logic_and$fifo_sync.v:131$62_Y
  end
  attribute \src "fifo_sync.v:131.12-131.33"
  cell $logic_and $logic_and$fifo_sync.v:131$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:131$62_Y
    connect \B \empty
    connect \Y $logic_and$fifo_sync.v:131$63_Y
  end
  attribute \src "fifo_sync.v:165.12-165.34"
  cell $logic_and $logic_and$fifo_sync.v:165$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:131$62_Y
    connect \B $logic_not$fifo_sync.v:129$59_Y
    connect \Y $logic_and$fifo_sync.v:165$83_Y
  end
  attribute \src "fifo_sync.v:208.7-208.12"
  cell $logic_and $logic_and$fifo_sync.v:208$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:0$110_Y
    connect \B { 31'0000000000000000000000000000000 \i_clk }
    connect \Y $logic_and$fifo_sync.v:208$112_Y
  end
  attribute \src "fifo_sync.v:253.8-253.43"
  cell $logic_and $logic_and$fifo_sync.v:253$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_sync.v:253$7$0
    connect \B $past$fifo_sync.v:253$8$0
    connect \Y $logic_and$fifo_sync.v:253$157_Y
  end
  attribute \src "fifo_sync.v:260.8-260.37"
  cell $logic_and $logic_and$fifo_sync.v:260$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_sync.v:260$10$0
    connect \B $past$fifo_sync.v:260$11$0
    connect \Y $logic_and$fifo_sync.v:260$159_Y
  end
  attribute \src "fifo_sync.v:260.8-260.76"
  cell $logic_and $logic_and$fifo_sync.v:260$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_sync.v:260$159_Y
    connect \B $past$fifo_sync.v:260$12$0
    connect \Y $logic_and$fifo_sync.v:260$160_Y
  end
  attribute \src "fifo_sync.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_sync.v:0$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \f_last_clk }
    connect \Y $logic_not$fifo_sync.v:0$110_Y
  end
  attribute \src "fifo_sync.v:127.15-127.20"
  cell $logic_not $logic_not$fifo_sync.v:127$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \Y $0$past$fifo_sync.v:260$11$0[0:0]$143
  end
  attribute \src "fifo_sync.v:127.24-127.29"
  cell $logic_not $logic_not$fifo_sync.v:127$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $logic_not$fifo_sync.v:127$54_Y
  end
  attribute \src "fifo_sync.v:129.20-129.25"
  cell $logic_not $logic_not$fifo_sync.v:129$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \Y $logic_not$fifo_sync.v:129$57_Y
  end
  attribute \src "fifo_sync.v:129.29-129.35"
  cell $logic_not $logic_not$fifo_sync.v:129$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $logic_not$fifo_sync.v:129$59_Y
  end
  attribute \src "fifo_sync.v:197.11-197.18"
  cell $logic_not $logic_not$fifo_sync.v:197$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rstn
    connect \Y $0$past$fifo_sync.v:249$6$0[0:0]$138
  end
  attribute \src "fifo_sync.v:203.19-203.30"
  cell $logic_not $logic_not$fifo_sync.v:203$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_last_clk
    connect \Y $logic_not$fifo_sync.v:203$93_Y
  end
  attribute \src "fifo_sync.v:250.12-250.20"
  cell $logic_not $logic_not$fifo_sync.v:250$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_error
    connect \Y $logic_not$fifo_sync.v:250$156_Y
  end
  attribute \src "fifo_sync.v:46.21-46.40"
  cell $logic_or $logic_or$fifo_sync.v:46$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \overrun
    connect \B \underrun
    connect \Y \o_error
  end
  attribute \src "fifo_sync.v:74.8-74.21"
  cell $logic_or $logic_or$fifo_sync.v:74$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_sync.v:127$54_Y
    connect \B \i_rd
    connect \Y $logic_or$fifo_sync.v:74$44_Y
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$424
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$past$fifo_sync.v:249$6$0[0:0]$138
    connect \Q $past$fifo_sync.v:249$6$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$425
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D \i_rd
    connect \Q $past$fifo_sync.v:253$7$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$426
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$past$fifo_sync.v:253$8$0[0:0]$140
    connect \Q $past$fifo_sync.v:253$8$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$427
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 9
    connect \CLK \i_clk
    connect \D \rptr
    connect \Q $past$fifo_sync.v:255$9$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$428
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D \i_wr
    connect \Q $past$fifo_sync.v:260$10$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$429
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$past$fifo_sync.v:260$11$0[0:0]$143
    connect \Q $past$fifo_sync.v:260$11$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$430
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$past$fifo_sync.v:260$12$0[0:0]$144
    connect \Q $past$fifo_sync.v:260$12$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$431
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 9
    connect \CLK \i_clk
    connect \D \wptr
    connect \Q $past$fifo_sync.v:262$13$0
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$432
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:249$26_CHECK[0:0]$146
    connect \Q $formal$fifo_sync.v:249$26_CHECK
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$434
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:253$27_CHECK[0:0]$148
    connect \Q $formal$fifo_sync.v:253$27_CHECK
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$436
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:254$28_CHECK[0:0]$150
    connect \Q $formal$fifo_sync.v:254$28_CHECK
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$438
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:260$29_CHECK[0:0]$152
    connect \Q $formal$fifo_sync.v:260$29_CHECK
  end
  attribute \src "fifo_sync.v:247.2-266.5"
  cell $dff $procdff$440
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:261$30_CHECK[0:0]$154
    connect \Q $formal$fifo_sync.v:261$30_CHECK
  end
  attribute \src "fifo_sync.v:237.2-244.5"
  cell $dff $procdff$442
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:238$24_CHECK[0:0]$131
    connect \Q $formal$fifo_sync.v:238$24_CHECK
  end
  attribute \src "fifo_sync.v:237.2-244.5"
  cell $dff $procdff$443
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:238$24_EN[0:0]$132
    connect \Q $formal$fifo_sync.v:238$24_EN
  end
  attribute \src "fifo_sync.v:237.2-244.5"
  cell $dff $procdff$444
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:241$25_CHECK[0:0]$133
    connect \Q $formal$fifo_sync.v:241$25_CHECK
  end
  attribute \src "fifo_sync.v:237.2-244.5"
  cell $dff $procdff$445
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:241$25_EN[0:0]$134
    connect \Q $formal$fifo_sync.v:241$25_EN
  end
  attribute \src "fifo_sync.v:225.2-234.5"
  cell $dff $procdff$446
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:227$22_CHECK[0:0]$124
    connect \Q $formal$fifo_sync.v:227$22_CHECK
  end
  attribute \src "fifo_sync.v:225.2-234.5"
  cell $dff $procdff$448
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:230$23_CHECK[0:0]$126
    connect \Q $formal$fifo_sync.v:230$23_CHECK
  end
  attribute \src "fifo_sync.v:220.2-222.27"
  cell $dff $procdff$450
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:221$21_CHECK[0:0]$120
    connect \Q $formal$fifo_sync.v:221$21_CHECK
  end
  attribute \src "fifo_sync.v:220.2-222.27"
  cell $dff $procdff$451
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D $0$formal$fifo_sync.v:221$21_EN[0:0]$121
    connect \Q $formal$fifo_sync.v:221$21_EN
  end
  attribute \src "fifo_sync.v:207.2-214.5"
  cell $ff $procdff$452
    parameter \WIDTH 1
    connect \D \i_clk
    connect \Q \f_last_clk
  end
  attribute \src "fifo_sync.v:207.2-214.5"
  cell $ff $procdff$453
    parameter \WIDTH 1
    connect \D \i_rstn
    connect \Q $past$fifo_sync.v:209$2$0
  end
  attribute \src "fifo_sync.v:207.2-214.5"
  cell $ff $procdff$454
    parameter \WIDTH 1
    connect \D \i_wr
    connect \Q $past$fifo_sync.v:210$3$0
  end
  attribute \src "fifo_sync.v:207.2-214.5"
  cell $ff $procdff$455
    parameter \WIDTH 1
    connect \D \i_data
    connect \Q $past$fifo_sync.v:211$4$0
  end
  attribute \src "fifo_sync.v:207.2-214.5"
  cell $ff $procdff$456
    parameter \WIDTH 1
    connect \D \i_rd
    connect \Q $past$fifo_sync.v:212$5$0
  end
  attribute \src "fifo_sync.v:191.2-192.21"
  cell $dff $procdff$468
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_clk
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:249.7-249.21|fifo_sync.v:249.4-264.7"
  cell $mux $procmux$221
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$fifo_sync.v:249$6$0
    connect \Y $procmux$221_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:249.7-249.21|fifo_sync.v:249.4-264.7"
  cell $mux $procmux$226
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$486
    connect \B $logic_not$fifo_sync.v:250$156_Y
    connect \S $past$fifo_sync.v:249$6$0
    connect \Y $procmux$226_Y
  end
  attribute \src "fifo_sync.v:248.6-248.18|fifo_sync.v:248.3-265.6"
  cell $mux $procmux$228
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$488
    connect \B $procmux$226_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:249$26_CHECK[0:0]$146
  end
  attribute \src "fifo_sync.v:253.8-253.43|fifo_sync.v:253.5-256.8"
  cell $mux $procmux$230
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:253$157_Y
    connect \Y $procmux$230_Y
  end
  attribute \src "fifo_sync.v:253.8-253.43|fifo_sync.v:253.5-256.8"
  cell $mux $procmux$237
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$490
    connect \B \o_error
    connect \S $logic_and$fifo_sync.v:253$157_Y
    connect \Y $procmux$237_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:249.7-249.21|fifo_sync.v:249.4-264.7"
  cell $mux $procmux$240
    parameter \WIDTH 1
    connect \A $procmux$237_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$492
    connect \S $past$fifo_sync.v:249$6$0
    connect \Y $procmux$240_Y
  end
  attribute \src "fifo_sync.v:248.6-248.18|fifo_sync.v:248.3-265.6"
  cell $mux $procmux$242
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$494
    connect \B $procmux$240_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:253$27_CHECK[0:0]$148
  end
  attribute \src "fifo_sync.v:253.8-253.43|fifo_sync.v:253.5-256.8"
  cell $mux $procmux$251
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$496
    connect \B $eq$fifo_sync.v:255$158_Y
    connect \S $logic_and$fifo_sync.v:253$157_Y
    connect \Y $procmux$251_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:249.7-249.21|fifo_sync.v:249.4-264.7"
  cell $mux $procmux$254
    parameter \WIDTH 1
    connect \A $procmux$251_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$498
    connect \S $past$fifo_sync.v:249$6$0
    connect \Y $procmux$254_Y
  end
  attribute \src "fifo_sync.v:248.6-248.18|fifo_sync.v:248.3-265.6"
  cell $mux $procmux$256
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$500
    connect \B $procmux$254_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:254$28_CHECK[0:0]$150
  end
  attribute \src "fifo_sync.v:260.8-260.76|fifo_sync.v:260.5-263.8"
  cell $mux $procmux$258
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_sync.v:260$160_Y
    connect \Y $procmux$258_Y
  end
  attribute \src "fifo_sync.v:260.8-260.76|fifo_sync.v:260.5-263.8"
  cell $mux $procmux$265
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$502
    connect \B \o_error
    connect \S $logic_and$fifo_sync.v:260$160_Y
    connect \Y $procmux$265_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:249.7-249.21|fifo_sync.v:249.4-264.7"
  cell $mux $procmux$268
    parameter \WIDTH 1
    connect \A $procmux$265_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$504
    connect \S $past$fifo_sync.v:249$6$0
    connect \Y $procmux$268_Y
  end
  attribute \src "fifo_sync.v:248.6-248.18|fifo_sync.v:248.3-265.6"
  cell $mux $procmux$270
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$506
    connect \B $procmux$268_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:260$29_CHECK[0:0]$152
  end
  attribute \src "fifo_sync.v:260.8-260.76|fifo_sync.v:260.5-263.8"
  cell $mux $procmux$279
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$508
    connect \B $eq$fifo_sync.v:262$161_Y
    connect \S $logic_and$fifo_sync.v:260$160_Y
    connect \Y $procmux$279_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:249.7-249.21|fifo_sync.v:249.4-264.7"
  cell $mux $procmux$282
    parameter \WIDTH 1
    connect \A $procmux$279_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$510
    connect \S $past$fifo_sync.v:249$6$0
    connect \Y $procmux$282_Y
  end
  attribute \src "fifo_sync.v:248.6-248.18|fifo_sync.v:248.3-265.6"
  cell $mux $procmux$284
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$512
    connect \B $procmux$282_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:261$30_CHECK[0:0]$154
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:238.6-238.34|fifo_sync.v:238.3-243.6"
  cell $mux $procmux$287
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_sync.v:238$135_Y
    connect \Y $0$formal$fifo_sync.v:238$24_EN[0:0]$132
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:238.6-238.34|fifo_sync.v:238.3-243.6"
  cell $mux $procmux$290
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$514
    connect \B \full
    connect \S $eq$fifo_sync.v:238$135_Y
    connect \Y $0$formal$fifo_sync.v:238$24_CHECK[0:0]$131
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:238.6-238.34|fifo_sync.v:238.3-243.6"
  cell $mux $procmux$293
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$fifo_sync.v:238$135_Y
    connect \Y $0$formal$fifo_sync.v:241$25_EN[0:0]$134
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:238.6-238.34|fifo_sync.v:238.3-243.6"
  cell $mux $procmux$296
    parameter \WIDTH 1
    connect \A $logic_not$fifo_sync.v:127$54_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$516
    connect \S $eq$fifo_sync.v:238$135_Y
    connect \Y $0$formal$fifo_sync.v:241$25_CHECK[0:0]$133
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:227.7-227.18|fifo_sync.v:227.4-232.7"
  cell $mux $procmux$299
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_sync.v:227$128_Y
    connect \Y $procmux$299_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:227.7-227.18|fifo_sync.v:227.4-232.7"
  cell $mux $procmux$304
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$518
    connect \B \empty
    connect \S $eq$fifo_sync.v:227$128_Y
    connect \Y $procmux$304_Y
  end
  attribute \src "fifo_sync.v:226.6-226.18|fifo_sync.v:226.3-233.6"
  cell $mux $procmux$306
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$520
    connect \B $procmux$304_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:227$22_CHECK[0:0]$124
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:227.7-227.18|fifo_sync.v:227.4-232.7"
  cell $mux $procmux$309
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$fifo_sync.v:227$128_Y
    connect \Y $procmux$309_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:227.7-227.18|fifo_sync.v:227.4-232.7"
  cell $mux $procmux$314
    parameter \WIDTH 1
    connect \A $logic_not$fifo_sync.v:129$59_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$522
    connect \S $eq$fifo_sync.v:227$128_Y
    connect \Y $procmux$314_Y
  end
  attribute \src "fifo_sync.v:226.6-226.18|fifo_sync.v:226.3-233.6"
  cell $mux $procmux$316
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$524
    connect \B $procmux$314_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:230$23_CHECK[0:0]$126
  end
  attribute \src "fifo_sync.v:221.6-221.18|fifo_sync.v:221.3-222.27"
  cell $mux $procmux$318
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:221$21_EN[0:0]$121
  end
  attribute \src "fifo_sync.v:221.6-221.18|fifo_sync.v:221.3-222.27"
  cell $mux $procmux$320
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$526
    connect \B $eq$fifo_sync.v:222$122_Y
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:221$21_CHECK[0:0]$120
  end
  attribute \src "fifo_sync.v:208.6-208.19|fifo_sync.v:208.3-213.6"
  cell $mux $procmux$322
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:208$112_Y
    connect \Y $0$formal$fifo_sync.v:208$17_EN[0:0]$102
  end
  attribute \src "fifo_sync.v:208.6-208.19|fifo_sync.v:208.3-213.6"
  cell $mux $procmux$324
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:209$114_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$528
    connect \S $logic_and$fifo_sync.v:208$112_Y
    connect \Y $0$formal$fifo_sync.v:208$17_CHECK[0:0]$101
  end
  attribute \src "fifo_sync.v:208.6-208.19|fifo_sync.v:208.3-213.6"
  cell $mux $procmux$328
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:210$115_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$530
    connect \S $logic_and$fifo_sync.v:208$112_Y
    connect \Y $0$formal$fifo_sync.v:209$18_CHECK[0:0]$103
  end
  attribute \src "fifo_sync.v:208.6-208.19|fifo_sync.v:208.3-213.6"
  cell $mux $procmux$332
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:211$116_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$532
    connect \S $logic_and$fifo_sync.v:208$112_Y
    connect \Y $0$formal$fifo_sync.v:210$19_CHECK[0:0]$105
  end
  attribute \src "fifo_sync.v:208.6-208.19|fifo_sync.v:208.3-213.6"
  cell $mux $procmux$336
    parameter \WIDTH 1
    connect \A $eq$fifo_sync.v:212$117_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$534
    connect \S $logic_and$fifo_sync.v:208$112_Y
    connect \Y $0$formal$fifo_sync.v:211$20_CHECK[0:0]$107
  end
  attribute \src "fifo_sync.v:196.6-196.19|fifo_sync.v:196.3-197.20"
  cell $mux $procmux$338
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:196$15_EN[0:0]$87
  end
  attribute \src "fifo_sync.v:196.6-196.19|fifo_sync.v:196.3-197.20"
  cell $mux $procmux$340
    parameter \WIDTH 1
    connect \A $0$past$fifo_sync.v:249$6$0[0:0]$138
    connect \B $auto$rtlil.cc:2870:Anyseq$536
    connect \S \f_past_valid
    connect \Y $0$formal$fifo_sync.v:196$15_CHECK[0:0]$86
  end
  attribute \src "fifo_sync.v:165.12-165.34|fifo_sync.v:165.9-168.10"
  cell $mux $procmux$342
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:165$83_Y
    connect \Y $procmux$342_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:161.12-161.34|fifo_sync.v:161.9-168.10"
  cell $mux $procmux$345
    parameter \WIDTH 1
    connect \A $procmux$342_Y
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:131$63_Y
    connect \Y $procmux$345_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:157.12-157.35|fifo_sync.v:157.9-168.10"
  cell $mux $procmux$348
    parameter \WIDTH 1
    connect \A $procmux$345_Y
    connect \B $eq$fifo_sync.v:159$78_Y
    connect \S $logic_and$fifo_sync.v:129$60_Y
    connect \Y $procmux$348_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:153.7-153.29|fifo_sync.v:153.4-168.10"
  cell $mux $procmux$351
    parameter \WIDTH 1
    connect \A $procmux$348_Y
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:127$55_Y
    connect \Y $procmux$351_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:161.12-161.34|fifo_sync.v:161.9-168.10"
  cell $mux $procmux$358
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:131$63_Y
    connect \Y $procmux$358_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:157.12-157.35|fifo_sync.v:157.9-168.10"
  cell $mux $procmux$361
    parameter \WIDTH 1
    connect \A $procmux$358_Y
    connect \B 1'0
    connect \S $logic_and$fifo_sync.v:129$60_Y
    connect \Y $procmux$361_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:153.7-153.29|fifo_sync.v:153.4-168.10"
  cell $mux $procmux$364
    parameter \WIDTH 1
    connect \A $procmux$361_Y
    connect \B $eq$fifo_sync.v:154$73_Y
    connect \S $logic_and$fifo_sync.v:127$55_Y
    connect \Y $procmux$364_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:131.12-131.33|fifo_sync.v:131.9-134.18"
  cell $mux $procmux$370
    parameter \WIDTH 9
    connect \A 9'xxxxxxxxx
    connect \B $add$fifo_sync.v:128$56_Y
    connect \S $logic_and$fifo_sync.v:131$63_Y
    connect \Y $procmux$370_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:129.12-129.35|fifo_sync.v:129.9-134.18"
  cell $mux $procmux$373
    parameter \WIDTH 9
    connect \A $procmux$370_Y
    connect \B $auto$wreduce.cc:454:run$484 [8:0]
    connect \S $logic_and$fifo_sync.v:129$60_Y
    connect \Y $procmux$373_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:127.7-127.29|fifo_sync.v:127.4-134.18"
  cell $mux $procmux$376
    parameter \WIDTH 9
    connect \A $procmux$373_Y
    connect \B $add$fifo_sync.v:128$56_Y
    connect \S $logic_and$fifo_sync.v:127$55_Y
    connect \Y $procmux$376_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:96.8-96.14|fifo_sync.v:96.5-102.8"
  cell $mux $procmux$390
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \empty
    connect \Y $procmux$390_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:74.8-74.21|fifo_sync.v:74.5-80.8"
  cell $mux $procmux$406
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$fifo_sync.v:74$44_Y
    connect \Y $procmux$406_Y
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:51.6-51.10|fifo_sync.v:51.3-52.24"
  cell $mux $procmux$416
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \i_wr
    connect \Y $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7]
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:51.6-51.10|fifo_sync.v:51.3-52.24"
  cell $mux $procmux$419
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2870:Anyseq$538
    connect \B { 7'0000000 \i_data }
    connect \S \i_wr
    connect \Y $0$memwr$\mem$fifo_sync.v:52$14_DATA[7:0]$34
  end
  attribute \full_case 1
  attribute \src "fifo_sync.v:51.6-51.10|fifo_sync.v:51.3-52.24"
  cell $mux $procmux$422
    parameter \WIDTH 9
    connect \A $auto$rtlil.cc:2870:Anyseq$540
    connect \B \wptr
    connect \S \i_wr
    connect \Y $0$memwr$\mem$fifo_sync.v:52$14_ADDR[8:0]$33
  end
  attribute \src "fifo_sync.v:130.13-130.21"
  cell $sub $sub$fifo_sync.v:130$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \fill
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$484 [8:0]
  end
  attribute \src "fifo_sync.v:219.18-219.29"
  cell $sub $sub$fifo_sync.v:219$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A \wptr
    connect \B \rptr
    connect \Y \f_fill
  end
  attribute \src "fifo_sync.v:29.24-29.27"
  cell $mem \mem
    parameter \ABITS 9
    parameter \INIT 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\mem"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 512
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR \rptr
    connect \RD_CLK $auto$rtlil.cc:2870:Anyseq$542
    connect \RD_DATA $memrd$\mem$fifo_sync.v:60$40_DATA
    connect \RD_EN 1'1
    connect \WR_ADDR $0$memwr$\mem$fifo_sync.v:52$14_ADDR[8:0]$33
    connect \WR_CLK \i_clk
    connect \WR_DATA $0$memwr$\mem$fifo_sync.v:52$14_DATA[7:0]$34
    connect \WR_EN { $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] }
  end
  connect $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [6:0] { $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] $0$memwr$\mem$fifo_sync.v:52$14_EN[7:0]$35 [7] }
  connect \o_status { \fill \full \empty }
end
