{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 11:29:35 2021 " "Info: Processing started: Sat Dec 11 11:29:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t alu.v(8) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zf alu.v(8) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"zf\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp alu.v(8) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cf alu.v(8) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"cf\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf alu.v(10) " "Info (10041): Inferred latch for \"cf\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zf alu.v(10) " "Info (10041): Inferred latch for \"zf\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] alu.v(10) " "Info (10041): Inferred latch for \"t\[0\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] alu.v(10) " "Info (10041): Inferred latch for \"t\[1\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] alu.v(10) " "Info (10041): Inferred latch for \"t\[2\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] alu.v(10) " "Info (10041): Inferred latch for \"t\[3\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] alu.v(10) " "Info (10041): Inferred latch for \"t\[4\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] alu.v(10) " "Info (10041): Inferred latch for \"t\[5\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] alu.v(10) " "Info (10041): Inferred latch for \"t\[6\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] alu.v(10) " "Info (10041): Inferred latch for \"t\[7\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "alu.v" "Add1" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "alu.v" "Add0" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Info: Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:result_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cf\$latch " "Warning: Latch cf\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zf\$latch " "Warning: Latch zf\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[0\]\$latch " "Warning: Latch t\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[1\]\$latch " "Warning: Latch t\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[2\]\$latch " "Warning: Latch t\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[3\]\$latch " "Warning: Latch t\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[4\]\$latch " "Warning: Latch t\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[5\]\$latch " "Warning: Latch t\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[6\]\$latch " "Warning: Latch t\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "t\[7\]\$latch " "Warning: Latch t\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA m " "Warning: Ports D and ENA on the latch are fed by the same signal m" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "7 " "Warning: Ignored 7 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "7 " "Warning: Ignored 7 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~19 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~19\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~27 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~27\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~35 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~35\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~43 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~43\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55 " "Warning: Node \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Info: Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 11:29:36 2021 " "Info: Processing ended: Sat Dec 11 11:29:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
