

14:57 JUL 28 '97 KW_SLCC_E.:E05SI                                          1    
    1      /*M* EQUs for reserved SMP locations in the SLCC */
    2      /*T***********************************************************/
    3      /*T*                                                         */
    4      /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
    5      /*T*                                                         */
    6      /*T***********************************************************/
    7
    8      %EQU K_ISA_P = 168; /* Interrupt save area */
    9      %EQU K_ISA_I = 170; /* Indicator reg */
   10      %EQU K_ISA_I@M = 'F0'X;
   11      %EQU K_ISA_I_LSB@M = '80'X;
   12      %EQU K_ISA_I_C@M = '40'X;
   13      %EQU K_ISA_I_MSB@M = '20'X;
   14      %EQU K_ISA_I_NZ@M = '10'X;
   15      %EQU K_ISA_S = 170; /* Status flags */
   16      %EQU K_ISA_S@M = '0F'X;
   17      %EQU K_ISA_RDMAI@M = '08'X;
   18      %EQU K_ISA_XDMAI@M = '04'X;
   19      %EQU K_ISA_EN@M = '02'X;
   20      %EQU K_ISA_CTX@M = '01'X;
   21      %EQU K_ISA_RBASE = 171;
   22      %EQU K_ISA_RBASE@M = 'FC'X;
   23      %EQU K_ISA_PBASE = 171;
   24      %EQU K_ISA_PBASE@M = '03'X;
   25      *
   26      %EQU K_TSA_P = 172; /* Trap save area (and initial background status) */
   27      %EQU K_TSA_I = 174; /* Indicator reg */
   28      %EQU K_TSA_I@M = 'F0'X;
   29      %EQU K_TSA_I_LSB@M = '80'X;
   30      %EQU K_TSA_I_C@M = '40'X;
   31      %EQU K_TSA_I_MSB@M = '20'X;
   32      %EQU K_TSA_I_NZ@M = '10'X;
   33      %EQU K_TSA_S = 174; /* Status flags */
   34      %EQU K_TSA_S@M = '0F'X;
   35      %EQU K_TSA_RDMAI@M = '08'X;
   36      %EQU K_TSA_XDMAI@M = '04'X;
   37      %EQU K_TSA_EN@M = '02'X;
14:57 JUL 28 '97 KW_SLCC_E.:E05SI                                          2    
   38      %EQU K_TSA_CTX@M = '01'X;
   39      %EQU K_TSA_RBASE = 175;
   40      %EQU K_TSA_RBASE@M = 'FC'X;
   41      %EQU K_TSA_PBASE = 175;
   42      %EQU K_TSA_PBASE@M = '03'X;
   43      *
   44      %EQU K_IRA = 176; /* Interrupt entry register block */
   45      *
   46      %EQU K_IV_TRAP = 192; /* Interrupt vector for traps */
   47      %EQU K_IV_XMTGNF = 194; /* Interrupt vector for XMTGNF */
   48      %EQU K_IV_RCVEOF = 196; /* Interrupt vector for RCVEOF */
   49      %EQU K_IV_XMTEOF = 198; /* Interrupt vector for XMTEOF */
   50      %EQU K_IV_EVENT = 200; /* Interrupt vector for events */
   51      %EQU K_IV_TASK = 202; /* Interrupt vector for task interrupt */
   52      *
   53      %EQU K_IR3_TRAP_MMV = '80'X; /* Trap reason - Main memory violation */
   54      %EQU K_IR3_TRAP_SPMV = '40'X; /* Trap reason - Scratchpad memory violation */
   55      %EQU K_IR3_TRAP_NEM = '20'X; /* Trap reason - Nonexistent main memory */
   56      %EQU K_IR3_TRAP_MR = '10'X; /* Trap reason - Main memory red */
   57      %EQU K_IR3_TRAP_ILL = '08'X; /* Trap reason - Illegal opcode */
   58      %EQU K_IR3_TRAP_L6B = '02'X; /* Trap reason - L6 bus parity */
   59      %EQU K_IR3_TRAP_STK = '01'X; /* Trap reason - Stack full */
   60      *
   61      %EQU K_IR2_REOF_CBV = '80'X; /* RCVEOF status flag - CCB area violation */
   62      %EQU K_IR2_REOF_DAV = '40'X; /* RCVEOF status flag - Data area violation */
   63      %EQU K_IR2_REOF_NEM = '20'X; /* RCVEOF status flag - Nonexistent memory */
   64      %EQU K_IR2_REOF_CER = '10'X; /* RCVEOF status flag - CCB memory or bus error */
   65      %EQU K_IR2_REOF_IFR = '08'X; /* RCVEOF status flag - Intraframe runout */
   66      %EQU K_IR2_REOF_RAB = '04'X; /* RCVEOF status flag - Recv abort (CCBs/frame) */
   67      %EQU K_IR2_REOF_OR = '02'X; /* RCVEOF status flag - Data overrun */
   68      %EQU K_IR2_REOF_CRC = '01'X; /* RCVEOF status flag - Cyclic redundancy check */
   69      *
   70      %EQU K_IR2_XEOF_CBV = '80'X; /* XMTEOF status flag - CCB area violation */
   71      %EQU K_IR2_XEOF_DAV = '40'X; /* XMTEOF status flag - Data area violation */
   72      %EQU K_IR2_XEOF_NEM = '20'X; /* XMTEOF status flag - Nonexistent memory */
   73      %EQU K_IR2_XEOF_CER = '10'X; /* XMTEOF status flag - CCB memory or bus error */
   74      %EQU K_IR2_XEOF_IFR = '08'X; /* XMTEOF status flag - Intraframe runout */
14:57 JUL 28 '97 KW_SLCC_E.:E05SI                                          3    
   75      %EQU K_IR2_XEOF_DER = '02'X; /* XMTEOF status flag - Data memory or bus */
   76      %EQU K_IR2_XEOF_UR = '01'X; /* XMTEOF status flag - Data underrun */
   77      *
   78      %EQU K_IR2_EVENT_TM0 = '80'X; /* EVENT status flag - Timer 0 runout */
   79      %EQU K_IR2_EVENT_TM1 = '40'X; /* EVENT status flag - Timer 1 runout */
   80      %EQU K_IR2_EVENT_LNS = '20'X; /* EVENT status flag - Line status change */
   81      %EQU K_IR2_EVENT_XLE = '10'X; /* EVENT status flag - XMT queue empty */
   82      %EQU K_IR2_EVENT_RLE = '08'X; /* EVENT status flag - RCV queue empty */
   83      %EQU K_IR2_EVENT_AD = '04'X; /* EVENT status flag - X21 adapter ready */
   84      *

