{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system.qsys nios_system.BAK.qsys " "Backing up file \"nios_system.qsys\" to \"nios_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1485210846328 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system/synthesis/nios_system.v nios_system.BAK.v " "Backing up file \"nios_system/synthesis/nios_system.v\" to \"nios_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1485210846333 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios_system.qsys " "Started upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1485210846333 ""}
{ "Info" "" "" "2017.01.23.14:34:29 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.01.23.14:34:29 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1485210869933 ""}
{ "Info" "" "" "2017.01.23.14:34:30 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" {  } {  } 0 0 "2017.01.23.14:34:30 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" 0 0 "Shell" 0 -1 1485210870558 ""}
{ "Info" "" "" "2017.01.23.14:34:30 Info: Migration Successful" {  } {  } 0 0 "2017.01.23.14:34:30 Info: Migration Successful" 0 0 "Shell" 0 -1 1485210870558 ""}
{ "Info" "" "" "2017.01.23.14:34:30 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.01.23.14:34:30 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1485210870558 ""}
{ "Info" "nios_system_generation.rpt" "" "2017.01.23.14:34:55 Info: Saving generation log to /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Saving generation log to /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system" 0 0 "Shell" 0 -1 1485210895499 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1485210895500 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2017.01.23.14:34:55 Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --simulation=VERILOG --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system" {  } {  } 0 0 "2017.01.23.14:34:55 Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --simulation=VERILOG --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system" 0 0 "Shell" 0 -1 1485210895511 ""}
{ "Info" "nios_system.qsys" "" "2017.01.23.14:34:55 Info: Loading NIOS_II_System_391_For_Students" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Loading NIOS_II_System_391_For_Students" 0 0 "Shell" 0 -1 1485210895558 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Reading input file" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Reading input file" 0 0 "Shell" 0 -1 1485210895589 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding HEX0_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding HEX0_1 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210895603 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1485210895604 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding HEX2_3 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding HEX2_3 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210895605 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1485210895606 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding HEX4_5 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding HEX4_5 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210895607 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1485210895608 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding PushButtons \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding PushButtons \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210895613 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1485210895614 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding character_lcd_0 \[altera_up_avalon_character_lcd 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding character_lcd_0 \[altera_up_avalon_character_lcd 15.1\]" 0 0 "Shell" 0 -1 1485210895615 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module character_lcd_0" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module character_lcd_0" 0 0 "Shell" 0 -1 1485210895616 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1485210895617 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1485210895618 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 15.1\]" 0 0 "Shell" 0 -1 1485210895619 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module clocks" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1485210895621 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1485210895622 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1485210895623 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding leds \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding leds \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210895625 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module leds" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1485210895627 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1485210895628 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1485210895629 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1485210895634 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1485210895636 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding switches \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding switches \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210895638 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module switches" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1485210895639 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1485210895640 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module timer_0" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1485210895641 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding timer_1 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding timer_1 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1485210895642 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module timer_1" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module timer_1" 0 0 "Shell" 0 -1 1485210895643 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" 0 0 "Shell" 0 -1 1485210895644 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing module to_external_bus_bridge_0" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing module to_external_bus_bridge_0" 0 0 "Shell" 0 -1 1485210895645 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Building connections" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Building connections" 0 0 "Shell" 0 -1 1485210895646 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Parameterizing connections" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1485210895654 ""}
{ "Info" "" "" "2017.01.23.14:34:55 Info: Validating" {  } {  } 0 0 "2017.01.23.14:34:55 Info: Validating" 0 0 "Shell" 0 -1 1485210895660 ""}
{ "Info" "" "" "2017.01.23.14:34:56 Info: Done reading input file" {  } {  } 0 0 "2017.01.23.14:34:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1485210896793 ""}
{ "Info" "" "" "2017.01.23.14:34:57 Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.01.23.14:34:57 Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1485210897471 ""}
{ "Info" "" "" "2017.01.23.14:34:57 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.01.23.14:34:57 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1485210897471 ""}
{ "Info" "" "" "2017.01.23.14:34:58 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.01.23.14:34:58 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1485210898199 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1485210901841 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" 0 0 "Shell" 0 -1 1485210901866 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" 0 0 "Shell" 0 -1 1485210901878 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" 0 0 "Shell" 0 -1 1485210901886 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1485210901894 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1485210901905 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" 0 0 "Shell" 0 -1 1485210901914 ""}
{ "Info" "" "" "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2017.01.23.14:35:01 Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1485210901925 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:08 Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'\n2017.01.23.14:35:08 Info: HEX0_1:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen//nios_system_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen" {  } {  } 0 0 "2017.01.23.14:35:08 Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'\n2017.01.23.14:35:08 Info: HEX0_1:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen//nios_system_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0001_HEX0_1_gen" 0 0 "Shell" 0 -1 1485210908088 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'" {  } {  } 0 0 "2017.01.23.14:35:08 Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'" 0 0 "Shell" 0 -1 1485210908537 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: HEX0_1: \"nios_system\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 0 "2017.01.23.14:35:08 Info: HEX0_1: \"nios_system\" instantiated altera_avalon_pio \"HEX0_1\"" 0 0 "Shell" 0 -1 1485210908542 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'" {  } {  } 0 0 "2017.01.23.14:35:08 Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'" 0 0 "Shell" 0 -1 1485210908567 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:08 Info: PushButtons:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen//nios_system_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen" {  } {  } 0 0 "2017.01.23.14:35:08 Info: PushButtons:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen//nios_system_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0002_PushButtons_gen" 0 0 "Shell" 0 -1 1485210908568 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'" {  } {  } 0 0 "2017.01.23.14:35:08 Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'" 0 0 "Shell" 0 -1 1485210908759 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: PushButtons: \"nios_system\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 0 "2017.01.23.14:35:08 Info: PushButtons: \"nios_system\" instantiated altera_avalon_pio \"PushButtons\"" 0 0 "Shell" 0 -1 1485210908761 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: character_lcd_0: Starting Generation of Character LCD" {  } {  } 0 0 "2017.01.23.14:35:08 Info: character_lcd_0: Starting Generation of Character LCD" 0 0 "Shell" 0 -1 1485210908762 ""}
{ "Info" "" "" "2017.01.23.14:35:08 Info: character_lcd_0: \"nios_system\" instantiated altera_up_avalon_character_lcd \"character_lcd_0\"" {  } {  } 0 0 "2017.01.23.14:35:08 Info: character_lcd_0: \"nios_system\" instantiated altera_up_avalon_character_lcd \"character_lcd_0\"" 0 0 "Shell" 0 -1 1485210908843 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: clocks: \"nios_system\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" {  } {  } 0 0 "2017.01.23.14:35:09 Info: clocks: \"nios_system\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" 0 0 "Shell" 0 -1 1485210909188 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2017.01.23.14:35:09 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1485210909199 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:09 Info: jtag_uart_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen" {  } {  } 0 0 "2017.01.23.14:35:09 Info: jtag_uart_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0004_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1485210909200 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2017.01.23.14:35:09 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1485210909425 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2017.01.23.14:35:09 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1485210909428 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: leds: Starting RTL generation for module 'nios_system_leds'" {  } {  } 0 0 "2017.01.23.14:35:09 Info: leds: Starting RTL generation for module 'nios_system_leds'" 0 0 "Shell" 0 -1 1485210909433 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:09 Info: leds:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen//nios_system_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen" {  } {  } 0 0 "2017.01.23.14:35:09 Info: leds:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen//nios_system_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0005_leds_gen" 0 0 "Shell" 0 -1 1485210909433 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: leds: Done RTL generation for module 'nios_system_leds'" {  } {  } 0 0 "2017.01.23.14:35:09 Info: leds: Done RTL generation for module 'nios_system_leds'" 0 0 "Shell" 0 -1 1485210909557 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: leds: \"nios_system\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2017.01.23.14:35:09 Info: leds: \"nios_system\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1485210909558 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: nios2_qsys_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2017.01.23.14:35:09 Info: nios2_qsys_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1485210909618 ""}
{ "Info" "" "" "2017.01.23.14:35:09 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2017.01.23.14:35:09 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1485210909623 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:09 Info: sdram:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen" {  } {  } 0 0 "2017.01.23.14:35:09 Info: sdram:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0006_sdram_gen" 0 0 "Shell" 0 -1 1485210909623 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: sdram: Done RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2017.01.23.14:35:10 Info: sdram: Done RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1485210910034 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.01.23.14:35:10 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1485210910034 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2017.01.23.14:35:10 Info: switches: Starting RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1485210910046 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:10 Info: switches:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen" {  } {  } 0 0 "2017.01.23.14:35:10 Info: switches:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0007_switches_gen" 0 0 "Shell" 0 -1 1485210910047 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2017.01.23.14:35:10 Info: switches: Done RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1485210910181 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2017.01.23.14:35:10 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1485210910183 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'" {  } {  } 0 0 "2017.01.23.14:35:10 Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'" 0 0 "Shell" 0 -1 1485210910185 ""}
{ "Info" "  ]" "" "2017.01.23.14:35:10 Info: timer_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64//perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen" {  } {  } 0 0 "2017.01.23.14:35:10 Info: timer_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64//perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7189_6023902734188198655.dir/0008_timer_0_gen" 0 0 "Shell" 0 -1 1485210910185 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: timer_0: Done RTL generation for module 'nios_system_timer_0'" {  } {  } 0 0 "2017.01.23.14:35:10 Info: timer_0: Done RTL generation for module 'nios_system_timer_0'" 0 0 "Shell" 0 -1 1485210910483 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: timer_0: \"nios_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2017.01.23.14:35:10 Info: timer_0: \"nios_system\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1485210910486 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 0 "2017.01.23.14:35:10 Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge" 0 0 "Shell" 0 -1 1485210910487 ""}
{ "Info" "" "" "2017.01.23.14:35:10 Info: to_external_bus_bridge_0: \"nios_system\" instantiated altera_up_avalon_to_external_bus_bridge \"to_external_bus_bridge_0\"" {  } {  } 0 0 "2017.01.23.14:35:10 Info: to_external_bus_bridge_0: \"nios_system\" instantiated altera_up_avalon_to_external_bus_bridge \"to_external_bus_bridge_0\"" 0 0 "Shell" 0 -1 1485210910561 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912258 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912393 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912484 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912598 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912725 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912799 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912866 ""}
{ "Info" "" "" "2017.01.23.14:35:12 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:12 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210912949 ""}
{ "Info" "" "" "2017.01.23.14:35:13 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:13 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210913043 ""}
{ "Info" "" "" "2017.01.23.14:35:13 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:13 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210913119 ""}
{ "Info" "" "" "2017.01.23.14:35:13 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:13 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210913192 ""}
{ "Info" "" "" "2017.01.23.14:35:13 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:13 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210913270 ""}
{ "Info" "" "" "2017.01.23.14:35:13 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:35:13 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210913356 ""}
{ "Info" "" "" "2017.01.23.14:35:14 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.01.23.14:35:14 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1485210914758 ""}
{ "Info" "" "" "2017.01.23.14:35:14 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.01.23.14:35:14 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1485210914803 ""}
{ "Info" "" "" "2017.01.23.14:35:14 Info: irq_synchronizer: \"nios_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2017.01.23.14:35:14 Info: irq_synchronizer: \"nios_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1485210914806 ""}
{ "Info" "" "" "2017.01.23.14:35:14 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.01.23.14:35:14 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1485210914809 ""}
{ "Info" "" "" "2017.01.23.14:35:14 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2017.01.23.14:35:14 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1485210914856 ""}
{ "Error" "proj.tcl failed" "" "2017.01.23.14:35:22 Error: sys_pll: Execution of script /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Execution of script /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210922125 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: *******************************************************************" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: *******************************************************************" 0 0 "Shell" 0 -1 1485210922126 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Running Quartus Prime Shell" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Running Quartus Prime Shell" 0 0 "Shell" 0 -1 1485210922126 ""}
{ "Error" "2015 SJ Lite Edition" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" 0 0 "Shell" 0 -1 1485210922127 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." 0 0 "Shell" 0 -1 1485210922130 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" 0 0 "Shell" 0 -1 1485210922131 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" 0 0 "Shell" 0 -1 1485210922131 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: functions, and any output files from any of the foregoing" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: functions, and any output files from any of the foregoing" 0 0 "Shell" 0 -1 1485210922132 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: (including device programming or simulation files), and any" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: (including device programming or simulation files), and any" 0 0 "Shell" 0 -1 1485210922132 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: associated documentation or information are expressly subject" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: associated documentation or information are expressly subject" 0 0 "Shell" 0 -1 1485210922133 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" 0 0 "Shell" 0 -1 1485210922133 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," 0 0 "Shell" 0 -1 1485210922135 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" 0 0 "Shell" 0 -1 1485210922136 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: applicable license agreement, including, without limitation," {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: applicable license agreement, including, without limitation," 0 0 "Shell" 0 -1 1485210922136 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" 0 0 "Shell" 0 -1 1485210922137 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" 0 0 "Shell" 0 -1 1485210922139 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" 0 0 "Shell" 0 -1 1485210922139 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: agreement for further details." {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: agreement for further details." 0 0 "Shell" 0 -1 1485210922140 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:21 2017" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:21 2017" 0 0 "Shell" 0 -1 1485210922140 ""}
{ "Error" "proj.tcl" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Command: quartus_sh -t /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Command: quartus_sh -t /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210922143 ""}
{ "Error" "proj.tcl was successful" "" "2017.01.23.14:35:22 Error: sys_pll: Info (23030): Evaluation of Tcl script /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info (23030): Evaluation of Tcl script /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210922144 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" 0 0 "Shell" 0 -1 1485210922144 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Peak virtual memory: 984 megabytes" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Peak virtual memory: 984 megabytes" 0 0 "Shell" 0 -1 1485210922145 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:21 2017" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:21 2017" 0 0 "Shell" 0 -1 1485210922146 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Elapsed time: 00:00:00" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Elapsed time: 00:00:00" 0 0 "Shell" 0 -1 1485210922147 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:01" 0 0 "Shell" 0 -1 1485210922148 ""}
{ "Error" "" "" "2017.01.23.14:35:22 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" {  } {  } 0 0 "2017.01.23.14:35:22 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" 0 0 "Shell" 0 -1 1485210922149 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Execution of script run_simgen_cmd.tcl failed" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Execution of script run_simgen_cmd.tcl failed" 0 0 "Shell" 0 -1 1485210954298 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: *******************************************************************" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: *******************************************************************" 0 0 "Shell" 0 -1 1485210954299 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Running Quartus Prime Shell" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Running Quartus Prime Shell" 0 0 "Shell" 0 -1 1485210954300 ""}
{ "Error" "2015 SJ Lite Edition" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" 0 0 "Shell" 0 -1 1485210954300 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." 0 0 "Shell" 0 -1 1485210954301 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" 0 0 "Shell" 0 -1 1485210954302 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" 0 0 "Shell" 0 -1 1485210954303 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: functions, and any output files from any of the foregoing" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: functions, and any output files from any of the foregoing" 0 0 "Shell" 0 -1 1485210954304 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: (including device programming or simulation files), and any" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: (including device programming or simulation files), and any" 0 0 "Shell" 0 -1 1485210954304 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: associated documentation or information are expressly subject" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: associated documentation or information are expressly subject" 0 0 "Shell" 0 -1 1485210954305 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" 0 0 "Shell" 0 -1 1485210954305 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," 0 0 "Shell" 0 -1 1485210954306 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" 0 0 "Shell" 0 -1 1485210954307 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: applicable license agreement, including, without limitation," {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: applicable license agreement, including, without limitation," 0 0 "Shell" 0 -1 1485210954308 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" 0 0 "Shell" 0 -1 1485210954308 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" 0 0 "Shell" 0 -1 1485210954309 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" 0 0 "Shell" 0 -1 1485210954309 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: agreement for further details." {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: agreement for further details." 0 0 "Shell" 0 -1 1485210954310 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:29 2017" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:29 2017" 0 0 "Shell" 0 -1 1485210954318 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Command: quartus_sh -t run_simgen_cmd.tcl" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Command: quartus_sh -t run_simgen_cmd.tcl" 0 0 "Shell" 0 -1 1485210954319 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: *******************************************************************" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: *******************************************************************" 0 0 "Shell" 0 -1 1485210954319 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Running Quartus Prime Analysis & Synthesis" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Running Quartus Prime Analysis & Synthesis" 0 0 "Shell" 0 -1 1485210954320 ""}
{ "Error" "2015 SJ Lite Edition" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" 0 0 "Shell" 0 -1 1485210954320 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." 0 0 "Shell" 0 -1 1485210954321 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" 0 0 "Shell" 0 -1 1485210954322 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" 0 0 "Shell" 0 -1 1485210954322 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: functions, and any output files from any of the foregoing" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: functions, and any output files from any of the foregoing" 0 0 "Shell" 0 -1 1485210954323 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: (including device programming or simulation files), and any" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: (including device programming or simulation files), and any" 0 0 "Shell" 0 -1 1485210954323 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: associated documentation or information are expressly subject" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: associated documentation or information are expressly subject" 0 0 "Shell" 0 -1 1485210954324 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" 0 0 "Shell" 0 -1 1485210954324 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," 0 0 "Shell" 0 -1 1485210954325 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" 0 0 "Shell" 0 -1 1485210954326 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: applicable license agreement, including, without limitation," {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: applicable license agreement, including, without limitation," 0 0 "Shell" 0 -1 1485210954327 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" 0 0 "Shell" 0 -1 1485210954327 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" 0 0 "Shell" 0 -1 1485210954328 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" 0 0 "Shell" 0 -1 1485210954329 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: agreement for further details." {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: agreement for further details." 0 0 "Shell" 0 -1 1485210954337 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:36 2017" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Processing started: Mon Jan 23 14:35:36 2017" 0 0 "Shell" 0 -1 1485210954338 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Command: quartus_map nios_system_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Command: quartus_map nios_system_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG" 0 0 "Shell" 0 -1 1485210954339 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." 0 0 "Shell" 0 -1 1485210954340 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Warning (20028): Parallel compilation is not licensed and has been disabled" 0 0 "Shell" 0 -1 1485210954341 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12021): Found 1 design units, including 1 entities, in source file nios_system_clocks_sys_pll.v" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12021): Found 1 design units, including 1 entities, in source file nios_system_clocks_sys_pll.v" 0 0 "Shell" 0 -1 1485210954342 ""}
{ "Error" "nios_system_clocks_sys_pll.v Line: 2" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12023): Found entity 1: nios_system_clocks_sys_pll File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12023): Found entity 1: nios_system_clocks_sys_pll File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210954343 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12127): Elaborating entity \"nios_system_clocks_sys_pll\" for the top level hierarchy" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12127): Elaborating entity \"nios_system_clocks_sys_pll\" for the top level hierarchy" 0 0 "Shell" 0 -1 1485210954345 ""}
{ "Error" "nios_system_clocks_sys_pll.v Line: 88" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210954346 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" 0 0 "Shell" 0 -1 1485210954347 ""}
{ "Error" "nios_system_clocks_sys_pll.v Line: 88" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210954348 ""}
{ "Error" "nios_system_clocks_sys_pll.v Line: 88" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210954349 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"fractional_vco_multiplier\" = \"false\"" 0 0 "Shell" 0 -1 1485210954349 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" 0 0 "Shell" 0 -1 1485210954351 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"operation_mode\" = \"direct\"" 0 0 "Shell" 0 -1 1485210954351 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"number_of_clocks\" = \"2\"" 0 0 "Shell" 0 -1 1485210954352 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" 0 0 "Shell" 0 -1 1485210954353 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift0\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954353 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle0\" = \"50\"" 0 0 "Shell" 0 -1 1485210954354 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" 0 0 "Shell" 0 -1 1485210954355 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift1\" = \"-3000 ps\"" 0 0 "Shell" 0 -1 1485210954355 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle1\" = \"50\"" 0 0 "Shell" 0 -1 1485210954356 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency2\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954357 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift2\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954357 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle2\" = \"50\"" 0 0 "Shell" 0 -1 1485210954358 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency3\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954359 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift3\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954360 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle3\" = \"50\"" 0 0 "Shell" 0 -1 1485210954360 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency4\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954361 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift4\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954362 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle4\" = \"50\"" 0 0 "Shell" 0 -1 1485210954363 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency5\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954364 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift5\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954366 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle5\" = \"50\"" 0 0 "Shell" 0 -1 1485210954368 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency6\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954368 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift6\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954370 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle6\" = \"50\"" 0 0 "Shell" 0 -1 1485210954370 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency7\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954371 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift7\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954372 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle7\" = \"50\"" 0 0 "Shell" 0 -1 1485210954373 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency8\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954374 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift8\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954375 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle8\" = \"50\"" 0 0 "Shell" 0 -1 1485210954376 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency9\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954377 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift9\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954378 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle9\" = \"50\"" 0 0 "Shell" 0 -1 1485210954379 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency10\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954380 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift10\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954381 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle10\" = \"50\"" 0 0 "Shell" 0 -1 1485210954381 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency11\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954382 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift11\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954383 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle11\" = \"50\"" 0 0 "Shell" 0 -1 1485210954384 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency12\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954385 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift12\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954385 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle12\" = \"50\"" 0 0 "Shell" 0 -1 1485210954386 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency13\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954387 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift13\" = \"0 ps\"" 0 0 "Shell" 0 -1 1485210954388 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle13\" = \"50\"" 0 0 "Shell" 0 -1 1485210954389 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency14\" = \"0 MHz\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift14\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle14\" = \"50\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency15\" = \"0 MHz\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift15\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle15\" = \"50\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency16\" = \"0 MHz\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift16\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle16\" = \"50\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency14\" = \"0 MHz\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift14\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle14\" = \"50\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency15\" = \"0 MHz\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift15\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle15\" = \"50\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency16\" = \"0 MHz\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift16\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle16\" = \"50\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency17\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1485210954397 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift17\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"phase_shift17\" = \"0 ps\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"duty_cycle17\" = \"50\"" 0 0 "Shell" 0 -1 1485210954399 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"pll_type\" = \"General\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"pll_type\" = \"General\"\n2017.01.23.14:35:54 Error: sys_pll: Info (12134): Parameter \"pll_subtype\" = \"General\"" 0 0 "Shell" 0 -1 1485210954400 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (281010): Generating sgate simulator netlist using Simgen\n2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Start of Model generation -- 0% complete" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (281010): Generating sgate simulator netlist using Simgen\n2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Start of Model generation -- 0% complete" 0 0 "Shell" 0 -1 1485210954402 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete" 0 0 "Shell" 0 -1 1485210954402 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete" 0 0 "Shell" 0 -1 1485210954403 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete" 0 0 "Shell" 0 -1 1485210954406 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" 0 0 "Shell" 0 -1 1485210954407 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Peak virtual memory: 1166 megabytes" 0 0 "Shell" 0 -1 1485210954409 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:52 2017" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:52 2017" 0 0 "Shell" 0 -1 1485210954410 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Elapsed time: 00:00:16" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Elapsed time: 00:00:16" 0 0 "Shell" 0 -1 1485210954411 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:41" 0 0 "Shell" 0 -1 1485210954411 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" 0 0 "Shell" 0 -1 1485210954412 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful" 0 0 "Shell" 0 -1 1485210954413 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" 0 0 "Shell" 0 -1 1485210954413 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Peak virtual memory: 972 megabytes" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Peak virtual memory: 972 megabytes" 0 0 "Shell" 0 -1 1485210954414 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:53 2017" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Processing ended: Mon Jan 23 14:35:53 2017" 0 0 "Shell" 0 -1 1485210954415 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Elapsed time: 00:00:24" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Elapsed time: 00:00:24" 0 0 "Shell" 0 -1 1485210954416 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:48" 0 0 "Shell" 0 -1 1485210954416 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" {  } {  } 0 0 "2017.01.23.14:35:54 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" 0 0 "Shell" 0 -1 1485210954417 ""}
{ "Info" "nios_system_clocks_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 1166 megabytes\n    Info: Processing ended: Mon Jan 23 14:35:52 2017\n    Info: Elapsed time: 00:00:16\n    Info: Total CPU time (on all processors): 00:00:41\nInconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 972 megabytes\n    Info: Processing ended: Mon Jan 23 14:35:53 2017\n    Info: Elapsed time: 00:00:24\n    Info: Total CPU time (on all processors): 00:00:48\nInconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" "" "2017.01.23.14:35:54 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Mon Jan 23 14:35:29 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Mon Jan 23 14:35:36 2017\nInfo: Command: quartus_map nios_system_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 1 design units, including 1 entities, in source file nios_system_clocks_sys_pll.v\n    Info (12023): Found entity 1: nios_system_clocks_sys_pll File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"nios_system_clocks_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" {  } {  } 0 0 "2017.01.23.14:35:54 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Mon Jan 23 14:35:29 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Mon Jan 23 14:35:36 2017\nInfo: Command: quartus_map nios_system_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 1 design units, including 1 entities, in source file nios_system_clocks_sys_pll.v\n    Info (12023): Found entity 1: nios_system_clocks_sys_pll File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"nios_system_clocks_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen/nios_system_clocks_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7189_6023902734188198655.dir/0013_sys_pll_gen" 0 0 "Shell" 0 -1 1485210954421 ""}
{ "Info" "" "" "2017.01.23.14:35:54 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2017.01.23.14:35:54 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1485210954424 ""}
{ "Info" "" "" "2017.01.23.14:35:54 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2017.01.23.14:35:54 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1485210954426 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: Generation stopped, 124 or more modules remaining" {  } {  } 0 0 "2017.01.23.14:35:54 Error: Generation stopped, 124 or more modules remaining" 0 0 "Shell" 0 -1 1485210954432 ""}
{ "Info" "" "" "2017.01.23.14:35:54 Info: nios_system: Done \"nios_system\" with 40 modules, 21 files" {  } {  } 0 0 "2017.01.23.14:35:54 Info: nios_system: Done \"nios_system\" with 40 modules, 21 files" 0 0 "Shell" 0 -1 1485210954432 ""}
{ "Error" "" "" "2017.01.23.14:35:54 Error: qsys-generate failed with exit code 1: 154 Errors, 0 Warnings" {  } {  } 0 0 "2017.01.23.14:35:54 Error: qsys-generate failed with exit code 1: 154 Errors, 0 Warnings" 0 0 "Shell" 0 -1 1485210954464 ""}
{ "Info" "" "" "2017.01.23.14:35:54 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.01.23.14:35:54 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1485210954464 ""}
{ "Info" "" "" "2017.01.23.14:35:54 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.01.23.14:35:54 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1485210954464 ""}
{ "Info" " --use-relative-paths=true" "" "2017.01.23.14:35:54 Info: sim-script-gen --spd=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/nios_system.spd --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:35:54 Info: sim-script-gen --spd=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/nios_system.spd --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210954465 ""}
{ "Info" " --use-relative-paths=true" "" "2017.01.23.14:35:54 Info: Doing: ip-make-simscript --spd=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/nios_system.spd --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:35:54 Info: Doing: ip-make-simscript --spd=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/nios_system.spd --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210954472 ""}
{ "Info" " directory:" "" "2017.01.23.14:36:00 Info: Generating the following file(s) for MODELSIM simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Generating the following file(s) for MODELSIM simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210960732 ""}
{ "Info" "msim_setup.tcl" "" "2017.01.23.14:36:00 Info:     mentor" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     mentor" 0 0 "Shell" 0 -1 1485210960733 ""}
{ "Info" " directory:" "" "2017.01.23.14:36:00 Info: Generating the following file(s) for VCS simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Generating the following file(s) for VCS simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210960742 ""}
{ "Info" "vcs_setup.sh" "" "2017.01.23.14:36:00 Info:     synopsys/vcs" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1485210960743 ""}
{ "Info" " directory:" "" "2017.01.23.14:36:00 Info: Generating the following file(s) for VCSMX simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Generating the following file(s) for VCSMX simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210960747 ""}
{ "Info" "synopsys_sim.setup" "" "2017.01.23.14:36:00 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1485210960748 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.01.23.14:36:00 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1485210960748 ""}
{ "Info" " directory:" "" "2017.01.23.14:36:00 Info: Generating the following file(s) for NCSIM simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Generating the following file(s) for NCSIM simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210960758 ""}
{ "Info" "cds.lib" "" "2017.01.23.14:36:00 Info:     cadence" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     cadence" 0 0 "Shell" 0 -1 1485210960758 ""}
{ "Info" "hdl.var" "" "2017.01.23.14:36:00 Info:     cadence" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     cadence" 0 0 "Shell" 0 -1 1485210960761 ""}
{ "Info" "ncsim_setup.sh" "" "2017.01.23.14:36:00 Info:     cadence" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     cadence" 0 0 "Shell" 0 -1 1485210960762 ""}
{ "Info" " directory" "" "2017.01.23.14:36:00 Info:     16 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     16 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1485210960762 ""}
{ "Info" " directory:" "" "2017.01.23.14:36:00 Info: Generating the following file(s) for RIVIERA simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Generating the following file(s) for RIVIERA simulator in /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210960768 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.01.23.14:36:00 Info:     aldec" {  } {  } 0 0 "2017.01.23.14:36:00 Info:     aldec" 0 0 "Shell" 0 -1 1485210960769 ""}
{ "Info" "." "" "2017.01.23.14:36:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" {  } {  } 0 0 "2017.01.23.14:36:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/simulation" 0 0 "Shell" 0 -1 1485210960769 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.01.23.14:36:00 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1485210960770 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1485210960770 ""}
{ "Info" "nios_system --family="Cyclone V" --part=5CSEMA5F31C6" "" "2017.01.23.14:36:00 Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --block-symbol-file --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students" {  } {  } 0 0 "2017.01.23.14:36:00 Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --block-symbol-file --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students" 0 0 "Shell" 0 -1 1485210960771 ""}
{ "Info" "nios_system.qsys" "" "2017.01.23.14:36:00 Info: Loading NIOS_II_System_391_For_Students" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Loading NIOS_II_System_391_For_Students" 0 0 "Shell" 0 -1 1485210960776 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Reading input file" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Reading input file" 0 0 "Shell" 0 -1 1485210960803 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding HEX0_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding HEX0_1 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210960806 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1485210960807 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding HEX2_3 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding HEX2_3 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210960808 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1485210960808 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding HEX4_5 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding HEX4_5 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210960809 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1485210960810 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding PushButtons \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding PushButtons \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210960810 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1485210960811 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding character_lcd_0 \[altera_up_avalon_character_lcd 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding character_lcd_0 \[altera_up_avalon_character_lcd 15.1\]" 0 0 "Shell" 0 -1 1485210960811 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module character_lcd_0" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module character_lcd_0" 0 0 "Shell" 0 -1 1485210960811 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1485210960812 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1485210960812 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 15.1\]" 0 0 "Shell" 0 -1 1485210960812 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module clocks" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1485210960813 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1485210960813 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1485210960814 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding leds \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding leds \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210960814 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module leds" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1485210960814 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1485210960815 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1485210960815 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1485210960817 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1485210960817 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding switches \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding switches \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210960818 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module switches" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1485210960819 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1485210960819 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module timer_0" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1485210960819 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding timer_1 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding timer_1 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1485210960820 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module timer_1" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module timer_1" 0 0 "Shell" 0 -1 1485210960820 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" 0 0 "Shell" 0 -1 1485210960821 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing module to_external_bus_bridge_0" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing module to_external_bus_bridge_0" 0 0 "Shell" 0 -1 1485210960821 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Building connections" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Building connections" 0 0 "Shell" 0 -1 1485210960822 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Parameterizing connections" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1485210960825 ""}
{ "Info" "" "" "2017.01.23.14:36:00 Info: Validating" {  } {  } 0 0 "2017.01.23.14:36:00 Info: Validating" 0 0 "Shell" 0 -1 1485210960827 ""}
{ "Info" "" "" "2017.01.23.14:36:01 Info: Done reading input file" {  } {  } 0 0 "2017.01.23.14:36:01 Info: Done reading input file" 0 0 "Shell" 0 -1 1485210961601 ""}
{ "Info" "" "" "2017.01.23.14:36:02 Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.01.23.14:36:02 Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1485210962240 ""}
{ "Info" "" "" "2017.01.23.14:36:02 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.01.23.14:36:02 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1485210962240 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.01.23.14:36:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1485210968093 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1485210968093 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info:" {  } {  } 0 0 "2017.01.23.14:36:08 Info:" 0 0 "Shell" 0 -1 1485210968093 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1485210968094 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2017.01.23.14:36:08 Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --synthesis=VERILOG --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system" {  } {  } 0 0 "2017.01.23.14:36:08 Info: qsys-generate /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system.qsys --synthesis=VERILOG --output-directory=/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system" 0 0 "Shell" 0 -1 1485210968094 ""}
{ "Info" "nios_system.qsys" "" "2017.01.23.14:36:08 Info: Loading NIOS_II_System_391_For_Students" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Loading NIOS_II_System_391_For_Students" 0 0 "Shell" 0 -1 1485210968101 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Reading input file" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Reading input file" 0 0 "Shell" 0 -1 1485210968121 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding HEX0_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding HEX0_1 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210968125 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1485210968125 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding HEX2_3 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding HEX2_3 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210968126 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1485210968126 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding HEX4_5 \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding HEX4_5 \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210968127 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1485210968127 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding PushButtons \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding PushButtons \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210968128 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1485210968128 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding character_lcd_0 \[altera_up_avalon_character_lcd 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding character_lcd_0 \[altera_up_avalon_character_lcd 15.1\]" 0 0 "Shell" 0 -1 1485210968129 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module character_lcd_0" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module character_lcd_0" 0 0 "Shell" 0 -1 1485210968129 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1485210968130 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1485210968130 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 15.1\]" 0 0 "Shell" 0 -1 1485210968131 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module clocks" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1485210968131 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1485210968132 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1485210968132 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding leds \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding leds \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210968133 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module leds" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1485210968133 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1485210968134 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1485210968135 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1485210968137 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1485210968138 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding switches \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding switches \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1485210968139 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module switches" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1485210968139 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding timer_0 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1485210968140 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module timer_0" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1485210968140 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding timer_1 \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding timer_1 \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1485210968141 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module timer_1" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module timer_1" 0 0 "Shell" 0 -1 1485210968141 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" 0 0 "Shell" 0 -1 1485210968142 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing module to_external_bus_bridge_0" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing module to_external_bus_bridge_0" 0 0 "Shell" 0 -1 1485210968142 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Building connections" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Building connections" 0 0 "Shell" 0 -1 1485210968143 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Parameterizing connections" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1485210968146 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Validating" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Validating" 0 0 "Shell" 0 -1 1485210968148 ""}
{ "Info" "" "" "2017.01.23.14:36:08 Info: Done reading input file" {  } {  } 0 0 "2017.01.23.14:36:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1485210968900 ""}
{ "Info" "" "" "2017.01.23.14:36:09 Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.01.23.14:36:09 Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1485210969406 ""}
{ "Info" "" "" "2017.01.23.14:36:09 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.01.23.14:36:09 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1485210969407 ""}
{ "Info" "" "" "2017.01.23.14:36:10 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.01.23.14:36:10 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1485210970095 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1485210971764 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" 0 0 "Shell" 0 -1 1485210971773 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" 0 0 "Shell" 0 -1 1485210971780 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" 0 0 "Shell" 0 -1 1485210971785 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1485210971809 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1485210971817 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" 0 0 "Shell" 0 -1 1485210971827 ""}
{ "Info" "" "" "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2017.01.23.14:36:11 Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1485210971836 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'" {  } {  } 0 0 "2017.01.23.14:36:15 Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'" 0 0 "Shell" 0 -1 1485210975548 ""}
{ "Info" "nios_system_HEX0_1_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:15 Info: HEX0_1:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=/tmp/alt7189_6023902734188198655.dir/0015_HEX0_1_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0015_HEX0_1_gen/" {  } {  } 0 0 "2017.01.23.14:36:15 Info: HEX0_1:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=/tmp/alt7189_6023902734188198655.dir/0015_HEX0_1_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0015_HEX0_1_gen/" 0 0 "Shell" 0 -1 1485210975548 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'" {  } {  } 0 0 "2017.01.23.14:36:15 Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'" 0 0 "Shell" 0 -1 1485210975737 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: HEX0_1: \"nios_system\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 0 "2017.01.23.14:36:15 Info: HEX0_1: \"nios_system\" instantiated altera_avalon_pio \"HEX0_1\"" 0 0 "Shell" 0 -1 1485210975738 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'" {  } {  } 0 0 "2017.01.23.14:36:15 Info: PushButtons: Starting RTL generation for module 'nios_system_PushButtons'" 0 0 "Shell" 0 -1 1485210975742 ""}
{ "Info" "nios_system_PushButtons_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:15 Info: PushButtons:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=/tmp/alt7189_6023902734188198655.dir/0016_PushButtons_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0016_PushButtons_gen/" {  } {  } 0 0 "2017.01.23.14:36:15 Info: PushButtons:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_PushButtons --dir=/tmp/alt7189_6023902734188198655.dir/0016_PushButtons_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0016_PushButtons_gen/" 0 0 "Shell" 0 -1 1485210975742 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'" {  } {  } 0 0 "2017.01.23.14:36:15 Info: PushButtons: Done RTL generation for module 'nios_system_PushButtons'" 0 0 "Shell" 0 -1 1485210975858 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: PushButtons: \"nios_system\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 0 "2017.01.23.14:36:15 Info: PushButtons: \"nios_system\" instantiated altera_avalon_pio \"PushButtons\"" 0 0 "Shell" 0 -1 1485210975860 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: character_lcd_0: Starting Generation of Character LCD" {  } {  } 0 0 "2017.01.23.14:36:15 Info: character_lcd_0: Starting Generation of Character LCD" 0 0 "Shell" 0 -1 1485210975861 ""}
{ "Info" "" "" "2017.01.23.14:36:15 Info: character_lcd_0: \"nios_system\" instantiated altera_up_avalon_character_lcd \"character_lcd_0\"" {  } {  } 0 0 "2017.01.23.14:36:15 Info: character_lcd_0: \"nios_system\" instantiated altera_up_avalon_character_lcd \"character_lcd_0\"" 0 0 "Shell" 0 -1 1485210975910 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: clocks: \"nios_system\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" {  } {  } 0 0 "2017.01.23.14:36:16 Info: clocks: \"nios_system\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" 0 0 "Shell" 0 -1 1485210976277 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2017.01.23.14:36:16 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1485210976285 ""}
{ "Info" "nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:16 Info: jtag_uart_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt7189_6023902734188198655.dir/0018_jtag_uart_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0018_jtag_uart_0_gen/" {  } {  } 0 0 "2017.01.23.14:36:16 Info: jtag_uart_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt7189_6023902734188198655.dir/0018_jtag_uart_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0018_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1485210976286 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2017.01.23.14:36:16 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1485210976533 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2017.01.23.14:36:16 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1485210976536 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: leds: Starting RTL generation for module 'nios_system_leds'" {  } {  } 0 0 "2017.01.23.14:36:16 Info: leds: Starting RTL generation for module 'nios_system_leds'" 0 0 "Shell" 0 -1 1485210976539 ""}
{ "Info" "nios_system_leds_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:16 Info: leds:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=/tmp/alt7189_6023902734188198655.dir/0019_leds_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0019_leds_gen/" {  } {  } 0 0 "2017.01.23.14:36:16 Info: leds:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=/tmp/alt7189_6023902734188198655.dir/0019_leds_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0019_leds_gen/" 0 0 "Shell" 0 -1 1485210976539 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: leds: Done RTL generation for module 'nios_system_leds'" {  } {  } 0 0 "2017.01.23.14:36:16 Info: leds: Done RTL generation for module 'nios_system_leds'" 0 0 "Shell" 0 -1 1485210976660 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: leds: \"nios_system\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2017.01.23.14:36:16 Info: leds: \"nios_system\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1485210976661 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: nios2_qsys_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2017.01.23.14:36:16 Info: nios2_qsys_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1485210976701 ""}
{ "Info" "" "" "2017.01.23.14:36:16 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2017.01.23.14:36:16 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1485210976706 ""}
{ "Info" "nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:16 Info: sdram:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt7189_6023902734188198655.dir/0020_sdram_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0020_sdram_gen/" {  } {  } 0 0 "2017.01.23.14:36:16 Info: sdram:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt7189_6023902734188198655.dir/0020_sdram_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0020_sdram_gen/" 0 0 "Shell" 0 -1 1485210976706 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: sdram: Done RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2017.01.23.14:36:17 Info: sdram: Done RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1485210977058 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.01.23.14:36:17 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1485210977059 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2017.01.23.14:36:17 Info: switches: Starting RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1485210977062 ""}
{ "Info" "nios_system_switches_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:17 Info: switches:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=/tmp/alt7189_6023902734188198655.dir/0021_switches_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0021_switches_gen/" {  } {  } 0 0 "2017.01.23.14:36:17 Info: switches:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64/perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64/perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=/tmp/alt7189_6023902734188198655.dir/0021_switches_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0021_switches_gen/" 0 0 "Shell" 0 -1 1485210977063 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2017.01.23.14:36:17 Info: switches: Done RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1485210977221 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2017.01.23.14:36:17 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1485210977222 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'" {  } {  } 0 0 "2017.01.23.14:36:17 Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'" 0 0 "Shell" 0 -1 1485210977223 ""}
{ "Info" "nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:17 Info: timer_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64//perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt7189_6023902734188198655.dir/0022_timer_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0022_timer_0_gen/" {  } {  } 0 0 "2017.01.23.14:36:17 Info: timer_0:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64//perl/bin/perl -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/bin/Altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt7189_6023902734188198655.dir/0022_timer_0_gen/ --quartus_dir=/usr/bin/Altera/15.1/quartus --verilog --config=/tmp/alt7189_6023902734188198655.dir/0022_timer_0_gen/" 0 0 "Shell" 0 -1 1485210977223 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: timer_0: Done RTL generation for module 'nios_system_timer_0'" {  } {  } 0 0 "2017.01.23.14:36:17 Info: timer_0: Done RTL generation for module 'nios_system_timer_0'" 0 0 "Shell" 0 -1 1485210977417 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: timer_0: \"nios_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2017.01.23.14:36:17 Info: timer_0: \"nios_system\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1485210977418 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 0 "2017.01.23.14:36:17 Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge" 0 0 "Shell" 0 -1 1485210977418 ""}
{ "Info" "" "" "2017.01.23.14:36:17 Info: to_external_bus_bridge_0: \"nios_system\" instantiated altera_up_avalon_to_external_bus_bridge \"to_external_bus_bridge_0\"" {  } {  } 0 0 "2017.01.23.14:36:17 Info: to_external_bus_bridge_0: \"nios_system\" instantiated altera_up_avalon_to_external_bus_bridge \"to_external_bus_bridge_0\"" 0 0 "Shell" 0 -1 1485210977436 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978441 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978497 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978570 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978625 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978687 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978729 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978789 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978836 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978879 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978920 ""}
{ "Info" "" "" "2017.01.23.14:36:18 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:18 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210978964 ""}
{ "Info" "" "" "2017.01.23.14:36:19 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:19 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210979019 ""}
{ "Info" "" "" "2017.01.23.14:36:19 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.01.23.14:36:19 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1485210979082 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.01.23.14:36:20 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1485210980169 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.01.23.14:36:20 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1485210980202 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: irq_synchronizer: \"nios_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2017.01.23.14:36:20 Info: irq_synchronizer: \"nios_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1485210980203 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.01.23.14:36:20 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1485210980206 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2017.01.23.14:36:20 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1485210980249 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2017.01.23.14:36:20 Info: reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1485210980253 ""}
{ "Info" "" "" "2017.01.23.14:36:20 Info: cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.01.23.14:36:20 Info: cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1485210980274 ""}
{ "Info" "nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.01.23.14:36:20 Info: cpu:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64//eperlcmd -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=/tmp/alt7189_6023902734188198655.dir/0029_cpu_gen/ --quartus_bindir=/usr/bin/Altera/15.1/quartus/linux64/ --verilog --config=/tmp/alt7189_6023902734188198655.dir/0029_cpu_gen/" {  } {  } 0 0 "2017.01.23.14:36:20 Info: cpu:   Generation command is \[exec /usr/bin/Altera/15.1/quartus/linux64//eperlcmd -I /usr/bin/Altera/15.1/quartus/linux64//perl/lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/europa -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin/perl_lib -I /usr/bin/Altera/15.1/quartus/sopc_builder/bin -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /usr/bin/Altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=/tmp/alt7189_6023902734188198655.dir/0029_cpu_gen/ --quartus_bindir=/usr/bin/Altera/15.1/quartus/linux64/ --verilog --config=/tmp/alt7189_6023902734188198655.dir/0029_cpu_gen/" 0 0 "Shell" 0 -1 1485210980274 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:20 (*) Starting Nios II generation" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:20 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1485210998372 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:20 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:20 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1485210998372 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:26 (*)   Plaintext license not found." {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:26 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1485210998372 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:26 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:26 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1485210998372 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1485210998372 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)     Testbench" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)     Testbench" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)     Instruction decoding" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)       Instruction fields" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:31 (*)       Instruction fields" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)       Instruction decodes" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)       Instruction controls" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)       Instruction controls" 0 0 "Shell" 0 -1 1485210998373 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)     Pipeline frontend" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1485210998374 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)     Pipeline backend" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:32 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1485210998374 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:35 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:35 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1485210998374 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:37 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:37 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1485210998374 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:38 (*) Done Nios II generation" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: # 2017.01.23 14:36:38 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1485210998374 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1485210998376 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1485210998383 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1485210998387 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1485210998389 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1485210998394 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1485210998397 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1485210998399 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1485210998408 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1485210998415 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1485210998421 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1485210998427 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" 0 0 "Shell" 0 -1 1485210998434 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" {  } {  } 0 0 "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1485210998435 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: character_lcd_0_avalon_lcd_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"character_lcd_0_avalon_lcd_slave_burst_adapter\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: character_lcd_0_avalon_lcd_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"character_lcd_0_avalon_lcd_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1485210998446 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" {  } {  } 0 0 "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1485210998448 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1485210998475 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1485210998485 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1485210998513 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1485210998522 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1485210998563 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" {  } {  } 0 0 "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1485210998564 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: character_lcd_0_avalon_lcd_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"character_lcd_0_avalon_lcd_slave_rsp_width_adapter\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: character_lcd_0_avalon_lcd_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"character_lcd_0_avalon_lcd_slave_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1485210998567 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" {  } {  } 0 0 "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1485210998568 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" {  } {  } 0 0 "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1485210998569 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1485210998578 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" {  } {  } 0 0 "2017.01.23.14:36:38 Info: Reusing file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1485210998580 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1485210998617 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1485210998653 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1485210998681 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1485210998687 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1485210998692 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.01.23.14:36:38 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1485210998696 ""}
{ "Info" "" "" "2017.01.23.14:36:38 Info: nios_system: Done \"nios_system\" with 43 modules, 75 files" {  } {  } 0 0 "2017.01.23.14:36:38 Info: nios_system: Done \"nios_system\" with 43 modules, 75 files" 0 0 "Shell" 0 -1 1485210998697 ""}
{ "Info" "" "" "2017.01.23.14:36:39 Info: qsys-generate succeeded.\n2017.01.23.14:36:39 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.01.23.14:36:39 Info: qsys-generate succeeded.\n2017.01.23.14:36:39 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1485210999173 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "nios_system.BAK.qsys nios_system.qsys " "Restoring file \"nios_system.BAK.qsys\" to \"nios_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1485210999951 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "nios_system.qsys " "Error upgrading Qsys file \"nios_system.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1485210999951 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "nios_system.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"nios_system.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1485210999951 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/usr/bin/Altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /usr/bin/Altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1485211000632 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 146 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 146 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1270 " "Peak virtual memory: 1270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485211000632 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 14:36:40 2017 " "Processing ended: Mon Jan 23 14:36:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485211000632 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485211000632 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485211000632 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1485211000632 ""}
