var group___f_p_g_a___m_g_r___c_f_g =
[
    [ "FPGA Full Configuration", "group___f_p_g_a___m_g_r___c_f_g___f_u_l_l.html", "group___f_p_g_a___m_g_r___c_f_g___f_u_l_l" ],
    [ "ALT_FPGA_CFG_MODE_t", "group___f_p_g_a___m_g_r___c_f_g.html#ga6dd5f2b157a028259a882a8b09f009f0", null ],
    [ "alt_fpga_istream_t", "group___f_p_g_a___m_g_r___c_f_g.html#gaf3c8e93849812d891e7734cdf7dfaee1", null ],
    [ "ALT_FPGA_CFG_MODE_e", "group___f_p_g_a___m_g_r___c_f_g.html#ga9e4e0ce6e2573348a76e9af07d8b2883", [
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883accda87567eb5bef206960868bc12d74c", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a5b1216cf84bbb607e6f6a7bc3069b57e", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a990a4dcaa1dc0f37edb238e97821d333", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ad6c4b20289d44cbf9ed8e5da07e9fe06", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a59d0cd7c5ccad37c00589264d046befe", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_SLOW_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac4384ceef15a6368d4678d2d6c6e3fb5", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_SLOW_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4e717c0fcc7cee026b7bff174c1161a6", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_SLOW_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a3dcc2870a726a6d96fc1d33309b044a3", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac2da934b787f6f51e35001adb7a27183", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_SLOW_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a382b4601d846536d021e23369f6deef2", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_SLOW_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4dc7dc73d2920b0b53a2636762feb820", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_SLOW_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8f18605ff0092e207b1eb6a354661143", null ],
      [ "ALT_FPGA_CFG_MODE_UNKNOWN", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ae6b8884c233263c3ecdd30447b5719b6", null ]
    ] ],
    [ "alt_fpga_cfg_mode_get", "group___f_p_g_a___m_g_r___c_f_g.html#ga3e1fa5cb19d3578b02e6db81e995e962", null ],
    [ "alt_fpga_cfg_mode_set", "group___f_p_g_a___m_g_r___c_f_g.html#ga2f9d462075970e526b932f39b09f8043", null ]
];