<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jan 20 09:47:29 2026" VIVADOVERSION="2025.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="9" NAME="mem_address0" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_mem_address0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mem_address0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mem_ce0" SIGIS="undef" SIGNAME="hls_inst_mem_ce0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mem_ce0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="mem_d0" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_mem_d0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mem_d0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="mem_q0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_mem_q0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mem_q0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mem_we0" SIGIS="undef" SIGNAME="hls_inst_mem_we0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mem_we0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="pstrb" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_pstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="pstrb"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_ready"/>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_start"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2114444147" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cpu" VLNV="xilinx.com:hls:cpu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="II" VALUE="undef"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="mem_address0" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_mem_address0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mem_address0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_ce0" SIGIS="undef" SIGNAME="hls_inst_mem_ce0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mem_ce0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_d0" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_mem_d0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mem_d0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_q0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_mem_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mem_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_we0" SIGIS="undef" SIGNAME="hls_inst_mem_we0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mem_we0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pstrb" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_pstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pstrb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
