Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
