<root><simulation><result_generated_time />2023-11-08 03:25:16<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 75, 'OX': 75, 'IY': 151, 'IX': 151, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />3240000<total_data_size_element />{'W': 576, 'I': 1459264, 'O': 360000}<total_data_reuse />{'W': 5625, 'I': 2.22029735537915, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 11, 'OX': 11, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('FX', 3), ('FY', 3)], [], []]<I />[[('OY', 3), ('OX', 3), ('FX', 3), ('FY', 3)], [], []]<O />[[('OY', 3), ('OX', 3), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [625.0, 9, 1, 1], 'I': [1.0, 2.22, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [392, 182408, 182408], 'O': [72, 45000, 45000], 'O_partial': [72, 0, 0], 'O_final': [0, 45000, 45000]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.14, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.01, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.14, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [392, 182408, 182408], 'O': [72, 45000, 45000], 'O_partial': [72, 0, 0], 'O_final': [0, 45000, 45000]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[576, 576], [576, 576], [576, 0]]<I />[[3240000, 1459264], [2383936, 1459264], [1459264, 0]]<O />[[(2880000, 3240000), (360000, 0)], [(0, 589824), (360000, 0)], [(0, 360000), (0, 0)]]<O_partial />[[(2880000, 3240000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (360000, 0)], [(0, 589824), (360000, 0)], [(0, 360000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[72, 72], [9, 9], [2, 0]]<I />[[405000, 182408], [37249, 22801], [5700, 0]]<O />[[(360000, 405000), (45000, 0)], [(0, 9216), (5625, 0)], [(0, 1406), (0, 0)]]<O_partial />[([360000, 405000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [45000, 0]), ([0, 9216], [5625, 0]), ([0, 1406], [0, 0])]</mem_access_count_word><mac_count><active />3240000<idle />2068416</mac_count></basic_info><energy><total_energy />7203505.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[204.8, 6041.6, 7590.4]<O />[281.6, 1446.4, 1875.2]</mem_energy_breakdown><MAC_energy><active_MAC />7082640.0<idle_MAC />103420.8<total />7186060.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.053<utilization_without_data_loading />0.3433<utilization_spatial />0.6104<utilization_temporal_with_data_loading />0.0869<mac_utilize_temporal_without_data_loading />0.5625</mac_array_utilization><latency><latency_cycle_with_data_loading />59648<latency_cycle_without_data_loading />9216<ideal_computing_cycle />5184<data_loading><load_cycle_total />50432<load_cycle_individual />{'W': [128, 64, 0], 'I': [50176, 37312, 0]}<load_cycle_combined />{'W': 192, 'I': 50240}</data_loading><mem_stalling><mem_stall_cycle_total />4032<mem_stall_cycle_individual />{'W': [[-5120], [-5184, -5184], [-5184, -5184]], 'I': [[-5120], [-576, -5184], [-5184, -5184]], 'O': [[-5184], [-5120, 4032], [4032, -2880]]}<mem_stall_cycle_shared />{'W': [[-5120], [-5184, 0], [0, 0]], 'I': [[-5120], [-576, 0], [0, 0]], 'O': [[-5184], [-5120, 4032], [4032, -2880]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [392, 182408, 182408], 'O': [72, 45000, 45000], 'O_partial': [72, 0, 0], 'O_final': [0, 45000, 45000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [401408, 182408, 182408], 'O': [73728, 45000, 45000]}<loop_cycles_each_level />{'W': [81, 81, 81], 'I': [81, 81, 81], 'O': [81, 81, 81]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]], 'I': [[8.0, 4.8], [4955.7, 3678.9], [3678.9, 3678.9]], 'O': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]]}<req_inst_mem_bw />{'W': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]], 'I': [[8.0, 43.6], [44600.9, 3678.9], [3678.9, 3678.9]], 'O': [[8.0, 8.0], [8192.0, 910.2], [910.2, 910.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [0.9, 0.9], [0.9, 0]], 'I': [[8.0, 43.6], [44600.9, 3678.9], [3678.9, 0]], 'O': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [45512.0, 4590.0], [3679.8, 910.2]], 'I': [[8.0, 43.6], [45512.0, 4590.0], [3679.8, 910.2]], 'O': [[8.0, 0.9], [45512.0, 4590.0], [3679.8, 910.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 81], [81, 81, 1], [81, 81, 1]], 'I': [[1, 1, 81], [9, 81, 1], [81, 81, 1]], 'O': [[1, 1, 81], [81, 81, 1], [81, 81, 1]]}<trans_time_real />{'W': [[0, 1, 81], [[1, 81, 1], [0, 81, 1]], [[0, 81, 1], [0, 81, 1]]], 'I': [[0, 1, 81], [[6, 81, 1], [784, 81, 1]], [[582, 81, 1], [146, 81, 1]]], 'O': [[0, 1, 81], [[1, 81, 1], [144, 81, 1]], [[144, 81, 1], [36, 81, 1]]]}<single_stall_cycle />{'W': [[-1], [-80, -81], [-81, -81]], 'I': [[-1], [-3, 775], [501, 65]], 'O': [[-1], [-80, 63], [63, -45]]}<single_stall_count />{'W': [80, 0, 0], 'I': [80, 0, 0], 'O': [81, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [81, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [81, 81]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-81, -81], [0, -81]], 1: [[-81, -81], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />122.6<mem_area />121.7<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0.223</simulation></root>