$date
	Sat Sep 05 18:35:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! O0 $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ RST $end
$var reg 1 % clock $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & S0F $end
$var wire 1 ' S1F $end
$var wire 1 ! Y $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var wire 1 ( S1 $end
$var wire 1 ) S0 $end
$scope module E2 $end
$var wire 1 ' D $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module E3 $end
$var wire 1 & D $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
0'
0&
0%
0$
0#
0"
0!
$end
#1
0(
0)
1%
1$
#2
0%
0$
#3
1%
#4
0%
#5
1%
#6
0%
#7
1)
1%
0&
1"
#8
0%
#9
1&
0)
1%
#10
0%
#11
0&
1)
1%
#12
0%
0"
#13
0)
1%
#14
0%
#15
1%
#16
0%
#17
1'
1)
1%
0&
1#
1"
#18
0%
#19
1!
1'
1(
0)
1%
#20
0%
