0.6
2016.4
Jan 23 2017
19:37:30
D:/Projects/computer_structure/ridecore/fpga/fpga.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alloc_issue_ino.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,alloc_issue_ino,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,alu,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh,1509346389,verilog,,,,,,,,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/arf.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,arf;renaming_table;select_vector,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/brimm_gen.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,brimm_gen,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/btb.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,btb,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,1509346389,verilog,,,,,,,,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/decoder.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh,decoder,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/define.v,1509346389,verilog,,,,,,,,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/dmem.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,dmem,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/dualport_ram.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,true_dualport_ram;true_dualport_ram_clear,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_alu.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh,exunit_alu,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_branch.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,exunit_branch,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_ldst.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh,exunit_ldst,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_mul.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,exunit_mul,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/gshare.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,gshare_predictor;pht;sel_bhrfix,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/imem.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,imem;imem_ld,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/imm_gen.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,imm_gen,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/mpft.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,miss_prediction_fix_table;tag_decoder,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/multiplier.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh,multiplier;mux_4x1,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/oldest_finder.v,1509346389,verilog,,,,oldest_finder2;oldest_finder4;oldest_finder8,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/pipeline.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,pipeline,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/pipeline_if.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,pipeline_if;select_logic,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/prioenc.v,1509346389,verilog,,,,allocateunit;maskunit;prioenc,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/ram_sync.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,ram_sync_1r1w;ram_sync_2r1w;ram_sync_2r2w;ram_sync_4r1w;ram_sync_4r2w;ram_sync_6r2w,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/ram_sync_nolatch.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,ram_sync_nolatch_2r1w;ram_sync_nolatch_2r2w;ram_sync_nolatch_4r2w,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/reorderbuf.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,reorderbuf,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rrf.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,rrf,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rrf_freelistmanager.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,rrf_freelistmanager,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_alu.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,rs_alu;rs_alu_ent,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_branch.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,rs_branch;rs_branch_ent,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_ldst.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,rs_ldst;rs_ldst_ent,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_mul.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu_ops.vh,rs_mul;rs_mul_ent,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_reqgen.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,rs_requestgenerator,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh,1509346389,verilog,,,,,,,,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/search_be.v,1509346389,verilog,,,,search_begin;search_end,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/src_manager.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,src_manager,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/srcopr_manager.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,sourceoperand_manager,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/srcsel.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rv32_opcodes.vh;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,src_a_mux;src_b_mux,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/storebuf.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,storebuf,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/system.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/define.v,CLKGEN_DCM;CLKGEN_MMCM;GEN_DCM;GEN_MMCM;GEN_MMCM_DS;RSTGEN,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/tag_generator.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,tag_generator,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/top.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/define.v;D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/constants.vh,top,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/uart.v,1509346389,verilog,,,D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/define.v,PLOADER;SingleUartTx;TX_FIFO;UartRx;UartTx,,,../../../fpga.srcs/sources_1/imports/fpga,,,,,
