;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1/18/2019 2:18:29 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF005EF53  	GOTO        2726
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_SPI1_Write:
;__Lib_SPI_c345d014.c,84 :: 		
;__Lib_SPI_c345d014.c,87 :: 		
0x001C	0xFFC9C162  	MOVFF       FARG_SPI1_Write_data_, SSP1BUF
;__Lib_SPI_c345d014.c,88 :: 		
L_SPI1_Write8:
0x0020	0xB0C7      	BTFSC       SSP1STAT, 0 
0x0022	0xD002      	BRA         L_SPI1_Write9
;__Lib_SPI_c345d014.c,89 :: 		
0x0024	0x0000      	NOP
0x0026	0xD7FC      	BRA         L_SPI1_Write8
L_SPI1_Write9:
;__Lib_SPI_c345d014.c,90 :: 		
0x0028	0xF000CFC9  	MOVFF       SSP1BUF, R0
;__Lib_SPI_c345d014.c,92 :: 		
L_end_SPI1_Write:
0x002C	0x0012      	RETURN      0
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_c345d014.c,73 :: 		
;__Lib_SPI_c345d014.c,74 :: 		
0x002E	0xFFC9C161  	MOVFF       FARG_SPI1_Read_buffer, SSP1BUF
;__Lib_SPI_c345d014.c,75 :: 		
L_SPI1_Read6:
0x0032	0xB0C7      	BTFSC       SSP1STAT, 0 
0x0034	0xD002      	BRA         L_SPI1_Read7
;__Lib_SPI_c345d014.c,76 :: 		
0x0036	0x0000      	NOP
0x0038	0xD7FC      	BRA         L_SPI1_Read6
L_SPI1_Read7:
;__Lib_SPI_c345d014.c,77 :: 		
0x003A	0xF000CFC9  	MOVFF       SSP1BUF, R0
;__Lib_SPI_c345d014.c,80 :: 		
L_end_SPI1_Read:
0x003E	0x0012      	RETURN      0
; end of _SPI1_Read
_getCurrent_Socket_Register_Address:
;socket_functions.h,121 :: 		unsigned char getCurrent_Socket_Register_Address(){     //Choose correct BSB configuration
;socket_functions.h,125 :: 		switch (Current_Sck_Register) {
0x0040	0xD01B      	BRA         L_getCurrent_Socket_Register_Address34
;socket_functions.h,127 :: 		case 0: Result = 0b00000001; break;
L_getCurrent_Socket_Register_Address36:
0x0042	0x0E01      	MOVLW       1
0x0044	0x6E01      	MOVWF       R1 
0x0046	0xD031      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,128 :: 		case 1: Result = 0b00000101; break;
L_getCurrent_Socket_Register_Address37:
0x0048	0x0E05      	MOVLW       5
0x004A	0x6E01      	MOVWF       R1 
0x004C	0xD02E      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,129 :: 		case 2: Result = 0b00001001; break;
L_getCurrent_Socket_Register_Address38:
0x004E	0x0E09      	MOVLW       9
0x0050	0x6E01      	MOVWF       R1 
0x0052	0xD02B      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,130 :: 		case 3: Result = 0b00001101; break;
L_getCurrent_Socket_Register_Address39:
0x0054	0x0E0D      	MOVLW       13
0x0056	0x6E01      	MOVWF       R1 
0x0058	0xD028      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,131 :: 		case 4: Result = 0b00010001; break;
L_getCurrent_Socket_Register_Address40:
0x005A	0x0E11      	MOVLW       17
0x005C	0x6E01      	MOVWF       R1 
0x005E	0xD025      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,132 :: 		case 5: Result = 0b00010110; break;
L_getCurrent_Socket_Register_Address41:
0x0060	0x0E16      	MOVLW       22
0x0062	0x6E01      	MOVWF       R1 
0x0064	0xD022      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,133 :: 		case 6: Result = 0b00011001; break;
L_getCurrent_Socket_Register_Address42:
0x0066	0x0E19      	MOVLW       25
0x0068	0x6E01      	MOVWF       R1 
0x006A	0xD01F      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,134 :: 		case 7: Result = 0b00011101; break;
L_getCurrent_Socket_Register_Address43:
0x006C	0x0E1D      	MOVLW       29
0x006E	0x6E01      	MOVWF       R1 
0x0070	0xD01C      	BRA         L_getCurrent_Socket_Register_Address35
;socket_functions.h,135 :: 		default: Result = 0b00000001;
L_getCurrent_Socket_Register_Address44:
0x0072	0x0E01      	MOVLW       1
0x0074	0x6E01      	MOVWF       R1 
;socket_functions.h,137 :: 		}
0x0076	0xD019      	BRA         L_getCurrent_Socket_Register_Address35
L_getCurrent_Socket_Register_Address34:
0x0078	0x5015      	MOVF        _Current_Sck_Register, 0 
0x007A	0x0A00      	XORLW       0
0x007C	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address36
0x007E	0x5015      	MOVF        _Current_Sck_Register, 0 
0x0080	0x0A01      	XORLW       1
0x0082	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address37
0x0084	0x5015      	MOVF        _Current_Sck_Register, 0 
0x0086	0x0A02      	XORLW       2
0x0088	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address38
0x008A	0x5015      	MOVF        _Current_Sck_Register, 0 
0x008C	0x0A03      	XORLW       3
0x008E	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address39
0x0090	0x5015      	MOVF        _Current_Sck_Register, 0 
0x0092	0x0A04      	XORLW       4
0x0094	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address40
0x0096	0x5015      	MOVF        _Current_Sck_Register, 0 
0x0098	0x0A05      	XORLW       5
0x009A	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address41
0x009C	0x5015      	MOVF        _Current_Sck_Register, 0 
0x009E	0x0A06      	XORLW       6
0x00A0	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address42
0x00A2	0x5015      	MOVF        _Current_Sck_Register, 0 
0x00A4	0x0A07      	XORLW       7
0x00A6	0xE0E2      	BZ          L_getCurrent_Socket_Register_Address43
0x00A8	0xD7E4      	BRA         L_getCurrent_Socket_Register_Address44
L_getCurrent_Socket_Register_Address35:
;socket_functions.h,139 :: 		return Result;
0x00AA	0xF000C001  	MOVFF       R1, R0
;socket_functions.h,140 :: 		}
L_end_getCurrent_Socket_Register_Address:
0x00AE	0x0012      	RETURN      0
; end of _getCurrent_Socket_Register_Address
_SPI_FRAME:
;w5500_library.h,67 :: 		void SPI_FRAME() {     //FDM = 1
;w5500_library.h,69 :: 		BSB = BSB << 3;
0x00B0	0xF001C020  	MOVFF       _BSB, R1
0x00B4	0x3601      	RLCF        R1, 1 
0x00B6	0x9001      	BCF         R1, 0 
0x00B8	0x3601      	RLCF        R1, 1 
0x00BA	0x9001      	BCF         R1, 0 
0x00BC	0x3601      	RLCF        R1, 1 
0x00BE	0x9001      	BCF         R1, 0 
0x00C0	0xF020C001  	MOVFF       R1, _BSB
;w5500_library.h,71 :: 		CONTROL_PHASE = BSB + RWB + OM;
0x00C4	0x5022      	MOVF        _RWB, 0 
0x00C6	0x2401      	ADDWF       R1, 0 
0x00C8	0x6E00      	MOVWF       R0 
0x00CA	0x5021      	MOVF        _OM, 0 
0x00CC	0x2600      	ADDWF       R0, 1 
0x00CE	0xF01DC000  	MOVFF       R0, _CONTROL_PHASE
;w5500_library.h,72 :: 		CONTROL_PHASE = BSB + CONTROL_PHASE;
0x00D2	0x5000      	MOVF        R0, 0 
0x00D4	0x2401      	ADDWF       R1, 0 
0x00D6	0x6E1D      	MOVWF       _CONTROL_PHASE 
;w5500_library.h,76 :: 		Chip_Select = 0;
0x00D8	0x9084      	BCF         PORTE, 0 
;w5500_library.h,79 :: 		SPI1_Write(ADDRESS_PHASE_HB); //HIGH-BYTE OF 16 BITS OFFSET ADDRESS
0x00DA	0xF162C01F  	MOVFF       _ADDRESS_PHASE_HB, FARG_SPI1_Write_data_
0x00DE	0xDF9E      	RCALL       _SPI1_Write
;w5500_library.h,80 :: 		SPI1_Write(ADDRESS_PHASE_LB); //LOW-BYTE OF 16 BITS OFFSET ADDRESS
0x00E0	0xF162C01E  	MOVFF       _ADDRESS_PHASE_LB, FARG_SPI1_Write_data_
0x00E4	0xDF9B      	RCALL       _SPI1_Write
;w5500_library.h,82 :: 		SPI1_Write(CONTROL_PHASE);    //CONFIG READ/WRITE, SPI OPERATION MODE
0x00E6	0xF162C01D  	MOVFF       _CONTROL_PHASE, FARG_SPI1_Write_data_
0x00EA	0xDF98      	RCALL       _SPI1_Write
;w5500_library.h,84 :: 		SPI1_Write(DATA_PHASE_1B);    //DATA
0x00EC	0xF162C016  	MOVFF       _DATA_PHASE_1B, FARG_SPI1_Write_data_
0x00F0	0xDF95      	RCALL       _SPI1_Write
;w5500_library.h,86 :: 		Chip_Select = 1;
0x00F2	0x8084      	BSF         PORTE, 0 
;w5500_library.h,88 :: 		ADDRESS_PHASE_HB = 0x00;
0x00F4	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;w5500_library.h,89 :: 		ADDRESS_PHASE_LB = 0x00;
0x00F6	0x6A1E      	CLRF        _ADDRESS_PHASE_LB 
;w5500_library.h,90 :: 		BSB = 0b00000000;  // SELECT COMMMON REGISTER OR SOCKET REGISTER
0x00F8	0x6A20      	CLRF        _BSB 
;w5500_library.h,91 :: 		RWB  = 0x00;  // READ[0]/WRITE[1]
0x00FA	0x6A22      	CLRF        _RWB 
;w5500_library.h,92 :: 		OM = 0x00;
0x00FC	0x6A21      	CLRF        _OM 
;w5500_library.h,93 :: 		DATA_PHASE_1B = 0x00;
0x00FE	0x6A16      	CLRF        _DATA_PHASE_1B 
;w5500_library.h,94 :: 		}
L_end_SPI_FRAME:
0x0100	0x0012      	RETURN      0
; end of _SPI_FRAME
_SPI_FRAME_READ:
;w5500_library.h,131 :: 		unsigned char SPI_FRAME_READ() {  //FDM = 1
;w5500_library.h,135 :: 		RWB.B2 = 0;
0x0102	0x9422      	BCF         _RWB, 2 
;w5500_library.h,136 :: 		OM = 0x00;
0x0104	0x6A21      	CLRF        _OM 
;w5500_library.h,138 :: 		BSB = BSB << 3;
0x0106	0xF001C020  	MOVFF       _BSB, R1
0x010A	0x3601      	RLCF        R1, 1 
0x010C	0x9001      	BCF         R1, 0 
0x010E	0x3601      	RLCF        R1, 1 
0x0110	0x9001      	BCF         R1, 0 
0x0112	0x3601      	RLCF        R1, 1 
0x0114	0x9001      	BCF         R1, 0 
0x0116	0xF020C001  	MOVFF       R1, _BSB
;w5500_library.h,140 :: 		CONTROL_PHASE = BSB + RWB + OM;
0x011A	0x5022      	MOVF        _RWB, 0 
0x011C	0x2401      	ADDWF       R1, 0 
0x011E	0x6E00      	MOVWF       R0 
0x0120	0xF01DC000  	MOVFF       R0, _CONTROL_PHASE
;w5500_library.h,141 :: 		CONTROL_PHASE = BSB + CONTROL_PHASE;
0x0124	0x5000      	MOVF        R0, 0 
0x0126	0x2401      	ADDWF       R1, 0 
0x0128	0x6E1D      	MOVWF       _CONTROL_PHASE 
;w5500_library.h,145 :: 		Chip_Select = 0;
0x012A	0x9084      	BCF         PORTE, 0 
;w5500_library.h,148 :: 		SPI1_Write(ADDRESS_PHASE_HB); //HIGH-BYTE OF 16 BITS OFFSET ADDRESS
0x012C	0xF162C01F  	MOVFF       _ADDRESS_PHASE_HB, FARG_SPI1_Write_data_
0x0130	0xDF75      	RCALL       _SPI1_Write
;w5500_library.h,149 :: 		SPI1_Write(ADDRESS_PHASE_LB); //LOW-BYTE OF 16 BITS OFFSET ADDRESS
0x0132	0xF162C01E  	MOVFF       _ADDRESS_PHASE_LB, FARG_SPI1_Write_data_
0x0136	0xDF72      	RCALL       _SPI1_Write
;w5500_library.h,151 :: 		SPI1_Write(CONTROL_PHASE);    //CONFIG READ/WRITE, SPI OPERATION MODE
0x0138	0xF162C01D  	MOVFF       _CONTROL_PHASE, FARG_SPI1_Write_data_
0x013C	0xDF6F      	RCALL       _SPI1_Write
;w5500_library.h,153 :: 		MSG = SPI1_Read(buffer);    //DATA
0x013E	0xF161C160  	MOVFF       SPI_FRAME_READ_buffer_L0, FARG_SPI1_Read_buffer
0x0142	0xDF75      	RCALL       _SPI1_Read
;w5500_library.h,155 :: 		Chip_Select = 1;
0x0144	0x8084      	BSF         PORTE, 0 
;w5500_library.h,157 :: 		ADDRESS_PHASE_HB = 0x00;
0x0146	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;w5500_library.h,158 :: 		ADDRESS_PHASE_LB = 0x00;
0x0148	0x6A1E      	CLRF        _ADDRESS_PHASE_LB 
;w5500_library.h,159 :: 		BSB = 0b00000000;  // SELECT COMMMON REGISTER OR SOCKET REGISTER
0x014A	0x6A20      	CLRF        _BSB 
;w5500_library.h,160 :: 		RWB  = 0x00;  // READ[0]/WRITE[1]
0x014C	0x6A22      	CLRF        _RWB 
;w5500_library.h,161 :: 		OM = 0x00;
0x014E	0x6A21      	CLRF        _OM 
;w5500_library.h,162 :: 		DATA_PHASE_1B = 0x00;
0x0150	0x6A16      	CLRF        _DATA_PHASE_1B 
;w5500_library.h,164 :: 		return MSG;
;w5500_library.h,165 :: 		}
L_end_SPI_FRAME_READ:
0x0152	0x0012      	RETURN      0
; end of _SPI_FRAME_READ
_Set_Rx_Buffer_Sz:
;socket_functions.h,319 :: 		void Set_Rx_Buffer_Sz(unsigned char value){
;socket_functions.h,321 :: 		ADDRESS_PHASE_HB = 0x00;
0x0154	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,322 :: 		ADDRESS_PHASE_LB = 0x1E;
0x0156	0x0E1E      	MOVLW       30
0x0158	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,323 :: 		BSB = getCurrent_Socket_Register_Address();
0x015A	0xDF72      	RCALL       _getCurrent_Socket_Register_Address
0x015C	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,324 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x0160	0x8422      	BSF         _RWB, 2 
;socket_functions.h,325 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x0162	0x9221      	BCF         _OM, 1 
;socket_functions.h,326 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x0164	0x9421      	BCF         _OM, 2 
;socket_functions.h,327 :: 		DATA_PHASE_1B = value;;
0x0166	0xF016C160  	MOVFF       FARG_Set_Rx_Buffer_Sz_value, _DATA_PHASE_1B
;socket_functions.h,328 :: 		SPI_FRAME();
0x016A	0xDFA2      	RCALL       _SPI_FRAME
;socket_functions.h,329 :: 		}
L_end_Set_Rx_Buffer_Sz:
0x016C	0x0012      	RETURN      0
; end of _Set_Rx_Buffer_Sz
_Set_Tx_Buffer_Sz:
;socket_functions.h,331 :: 		void Set_Tx_Buffer_Sz(unsigned char value){
;socket_functions.h,333 :: 		ADDRESS_PHASE_HB = 0x00;
0x016E	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,334 :: 		ADDRESS_PHASE_LB = 0x1F;
0x0170	0x0E1F      	MOVLW       31
0x0172	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,335 :: 		BSB = getCurrent_Socket_Register_Address();
0x0174	0xDF65      	RCALL       _getCurrent_Socket_Register_Address
0x0176	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,336 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x017A	0x8422      	BSF         _RWB, 2 
;socket_functions.h,337 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x017C	0x9221      	BCF         _OM, 1 
;socket_functions.h,338 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x017E	0x9421      	BCF         _OM, 2 
;socket_functions.h,339 :: 		DATA_PHASE_1B = value;
0x0180	0xF016C160  	MOVFF       FARG_Set_Tx_Buffer_Sz_value, _DATA_PHASE_1B
;socket_functions.h,340 :: 		SPI_FRAME();
0x0184	0xDF95      	RCALL       _SPI_FRAME
;socket_functions.h,341 :: 		}
L_end_Set_Tx_Buffer_Sz:
0x0186	0x0012      	RETURN      0
; end of _Set_Tx_Buffer_Sz
_Config_IP:
;common_registers_functions.h,133 :: 		void Config_IP(){
;common_registers_functions.h,137 :: 		for(i=0x00;i<0x04;i++){
0x0188	0x0101      	MOVLB       1
0x018A	0x6B5F      	CLRF        Config_IP_i_L0, 1
L_Config_IP60:
0x018C	0x0E04      	MOVLW       4
0x018E	0x5D5F      	SUBWF       Config_IP_i_L0, 0, 1
0x0190	0xE216      	BC          L_Config_IP61
;common_registers_functions.h,139 :: 		ADDRESS_PHASE_HB = 0x00;
0x0192	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;common_registers_functions.h,140 :: 		ADDRESS_PHASE_LB = 0x0F + i;
0x0194	0x515F      	MOVF        Config_IP_i_L0, 0, 1
0x0196	0x0F0F      	ADDLW       15
0x0198	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;common_registers_functions.h,141 :: 		BSB = 0x00;
0x019A	0x6A20      	CLRF        _BSB 
;common_registers_functions.h,142 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x019C	0x8422      	BSF         _RWB, 2 
;common_registers_functions.h,143 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x019E	0x9221      	BCF         _OM, 1 
;common_registers_functions.h,144 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x01A0	0x9421      	BCF         _OM, 2 
;common_registers_functions.h,145 :: 		DATA_PHASE_1B = IP[i];
0x01A2	0x0E19      	MOVLW       _IP
0x01A4	0x6EE9      	MOVWF       FSR0L 
0x01A6	0x0E00      	MOVLW       hi_addr(_IP)
0x01A8	0x6EEA      	MOVWF       FSR0H 
0x01AA	0x515F      	MOVF        Config_IP_i_L0, 0, 1
0x01AC	0x26E9      	ADDWF       FSR0L, 1 
0x01AE	0xB0D8      	BTFSC       STATUS, 0 
0x01B0	0x2AEA      	INCF        FSR0H, 1 
0x01B2	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;common_registers_functions.h,146 :: 		SPI_FRAME();
0x01B6	0xDF7C      	RCALL       _SPI_FRAME
;common_registers_functions.h,137 :: 		for(i=0x00;i<0x04;i++){
0x01B8	0x0101      	MOVLB       1
0x01BA	0x2B5F      	INCF        Config_IP_i_L0, 1, 1
;common_registers_functions.h,147 :: 		}
0x01BC	0xD7E7      	BRA         L_Config_IP60
L_Config_IP61:
;common_registers_functions.h,149 :: 		}
L_end_Config_IP:
0x01BE	0x0012      	RETURN      0
; end of _Config_IP
_Config_Gateway:
;common_registers_functions.h,79 :: 		void Config_Gateway(){
;common_registers_functions.h,83 :: 		for(i=0x00;i<0x04;i++){
0x01C0	0x0101      	MOVLB       1
0x01C2	0x6B5F      	CLRF        Config_Gateway_i_L0, 1
L_Config_Gateway51:
0x01C4	0x0E04      	MOVLW       4
0x01C6	0x5D5F      	SUBWF       Config_Gateway_i_L0, 0, 1
0x01C8	0xE216      	BC          L_Config_Gateway52
;common_registers_functions.h,85 :: 		ADDRESS_PHASE_HB = 0x00;
0x01CA	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;common_registers_functions.h,86 :: 		ADDRESS_PHASE_LB = 0x01 + i;
0x01CC	0x515F      	MOVF        Config_Gateway_i_L0, 0, 1
0x01CE	0x0F01      	ADDLW       1
0x01D0	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;common_registers_functions.h,87 :: 		BSB = 0x00;
0x01D2	0x6A20      	CLRF        _BSB 
;common_registers_functions.h,88 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x01D4	0x8422      	BSF         _RWB, 2 
;common_registers_functions.h,89 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x01D6	0x9221      	BCF         _OM, 1 
;common_registers_functions.h,90 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x01D8	0x9421      	BCF         _OM, 2 
;common_registers_functions.h,91 :: 		DATA_PHASE_1B = Gateway[i];
0x01DA	0x0E23      	MOVLW       _Gateway
0x01DC	0x6EE9      	MOVWF       FSR0L 
0x01DE	0x0E00      	MOVLW       hi_addr(_Gateway)
0x01E0	0x6EEA      	MOVWF       FSR0H 
0x01E2	0x515F      	MOVF        Config_Gateway_i_L0, 0, 1
0x01E4	0x26E9      	ADDWF       FSR0L, 1 
0x01E6	0xB0D8      	BTFSC       STATUS, 0 
0x01E8	0x2AEA      	INCF        FSR0H, 1 
0x01EA	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;common_registers_functions.h,92 :: 		SPI_FRAME();
0x01EE	0xDF60      	RCALL       _SPI_FRAME
;common_registers_functions.h,83 :: 		for(i=0x00;i<0x04;i++){
0x01F0	0x0101      	MOVLB       1
0x01F2	0x2B5F      	INCF        Config_Gateway_i_L0, 1, 1
;common_registers_functions.h,93 :: 		}
0x01F4	0xD7E7      	BRA         L_Config_Gateway51
L_Config_Gateway52:
;common_registers_functions.h,95 :: 		}
L_end_Config_Gateway:
0x01F6	0x0012      	RETURN      0
; end of _Config_Gateway
_Config_Bfs_Sz:
;w5500_library.h,251 :: 		void Config_Bfs_Sz(){
;w5500_library.h,253 :: 		for(i=0x00;i<0x08;i++){
0x01F8	0x6A53      	CLRF        _i 
L_Config_Bfs_Sz66:
0x01FA	0x0E08      	MOVLW       8
0x01FC	0x5C53      	SUBWF       _i, 0 
0x01FE	0xE21A      	BC          L_Config_Bfs_Sz67
;w5500_library.h,254 :: 		Current_Sck_Register = i;
0x0200	0xF015C053  	MOVFF       _i, _Current_Sck_Register
;w5500_library.h,255 :: 		Set_Tx_Buffer_Sz(SCKSZ[i]);
0x0204	0x0E27      	MOVLW       _SCKSZ
0x0206	0x6EE9      	MOVWF       FSR0L 
0x0208	0x0E00      	MOVLW       hi_addr(_SCKSZ)
0x020A	0x6EEA      	MOVWF       FSR0H 
0x020C	0x5053      	MOVF        _i, 0 
0x020E	0x26E9      	ADDWF       FSR0L, 1 
0x0210	0xB0D8      	BTFSC       STATUS, 0 
0x0212	0x2AEA      	INCF        FSR0H, 1 
0x0214	0xF160CFEE  	MOVFF       POSTINC0, FARG_Set_Tx_Buffer_Sz_value
0x0218	0xDFAA      	RCALL       _Set_Tx_Buffer_Sz
;w5500_library.h,256 :: 		Set_Rx_Buffer_Sz(SCKSZ[i]);
0x021A	0x0E27      	MOVLW       _SCKSZ
0x021C	0x6EE9      	MOVWF       FSR0L 
0x021E	0x0E00      	MOVLW       hi_addr(_SCKSZ)
0x0220	0x6EEA      	MOVWF       FSR0H 
0x0222	0x5053      	MOVF        _i, 0 
0x0224	0x26E9      	ADDWF       FSR0L, 1 
0x0226	0xB0D8      	BTFSC       STATUS, 0 
0x0228	0x2AEA      	INCF        FSR0H, 1 
0x022A	0xF160CFEE  	MOVFF       POSTINC0, FARG_Set_Rx_Buffer_Sz_value
0x022E	0xDF92      	RCALL       _Set_Rx_Buffer_Sz
;w5500_library.h,253 :: 		for(i=0x00;i<0x08;i++){
0x0230	0x2A53      	INCF        _i, 1 
;w5500_library.h,257 :: 		}
0x0232	0xD7E3      	BRA         L_Config_Bfs_Sz66
L_Config_Bfs_Sz67:
;w5500_library.h,259 :: 		}
L_end_Config_Bfs_Sz:
0x0234	0x0012      	RETURN      0
; end of _Config_Bfs_Sz
_Config_Subnet:
;common_registers_functions.h,97 :: 		void Config_Subnet(){
;common_registers_functions.h,101 :: 		for(i=0x00;i<0x04;i++){
0x0236	0x0101      	MOVLB       1
0x0238	0x6B5F      	CLRF        Config_Subnet_i_L0, 1
L_Config_Subnet54:
0x023A	0x0E04      	MOVLW       4
0x023C	0x5D5F      	SUBWF       Config_Subnet_i_L0, 0, 1
0x023E	0xE216      	BC          L_Config_Subnet55
;common_registers_functions.h,103 :: 		ADDRESS_PHASE_HB = 0x00;
0x0240	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;common_registers_functions.h,104 :: 		ADDRESS_PHASE_LB = 0x05 + i;
0x0242	0x515F      	MOVF        Config_Subnet_i_L0, 0, 1
0x0244	0x0F05      	ADDLW       5
0x0246	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;common_registers_functions.h,105 :: 		BSB = 0x00;
0x0248	0x6A20      	CLRF        _BSB 
;common_registers_functions.h,106 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x024A	0x8422      	BSF         _RWB, 2 
;common_registers_functions.h,107 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x024C	0x9221      	BCF         _OM, 1 
;common_registers_functions.h,108 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x024E	0x9421      	BCF         _OM, 2 
;common_registers_functions.h,109 :: 		DATA_PHASE_1B = Subnet_Mask[i];
0x0250	0x0E37      	MOVLW       _Subnet_Mask
0x0252	0x6EE9      	MOVWF       FSR0L 
0x0254	0x0E00      	MOVLW       hi_addr(_Subnet_Mask)
0x0256	0x6EEA      	MOVWF       FSR0H 
0x0258	0x515F      	MOVF        Config_Subnet_i_L0, 0, 1
0x025A	0x26E9      	ADDWF       FSR0L, 1 
0x025C	0xB0D8      	BTFSC       STATUS, 0 
0x025E	0x2AEA      	INCF        FSR0H, 1 
0x0260	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;common_registers_functions.h,110 :: 		SPI_FRAME();
0x0264	0xDF25      	RCALL       _SPI_FRAME
;common_registers_functions.h,101 :: 		for(i=0x00;i<0x04;i++){
0x0266	0x0101      	MOVLB       1
0x0268	0x2B5F      	INCF        Config_Subnet_i_L0, 1, 1
;common_registers_functions.h,111 :: 		}
0x026A	0xD7E7      	BRA         L_Config_Subnet54
L_Config_Subnet55:
;common_registers_functions.h,113 :: 		}
L_end_Config_Subnet:
0x026C	0x0012      	RETURN      0
; end of _Config_Subnet
_Mode:
;common_registers_functions.h,65 :: 		void Mode(unsigned char value){
;common_registers_functions.h,68 :: 		ADDRESS_PHASE_HB = 0x00;
0x026E	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;common_registers_functions.h,69 :: 		ADDRESS_PHASE_LB = 0x00;
0x0270	0x6A1E      	CLRF        _ADDRESS_PHASE_LB 
;common_registers_functions.h,70 :: 		BSB = 0x00;
0x0272	0x6A20      	CLRF        _BSB 
;common_registers_functions.h,71 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x0274	0x8422      	BSF         _RWB, 2 
;common_registers_functions.h,72 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x0276	0x9221      	BCF         _OM, 1 
;common_registers_functions.h,73 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x0278	0x9421      	BCF         _OM, 2 
;common_registers_functions.h,74 :: 		DATA_PHASE_1B = value;
0x027A	0xF016C15F  	MOVFF       FARG_Mode_value, _DATA_PHASE_1B
;common_registers_functions.h,75 :: 		SPI_FRAME();
0x027E	0xDF18      	RCALL       _SPI_FRAME
;common_registers_functions.h,77 :: 		}
L_end_Mode:
0x0280	0x0012      	RETURN      0
; end of _Mode
_Read_Common_Register:
;common_registers_functions.h,51 :: 		unsigned short Read_Common_Register(unsigned short Address){
;common_registers_functions.h,54 :: 		ADDRESS_PHASE_HB = 0x00;   //
0x0282	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;common_registers_functions.h,55 :: 		ADDRESS_PHASE_LB = Address;
0x0284	0xF01EC15F  	MOVFF       FARG_Read_Common_Register_Address, _ADDRESS_PHASE_LB
;common_registers_functions.h,56 :: 		BSB = 0x00;  // SELECT COMMMON REGISTER OR SOCKET REGISTER
0x0288	0x6A20      	CLRF        _BSB 
;common_registers_functions.h,57 :: 		RWB.B2 = 0;  // READ[0]/WRITE[1]
0x028A	0x9422      	BCF         _RWB, 2 
;common_registers_functions.h,58 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x028C	0x9221      	BCF         _OM, 1 
;common_registers_functions.h,59 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x028E	0x9421      	BCF         _OM, 2 
;common_registers_functions.h,61 :: 		return SPI_FRAME_READ();
0x0290	0xDF38      	RCALL       _SPI_FRAME_READ
;common_registers_functions.h,62 :: 		}
L_end_Read_Common_Register:
0x0292	0x0012      	RETURN      0
; end of _Read_Common_Register
_Config_MAC:
;common_registers_functions.h,115 :: 		void Config_MAC(){
;common_registers_functions.h,119 :: 		for(i=0x00;i<0x06;i++){
0x0294	0x0101      	MOVLB       1
0x0296	0x6B5F      	CLRF        Config_MAC_i_L0, 1
L_Config_MAC57:
0x0298	0x0E06      	MOVLW       6
0x029A	0x5D5F      	SUBWF       Config_MAC_i_L0, 0, 1
0x029C	0xE216      	BC          L_Config_MAC58
;common_registers_functions.h,121 :: 		ADDRESS_PHASE_HB = 0x00;
0x029E	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;common_registers_functions.h,122 :: 		ADDRESS_PHASE_LB = 0x09 + i;
0x02A0	0x515F      	MOVF        Config_MAC_i_L0, 0, 1
0x02A2	0x0F09      	ADDLW       9
0x02A4	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;common_registers_functions.h,123 :: 		BSB = 0x00;
0x02A6	0x6A20      	CLRF        _BSB 
;common_registers_functions.h,124 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x02A8	0x8422      	BSF         _RWB, 2 
;common_registers_functions.h,125 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x02AA	0x9221      	BCF         _OM, 1 
;common_registers_functions.h,126 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x02AC	0x9421      	BCF         _OM, 2 
;common_registers_functions.h,127 :: 		DATA_PHASE_1B = MAC[i];
0x02AE	0x0E2F      	MOVLW       _MAC
0x02B0	0x6EE9      	MOVWF       FSR0L 
0x02B2	0x0E00      	MOVLW       hi_addr(_MAC)
0x02B4	0x6EEA      	MOVWF       FSR0H 
0x02B6	0x515F      	MOVF        Config_MAC_i_L0, 0, 1
0x02B8	0x26E9      	ADDWF       FSR0L, 1 
0x02BA	0xB0D8      	BTFSC       STATUS, 0 
0x02BC	0x2AEA      	INCF        FSR0H, 1 
0x02BE	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;common_registers_functions.h,128 :: 		SPI_FRAME();
0x02C2	0xDEF6      	RCALL       _SPI_FRAME
;common_registers_functions.h,119 :: 		for(i=0x00;i<0x06;i++){
0x02C4	0x0101      	MOVLB       1
0x02C6	0x2B5F      	INCF        Config_MAC_i_L0, 1, 1
;common_registers_functions.h,129 :: 		}
0x02C8	0xD7E7      	BRA         L_Config_MAC57
L_Config_MAC58:
;common_registers_functions.h,131 :: 		}
L_end_Config_MAC:
0x02CA	0x0012      	RETURN      0
; end of _Config_MAC
_Mul_16X16_U:
;__Lib_Math.c,440 :: 		
;__Lib_Math.c,447 :: 		
0x02CC	0x6A0B      	CLRF        R11, 0
;__Lib_Math.c,448 :: 		
0x02CE	0x6A0A      	CLRF        R10, 0
;__Lib_Math.c,449 :: 		
0x02D0	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,450 :: 		
0x02D2	0x5000      	MOVF        R0, 0, 0
;__Lib_Math.c,451 :: 		
0x02D4	0x0204      	MULWF       R4, 0
;__Lib_Math.c,453 :: 		
0x02D6	0xF009CFF4  	MOVFF       PRODH, R9
;__Lib_Math.c,454 :: 		
0x02DA	0xF008CFF3  	MOVFF       PRODL, R8
;__Lib_Math.c,455 :: 		
0x02DE	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,456 :: 		
0x02E0	0x0205      	MULWF       R5, 0
;__Lib_Math.c,458 :: 		
0x02E2	0xF00BCFF4  	MOVFF       PRODH, R11
;__Lib_Math.c,459 :: 		
0x02E6	0xF00ACFF3  	MOVFF       PRODL, R10
;__Lib_Math.c,460 :: 		
0x02EA	0x5000      	MOVF        R0, 0, 0
;__Lib_Math.c,461 :: 		
0x02EC	0x0205      	MULWF       R5, 0
;__Lib_Math.c,463 :: 		
0x02EE	0x50F3      	MOVF        PRODL, 0, 0
;__Lib_Math.c,464 :: 		
0x02F0	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,465 :: 		
0x02F2	0x50F4      	MOVF        PRODH, 0, 0
;__Lib_Math.c,466 :: 		
0x02F4	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,467 :: 		
0x02F6	0x6AE8      	CLRF        WREG, 0
;__Lib_Math.c,468 :: 		
0x02F8	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,469 :: 		
0x02FA	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,470 :: 		
0x02FC	0x0204      	MULWF       R4, 0
;__Lib_Math.c,472 :: 		
0x02FE	0x50F3      	MOVF        PRODL, 0, 0
;__Lib_Math.c,473 :: 		
0x0300	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,474 :: 		
0x0302	0x50F4      	MOVF        PRODH, 0, 0
;__Lib_Math.c,475 :: 		
0x0304	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,476 :: 		
0x0306	0x6AE8      	CLRF        WREG, 0
;__Lib_Math.c,477 :: 		
0x0308	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,479 :: 		
0x030A	0xF000C008  	MOVFF       R8, R0
;__Lib_Math.c,480 :: 		
0x030E	0xF001C009  	MOVFF       R9, R1
;__Lib_Math.c,481 :: 		
0x0312	0xF002C00A  	MOVFF       R10, R2
;__Lib_Math.c,482 :: 		
0x0316	0xF003C00B  	MOVFF       R11, R3
;__Lib_Math.c,485 :: 		
L_end_Mul_16X16_U:
0x031A	0x0012      	RETURN      0
; end of _Mul_16X16_U
_Destination_PORT:
;socket_functions.h,243 :: 		void Destination_PORT(unsigned char value[2]){
;socket_functions.h,246 :: 		ADDRESS_PHASE_HB = 0x00;
0x031C	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,247 :: 		ADDRESS_PHASE_LB = 0x10;
0x031E	0x0E10      	MOVLW       16
0x0320	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,248 :: 		BSB = getCurrent_Socket_Register_Address();
0x0322	0xDE8E      	RCALL       _getCurrent_Socket_Register_Address
0x0324	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,249 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x0328	0x8422      	BSF         _RWB, 2 
;socket_functions.h,250 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x032A	0x9221      	BCF         _OM, 1 
;socket_functions.h,251 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x032C	0x9421      	BCF         _OM, 2 
;socket_functions.h,252 :: 		DATA_PHASE_1B = value[0];
0x032E	0xFFE9C15C  	MOVFF       FARG_Destination_PORT_value, FSR0L
0x0332	0xFFEAC15D  	MOVFF       FARG_Destination_PORT_value+1, FSR0H
0x0336	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;socket_functions.h,253 :: 		SPI_FRAME();
0x033A	0xDEBA      	RCALL       _SPI_FRAME
;socket_functions.h,256 :: 		ADDRESS_PHASE_HB = 0x00;
0x033C	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,257 :: 		ADDRESS_PHASE_LB = 0x11;
0x033E	0x0E11      	MOVLW       17
0x0340	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,258 :: 		BSB = getCurrent_Socket_Register_Address();
0x0342	0xDE7E      	RCALL       _getCurrent_Socket_Register_Address
0x0344	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,259 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x0348	0x8422      	BSF         _RWB, 2 
;socket_functions.h,260 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x034A	0x9221      	BCF         _OM, 1 
;socket_functions.h,261 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x034C	0x9421      	BCF         _OM, 2 
;socket_functions.h,262 :: 		DATA_PHASE_1B = value[1];
0x034E	0x0E01      	MOVLW       1
0x0350	0x0101      	MOVLB       1
0x0352	0x255C      	ADDWF       FARG_Destination_PORT_value, 0, 1
0x0354	0x6EE9      	MOVWF       FSR0L 
0x0356	0x0E00      	MOVLW       0
0x0358	0x215D      	ADDWFC      FARG_Destination_PORT_value+1, 0, 1
0x035A	0x6EEA      	MOVWF       FSR0H 
0x035C	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;socket_functions.h,263 :: 		SPI_FRAME();
0x0360	0xDEA7      	RCALL       _SPI_FRAME
;socket_functions.h,265 :: 		}
L_end_Destination_PORT:
0x0362	0x0012      	RETURN      0
; end of _Destination_PORT
_SPI1_Init:
;__Lib_SPI_c345d014.c,25 :: 		
;__Lib_SPI_c345d014.c,26 :: 		
0x0364	0x9AC6      	BCF         SSP1CON1, 5 
;__Lib_SPI_c345d014.c,27 :: 		
0x0366	0x0E2E      	MOVLW       _SPI1_Read
0x0368	0x6E4F      	MOVWF       _SPI_Rd_Ptr 
0x036A	0x0E00      	MOVLW       hi_addr(_SPI1_Read)
0x036C	0x6E50      	MOVWF       _SPI_Rd_Ptr+1 
0x036E	0x0E61      	MOVLW       FARG_SPI1_Read_buffer
0x0370	0x6E51      	MOVWF       _SPI_Rd_Ptr+2 
0x0372	0x0E01      	MOVLW       hi_addr(FARG_SPI1_Read_buffer)
0x0374	0x6E52      	MOVWF       _SPI_Rd_Ptr+3 
;__Lib_SPI_c345d014.c,28 :: 		
0x0376	0x0E1C      	MOVLW       _SPI1_Write
0x0378	0x6E4B      	MOVWF       _SPI_Wr_Ptr 
0x037A	0x0E00      	MOVLW       hi_addr(_SPI1_Write)
0x037C	0x6E4C      	MOVWF       _SPI_Wr_Ptr+1 
0x037E	0x0E62      	MOVLW       FARG_SPI1_Write_data_
0x0380	0x6E4D      	MOVWF       _SPI_Wr_Ptr+2 
0x0382	0x0E01      	MOVLW       hi_addr(FARG_SPI1_Write_data_)
0x0384	0x6E4E      	MOVWF       _SPI_Wr_Ptr+3 
;__Lib_SPI_c345d014.c,30 :: 		
0x0386	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;__Lib_SPI_c345d014.c,31 :: 		
0x0388	0x9694      	BCF         TRISC3_bit, BitPos(TRISC3_bit+0) 
;__Lib_SPI_c345d014.c,32 :: 		
0x038A	0x8894      	BSF         TRISC4_bit, BitPos(TRISC4_bit+0) 
;__Lib_SPI_c345d014.c,34 :: 		
0x038C	0x6AC6      	CLRF        SSP1CON1 
;__Lib_SPI_c345d014.c,35 :: 		
0x038E	0x0E40      	MOVLW       64
0x0390	0x6EC7      	MOVWF       SSP1STAT 
;__Lib_SPI_c345d014.c,36 :: 		
0x0392	0x8AC6      	BSF         SSP1CON1, 5 
;__Lib_SPI_c345d014.c,38 :: 		
L_end_SPI1_Init:
0x0394	0x0012      	RETURN      0
; end of _SPI1_Init
_W5500_Init:
;w5500_library.h,261 :: 		void W5500_Init(){
;w5500_library.h,263 :: 		Config_IP();
0x0396	0xDEF8      	RCALL       _Config_IP
;w5500_library.h,264 :: 		Config_Subnet();
0x0398	0xDF4E      	RCALL       _Config_Subnet
;w5500_library.h,265 :: 		Config_MAC();
0x039A	0xDF7C      	RCALL       _Config_MAC
;w5500_library.h,266 :: 		Config_Gateway();
0x039C	0xDF11      	RCALL       _Config_Gateway
;w5500_library.h,267 :: 		Config_Bfs_Sz();
0x039E	0xDF2C      	RCALL       _Config_Bfs_Sz
;w5500_library.h,268 :: 		dmy = MODE; // Enable PING (MODE.B4 = 0;)
0x03A0	0x0101      	MOVLB       1
0x03A2	0x6B5F      	CLRF        FARG_Read_Common_Register_Address, 1
0x03A4	0xDF6E      	RCALL       _Read_Common_Register
0x03A6	0xF017C000  	MOVFF       R0, _dmy
;w5500_library.h,269 :: 		dmy.B4 = 0;
0x03AA	0x9817      	BCF         _dmy, 4 
;w5500_library.h,270 :: 		Mode(dmy);
0x03AC	0xF15FC017  	MOVFF       _dmy, FARG_Mode_value
0x03B0	0xDF5E      	RCALL       _Mode
;w5500_library.h,272 :: 		}
L_end_W5500_Init:
0x03B2	0x0012      	RETURN      0
; end of _W5500_Init
_SckCMD:
;socket_functions.h,169 :: 		void SckCMD(unsigned char value){
;socket_functions.h,172 :: 		ADDRESS_PHASE_HB = 0x00;
0x03B4	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,173 :: 		ADDRESS_PHASE_LB = 0x01;
0x03B6	0x0E01      	MOVLW       1
0x03B8	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,174 :: 		BSB = getCurrent_Socket_Register_Address();
0x03BA	0xDE42      	RCALL       _getCurrent_Socket_Register_Address
0x03BC	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,175 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x03C0	0x8422      	BSF         _RWB, 2 
;socket_functions.h,176 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x03C2	0x9221      	BCF         _OM, 1 
;socket_functions.h,177 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x03C4	0x9421      	BCF         _OM, 2 
;socket_functions.h,178 :: 		DATA_PHASE_1B = value;
0x03C6	0xF016C15C  	MOVFF       FARG_SckCMD_value, _DATA_PHASE_1B
;socket_functions.h,179 :: 		SPI_FRAME();
0x03CA	0xDE72      	RCALL       _SPI_FRAME
;socket_functions.h,181 :: 		}
L_end_SckCMD:
0x03CC	0x0012      	RETURN      0
; end of _SckCMD
_Sck_Mode:
;socket_functions.h,155 :: 		void Sck_Mode(unsigned char value){
;socket_functions.h,158 :: 		ADDRESS_PHASE_HB = 0x00;
0x03CE	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,159 :: 		ADDRESS_PHASE_LB = 0x00;
0x03D0	0x6A1E      	CLRF        _ADDRESS_PHASE_LB 
;socket_functions.h,160 :: 		BSB = getCurrent_Socket_Register_Address();
0x03D2	0xDE36      	RCALL       _getCurrent_Socket_Register_Address
0x03D4	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,161 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x03D8	0x8422      	BSF         _RWB, 2 
;socket_functions.h,162 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x03DA	0x9221      	BCF         _OM, 1 
;socket_functions.h,163 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x03DC	0x9421      	BCF         _OM, 2 
;socket_functions.h,164 :: 		DATA_PHASE_1B = value;
0x03DE	0xF016C15C  	MOVFF       FARG_Sck_Mode_value, _DATA_PHASE_1B
;socket_functions.h,165 :: 		SPI_FRAME();
0x03E2	0xDE66      	RCALL       _SPI_FRAME
;socket_functions.h,167 :: 		}
L_end_Sck_Mode:
0x03E4	0x0012      	RETURN      0
; end of _Sck_Mode
_Read_Sck_Register:
;socket_functions.h,142 :: 		unsigned short Read_Sck_Register(unsigned short Address){
;socket_functions.h,145 :: 		ADDRESS_PHASE_HB = 0x00;   //
0x03E6	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,146 :: 		ADDRESS_PHASE_LB = Address;
0x03E8	0xF01EC15C  	MOVFF       FARG_Read_Sck_Register_Address, _ADDRESS_PHASE_LB
;socket_functions.h,147 :: 		BSB = getCurrent_Socket_Register_Address();  // SELECT COMMMON REGISTER OR SOCKET REGISTER
0x03EC	0xDE29      	RCALL       _getCurrent_Socket_Register_Address
0x03EE	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,148 :: 		RWB.B2 = 0;  // READ[0]/WRITE[1]
0x03F2	0x9422      	BCF         _RWB, 2 
;socket_functions.h,149 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x03F4	0x9221      	BCF         _OM, 1 
;socket_functions.h,150 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x03F6	0x9421      	BCF         _OM, 2 
;socket_functions.h,152 :: 		return SPI_FRAME_READ();
0x03F8	0xDE84      	RCALL       _SPI_FRAME_READ
;socket_functions.h,153 :: 		}
L_end_Read_Sck_Register:
0x03FA	0x0012      	RETURN      0
; end of _Read_Sck_Register
_Destination_MAC:
;socket_functions.h,207 :: 		void Destination_MAC(unsigned char value[6]){
;socket_functions.h,211 :: 		for(i=0x00;i<0x06;i++){
0x03FC	0x0101      	MOVLB       1
0x03FE	0x6B5E      	CLRF        Destination_MAC_i_L0, 1
L_Destination_MAC45:
0x0400	0x0E06      	MOVLW       6
0x0402	0x5D5E      	SUBWF       Destination_MAC_i_L0, 0, 1
0x0404	0xE217      	BC          L_Destination_MAC46
;socket_functions.h,213 :: 		ADDRESS_PHASE_HB = 0x00;
0x0406	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,214 :: 		ADDRESS_PHASE_LB = 0x06 + i;
0x0408	0x515E      	MOVF        Destination_MAC_i_L0, 0, 1
0x040A	0x0F06      	ADDLW       6
0x040C	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,215 :: 		BSB = getCurrent_Socket_Register_Address();
0x040E	0xDE18      	RCALL       _getCurrent_Socket_Register_Address
0x0410	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,216 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x0414	0x8422      	BSF         _RWB, 2 
;socket_functions.h,217 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x0416	0x9221      	BCF         _OM, 1 
;socket_functions.h,218 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x0418	0x9421      	BCF         _OM, 2 
;socket_functions.h,219 :: 		DATA_PHASE_1B = value[i];
0x041A	0x0101      	MOVLB       1
0x041C	0x515E      	MOVF        Destination_MAC_i_L0, 0, 1
0x041E	0x255C      	ADDWF       FARG_Destination_MAC_value, 0, 1
0x0420	0x6EE9      	MOVWF       FSR0L 
0x0422	0x0E00      	MOVLW       0
0x0424	0x215D      	ADDWFC      FARG_Destination_MAC_value+1, 0, 1
0x0426	0x6EEA      	MOVWF       FSR0H 
0x0428	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;socket_functions.h,220 :: 		SPI_FRAME();
0x042C	0xDE41      	RCALL       _SPI_FRAME
;socket_functions.h,211 :: 		for(i=0x00;i<0x06;i++){
0x042E	0x0101      	MOVLB       1
0x0430	0x2B5E      	INCF        Destination_MAC_i_L0, 1, 1
;socket_functions.h,221 :: 		}
0x0432	0xD7E6      	BRA         L_Destination_MAC45
L_Destination_MAC46:
;socket_functions.h,223 :: 		}
L_end_Destination_MAC:
0x0434	0x0012      	RETURN      0
; end of _Destination_MAC
_Destination_IP:
;socket_functions.h,225 :: 		void Destination_IP(unsigned char value[4]){
;socket_functions.h,229 :: 		for(i=0x00;i<0x04;i++){
0x0436	0x0101      	MOVLB       1
0x0438	0x6B5E      	CLRF        Destination_IP_i_L0, 1
L_Destination_IP48:
0x043A	0x0E04      	MOVLW       4
0x043C	0x5D5E      	SUBWF       Destination_IP_i_L0, 0, 1
0x043E	0xE217      	BC          L_Destination_IP49
;socket_functions.h,231 :: 		ADDRESS_PHASE_HB = 0x00;
0x0440	0x6A1F      	CLRF        _ADDRESS_PHASE_HB 
;socket_functions.h,232 :: 		ADDRESS_PHASE_LB = 0x0C + i;
0x0442	0x515E      	MOVF        Destination_IP_i_L0, 0, 1
0x0444	0x0F0C      	ADDLW       12
0x0446	0x6E1E      	MOVWF       _ADDRESS_PHASE_LB 
;socket_functions.h,233 :: 		BSB = getCurrent_Socket_Register_Address();
0x0448	0xDDFB      	RCALL       _getCurrent_Socket_Register_Address
0x044A	0xF020C000  	MOVFF       R0, _BSB
;socket_functions.h,234 :: 		RWB.B2 = 1;  // READ[0]/WRITE[1]
0x044E	0x8422      	BSF         _RWB, 2 
;socket_functions.h,235 :: 		OM.B1  = 0;  // BIT 1 OF OM (CONFIG VDM OR FDM)
0x0450	0x9221      	BCF         _OM, 1 
;socket_functions.h,236 :: 		OM.B2  = 0;  // BIT 2 OF OM (CONFIG VDM OR FDM)
0x0452	0x9421      	BCF         _OM, 2 
;socket_functions.h,237 :: 		DATA_PHASE_1B = value[i];
0x0454	0x0101      	MOVLB       1
0x0456	0x515E      	MOVF        Destination_IP_i_L0, 0, 1
0x0458	0x255C      	ADDWF       FARG_Destination_IP_value, 0, 1
0x045A	0x6EE9      	MOVWF       FSR0L 
0x045C	0x0E00      	MOVLW       0
0x045E	0x215D      	ADDWFC      FARG_Destination_IP_value+1, 0, 1
0x0460	0x6EEA      	MOVWF       FSR0H 
0x0462	0xF016CFEE  	MOVFF       POSTINC0, _DATA_PHASE_1B
;socket_functions.h,238 :: 		SPI_FRAME();
0x0466	0xDE24      	RCALL       _SPI_FRAME
;socket_functions.h,229 :: 		for(i=0x00;i<0x04;i++){
0x0468	0x0101      	MOVLB       1
0x046A	0x2B5E      	INCF        Destination_IP_i_L0, 1, 1
;socket_functions.h,239 :: 		}
0x046C	0xD7E6      	BRA         L_Destination_IP48
L_Destination_IP49:
;socket_functions.h,241 :: 		}
L_end_Destination_IP:
0x046E	0x0012      	RETURN      0
; end of _Destination_IP
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x0470	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0472	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0476	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0478	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x047A	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x047C	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x047E	0x0012      	RETURN      0
; end of ___CC2DW
_init:
;SSDI_Program.c,12 :: 		void init(){
;SSDI_Program.c,14 :: 		OSCCON = 0b01110111;
0x0480	0x0E77      	MOVLW       119
0x0482	0x6ED3      	MOVWF       OSCCON 
;SSDI_Program.c,16 :: 		ANSELA = 0x00;
0x0484	0x010F      	MOVLB       15
0x0486	0x6B38      	CLRF        ANSELA, 1
;SSDI_Program.c,17 :: 		ANSELB = 0x00;
0x0488	0x6B39      	CLRF        ANSELB, 1
;SSDI_Program.c,18 :: 		ANSELC = 0x00;
0x048A	0x6B3A      	CLRF        ANSELC, 1
;SSDI_Program.c,19 :: 		ANSELD = 0x00;
0x048C	0x6B3B      	CLRF        ANSELD, 1
;SSDI_Program.c,20 :: 		ANSELE = 0x00;
0x048E	0x6B3C      	CLRF        ANSELE, 1
;SSDI_Program.c,22 :: 		TRISA = 0x00;
0x0490	0x6A92      	CLRF        TRISA 
;SSDI_Program.c,23 :: 		TRISB = 0x00;
0x0492	0x6A93      	CLRF        TRISB 
;SSDI_Program.c,24 :: 		TRISC = 0b00010000;
0x0494	0x0E10      	MOVLW       16
0x0496	0x6E94      	MOVWF       TRISC 
;SSDI_Program.c,25 :: 		TRISD = 0x00;
0x0498	0x6A95      	CLRF        TRISD 
;SSDI_Program.c,26 :: 		TRISE = 0x00;
0x049A	0x6A96      	CLRF        TRISE 
;SSDI_Program.c,28 :: 		PORTA = 0x00;
0x049C	0x6A80      	CLRF        PORTA 
;SSDI_Program.c,29 :: 		PORTB = 0x00;
0x049E	0x6A81      	CLRF        PORTB 
;SSDI_Program.c,30 :: 		PORTC = 0x00;
0x04A0	0x6A82      	CLRF        PORTC 
;SSDI_Program.c,31 :: 		PORTD = 0x00;
0x04A2	0x6A83      	CLRF        PORTD 
;SSDI_Program.c,32 :: 		PORTE = 0x00;
0x04A4	0x6A84      	CLRF        PORTE 
;SSDI_Program.c,34 :: 		Delay_ms(100);
0x04A6	0x0E02      	MOVLW       2
0x04A8	0x6E0B      	MOVWF       R11, 0
0x04AA	0x0E04      	MOVLW       4
0x04AC	0x6E0C      	MOVWF       R12, 0
0x04AE	0x0EBA      	MOVLW       186
0x04B0	0x6E0D      	MOVWF       R13, 0
L_init69:
0x04B2	0x2E0D      	DECFSZ      R13, 1, 0
0x04B4	0xD7FE      	BRA         L_init69
0x04B6	0x2E0C      	DECFSZ      R12, 1, 0
0x04B8	0xD7FC      	BRA         L_init69
0x04BA	0x2E0B      	DECFSZ      R11, 1, 0
0x04BC	0xD7FA      	BRA         L_init69
0x04BE	0x0000      	NOP
;SSDI_Program.c,35 :: 		PORTE.RB1 = 1;
0x04C0	0x8284      	BSF         PORTE, 1 
;SSDI_Program.c,36 :: 		SPI1_init();
0x04C2	0xDF50      	RCALL       _SPI1_Init
;SSDI_Program.c,37 :: 		Chip_Select = 1;
0x04C4	0x8084      	BSF         PORTE, 0 
;SSDI_Program.c,38 :: 		delay_us(100);
0x04C6	0x0E42      	MOVLW       66
0x04C8	0x6E0D      	MOVWF       R13, 0
L_init70:
0x04CA	0x2E0D      	DECFSZ      R13, 1, 0
0x04CC	0xD7FE      	BRA         L_init70
0x04CE	0x0000      	NOP
;SSDI_Program.c,40 :: 		LED1;
0x04D0	0x8081      	BSF         PORTB, 0 
;SSDI_Program.c,41 :: 		Delay_ms(100);
0x04D2	0x0E02      	MOVLW       2
0x04D4	0x6E0B      	MOVWF       R11, 0
0x04D6	0x0E04      	MOVLW       4
0x04D8	0x6E0C      	MOVWF       R12, 0
0x04DA	0x0EBA      	MOVLW       186
0x04DC	0x6E0D      	MOVWF       R13, 0
L_init71:
0x04DE	0x2E0D      	DECFSZ      R13, 1, 0
0x04E0	0xD7FE      	BRA         L_init71
0x04E2	0x2E0C      	DECFSZ      R12, 1, 0
0x04E4	0xD7FC      	BRA         L_init71
0x04E6	0x2E0B      	DECFSZ      R11, 1, 0
0x04E8	0xD7FA      	BRA         L_init71
0x04EA	0x0000      	NOP
;SSDI_Program.c,42 :: 		LED0;
0x04EC	0x9081      	BCF         PORTB, 0 
;SSDI_Program.c,43 :: 		Delay_ms(100);
0x04EE	0x0E02      	MOVLW       2
0x04F0	0x6E0B      	MOVWF       R11, 0
0x04F2	0x0E04      	MOVLW       4
0x04F4	0x6E0C      	MOVWF       R12, 0
0x04F6	0x0EBA      	MOVLW       186
0x04F8	0x6E0D      	MOVWF       R13, 0
L_init72:
0x04FA	0x2E0D      	DECFSZ      R13, 1, 0
0x04FC	0xD7FE      	BRA         L_init72
0x04FE	0x2E0C      	DECFSZ      R12, 1, 0
0x0500	0xD7FC      	BRA         L_init72
0x0502	0x2E0B      	DECFSZ      R11, 1, 0
0x0504	0xD7FA      	BRA         L_init72
0x0506	0x0000      	NOP
;SSDI_Program.c,44 :: 		LED1;
0x0508	0x8081      	BSF         PORTB, 0 
;SSDI_Program.c,45 :: 		Delay_ms(100);
0x050A	0x0E02      	MOVLW       2
0x050C	0x6E0B      	MOVWF       R11, 0
0x050E	0x0E04      	MOVLW       4
0x0510	0x6E0C      	MOVWF       R12, 0
0x0512	0x0EBA      	MOVLW       186
0x0514	0x6E0D      	MOVWF       R13, 0
L_init73:
0x0516	0x2E0D      	DECFSZ      R13, 1, 0
0x0518	0xD7FE      	BRA         L_init73
0x051A	0x2E0C      	DECFSZ      R12, 1, 0
0x051C	0xD7FC      	BRA         L_init73
0x051E	0x2E0B      	DECFSZ      R11, 1, 0
0x0520	0xD7FA      	BRA         L_init73
0x0522	0x0000      	NOP
;SSDI_Program.c,46 :: 		LED0;
0x0524	0x9081      	BCF         PORTB, 0 
;SSDI_Program.c,47 :: 		PORTB = 0xFF;
0x0526	0x0EFF      	MOVLW       255
0x0528	0x6E81      	MOVWF       PORTB 
;SSDI_Program.c,48 :: 		delay_ms(1000);
0x052A	0x0E0B      	MOVLW       11
0x052C	0x6E0B      	MOVWF       R11, 0
0x052E	0x0E26      	MOVLW       38
0x0530	0x6E0C      	MOVWF       R12, 0
0x0532	0x0E5D      	MOVLW       93
0x0534	0x6E0D      	MOVWF       R13, 0
L_init74:
0x0536	0x2E0D      	DECFSZ      R13, 1, 0
0x0538	0xD7FE      	BRA         L_init74
0x053A	0x2E0C      	DECFSZ      R12, 1, 0
0x053C	0xD7FC      	BRA         L_init74
0x053E	0x2E0B      	DECFSZ      R11, 1, 0
0x0540	0xD7FA      	BRA         L_init74
0x0542	0x0000      	NOP
0x0544	0x0000      	NOP
;SSDI_Program.c,49 :: 		PORTB = 0x00;
0x0546	0x6A81      	CLRF        PORTB 
;SSDI_Program.c,50 :: 		delay_ms(1000);
0x0548	0x0E0B      	MOVLW       11
0x054A	0x6E0B      	MOVWF       R11, 0
0x054C	0x0E26      	MOVLW       38
0x054E	0x6E0C      	MOVWF       R12, 0
0x0550	0x0E5D      	MOVLW       93
0x0552	0x6E0D      	MOVWF       R13, 0
L_init75:
0x0554	0x2E0D      	DECFSZ      R13, 1, 0
0x0556	0xD7FE      	BRA         L_init75
0x0558	0x2E0C      	DECFSZ      R12, 1, 0
0x055A	0xD7FC      	BRA         L_init75
0x055C	0x2E0B      	DECFSZ      R11, 1, 0
0x055E	0xD7FA      	BRA         L_init75
0x0560	0x0000      	NOP
0x0562	0x0000      	NOP
;SSDI_Program.c,51 :: 		PORTB = 0xFF;
0x0564	0x0EFF      	MOVLW       255
0x0566	0x6E81      	MOVWF       PORTB 
;SSDI_Program.c,52 :: 		delay_ms(1000);
0x0568	0x0E0B      	MOVLW       11
0x056A	0x6E0B      	MOVWF       R11, 0
0x056C	0x0E26      	MOVLW       38
0x056E	0x6E0C      	MOVWF       R12, 0
0x0570	0x0E5D      	MOVLW       93
0x0572	0x6E0D      	MOVWF       R13, 0
L_init76:
0x0574	0x2E0D      	DECFSZ      R13, 1, 0
0x0576	0xD7FE      	BRA         L_init76
0x0578	0x2E0C      	DECFSZ      R12, 1, 0
0x057A	0xD7FC      	BRA         L_init76
0x057C	0x2E0B      	DECFSZ      R11, 1, 0
0x057E	0xD7FA      	BRA         L_init76
0x0580	0x0000      	NOP
0x0582	0x0000      	NOP
;SSDI_Program.c,53 :: 		PORTB = 0x00;
0x0584	0x6A81      	CLRF        PORTB 
;SSDI_Program.c,54 :: 		delay_ms(1000);
0x0586	0x0E0B      	MOVLW       11
0x0588	0x6E0B      	MOVWF       R11, 0
0x058A	0x0E26      	MOVLW       38
0x058C	0x6E0C      	MOVWF       R12, 0
0x058E	0x0E5D      	MOVLW       93
0x0590	0x6E0D      	MOVWF       R13, 0
L_init77:
0x0592	0x2E0D      	DECFSZ      R13, 1, 0
0x0594	0xD7FE      	BRA         L_init77
0x0596	0x2E0C      	DECFSZ      R12, 1, 0
0x0598	0xD7FC      	BRA         L_init77
0x059A	0x2E0B      	DECFSZ      R11, 1, 0
0x059C	0xD7FA      	BRA         L_init77
0x059E	0x0000      	NOP
0x05A0	0x0000      	NOP
;SSDI_Program.c,58 :: 		}
L_end_init:
0x05A2	0x0012      	RETURN      0
; end of _init
_UDP:
;SSDI_Program.c,60 :: 		void UDP(){
;SSDI_Program.c,62 :: 		Current_Sck_Register = 0;
0x05A4	0x6A15      	CLRF        _Current_Sck_Register 
;SSDI_Program.c,63 :: 		Current_Sck_Tx = 0;
0x05A6	0x6A18      	CLRF        _Current_Sck_Tx 
;SSDI_Program.c,64 :: 		Current_Sck_Rx = 0;
0x05A8	0x6A35      	CLRF        _Current_Sck_Rx 
;SSDI_Program.c,65 :: 		W5500_Init();
0x05AA	0xDEF5      	RCALL       _W5500_Init
;SSDI_Program.c,67 :: 		Socket[SckN].Sck_Mode = 0x02;
0x05AC	0x0E21      	MOVLW       33
0x05AE	0x6E00      	MOVWF       R0 
0x05B0	0x0E00      	MOVLW       0
0x05B2	0x6E01      	MOVWF       R1 
0x05B4	0xF004C036  	MOVFF       _SckN, R4
0x05B8	0x0E00      	MOVLW       0
0x05BA	0x6E05      	MOVWF       R5 
0x05BC	0xDE87      	RCALL       _Mul_16X16_U
0x05BE	0x0E54      	MOVLW       _Socket
0x05C0	0x2400      	ADDWF       R0, 0 
0x05C2	0x6EE1      	MOVWF       FSR1L 
0x05C4	0x0E00      	MOVLW       hi_addr(_Socket)
0x05C6	0x2001      	ADDWFC      R1, 0 
0x05C8	0x6EE2      	MOVWF       FSR1H 
0x05CA	0x0E02      	MOVLW       2
0x05CC	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,68 :: 		Socket[SckN].Sck_Cmd = OPEN;
0x05CE	0x0E21      	MOVLW       33
0x05D0	0x6E00      	MOVWF       R0 
0x05D2	0x0E00      	MOVLW       0
0x05D4	0x6E01      	MOVWF       R1 
0x05D6	0xF004C036  	MOVFF       _SckN, R4
0x05DA	0x0E00      	MOVLW       0
0x05DC	0x6E05      	MOVWF       R5 
0x05DE	0xDE76      	RCALL       _Mul_16X16_U
0x05E0	0x0E54      	MOVLW       _Socket
0x05E2	0x2600      	ADDWF       R0, 1 
0x05E4	0x0E00      	MOVLW       hi_addr(_Socket)
0x05E6	0x2201      	ADDWFC      R1, 1 
0x05E8	0x0E01      	MOVLW       1
0x05EA	0x2400      	ADDWF       R0, 0 
0x05EC	0x6EE1      	MOVWF       FSR1L 
0x05EE	0x0E00      	MOVLW       0
0x05F0	0x2001      	ADDWFC      R1, 0 
0x05F2	0x6EE2      	MOVWF       FSR1H 
0x05F4	0x0E01      	MOVLW       1
0x05F6	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,69 :: 		Socket[SckN].SPORT_Register_Address[0] = 0x27;
0x05F8	0x0E21      	MOVLW       33
0x05FA	0x6E00      	MOVWF       R0 
0x05FC	0x0E00      	MOVLW       0
0x05FE	0x6E01      	MOVWF       R1 
0x0600	0xF004C036  	MOVFF       _SckN, R4
0x0604	0x0E00      	MOVLW       0
0x0606	0x6E05      	MOVWF       R5 
0x0608	0xDE61      	RCALL       _Mul_16X16_U
0x060A	0x0E54      	MOVLW       _Socket
0x060C	0x2600      	ADDWF       R0, 1 
0x060E	0x0E00      	MOVLW       hi_addr(_Socket)
0x0610	0x2201      	ADDWFC      R1, 1 
0x0612	0x0E02      	MOVLW       2
0x0614	0x2400      	ADDWF       R0, 0 
0x0616	0x6EE1      	MOVWF       FSR1L 
0x0618	0x0E00      	MOVLW       0
0x061A	0x2001      	ADDWFC      R1, 0 
0x061C	0x6EE2      	MOVWF       FSR1H 
0x061E	0x0E27      	MOVLW       39
0x0620	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,70 :: 		Socket[SckN].SPORT_Register_Address[1] = 0x11;
0x0622	0x0E21      	MOVLW       33
0x0624	0x6E00      	MOVWF       R0 
0x0626	0x0E00      	MOVLW       0
0x0628	0x6E01      	MOVWF       R1 
0x062A	0xF004C036  	MOVFF       _SckN, R4
0x062E	0x0E00      	MOVLW       0
0x0630	0x6E05      	MOVWF       R5 
0x0632	0xDE4C      	RCALL       _Mul_16X16_U
0x0634	0x0E54      	MOVLW       _Socket
0x0636	0x2600      	ADDWF       R0, 1 
0x0638	0x0E00      	MOVLW       hi_addr(_Socket)
0x063A	0x2201      	ADDWFC      R1, 1 
0x063C	0x0E02      	MOVLW       2
0x063E	0x2600      	ADDWF       R0, 1 
0x0640	0x0E00      	MOVLW       0
0x0642	0x2201      	ADDWFC      R1, 1 
0x0644	0x0E01      	MOVLW       1
0x0646	0x2400      	ADDWF       R0, 0 
0x0648	0x6EE1      	MOVWF       FSR1L 
0x064A	0x0E00      	MOVLW       0
0x064C	0x2001      	ADDWFC      R1, 0 
0x064E	0x6EE2      	MOVWF       FSR1H 
0x0650	0x0E11      	MOVLW       17
0x0652	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,71 :: 		Socket[SckN].DMAC_Register_Address[0] = 0x90; ///////////////////////////////
0x0654	0x0E21      	MOVLW       33
0x0656	0x6E00      	MOVWF       R0 
0x0658	0x0E00      	MOVLW       0
0x065A	0x6E01      	MOVWF       R1 
0x065C	0xF004C036  	MOVFF       _SckN, R4
0x0660	0x0E00      	MOVLW       0
0x0662	0x6E05      	MOVWF       R5 
0x0664	0xDE33      	RCALL       _Mul_16X16_U
0x0666	0x0E54      	MOVLW       _Socket
0x0668	0x2600      	ADDWF       R0, 1 
0x066A	0x0E00      	MOVLW       hi_addr(_Socket)
0x066C	0x2201      	ADDWFC      R1, 1 
0x066E	0x0E04      	MOVLW       4
0x0670	0x2400      	ADDWF       R0, 0 
0x0672	0x6EE1      	MOVWF       FSR1L 
0x0674	0x0E00      	MOVLW       0
0x0676	0x2001      	ADDWFC      R1, 0 
0x0678	0x6EE2      	MOVWF       FSR1H 
0x067A	0x0E90      	MOVLW       144
0x067C	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,72 :: 		Socket[SckN].DMAC_Register_Address[1] = 0xB1;
0x067E	0x0E21      	MOVLW       33
0x0680	0x6E00      	MOVWF       R0 
0x0682	0x0E00      	MOVLW       0
0x0684	0x6E01      	MOVWF       R1 
0x0686	0xF004C036  	MOVFF       _SckN, R4
0x068A	0x0E00      	MOVLW       0
0x068C	0x6E05      	MOVWF       R5 
0x068E	0xDE1E      	RCALL       _Mul_16X16_U
0x0690	0x0E54      	MOVLW       _Socket
0x0692	0x2600      	ADDWF       R0, 1 
0x0694	0x0E00      	MOVLW       hi_addr(_Socket)
0x0696	0x2201      	ADDWFC      R1, 1 
0x0698	0x0E04      	MOVLW       4
0x069A	0x2600      	ADDWF       R0, 1 
0x069C	0x0E00      	MOVLW       0
0x069E	0x2201      	ADDWFC      R1, 1 
0x06A0	0x0E01      	MOVLW       1
0x06A2	0x2400      	ADDWF       R0, 0 
0x06A4	0x6EE1      	MOVWF       FSR1L 
0x06A6	0x0E00      	MOVLW       0
0x06A8	0x2001      	ADDWFC      R1, 0 
0x06AA	0x6EE2      	MOVWF       FSR1H 
0x06AC	0x0EB1      	MOVLW       177
0x06AE	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,73 :: 		Socket[SckN].DMAC_Register_Address[2] = 0x1C;
0x06B0	0x0E21      	MOVLW       33
0x06B2	0x6E00      	MOVWF       R0 
0x06B4	0x0E00      	MOVLW       0
0x06B6	0x6E01      	MOVWF       R1 
0x06B8	0xF004C036  	MOVFF       _SckN, R4
0x06BC	0x0E00      	MOVLW       0
0x06BE	0x6E05      	MOVWF       R5 
0x06C0	0xDE05      	RCALL       _Mul_16X16_U
0x06C2	0x0E54      	MOVLW       _Socket
0x06C4	0x2600      	ADDWF       R0, 1 
0x06C6	0x0E00      	MOVLW       hi_addr(_Socket)
0x06C8	0x2201      	ADDWFC      R1, 1 
0x06CA	0x0E04      	MOVLW       4
0x06CC	0x2600      	ADDWF       R0, 1 
0x06CE	0x0E00      	MOVLW       0
0x06D0	0x2201      	ADDWFC      R1, 1 
0x06D2	0x0E02      	MOVLW       2
0x06D4	0x2400      	ADDWF       R0, 0 
0x06D6	0x6EE1      	MOVWF       FSR1L 
0x06D8	0x0E00      	MOVLW       0
0x06DA	0x2001      	ADDWFC      R1, 0 
0x06DC	0x6EE2      	MOVWF       FSR1H 
0x06DE	0x0E1C      	MOVLW       28
0x06E0	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,74 :: 		Socket[SckN].DMAC_Register_Address[3] = 0x94;       //Debes comfirar la DMAC y la DIP
0x06E2	0x0E21      	MOVLW       33
0x06E4	0x6E00      	MOVWF       R0 
0x06E6	0x0E00      	MOVLW       0
0x06E8	0x6E01      	MOVWF       R1 
0x06EA	0xF004C036  	MOVFF       _SckN, R4
0x06EE	0x0E00      	MOVLW       0
0x06F0	0x6E05      	MOVWF       R5 
0x06F2	0xDDEC      	RCALL       _Mul_16X16_U
0x06F4	0x0E54      	MOVLW       _Socket
0x06F6	0x2600      	ADDWF       R0, 1 
0x06F8	0x0E00      	MOVLW       hi_addr(_Socket)
0x06FA	0x2201      	ADDWFC      R1, 1 
0x06FC	0x0E04      	MOVLW       4
0x06FE	0x2600      	ADDWF       R0, 1 
0x0700	0x0E00      	MOVLW       0
0x0702	0x2201      	ADDWFC      R1, 1 
0x0704	0x0E03      	MOVLW       3
0x0706	0x2400      	ADDWF       R0, 0 
0x0708	0x6EE1      	MOVWF       FSR1L 
0x070A	0x0E00      	MOVLW       0
0x070C	0x2001      	ADDWFC      R1, 0 
0x070E	0x6EE2      	MOVWF       FSR1H 
0x0710	0x0E94      	MOVLW       148
0x0712	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,75 :: 		Socket[SckN].DMAC_Register_Address[4] = 0x88;           //Esos son datos Dummy
0x0714	0x0E21      	MOVLW       33
0x0716	0x6E00      	MOVWF       R0 
0x0718	0x0E00      	MOVLW       0
0x071A	0x6E01      	MOVWF       R1 
0x071C	0xF004C036  	MOVFF       _SckN, R4
0x0720	0x0E00      	MOVLW       0
0x0722	0x6E05      	MOVWF       R5 
0x0724	0xDDD3      	RCALL       _Mul_16X16_U
0x0726	0x0E54      	MOVLW       _Socket
0x0728	0x2600      	ADDWF       R0, 1 
0x072A	0x0E00      	MOVLW       hi_addr(_Socket)
0x072C	0x2201      	ADDWFC      R1, 1 
0x072E	0x0E04      	MOVLW       4
0x0730	0x2600      	ADDWF       R0, 1 
0x0732	0x0E00      	MOVLW       0
0x0734	0x2201      	ADDWFC      R1, 1 
0x0736	0x0E04      	MOVLW       4
0x0738	0x2400      	ADDWF       R0, 0 
0x073A	0x6EE1      	MOVWF       FSR1L 
0x073C	0x0E00      	MOVLW       0
0x073E	0x2001      	ADDWFC      R1, 0 
0x0740	0x6EE2      	MOVWF       FSR1H 
0x0742	0x0E88      	MOVLW       136
0x0744	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,76 :: 		Socket[SckN].DMAC_Register_Address[5] = 0x05;
0x0746	0x0E21      	MOVLW       33
0x0748	0x6E00      	MOVWF       R0 
0x074A	0x0E00      	MOVLW       0
0x074C	0x6E01      	MOVWF       R1 
0x074E	0xF004C036  	MOVFF       _SckN, R4
0x0752	0x0E00      	MOVLW       0
0x0754	0x6E05      	MOVWF       R5 
0x0756	0xDDBA      	RCALL       _Mul_16X16_U
0x0758	0x0E54      	MOVLW       _Socket
0x075A	0x2600      	ADDWF       R0, 1 
0x075C	0x0E00      	MOVLW       hi_addr(_Socket)
0x075E	0x2201      	ADDWFC      R1, 1 
0x0760	0x0E04      	MOVLW       4
0x0762	0x2600      	ADDWF       R0, 1 
0x0764	0x0E00      	MOVLW       0
0x0766	0x2201      	ADDWFC      R1, 1 
0x0768	0x0E05      	MOVLW       5
0x076A	0x2400      	ADDWF       R0, 0 
0x076C	0x6EE1      	MOVWF       FSR1L 
0x076E	0x0E00      	MOVLW       0
0x0770	0x2001      	ADDWFC      R1, 0 
0x0772	0x6EE2      	MOVWF       FSR1H 
0x0774	0x0E05      	MOVLW       5
0x0776	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,77 :: 		Socket[SckN].DIP_Register_Address[0] = 10;
0x0778	0x0E21      	MOVLW       33
0x077A	0x6E00      	MOVWF       R0 
0x077C	0x0E00      	MOVLW       0
0x077E	0x6E01      	MOVWF       R1 
0x0780	0xF004C036  	MOVFF       _SckN, R4
0x0784	0x0E00      	MOVLW       0
0x0786	0x6E05      	MOVWF       R5 
0x0788	0xDDA1      	RCALL       _Mul_16X16_U
0x078A	0x0E54      	MOVLW       _Socket
0x078C	0x2600      	ADDWF       R0, 1 
0x078E	0x0E00      	MOVLW       hi_addr(_Socket)
0x0790	0x2201      	ADDWFC      R1, 1 
0x0792	0x0E0A      	MOVLW       10
0x0794	0x2400      	ADDWF       R0, 0 
0x0796	0x6EE1      	MOVWF       FSR1L 
0x0798	0x0E00      	MOVLW       0
0x079A	0x2001      	ADDWFC      R1, 0 
0x079C	0x6EE2      	MOVWF       FSR1H 
0x079E	0x0E0A      	MOVLW       10
0x07A0	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,78 :: 		Socket[SckN].DIP_Register_Address[1] = 0;
0x07A2	0x0E21      	MOVLW       33
0x07A4	0x6E00      	MOVWF       R0 
0x07A6	0x0E00      	MOVLW       0
0x07A8	0x6E01      	MOVWF       R1 
0x07AA	0xF004C036  	MOVFF       _SckN, R4
0x07AE	0x0E00      	MOVLW       0
0x07B0	0x6E05      	MOVWF       R5 
0x07B2	0xDD8C      	RCALL       _Mul_16X16_U
0x07B4	0x0E54      	MOVLW       _Socket
0x07B6	0x2600      	ADDWF       R0, 1 
0x07B8	0x0E00      	MOVLW       hi_addr(_Socket)
0x07BA	0x2201      	ADDWFC      R1, 1 
0x07BC	0x0E0A      	MOVLW       10
0x07BE	0x2600      	ADDWF       R0, 1 
0x07C0	0x0E00      	MOVLW       0
0x07C2	0x2201      	ADDWFC      R1, 1 
0x07C4	0x0E01      	MOVLW       1
0x07C6	0x2400      	ADDWF       R0, 0 
0x07C8	0x6EE1      	MOVWF       FSR1L 
0x07CA	0x0E00      	MOVLW       0
0x07CC	0x2001      	ADDWFC      R1, 0 
0x07CE	0x6EE2      	MOVWF       FSR1H 
0x07D0	0x6AE6      	CLRF        POSTINC1 
;SSDI_Program.c,79 :: 		Socket[SckN].DIP_Register_Address[2] = 2;
0x07D2	0x0E21      	MOVLW       33
0x07D4	0x6E00      	MOVWF       R0 
0x07D6	0x0E00      	MOVLW       0
0x07D8	0x6E01      	MOVWF       R1 
0x07DA	0xF004C036  	MOVFF       _SckN, R4
0x07DE	0x0E00      	MOVLW       0
0x07E0	0x6E05      	MOVWF       R5 
0x07E2	0xDD74      	RCALL       _Mul_16X16_U
0x07E4	0x0E54      	MOVLW       _Socket
0x07E6	0x2600      	ADDWF       R0, 1 
0x07E8	0x0E00      	MOVLW       hi_addr(_Socket)
0x07EA	0x2201      	ADDWFC      R1, 1 
0x07EC	0x0E0A      	MOVLW       10
0x07EE	0x2600      	ADDWF       R0, 1 
0x07F0	0x0E00      	MOVLW       0
0x07F2	0x2201      	ADDWFC      R1, 1 
0x07F4	0x0E02      	MOVLW       2
0x07F6	0x2400      	ADDWF       R0, 0 
0x07F8	0x6EE1      	MOVWF       FSR1L 
0x07FA	0x0E00      	MOVLW       0
0x07FC	0x2001      	ADDWFC      R1, 0 
0x07FE	0x6EE2      	MOVWF       FSR1H 
0x0800	0x0E02      	MOVLW       2
0x0802	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,80 :: 		Socket[SckN].DIP_Register_Address[3] = 3; ///////////////////////////
0x0804	0x0E21      	MOVLW       33
0x0806	0x6E00      	MOVWF       R0 
0x0808	0x0E00      	MOVLW       0
0x080A	0x6E01      	MOVWF       R1 
0x080C	0xF004C036  	MOVFF       _SckN, R4
0x0810	0x0E00      	MOVLW       0
0x0812	0x6E05      	MOVWF       R5 
0x0814	0xDD5B      	RCALL       _Mul_16X16_U
0x0816	0x0E54      	MOVLW       _Socket
0x0818	0x2600      	ADDWF       R0, 1 
0x081A	0x0E00      	MOVLW       hi_addr(_Socket)
0x081C	0x2201      	ADDWFC      R1, 1 
0x081E	0x0E0A      	MOVLW       10
0x0820	0x2600      	ADDWF       R0, 1 
0x0822	0x0E00      	MOVLW       0
0x0824	0x2201      	ADDWFC      R1, 1 
0x0826	0x0E03      	MOVLW       3
0x0828	0x2400      	ADDWF       R0, 0 
0x082A	0x6EE1      	MOVWF       FSR1L 
0x082C	0x0E00      	MOVLW       0
0x082E	0x2001      	ADDWFC      R1, 0 
0x0830	0x6EE2      	MOVWF       FSR1H 
0x0832	0x0E03      	MOVLW       3
0x0834	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,81 :: 		Socket[SckN].DPORT_Register_Address[0] = 0x27;
0x0836	0x0E21      	MOVLW       33
0x0838	0x6E00      	MOVWF       R0 
0x083A	0x0E00      	MOVLW       0
0x083C	0x6E01      	MOVWF       R1 
0x083E	0xF004C036  	MOVFF       _SckN, R4
0x0842	0x0E00      	MOVLW       0
0x0844	0x6E05      	MOVWF       R5 
0x0846	0xDD42      	RCALL       _Mul_16X16_U
0x0848	0x0E54      	MOVLW       _Socket
0x084A	0x2600      	ADDWF       R0, 1 
0x084C	0x0E00      	MOVLW       hi_addr(_Socket)
0x084E	0x2201      	ADDWFC      R1, 1 
0x0850	0x0E0E      	MOVLW       14
0x0852	0x2400      	ADDWF       R0, 0 
0x0854	0x6EE1      	MOVWF       FSR1L 
0x0856	0x0E00      	MOVLW       0
0x0858	0x2001      	ADDWFC      R1, 0 
0x085A	0x6EE2      	MOVWF       FSR1H 
0x085C	0x0E27      	MOVLW       39
0x085E	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,82 :: 		Socket[SckN].DPORT_Register_Address[1] = 0x11;
0x0860	0x0E21      	MOVLW       33
0x0862	0x6E00      	MOVWF       R0 
0x0864	0x0E00      	MOVLW       0
0x0866	0x6E01      	MOVWF       R1 
0x0868	0xF004C036  	MOVFF       _SckN, R4
0x086C	0x0E00      	MOVLW       0
0x086E	0x6E05      	MOVWF       R5 
0x0870	0xDD2D      	RCALL       _Mul_16X16_U
0x0872	0x0E54      	MOVLW       _Socket
0x0874	0x2600      	ADDWF       R0, 1 
0x0876	0x0E00      	MOVLW       hi_addr(_Socket)
0x0878	0x2201      	ADDWFC      R1, 1 
0x087A	0x0E0E      	MOVLW       14
0x087C	0x2600      	ADDWF       R0, 1 
0x087E	0x0E00      	MOVLW       0
0x0880	0x2201      	ADDWFC      R1, 1 
0x0882	0x0E01      	MOVLW       1
0x0884	0x2400      	ADDWF       R0, 0 
0x0886	0x6EE1      	MOVWF       FSR1L 
0x0888	0x0E00      	MOVLW       0
0x088A	0x2001      	ADDWFC      R1, 0 
0x088C	0x6EE2      	MOVWF       FSR1H 
0x088E	0x0E11      	MOVLW       17
0x0890	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,83 :: 		Socket[SckN].Rx_Bf_Sz = 2;
0x0892	0x0E21      	MOVLW       33
0x0894	0x6E00      	MOVWF       R0 
0x0896	0x0E00      	MOVLW       0
0x0898	0x6E01      	MOVWF       R1 
0x089A	0xF004C036  	MOVFF       _SckN, R4
0x089E	0x0E00      	MOVLW       0
0x08A0	0x6E05      	MOVWF       R5 
0x08A2	0xDD14      	RCALL       _Mul_16X16_U
0x08A4	0x0E54      	MOVLW       _Socket
0x08A6	0x2600      	ADDWF       R0, 1 
0x08A8	0x0E00      	MOVLW       hi_addr(_Socket)
0x08AA	0x2201      	ADDWFC      R1, 1 
0x08AC	0x0E12      	MOVLW       18
0x08AE	0x2400      	ADDWF       R0, 0 
0x08B0	0x6EE1      	MOVWF       FSR1L 
0x08B2	0x0E00      	MOVLW       0
0x08B4	0x2001      	ADDWFC      R1, 0 
0x08B6	0x6EE2      	MOVWF       FSR1H 
0x08B8	0x0E02      	MOVLW       2
0x08BA	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,84 :: 		Socket[SckN].Tx_Bf_Sz = 2;
0x08BC	0x0E21      	MOVLW       33
0x08BE	0x6E00      	MOVWF       R0 
0x08C0	0x0E00      	MOVLW       0
0x08C2	0x6E01      	MOVWF       R1 
0x08C4	0xF004C036  	MOVFF       _SckN, R4
0x08C8	0x0E00      	MOVLW       0
0x08CA	0x6E05      	MOVWF       R5 
0x08CC	0xDCFF      	RCALL       _Mul_16X16_U
0x08CE	0x0E54      	MOVLW       _Socket
0x08D0	0x2600      	ADDWF       R0, 1 
0x08D2	0x0E00      	MOVLW       hi_addr(_Socket)
0x08D4	0x2201      	ADDWFC      R1, 1 
0x08D6	0x0E13      	MOVLW       19
0x08D8	0x2400      	ADDWF       R0, 0 
0x08DA	0x6EE1      	MOVWF       FSR1L 
0x08DC	0x0E00      	MOVLW       0
0x08DE	0x2001      	ADDWFC      R1, 0 
0x08E0	0x6EE2      	MOVWF       FSR1H 
0x08E2	0x0E02      	MOVLW       2
0x08E4	0x6EE6      	MOVWF       POSTINC1 
;SSDI_Program.c,86 :: 		Destination_MAC(Socket[SckN].DMAC_Register_Address);
0x08E6	0x0E21      	MOVLW       33
0x08E8	0x6E00      	MOVWF       R0 
0x08EA	0x0E00      	MOVLW       0
0x08EC	0x6E01      	MOVWF       R1 
0x08EE	0xF004C036  	MOVFF       _SckN, R4
0x08F2	0x0E00      	MOVLW       0
0x08F4	0x6E05      	MOVWF       R5 
0x08F6	0xDCEA      	RCALL       _Mul_16X16_U
0x08F8	0x0E54      	MOVLW       _Socket
0x08FA	0x2400      	ADDWF       R0, 0 
0x08FC	0x0101      	MOVLB       1
0x08FE	0x6F5C      	MOVWF       FARG_Destination_MAC_value, 1
0x0900	0x0E00      	MOVLW       hi_addr(_Socket)
0x0902	0x2001      	ADDWFC      R1, 0 
0x0904	0x6F5D      	MOVWF       FARG_Destination_MAC_value+1, 1
0x0906	0x0E04      	MOVLW       4
0x0908	0x275C      	ADDWF       FARG_Destination_MAC_value, 1, 1
0x090A	0x0E00      	MOVLW       0
0x090C	0x235D      	ADDWFC      FARG_Destination_MAC_value+1, 1, 1
0x090E	0xDD76      	RCALL       _Destination_MAC
;SSDI_Program.c,87 :: 		Destination_IP(Socket[SckN].DIP_Register_Address);
0x0910	0x0E21      	MOVLW       33
0x0912	0x6E00      	MOVWF       R0 
0x0914	0x0E00      	MOVLW       0
0x0916	0x6E01      	MOVWF       R1 
0x0918	0xF004C036  	MOVFF       _SckN, R4
0x091C	0x0E00      	MOVLW       0
0x091E	0x6E05      	MOVWF       R5 
0x0920	0xDCD5      	RCALL       _Mul_16X16_U
0x0922	0x0E54      	MOVLW       _Socket
0x0924	0x2400      	ADDWF       R0, 0 
0x0926	0x6F5C      	MOVWF       FARG_Destination_IP_value, 1
0x0928	0x0E00      	MOVLW       hi_addr(_Socket)
0x092A	0x2001      	ADDWFC      R1, 0 
0x092C	0x6F5D      	MOVWF       FARG_Destination_IP_value+1, 1
0x092E	0x0E0A      	MOVLW       10
0x0930	0x275C      	ADDWF       FARG_Destination_IP_value, 1, 1
0x0932	0x0E00      	MOVLW       0
0x0934	0x235D      	ADDWFC      FARG_Destination_IP_value+1, 1, 1
0x0936	0xDD7F      	RCALL       _Destination_IP
;SSDI_Program.c,88 :: 		Destination_PORT(Socket[SckN].DPORT_Register_Address);
0x0938	0x0E21      	MOVLW       33
0x093A	0x6E00      	MOVWF       R0 
0x093C	0x0E00      	MOVLW       0
0x093E	0x6E01      	MOVWF       R1 
0x0940	0xF004C036  	MOVFF       _SckN, R4
0x0944	0x0E00      	MOVLW       0
0x0946	0x6E05      	MOVWF       R5 
0x0948	0xDCC1      	RCALL       _Mul_16X16_U
0x094A	0x0E54      	MOVLW       _Socket
0x094C	0x2400      	ADDWF       R0, 0 
0x094E	0x6F5C      	MOVWF       FARG_Destination_PORT_value, 1
0x0950	0x0E00      	MOVLW       hi_addr(_Socket)
0x0952	0x2001      	ADDWFC      R1, 0 
0x0954	0x6F5D      	MOVWF       FARG_Destination_PORT_value+1, 1
0x0956	0x0E0E      	MOVLW       14
0x0958	0x275C      	ADDWF       FARG_Destination_PORT_value, 1, 1
0x095A	0x0E00      	MOVLW       0
0x095C	0x235D      	ADDWFC      FARG_Destination_PORT_value+1, 1, 1
0x095E	0xDCDE      	RCALL       _Destination_PORT
;SSDI_Program.c,90 :: 		Sck_Mode(Socket[SckN].Sck_Mode); //Set UDP Mode
0x0960	0x0E21      	MOVLW       33
0x0962	0x6E00      	MOVWF       R0 
0x0964	0x0E00      	MOVLW       0
0x0966	0x6E01      	MOVWF       R1 
0x0968	0xF004C036  	MOVFF       _SckN, R4
0x096C	0x0E00      	MOVLW       0
0x096E	0x6E05      	MOVWF       R5 
0x0970	0xDCAD      	RCALL       _Mul_16X16_U
0x0972	0x0E54      	MOVLW       _Socket
0x0974	0x2400      	ADDWF       R0, 0 
0x0976	0x6EE9      	MOVWF       FSR0L 
0x0978	0x0E00      	MOVLW       hi_addr(_Socket)
0x097A	0x2001      	ADDWFC      R1, 0 
0x097C	0x6EEA      	MOVWF       FSR0H 
0x097E	0xF15CCFEE  	MOVFF       POSTINC0, FARG_Sck_Mode_value
0x0982	0xDD25      	RCALL       _Sck_Mode
;SSDI_Program.c,91 :: 		SckCMD(Socket[SckN].Sck_Cmd);
0x0984	0x0E21      	MOVLW       33
0x0986	0x6E00      	MOVWF       R0 
0x0988	0x0E00      	MOVLW       0
0x098A	0x6E01      	MOVWF       R1 
0x098C	0xF004C036  	MOVFF       _SckN, R4
0x0990	0x0E00      	MOVLW       0
0x0992	0x6E05      	MOVWF       R5 
0x0994	0xDC9B      	RCALL       _Mul_16X16_U
0x0996	0x0E54      	MOVLW       _Socket
0x0998	0x2600      	ADDWF       R0, 1 
0x099A	0x0E00      	MOVLW       hi_addr(_Socket)
0x099C	0x2201      	ADDWFC      R1, 1 
0x099E	0x0E01      	MOVLW       1
0x09A0	0x2400      	ADDWF       R0, 0 
0x09A2	0x6EE9      	MOVWF       FSR0L 
0x09A4	0x0E00      	MOVLW       0
0x09A6	0x2001      	ADDWFC      R1, 0 
0x09A8	0x6EEA      	MOVWF       FSR0H 
0x09AA	0xF15CCFEE  	MOVFF       POSTINC0, FARG_SckCMD_value
0x09AE	0xDD02      	RCALL       _SckCMD
;SSDI_Program.c,93 :: 		DATA[0] = 0xFF;
0x09B0	0x0EFF      	MOVLW       255
0x09B2	0x6E3B      	MOVWF       _DATA 
;SSDI_Program.c,94 :: 		DATA[1] = 0x00;
0x09B4	0x6A3C      	CLRF        _DATA+1 
;SSDI_Program.c,95 :: 		DATA[2] = 0xFF;
0x09B6	0x0EFF      	MOVLW       255
0x09B8	0x6E3D      	MOVWF       _DATA+2 
;SSDI_Program.c,96 :: 		DATA[3] = 0x00;
0x09BA	0x6A3E      	CLRF        _DATA+3 
;SSDI_Program.c,97 :: 		DATA[4] = 0xFF;
0x09BC	0x0EFF      	MOVLW       255
0x09BE	0x6E3F      	MOVWF       _DATA+4 
;SSDI_Program.c,98 :: 		DATA[5] = 0xFF;
0x09C0	0x0EFF      	MOVLW       255
0x09C2	0x6E40      	MOVWF       _DATA+5 
;SSDI_Program.c,99 :: 		DATA[6] = 0x00;
0x09C4	0x6A41      	CLRF        _DATA+6 
;SSDI_Program.c,100 :: 		DATA[7] = 0xFF;
0x09C6	0x0EFF      	MOVLW       255
0x09C8	0x6E42      	MOVWF       _DATA+7 
;SSDI_Program.c,101 :: 		DATA[8] = 0x00;
0x09CA	0x6A43      	CLRF        _DATA+8 
;SSDI_Program.c,102 :: 		DATA[9] = 0xFF;
0x09CC	0x0EFF      	MOVLW       255
0x09CE	0x6E44      	MOVWF       _DATA+9 
;SSDI_Program.c,103 :: 		DATA[10] = 0xFF;
0x09D0	0x0EFF      	MOVLW       255
0x09D2	0x6E45      	MOVWF       _DATA+10 
;SSDI_Program.c,104 :: 		DATA[11] = 0x00;
0x09D4	0x6A46      	CLRF        _DATA+11 
;SSDI_Program.c,105 :: 		DATA[12] = 0xFF;
0x09D6	0x0EFF      	MOVLW       255
0x09D8	0x6E47      	MOVWF       _DATA+12 
;SSDI_Program.c,106 :: 		DATA[13] = 0x00;
0x09DA	0x6A48      	CLRF        _DATA+13 
;SSDI_Program.c,107 :: 		DATA[14] = 0xFF;
0x09DC	0x0EFF      	MOVLW       255
0x09DE	0x6E49      	MOVWF       _DATA+14 
;SSDI_Program.c,108 :: 		DATA[15] = 0x00;
0x09E0	0x6A4A      	CLRF        _DATA+15 
;SSDI_Program.c,111 :: 		if(Sck_STAT == 0x22){
0x09E2	0x0E03      	MOVLW       3
0x09E4	0x0101      	MOVLB       1
0x09E6	0x6F5C      	MOVWF       FARG_Read_Sck_Register_Address, 1
0x09E8	0xDCFE      	RCALL       _Read_Sck_Register
0x09EA	0x5000      	MOVF        R0, 0 
0x09EC	0x0A22      	XORLW       34
0x09EE	0xE15A      	BNZ         L_UDP78
;SSDI_Program.c,112 :: 		PORTD.B7 = 1;
0x09F0	0x8E83      	BSF         PORTD, 7 
;SSDI_Program.c,113 :: 		while(1){
L_UDP79:
;SSDI_Program.c,114 :: 		PORTD.B6 = 1;
0x09F2	0x8C83      	BSF         PORTD, 6 
;SSDI_Program.c,116 :: 		PORTD.B5 = 1;
0x09F4	0x8A83      	BSF         PORTD, 5 
;SSDI_Program.c,118 :: 		SckCMD(SEND_MAC);
0x09F6	0x0E21      	MOVLW       33
0x09F8	0x0101      	MOVLB       1
0x09FA	0x6F5C      	MOVWF       FARG_SckCMD_value, 1
0x09FC	0xDCDB      	RCALL       _SckCMD
;SSDI_Program.c,120 :: 		PORTD.B4 = 1;
0x09FE	0x8883      	BSF         PORTD, 4 
;SSDI_Program.c,121 :: 		SckCMD(CLOSE);
0x0A00	0x0E10      	MOVLW       16
0x0A02	0x0101      	MOVLB       1
0x0A04	0x6F5C      	MOVWF       FARG_SckCMD_value, 1
0x0A06	0xDCD6      	RCALL       _SckCMD
;SSDI_Program.c,122 :: 		PORTB = 0xFF;
0x0A08	0x0EFF      	MOVLW       255
0x0A0A	0x6E81      	MOVWF       PORTB 
;SSDI_Program.c,123 :: 		delay_ms(250);
0x0A0C	0x0E03      	MOVLW       3
0x0A0E	0x6E0B      	MOVWF       R11, 0
0x0A10	0x0E8A      	MOVLW       138
0x0A12	0x6E0C      	MOVWF       R12, 0
0x0A14	0x0E55      	MOVLW       85
0x0A16	0x6E0D      	MOVWF       R13, 0
L_UDP81:
0x0A18	0x2E0D      	DECFSZ      R13, 1, 0
0x0A1A	0xD7FE      	BRA         L_UDP81
0x0A1C	0x2E0C      	DECFSZ      R12, 1, 0
0x0A1E	0xD7FC      	BRA         L_UDP81
0x0A20	0x2E0B      	DECFSZ      R11, 1, 0
0x0A22	0xD7FA      	BRA         L_UDP81
0x0A24	0x0000      	NOP
0x0A26	0x0000      	NOP
;SSDI_Program.c,124 :: 		PORTB = 0x00;
0x0A28	0x6A81      	CLRF        PORTB 
;SSDI_Program.c,125 :: 		delay_ms(250);
0x0A2A	0x0E03      	MOVLW       3
0x0A2C	0x6E0B      	MOVWF       R11, 0
0x0A2E	0x0E8A      	MOVLW       138
0x0A30	0x6E0C      	MOVWF       R12, 0
0x0A32	0x0E55      	MOVLW       85
0x0A34	0x6E0D      	MOVWF       R13, 0
L_UDP82:
0x0A36	0x2E0D      	DECFSZ      R13, 1, 0
0x0A38	0xD7FE      	BRA         L_UDP82
0x0A3A	0x2E0C      	DECFSZ      R12, 1, 0
0x0A3C	0xD7FC      	BRA         L_UDP82
0x0A3E	0x2E0B      	DECFSZ      R11, 1, 0
0x0A40	0xD7FA      	BRA         L_UDP82
0x0A42	0x0000      	NOP
0x0A44	0x0000      	NOP
;SSDI_Program.c,126 :: 		PORTB = 0xFF;
0x0A46	0x0EFF      	MOVLW       255
0x0A48	0x6E81      	MOVWF       PORTB 
;SSDI_Program.c,127 :: 		delay_ms(250);
0x0A4A	0x0E03      	MOVLW       3
0x0A4C	0x6E0B      	MOVWF       R11, 0
0x0A4E	0x0E8A      	MOVLW       138
0x0A50	0x6E0C      	MOVWF       R12, 0
0x0A52	0x0E55      	MOVLW       85
0x0A54	0x6E0D      	MOVWF       R13, 0
L_UDP83:
0x0A56	0x2E0D      	DECFSZ      R13, 1, 0
0x0A58	0xD7FE      	BRA         L_UDP83
0x0A5A	0x2E0C      	DECFSZ      R12, 1, 0
0x0A5C	0xD7FC      	BRA         L_UDP83
0x0A5E	0x2E0B      	DECFSZ      R11, 1, 0
0x0A60	0xD7FA      	BRA         L_UDP83
0x0A62	0x0000      	NOP
0x0A64	0x0000      	NOP
;SSDI_Program.c,128 :: 		PORTB = 0x00;
0x0A66	0x6A81      	CLRF        PORTB 
;SSDI_Program.c,129 :: 		delay_ms(250);
0x0A68	0x0E03      	MOVLW       3
0x0A6A	0x6E0B      	MOVWF       R11, 0
0x0A6C	0x0E8A      	MOVLW       138
0x0A6E	0x6E0C      	MOVWF       R12, 0
0x0A70	0x0E55      	MOVLW       85
0x0A72	0x6E0D      	MOVWF       R13, 0
L_UDP84:
0x0A74	0x2E0D      	DECFSZ      R13, 1, 0
0x0A76	0xD7FE      	BRA         L_UDP84
0x0A78	0x2E0C      	DECFSZ      R12, 1, 0
0x0A7A	0xD7FC      	BRA         L_UDP84
0x0A7C	0x2E0B      	DECFSZ      R11, 1, 0
0x0A7E	0xD7FA      	BRA         L_UDP84
0x0A80	0x0000      	NOP
0x0A82	0x0000      	NOP
;SSDI_Program.c,131 :: 		PORTD.B3 = 1;
0x0A84	0x8683      	BSF         PORTD, 3 
;SSDI_Program.c,132 :: 		SckCMD(OPEN);
0x0A86	0x0E01      	MOVLW       1
0x0A88	0x0101      	MOVLB       1
0x0A8A	0x6F5C      	MOVWF       FARG_SckCMD_value, 1
0x0A8C	0xDC93      	RCALL       _SckCMD
;SSDI_Program.c,133 :: 		delay_ms(1);
0x0A8E	0x0E03      	MOVLW       3
0x0A90	0x6E0C      	MOVWF       R12, 0
0x0A92	0x0E97      	MOVLW       151
0x0A94	0x6E0D      	MOVWF       R13, 0
L_UDP85:
0x0A96	0x2E0D      	DECFSZ      R13, 1, 0
0x0A98	0xD7FE      	BRA         L_UDP85
0x0A9A	0x2E0C      	DECFSZ      R12, 1, 0
0x0A9C	0xD7FC      	BRA         L_UDP85
0x0A9E	0x0000      	NOP
0x0AA0	0x0000      	NOP
;SSDI_Program.c,135 :: 		}
0x0AA2	0xD7A7      	BRA         L_UDP79
;SSDI_Program.c,136 :: 		}
L_UDP78:
;SSDI_Program.c,138 :: 		}
L_end_UDP:
0x0AA4	0x0012      	RETURN      0
; end of _UDP
_main:
0x0AA6	0xF005EC73  	CALL        2790, 0
;SSDI_Program.c,140 :: 		void main() {
;SSDI_Program.c,142 :: 		init();
0x0AAA	0xDCEA      	RCALL       _init
;SSDI_Program.c,143 :: 		UDP();
0x0AAC	0xDD7B      	RCALL       _UDP
;SSDI_Program.c,155 :: 		}
L_end_main:
0x0AAE	0xD7FF      	BRA         $+0
; end of _main
0x0AE6	0xF015EE10  	LFSR        1, 21
0x0AEA	0x0E36      	MOVLW       54
0x0AEC	0x6E00      	MOVWF       R0 
0x0AEE	0x0E01      	MOVLW       1
0x0AF0	0x6E01      	MOVWF       R1 
0x0AF2	0x0EB0      	MOVLW       176
0x0AF4	0x6EF6      	MOVWF       4086 
0x0AF6	0x0E0A      	MOVLW       10
0x0AF8	0x6EF7      	MOVWF       TBLPTRH 
0x0AFA	0x0E00      	MOVLW       0
0x0AFC	0x6EF8      	MOVWF       TBLPTRU 
0x0AFE	0xF002EC38  	CALL        1136, 0
0x0B02	0x0012      	RETURN      0
;SSDI_Program.c,0 :: ?ICS_Current_Sck_Register
0x0AB0	0x00 ;?ICS_Current_Sck_Register+0
; end of ?ICS_Current_Sck_Register
;SSDI_Program.c,0 :: ?ICS_DATA_PHASE_1B
0x0AB1	0x00 ;?ICS_DATA_PHASE_1B+0
; end of ?ICS_DATA_PHASE_1B
;SSDI_Program.c,0 :: ?ICS_dmy
0x0AB2	0x00 ;?ICS_dmy+0
; end of ?ICS_dmy
;SSDI_Program.c,0 :: ?ICS_Current_Sck_Tx
0x0AB3	0x00 ;?ICS_Current_Sck_Tx+0
; end of ?ICS_Current_Sck_Tx
;SSDI_Program.c,0 :: ?ICS_IP
0x0AB4	0x000A ;?ICS_IP+0
0x0AB6	0x2F02 ;?ICS_IP+2
; end of ?ICS_IP
;SSDI_Program.c,0 :: ?ICS_CONTROL_PHASE
0x0AB8	0x00 ;?ICS_CONTROL_PHASE+0
; end of ?ICS_CONTROL_PHASE
;SSDI_Program.c,0 :: ?ICS_ADDRESS_PHASE_LB
0x0AB9	0x00 ;?ICS_ADDRESS_PHASE_LB+0
; end of ?ICS_ADDRESS_PHASE_LB
;SSDI_Program.c,0 :: ?ICS_ADDRESS_PHASE_HB
0x0ABA	0x00 ;?ICS_ADDRESS_PHASE_HB+0
; end of ?ICS_ADDRESS_PHASE_HB
;SSDI_Program.c,0 :: ?ICS_BSB
0x0ABB	0x00 ;?ICS_BSB+0
; end of ?ICS_BSB
;SSDI_Program.c,0 :: ?ICS_OM
0x0ABC	0x00 ;?ICS_OM+0
; end of ?ICS_OM
;SSDI_Program.c,0 :: ?ICS_RWB
0x0ABD	0x00 ;?ICS_RWB+0
; end of ?ICS_RWB
;SSDI_Program.c,0 :: ?ICS_Gateway
0x0ABE	0x000A ;?ICS_Gateway+0
0x0AC0	0x0100 ;?ICS_Gateway+2
; end of ?ICS_Gateway
;SSDI_Program.c,0 :: ?ICS_SCKSZ
0x0AC2	0x0202 ;?ICS_SCKSZ+0
0x0AC4	0x0202 ;?ICS_SCKSZ+2
0x0AC6	0x0202 ;?ICS_SCKSZ+4
0x0AC8	0x0202 ;?ICS_SCKSZ+6
; end of ?ICS_SCKSZ
;SSDI_Program.c,0 :: ?ICS_MAC
0x0ACA	0x1400 ;?ICS_MAC+0
0x0ACC	0x72A3 ;?ICS_MAC+2
0x0ACE	0x3F17 ;?ICS_MAC+4
; end of ?ICS_MAC
;SSDI_Program.c,0 :: ?ICS_Current_Sck_Rx
0x0AD0	0x00 ;?ICS_Current_Sck_Rx+0
; end of ?ICS_Current_Sck_Rx
;SSDI_Program.c,0 :: ?ICS_SckN
0x0AD1	0x00 ;?ICS_SckN+0
; end of ?ICS_SckN
;SSDI_Program.c,0 :: ?ICS_Subnet_Mask
0x0AD2	0xFFFF ;?ICS_Subnet_Mask+0
0x0AD4	0x00FC ;?ICS_Subnet_Mask+2
; end of ?ICS_Subnet_Mask
;SSDI_Program.c,0 :: ?ICS_DATA
0x0AD6	0x0000 ;?ICS_DATA+0
0x0AD8	0x0000 ;?ICS_DATA+2
0x0ADA	0x0000 ;?ICS_DATA+4
0x0ADC	0x0000 ;?ICS_DATA+6
0x0ADE	0x0000 ;?ICS_DATA+8
0x0AE0	0x0000 ;?ICS_DATA+10
0x0AE2	0x0000 ;?ICS_DATA+12
0x0AE4	0x0000 ;?ICS_DATA+14
; end of ?ICS_DATA
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [18]    _SPI1_Write
0x002E      [18]    _SPI1_Read
0x0040     [112]    _getCurrent_Socket_Register_Address
0x00B0      [82]    _SPI_FRAME
0x0102      [82]    _SPI_FRAME_READ
0x0154      [26]    _Set_Rx_Buffer_Sz
0x016E      [26]    _Set_Tx_Buffer_Sz
0x0188      [56]    _Config_IP
0x01C0      [56]    _Config_Gateway
0x01F8      [62]    _Config_Bfs_Sz
0x0236      [56]    _Config_Subnet
0x026E      [20]    _Mode
0x0282      [18]    _Read_Common_Register
0x0294      [56]    _Config_MAC
0x02CC      [80]    _Mul_16X16_U
0x031C      [72]    _Destination_PORT
0x0364      [50]    _SPI1_Init
0x0396      [30]    _W5500_Init
0x03B4      [26]    _SckCMD
0x03CE      [24]    _Sck_Mode
0x03E6      [22]    _Read_Sck_Register
0x03FC      [58]    _Destination_MAC
0x0436      [58]    _Destination_IP
0x0470      [16]    ___CC2DW
0x0480     [292]    _init
0x05A4    [1282]    _UDP
0x0AA6      [10]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    SPI2_Write_tmp_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    UART2_Init_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0001       [1]    getCurrent_Socket_Rx_Address_Result_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    R1
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0001       [1]    getCurrent_Socket_Register_Address_Result_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    FLASH_Write_64_i_L0
0x0001       [1]    getCurrent_Socket_Tx_Address_Result_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [1]    R2
0x0002       [2]    memchr_s_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    FLASH_Write_64_SaveINTCON_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memset_pp_L0
0x0003       [1]    R3
0x0003       [2]    Ltrim_original_L0
0x0003       [2]    __Lib_MmcFat16_f16_toInt_l_L0
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [2]    memmove_tt_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    MM_Init_i_L0
0x0003       [2]    MM_TotalFreeMemSize_Tot_L0
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0004       [2]    strncat_cp_L0
0x0004       [2]    __Lib_MemManager_MM_GetMemAlign_P_L0
0x0004       [2]    frexp_pom_L0
0x0004       [2]    strcat_cp_L0
0x0004       [1]    R4
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncpy_cp_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    MM_TotalFreeMemSize_i_L0
0x0005       [1]    R5
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0005       [2]    LongWordToHex_input_half_L0
0x0006       [1]    R6
0x0006       [1]    __Lib_MemManager_MM_GetMemAlign_i_L0
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    R8
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0009       [4]    __Lib_MmcFat16_f16_toLong_l_L0
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    _Current_Sck_Register
0x0016       [1]    _DATA_PHASE_1B
0x0017       [1]    _dmy
0x0018       [1]    _Current_Sck_Tx
0x0019       [4]    _IP
0x001D       [1]    _CONTROL_PHASE
0x001E       [1]    _ADDRESS_PHASE_LB
0x001F       [1]    _ADDRESS_PHASE_HB
0x0020       [1]    _BSB
0x0021       [1]    _OM
0x0022       [1]    _RWB
0x0023       [4]    _Gateway
0x0027       [8]    _SCKSZ
0x002F       [6]    _MAC
0x0035       [1]    _Current_Sck_Rx
0x0036       [1]    _SckN
0x0037       [4]    _Subnet_Mask
0x003B      [16]    _DATA
0x004B       [4]    _SPI_Wr_Ptr
0x004F       [4]    _SPI_Rd_Ptr
0x0053       [1]    _i
0x0054     [264]    _Socket
0x015C       [1]    FARG_Sck_Mode_value
0x015C       [2]    FARG_Destination_IP_value
0x015C       [1]    FARG_Read_Sck_Register_Address
0x015C       [1]    FARG_SckCMD_value
0x015C       [2]    FARG_Destination_PORT_value
0x015C       [2]    FARG_Destination_MAC_value
0x015E       [1]    Destination_IP_i_L0
0x015E       [1]    Destination_MAC_i_L0
0x015F       [1]    Config_Subnet_i_L0
0x015F       [1]    FARG_Read_Common_Register_Address
0x015F       [1]    Config_IP_i_L0
0x015F       [1]    Config_Gateway_i_L0
0x015F       [1]    FARG_Mode_value
0x015F       [1]    Config_MAC_i_L0
0x0160       [1]    FARG_Set_Rx_Buffer_Sz_value
0x0160       [1]    SPI_FRAME_READ_buffer_L0
0x0160       [1]    FARG_Set_Tx_Buffer_Sz_value
0x0161       [1]    FARG_SPI1_Read_buffer
0x0162       [1]    FARG_SPI1_Write_data_
0x0F38       [1]    ANSELA
0x0F39       [1]    ANSELB
0x0F3A       [1]    ANSELC
0x0F3B       [1]    ANSELD
0x0F3C       [1]    ANSELE
0x0F80       [1]    PORTA
0x0F81       [1]    PORTB
0x0F82       [1]    PORTC
0x0F83       [1]    PORTD
0x0F84       [1]    PORTE
0x0F92       [1]    TRISA
0x0F93       [1]    TRISB
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC5_bit
0x0F95       [1]    TRISD
0x0F96       [1]    TRISE
0x0FC6       [1]    SSP1CON1
0x0FC7       [1]    SSP1STAT
0x0FC9       [1]    SSP1BUF
0x0FD3       [1]    OSCCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0AB0       [1]    ?ICS_Current_Sck_Register
0x0AB1       [1]    ?ICS_DATA_PHASE_1B
0x0AB2       [1]    ?ICS_dmy
0x0AB3       [1]    ?ICS_Current_Sck_Tx
0x0AB4       [4]    ?ICS_IP
0x0AB8       [1]    ?ICS_CONTROL_PHASE
0x0AB9       [1]    ?ICS_ADDRESS_PHASE_LB
0x0ABA       [1]    ?ICS_ADDRESS_PHASE_HB
0x0ABB       [1]    ?ICS_BSB
0x0ABC       [1]    ?ICS_OM
0x0ABD       [1]    ?ICS_RWB
0x0ABE       [4]    ?ICS_Gateway
0x0AC2       [8]    ?ICS_SCKSZ
0x0ACA       [6]    ?ICS_MAC
0x0AD0       [1]    ?ICS_Current_Sck_Rx
0x0AD1       [1]    ?ICS_SckN
0x0AD2       [4]    ?ICS_Subnet_Mask
0x0AD6      [16]    ?ICS_DATA
