Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc24136352dd43ce91fd2e0dab58bfee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sort_behav xil_defaultlib.sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/xujh2649/Desktop/workspace/vivado/lab3/lab3.srcs/sources_1/new/alu.v:120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/xujh2649/Desktop/workspace/vivado/lab3/lab3.srcs/sources_1/new/alu.v:121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/xujh2649/Desktop/workspace/vivado/lab3/lab3.srcs/sources_1/new/alu.v:122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/xujh2649/Desktop/workspace/vivado/lab3/lab3.srcs/sources_1/new/alu.v:123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/xujh2649/Desktop/workspace/vivado/lab3/lab3.srcs/sources_1/new/alu.v:124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/xujh2649/Desktop/workspace/vivado/lab3/lab3.srcs/sources_1/new/alu.v:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
