<profile>

<section name = "Vitis HLS Report for 'FFT_Pipeline_FFT_label1'" level="0">
<item name = "Date">Fri Feb  4 03:54:35 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">fft_32</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.721 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 22, 0.220 us, 0.220 us, 22, 22, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FFT_label1">20, 20, 6, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 212, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 249, 64, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_9s_24s_24_4_1_U38">mac_muladd_16s_9s_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_mulsub_16s_9s_24s_24_4_1_U37">mac_mulsub_16s_9s_24s_24_4_1, i0 - i1 * i2</column>
<column name="mul_mul_16s_10s_24_4_1_U35">mul_mul_16s_10s_24_4_1, i0 * i1</column>
<column name="mul_mul_16s_10s_24_4_1_U36">mul_mul_16s_10s_24_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="butterfly_span_fu_236_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_4_fu_199_p2">+, 0, 0, 13, 5, 1</column>
<column name="xout_M_imag_V_d0">+, 0, 0, 23, 16, 16</column>
<column name="xout_M_real_V_d0">+, 0, 0, 23, 16, 16</column>
<column name="xout_M_imag_V_d1">-, 0, 0, 23, 16, 16</column>
<column name="xout_M_real_V_d1">-, 0, 0, 23, 16, 16</column>
<column name="icmp_ln26_fu_193_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln33_fu_230_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="butterfly_span_1_fu_242_p3">select, 0, 0, 32, 1, 32</column>
<column name="Llimit_fu_212_p2">xor, 0, 0, 6, 6, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_3_fu_50">9, 2, 5, 10</column>
<column name="index_fu_46">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Ulimit_reg_372">5, 0, 5, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i_3_fu_50">5, 0, 5, 0</column>
<column name="index_fu_46">32, 0, 32, 0</column>
<column name="r_V_1_reg_403">9, 0, 9, 0</column>
<column name="sext_ln1171_2_reg_420">24, 0, 24, 0</column>
<column name="sext_ln1171_reg_408">24, 0, 24, 0</column>
<column name="zext_ln30_1_reg_387">5, 0, 64, 59</column>
<column name="zext_ln31_reg_442">5, 0, 64, 59</column>
<column name="Ulimit_reg_372">64, 32, 5, 0</column>
<column name="zext_ln30_1_reg_387">64, 32, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FFT_Pipeline_FFT_label1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FFT_Pipeline_FFT_label1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FFT_Pipeline_FFT_label1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FFT_Pipeline_FFT_label1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FFT_Pipeline_FFT_label1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FFT_Pipeline_FFT_label1, return value</column>
<column name="W_M_real_V_address0">out, 4, ap_memory, W_M_real_V, array</column>
<column name="W_M_real_V_ce0">out, 1, ap_memory, W_M_real_V, array</column>
<column name="W_M_real_V_q0">in, 10, ap_memory, W_M_real_V, array</column>
<column name="W_M_imag_V_address0">out, 4, ap_memory, W_M_imag_V, array</column>
<column name="W_M_imag_V_ce0">out, 1, ap_memory, W_M_imag_V, array</column>
<column name="W_M_imag_V_q0">in, 9, ap_memory, W_M_imag_V, array</column>
<column name="data_OUT4_M_real_V_address0">out, 5, ap_memory, data_OUT4_M_real_V, array</column>
<column name="data_OUT4_M_real_V_ce0">out, 1, ap_memory, data_OUT4_M_real_V, array</column>
<column name="data_OUT4_M_real_V_q0">in, 16, ap_memory, data_OUT4_M_real_V, array</column>
<column name="data_OUT4_M_real_V_address1">out, 5, ap_memory, data_OUT4_M_real_V, array</column>
<column name="data_OUT4_M_real_V_ce1">out, 1, ap_memory, data_OUT4_M_real_V, array</column>
<column name="data_OUT4_M_real_V_q1">in, 16, ap_memory, data_OUT4_M_real_V, array</column>
<column name="data_OUT4_M_imag_V_address0">out, 5, ap_memory, data_OUT4_M_imag_V, array</column>
<column name="data_OUT4_M_imag_V_ce0">out, 1, ap_memory, data_OUT4_M_imag_V, array</column>
<column name="data_OUT4_M_imag_V_q0">in, 16, ap_memory, data_OUT4_M_imag_V, array</column>
<column name="data_OUT4_M_imag_V_address1">out, 5, ap_memory, data_OUT4_M_imag_V, array</column>
<column name="data_OUT4_M_imag_V_ce1">out, 1, ap_memory, data_OUT4_M_imag_V, array</column>
<column name="data_OUT4_M_imag_V_q1">in, 16, ap_memory, data_OUT4_M_imag_V, array</column>
<column name="xout_M_real_V_address0">out, 5, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_ce0">out, 1, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_we0">out, 1, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_d0">out, 16, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_address1">out, 5, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_ce1">out, 1, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_we1">out, 1, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_real_V_d1">out, 16, ap_memory, xout_M_real_V, array</column>
<column name="xout_M_imag_V_address0">out, 5, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_ce0">out, 1, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_we0">out, 1, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_d0">out, 16, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_address1">out, 5, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_ce1">out, 1, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_we1">out, 1, ap_memory, xout_M_imag_V, array</column>
<column name="xout_M_imag_V_d1">out, 16, ap_memory, xout_M_imag_V, array</column>
</table>
</item>
</section>
</profile>
