/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000001160127574_0897309690_1866072654_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1866072654", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1866072654.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_4104080929_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_4104080929", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_4104080929.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_2197920977_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2197920977", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2197920977.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0413454526_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0413454526", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0413454526.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1815886129_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1815886129", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1815886129.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_4154029406_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_4154029406", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_4154029406.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_2147985326_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2147985326", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2147985326.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0463662017_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0463662017", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0463662017.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1765176496_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1765176496", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1765176496.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_4069734623_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_4069734623", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_4069734623.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0310506352_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0310506352", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0310506352.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3474402037_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3474402037", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3474402037.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1927104059_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1927104059", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1927104059.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_2940968894_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2940968894", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2940968894.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3526924774_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3526924774", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3526924774.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0263077987_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0263077987", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0263077987.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1875233936_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1875233936", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1875233936.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_4099965183_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_4099965183", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_4099965183.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_2264145806_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2264145806", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2264145806.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0491869153_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0491869153", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0491869153.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3831263060_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3831263060", "isim/FPGA_test_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3831263060.didat");
}
