

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Fri Jun  9 19:30:42 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_3b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   91|   91|   92|   92|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   89|   89|        30|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    291|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     480|    485|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    220|
|Register         |        -|      -|     662|    106|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1142|   1102|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fcmp_32dEe_U3  |matmul_hw_fcmp_32dEe  |        0|      0|   66|   70|
    |matmul_hw_fcmp_32dEe_U4  |matmul_hw_fcmp_32dEe  |        0|      0|   66|   70|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  480|  485|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_246_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_240_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_558_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp_41_fu_309_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_46_fu_453_p2               |     +    |      0|  0|   5|           4|           5|
    |tmp_47_fu_464_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_14_fu_418_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_19_fu_505_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_24_fu_546_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_29_fu_598_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_34_fu_639_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_39_fu_686_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_44_fu_727_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_377_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_234_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_252_p2             |   icmp   |      0|  0|   2|           3|           4|
    |notlhs1_fu_400_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_487_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs3_fu_528_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_580_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_621_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs6_fu_668_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs7_fu_709_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_359_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_406_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_493_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs3_fu_534_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_586_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_627_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs6_fu_674_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs7_fu_715_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_365_p2               |   icmp   |      0|  0|   8|          23|           1|
    |sel_tmp2_fu_552_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_645_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_733_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp_fu_424_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp_11_fu_292_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_12_fu_412_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_17_fu_499_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_21_fu_320_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_22_fu_540_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_27_fu_592_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_31_fu_433_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_32_fu_633_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_680_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_42_fu_721_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_371_p2                |    or    |      0|  0|   1|           1|           1|
    |c_Din_A                        |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_258_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_1_fu_746_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_1_2_fu_752_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_mid2_v_fu_266_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_s_fu_739_p3                |  select  |      0|  0|  32|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 291|         317|         182|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          5|   32|        160|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter7       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          5|   32|        160|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_209_p0                 |  32|          5|   32|        160|
    |grp_fu_209_p1                 |  32|          5|   32|        160|
    |grp_fu_220_p0                 |  32|          5|   32|        160|
    |grp_fu_225_p0                 |  32|          5|   32|        160|
    |i_phi_fu_191_p4               |   3|          2|    3|          6|
    |i_reg_187                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_180_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_176        |   5|          2|    5|         10|
    |j_phi_fu_202_p4               |   3|          2|    3|          6|
    |j_reg_198                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 220|         53|  220|       1021|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_load_1_reg_849                           |  32|   0|   32|          0|
    |a_load_2_reg_883                           |  32|   0|   32|          0|
    |a_load_3_reg_912                           |  32|   0|   32|          0|
    |a_load_reg_820                             |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_sel_tmp_reg_844  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_s_reg_946    |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_952  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_958  |  32|   0|   32|          0|
    |b_load_1_reg_856                           |  32|   0|   32|          0|
    |b_load_2_reg_890                           |  32|   0|   32|          0|
    |b_load_3_reg_919                           |  32|   0|   32|          0|
    |b_load_reg_827                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_769                   |   1|   0|    1|          0|
    |i_reg_187                                  |   3|   0|    3|          0|
    |indvar_flatten_next_reg_773                |   5|   0|    5|          0|
    |indvar_flatten_reg_176                     |   5|   0|    5|          0|
    |j_1_reg_897                                |   3|   0|    3|          0|
    |j_mid2_reg_778                             |   3|   0|    3|          0|
    |j_reg_198                                  |   3|   0|    3|          0|
    |reg_230                                    |  32|   0|   32|          0|
    |sel_tmp2_reg_878                           |   1|   0|    1|          0|
    |sel_tmp4_reg_907                           |   1|   0|    1|          0|
    |sel_tmp6_reg_931                           |   1|   0|    1|          0|
    |sel_tmp_reg_844                            |   1|   0|    1|          0|
    |tmp_1_1_reg_952                            |  32|   0|   32|          0|
    |tmp_1_2_reg_958                            |  32|   0|   32|          0|
    |tmp_47_reg_873                             |   6|   0|    6|          0|
    |tmp_9_1_reg_926                            |  32|   0|   32|          0|
    |tmp_9_2_reg_936                            |  32|   0|   32|          0|
    |tmp_9_3_reg_941                            |  32|   0|   32|          0|
    |tmp_9_reg_902                              |  32|   0|   32|          0|
    |tmp_mid2_v_reg_787                         |   3|   0|    3|          0|
    |tmp_reg_792                                |   3|   0|    5|          2|
    |tmp_s_reg_946                              |  32|   0|   32|          0|
    |exitcond_flatten_reg_769                   |   0|   1|    1|          0|
    |sel_tmp2_reg_878                           |   0|   1|    1|          0|
    |sel_tmp4_reg_907                           |   0|   1|    1|          0|
    |sel_tmp6_reg_931                           |   0|   1|    1|          0|
    |tmp_47_reg_873                             |   0|   6|    6|          0|
    |tmp_9_1_reg_926                            |   0|  32|   32|          0|
    |tmp_9_2_reg_936                            |   0|  32|   32|          0|
    |tmp_9_3_reg_941                            |   0|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 662| 106|  770|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

