<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: include/regs/xmega_osc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_osc.h File Reference</h1>
<p>Xmega Oscillator register definitions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__osc_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaa9f1c3806034d0e0b8b04a147782cf68">XMEGA_OSC_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Oscillator Control.  <a href="group__xmega__osc__regs__group.html#gaa9f1c3806034d0e0b8b04a147782cf68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaaaa595bc16ab9dff5d069dfa5bb82b9c">XMEGA_OSC_STATUS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Oscillator Status.  <a href="group__xmega__osc__regs__group.html#gaaaa595bc16ab9dff5d069dfa5bb82b9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga3ebcf3c9c470f4d0a9b2a0e9210eb42f">XMEGA_OSC_XOSCCTRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XOSC Control.  <a href="group__xmega__osc__regs__group.html#ga3ebcf3c9c470f4d0a9b2a0e9210eb42f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga17bcf4d1c3eb396d5a4a9b1edd694f6b">XMEGA_OSC_XOSCFAIL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XOSC Failure Detection.  <a href="group__xmega__osc__regs__group.html#ga17bcf4d1c3eb396d5a4a9b1edd694f6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga6aab0f19ebdf39d816512a570ad145b5">XMEGA_OSC_RC32KCAL</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz Oscillator Calibration  <a href="group__xmega__osc__regs__group.html#ga6aab0f19ebdf39d816512a570ad145b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga2d2526f86701b61d16426a238f23653d">XMEGA_OSC_PLLCTRL</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL Control.  <a href="group__xmega__osc__regs__group.html#ga2d2526f86701b61d16426a238f23653d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac7d45364903907f3e85d771b9fa855c6">XMEGA_OSC_DFLLCTRL</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DFLL Control.  <a href="group__xmega__osc__regs__group.html#gac7d45364903907f3e85d771b9fa855c6"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in CTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2b97f755d52189bb01c5ffb927c2b6b2"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaf789f9ab7a315c5ca6a50ec3a041712d">XMEGA_OSC_RC2MEN_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 MHz RCOSC Enable  <a href="group__xmega__osc__regs__group.html#gaf789f9ab7a315c5ca6a50ec3a041712d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga49389148c4d854eff5fda03d80d51101">XMEGA_OSC_RC32MEN_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 MHz RCOSC Enable  <a href="group__xmega__osc__regs__group.html#ga49389148c4d854eff5fda03d80d51101"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga39e86ccc32f7872c9d3138cc2e41f261">XMEGA_OSC_RC32KEN_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz RCOSC Enable  <a href="group__xmega__osc__regs__group.html#ga39e86ccc32f7872c9d3138cc2e41f261"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac947150651eb97bbe0431b2814deab01">XMEGA_OSC_XOSCEN_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Oscillator Enable.  <a href="group__xmega__osc__regs__group.html#gac947150651eb97bbe0431b2814deab01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga2fb516cb98061669b5273559eb6688e8">XMEGA_OSC_PLLEN_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL Enable.  <a href="group__xmega__osc__regs__group.html#ga2fb516cb98061669b5273559eb6688e8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in STATUS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc6d733ff3fbe6d65663fe58d7298ac01"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gab44ff8261564e60254474bc0af76594b">XMEGA_OSC_RC2MRDY_BI</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 MHz RCOSC Enable  <a href="group__xmega__osc__regs__group.html#gab44ff8261564e60254474bc0af76594b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac30f14bfb9b9a20cf6d06015ab0e1740">XMEGA_OSC_RC32MRDY_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 MHz RCOSC Enable  <a href="group__xmega__osc__regs__group.html#gac30f14bfb9b9a20cf6d06015ab0e1740"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga0bbbfafbd1734189f1da191cc5bb6e7c">XMEGA_OSC_RC32KRDY_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz RCOSC Enable  <a href="group__xmega__osc__regs__group.html#ga0bbbfafbd1734189f1da191cc5bb6e7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gab618de4205188c81bb441474381a6920">XMEGA_OSC_XOSCRDY_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Oscillator Enable.  <a href="group__xmega__osc__regs__group.html#gab618de4205188c81bb441474381a6920"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga9dfc3b45840c3b4a1592aded4180cd2f">XMEGA_OSC_PLLRDY_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL Enable.  <a href="group__xmega__osc__regs__group.html#ga9dfc3b45840c3b4a1592aded4180cd2f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in XOSCCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp1963bb82362f4de86f26fb9af979773f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaf45fa871919bc92aa5906037c48778c1">XMEGA_OSC_XOSCSEL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Crystal Oscillator Type.  <a href="group__xmega__osc__regs__group.html#gaf45fa871919bc92aa5906037c48778c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga035f4a33cc366f72f346e53687045149">XMEGA_OSC_XOSCSEL_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Crystal Oscillator Type.  <a href="group__xmega__osc__regs__group.html#ga035f4a33cc366f72f346e53687045149"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gabe181c3d65e4335097b94d74a55d96a0">XMEGA_OSC_X32KLPM_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XTAL 32 kHz Low Power Mode.  <a href="group__xmega__osc__regs__group.html#gabe181c3d65e4335097b94d74a55d96a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga9070652ca44daacb77022a1b597b37c8">XMEGA_OSC_FRQRANGE_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XTAL Frequency Range.  <a href="group__xmega__osc__regs__group.html#ga9070652ca44daacb77022a1b597b37c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga94215821f1af662af2402626908d8404">XMEGA_OSC_FRQRANGE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XTAL Frequency Range.  <a href="group__xmega__osc__regs__group.html#ga94215821f1af662af2402626908d8404"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in XOSCFAIL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp040f9356888034bace4dee39e1d5e04d"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac7bfc93dc36948156cfe5de664b407e9">XMEGA_OSC_XOSCFDEN_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Failure Detection Enable.  <a href="group__xmega__osc__regs__group.html#gac7bfc93dc36948156cfe5de664b407e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga015ab4fa5846bd2e30bb4c11de24f6b0">XMEGA_OSC_XOSCFDIF_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Failure Detection Interrupt Flag.  <a href="group__xmega__osc__regs__group.html#ga015ab4fa5846bd2e30bb4c11de24f6b0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PLLCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpae09e110d0ddcd7a28f8ec75d1537f27"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaf9c107727005160f64e02d87cdeb4e14">XMEGA_OSC_PLLFAC_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiplication Factor.  <a href="group__xmega__osc__regs__group.html#gaf9c107727005160f64e02d87cdeb4e14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga7524ecb21a28883ec8cd6cbc3414d196">XMEGA_OSC_PLLFAC_SIZE</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiplication Factor.  <a href="group__xmega__osc__regs__group.html#ga7524ecb21a28883ec8cd6cbc3414d196"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaaefb9960cb5416116c2ef57f37107a38">XMEGA_OSC_PLLSRC_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Source.  <a href="group__xmega__osc__regs__group.html#gaaefb9960cb5416116c2ef57f37107a38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga3d9c97dedf51f5ada948081b16c5476c">XMEGA_OSC_PLLSRC_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Source.  <a href="group__xmega__osc__regs__group.html#ga3d9c97dedf51f5ada948081b16c5476c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f">OSC_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; XMEGA_OSC_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaca44d6e488bad21f6ac869bd4e0e27be">OSC_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; XMEGA_OSC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__osc__regs__group.html#gaca44d6e488bad21f6ac869bd4e0e27be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaa63f23fb4c6dfc8a5d62bda822360913">OSC_BFMASK</a>(name)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__xmega__osc__regs__group.html#gaa63f23fb4c6dfc8a5d62bda822360913"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga114e0315086f9fbb0f518b5f1e16bac8">OSC_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__xmega__osc__regs__group.html#ga114e0315086f9fbb0f518b5f1e16bac8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga721d3d4a026ee83b2ecb4e93ffd3c998">OSC_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__osc__regs__group.html#ga721d3d4a026ee83b2ecb4e93ffd3c998"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d">osc_read_reg</a>(reg)&nbsp;&nbsp;&nbsp;_osc_read_reg(reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of OSC register <em>reg</em>.  <a href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0502cbf48a0635f4fd8bdba32ed5244f"></a><!-- doxytag: member="xmega_osc.h::_osc_read_reg" ref="ga0502cbf48a0635f4fd8bdba32ed5244f" args="(reg)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_osc_read_reg</b>(reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)(OSC_BASE + XMEGA_OSC_##reg))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40">osc_write_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_osc_write_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to OSC register <em>reg</em>.  <a href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga851838a3e28c7368fcf1c62b4c7c6587"></a><!-- doxytag: member="xmega_osc.h::_osc_write_reg" ref="ga851838a3e28c7368fcf1c62b4c7c6587" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_osc_write_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)(OSC_BASE + XMEGA_OSC_##reg), (value))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga40f2625265f0e280c0b2ec9d6479faab">osc_write_ccp_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_osc_write_ccp_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to CCP-protected OSC register <em>reg</em>.  <a href="group__xmega__osc__regs__group.html#ga40f2625265f0e280c0b2ec9d6479faab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d78d34362fdfd3d6ecf78b0500337e3"></a><!-- doxytag: member="xmega_osc.h::_osc_write_ccp_reg" ref="ga4d78d34362fdfd3d6ecf78b0500337e3" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_osc_write_ccp_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_ccp_write8((void *)(OSC_BASE + XMEGA_OSC_##reg), (value))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Xmega Oscillator register definitions. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 15:18:22 2010 for display-training by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
