# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab7.srcs/sources_1/new/request_arbiter_2.vhd" \
"../../../../lab7.srcs/sim_1/new/request_arbiter_2_tb.vhd" \

# Do not sort compile order
nosort
