<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="196" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="174" />
   <clocksource preferredWidth="174" />
   <frequency preferredWidth="154" />
  </columns>
 </clocktable>
 <window width="1784" height="948" x="1934" y="31" />
 <library
   expandedCategories="Library/Peripherals,Library/Peripherals/Debug and Performance,Project,Library" />
 <hdlexample language="VERILOG" />
 <generation simulation="VERILOG" />
</preferences>
