Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 24 16:30:52 2025
| Host         : Lada-Home running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           14 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               7 |            5 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------+--------------------------------+------------------+----------------+--------------+
|            Clock Signal            |            Enable Signal            |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-------------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     | del/R_O3_out                        |                                |                1 |              1 |         1.00 |
|  ps_2/ps2/new_state_reg[2]_i_2_n_0 |                                     |                                |                1 |              3 |         3.00 |
|  clk_div1/CLK                      |                                     | ps_2/dc/AR[0]                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                     | del/FSM_sequential_state[3]_i_1_n_0 | ps_2/dc/AR[0]                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     | del/REG_Remains[6]_i_2_n_0          | del/REG_Remains[6]_i_1_n_0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     | ps_2/ps2/ps_2_clk_edge              | ps_2/ps2/cnt[3]_i_1_n_0        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     |                                     | ps_2/ps2/SR[0]                 |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                     | del/REG_Divider[2]_i_2_n_0          | del/REG_Divider[2]_i_1_n_0     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     | ps_2/dc/E[0]                        | ps_2/dc/enter_release_reg_0[0] |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                     | ps_2/ps2/scan_code0                 |                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                     | del/REG_partial[0]_i_1_n_0          |                                |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                     | del/REG_i[0]_i_2_n_0                | del/REG_i[0]_i_1_n_0           |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                     |                                     |                                |               13 |             34 |         2.62 |
+------------------------------------+-------------------------------------+--------------------------------+------------------+----------------+--------------+


