

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:35:48 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   26|  67841|   26|  67841|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_updateBuffer_fu_142          |updateBuffer          |    6|  231|    6|  231|   none  |
        |grp_calculateConvolution_fu_156  |calculateConvolution  |    7|  421|    7|  421|   none  |
        |grp_initializeBuffer_fu_166      |initializeBuffer      |    5|  221|    5|  221|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |               |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row   |   25|  67840| 25 ~ 6784 |          -|          -| 1 ~ 10 |    no    |
        | + Output_Col  |   17|   6560|  17 ~ 656 |          -|          -| 1 ~ 10 |    no    |
        +---------------+-----+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    306|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     984|   1194|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    170|
|Register         |        -|      -|     289|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1337|   1683|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |grp_calculateConvolution_fu_156  |calculateConvolution  |        0|      3|  409|  390|
    |grp_initializeBuffer_fu_166      |initializeBuffer      |        0|      1|  270|  344|
    |grp_updateBuffer_fu_142          |updateBuffer          |        0|      1|  305|  460|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |        0|      5|  984| 1194|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |buffer_U  |conv2D_buffer  |        0|  64|  13|    25|   32|     1|          800|
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |Total     |               |        0|  64|  13|    25|   32|     1|          800|
    +----------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |index_col_out_1_fu_235_p2  |     +    |      0|  0|  38|          31|           1|
    |index_row_out_1_fu_220_p2  |     +    |      0|  0|  38|           1|          31|
    |next_mul_fu_205_p2         |     +    |      0|  0|  45|           7|          38|
    |tmp_21_fu_189_p2           |     +    |      0|  0|  32|          32|           1|
    |tmp_28_fu_245_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_177_p2              |     +    |      0|  0|  32|          32|           1|
    |tmp_22_fu_195_p2           |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_183_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_23_fu_215_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_25_fu_230_p2           |   icmp   |      0|  0|  18|          32|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 306|         246|         215|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  41|          8|    1|          8|
    |buffer_address0        |  21|          4|    5|         20|
    |buffer_ce0             |  21|          4|    1|          4|
    |buffer_d0              |  15|          3|   32|         96|
    |buffer_we0             |  15|          3|    1|          3|
    |in_data_address0       |  15|          3|   14|         42|
    |in_data_ce0            |  15|          3|    1|          3|
    |index_col_out_reg_130  |   9|          2|   31|         62|
    |index_row_out_reg_107  |   9|          2|   31|         62|
    |phi_mul_reg_119        |   9|          2|   38|         76|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 170|         34|  155|        376|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |grp_calculateConvolution_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |grp_initializeBuffer_fu_166_ap_start_reg      |   1|   0|    1|          0|
    |grp_updateBuffer_fu_142_ap_start_reg          |   1|   0|    1|          0|
    |index_col_out_1_reg_305                       |  31|   0|   31|          0|
    |index_col_out_reg_130                         |  31|   0|   31|          0|
    |index_row_out_1_reg_297                       |  31|   0|   31|          0|
    |index_row_out_reg_107                         |  31|   0|   31|          0|
    |next_mul_reg_289                              |  38|   0|   38|          0|
    |phi_mul_reg_119                               |  38|   0|   38|          0|
    |tmp_22_reg_279                                |  32|   0|   32|          0|
    |tmp_29_reg_284                                |  15|   0|   15|          0|
    |tmp_s_reg_274                                 |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 289|   0|  289|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      conv2D     | return value |
|in_data_address0   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |     in_data     |     array    |
|out_data_address0  | out |   14|  ap_memory |     out_data    |     array    |
|out_data_ce0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_we0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_d0        | out |   32|  ap_memory |     out_data    |     array    |
|row_in             |  in |   32|   ap_none  |      row_in     |    scalar    |
|col_in             |  in |   32|   ap_none  |      col_in     |    scalar    |
|kernel_address0    | out |   10|  ap_memory |      kernel     |     array    |
|kernel_ce0         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_q0          |  in |   32|  ap_memory |      kernel     |     array    |
|kernel_size_row    |  in |   32|   ap_none  | kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  | kernel_size_col |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

