<stg><name>max_algorithmic</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:5  %din_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_2_read)

]]></Node>
<StgValue><ssdm name="din_2_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:6  %din_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_1_read)

]]></Node>
<StgValue><ssdm name="din_1_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:7  %din_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_0_read)

]]></Node>
<StgValue><ssdm name="din_0_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:8  %icmp_ln15 = icmp sgt i32 %din_1_read_1, %din_0_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch32:9  %select_ln15 = select i1 %icmp_ln15, i32 %din_1_read_1, i32 %din_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:10  %icmp_ln15_1 = icmp slt i32 %select_ln15, %din_2_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1">
<![CDATA[
branch32:11  %zext_ln15 = zext i1 %icmp_ln15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch32:12  %select_ln15_1 = select i1 %icmp_ln15_1, i2 -2, i2 %zext_ln15

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:4  %din_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_3_read)

]]></Node>
<StgValue><ssdm name="din_3_read_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="2">
<![CDATA[
branch32:13  %zext_ln15_1 = zext i2 %select_ln15_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch32:14  %phi_ln15_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i3 %zext_ln15_1)

]]></Node>
<StgValue><ssdm name="phi_ln15_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:15  %icmp_ln15_2 = icmp slt i32 %phi_ln15_1, %din_3_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch32:16  %select_ln15_2 = select i1 %icmp_ln15_2, i2 -1, i2 %select_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="2">
<![CDATA[
branch32:17  %zext_ln15_2 = zext i2 %select_ln15_2 to i3

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch32:18  %phi_ln15_2 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i3 %zext_ln15_2)

]]></Node>
<StgValue><ssdm name="phi_ln15_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:2  %din_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_5_read)

]]></Node>
<StgValue><ssdm name="din_5_read_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:3  %din_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_4_read)

]]></Node>
<StgValue><ssdm name="din_4_read_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:19  %icmp_ln15_3 = icmp slt i32 %phi_ln15_2, %din_4_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15_3"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch32:20  %select_ln14_1 = select i1 %icmp_ln15_3, i3 -4, i3 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch32:21  %phi_ln15_3 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_4_read_1, i32 %din_4_read_1, i32 %din_4_read_1, i3 %select_ln14_1)

]]></Node>
<StgValue><ssdm name="phi_ln15_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:22  %icmp_ln15_4 = icmp slt i32 %phi_ln15_3, %din_5_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:1  %din_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_6_read)

]]></Node>
<StgValue><ssdm name="din_6_read_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch32:23  %select_ln14_2 = select i1 %icmp_ln15_4, i3 -3, i3 %select_ln14_1

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch32:24  %phi_ln15_4 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_5_read_1, i32 %din_5_read_1, i32 %din_5_read_1, i3 %select_ln14_2)

]]></Node>
<StgValue><ssdm name="phi_ln15_4"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:25  %icmp_ln15_5 = icmp slt i32 %phi_ln15_4, %din_6_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15_5"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch32:26  %select_ln15_3 = select i1 %icmp_ln15_5, i3 -2, i3 %select_ln14_2

]]></Node>
<StgValue><ssdm name="select_ln15_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:0  %din_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_7_read)

]]></Node>
<StgValue><ssdm name="din_7_read_1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch32:27  %phi_ln15_5 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_5_read_1, i32 %din_6_read_1, i32 %din_6_read_1, i3 %select_ln15_3)

]]></Node>
<StgValue><ssdm name="phi_ln15_5"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:28  %icmp_ln15_6 = icmp slt i32 %phi_ln15_5, %din_7_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln15_6"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch32:29  %select_ln14 = select i1 %icmp_ln15_6, i3 -1, i3 %select_ln15_3

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
branch32:30  %tmp = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_5_read_1, i32 %din_6_read_1, i32 %din_7_read_1, i3 %select_ln14)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32">
<![CDATA[
branch32:31  ret i32 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
