{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678594344653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678594344654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 22:12:24 2023 " "Processing started: Sat Mar 11 22:12:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678594344654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594344654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Velocidades -c Velocidades " "Command: quartus_map --read_settings_files=on --write_settings_files=off Velocidades -c Velocidades" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594344654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678594344956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678594344956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacion.v 1 1 " "Found 1 design units, including 1 entities, in source file operacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Operacion " "Found entity 1: Operacion" {  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678594352193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594352193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacion2.v 1 1 " "Found 1 design units, including 1 entities, in source file operacion2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Operacion2 " "Found entity 1: Operacion2" {  } { { "Operacion2.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678594352194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594352194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Operacion " "Elaborating entity \"Operacion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678594352230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Operacion.v(12) " "Verilog HDL assignment warning at Operacion.v(12): truncated value with size 32 to match size of target (8)" {  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678594352272 "|Operacion"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Operacion.v" "Mult0" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594352476 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "Operacion.v" "Mult2" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594352476 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Operacion.v" "Mult1" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594352476 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678594352476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678594353000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353000 ""}  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678594353000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_9js.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678594353162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594353162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678594353330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353330 ""}  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678594353330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mks " "Found entity 1: mult_mks" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678594353366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594353366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678594353462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678594353462 ""}  } { { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678594353462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678594353498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594353498 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le3a\[8\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353665 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[7\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353665 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[3\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353665 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_9js.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353665 "|Operacion|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1678594353665 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1678594353665 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le3a\[7\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le3a\[7\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le3a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[8\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[7\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[6\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[5\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[6\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[5\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le5a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_mks.tdf" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Operacion.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/Operacion.v" 12 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594353666 "|Operacion|lpm_mult:Mult2|mult_mks:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1678594353666 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1678594353666 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "83 " "Ignored 83 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1678594353863 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "75 " "Ignored 75 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1678594353863 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1678594353863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678594353945 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_mks:auto_generated\|le3a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_mks:auto_generated\|le3a\[1\]\"" {  } { { "db/mult_mks.tdf" "le3a\[1\]" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594354265 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_mks:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_mks.tdf" "le5a\[1\]" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_mks.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594354265 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_9js:auto_generated\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_9js:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_9js.tdf" "le3a\[5\]" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_9js.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594354265 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_9js.tdf" "le5a\[3\]" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica operaciones/db/mult_9js.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678594354265 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1678594354265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678594354417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678594354417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678594354479 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678594354479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678594354479 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1678594354479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678594354479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678594354501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 22:12:34 2023 " "Processing ended: Sat Mar 11 22:12:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678594354501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678594354501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678594354501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678594354501 ""}
