<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\08_Functional_Timing\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/08_Functional_Timing/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="OTN_Frame_Pulse_Interface_4hoqq7n2o" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="topic:1;2:129">
  <title id="OTN_Frame_Pulse_Interface_0gl03eszc" class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="title:1;3:51">OTN
  Frame Pulse Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="body:1;6:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:1;7:8">Waveforms for the multiplexed interface for the OTN
    FP and MFP events are shown in <xref href="#OTN_Frame_Pulse_Interface_4hoqq7n2o/Waveforms_for_the_Proposed_Multiplexed_O_5hoqq7n2o" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="xref:1;8:138" type="fig"><?ditaot gentext?>Figure 1</xref>.
    This 11-pin interface multiplexes all <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:1;9:82">24</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:2;9:114">12</ph>(or fewer) Tx and Rx FP/MFP onto one 125 MHz
    interface and will allow an FPGA to derive the time that any one of these
    FPs/MFPs occurred in the device.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:2;13:8">This interface operates on a multiplexing calendar
    with a period of 64 channels, requiring 64 OTN_FP_CLK cycles to traverse
    the calendar. Only <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:3;15:63">24</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:4;15:95">12</ph> of these cycles will be populated as there
    are only <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:5;16:53">24</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:6;16:85">12</ph> FP/MFP events.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:3;18:8">The OTN Frame Pulse Interface device pins are
    updated at a 125 MHz rate. However, the internal FP/MFP signals are
    sampled at 250 MHz. It follows that the units of OTN_FP_TIME_OFFSET[6:0]
    are in units of 4 ns. The 250 MHz sampling clock frequency was chosen
    because its period is 4 ns, an integer modulo-2 value. This clock
    satisfies the required timestamping uncertainty limits and simplifies the
    implementation of any required mathematical functions in the FPGA. The 64
    x 8 ns = 512 ns OTN Frame Pulse Interface cycle time is also small enough
    that not more than one FP event will occur within one calendar cycle (OTU4
    FP occurs once every 1168 ns).</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:4;29:32">If faster frame rates (e.g.,
    for OTU5) are to be multiplexed onto this interface, then the 125 MHz
    OTN_FP_CLK could be increased and/or the size of the multiplexing calendar
    can be decreased to reduce the calendar cycle time.</p>

    <fig id="Waveforms_for_the_Proposed_Multiplexed_O_5hoqq7n2o" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="fig:1;34:66">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="title:2;35:14">Waveforms for the Multiplexed OTN FP/MFP
      Interface</title>

      <image href="../Graphics/waveforms_for_mulitplexed_OTN_FP_MFP_Interface_g5.tif" placement="break" width="570" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="image:1;38:118"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:5;41:8">In <xref href="#OTN_Frame_Pulse_Interface_4hoqq7n2o/Waveforms_for_the_Proposed_Multiplexed_O_5hoqq7n2o" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="xref:2;41:113" type="fig"><?ditaot gentext?>Figure 1</xref>,
    OTN_FP_EVNT rises in clock cycle 2 and again in clock cycle 13. This
    repetition period of OTN_FP_EVNT is 64 clock cycles (note the time break
    in clock cycle 11 in the waveform), allowing all <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:7;44:93">24</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:8;44:125">12</ph>
    of the channels’ FP/MFP events to be time-division-multiplexed onto this
    interface.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:6;48:8">OTN_FP_EVNT should be used as the timestamping event
    by the external FPGA. The actual time of an individual channel’s FP/MFP
    events is then given, by this interface, at or after the following
    OTN_FP_EVNT’s rising edge.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:7;53:8">Some examples are given below, with reference to
    <xref href="#OTN_Frame_Pulse_Interface_4hoqq7n2o/Waveforms_for_the_Proposed_Multiplexed_O_5hoqq7n2o" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="xref:3;54:107" type="fig"><?ditaot gentext?>Figure 1</xref>:</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:8;56:8">For Channel 0:</p>

    <ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ol:1;58:9">
      <li id="d1e313" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:1;59:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:9;59:26">The first
      OTN_FP_EVNT occurs on clock cycle 2. The FPGA timestamps this
      event.</p></li>

      <li id="d1e319" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:2;63:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:10;63:26">The internal
      OTN_FP event for channel 0 is asserted in (internal) 250 MHz clock cycle
      2 and sampled by the internal 250 MHz OTN_FP_CLK when offset_count =
      0.</p></li>

      <li id="d1e325" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:3;68:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:11;68:26">The
      offset_count that channel 0’s OTN_FP occurred is given out on the
      interface after the next OTN_FP_EVNT rising edge when channel 0’s turn
      on the multiplexed bus occurs (when channel # = 0, at clock cycle 13).
      In this case, channel 0’s OTN_FP occurred at offset_count = 0.</p></li>

      <li id="d1e331" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:4;74:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:12;74:26">The next
      OTN_FP_EVNT occurs on clock cycle 13. The FPGA timestamps this
      event.</p></li>

      <li id="d1e337" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:5;78:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:13;78:26">OTN_FP_VAL is
      set to logic 1 in clock cycle 13 to indicate that channel 0’s FP event
      occurred in the previous multiplexing calendar period. This indicates
      that the value on OTN_FP_TIME_OFFSET is valid.</p></li>

      <li id="d1e344" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:6;83:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:14;83:26">OTN_MFP_VAL is
      set to logic 0 in clock cycle 13 to indicate that channel 0’s MFP event
      did not occurred in the previous multiplexing calendar period.</p></li>

      <li id="d1e350" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:7;87:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:15;87:26">OTN_FP_TIME_OFFSET is set to the offset_count value
      (0) when the OTN_FP event was detected in the previous multiplexing
      calendar period. The uncertainty of this value, given the 250 MHz
      sampling clock, is ±2 ns.</p></li>

      <li id="d1e356" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:8;92:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:16;92:26">The FPGA will
      calculate the result of ((OTN_FP_TIME_OFFSET – 140 <ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ph:9;93:86">Note: 128 + TBD number of top level pipeline
      delays</ph>) * 4 ns) and add this (always negative) result to the
      timestamp value captured by the FPGA's TIMESTAMPER, which is the time
      that the most recent OTN_FP_EVNT event occurred. This sum is the time of
      channel 0’s FP event.</p></li>
    </ol>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:17;100:8">Channel 1:</p>

    <ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ol:2;102:9">
      <li id="d1e369" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:9;103:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:18;103:26">The first
      OTN_FP_EVNT occurs on clock cycle 2. The FPGA timestamps this
      event.</p></li>

      <li id="d1e375" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:10;107:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:19;107:26">The internal
      OTN_FP event for channel 1 is asserted in (internal) 250 MHz clock cycle
      9 and sampled by the internal 250 MHz OTN_FP_CLK when offset_count =
      7.</p></li>

      <li id="d1e381" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:11;112:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:20;112:26">The
      offset_count that channel 1’s OTN_FP occurred is given out on the
      interface after the next OTN_FP_EVNT rising edge when channel 1’s turn
      on the multiplexed bus occurs (when channel # = 1, at clock cycle 14).
      In this case, channel 1’s OTN_FP occurred at offset_count = 7.</p></li>

      <li id="d1e387" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:12;118:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:21;118:26">The next
      OTN_FP_EVNT occurs on clock cycle 13. The FPGA timestamps this
      event.</p></li>

      <li id="d1e393" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:13;122:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:22;122:26">OTN_FP_VAL is
      set to logic 1 in clock cycle 14 to indicate that channel 1’s FP event
      occurred in the previous multiplexing calendar period. This indicates
      that the value on OTN_FP_TIME_OFFSET is valid.</p></li>

      <li id="d1e400" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:14;127:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:23;127:26">OTN_MFP_VAL is
      set to logic 0 in clock cycle 14 to indicate that channel 1’s MFP event
      did not occurred in the previous multiplexing calendar period.</p></li>

      <li id="d1e406" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:15;131:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:24;131:26">OTN_FP_TIME_OFFSET is set to the offset_count value
      (7) when the OTN_FP event was detected in the previous multiplexing
      calendar period. The uncertainty of this value, given the 250 MHz
      sampling clock, is ±2 ns.</p></li>

      <li id="d1e412" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:16;136:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:25;136:26">The FPGA will
      calculate the result of ((OTN_FP_TIME_OFFSET – 140) * 4 ns) and add this
      (always negative) result to the timestamp value captured by the
      TIMESTAMPER, which is the time that the most recent OTN_FP_EVNT event
      occurred. This sum is the time of channel 1’s FP event.</p></li>
    </ol>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:26;143:8">Channel 6:</p>

    <ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ol:3;145:9">
      <li id="d1e424" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:17;146:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:27;146:26">The first
      OTN_FP_EVNT occurs on clock cycle 2. The FPGA timestamps this
      event.</p></li>

      <li id="d1e430" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:18;150:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:28;150:26">The internal
      OTN_FP and OTN_MFP events for channel 6 are asserted in (internal) 250
      Mhz clock cycle 5 and sampled by the internal 250 MHz OTN_FP_CLK when
      offset_count = 3.</p></li>

      <li id="d1e436" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:19;155:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:29;155:26">The
      offset_count that channel 6’s OTN_FP and OTN_MFP occurred is given out
      on the interface after the next OTN_FP_EVNT rising edge when channel 6’s
      turn on the multiplexed bus occurs (when channel # = 6, at clock cycle
      19). In this case, channel 6’s OTN_FP/MFP occurred at offset_count =
      3.</p></li>

      <li id="d1e442" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:20;162:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:30;162:26">The next
      OTN_FP_EVNT occurs on clock cycle 13. The FPGA timestamps this
      event.</p></li>

      <li id="d1e448" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:21;166:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:31;166:26">OTN_FP_VAL is
      set to logic 1 in clock cycle 19 to indicate that channel 6’s FP event
      occurred in the previous multiplexing calendar period. This indicates
      that the value on OTN_FP_TIME_OFFSET is valid.</p></li>

      <li id="d1e455" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:22;171:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:32;171:26">OTN_MFP_VAL is
      set to logic 1 in clock cycle 19 to indicate that channel 6’s MFP event
      occurred in the previous multiplexing calendar period.</p></li>

      <li id="d1e461" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:23;175:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:33;175:26">OTN_FP_TIME_OFFSET is set to the offset_count value
      when the OTN_FP event was detected in the previous calendar period. The
      uncertainty of this value, given the 250 MHz sampling clock, is ±2
      ns.</p></li>

      <li id="d1e467" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:24;180:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:34;180:26">The FPGA will
      calculate the result of ((OTN_FP_TIME_OFFSET – 140) * 4 ns) and add this
      (always negative) result to the timestamp value captured by the
      TIMESTAMPER, which is the time that the most recent OTN_FP_EVNT event
      occurred. This sum is the time of channel 6’s FP event.</p></li>
    </ol>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:35;187:8">All Other Channels:</p>

    <ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="ol:4;189:9">
      <li id="d1e479" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:25;190:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:36;190:26">The first
      OTN_FP_EVNT occurs on clock cycle 2. The FPGA timestamps this
      event.</p></li>

      <li id="d1e485" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:26;194:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:37;194:26">The internal
      OTN_FP and OTN_MFP events remain at logic 0 for all these channels
      because no FP or MFP event occurred.</p></li>

      <li id="d1e491" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:27;198:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:38;198:26">The next
      OTN_FP_EVNT occurs on clock cycle 13. The FPGA timestamps this
      event.</p></li>

      <li id="d1e497" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:28;202:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:39;202:26">OTN_FP_VAL is
      set to logic 0 during the cycles corresponding to these channels. This
      indicates that the value on OTN_FP_TIME_OFFSET is not valid because no
      FP event occurred in the previous multiplexing calendar period.</p></li>

      <li id="d1e503" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:29;207:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:40;207:26">OTN_MFP_VAL is
      set to logic 0 during the cycles corresponding to these channels. This
      indicates that the value on OTN_FP_TIME_OFFSET is not valid because no
      MFP event occurred in the previous multiplexing calendar
      period.</p></li>

      <li id="d1e510" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="li:30;213:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\OTN_Frame_Pulse_Interface_4hoqq7n2o.xml" xtrc="p:41;213:26">The FPGA will
      not register the occurrence of an FP or MFP for these channels.</p></li>
    </ol>
  </body>
</topic>