# Summary

- [Welcome](./welcome.md)

<!-- ---

- [Installation](./installation.md) -->

---

- [Resources](./resources.md)
    - [Verilog](./verilog_resources/about.md)
        - [Data Types](./verilog_resources/data_types.md)
        - [Building Blocks](./verilog_resources/building_blocks.md)
        - [Blocking vs Non-blocking](./verilog_resources/blocking_nonblocking.md)
        - [Parameters](./verilog_resources/param_localparam.md)
        - [Conditional Statements](./verilog_resources/conditional_statement.md)

    <!-- - [Digital Circuits](./digital_circuits/about.md)
        - [ALU](./digital_circuits/alu.md) -->
