#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000242025c6e10 .scope module, "d_latch_1b" "d_latch_1b" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "q";
o00000242025c6fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024202593160_0 .net "d", 0 0, o00000242025c6fa8;  0 drivers
o00000242025c6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024202593380_0 .net "en", 0 0, o00000242025c6fd8;  0 drivers
v0000024202592e90_0 .var "q", 0 0;
E_00000242025c4cd0 .event anyedge, v0000024202593160_0, v0000024202593380_0;
    .scope S_00000242025c6e10;
T_0 ;
    %wait E_00000242025c4cd0;
    %load/vec4 v0000024202593380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000024202593160_0;
    %assign/vec4 v0000024202592e90_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d_latch_1b.v";
