// Seed: 1413700793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12
);
  logic [-1 : (  -1  )] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
