{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683263351374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683263351375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 23:09:11 2023 " "Processing started: Thu May 04 23:09:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683263351375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683263351375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683263351375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683263351856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683263351856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/vga_clk.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362728 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" unidad_control_tb.sv(57) " "Verilog HDL syntax error at unidad_control_tb.sv(57) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "unidad_control_tb.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control_tb.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1683263362730 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "unidad_control_tb unidad_control_tb.sv(2) " "Ignored design unit \"unidad_control_tb\" at unidad_control_tb.sv(2) due to previous errors" {  } { { "unidad_control_tb.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control_tb.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1683263362731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file unidad_control_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_reg_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_reg_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_reg_write " "Found entity 1: senal_reg_write" {  } { { "senal_reg_write.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_reg_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_reg_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_reg_src " "Found entity 1: senal_reg_src" {  } { { "senal_reg_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_mem_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_mem_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_mem_write " "Found entity 1: senal_mem_write" {  } { { "senal_mem_write.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_mem_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_mem_to_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_mem_to_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_mem_to_reg " "Found entity 1: senal_mem_to_reg" {  } { { "senal_mem_to_reg.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_mem_to_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_imm_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_imm_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_imm_src " "Found entity 1: senal_imm_src" {  } { { "senal_imm_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_imm_src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_alu_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_alu_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_ALU_src " "Found entity 1: senal_ALU_src" {  } { { "senal_ALU_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_ALU_src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_ALU_control " "Found entity 1: senal_ALU_control" {  } { { "senal_ALU_control.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_ALU_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_deco " "Found entity 1: main_deco" {  } { { "main_deco.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_cond.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_cond.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_cond " "Found entity 1: logica_cond" {  } { { "logica_cond.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/logica_cond.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362788 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendImmediate.sv(17) " "Verilog HDL warning at ExtendImmediate.sv(17): extended using \"x\" or \"z\"" {  } { { "ExtendImmediate.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ExtendImmediate.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1683263362792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendimmediate.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendimmediate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendImmediate " "Found entity 1: ExtendImmediate" {  } { { "ExtendImmediate.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ExtendImmediate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_deco " "Found entity 1: ALU_deco" {  } { { "ALU_deco.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263362813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263362813 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683263362855 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 23:09:22 2023 " "Processing ended: Thu May 04 23:09:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683263362855 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683263362855 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683263362855 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683263362855 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683263363457 ""}
