<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3666" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3666{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3666{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3666{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3666{left:95px;bottom:1088px;}
#t5_3666{left:121px;bottom:1088px;letter-spacing:-0.22px;word-spacing:-0.32px;}
#t6_3666{left:95px;bottom:1063px;}
#t7_3666{left:121px;bottom:1063px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#t8_3666{left:95px;bottom:1039px;}
#t9_3666{left:121px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ta_3666{left:69px;bottom:1012px;}
#tb_3666{left:95px;bottom:1016px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_3666{left:69px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3666{left:69px;bottom:950px;letter-spacing:-0.32px;word-spacing:0.37px;}
#te_3666{left:281px;bottom:913px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tf_3666{left:377px;bottom:913px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tg_3666{left:69px;bottom:768px;letter-spacing:0.14px;}
#th_3666{left:151px;bottom:768px;letter-spacing:0.18px;word-spacing:0.01px;}
#ti_3666{left:69px;bottom:744px;letter-spacing:-0.19px;word-spacing:-0.35px;}
#tj_3666{left:69px;bottom:391px;letter-spacing:0.14px;}
#tk_3666{left:151px;bottom:391px;letter-spacing:0.16px;word-spacing:0.01px;}
#tl_3666{left:69px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3666{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3666{left:69px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_3666{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#tp_3666{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tq_3666{left:69px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3666{left:69px;bottom:258px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ts_3666{left:69px;bottom:241px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tt_3666{left:69px;bottom:224px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tu_3666{left:69px;bottom:208px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#tv_3666{left:69px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_3666{left:69px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3666{left:76px;bottom:875px;letter-spacing:-0.13px;}
#ty_3666{left:339px;bottom:875px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tz_3666{left:596px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t10_3666{left:76px;bottom:852px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t11_3666{left:339px;bottom:852px;letter-spacing:-0.19px;}
#t12_3666{left:596px;bottom:852px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_3666{left:345px;bottom:686px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t14_3666{left:444px;bottom:686px;letter-spacing:0.15px;}
#t15_3666{left:74px;bottom:666px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t16_3666{left:194px;bottom:666px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t17_3666{left:275px;bottom:666px;letter-spacing:-0.14px;}
#t18_3666{left:338px;bottom:666px;letter-spacing:-0.13px;}
#t19_3666{left:74px;bottom:643px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1a_3666{left:74px;bottom:628px;letter-spacing:-0.12px;}
#t1b_3666{left:195px;bottom:643px;letter-spacing:-0.1px;}
#t1c_3666{left:275px;bottom:643px;letter-spacing:-0.11px;}
#t1d_3666{left:338px;bottom:643px;letter-spacing:-0.11px;}
#t1e_3666{left:74px;bottom:605px;letter-spacing:-0.14px;}
#t1f_3666{left:195px;bottom:605px;letter-spacing:-0.14px;}
#t1g_3666{left:275px;bottom:605px;letter-spacing:-0.14px;}
#t1h_3666{left:338px;bottom:605px;letter-spacing:-0.13px;}
#t1i_3666{left:74px;bottom:582px;letter-spacing:-0.16px;}
#t1j_3666{left:195px;bottom:582px;letter-spacing:-0.16px;}
#t1k_3666{left:275px;bottom:582px;letter-spacing:-0.12px;}
#t1l_3666{left:338px;bottom:582px;letter-spacing:-0.12px;}
#t1m_3666{left:338px;bottom:565px;letter-spacing:-0.12px;}
#t1n_3666{left:338px;bottom:548px;letter-spacing:-0.11px;}
#t1o_3666{left:575px;bottom:548px;letter-spacing:-0.17px;}
#t1p_3666{left:392px;bottom:532px;letter-spacing:-0.12px;}
#t1q_3666{left:74px;bottom:509px;letter-spacing:-0.15px;}
#t1r_3666{left:195px;bottom:509px;letter-spacing:-0.12px;}
#t1s_3666{left:275px;bottom:509px;letter-spacing:-0.13px;}
#t1t_3666{left:338px;bottom:509px;letter-spacing:-0.11px;}
#t1u_3666{left:74px;bottom:486px;letter-spacing:-0.16px;}
#t1v_3666{left:195px;bottom:486px;letter-spacing:-0.12px;}
#t1w_3666{left:275px;bottom:486px;letter-spacing:-0.13px;}
#t1x_3666{left:338px;bottom:486px;letter-spacing:-0.11px;}
#t1y_3666{left:338px;bottom:469px;letter-spacing:-0.11px;}
#t1z_3666{left:338px;bottom:452px;letter-spacing:-0.11px;}

.s1_3666{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3666{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3666{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3666{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3666{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3666{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3666{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3666{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3666" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3666Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3666" style="-webkit-user-select: none;"><object width="935" height="1210" data="3666/3666.svg" type="image/svg+xml" id="pdf3666" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3666" class="t s1_3666">18-34 </span><span id="t2_3666" class="t s1_3666">Vol. 3B </span>
<span id="t3_3666" class="t s2_3666">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3666" class="t s3_3666">— </span><span id="t5_3666" class="t s3_3666">MSR_LASTBRANCH_x_FROM_IP, the layout is simplified, see Table 18-9. </span>
<span id="t6_3666" class="t s3_3666">— </span><span id="t7_3666" class="t s3_3666">MSR_LASTBRANCH_x_TO_IP, the layout is the same as Table 18-9. </span>
<span id="t8_3666" class="t s3_3666">— </span><span id="t9_3666" class="t s3_3666">MSR_LBR_INFO_x, stores branch prediction flag, TSX info, and elapsed cycle data. </span>
<span id="ta_3666" class="t s4_3666">• </span><span id="tb_3666" class="t s3_3666">Size of LBR stack increased to 32. </span>
<span id="tc_3666" class="t s3_3666">Processors based on the Skylake microarchitecture supports the same LBR filtering capabilities as described in </span>
<span id="td_3666" class="t s3_3666">Table 18-13. </span>
<span id="te_3666" class="t s5_3666">Table 18-15. </span><span id="tf_3666" class="t s5_3666">LBR Stack Size and TOS Pointer Range </span>
<span id="tg_3666" class="t s6_3666">18.12.1 </span><span id="th_3666" class="t s6_3666">MSR_LBR_INFO_x MSR </span>
<span id="ti_3666" class="t s3_3666">The layout of each MSR_LBR_INFO_x MSR is shown in Table 18-16. </span>
<span id="tj_3666" class="t s6_3666">18.12.2 </span><span id="tk_3666" class="t s6_3666">Streamlined Freeze_LBRs_On_PMI Operation </span>
<span id="tl_3666" class="t s3_3666">The FREEZE_LBRS_ON_PMI feature causes the LBRs to be frozen on a hardware request for a PMI. This prevents </span>
<span id="tm_3666" class="t s3_3666">the LBRs from being overwritten by new branches, allowing the PMI handler to examine the control flow that </span>
<span id="tn_3666" class="t s3_3666">preceded the PMI generation. Architectural performance monitoring version 4 and above supports a streamlined </span>
<span id="to_3666" class="t s3_3666">FREEZE_LBRs_ON_PMI operation for PMI service routine that replaces the legacy FREEZE_LBRs_ON_PMI operation </span>
<span id="tp_3666" class="t s3_3666">(see Section 18.4.7). </span>
<span id="tq_3666" class="t s3_3666">While the legacy FREEZE_LBRS_ON_PMI clear the LBR bit in the IA32_DEBUGCTL MSR on a PMI request, the </span>
<span id="tr_3666" class="t s3_3666">streamlined FREEZE_LBRS_ON_PMI will set the LBR_FRZ bit in IA32_PERF_GLOBAL_STATUS. Branches will not </span>
<span id="ts_3666" class="t s3_3666">cause the LBRs to be updated when LBR_FRZ is set. Software can clear LBR_FRZ at the same time as it clears over- </span>
<span id="tt_3666" class="t s3_3666">flow bits by setting the LBR_FRZ bit as well as the needed overflow bit when writing to IA32_PERF_GLOBAL_STA- </span>
<span id="tu_3666" class="t s3_3666">TUS_RESET MSR. </span>
<span id="tv_3666" class="t s3_3666">This streamlined behavior avoids race conditions between software and processor writes to IA32_DEBUGCTL that </span>
<span id="tw_3666" class="t s3_3666">are possible with FREEZE_LBRS_ON_PMI clearing of the LBR enable. </span>
<span id="tx_3666" class="t s7_3666">DisplayFamily_DisplayModel </span><span id="ty_3666" class="t s7_3666">Size of LBR Stack </span><span id="tz_3666" class="t s7_3666">Range of TOS Pointer </span>
<span id="t10_3666" class="t s7_3666">06_4EH, 06_5EH </span><span id="t11_3666" class="t s8_3666">32 </span><span id="t12_3666" class="t s8_3666">0 to 31 </span>
<span id="t13_3666" class="t s5_3666">Table 18-16. </span><span id="t14_3666" class="t s5_3666">MSR_LBR_INFO_x </span>
<span id="t15_3666" class="t s7_3666">Bit Field </span><span id="t16_3666" class="t s7_3666">Bit Offset </span><span id="t17_3666" class="t s7_3666">Access </span><span id="t18_3666" class="t s7_3666">Description </span>
<span id="t19_3666" class="t s7_3666">Cycle Count </span>
<span id="t1a_3666" class="t s7_3666">(saturating) </span>
<span id="t1b_3666" class="t s8_3666">15:0 </span><span id="t1c_3666" class="t s8_3666">R/W </span><span id="t1d_3666" class="t s8_3666">Elapsed core clocks since last update to the LBR stack. </span>
<span id="t1e_3666" class="t s7_3666">Reserved </span><span id="t1f_3666" class="t s8_3666">60:16 </span><span id="t1g_3666" class="t s8_3666">R/W </span><span id="t1h_3666" class="t s8_3666">Reserved </span>
<span id="t1i_3666" class="t s7_3666">TSX_ABORT </span><span id="t1j_3666" class="t s8_3666">61 </span><span id="t1k_3666" class="t s8_3666">R/W </span><span id="t1l_3666" class="t s8_3666">When set, indicates a TSX Abort entry </span>
<span id="t1m_3666" class="t s8_3666">LBR_FROM: EIP at the time of the TSX Abort </span>
<span id="t1n_3666" class="t s8_3666">LBR_TO: EIP of the start of HLE region </span><span id="t1o_3666" class="t s8_3666">OR </span>
<span id="t1p_3666" class="t s8_3666">EIP of the RTM Abort Handler </span>
<span id="t1q_3666" class="t s7_3666">IN_TSX </span><span id="t1r_3666" class="t s8_3666">62 </span><span id="t1s_3666" class="t s8_3666">R/W </span><span id="t1t_3666" class="t s8_3666">When set, indicates the entry occurred in a TSX region. </span>
<span id="t1u_3666" class="t s7_3666">MISPRED </span><span id="t1v_3666" class="t s8_3666">63 </span><span id="t1w_3666" class="t s8_3666">R/W </span><span id="t1x_3666" class="t s8_3666">When set, indicates either the target of the branch was mispredicted and/or the </span>
<span id="t1y_3666" class="t s8_3666">direction (taken/non-taken) was mispredicted; otherwise, the target branch was </span>
<span id="t1z_3666" class="t s8_3666">predicted. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
