# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"AXI_TOP_TEST_func_synth.v" \
"../../../../../AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" \

# Do not sort compile order
nosort
