{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 10:05:21 2015 " "Info: Processing started: Mon Apr 27 10:05:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Receive_Port EP2C15AF256C7 " "Info: Selected device EP2C15AF256C7 for design \"Receive_Port\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Info: Device EP2C8F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C7 " "Info: Device EP2C20F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 92 " "Critical Warning: No exact pin location assignment(s) for 92 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[0\] " "Info: Pin length_buffer_out_11bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[1\] " "Info: Pin length_buffer_out_11bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[2\] " "Info: Pin length_buffer_out_11bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[3\] " "Info: Pin length_buffer_out_11bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[4\] " "Info: Pin length_buffer_out_11bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[5\] " "Info: Pin length_buffer_out_11bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[6\] " "Info: Pin length_buffer_out_11bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[7\] " "Info: Pin length_buffer_out_11bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[8\] " "Info: Pin length_buffer_out_11bit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[8] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[9\] " "Info: Pin length_buffer_out_11bit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[9] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[10\] " "Info: Pin length_buffer_out_11bit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[10] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_valid_out " "Info: Pin frame_valid_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_valid_out } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_valid_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[0\] " "Info: Pin data_buffer_out_8bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[1\] " "Info: Pin data_buffer_out_8bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[2\] " "Info: Pin data_buffer_out_8bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[3\] " "Info: Pin data_buffer_out_8bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[4\] " "Info: Pin data_buffer_out_8bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[5\] " "Info: Pin data_buffer_out_8bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[6\] " "Info: Pin data_buffer_out_8bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[7\] " "Info: Pin data_buffer_out_8bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[0\] " "Info: Pin frame_to_monitoring\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[1\] " "Info: Pin frame_to_monitoring\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[2\] " "Info: Pin frame_to_monitoring\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[3\] " "Info: Pin frame_to_monitoring\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[4\] " "Info: Pin frame_to_monitoring\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[5\] " "Info: Pin frame_to_monitoring\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[6\] " "Info: Pin frame_to_monitoring\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[7\] " "Info: Pin frame_to_monitoring\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[8\] " "Info: Pin frame_to_monitoring\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[8] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[9\] " "Info: Pin frame_to_monitoring\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[9] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[10\] " "Info: Pin frame_to_monitoring\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[10] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[11\] " "Info: Pin frame_to_monitoring\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[11] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_available_monitoring " "Info: Pin frame_available_monitoring not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_available_monitoring } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_available_monitoring } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_crc_rdv " "Info: Pin test_crc_rdv not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_crc_rdv } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_crc_rdv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[0\] " "Info: Pin test_length_value\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[1\] " "Info: Pin test_length_value\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[2\] " "Info: Pin test_length_value\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[3\] " "Info: Pin test_length_value\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[4\] " "Info: Pin test_length_value\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[5\] " "Info: Pin test_length_value\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[6\] " "Info: Pin test_length_value\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[7\] " "Info: Pin test_length_value\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[8\] " "Info: Pin test_length_value\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[8] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[9\] " "Info: Pin test_length_value\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[9] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[10\] " "Info: Pin test_length_value\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[10] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_valid " "Info: Pin test_length_valid not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_valid } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_we " "Info: Pin test_length_we not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_we } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_crc_crv " "Info: Pin test_crc_crv not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_crc_crv } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_crc_crv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_crc_cr " "Info: Pin test_crc_cr not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_crc_cr } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_crc_cr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_frame_valid " "Info: Pin test_frame_valid not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_frame_valid } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_frame_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[0\] " "Info: Pin test_input4bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[1\] " "Info: Pin test_input4bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[2\] " "Info: Pin test_input4bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[3\] " "Info: Pin test_input4bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[0\] " "Info: Pin test_sequence_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[1\] " "Info: Pin test_sequence_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[2\] " "Info: Pin test_sequence_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[3\] " "Info: Pin test_sequence_counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[4\] " "Info: Pin test_sequence_counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[5\] " "Info: Pin test_sequence_counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[6\] " "Info: Pin test_sequence_counter\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[7\] " "Info: Pin test_sequence_counter\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[8\] " "Info: Pin test_sequence_counter\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[8] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[0\] " "Info: Pin test_sequence_counter_fwd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[1\] " "Info: Pin test_sequence_counter_fwd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[2\] " "Info: Pin test_sequence_counter_fwd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[3\] " "Info: Pin test_sequence_counter_fwd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[4\] " "Info: Pin test_sequence_counter_fwd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[5\] " "Info: Pin test_sequence_counter_fwd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[6\] " "Info: Pin test_sequence_counter_fwd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[7\] " "Info: Pin test_sequence_counter_fwd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter_fwd\[8\] " "Info: Pin test_sequence_counter_fwd\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter_fwd[8] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter_fwd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_read_empty " "Info: Pin test_length_read_empty not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_read_empty } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_read_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data_read_empty " "Info: Pin test_data_read_empty not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_data_read_empty } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data_read_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_read_enable " "Info: Pin test_length_read_enable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_read_enable } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_read_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data_read_enable " "Info: Pin test_data_read_enable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_data_read_enable } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data_read_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[0\] " "Info: Pin test_length_buffer_output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[0] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[1\] " "Info: Pin test_length_buffer_output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[1] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[2\] " "Info: Pin test_length_buffer_output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[2] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[3\] " "Info: Pin test_length_buffer_output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[3] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[4\] " "Info: Pin test_length_buffer_output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[4] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[5\] " "Info: Pin test_length_buffer_output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[5] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[6\] " "Info: Pin test_length_buffer_output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[6] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[7\] " "Info: Pin test_length_buffer_output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[7] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[8\] " "Info: Pin test_length_buffer_output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[8] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[9\] " "Info: Pin test_length_buffer_output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[9] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[10\] " "Info: Pin test_length_buffer_output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[10] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_buffer_output\[11\] " "Info: Pin test_length_buffer_output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_buffer_output[11] } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_buffer_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_invalidBit " "Info: Pin test_sequence_invalidBit not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_invalidBit } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_invalidBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock50 " "Info: Pin clock50 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock50 } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock25 " "Info: Pin clock25 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock25 } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock25 } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50 (placed in PIN J1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node clock50 (placed in PIN J1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock50 } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0 " "Info: Destination node test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0  " "Info: Automatically promoted node test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\]  " "Info: Automatically promoted node test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 490 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\]  " "Info: Automatically promoted node test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "89 unused 3.3V 0 89 0 " "Info: Number of I/O pins in group: 89 (unused VREF, 3.3V VCCIO, 0 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 13 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.326 ns register register " "Info: Estimated most critical path is register to register delay of 5.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[3\] 1 REG LAB_X37_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y22; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.322 ns) 1.313 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~7 2 COMB LAB_X36_Y21 3 " "Info: 2: + IC(0.991 ns) + CELL(0.322 ns) = 1.313 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~7 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 1.989 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~9 3 COMB LAB_X36_Y21 3 " "Info: 3: + IC(0.131 ns) + CELL(0.545 ns) = 1.989 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~7 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~9 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 2.665 ns test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthBuffer_RE~0 4 COMB LAB_X36_Y21 31 " "Info: 4: + IC(0.354 ns) + CELL(0.322 ns) = 2.665 ns; Loc. = LAB_X36_Y21; Fanout = 31; COMB Node = 'test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthBuffer_RE~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~9 test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthBuffer_RE~0 } "NODE_NAME" } } { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 3.341 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|_~0 5 COMB LAB_X36_Y21 3 " "Info: 5: + IC(0.354 ns) + CELL(0.322 ns) = 3.341 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthBuffer_RE~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_lsh1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_lsh1.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.542 ns) 4.014 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|_~1 6 COMB LAB_X36_Y21 3 " "Info: 6: + IC(0.131 ns) + CELL(0.542 ns) = 4.014 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|_~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|_~1 } "NODE_NAME" } } { "db/dcfifo_lsh1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_lsh1.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.178 ns) 5.230 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|counter7a\[3\]~3 7 COMB LAB_X38_Y21 1 " "Info: 7: + IC(1.038 ns) + CELL(0.178 ns) = 5.230 ns; Loc. = LAB_X38_Y21; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|counter7a\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|_~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]~3 } "NODE_NAME" } } { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/a_graycounter_d86.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.326 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|counter7a\[3\] 8 REG LAB_X38_Y21 26 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 5.326 ns; Loc. = LAB_X38_Y21; Fanout = 26; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_lsh1:auto_generated\|a_graycounter_d86:rdptr_g1p\|counter7a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]~3 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3] } "NODE_NAME" } } { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/a_graycounter_d86.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.327 ns ( 43.69 % ) " "Info: Total cell delay = 2.327 ns ( 43.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.999 ns ( 56.31 % ) " "Info: Total interconnect delay = 2.999 ns ( 56.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~7 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~9 test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthBuffer_RE~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|_~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|_~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]~3 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "89 " "Warning: Found 89 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[0\] 0 " "Info: Pin \"length_buffer_out_11bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[1\] 0 " "Info: Pin \"length_buffer_out_11bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[2\] 0 " "Info: Pin \"length_buffer_out_11bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[3\] 0 " "Info: Pin \"length_buffer_out_11bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[4\] 0 " "Info: Pin \"length_buffer_out_11bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[5\] 0 " "Info: Pin \"length_buffer_out_11bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[6\] 0 " "Info: Pin \"length_buffer_out_11bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[7\] 0 " "Info: Pin \"length_buffer_out_11bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[8\] 0 " "Info: Pin \"length_buffer_out_11bit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[9\] 0 " "Info: Pin \"length_buffer_out_11bit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[10\] 0 " "Info: Pin \"length_buffer_out_11bit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_valid_out 0 " "Info: Pin \"frame_valid_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[0\] 0 " "Info: Pin \"data_buffer_out_8bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[1\] 0 " "Info: Pin \"data_buffer_out_8bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[2\] 0 " "Info: Pin \"data_buffer_out_8bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[3\] 0 " "Info: Pin \"data_buffer_out_8bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[4\] 0 " "Info: Pin \"data_buffer_out_8bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[5\] 0 " "Info: Pin \"data_buffer_out_8bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[6\] 0 " "Info: Pin \"data_buffer_out_8bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[7\] 0 " "Info: Pin \"data_buffer_out_8bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[0\] 0 " "Info: Pin \"frame_to_monitoring\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[1\] 0 " "Info: Pin \"frame_to_monitoring\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[2\] 0 " "Info: Pin \"frame_to_monitoring\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[3\] 0 " "Info: Pin \"frame_to_monitoring\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[4\] 0 " "Info: Pin \"frame_to_monitoring\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[5\] 0 " "Info: Pin \"frame_to_monitoring\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[6\] 0 " "Info: Pin \"frame_to_monitoring\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[7\] 0 " "Info: Pin \"frame_to_monitoring\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[8\] 0 " "Info: Pin \"frame_to_monitoring\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[9\] 0 " "Info: Pin \"frame_to_monitoring\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[10\] 0 " "Info: Pin \"frame_to_monitoring\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[11\] 0 " "Info: Pin \"frame_to_monitoring\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_available_monitoring 0 " "Info: Pin \"frame_available_monitoring\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_crc_rdv 0 " "Info: Pin \"test_crc_rdv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[0\] 0 " "Info: Pin \"test_length_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[1\] 0 " "Info: Pin \"test_length_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[2\] 0 " "Info: Pin \"test_length_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[3\] 0 " "Info: Pin \"test_length_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[4\] 0 " "Info: Pin \"test_length_value\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[5\] 0 " "Info: Pin \"test_length_value\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[6\] 0 " "Info: Pin \"test_length_value\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[7\] 0 " "Info: Pin \"test_length_value\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[8\] 0 " "Info: Pin \"test_length_value\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[9\] 0 " "Info: Pin \"test_length_value\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[10\] 0 " "Info: Pin \"test_length_value\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_valid 0 " "Info: Pin \"test_length_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_we 0 " "Info: Pin \"test_length_we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_crc_crv 0 " "Info: Pin \"test_crc_crv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_crc_cr 0 " "Info: Pin \"test_crc_cr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_frame_valid 0 " "Info: Pin \"test_frame_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[0\] 0 " "Info: Pin \"test_input4bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[1\] 0 " "Info: Pin \"test_input4bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[2\] 0 " "Info: Pin \"test_input4bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[3\] 0 " "Info: Pin \"test_input4bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[0\] 0 " "Info: Pin \"test_sequence_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[1\] 0 " "Info: Pin \"test_sequence_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[2\] 0 " "Info: Pin \"test_sequence_counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[3\] 0 " "Info: Pin \"test_sequence_counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[4\] 0 " "Info: Pin \"test_sequence_counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[5\] 0 " "Info: Pin \"test_sequence_counter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[6\] 0 " "Info: Pin \"test_sequence_counter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[7\] 0 " "Info: Pin \"test_sequence_counter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[8\] 0 " "Info: Pin \"test_sequence_counter\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[0\] 0 " "Info: Pin \"test_sequence_counter_fwd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[1\] 0 " "Info: Pin \"test_sequence_counter_fwd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[2\] 0 " "Info: Pin \"test_sequence_counter_fwd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[3\] 0 " "Info: Pin \"test_sequence_counter_fwd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[4\] 0 " "Info: Pin \"test_sequence_counter_fwd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[5\] 0 " "Info: Pin \"test_sequence_counter_fwd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[6\] 0 " "Info: Pin \"test_sequence_counter_fwd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[7\] 0 " "Info: Pin \"test_sequence_counter_fwd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter_fwd\[8\] 0 " "Info: Pin \"test_sequence_counter_fwd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_read_empty 0 " "Info: Pin \"test_length_read_empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_data_read_empty 0 " "Info: Pin \"test_data_read_empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_read_enable 0 " "Info: Pin \"test_length_read_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_data_read_enable 0 " "Info: Pin \"test_data_read_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[0\] 0 " "Info: Pin \"test_length_buffer_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[1\] 0 " "Info: Pin \"test_length_buffer_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[2\] 0 " "Info: Pin \"test_length_buffer_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[3\] 0 " "Info: Pin \"test_length_buffer_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[4\] 0 " "Info: Pin \"test_length_buffer_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[5\] 0 " "Info: Pin \"test_length_buffer_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[6\] 0 " "Info: Pin \"test_length_buffer_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[7\] 0 " "Info: Pin \"test_length_buffer_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[8\] 0 " "Info: Pin \"test_length_buffer_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[9\] 0 " "Info: Pin \"test_length_buffer_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[10\] 0 " "Info: Pin \"test_length_buffer_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_buffer_output\[11\] 0 " "Info: Pin \"test_length_buffer_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_invalidBit 0 " "Info: Pin \"test_sequence_invalidBit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 10:05:27 2015 " "Info: Processing ended: Mon Apr 27 10:05:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
