{"vcs1":{"timestamp_begin":1733707872.137035481, "rt":0.12, "ut":0.04, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733707871.768054993}
{"VCS_COMP_START_TIME": 1733707871.768054993}
{"VCS_COMP_END_TIME": 1733707872.312028115}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
