;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; DAC
DAC_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DAC_DMA__DRQ_NUMBER EQU 0
DAC_DMA__NUMBEROF_TDS EQU 0
DAC_DMA__PRIORITY EQU 2
DAC_DMA__TERMIN_EN EQU 0
DAC_DMA__TERMIN_SEL EQU 0
DAC_DMA__TERMOUT0_EN EQU 0
DAC_DMA__TERMOUT0_SEL EQU 0
DAC_DMA__TERMOUT1_EN EQU 0
DAC_DMA__TERMOUT1_SEL EQU 0
DAC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DAC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DAC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DAC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DAC_IntClock__INDEX EQU 0x00
DAC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DAC_IntClock__PM_ACT_MSK EQU 0x01
DAC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DAC_IntClock__PM_STBY_MSK EQU 0x01
DAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
DAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
DAC_VDAC8_viDAC8__D EQU CYREG_DAC3_D
DAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
DAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
DAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
DAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
DAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
DAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
DAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
DAC_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
DAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
DAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
DAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
DAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
DAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
DAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
DAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
DAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
DAC_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT12_PC0
LCD_LCDPort__0__PORT EQU 12
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT12_PC1
LCD_LCDPort__1__PORT EQU 12
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT12_PC2
LCD_LCDPort__2__PORT EQU 12
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT12_PC3
LCD_LCDPort__3__PORT EQU 12
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT12_PC4
LCD_LCDPort__4__PORT EQU 12
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT12_PC5
LCD_LCDPort__5__PORT EQU 12
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT12_PC6
LCD_LCDPort__6__PORT EQU 12
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT12_AG
LCD_LCDPort__BIE EQU CYREG_PRT12_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT12_BYP
LCD_LCDPort__DM0 EQU CYREG_PRT12_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT12_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT12_DM2
LCD_LCDPort__DR EQU CYREG_PRT12_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 12
LCD_LCDPort__PRT EQU CYREG_PRT12_PRT
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT12_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_LCDPort__SLW EQU CYREG_PRT12_SLW

; Filas
Filas__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Filas__0__MASK EQU 0x01
Filas__0__PC EQU CYREG_PRT0_PC0
Filas__0__PORT EQU 0
Filas__0__SHIFT EQU 0
Filas__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Filas__1__MASK EQU 0x02
Filas__1__PC EQU CYREG_PRT0_PC1
Filas__1__PORT EQU 0
Filas__1__SHIFT EQU 1
Filas__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Filas__2__MASK EQU 0x04
Filas__2__PC EQU CYREG_PRT0_PC2
Filas__2__PORT EQU 0
Filas__2__SHIFT EQU 2
Filas__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Filas__3__MASK EQU 0x08
Filas__3__PC EQU CYREG_PRT0_PC3
Filas__3__PORT EQU 0
Filas__3__SHIFT EQU 3
Filas__AG EQU CYREG_PRT0_AG
Filas__AMUX EQU CYREG_PRT0_AMUX
Filas__BIE EQU CYREG_PRT0_BIE
Filas__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Filas__BYP EQU CYREG_PRT0_BYP
Filas__CTL EQU CYREG_PRT0_CTL
Filas__DM0 EQU CYREG_PRT0_DM0
Filas__DM1 EQU CYREG_PRT0_DM1
Filas__DM2 EQU CYREG_PRT0_DM2
Filas__DR EQU CYREG_PRT0_DR
Filas__INP_DIS EQU CYREG_PRT0_INP_DIS
Filas__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Filas__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Filas__LCD_EN EQU CYREG_PRT0_LCD_EN
Filas__MASK EQU 0x0F
Filas__PORT EQU 0
Filas__PRT EQU CYREG_PRT0_PRT
Filas__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Filas__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Filas__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Filas__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Filas__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Filas__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Filas__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Filas__PS EQU CYREG_PRT0_PS
Filas__SHIFT EQU 0
Filas__SLW EQU CYREG_PRT0_SLW

; Salida
Salida__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Salida__0__MASK EQU 0x02
Salida__0__PC EQU CYREG_PRT3_PC1
Salida__0__PORT EQU 3
Salida__0__SHIFT EQU 1
Salida__AG EQU CYREG_PRT3_AG
Salida__AMUX EQU CYREG_PRT3_AMUX
Salida__BIE EQU CYREG_PRT3_BIE
Salida__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Salida__BYP EQU CYREG_PRT3_BYP
Salida__CTL EQU CYREG_PRT3_CTL
Salida__DM0 EQU CYREG_PRT3_DM0
Salida__DM1 EQU CYREG_PRT3_DM1
Salida__DM2 EQU CYREG_PRT3_DM2
Salida__DR EQU CYREG_PRT3_DR
Salida__INP_DIS EQU CYREG_PRT3_INP_DIS
Salida__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Salida__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Salida__LCD_EN EQU CYREG_PRT3_LCD_EN
Salida__MASK EQU 0x02
Salida__PORT EQU 3
Salida__PRT EQU CYREG_PRT3_PRT
Salida__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Salida__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Salida__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Salida__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Salida__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Salida__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Salida__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Salida__PS EQU CYREG_PRT3_PS
Salida__SHIFT EQU 1
Salida__SLW EQU CYREG_PRT3_SLW

; Entrada
Entrada__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Entrada__0__MASK EQU 0x80
Entrada__0__PC EQU CYREG_PRT1_PC7
Entrada__0__PORT EQU 1
Entrada__0__SHIFT EQU 7
Entrada__AG EQU CYREG_PRT1_AG
Entrada__AMUX EQU CYREG_PRT1_AMUX
Entrada__BIE EQU CYREG_PRT1_BIE
Entrada__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Entrada__BYP EQU CYREG_PRT1_BYP
Entrada__CTL EQU CYREG_PRT1_CTL
Entrada__DM0 EQU CYREG_PRT1_DM0
Entrada__DM1 EQU CYREG_PRT1_DM1
Entrada__DM2 EQU CYREG_PRT1_DM2
Entrada__DR EQU CYREG_PRT1_DR
Entrada__INP_DIS EQU CYREG_PRT1_INP_DIS
Entrada__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Entrada__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Entrada__LCD_EN EQU CYREG_PRT1_LCD_EN
Entrada__MASK EQU 0x80
Entrada__PORT EQU 1
Entrada__PRT EQU CYREG_PRT1_PRT
Entrada__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Entrada__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Entrada__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Entrada__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Entrada__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Entrada__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Entrada__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Entrada__PS EQU CYREG_PRT1_PS
Entrada__SHIFT EQU 7
Entrada__SLW EQU CYREG_PRT1_SLW

; Columnas
Columnas__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Columnas__0__MASK EQU 0x01
Columnas__0__PC EQU CYREG_PRT2_PC0
Columnas__0__PORT EQU 2
Columnas__0__SHIFT EQU 0
Columnas__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Columnas__1__MASK EQU 0x02
Columnas__1__PC EQU CYREG_PRT2_PC1
Columnas__1__PORT EQU 2
Columnas__1__SHIFT EQU 1
Columnas__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Columnas__2__MASK EQU 0x04
Columnas__2__PC EQU CYREG_PRT2_PC2
Columnas__2__PORT EQU 2
Columnas__2__SHIFT EQU 2
Columnas__AG EQU CYREG_PRT2_AG
Columnas__AMUX EQU CYREG_PRT2_AMUX
Columnas__BIE EQU CYREG_PRT2_BIE
Columnas__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Columnas__BYP EQU CYREG_PRT2_BYP
Columnas__CTL EQU CYREG_PRT2_CTL
Columnas__DM0 EQU CYREG_PRT2_DM0
Columnas__DM1 EQU CYREG_PRT2_DM1
Columnas__DM2 EQU CYREG_PRT2_DM2
Columnas__DR EQU CYREG_PRT2_DR
Columnas__INP_DIS EQU CYREG_PRT2_INP_DIS
Columnas__INTSTAT EQU CYREG_PICU2_INTSTAT
Columnas__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Columnas__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Columnas__LCD_EN EQU CYREG_PRT2_LCD_EN
Columnas__MASK EQU 0x07
Columnas__PORT EQU 2
Columnas__PRT EQU CYREG_PRT2_PRT
Columnas__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Columnas__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Columnas__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Columnas__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Columnas__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Columnas__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Columnas__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Columnas__PS EQU CYREG_PRT2_PS
Columnas__SHIFT EQU 0
Columnas__SLW EQU CYREG_PRT2_SLW
Columnas__SNAP EQU CYREG_PICU2_SNAP

; Muestreo
Muestreo_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Muestreo_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Muestreo_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Muestreo_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Muestreo_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Muestreo_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Muestreo_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Muestreo_TimerHW__PER0 EQU CYREG_TMR0_PER0
Muestreo_TimerHW__PER1 EQU CYREG_TMR0_PER1
Muestreo_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Muestreo_TimerHW__PM_ACT_MSK EQU 0x01
Muestreo_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Muestreo_TimerHW__PM_STBY_MSK EQU 0x01
Muestreo_TimerHW__RT0 EQU CYREG_TMR0_RT0
Muestreo_TimerHW__RT1 EQU CYREG_TMR0_RT1
Muestreo_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Recorre_Uno
Recorre_Uno_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Recorre_Uno_TimerUDB_rstSts_stsreg__0__POS EQU 0
Recorre_Uno_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Recorre_Uno_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Recorre_Uno_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Recorre_Uno_TimerUDB_rstSts_stsreg__2__POS EQU 2
Recorre_Uno_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Recorre_Uno_TimerUDB_rstSts_stsreg__3__POS EQU 3
Recorre_Uno_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Recorre_Uno_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Recorre_Uno_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Recorre_Uno_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Recorre_Uno_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Recorre_Uno_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Recorre_Uno_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Recorre_Uno_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Recorre_Uno_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Recorre_Uno_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Recorre_Uno_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Recorre_Uno_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Recorre_Uno_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Recorre_Uno_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Recorre_Uno_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Recorre_Uno_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Recorre_Uno_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Recorre_Uno_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Recorre_Uno_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; int_CambioUno
int_CambioUno__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
int_CambioUno__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
int_CambioUno__INTC_MASK EQU 0x02
int_CambioUno__INTC_NUMBER EQU 1
int_CambioUno__INTC_PRIOR_NUM EQU 7
int_CambioUno__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
int_CambioUno__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
int_CambioUno__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; int_EndOfConv
int_EndOfConv__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
int_EndOfConv__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
int_EndOfConv__INTC_MASK EQU 0x04
int_EndOfConv__INTC_NUMBER EQU 2
int_EndOfConv__INTC_PRIOR_NUM EQU 7
int_EndOfConv__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
int_EndOfConv__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
int_EndOfConv__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; int_TeclaOprimida
int_TeclaOprimida__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
int_TeclaOprimida__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
int_TeclaOprimida__INTC_MASK EQU 0x08
int_TeclaOprimida__INTC_NUMBER EQU 3
int_TeclaOprimida__INTC_PRIOR_NUM EQU 7
int_TeclaOprimida__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
int_TeclaOprimida__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
int_TeclaOprimida__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 74700000
BCLK__BUS_CLK__KHZ EQU 74700
BCLK__BUS_CLK__MHZ EQU 74
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
