/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_28z;
  reg [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_3z[1] & celloutsig_0_9z);
  assign celloutsig_1_14z = ~celloutsig_1_6z[6];
  assign celloutsig_0_28z = ~celloutsig_0_11z;
  assign celloutsig_0_2z = ~((in_data[60] | celloutsig_0_1z[5]) & in_data[32]);
  assign celloutsig_0_7z = in_data[40:37] / { 1'h1, in_data[92], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_3z = ! in_data[130:123];
  assign celloutsig_0_5z = ! { celloutsig_0_4z[3], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_9z = ! { celloutsig_0_7z[3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[149:146] < in_data[180:177];
  assign celloutsig_1_19z = { celloutsig_1_6z[4], in_data[126], celloutsig_1_6z[2:0] } < in_data[154:150];
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[189] & ~(in_data[104]);
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z } !== { in_data[24:20], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[12:7], celloutsig_0_11z, celloutsig_0_9z } !== { in_data[20:19], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[191:187] !== in_data[184:180];
  assign celloutsig_0_4z = celloutsig_0_3z | { celloutsig_0_1z[5:3], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[43:37] | { in_data[73:68], celloutsig_0_0z };
  assign celloutsig_0_0z = & in_data[74:72];
  assign celloutsig_1_8z = & in_data[113:105];
  assign celloutsig_0_8z = & { celloutsig_0_7z, in_data[91:74] };
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_7z = ^ in_data[118:114];
  assign celloutsig_1_18z = ^ { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_5z[3:2], 1'h0, celloutsig_1_5z[0], celloutsig_1_5z[3:2], 1'h0, celloutsig_1_5z[0], celloutsig_1_14z, celloutsig_1_5z[3:2], 1'h0, celloutsig_1_5z[0], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z[3:2], 1'h0, celloutsig_1_5z[0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_1_1z = ^ { in_data[142:131], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[86:83] ^ { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_29z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_29z = { celloutsig_0_3z[2:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_12z = ~((in_data[119] & celloutsig_1_6z[1]) | (celloutsig_1_1z & celloutsig_1_3z));
  assign { celloutsig_1_5z[2], celloutsig_1_5z[3], celloutsig_1_5z[0] } = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } ^ { in_data[116], in_data[117], celloutsig_1_1z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[6:4], celloutsig_1_6z[2:1] } = { celloutsig_1_0z, in_data[129:127], in_data[125:124] } | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z[3:2], celloutsig_1_5z[0], celloutsig_1_2z };
  assign celloutsig_1_5z[1] = 1'h0;
  assign celloutsig_1_6z[3] = in_data[126];
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
