Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Mar 08 19:18:54 2015
| Host         : 2002-15 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file Toplvl_timing_summary_routed.rpt -pb Toplvl_timing_summary_routed.pb
| Design       : Toplvl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.300        0.000                      0                   53        0.177        0.000                      0                   53        3.750        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.300        0.000                      0                   53        0.177        0.000                      0                   53        3.750        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 Swi/WriteEN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reg/RegMem_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.456ns (15.073%)  route 2.569ns (84.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  M_CLKtop
                         net (fo=0)                   0.000     0.000    M_CLKtop
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  M_CLKtop_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    M_CLKtop_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  M_CLKtop_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.717     5.075    Swi/M_CLKtop_IBUF_BUFG
    SLICE_X89Y101                                                     r  Swi/WriteEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Swi/WriteEN_reg/Q
                         net (fo=16, routed)          2.569     8.101    Reg/RegMem_reg_0_15_6_7/WE
    SLICE_X88Y60         RAMD32                                       r  Reg/RegMem_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  M_CLKtop
                         net (fo=0)                   0.000    10.000    M_CLKtop
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  M_CLKtop_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    M_CLKtop_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  M_CLKtop_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.610    14.796    Reg/RegMem_reg_0_15_6_7/WCLK
    SLICE_X88Y60                                                      r  Reg/RegMem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.173    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X88Y60         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.400    Reg/RegMem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  6.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Reg/ReadDataA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hol/LEDout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  M_CLKtop
                         net (fo=0)                   0.000     0.000    M_CLKtop
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  M_CLKtop_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    M_CLKtop_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  M_CLKtop_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.606     1.439    Reg/M_CLKtop_IBUF_BUFG
    SLICE_X88Y59                                                      r  Reg/ReadDataA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  Reg/ReadDataA_reg[4]/Q
                         net (fo=1, routed)           0.059     1.646    Hol/I1[4]
    SLICE_X89Y59         FDRE                                         r  Hol/LEDout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  M_CLKtop
                         net (fo=0)                   0.000     0.000    M_CLKtop
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  M_CLKtop_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    M_CLKtop_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  M_CLKtop_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.878     1.947    Hol/M_CLKtop_IBUF_BUFG
    SLICE_X89Y59                                                      r  Hol/LEDout_reg[4]/C
                         clock pessimism             -0.494     1.452    
    SLICE_X89Y59         FDRE (Hold_fdre_C_D)         0.017     1.469    Hol/LEDout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { M_CLKtop }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  M_CLKtop_IBUF_BUFG_inst/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y59    Reg/RegMem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y59    Reg/RegMem_reg_0_15_0_5/RAMA/CLK



