Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: project_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project_main"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : project_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/scanner.vhd" into library work
Parsing entity <scanner>.
Parsing architecture <Behavioral> of entity <scanner>.
Parsing VHDL file "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/RF_fetch.vhd" into library work
Parsing entity <RF_fetch>.
Parsing architecture <Behavioral> of entity <rf_fetch>.
Parsing VHDL file "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/key2segments.vhd" into library work
Parsing entity <key2segments>.
Parsing architecture <Behavioral> of entity <key2segments>.
Parsing VHDL file "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" into library work
Parsing entity <output_main>.
Parsing architecture <Behavioral> of entity <output_main>.
Parsing VHDL file "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/keyboard-main.vhd" into library work
Parsing entity <keyboard_main>.
Parsing architecture <Behavioral> of entity <keyboard_main>.
Parsing VHDL file "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/project_main.vhd" into library work
Parsing entity <project_main>.
Parsing architecture <Behavioral> of entity <project_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <project_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <keyboard_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <RF_fetch> (architecture <Behavioral>) from library <work>.

Elaborating entity <scanner> (architecture <Behavioral>) from library <work>.

Elaborating entity <output_main> (architecture <Behavioral>) from library <work>.

Elaborating entity <key2segments> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 131: led0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 133: led1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 135: led2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 137: led3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 139: led4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 141: led5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 143: led6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd" Line 145: led7 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <project_main>.
    Related source file is "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/project_main.vhd".
    Summary:
	no macro.
Unit <project_main> synthesized.

Synthesizing Unit <keyboard_main>.
    Related source file is "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/keyboard-main.vhd".
    Summary:
	no macro.
Unit <keyboard_main> synthesized.

Synthesizing Unit <RF_fetch>.
    Related source file is "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/RF_fetch.vhd".
    Found 2-bit register for signal <clk_history>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <RF_fetch> synthesized.

Synthesizing Unit <scanner>.
    Related source file is "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/scanner.vhd".
    Found 11-bit register for signal <dscan>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <scanner> synthesized.

Synthesizing Unit <output_main>.
    Related source file is "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/output_main.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <led7>.
    Found 7-bit register for signal <led6>.
    Found 7-bit register for signal <led5>.
    Found 7-bit register for signal <led4>.
    Found 7-bit register for signal <led3>.
    Found 7-bit register for signal <led2>.
    Found 7-bit register for signal <led1>.
    Found 7-bit register for signal <led0>.
    Found 1-bit register for signal <stw_q>.
    Found 17-bit register for signal <mul_ctr>.
    Found 3-bit register for signal <cur_led>.
    Found 8-bit register for signal <led_out>.
    Found 3-bit adder for signal <cur_led[2]_GND_11_o_add_37_OUT> created at line 120.
    Found 17-bit adder for signal <mul_ctr[16]_GND_11_o_add_38_OUT> created at line 122.
    Found 15-bit 8-to-1 multiplexer for signal <segment_out> created at line 39.
    Found 17-bit comparator greater for signal <n0049> created at line 118
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <output_main> synthesized.

Synthesizing Unit <key2segments>.
    Related source file is "/mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/Keyboard/key2segments.vhd".
    Summary:
	no macro.
Unit <key2segments> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 1
 11-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 7-bit register                                        : 8
 8-bit register                                        : 1
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 2
 11-bit 2-to-1 multiplexer                             : 1
 15-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <output_main>.
The following registers are absorbed into counter <mul_ctr>: 1 register on signal <mul_ctr>.
The following registers are absorbed into counter <cur_led>: 1 register on signal <cur_led>.
Unit <output_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 17-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 2
 11-bit 2-to-1 multiplexer                             : 1
 15-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <project_main> ...

Optimizing unit <scanner> ...

Optimizing unit <output_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block project_main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 208
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 16
#      LUT2                        : 9
#      LUT3                        : 26
#      LUT4                        : 54
#      LUT5                        : 8
#      LUT6                        : 49
#      MUXCY                       : 16
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 98
#      FD                          : 57
#      FDE                         : 16
#      FDP                         : 2
#      FDPE                        : 11
#      FDR                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 3
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              98  out of  126800     0%  
 Number of Slice LUTs:                  164  out of  63400     0%  
    Number used as Logic:               164  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    165
   Number with an unused Flip Flop:      67  out of    165    40%  
   Number with an unused LUT:             1  out of    165     0%  
   Number of fully used LUT-FF pairs:    97  out of    165    58%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.302ns (Maximum Frequency: 302.847MHz)
   Minimum input arrival time before clock: 0.974ns
   Maximum output required time after clock: 2.454ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.302ns (frequency: 302.847MHz)
  Total number of paths / destination ports: 1523 / 136
-------------------------------------------------------------------------
Delay:               3.302ns (Levels of Logic = 2)
  Source:            output0/mul_ctr_13 (FF)
  Destination:       output0/mul_ctr_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: output0/mul_ctr_13 to output0/mul_ctr_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.782  output0/mul_ctr_13 (output0/mul_ctr_13)
     LUT4:I0->O            5   0.124   0.803  output0/n0049_inv1 (output0/n0049_inv1)
     LUT6:I2->O           16   0.124   0.497  output0/n0049_inv4 (output0/n0049_inv)
     FDR:R                     0.494          output0/mul_ctr_5
    ----------------------------------------
    Total                      3.302ns (1.220ns logic, 2.082ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.974ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       keyboard0/rf_fetch0/clk_history_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to keyboard0/rf_fetch0/clk_history_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.479  reset_IBUF (reset_IBUF)
     FDP:PRE                   0.494          keyboard0/rf_fetch0/clk_history_0
    ----------------------------------------
    Total                      0.974ns (0.495ns logic, 0.479ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 123 / 23
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 3)
  Source:            output0/cur_led_1 (FF)
  Destination:       segment_out<6> (PAD)
  Source Clock:      clk rising

  Data Path: output0/cur_led_1 to segment_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.478   1.085  output0/cur_led_1 (output0/cur_led_1)
     LUT6:I0->O            1   0.124   0.000  output0/Mmux_segment_out_3 (output0/Mmux_segment_out_3)
     MUXF7:I1->O           1   0.368   0.399  output0/Mmux_segment_out_2_f7 (segment_out_0_OBUF)
     OBUF:I->O                 0.000          segment_out_0_OBUF (segment_out<0>)
    ----------------------------------------
    Total                      2.454ns (0.970ns logic, 1.484ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.302|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.70 secs
 
--> 


Total memory usage is 507512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

