# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 23 2015 22:12:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 30.43 MHz  | Target: 92.34 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 92.34 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 22.05 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  10829.9          -22035      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  14332         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14717         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  14268         Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14282         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  14332         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14879         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13926                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14284                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13842                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  13870                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13926                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14452                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 30.43 MHz | Target: 92.34 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_6_6_5/lcout
Path End         : Pixel_1_LC_8_10_6/in2
Capture Clock    : Pixel_1_LC_8_10_6/clk
Setup Constraint : 10830p
Path slack       : -22035p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   10830
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7860
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    18318

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7860
+ Clock To Q                                                       540
+ Data Path Delay                                                31953
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    40353
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__594/I                                                              Odrv4                                   0              1127  RISE       1
I__594/O                                                              Odrv4                                 351              1478  RISE       1
I__595/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__595/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__596/I                                                              LocalMux                                0              1765  RISE       1
I__596/O                                                              LocalMux                              330              2095  RISE       1
I__597/I                                                              IoInMux                                 0              2095  RISE       1
I__597/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__588/I                                                              Odrv4                                   0              4978  RISE       1
I__588/O                                                              Odrv4                                 351              5328  RISE       1
I__589/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__589/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__590/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__590/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__591/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__591/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__592/I                                                              LocalMux                                0              6191  RISE       1
I__592/O                                                              LocalMux                              330              6521  RISE       1
I__593/I                                                              IoInMux                                 0              6521  RISE       1
I__593/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      31
I__2684/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2684/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2685/I                                                             GlobalMux                               0              7397  RISE       1
I__2685/O                                                             GlobalMux                             154              7552  RISE       1
I__2698/I                                                             ClkMux                                  0              7552  RISE       1
I__2698/O                                                             ClkMux                                309              7860  RISE       1
beamX_0_LC_6_6_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7860  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_6_6_5/lcout                                                               LogicCell40_SEQ_MODE_1000    540              8400  -22035  RISE      12
I__3123/I                                                                            LocalMux                       0              8400  -22035  RISE       1
I__3123/O                                                                            LocalMux                     330              8730  -22035  RISE       1
I__3130/I                                                                            InMux                          0              8730  -22035  RISE       1
I__3130/O                                                                            InMux                        259              8989  -22035  RISE       1
I__3138/I                                                                            CascadeMux                     0              8989  -22035  RISE       1
I__3138/O                                                                            CascadeMux                     0              8989  -22035  RISE       1
un5_visiblex_cry_0_c_LC_6_5_0/in2                                                    LogicCell40_SEQ_MODE_0000      0              8989  -22035  RISE       1
un5_visiblex_cry_0_c_LC_6_5_0/carryout                                               LogicCell40_SEQ_MODE_0000    231              9221  -22035  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_6_5_1/carryin                                        LogicCell40_SEQ_MODE_0000      0              9221  -22035  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_6_5_1/carryout                                       LogicCell40_SEQ_MODE_0000    126              9347  -22035  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_6_5_2/carryin                                        LogicCell40_SEQ_MODE_0000      0              9347  -22035  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_6_5_2/carryout                                       LogicCell40_SEQ_MODE_0000    126              9473  -22035  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_6_5_3/carryin                                        LogicCell40_SEQ_MODE_0000      0              9473  -22035  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_6_5_3/carryout                                       LogicCell40_SEQ_MODE_0000    126              9599  -22035  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_6_5_4/carryin                                        LogicCell40_SEQ_MODE_0000      0              9599  -22035  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_6_5_4/carryout                                       LogicCell40_SEQ_MODE_0000    126              9726  -22035  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_6_5_5/carryin                                        LogicCell40_SEQ_MODE_0000      0              9726  -22035  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_6_5_5/carryout                                       LogicCell40_SEQ_MODE_0000    126              9852  -22035  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_6_5_6/carryin                                        LogicCell40_SEQ_MODE_0000      0              9852  -22035  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_6_5_6/carryout                                       LogicCell40_SEQ_MODE_0000    126              9978  -22035  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_6_5_7/carryin                                        LogicCell40_SEQ_MODE_0000      0              9978  -22035  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_6_5_7/carryout                                       LogicCell40_SEQ_MODE_0000    126             10104  -22035  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                                                        ICE_CARRY_IN_MUX               0             10104  -22035  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                                                       ICE_CARRY_IN_MUX             196             10301  -22035  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_6_6_0/carryin                                        LogicCell40_SEQ_MODE_0000      0             10301  -22035  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_6_6_0/carryout                                       LogicCell40_SEQ_MODE_0000    126             10427  -22035  RISE       1
I__1787/I                                                                            InMux                          0             10427  -22035  RISE       1
I__1787/O                                                                            InMux                        259             10687  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_6_1/in3                                            LogicCell40_SEQ_MODE_0000      0             10687  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_6_1/lcout                                          LogicCell40_SEQ_MODE_0000    316             11002  -22035  RISE      23
I__2932/I                                                                            LocalMux                       0             11002  -22035  RISE       1
I__2932/O                                                                            LocalMux                     330             11332  -22035  RISE       1
I__2937/I                                                                            InMux                          0             11332  -22035  RISE       1
I__2937/O                                                                            InMux                        259             11591  -22035  RISE       1
I__2950/I                                                                            CascadeMux                     0             11591  -22035  RISE       1
I__2950/O                                                                            CascadeMux                     0             11591  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_7_6_6/in2                                          LogicCell40_SEQ_MODE_0000      0             11591  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_7_6_6/lcout                                        LogicCell40_SEQ_MODE_0000    379             11970  -22035  RISE       1
I__2587/I                                                                            LocalMux                       0             11970  -22035  RISE       1
I__2587/O                                                                            LocalMux                     330             12300  -22035  RISE       1
I__2588/I                                                                            InMux                          0             12300  -22035  RISE       1
I__2588/O                                                                            InMux                        259             12559  -22035  RISE       1
I__2589/I                                                                            CascadeMux                     0             12559  -22035  RISE       1
I__2589/O                                                                            CascadeMux                     0             12559  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_1_c_RNIG328_LC_8_5_1/in2                   LogicCell40_SEQ_MODE_0000      0             12559  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_1_c_RNIG328_LC_8_5_1/carryout              LogicCell40_SEQ_MODE_0000    231             12791  -22035  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_8_5_2/carryin               LogicCell40_SEQ_MODE_0000      0             12791  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_8_5_2/carryout              LogicCell40_SEQ_MODE_0000    126             12917  -22035  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_8_5_3/carryin             LogicCell40_SEQ_MODE_0000      0             12917  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_8_5_3/carryout            LogicCell40_SEQ_MODE_0000    126             13043  -22035  RISE       1
I__2580/I                                                                            InMux                          0             13043  -22035  RISE       1
I__2580/O                                                                            InMux                        259             13303  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_8_5_4/in3                 LogicCell40_SEQ_MODE_0000      0             13303  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_8_5_4/lcout               LogicCell40_SEQ_MODE_0000    316             13618  -22035  RISE       3
I__2924/I                                                                            LocalMux                       0             13618  -22035  RISE       1
I__2924/O                                                                            LocalMux                     330             13948  -22035  RISE       1
I__2925/I                                                                            InMux                          0             13948  -22035  RISE       1
I__2925/O                                                                            InMux                        259             14207  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_9_5_7/in3                   LogicCell40_SEQ_MODE_0000      0             14207  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_9_5_7/lcout                 LogicCell40_SEQ_MODE_0000    316             14523  -22035  RISE       2
I__2919/I                                                                            LocalMux                       0             14523  -22035  RISE       1
I__2919/O                                                                            LocalMux                     330             14853  -22035  RISE       1
I__2920/I                                                                            InMux                          0             14853  -22035  RISE       1
I__2920/O                                                                            InMux                        259             15112  -22035  RISE       1
I__2922/I                                                                            CascadeMux                     0             15112  -22035  RISE       1
I__2922/O                                                                            CascadeMux                     0             15112  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_9_5_2/in2                   LogicCell40_SEQ_MODE_0000      0             15112  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_9_5_2/carryout              LogicCell40_SEQ_MODE_0000    231             15343  -22035  RISE       2
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/carryin              LogicCell40_SEQ_MODE_0000      0             15343  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/carryout             LogicCell40_SEQ_MODE_0000    126             15470  -22035  RISE       1
I__2929/I                                                                            InMux                          0             15470  -22035  RISE       1
I__2929/O                                                                            InMux                        259             15729  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_9_5_4/in3                   LogicCell40_SEQ_MODE_0000      0             15729  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_9_5_4/lcout                 LogicCell40_SEQ_MODE_0000    316             16045  -22035  RISE       2
I__2911/I                                                                            LocalMux                       0             16045  -22035  RISE       1
I__2911/O                                                                            LocalMux                     330             16374  -22035  RISE       1
I__2913/I                                                                            InMux                          0             16374  -22035  RISE       1
I__2913/O                                                                            InMux                        259             16634  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/in0                  LogicCell40_SEQ_MODE_0000      0             16634  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/lcout                LogicCell40_SEQ_MODE_0000    449             17083  -22035  RISE       1
I__3002/I                                                                            LocalMux                       0             17083  -22035  RISE       1
I__3002/O                                                                            LocalMux                     330             17412  -22035  RISE       1
I__3003/I                                                                            InMux                          0             17412  -22035  RISE       1
I__3003/O                                                                            InMux                        259             17672  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_9_6_4/in1                  LogicCell40_SEQ_MODE_0000      0             17672  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_9_6_4/lcout                LogicCell40_SEQ_MODE_0000    400             18072  -22035  RISE       3
I__2984/I                                                                            LocalMux                       0             18072  -22035  RISE       1
I__2984/O                                                                            LocalMux                     330             18401  -22035  RISE       1
I__2986/I                                                                            InMux                          0             18401  -22035  RISE       1
I__2986/O                                                                            InMux                        259             18661  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0             18661  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    316             18976  -22035  RISE       2
I__2979/I                                                                            LocalMux                       0             18976  -22035  RISE       1
I__2979/O                                                                            LocalMux                     330             19306  -22035  RISE       1
I__2980/I                                                                            InMux                          0             19306  -22035  RISE       1
I__2980/O                                                                            InMux                        259             19566  -22035  RISE       1
I__2982/I                                                                            CascadeMux                     0             19566  -22035  RISE       1
I__2982/O                                                                            CascadeMux                     0             19566  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_9_7_1/in2                  LogicCell40_SEQ_MODE_0000      0             19566  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_9_7_1/carryout             LogicCell40_SEQ_MODE_0000    231             19797  -22035  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_9_7_2/carryin              LogicCell40_SEQ_MODE_0000      0             19797  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_9_7_2/carryout             LogicCell40_SEQ_MODE_0000    126             19923  -22035  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI0GDV6_LC_9_7_3/carryin              LogicCell40_SEQ_MODE_0000      0             19923  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI0GDV6_LC_9_7_3/carryout             LogicCell40_SEQ_MODE_0000    126             20049  -22035  RISE       1
I__2990/I                                                                            InMux                          0             20049  -22035  RISE       1
I__2990/O                                                                            InMux                        259             20309  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_9_7_4/in3                  LogicCell40_SEQ_MODE_0000      0             20309  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_9_7_4/lcout                LogicCell40_SEQ_MODE_0000    316             20625  -22035  RISE       3
I__3728/I                                                                            Odrv4                          0             20625  -22035  RISE       1
I__3728/O                                                                            Odrv4                        351             20975  -22035  RISE       1
I__3730/I                                                                            Span4Mux_s2_h                  0             20975  -22035  RISE       1
I__3730/O                                                                            Span4Mux_s2_h                203             21179  -22035  RISE       1
I__3732/I                                                                            LocalMux                       0             21179  -22035  RISE       1
I__3732/O                                                                            LocalMux                     330             21508  -22035  RISE       1
I__3733/I                                                                            InMux                          0             21508  -22035  RISE       1
I__3733/O                                                                            InMux                        259             21768  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_11_5_7/in3                 LogicCell40_SEQ_MODE_0000      0             21768  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_11_5_7/lcout               LogicCell40_SEQ_MODE_0000    316             22083  -22035  RISE       1
I__3725/I                                                                            LocalMux                       0             22083  -22035  RISE       1
I__3725/O                                                                            LocalMux                     330             22413  -22035  RISE       1
I__3726/I                                                                            InMux                          0             22413  -22035  RISE       1
I__3726/O                                                                            InMux                        259             22673  -22035  RISE       1
I__3727/I                                                                            CascadeMux                     0             22673  -22035  RISE       1
I__3727/O                                                                            CascadeMux                     0             22673  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/in2                 LogicCell40_SEQ_MODE_0000      0             22673  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/carryout            LogicCell40_SEQ_MODE_0000    231             22904  -22035  RISE       1
I__3415/I                                                                            InMux                          0             22904  -22035  RISE       1
I__3415/O                                                                            InMux                        259             23163  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_11_5_4/in3                 LogicCell40_SEQ_MODE_0000      0             23163  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_11_5_4/lcout               LogicCell40_SEQ_MODE_0000    316             23479  -22035  RISE       2
I__3720/I                                                                            LocalMux                       0             23479  -22035  RISE       1
I__3720/O                                                                            LocalMux                     330             23809  -22035  RISE       1
I__3722/I                                                                            InMux                          0             23809  -22035  RISE       1
I__3722/O                                                                            InMux                        259             24068  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/in0                 LogicCell40_SEQ_MODE_0000      0             24068  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/lcout               LogicCell40_SEQ_MODE_0000    449             24517  -22035  RISE       1
I__3706/I                                                                            LocalMux                       0             24517  -22035  RISE       1
I__3706/O                                                                            LocalMux                     330             24847  -22035  RISE       1
I__3707/I                                                                            InMux                          0             24847  -22035  RISE       1
I__3707/O                                                                            InMux                        259             25106  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_11_6_4/in1                 LogicCell40_SEQ_MODE_0000      0             25106  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_11_6_4/lcout               LogicCell40_SEQ_MODE_0000    400             25506  -22035  RISE       2
I__3781/I                                                                            LocalMux                       0             25506  -22035  RISE       1
I__3781/O                                                                            LocalMux                     330             25836  -22035  RISE       1
I__3783/I                                                                            InMux                          0             25836  -22035  RISE       1
I__3783/O                                                                            InMux                        259             26095  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_11_6_3/in0                 LogicCell40_SEQ_MODE_0000      0             26095  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_11_6_3/lcout               LogicCell40_SEQ_MODE_0000    449             26544  -22035  RISE       1
I__3767/I                                                                            LocalMux                       0             26544  -22035  RISE       1
I__3767/O                                                                            LocalMux                     330             26874  -22035  RISE       1
I__3768/I                                                                            InMux                          0             26874  -22035  RISE       1
I__3768/O                                                                            InMux                        259             27133  -22035  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_11_7_4/in1                 LogicCell40_SEQ_MODE_0000      0             27133  -22035  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_11_7_4/lcout               LogicCell40_SEQ_MODE_0000    400             27533  -22035  RISE       3
I__3882/I                                                                            LocalMux                       0             27533  -22035  RISE       1
I__3882/O                                                                            LocalMux                     330             27862  -22035  RISE       1
I__3884/I                                                                            InMux                          0             27862  -22035  RISE       1
I__3884/O                                                                            InMux                        259             28122  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/in3                      LogicCell40_SEQ_MODE_0000      0             28122  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/lcout                    LogicCell40_SEQ_MODE_0000    316             28438  -22035  RISE       2
I__3877/I                                                                            LocalMux                       0             28438  -22035  RISE       1
I__3877/O                                                                            LocalMux                     330             28767  -22035  RISE       1
I__3878/I                                                                            InMux                          0             28767  -22035  RISE       1
I__3878/O                                                                            InMux                        259             29027  -22035  RISE       1
I__3880/I                                                                            CascadeMux                     0             29027  -22035  RISE       1
I__3880/O                                                                            CascadeMux                     0             29027  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_11_8_1/in2                  LogicCell40_SEQ_MODE_0000      0             29027  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_0000    231             29258  -22035  RISE       2
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_11_8_2/carryin            LogicCell40_SEQ_MODE_0000      0             29258  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_11_8_2/carryout           LogicCell40_SEQ_MODE_0000    126             29384  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/carryin                  LogicCell40_SEQ_MODE_0000      0             29384  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/carryout                 LogicCell40_SEQ_MODE_0000    126             29511  -22035  RISE       1
I__3873/I                                                                            InMux                          0             29511  -22035  RISE       1
I__3873/O                                                                            InMux                        259             29770  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_11_8_4/in3                LogicCell40_SEQ_MODE_0000      0             29770  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_11_8_4/lcout              LogicCell40_SEQ_MODE_0000    316             30086  -22035  RISE       6
I__3807/I                                                                            LocalMux                       0             30086  -22035  RISE       1
I__3807/O                                                                            LocalMux                     330             30415  -22035  RISE       1
I__3809/I                                                                            InMux                          0             30415  -22035  RISE       1
I__3809/O                                                                            InMux                        259             30675  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_11_9_4/in3             LogicCell40_SEQ_MODE_0000      0             30675  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_11_9_4/lcout           LogicCell40_SEQ_MODE_0000    316             30990  -22035  RISE       1
I__3803/I                                                                            Odrv4                          0             30990  -22035  RISE       1
I__3803/O                                                                            Odrv4                        351             31341  -22035  RISE       1
I__3804/I                                                                            LocalMux                       0             31341  -22035  RISE       1
I__3804/O                                                                            LocalMux                     330             31671  -22035  RISE       1
I__3805/I                                                                            InMux                          0             31671  -22035  RISE       1
I__3805/O                                                                            InMux                        259             31930  -22035  RISE       1
I__3806/I                                                                            CascadeMux                     0             31930  -22035  RISE       1
I__3806/O                                                                            CascadeMux                     0             31930  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_9_9_0/in2                  LogicCell40_SEQ_MODE_0000      0             31930  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_9_9_0/carryout             LogicCell40_SEQ_MODE_0000    231             32162  -22035  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_9_9_1/carryin    LogicCell40_SEQ_MODE_0000      0             32162  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_9_9_1/carryout   LogicCell40_SEQ_MODE_0000    126             32288  -22035  RISE       2
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryin          LogicCell40_SEQ_MODE_0000      0             32288  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryout         LogicCell40_SEQ_MODE_0000    126             32414  -22035  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryin    LogicCell40_SEQ_MODE_0000      0             32414  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryout   LogicCell40_SEQ_MODE_0000    126             32540  -22035  RISE       1
I__3014/I                                                                            InMux                          0             32540  -22035  RISE       1
I__3014/O                                                                            InMux                        259             32800  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/in3        LogicCell40_SEQ_MODE_0000      0             32800  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/lcout      LogicCell40_SEQ_MODE_0000    316             33116  -22035  RISE       3
I__3187/I                                                                            LocalMux                       0             33116  -22035  RISE       1
I__3187/O                                                                            LocalMux                     330             33445  -22035  RISE       1
I__3188/I                                                                            InMux                          0             33445  -22035  RISE       1
I__3188/O                                                                            InMux                        259             33705  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/in3         LogicCell40_SEQ_MODE_0000      0             33705  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/lcout       LogicCell40_SEQ_MODE_0000    316             34020  -22035  RISE       2
I__3180/I                                                                            LocalMux                       0             34020  -22035  RISE       1
I__3180/O                                                                            LocalMux                     330             34350  -22035  RISE       1
I__3181/I                                                                            InMux                          0             34350  -22035  RISE       1
I__3181/O                                                                            InMux                        259             34609  -22035  RISE       1
I__3183/I                                                                            CascadeMux                     0             34609  -22035  RISE       1
I__3183/O                                                                            CascadeMux                     0             34609  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIBLGPB3_LC_9_10_2/in2       LogicCell40_SEQ_MODE_0000      0             34609  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIBLGPB3_LC_9_10_2/carryout  LogicCell40_SEQ_MODE_0000    231             34841  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/carryin     LogicCell40_SEQ_MODE_0000      0             34841  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/carryout    LogicCell40_SEQ_MODE_0000    126             34967  -22035  RISE       1
I__3179/I                                                                            InMux                          0             34967  -22035  RISE       1
I__3179/O                                                                            InMux                        259             35227  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_9_10_4/in3       LogicCell40_SEQ_MODE_0000      0             35227  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_9_10_4/lcout     LogicCell40_SEQ_MODE_0000    316             35542  -22035  RISE       5
I__3171/I                                                                            LocalMux                       0             35542  -22035  RISE       1
I__3171/O                                                                            LocalMux                     330             35872  -22035  RISE       1
I__3174/I                                                                            InMux                          0             35872  -22035  RISE       1
I__3174/O                                                                            InMux                        259             36131  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_8_11_2/in3       LogicCell40_SEQ_MODE_0000      0             36131  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_8_11_2/lcout     LogicCell40_SEQ_MODE_0000    316             36447  -22035  RISE      13
I__2760/I                                                                            LocalMux                       0             36447  -22035  RISE       1
I__2760/O                                                                            LocalMux                     330             36777  -22035  RISE       1
I__2767/I                                                                            InMux                          0             36777  -22035  RISE       1
I__2767/O                                                                            InMux                        259             37036  -22035  RISE       1
beamY_RNIJDHE4C2_1_LC_7_12_2/in3                                                     LogicCell40_SEQ_MODE_0000      0             37036  -22035  RISE       1
beamY_RNIJDHE4C2_1_LC_7_12_2/lcout                                                   LogicCell40_SEQ_MODE_0000    316             37352  -22035  RISE       1
I__2741/I                                                                            LocalMux                       0             37352  -22035  RISE       1
I__2741/O                                                                            LocalMux                     330             37681  -22035  RISE       1
I__2742/I                                                                            InMux                          0             37681  -22035  RISE       1
I__2742/O                                                                            InMux                        259             37941  -22035  RISE       1
un114_pixel_6_1_5__font_un126_pixel_6_am_LC_8_11_6/in3                               LogicCell40_SEQ_MODE_0000      0             37941  -22035  RISE       1
un114_pixel_6_1_5__font_un126_pixel_6_am_LC_8_11_6/ltout                             LogicCell40_SEQ_MODE_0000    274             38214  -22035  FALL       1
I__2740/I                                                                            CascadeMux                     0             38214  -22035  FALL       1
I__2740/O                                                                            CascadeMux                     0             38214  -22035  FALL       1
beamX_RNIQ6MATS2_0_LC_8_11_7/in2                                                     LogicCell40_SEQ_MODE_0000      0             38214  -22035  FALL       1
beamX_RNIQ6MATS2_0_LC_8_11_7/lcout                                                   LogicCell40_SEQ_MODE_0000    379             38593  -22035  RISE       1
I__2736/I                                                                            LocalMux                       0             38593  -22035  RISE       1
I__2736/O                                                                            LocalMux                     330             38923  -22035  RISE       1
I__2737/I                                                                            InMux                          0             38923  -22035  RISE       1
I__2737/O                                                                            InMux                        259             39182  -22035  RISE       1
beamX_RNIB75H7E_0_LC_8_11_1/in3                                                      LogicCell40_SEQ_MODE_0000      0             39182  -22035  RISE       1
beamX_RNIB75H7E_0_LC_8_11_1/lcout                                                    LogicCell40_SEQ_MODE_0000    316             39498  -22035  RISE       1
I__2675/I                                                                            LocalMux                       0             39498  -22035  RISE       1
I__2675/O                                                                            LocalMux                     330             39827  -22035  RISE       1
I__2676/I                                                                            InMux                          0             39827  -22035  RISE       1
I__2676/O                                                                            InMux                        259             40087  -22035  RISE       1
un114_pixel_6_1_5__g0_3_LC_8_10_5/in3                                                LogicCell40_SEQ_MODE_0000      0             40087  -22035  RISE       1
un114_pixel_6_1_5__g0_3_LC_8_10_5/ltout                                              LogicCell40_SEQ_MODE_0000    267             40353  -22035  RISE       1
I__2713/I                                                                            CascadeMux                     0             40353  -22035  RISE       1
I__2713/O                                                                            CascadeMux                     0             40353  -22035  RISE       1
Pixel_1_LC_8_10_6/in2                                                                LogicCell40_SEQ_MODE_1000      0             40353  -22035  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__594/I                                                              Odrv4                                   0              1127  RISE       1
I__594/O                                                              Odrv4                                 351              1478  RISE       1
I__595/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__595/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__596/I                                                              LocalMux                                0              1765  RISE       1
I__596/O                                                              LocalMux                              330              2095  RISE       1
I__597/I                                                              IoInMux                                 0              2095  RISE       1
I__597/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__588/I                                                              Odrv4                                   0              4978  RISE       1
I__588/O                                                              Odrv4                                 351              5328  RISE       1
I__589/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__589/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__590/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__590/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__591/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__591/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__592/I                                                              LocalMux                                0              6191  RISE       1
I__592/O                                                              LocalMux                              330              6521  RISE       1
I__593/I                                                              IoInMux                                 0              6521  RISE       1
I__593/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      31
I__2684/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2684/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2685/I                                                             GlobalMux                               0              7397  RISE       1
I__2685/O                                                             GlobalMux                             154              7552  RISE       1
I__2699/I                                                             ClkMux                                  0              7552  RISE       1
I__2699/O                                                             ClkMux                                309              7860  RISE       1
Pixel_1_LC_8_10_6/clk                                                 LogicCell40_SEQ_MODE_1000               0              7860  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_6_6_5/lcout
Path End         : Pixel_1_LC_8_10_6/in2
Capture Clock    : Pixel_1_LC_8_10_6/clk
Setup Constraint : 10830p
Path slack       : -22035p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   10830
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7860
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    18318

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7860
+ Clock To Q                                                       540
+ Data Path Delay                                                31953
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    40353
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__594/I                                                              Odrv4                                   0              1127  RISE       1
I__594/O                                                              Odrv4                                 351              1478  RISE       1
I__595/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__595/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__596/I                                                              LocalMux                                0              1765  RISE       1
I__596/O                                                              LocalMux                              330              2095  RISE       1
I__597/I                                                              IoInMux                                 0              2095  RISE       1
I__597/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__588/I                                                              Odrv4                                   0              4978  RISE       1
I__588/O                                                              Odrv4                                 351              5328  RISE       1
I__589/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__589/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__590/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__590/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__591/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__591/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__592/I                                                              LocalMux                                0              6191  RISE       1
I__592/O                                                              LocalMux                              330              6521  RISE       1
I__593/I                                                              IoInMux                                 0              6521  RISE       1
I__593/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      31
I__2684/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2684/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2685/I                                                             GlobalMux                               0              7397  RISE       1
I__2685/O                                                             GlobalMux                             154              7552  RISE       1
I__2698/I                                                             ClkMux                                  0              7552  RISE       1
I__2698/O                                                             ClkMux                                309              7860  RISE       1
beamX_0_LC_6_6_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7860  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_6_6_5/lcout                                                               LogicCell40_SEQ_MODE_1000    540              8400  -22035  RISE      12
I__3123/I                                                                            LocalMux                       0              8400  -22035  RISE       1
I__3123/O                                                                            LocalMux                     330              8730  -22035  RISE       1
I__3130/I                                                                            InMux                          0              8730  -22035  RISE       1
I__3130/O                                                                            InMux                        259              8989  -22035  RISE       1
I__3138/I                                                                            CascadeMux                     0              8989  -22035  RISE       1
I__3138/O                                                                            CascadeMux                     0              8989  -22035  RISE       1
un5_visiblex_cry_0_c_LC_6_5_0/in2                                                    LogicCell40_SEQ_MODE_0000      0              8989  -22035  RISE       1
un5_visiblex_cry_0_c_LC_6_5_0/carryout                                               LogicCell40_SEQ_MODE_0000    231              9221  -22035  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_6_5_1/carryin                                        LogicCell40_SEQ_MODE_0000      0              9221  -22035  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_6_5_1/carryout                                       LogicCell40_SEQ_MODE_0000    126              9347  -22035  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_6_5_2/carryin                                        LogicCell40_SEQ_MODE_0000      0              9347  -22035  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_6_5_2/carryout                                       LogicCell40_SEQ_MODE_0000    126              9473  -22035  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_6_5_3/carryin                                        LogicCell40_SEQ_MODE_0000      0              9473  -22035  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_6_5_3/carryout                                       LogicCell40_SEQ_MODE_0000    126              9599  -22035  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_6_5_4/carryin                                        LogicCell40_SEQ_MODE_0000      0              9599  -22035  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_6_5_4/carryout                                       LogicCell40_SEQ_MODE_0000    126              9726  -22035  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_6_5_5/carryin                                        LogicCell40_SEQ_MODE_0000      0              9726  -22035  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_6_5_5/carryout                                       LogicCell40_SEQ_MODE_0000    126              9852  -22035  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_6_5_6/carryin                                        LogicCell40_SEQ_MODE_0000      0              9852  -22035  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_6_5_6/carryout                                       LogicCell40_SEQ_MODE_0000    126              9978  -22035  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_6_5_7/carryin                                        LogicCell40_SEQ_MODE_0000      0              9978  -22035  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_6_5_7/carryout                                       LogicCell40_SEQ_MODE_0000    126             10104  -22035  RISE       1
IN_MUX_bfv_6_6_0_/carryinitin                                                        ICE_CARRY_IN_MUX               0             10104  -22035  RISE       1
IN_MUX_bfv_6_6_0_/carryinitout                                                       ICE_CARRY_IN_MUX             196             10301  -22035  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_6_6_0/carryin                                        LogicCell40_SEQ_MODE_0000      0             10301  -22035  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_6_6_0/carryout                                       LogicCell40_SEQ_MODE_0000    126             10427  -22035  RISE       1
I__1787/I                                                                            InMux                          0             10427  -22035  RISE       1
I__1787/O                                                                            InMux                        259             10687  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_6_1/in3                                            LogicCell40_SEQ_MODE_0000      0             10687  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_6_6_1/lcout                                          LogicCell40_SEQ_MODE_0000    316             11002  -22035  RISE      23
I__2932/I                                                                            LocalMux                       0             11002  -22035  RISE       1
I__2932/O                                                                            LocalMux                     330             11332  -22035  RISE       1
I__2937/I                                                                            InMux                          0             11332  -22035  RISE       1
I__2937/O                                                                            InMux                        259             11591  -22035  RISE       1
I__2950/I                                                                            CascadeMux                     0             11591  -22035  RISE       1
I__2950/O                                                                            CascadeMux                     0             11591  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_7_6_6/in2                                          LogicCell40_SEQ_MODE_0000      0             11591  -22035  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_7_6_6/lcout                                        LogicCell40_SEQ_MODE_0000    379             11970  -22035  RISE       1
I__2587/I                                                                            LocalMux                       0             11970  -22035  RISE       1
I__2587/O                                                                            LocalMux                     330             12300  -22035  RISE       1
I__2588/I                                                                            InMux                          0             12300  -22035  RISE       1
I__2588/O                                                                            InMux                        259             12559  -22035  RISE       1
I__2589/I                                                                            CascadeMux                     0             12559  -22035  RISE       1
I__2589/O                                                                            CascadeMux                     0             12559  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_1_c_RNIG328_LC_8_5_1/in2                   LogicCell40_SEQ_MODE_0000      0             12559  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_1_c_RNIG328_LC_8_5_1/carryout              LogicCell40_SEQ_MODE_0000    231             12791  -22035  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_8_5_2/carryin               LogicCell40_SEQ_MODE_0000      0             12791  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_8_5_2/carryout              LogicCell40_SEQ_MODE_0000    126             12917  -22035  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_8_5_3/carryin             LogicCell40_SEQ_MODE_0000      0             12917  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_8_5_3/carryout            LogicCell40_SEQ_MODE_0000    126             13043  -22035  RISE       1
I__2580/I                                                                            InMux                          0             13043  -22035  RISE       1
I__2580/O                                                                            InMux                        259             13303  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_8_5_4/in3                 LogicCell40_SEQ_MODE_0000      0             13303  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_8_5_4/lcout               LogicCell40_SEQ_MODE_0000    316             13618  -22035  RISE       3
I__2924/I                                                                            LocalMux                       0             13618  -22035  RISE       1
I__2924/O                                                                            LocalMux                     330             13948  -22035  RISE       1
I__2925/I                                                                            InMux                          0             13948  -22035  RISE       1
I__2925/O                                                                            InMux                        259             14207  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_9_5_7/in3                   LogicCell40_SEQ_MODE_0000      0             14207  -22035  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_9_5_7/lcout                 LogicCell40_SEQ_MODE_0000    316             14523  -22035  RISE       2
I__2919/I                                                                            LocalMux                       0             14523  -22035  RISE       1
I__2919/O                                                                            LocalMux                     330             14853  -22035  RISE       1
I__2920/I                                                                            InMux                          0             14853  -22035  RISE       1
I__2920/O                                                                            InMux                        259             15112  -22035  RISE       1
I__2922/I                                                                            CascadeMux                     0             15112  -22035  RISE       1
I__2922/O                                                                            CascadeMux                     0             15112  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_9_5_2/in2                   LogicCell40_SEQ_MODE_0000      0             15112  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_2_c_RNIG15Q_LC_9_5_2/carryout              LogicCell40_SEQ_MODE_0000    231             15343  -22035  RISE       2
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/carryin              LogicCell40_SEQ_MODE_0000      0             15343  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/carryout             LogicCell40_SEQ_MODE_0000    126             15470  -22035  RISE       1
I__2929/I                                                                            InMux                          0             15470  -22035  RISE       1
I__2929/O                                                                            InMux                        259             15729  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_9_5_4/in3                   LogicCell40_SEQ_MODE_0000      0             15729  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_9_5_4/lcout                 LogicCell40_SEQ_MODE_0000    316             16045  -22035  RISE       2
I__2911/I                                                                            LocalMux                       0             16045  -22035  RISE       1
I__2911/O                                                                            LocalMux                     330             16374  -22035  RISE       1
I__2913/I                                                                            InMux                          0             16374  -22035  RISE       1
I__2913/O                                                                            InMux                        259             16634  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/in0                  LogicCell40_SEQ_MODE_0000      0             16634  -22035  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_9_5_3/lcout                LogicCell40_SEQ_MODE_0000    449             17083  -22035  RISE       1
I__3002/I                                                                            LocalMux                       0             17083  -22035  RISE       1
I__3002/O                                                                            LocalMux                     330             17412  -22035  RISE       1
I__3003/I                                                                            InMux                          0             17412  -22035  RISE       1
I__3003/O                                                                            InMux                        259             17672  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_9_6_4/in1                  LogicCell40_SEQ_MODE_0000      0             17672  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_9_6_4/lcout                LogicCell40_SEQ_MODE_0000    400             18072  -22035  RISE       3
I__2984/I                                                                            LocalMux                       0             18072  -22035  RISE       1
I__2984/O                                                                            LocalMux                     330             18401  -22035  RISE       1
I__2986/I                                                                            InMux                          0             18401  -22035  RISE       1
I__2986/O                                                                            InMux                        259             18661  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0             18661  -22035  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    316             18976  -22035  RISE       2
I__2979/I                                                                            LocalMux                       0             18976  -22035  RISE       1
I__2979/O                                                                            LocalMux                     330             19306  -22035  RISE       1
I__2980/I                                                                            InMux                          0             19306  -22035  RISE       1
I__2980/O                                                                            InMux                        259             19566  -22035  RISE       1
I__2982/I                                                                            CascadeMux                     0             19566  -22035  RISE       1
I__2982/O                                                                            CascadeMux                     0             19566  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_9_7_1/in2                  LogicCell40_SEQ_MODE_0000      0             19566  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_9_7_1/carryout             LogicCell40_SEQ_MODE_0000    231             19797  -22035  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_9_7_2/carryin              LogicCell40_SEQ_MODE_0000      0             19797  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_9_7_2/carryout             LogicCell40_SEQ_MODE_0000    126             19923  -22035  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI0GDV6_LC_9_7_3/carryin              LogicCell40_SEQ_MODE_0000      0             19923  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNI0GDV6_LC_9_7_3/carryout             LogicCell40_SEQ_MODE_0000    126             20049  -22035  RISE       1
I__2990/I                                                                            InMux                          0             20049  -22035  RISE       1
I__2990/O                                                                            InMux                        259             20309  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_9_7_4/in3                  LogicCell40_SEQ_MODE_0000      0             20309  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_9_7_4/lcout                LogicCell40_SEQ_MODE_0000    316             20625  -22035  RISE       3
I__3728/I                                                                            Odrv4                          0             20625  -22035  RISE       1
I__3728/O                                                                            Odrv4                        351             20975  -22035  RISE       1
I__3730/I                                                                            Span4Mux_s2_h                  0             20975  -22035  RISE       1
I__3730/O                                                                            Span4Mux_s2_h                203             21179  -22035  RISE       1
I__3732/I                                                                            LocalMux                       0             21179  -22035  RISE       1
I__3732/O                                                                            LocalMux                     330             21508  -22035  RISE       1
I__3733/I                                                                            InMux                          0             21508  -22035  RISE       1
I__3733/O                                                                            InMux                        259             21768  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_11_5_7/in3                 LogicCell40_SEQ_MODE_0000      0             21768  -22035  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_11_5_7/lcout               LogicCell40_SEQ_MODE_0000    316             22083  -22035  RISE       1
I__3725/I                                                                            LocalMux                       0             22083  -22035  RISE       1
I__3725/O                                                                            LocalMux                     330             22413  -22035  RISE       1
I__3726/I                                                                            InMux                          0             22413  -22035  RISE       1
I__3726/O                                                                            InMux                        259             22673  -22035  RISE       1
I__3727/I                                                                            CascadeMux                     0             22673  -22035  RISE       1
I__3727/O                                                                            CascadeMux                     0             22673  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/in2                 LogicCell40_SEQ_MODE_0000      0             22673  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/carryout            LogicCell40_SEQ_MODE_0000    231             22904  -22035  RISE       1
I__3415/I                                                                            InMux                          0             22904  -22035  RISE       1
I__3415/O                                                                            InMux                        259             23163  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_11_5_4/in3                 LogicCell40_SEQ_MODE_0000      0             23163  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_11_5_4/lcout               LogicCell40_SEQ_MODE_0000    316             23479  -22035  RISE       2
I__3720/I                                                                            LocalMux                       0             23479  -22035  RISE       1
I__3720/O                                                                            LocalMux                     330             23809  -22035  RISE       1
I__3722/I                                                                            InMux                          0             23809  -22035  RISE       1
I__3722/O                                                                            InMux                        259             24068  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/in0                 LogicCell40_SEQ_MODE_0000      0             24068  -22035  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_11_5_3/lcout               LogicCell40_SEQ_MODE_0000    449             24517  -22035  RISE       1
I__3706/I                                                                            LocalMux                       0             24517  -22035  RISE       1
I__3706/O                                                                            LocalMux                     330             24847  -22035  RISE       1
I__3707/I                                                                            InMux                          0             24847  -22035  RISE       1
I__3707/O                                                                            InMux                        259             25106  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_11_6_4/in1                 LogicCell40_SEQ_MODE_0000      0             25106  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_11_6_4/lcout               LogicCell40_SEQ_MODE_0000    400             25506  -22035  RISE       2
I__3781/I                                                                            LocalMux                       0             25506  -22035  RISE       1
I__3781/O                                                                            LocalMux                     330             25836  -22035  RISE       1
I__3783/I                                                                            InMux                          0             25836  -22035  RISE       1
I__3783/O                                                                            InMux                        259             26095  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_11_6_3/in0                 LogicCell40_SEQ_MODE_0000      0             26095  -22035  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_11_6_3/lcout               LogicCell40_SEQ_MODE_0000    449             26544  -22035  RISE       1
I__3767/I                                                                            LocalMux                       0             26544  -22035  RISE       1
I__3767/O                                                                            LocalMux                     330             26874  -22035  RISE       1
I__3768/I                                                                            InMux                          0             26874  -22035  RISE       1
I__3768/O                                                                            InMux                        259             27133  -22035  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_11_7_4/in1                 LogicCell40_SEQ_MODE_0000      0             27133  -22035  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_11_7_4/lcout               LogicCell40_SEQ_MODE_0000    400             27533  -22035  RISE       3
I__3882/I                                                                            LocalMux                       0             27533  -22035  RISE       1
I__3882/O                                                                            LocalMux                     330             27862  -22035  RISE       1
I__3884/I                                                                            InMux                          0             27862  -22035  RISE       1
I__3884/O                                                                            InMux                        259             28122  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/in3                      LogicCell40_SEQ_MODE_0000      0             28122  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/lcout                    LogicCell40_SEQ_MODE_0000    316             28438  -22035  RISE       2
I__3877/I                                                                            LocalMux                       0             28438  -22035  RISE       1
I__3877/O                                                                            LocalMux                     330             28767  -22035  RISE       1
I__3878/I                                                                            InMux                          0             28767  -22035  RISE       1
I__3878/O                                                                            InMux                        259             29027  -22035  RISE       1
I__3880/I                                                                            CascadeMux                     0             29027  -22035  RISE       1
I__3880/O                                                                            CascadeMux                     0             29027  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_11_8_1/in2                  LogicCell40_SEQ_MODE_0000      0             29027  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_0000    231             29258  -22035  RISE       2
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_11_8_2/carryin            LogicCell40_SEQ_MODE_0000      0             29258  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_11_8_2/carryout           LogicCell40_SEQ_MODE_0000    126             29384  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/carryin                  LogicCell40_SEQ_MODE_0000      0             29384  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_11_8_3/carryout                 LogicCell40_SEQ_MODE_0000    126             29511  -22035  RISE       1
I__3873/I                                                                            InMux                          0             29511  -22035  RISE       1
I__3873/O                                                                            InMux                        259             29770  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_11_8_4/in3                LogicCell40_SEQ_MODE_0000      0             29770  -22035  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_11_8_4/lcout              LogicCell40_SEQ_MODE_0000    316             30086  -22035  RISE       6
I__3807/I                                                                            LocalMux                       0             30086  -22035  RISE       1
I__3807/O                                                                            LocalMux                     330             30415  -22035  RISE       1
I__3809/I                                                                            InMux                          0             30415  -22035  RISE       1
I__3809/O                                                                            InMux                        259             30675  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_11_9_4/in3             LogicCell40_SEQ_MODE_0000      0             30675  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_11_9_4/lcout           LogicCell40_SEQ_MODE_0000    316             30990  -22035  RISE       1
I__3803/I                                                                            Odrv4                          0             30990  -22035  RISE       1
I__3803/O                                                                            Odrv4                        351             31341  -22035  RISE       1
I__3804/I                                                                            LocalMux                       0             31341  -22035  RISE       1
I__3804/O                                                                            LocalMux                     330             31671  -22035  RISE       1
I__3805/I                                                                            InMux                          0             31671  -22035  RISE       1
I__3805/O                                                                            InMux                        259             31930  -22035  RISE       1
I__3806/I                                                                            CascadeMux                     0             31930  -22035  RISE       1
I__3806/O                                                                            CascadeMux                     0             31930  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_9_9_0/in2                  LogicCell40_SEQ_MODE_0000      0             31930  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_9_9_0/carryout             LogicCell40_SEQ_MODE_0000    231             32162  -22035  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_9_9_1/carryin    LogicCell40_SEQ_MODE_0000      0             32162  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_9_9_1/carryout   LogicCell40_SEQ_MODE_0000    126             32288  -22035  RISE       2
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryin          LogicCell40_SEQ_MODE_0000      0             32288  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNO_LC_9_9_2/carryout         LogicCell40_SEQ_MODE_0000    126             32414  -22035  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryin    LogicCell40_SEQ_MODE_0000      0             32414  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_9_9_3/carryout   LogicCell40_SEQ_MODE_0000    126             32540  -22035  RISE       1
I__3014/I                                                                            InMux                          0             32540  -22035  RISE       1
I__3014/O                                                                            InMux                        259             32800  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/in3        LogicCell40_SEQ_MODE_0000      0             32800  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_9_9_4/lcout      LogicCell40_SEQ_MODE_0000    316             33116  -22035  RISE       3
I__3187/I                                                                            LocalMux                       0             33116  -22035  RISE       1
I__3187/O                                                                            LocalMux                     330             33445  -22035  RISE       1
I__3188/I                                                                            InMux                          0             33445  -22035  RISE       1
I__3188/O                                                                            InMux                        259             33705  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/in3         LogicCell40_SEQ_MODE_0000      0             33705  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/lcout       LogicCell40_SEQ_MODE_0000    316             34020  -22035  RISE       2
I__3180/I                                                                            LocalMux                       0             34020  -22035  RISE       1
I__3180/O                                                                            LocalMux                     330             34350  -22035  RISE       1
I__3181/I                                                                            InMux                          0             34350  -22035  RISE       1
I__3181/O                                                                            InMux                        259             34609  -22035  RISE       1
I__3183/I                                                                            CascadeMux                     0             34609  -22035  RISE       1
I__3183/O                                                                            CascadeMux                     0             34609  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIBLGPB3_LC_9_10_2/in2       LogicCell40_SEQ_MODE_0000      0             34609  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNIBLGPB3_LC_9_10_2/carryout  LogicCell40_SEQ_MODE_0000    231             34841  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/carryin     LogicCell40_SEQ_MODE_0000      0             34841  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_9_10_3/carryout    LogicCell40_SEQ_MODE_0000    126             34967  -22035  RISE       1
I__3179/I                                                                            InMux                          0             34967  -22035  RISE       1
I__3179/O                                                                            InMux                        259             35227  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_9_10_4/in3       LogicCell40_SEQ_MODE_0000      0             35227  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_9_10_4/lcout     LogicCell40_SEQ_MODE_0000    316             35542  -22035  RISE       5
I__3171/I                                                                            LocalMux                       0             35542  -22035  RISE       1
I__3171/O                                                                            LocalMux                     330             35872  -22035  RISE       1
I__3174/I                                                                            InMux                          0             35872  -22035  RISE       1
I__3174/O                                                                            InMux                        259             36131  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_8_11_2/in3       LogicCell40_SEQ_MODE_0000      0             36131  -22035  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_8_11_2/lcout     LogicCell40_SEQ_MODE_0000    316             36447  -22035  RISE      13
I__2760/I                                                                            LocalMux                       0             36447  -22035  RISE       1
I__2760/O                                                                            LocalMux                     330             36777  -22035  RISE       1
I__2767/I                                                                            InMux                          0             36777  -22035  RISE       1
I__2767/O                                                                            InMux                        259             37036  -22035  RISE       1
beamY_RNIJDHE4C2_1_LC_7_12_2/in3                                                     LogicCell40_SEQ_MODE_0000      0             37036  -22035  RISE       1
beamY_RNIJDHE4C2_1_LC_7_12_2/lcout                                                   LogicCell40_SEQ_MODE_0000    316             37352  -22035  RISE       1
I__2741/I                                                                            LocalMux                       0             37352  -22035  RISE       1
I__2741/O                                                                            LocalMux                     330             37681  -22035  RISE       1
I__2742/I                                                                            InMux                          0             37681  -22035  RISE       1
I__2742/O                                                                            InMux                        259             37941  -22035  RISE       1
un114_pixel_6_1_5__font_un126_pixel_6_am_LC_8_11_6/in3                               LogicCell40_SEQ_MODE_0000      0             37941  -22035  RISE       1
un114_pixel_6_1_5__font_un126_pixel_6_am_LC_8_11_6/ltout                             LogicCell40_SEQ_MODE_0000    274             38214  -22035  FALL       1
I__2740/I                                                                            CascadeMux                     0             38214  -22035  FALL       1
I__2740/O                                                                            CascadeMux                     0             38214  -22035  FALL       1
beamX_RNIQ6MATS2_0_LC_8_11_7/in2                                                     LogicCell40_SEQ_MODE_0000      0             38214  -22035  FALL       1
beamX_RNIQ6MATS2_0_LC_8_11_7/lcout                                                   LogicCell40_SEQ_MODE_0000    379             38593  -22035  RISE       1
I__2736/I                                                                            LocalMux                       0             38593  -22035  RISE       1
I__2736/O                                                                            LocalMux                     330             38923  -22035  RISE       1
I__2737/I                                                                            InMux                          0             38923  -22035  RISE       1
I__2737/O                                                                            InMux                        259             39182  -22035  RISE       1
beamX_RNIB75H7E_0_LC_8_11_1/in3                                                      LogicCell40_SEQ_MODE_0000      0             39182  -22035  RISE       1
beamX_RNIB75H7E_0_LC_8_11_1/lcout                                                    LogicCell40_SEQ_MODE_0000    316             39498  -22035  RISE       1
I__2675/I                                                                            LocalMux                       0             39498  -22035  RISE       1
I__2675/O                                                                            LocalMux                     330             39827  -22035  RISE       1
I__2676/I                                                                            InMux                          0             39827  -22035  RISE       1
I__2676/O                                                                            InMux                        259             40087  -22035  RISE       1
un114_pixel_6_1_5__g0_3_LC_8_10_5/in3                                                LogicCell40_SEQ_MODE_0000      0             40087  -22035  RISE       1
un114_pixel_6_1_5__g0_3_LC_8_10_5/ltout                                              LogicCell40_SEQ_MODE_0000    267             40353  -22035  RISE       1
I__2713/I                                                                            CascadeMux                     0             40353  -22035  RISE       1
I__2713/O                                                                            CascadeMux                     0             40353  -22035  RISE       1
Pixel_1_LC_8_10_6/in2                                                                LogicCell40_SEQ_MODE_1000      0             40353  -22035  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__594/I                                                              Odrv4                                   0              1127  RISE       1
I__594/O                                                              Odrv4                                 351              1478  RISE       1
I__595/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__595/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__596/I                                                              LocalMux                                0              1765  RISE       1
I__596/O                                                              LocalMux                              330              2095  RISE       1
I__597/I                                                              IoInMux                                 0              2095  RISE       1
I__597/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__588/I                                                              Odrv4                                   0              4978  RISE       1
I__588/O                                                              Odrv4                                 351              5328  RISE       1
I__589/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__589/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__590/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__590/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__591/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__591/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__592/I                                                              LocalMux                                0              6191  RISE       1
I__592/O                                                              LocalMux                              330              6521  RISE       1
I__593/I                                                              IoInMux                                 0              6521  RISE       1
I__593/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      31
I__2684/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2684/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2685/I                                                             GlobalMux                               0              7397  RISE       1
I__2685/O                                                             GlobalMux                             154              7552  RISE       1
I__2699/I                                                             ClkMux                                  0              7552  RISE       1
I__2699/O                                                             ClkMux                                309              7860  RISE       1
Pixel_1_LC_8_10_6/clk                                                 LogicCell40_SEQ_MODE_1000               0              7860  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14332


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5932
---------------------------- ------
Clock To Out Delay            14332

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2696/I                                                               ClkMux                              0      7552               RISE  1       
I__2696/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_8_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_8_7/lcout           LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__2008/I                        Odrv4                      0      8400               FALL  1       
I__2008/O                        Odrv4                      372    8772               FALL  1       
I__2010/I                        Span4Mux_v                 0      8772               FALL  1       
I__2010/O                        Span4Mux_v                 372    9144               FALL  1       
I__2012/I                        Span4Mux_s3_v              0      9144               FALL  1       
I__2012/O                        Span4Mux_s3_v              337    9480               FALL  1       
I__2014/I                        LocalMux                   0      9480               FALL  1       
I__2014/O                        LocalMux                   309    9789               FALL  1       
I__2016/I                        IoInMux                    0      9789               FALL  1       
I__2016/O                        IoInMux                    217    10006              FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12244              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      12244              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14332              FALL  1       
HSync                            SimpleVGA                  0      14332              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14717


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6317
---------------------------- ------
Clock To Out Delay            14717

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2696/I                                                               ClkMux                              0      7552               RISE  1       
I__2696/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_8_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_8_7/lcout                LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__2009/I                             Odrv12                     0      8400               FALL  1       
I__2009/O                             Odrv12                     540    8940               FALL  1       
I__2011/I                             Span12Mux_s6_h             0      8940               FALL  1       
I__2011/O                             Span12Mux_s6_h             281    9221               FALL  1       
I__2013/I                             Sp12to4                    0      9221               FALL  1       
I__2013/O                             Sp12to4                    449    9670               FALL  1       
I__2015/I                             Span4Mux_s1_v              0      9670               FALL  1       
I__2015/O                             Span4Mux_s1_v              196    9866               FALL  1       
I__2017/I                             LocalMux                   0      9866               FALL  1       
I__2017/O                             LocalMux                   309    10175              FALL  1       
I__2018/I                             IoInMux                    0      10175              FALL  1       
I__2018/O                             IoInMux                    217    10392              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10392              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12629              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12629              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14717              FALL  1       
HSyncDebug                            SimpleVGA                  0      14717              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14268


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5868
---------------------------- ------
Clock To Out Delay            14268

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2699/I                                                               ClkMux                              0      7552               RISE  1       
I__2699/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_8_10_6/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_8_10_6/lcout          LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__2702/I                        Odrv4                      0      8400               RISE  1       
I__2702/O                        Odrv4                      351    8751               RISE  1       
I__2704/I                        Span4Mux_v                 0      8751               RISE  1       
I__2704/O                        Span4Mux_v                 351    9101               RISE  1       
I__2706/I                        Span4Mux_s2_v              0      9101               RISE  1       
I__2706/O                        Span4Mux_s2_v              252    9354               RISE  1       
I__2708/I                        LocalMux                   0      9354               RISE  1       
I__2708/O                        LocalMux                   330    9684               RISE  1       
I__2710/I                        IoInMux                    0      9684               RISE  1       
I__2710/O                        IoInMux                    259    9943               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9943               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12180              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12180              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14268              FALL  1       
Pixel                            SimpleVGA                  0      14268              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14282


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5882
---------------------------- ------
Clock To Out Delay            14282

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2699/I                                                               ClkMux                              0      7552               RISE  1       
I__2699/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_8_10_6/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_8_10_6/lcout               LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__2701/I                             Odrv4                      0      8400               RISE  1       
I__2701/O                             Odrv4                      351    8751               RISE  1       
I__2703/I                             Span4Mux_h                 0      8751               RISE  1       
I__2703/O                             Span4Mux_h                 302    9052               RISE  1       
I__2705/I                             Span4Mux_s3_v              0      9052               RISE  1       
I__2705/O                             Span4Mux_s3_v              316    9368               RISE  1       
I__2707/I                             LocalMux                   0      9368               RISE  1       
I__2707/O                             LocalMux                   330    9698               RISE  1       
I__2709/I                             IoInMux                    0      9698               RISE  1       
I__2709/O                             IoInMux                    259    9957               RISE  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9957               RISE  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12194              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12194              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14282              FALL  1       
PixelDebug                            SimpleVGA                  0      14282              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14332


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5932
---------------------------- ------
Clock To Out Delay            14332

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2693/I                                                               ClkMux                              0      7552               RISE  1       
I__2693/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_5_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_5_8_6/lcout           LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1377/I                        Odrv4                      0      8400               FALL  1       
I__1377/O                        Odrv4                      372    8772               FALL  1       
I__1378/I                        Span4Mux_v                 0      8772               FALL  1       
I__1378/O                        Span4Mux_v                 372    9144               FALL  1       
I__1380/I                        Span4Mux_s3_v              0      9144               FALL  1       
I__1380/O                        Span4Mux_s3_v              337    9480               FALL  1       
I__1382/I                        LocalMux                   0      9480               FALL  1       
I__1382/O                        LocalMux                   309    9789               FALL  1       
I__1384/I                        IoInMux                    0      9789               FALL  1       
I__1384/O                        IoInMux                    217    10006              FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12244              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12244              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14332              FALL  1       
VSync                            SimpleVGA                  0      14332              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14879


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6479
---------------------------- ------
Clock To Out Delay            14879

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2693/I                                                               ClkMux                              0      7552               RISE  1       
I__2693/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_5_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_5_8_6/lcout                LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1377/I                             Odrv4                      0      8400               FALL  1       
I__1377/O                             Odrv4                      372    8772               FALL  1       
I__1379/I                             Span4Mux_v                 0      8772               FALL  1       
I__1379/O                             Span4Mux_v                 372    9144               FALL  1       
I__1381/I                             Span4Mux_v                 0      9144               FALL  1       
I__1381/O                             Span4Mux_v                 372    9515               FALL  1       
I__1383/I                             Span4Mux_s0_v              0      9515               FALL  1       
I__1383/O                             Span4Mux_s0_v              189    9705               FALL  1       
I__1385/I                             IoSpan4Mux                 0      9705               FALL  1       
I__1385/O                             IoSpan4Mux                 323    10027              FALL  1       
I__1386/I                             LocalMux                   0      10027              FALL  1       
I__1386/O                             LocalMux                   309    10336              FALL  1       
I__1387/I                             IoInMux                    0      10336              FALL  1       
I__1387/O                             IoInMux                    217    10553              FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10553              FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12791              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12791              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14879              FALL  1       
VSyncDebug                            SimpleVGA                  0      14879              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13926


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5526
---------------------------- ------
Clock To Out Delay            13926

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2696/I                                                               ClkMux                              0      7552               RISE  1       
I__2696/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_8_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_8_7/lcout           LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__2008/I                        Odrv4                      0      8400               RISE  1       
I__2008/O                        Odrv4                      351    8751               RISE  1       
I__2010/I                        Span4Mux_v                 0      8751               RISE  1       
I__2010/O                        Span4Mux_v                 351    9101               RISE  1       
I__2012/I                        Span4Mux_s3_v              0      9101               RISE  1       
I__2012/O                        Span4Mux_s3_v              316    9417               RISE  1       
I__2014/I                        LocalMux                   0      9417               RISE  1       
I__2014/O                        LocalMux                   330    9747               RISE  1       
I__2016/I                        IoInMux                    0      9747               RISE  1       
I__2016/O                        IoInMux                    259    10006              RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12012              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      12012              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13926              RISE  1       
HSync                            SimpleVGA                  0      13926              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14284


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5884
---------------------------- ------
Clock To Out Delay            14284

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2696/I                                                               ClkMux                              0      7552               RISE  1       
I__2696/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_8_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_8_7/lcout                LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__2009/I                             Odrv12                     0      8400               RISE  1       
I__2009/O                             Odrv12                     491    8891               RISE  1       
I__2011/I                             Span12Mux_s6_h             0      8891               RISE  1       
I__2011/O                             Span12Mux_s6_h             252    9144               RISE  1       
I__2013/I                             Sp12to4                    0      9144               RISE  1       
I__2013/O                             Sp12to4                    428    9571               RISE  1       
I__2015/I                             Span4Mux_s1_v              0      9571               RISE  1       
I__2015/O                             Span4Mux_s1_v              203    9775               RISE  1       
I__2017/I                             LocalMux                   0      9775               RISE  1       
I__2017/O                             LocalMux                   330    10104              RISE  1       
I__2018/I                             IoInMux                    0      10104              RISE  1       
I__2018/O                             IoInMux                    259    10364              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10364              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12370              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12370              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14284              RISE  1       
HSyncDebug                            SimpleVGA                  0      14284              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13842


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5442
---------------------------- ------
Clock To Out Delay            13842

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2699/I                                                               ClkMux                              0      7552               RISE  1       
I__2699/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_8_10_6/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_8_10_6/lcout          LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__2702/I                        Odrv4                      0      8400               FALL  1       
I__2702/O                        Odrv4                      372    8772               FALL  1       
I__2704/I                        Span4Mux_v                 0      8772               FALL  1       
I__2704/O                        Span4Mux_v                 372    9144               FALL  1       
I__2706/I                        Span4Mux_s2_v              0      9144               FALL  1       
I__2706/O                        Span4Mux_s2_v              252    9396               FALL  1       
I__2708/I                        LocalMux                   0      9396               FALL  1       
I__2708/O                        LocalMux                   309    9705               FALL  1       
I__2710/I                        IoInMux                    0      9705               FALL  1       
I__2710/O                        IoInMux                    217    9922               FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9922               FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11928              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11928              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13842              RISE  1       
Pixel                            SimpleVGA                  0      13842              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13870


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5470
---------------------------- ------
Clock To Out Delay            13870

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2699/I                                                               ClkMux                              0      7552               RISE  1       
I__2699/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_8_10_6/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_8_10_6/lcout               LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__2701/I                             Odrv4                      0      8400               FALL  1       
I__2701/O                             Odrv4                      372    8772               FALL  1       
I__2703/I                             Span4Mux_h                 0      8772               FALL  1       
I__2703/O                             Span4Mux_h                 316    9087               FALL  1       
I__2705/I                             Span4Mux_s3_v              0      9087               FALL  1       
I__2705/O                             Span4Mux_s3_v              337    9424               FALL  1       
I__2707/I                             LocalMux                   0      9424               FALL  1       
I__2707/O                             LocalMux                   309    9733               FALL  1       
I__2709/I                             IoInMux                    0      9733               FALL  1       
I__2709/O                             IoInMux                    217    9950               FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9950               FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11956              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      11956              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13870              RISE  1       
PixelDebug                            SimpleVGA                  0      13870              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13926


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5526
---------------------------- ------
Clock To Out Delay            13926

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2693/I                                                               ClkMux                              0      7552               RISE  1       
I__2693/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_5_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_5_8_6/lcout           LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1377/I                        Odrv4                      0      8400               RISE  1       
I__1377/O                        Odrv4                      351    8751               RISE  1       
I__1378/I                        Span4Mux_v                 0      8751               RISE  1       
I__1378/O                        Span4Mux_v                 351    9101               RISE  1       
I__1380/I                        Span4Mux_s3_v              0      9101               RISE  1       
I__1380/O                        Span4Mux_s3_v              316    9417               RISE  1       
I__1382/I                        LocalMux                   0      9417               RISE  1       
I__1382/O                        LocalMux                   330    9747               RISE  1       
I__1384/I                        IoInMux                    0      9747               RISE  1       
I__1384/O                        IoInMux                    259    10006              RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12012              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12012              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13926              RISE  1       
VSync                            SimpleVGA                  0      13926              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14452


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6052
---------------------------- ------
Clock To Out Delay            14452

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__594/I                                                                Odrv4                               0      1127               RISE  1       
I__594/O                                                                Odrv4                               351    1478               RISE  1       
I__595/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__595/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__596/I                                                                LocalMux                            0      1765               RISE  1       
I__596/O                                                                LocalMux                            330    2095               RISE  1       
I__597/I                                                                IoInMux                             0      2095               RISE  1       
I__597/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__588/I                                                                Odrv4                               0      4978               RISE  1       
I__588/O                                                                Odrv4                               351    5328               RISE  1       
I__589/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__589/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__590/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__590/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__591/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__591/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__592/I                                                                LocalMux                            0      6191               RISE  1       
I__592/O                                                                LocalMux                            330    6521               RISE  1       
I__593/I                                                                IoInMux                             0      6521               RISE  1       
I__593/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  31      
I__2684/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2684/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2685/I                                                               GlobalMux                           0      7397               RISE  1       
I__2685/O                                                               GlobalMux                           154    7552               RISE  1       
I__2693/I                                                               ClkMux                              0      7552               RISE  1       
I__2693/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_5_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_5_8_6/lcout                LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1377/I                             Odrv4                      0      8400               RISE  1       
I__1377/O                             Odrv4                      351    8751               RISE  1       
I__1379/I                             Span4Mux_v                 0      8751               RISE  1       
I__1379/O                             Span4Mux_v                 351    9101               RISE  1       
I__1381/I                             Span4Mux_v                 0      9101               RISE  1       
I__1381/O                             Span4Mux_v                 351    9452               RISE  1       
I__1383/I                             Span4Mux_s0_v              0      9452               RISE  1       
I__1383/O                             Span4Mux_s0_v              203    9656               RISE  1       
I__1385/I                             IoSpan4Mux                 0      9656               RISE  1       
I__1385/O                             IoSpan4Mux                 288    9943               RISE  1       
I__1386/I                             LocalMux                   0      9943               RISE  1       
I__1386/O                             LocalMux                   330    10273              RISE  1       
I__1387/I                             IoInMux                    0      10273              RISE  1       
I__1387/O                             IoInMux                    259    10532              RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10532              RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12538              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12538              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14452              RISE  1       
VSyncDebug                            SimpleVGA                  0      14452              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

