m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/divisor8bits/simulation/qsim
Edivisor8bits
Z1 w1731959068
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 2
R0
Z9 8divisor8bits.vho
Z10 Fdivisor8bits.vho
l0
L37 1
VmHIHn6jkddHhHY5H1:2a11
!s100 MDm9M7O2:Mh9LlEJ6mZaF3
Z11 OV;C;2020.1;71
32
Z12 !s110 1731959071
!i10b 1
Z13 !s108 1731959070.000000
Z14 !s90 -work|work|divisor8bits.vho|
Z15 !s107 divisor8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 12 divisor8bits 0 22 mHIHn6jkddHhHY5H1:2a11
!i122 2
l519
L81 4622
VXz<X3RioN?9YhBbSbGT_12
!s100 agZRgMJ:0MDQK[7[F8fl12
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Edivisor8bits_vhd_vec_tst
Z18 w1731959066
R6
R7
!i122 3
R0
Z19 8Waveform.vwf.vht
Z20 FWaveform.vwf.vht
l0
L32 1
VlccgUWPKDh1=d[OJUfd_l0
!s100 @VE7kO]@2hO^LQ7]DczNB2
R11
32
R12
!i10b 1
Z21 !s108 1731959071.000000
Z22 !s90 -work|work|Waveform.vwf.vht|
Z23 !s107 Waveform.vwf.vht|
!i113 1
R16
R17
Adivisor8bits_arch
R6
R7
Z24 DEx4 work 24 divisor8bits_vhd_vec_tst 0 22 lccgUWPKDh1=d[OJUfd_l0
!i122 3
l49
L34 1667
V:dgm;c<Y1hBnFDc;72gY=1
!s100 bVJ1S3Gk=@ShVl>H7:6hm1
R11
32
R12
!i10b 1
R21
R22
R23
!i113 1
R16
R17
