Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 18 10:30:50 2023
| Host         : DESKTOP-7BS24K6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys_alu_timing_summary_routed.rpt -pb nexys_alu_timing_summary_routed.pb -rpx nexys_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.530        0.000                      0                   71        0.159        0.000                      0                   71        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.530        0.000                      0                   71        0.159        0.000                      0                   71        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.490ns (22.959%)  route 5.000ns (77.041%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.622     5.225    CLK100_IBUF_BUFG
    SLICE_X54Y88         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDSE (Prop_fdse_C_Q)         0.518     5.743 r  ANreg_reg[5]/Q
                         net (fo=17, routed)          0.725     6.467    AN_OBUF[5]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.150     6.617 r  semseg[1]_i_65/O
                         net (fo=2, routed)           1.690     8.307    semseg[1]_i_65_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.633 f  semseg[2]_i_80/O
                         net (fo=1, routed)           0.648     9.281    semseg[2]_i_80_n_0
    SLICE_X72Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  semseg[2]_i_36/O
                         net (fo=1, routed)           0.970    10.375    semseg[2]_i_36_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I3_O)        0.124    10.499 f  semseg[2]_i_13/O
                         net (fo=1, routed)           0.803    11.302    semseg[2]_i_13_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    11.426 r  semseg[2]_i_5/O
                         net (fo=1, routed)           0.165    11.591    semseg[2]_i_5_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.715 r  semseg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.715    semseg[2]
    SLICE_X54Y95         FDRE                                         r  semseg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  semseg_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)        0.077    15.244    semseg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.366ns (21.302%)  route 5.046ns (78.698%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.622     5.225    CLK100_IBUF_BUFG
    SLICE_X54Y88         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDSE (Prop_fdse_C_Q)         0.518     5.743 r  ANreg_reg[5]/Q
                         net (fo=17, routed)          0.725     6.467    AN_OBUF[5]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.150     6.617 r  semseg[1]_i_65/O
                         net (fo=2, routed)           1.687     8.304    semseg[1]_i_65_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.630 f  semseg[1]_i_24/O
                         net (fo=1, routed)           0.765     9.395    semseg[1]_i_24_n_0
    SLICE_X72Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.519 r  semseg[1]_i_11/O
                         net (fo=1, routed)           1.302    10.821    semseg[1]_i_11_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  semseg[1]_i_5/O
                         net (fo=1, routed)           0.568    11.513    semseg[1]_i_5_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.637 r  semseg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.637    semseg[1]
    SLICE_X53Y93         FDRE                                         r  semseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  semseg_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.031    15.198    semseg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 ANreg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.076ns (21.785%)  route 3.863ns (78.215%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.624     5.227    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDSE (Prop_fdse_C_Q)         0.456     5.683 r  ANreg_reg[3]/Q
                         net (fo=11, routed)          0.988     6.670    AN_OBUF[3]
    SLICE_X52Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.794 f  semseg[3]_i_117/O
                         net (fo=3, routed)           1.206     8.000    semseg[3]_i_117_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.124 f  semseg[3]_i_61/O
                         net (fo=1, routed)           0.436     8.560    semseg[3]_i_61_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.684 r  semseg[3]_i_24/O
                         net (fo=1, routed)           0.686     9.370    semseg[3]_i_24_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.494 r  semseg[3]_i_6/O
                         net (fo=1, routed)           0.548    10.042    semseg[3]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124    10.166 r  semseg[3]_i_2/O
                         net (fo=1, routed)           0.000    10.166    semseg[3]
    SLICE_X53Y94         FDRE                                         r  semseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  semseg_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.029    15.196    semseg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 ANreg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.304ns (27.311%)  route 3.471ns (72.689%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.623     5.226    CLK100_IBUF_BUFG
    SLICE_X53Y89         FDSE                                         r  ANreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDSE (Prop_fdse_C_Q)         0.456     5.682 r  ANreg_reg[0]/Q
                         net (fo=11, routed)          1.236     6.917    AN_OBUF[0]
    SLICE_X53Y93         LUT5 (Prop_lut5_I0_O)        0.150     7.067 r  ANreg[0]_i_2/O
                         net (fo=3, routed)           0.809     7.877    ANreg[0]_i_2_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I0_O)        0.326     8.203 r  semseg[3]_i_26/O
                         net (fo=4, routed)           0.519     8.722    semseg[3]_i_26_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.846 r  semseg[0]_i_11/O
                         net (fo=1, routed)           0.755     9.601    semseg[0]_i_11_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.725 r  semseg[0]_i_4/O
                         net (fo=1, routed)           0.151     9.876    semseg[0]_i_4_n_0
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.000 r  semseg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.000    semseg[0]
    SLICE_X53Y94         FDRE                                         r  semseg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  semseg_reg[0]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.031    15.198    semseg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.934ns (21.159%)  route 3.480ns (78.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.231    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.830     6.516    counter_reg[5]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.152     6.668 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.298     6.966    ANreg[7]_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.292 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.353     9.645    ANreg[7]_i_1_n_0
    SLICE_X32Y86         FDSE                                         r  ANreg_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.938    CLK100_IBUF_BUFG
    SLICE_X32Y86         FDSE                                         r  ANreg_reg[4]_lopt_replica/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X32Y86         FDSE (Setup_fdse_C_CE)      -0.205    14.884    ANreg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.934ns (21.409%)  route 3.429ns (78.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.231    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.830     6.516    counter_reg[5]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.152     6.668 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.298     6.966    ANreg[7]_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.292 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.301     9.593    ANreg[7]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  ANreg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.942    CLK100_IBUF_BUFG
    SLICE_X33Y91         FDSE                                         r  ANreg_reg[2]_lopt_replica/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X33Y91         FDSE (Setup_fdse_C_CE)      -0.205    14.888    ANreg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.934ns (22.119%)  route 3.289ns (77.881%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.231    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.830     6.516    counter_reg[5]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.152     6.668 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.298     6.966    ANreg[7]_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.292 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          2.161     9.453    ANreg[7]_i_1_n_0
    SLICE_X33Y92         FDSE                                         r  ANreg_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.942    CLK100_IBUF_BUFG
    SLICE_X33Y92         FDSE                                         r  ANreg_reg[3]_lopt_replica/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X33Y92         FDSE (Setup_fdse_C_CE)      -0.205    14.888    ANreg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.934ns (23.814%)  route 2.988ns (76.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.231    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.830     6.516    counter_reg[5]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.152     6.668 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.298     6.966    ANreg[7]_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.292 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          1.861     9.153    ANreg[7]_i_1_n_0
    SLICE_X56Y92         FDSE                                         r  ANreg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.927    CLK100_IBUF_BUFG
    SLICE_X56Y92         FDSE                                         r  ANreg_reg[6]_lopt_replica/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X56Y92         FDSE (Setup_fdse_C_CE)      -0.169    14.981    ANreg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.934ns (25.672%)  route 2.704ns (74.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.231    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.830     6.516    counter_reg[5]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.152     6.668 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.298     6.966    ANreg[7]_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.292 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          1.577     8.869    ANreg[7]_i_1_n_0
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503    14.926    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[1]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X52Y91         FDSE (Setup_fdse_C_CE)      -0.205    14.944    ANreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.934ns (25.672%)  route 2.704ns (74.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.231    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.830     6.516    counter_reg[5]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.152     6.668 f  ANreg[7]_i_2/O
                         net (fo=1, routed)           0.298     6.966    ANreg[7]_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.292 r  ANreg[7]_i_1/O
                         net (fo=15, routed)          1.577     8.869    ANreg[7]_i_1_n_0
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503    14.926    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[2]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X52Y91         FDSE (Setup_fdse_C_CE)      -0.205    14.944    ANreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ANreg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.078%)  route 0.361ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.482    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  ANreg_reg[1]/Q
                         net (fo=8, routed)           0.361     1.984    AN_OBUF[1]
    SLICE_X33Y91         FDSE                                         r  ANreg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X33Y91         FDSE                                         r  ANreg_reg[2]_lopt_replica/C
                         clock pessimism             -0.250     1.755    
    SLICE_X33Y91         FDSE (Hold_fdse_C_D)         0.070     1.825    ANreg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 semseg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.761%)  route 0.163ns (46.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.564     1.483    CLK100_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  semseg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  semseg_reg[3]/Q
                         net (fo=8, routed)           0.163     1.787    semseg_reg_n_0_[3]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.048     1.835 r  CDr_i_1/O
                         net (fo=1, routed)           0.000     1.835    CDr_i_1_n_0
    SLICE_X53Y92         FDSE                                         r  CDr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.998    CLK100_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  CDr_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDSE (Hold_fdse_C_D)         0.107     1.605    CDr_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.564     1.483    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.144     1.768    counter_reg_n_0_[0]
    SLICE_X65Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    p_0_in[5]
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.835     2.000    CLK100_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.092     1.575    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 semseg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.363%)  route 0.163ns (46.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.564     1.483    CLK100_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  semseg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  semseg_reg[3]/Q
                         net (fo=8, routed)           0.163     1.787    semseg_reg_n_0_[3]
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  CAr_i_2/O
                         net (fo=1, routed)           0.000     1.832    CAr_i_2_n_0
    SLICE_X53Y92         FDSE                                         r  CAr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.998    CLK100_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  CAr_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDSE (Hold_fdse_C_D)         0.091     1.589    CAr_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ANreg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.476%)  route 0.460ns (76.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.482    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  ANreg_reg[4]/Q
                         net (fo=6, routed)           0.460     2.083    AN_OBUF[4]
    SLICE_X50Y84         FDSE                                         r  ANreg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.829     1.994    CLK100_IBUF_BUFG
    SLICE_X50Y84         FDSE                                         r  ANreg_reg[5]_lopt_replica/C
                         clock pessimism             -0.250     1.743    
    SLICE_X50Y84         FDSE (Hold_fdse_C_D)         0.089     1.832    ANreg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.993%)  route 0.185ns (53.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.481    CLK100_IBUF_BUFG
    SLICE_X54Y88         FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDSE (Prop_fdse_C_Q)         0.164     1.645 r  ANreg_reg[5]/Q
                         net (fo=17, routed)          0.185     1.830    AN_OBUF[5]
    SLICE_X56Y87         FDSE                                         r  ANreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.996    CLK100_IBUF_BUFG
    SLICE_X56Y87         FDSE                                         r  ANreg_reg[6]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X56Y87         FDSE (Hold_fdse_C_D)         0.059     1.575    ANreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ANreg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.713%)  route 0.454ns (76.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.482    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  ANreg_reg[3]/Q
                         net (fo=11, routed)          0.454     2.077    AN_OBUF[3]
    SLICE_X32Y86         FDSE                                         r  ANreg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     2.002    CLK100_IBUF_BUFG
    SLICE_X32Y86         FDSE                                         r  ANreg_reg[4]_lopt_replica/C
                         clock pessimism             -0.250     1.751    
    SLICE_X32Y86         FDSE (Hold_fdse_C_D)         0.070     1.821    ANreg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.564     1.483    CLK100_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.182     1.807    counter_reg[6]
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.043     1.850 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.850    p_0_in[8]
    SLICE_X65Y84         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.834     1.999    CLK100_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 minus_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minus_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.482    CLK100_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  minus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  minus_reg/Q
                         net (fo=2, routed)           0.174     1.820    minus
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  minus_i_1/O
                         net (fo=1, routed)           0.000     1.865    minus_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  minus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.998    CLK100_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  minus_reg/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120     1.602    minus_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ANreg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.628%)  route 0.456ns (76.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.482    CLK100_IBUF_BUFG
    SLICE_X52Y91         FDSE                                         r  ANreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  ANreg_reg[2]/Q
                         net (fo=14, routed)          0.456     2.079    AN_OBUF[2]
    SLICE_X33Y92         FDSE                                         r  ANreg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.841     2.006    CLK100_IBUF_BUFG
    SLICE_X33Y92         FDSE                                         r  ANreg_reg[3]_lopt_replica/C
                         clock pessimism             -0.250     1.755    
    SLICE_X33Y92         FDSE (Hold_fdse_C_D)         0.059     1.814    ANreg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89    ANreg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    ANreg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    ANreg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X33Y91    ANreg_reg[2]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    ANreg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X33Y92    ANreg_reg[3]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    ANreg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y86    ANreg_reg[4]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y88    ANreg_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    ANreg_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y84    counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84    counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84    counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84    counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84    counter_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    ANreg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    semseg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    semseg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    semseg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y86    ANreg_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    ANreg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    LEDr_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89    ANreg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89    ANreg_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ANreg_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ANreg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ANreg_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ANreg_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y91    ANreg_reg[2]_lopt_replica/C



