LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY pc IS
PORT(
		d	:in std_logic_vector(31downto0);
		ld	:in std_logic;
		clr: in std_logic;
		clk: in std_logic;
		inc: in std_logic;
		q	:out std_logic_vector(31downto0));
END pc;

ARCHEITECTURE description OF pc IS 
BEGIN 

END description;