

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Fri Dec 14 14:26:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  180098|  180098|  180098|  180098|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    4032|    4032|        42|          -|          -|    96|    no    |
        | + Loop 1.1              |      40|      40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |       8|       8|         2|          -|          -|     4|    no    |
        |- Loop 2                 |  176064|  176064|      1834|          -|          -|    96|    no    |
        | + Loop 2.1              |    1832|    1832|       458|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1          |     456|     456|       114|          -|          -|     4|    no    |
        |   +++ Loop 2.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     823|    387|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    285|
|Register         |        -|      -|     435|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1606|   1383|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U81  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U82  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_1_fu_247_p2       |     +    |      0|  26|  12|           7|           1|
    |co_2_fu_370_p2       |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_354_p2        |     +    |      0|  14|   9|           3|           1|
    |h_2_fu_505_p2        |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_517_p2        |     +    |      0|  11|   8|           2|           1|
    |n_1_fu_624_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp_12_fu_654_p2     |     +    |      0|  17|   9|           4|           4|
    |tmp_15_fu_302_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_18_fu_460_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_21_fu_343_p2     |     +    |      0|  44|  18|          13|          13|
    |tmp_22_fu_602_p2     |     +    |      0|  44|  18|          13|          13|
    |tmp_23_fu_527_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_26_fu_563_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_29_fu_592_p2     |     +    |      0|  50|  20|          15|          15|
    |tmp_30_fu_634_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_31_fu_663_p2     |     +    |      0|  50|  20|          15|          15|
    |tmp_8_fu_404_p2      |     +    |      0|  38|  16|          11|          11|
    |tmp_9_fu_554_p2      |     +    |      0|  17|   9|           4|           4|
    |w_1_fu_348_p2        |     +    |      0|  14|   9|           3|           1|
    |w_2_fu_612_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_11_fu_422_p2     |     -    |      0|  35|  15|          10|          10|
    |tmp_13_fu_432_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_17_fu_327_p2     |     -    |      0|  44|  18|          13|          13|
    |tmp_20_fu_485_p2     |     -    |      0|  44|  18|          13|          13|
    |tmp_25_fu_538_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_3_fu_282_p2      |     -    |      0|  38|  16|          11|          11|
    |exitcond1_fu_511_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_491_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_442_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_364_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond5_fu_333_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond6_fu_292_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond7_fu_241_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_618_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_544_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_644_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 823| 387|         265|         245|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  129|         28|    1|         28|
    |co1_reg_150        |    9|          2|    7|         14|
    |co_reg_116         |    9|          2|    7|         14|
    |grp_fu_231_p0      |   15|          3|   32|         96|
    |grp_fu_231_p1      |   15|          3|   32|         96|
    |h2_reg_161         |    9|          2|    3|          6|
    |h_reg_127          |    9|          2|    3|          6|
    |m_reg_197          |    9|          2|    2|          4|
    |n_reg_220          |    9|          2|    2|          4|
    |output_r_address0  |   21|          4|   12|         48|
    |output_r_d0        |   15|          3|   32|         96|
    |sum_1_reg_208      |    9|          2|   32|         64|
    |sum_reg_185        |    9|          2|   32|         64|
    |w3_reg_173         |    9|          2|    3|          6|
    |w_reg_139          |    9|          2|    3|          6|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  285|         61|  203|        552|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  27|   0|   27|          0|
    |bias_addr_reg_686      |   7|   0|    7|          0|
    |co1_reg_150            |   7|   0|    7|          0|
    |co_1_reg_676           |   7|   0|    7|          0|
    |co_2_reg_720           |   7|   0|    7|          0|
    |co_reg_116             |   7|   0|    7|          0|
    |h2_reg_161             |   3|   0|    3|          0|
    |h_reg_127              |   3|   0|    3|          0|
    |input_load_reg_817     |  32|   0|   32|          0|
    |m_1_reg_769            |   2|   0|    2|          0|
    |m_reg_197              |   2|   0|    2|          0|
    |n_1_reg_797            |   2|   0|    2|          0|
    |n_reg_220              |   2|   0|    2|          0|
    |output_addr_1_reg_784  |  12|   0|   12|          0|
    |output_load_reg_832    |  32|   0|   32|          0|
    |sum_1_reg_208          |  32|   0|   32|          0|
    |sum_reg_185            |  32|   0|   32|          0|
    |tmp_14_reg_822         |  32|   0|   32|          0|
    |tmp_17_cast_reg_681    |  11|   0|   12|          1|
    |tmp_17_reg_694         |  12|   0|   13|          1|
    |tmp_20_reg_748         |  12|   0|   13|          1|
    |tmp_21_reg_702         |  13|   0|   13|          0|
    |tmp_22_cast_reg_730    |  11|   0|   11|          0|
    |tmp_25_cast_reg_735    |  11|   0|   12|          1|
    |tmp_25_reg_774         |  11|   0|   11|          0|
    |tmp_29_reg_779         |  14|   0|   15|          1|
    |tmp_4_reg_837          |  32|   0|   32|          0|
    |tmp_5_reg_743          |   3|   0|    4|          1|
    |tmp_8_reg_725          |  10|   0|   11|          1|
    |tmp_s_reg_756          |   3|   0|    4|          1|
    |w3_reg_173             |   3|   0|    3|          0|
    |w_1_reg_707            |   3|   0|    3|          0|
    |w_2_reg_789            |   3|   0|    3|          0|
    |w_reg_139              |   3|   0|    3|          0|
    |weight_load_reg_812    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 435|   0|  443|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |   10|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    7|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   12|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
|output_r_q0        |  in |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

