--- a/project/nf_sume_ddr3A_ex/nf_sume_ddr3A_ex.srcs/sources_1/ip/nf_sume_ddr3A/nf_sume_ddr3A/example_design/rtl/example_top.v	2017-05-25 11:54:25.565877016 +0100
+++ b/project/nf_sume_ddr3A_ex/nf_sume_ddr3A_ex.srcs/sources_1/ip/nf_sume_ddr3A/nf_sume_ddr3A/example_design/rtl/example_top.v	2017-05-25 12:01:15.437877281 +0100
    !
    ! Copyright (C) 2015 Digilent Inc.
    ! All rights reserved.
    !
    ! @NETFPGA_LICENSE_HEADER_START@
    !
    ! Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
    ! license agreements.  See the NOTICE file distributed with this work for
    ! additional information regarding copyright ownership.  NetFPGA licenses this
    ! file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
    ! "License"); you may not use this file except in compliance with the
    ! License.  You may obtain a copy of the License at:
    !
    !   http://www.netfpga-cic.org
    !
    ! Unless required by applicable law or agreed to in writing, Work distributed
    ! under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
    ! CONDITIONS OF ANY KIND, either express or implied.  See the License for the
    ! specific language governing permissions and limitations under the License.
    !
    ! @NETFPGA_LICENSE_HEADER_END@
    !
@@ -245,14 +245,21 @@
 
    // Inputs
    
-   // Single-ended system clock
-   input                                        sys_clk_i,
-   
-   // Single-ended iodelayctrl clk (reference clock)
-   input                                        clk_ref_i,
+   // Differential system clocks
+   input                                        sys_clk_p,
+   input                                        sys_clk_n,
+   // differential iodelayctrl clk (reference clock)
+   input                                        clk_ref_p,
+   input                                        clk_ref_n,
+
+   inout                                        iic_fpga_scl_io,
+   inout                                        iic_fpga_sda_io,
+   output [1:0]                                 iic_reset,
+   input                                        uart_rxd,
+   output                                       uart_txd,
 
-   output                                       tg_compare_error,
-   output                                       init_calib_complete,
+   output                                       led_mmcm_locked,
+   output                                       led_init_done,
    
       
 
@@ -301,7 +308,12 @@
       
 
   // Wire declarations
-      
+    
+  wire                              sys_clk_i;
+  wire                              clk_ref_i;
+  wire                              tg_compare_error;
+  wire                              init_calib_complete;  
+  
   wire                              clk;
   wire                              rst;
   wire                              mmcm_locked;
@@ -1458,6 +1470,38 @@
     end
  endgenerate
 
+IBUFGDS # (
+    .DIFF_TERM      ("TRUE"),
+    .IBUF_LOW_PWR   ("FALSE")
+) u_ibufg_sys_clk (
+    .I              (sys_clk_p),
+    .IB             (sys_clk_n),
+    .O              (sys_clk_i)
+);
+
+IBUFGDS # (
+    .DIFF_TERM      ("TRUE"),
+    .IBUF_LOW_PWR   ("FALSE")
+) u_ibufg_clk_ref (
+    .I              (clk_ref_p),
+    .IB             (clk_ref_n),
+    .O              (clk_ref_i)
+);
+
+system_wrapper system_i (
+    .gpio_in_0              ({tg_compare_error, init_calib_complete}),
+    .iic_fpga_scl_io        (iic_fpga_scl_io),
+    .iic_fpga_sda_io        (iic_fpga_sda_io),
+    .iic_reset              (iic_reset),
+    .reset                  (sys_rst),
+    .sysclk                 (clk_ref_i),
+    .uart_rxd               (uart_rxd),
+    .uart_txd               (uart_txd)
+);       
+
+assign led_mmcm_locked = mmcm_locked;
+assign led_init_done = init_calib_complete;
+        
        
 `ifdef SKIP_CALIB
   //***************************************************************************

