  module pop ( input in, 
								input ret,
								output reg [3:0]out, 
								//output reg out2,
								//output reg out1,
								//output reg out0,
								output reg lifoOut);
								//output reg fifoOut);   
								

	always @ (posedge ret)
			begin 	//pop
			  out <= {out[2:0], 1'b0};
			  lifoOut <= out[3];
			end
endmodule