
SnakeGameV0.0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be1c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010c8  0800bfbc  0800bfbc  0000cfbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d084  0800d084  0000f078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d084  0800d084  0000e084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d08c  0800d08c  0000f078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d08c  0800d08c  0000e08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d090  0800d090  0000e090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800d094  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000067b0  20000078  0800d10c  0000f078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006828  0800d10c  0000f828  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025be6  00000000  00000000  0000f0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005831  00000000  00000000  00034c8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fd8  00000000  00000000  0003a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001894  00000000  00000000  0003c498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f05d  00000000  00000000  0003dd2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029473  00000000  00000000  0005cd89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0070  00000000  00000000  000861fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013626c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f74  00000000  00000000  001362b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ac  00000000  00000000  0013f224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bfa4 	.word	0x0800bfa4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800bfa4 	.word	0x0800bfa4

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	20005108 	.word	0x20005108
	...

08000280 <memchr>:
 8000280:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000284:	2a10      	cmp	r2, #16
 8000286:	db2b      	blt.n	80002e0 <memchr+0x60>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	d008      	beq.n	80002a0 <memchr+0x20>
 800028e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000292:	3a01      	subs	r2, #1
 8000294:	428b      	cmp	r3, r1
 8000296:	d02d      	beq.n	80002f4 <memchr+0x74>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	b342      	cbz	r2, 80002f0 <memchr+0x70>
 800029e:	d1f6      	bne.n	800028e <memchr+0xe>
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
 80002a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002aa:	f022 0407 	bic.w	r4, r2, #7
 80002ae:	f07f 0700 	mvns.w	r7, #0
 80002b2:	2300      	movs	r3, #0
 80002b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002b8:	3c08      	subs	r4, #8
 80002ba:	ea85 0501 	eor.w	r5, r5, r1
 80002be:	ea86 0601 	eor.w	r6, r6, r1
 80002c2:	fa85 f547 	uadd8	r5, r5, r7
 80002c6:	faa3 f587 	sel	r5, r3, r7
 80002ca:	fa86 f647 	uadd8	r6, r6, r7
 80002ce:	faa5 f687 	sel	r6, r5, r7
 80002d2:	b98e      	cbnz	r6, 80002f8 <memchr+0x78>
 80002d4:	d1ee      	bne.n	80002b4 <memchr+0x34>
 80002d6:	bcf0      	pop	{r4, r5, r6, r7}
 80002d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002dc:	f002 0207 	and.w	r2, r2, #7
 80002e0:	b132      	cbz	r2, 80002f0 <memchr+0x70>
 80002e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e6:	3a01      	subs	r2, #1
 80002e8:	ea83 0301 	eor.w	r3, r3, r1
 80002ec:	b113      	cbz	r3, 80002f4 <memchr+0x74>
 80002ee:	d1f8      	bne.n	80002e2 <memchr+0x62>
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
 80002f4:	3801      	subs	r0, #1
 80002f6:	4770      	bx	lr
 80002f8:	2d00      	cmp	r5, #0
 80002fa:	bf06      	itte	eq
 80002fc:	4635      	moveq	r5, r6
 80002fe:	3803      	subeq	r0, #3
 8000300:	3807      	subne	r0, #7
 8000302:	f015 0f01 	tst.w	r5, #1
 8000306:	d107      	bne.n	8000318 <memchr+0x98>
 8000308:	3001      	adds	r0, #1
 800030a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800030e:	bf02      	ittt	eq
 8000310:	3001      	addeq	r0, #1
 8000312:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000316:	3001      	addeq	r0, #1
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	3801      	subs	r0, #1
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b988 	b.w	8000648 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	468e      	mov	lr, r1
 8000358:	4604      	mov	r4, r0
 800035a:	4688      	mov	r8, r1
 800035c:	2b00      	cmp	r3, #0
 800035e:	d14a      	bne.n	80003f6 <__udivmoddi4+0xa6>
 8000360:	428a      	cmp	r2, r1
 8000362:	4617      	mov	r7, r2
 8000364:	d962      	bls.n	800042c <__udivmoddi4+0xdc>
 8000366:	fab2 f682 	clz	r6, r2
 800036a:	b14e      	cbz	r6, 8000380 <__udivmoddi4+0x30>
 800036c:	f1c6 0320 	rsb	r3, r6, #32
 8000370:	fa01 f806 	lsl.w	r8, r1, r6
 8000374:	fa20 f303 	lsr.w	r3, r0, r3
 8000378:	40b7      	lsls	r7, r6
 800037a:	ea43 0808 	orr.w	r8, r3, r8
 800037e:	40b4      	lsls	r4, r6
 8000380:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000384:	fa1f fc87 	uxth.w	ip, r7
 8000388:	fbb8 f1fe 	udiv	r1, r8, lr
 800038c:	0c23      	lsrs	r3, r4, #16
 800038e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000392:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000396:	fb01 f20c 	mul.w	r2, r1, ip
 800039a:	429a      	cmp	r2, r3
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0x62>
 800039e:	18fb      	adds	r3, r7, r3
 80003a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a4:	f080 80ea 	bcs.w	800057c <__udivmoddi4+0x22c>
 80003a8:	429a      	cmp	r2, r3
 80003aa:	f240 80e7 	bls.w	800057c <__udivmoddi4+0x22c>
 80003ae:	3902      	subs	r1, #2
 80003b0:	443b      	add	r3, r7
 80003b2:	1a9a      	subs	r2, r3, r2
 80003b4:	b2a3      	uxth	r3, r4
 80003b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80003be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003c6:	459c      	cmp	ip, r3
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x8e>
 80003ca:	18fb      	adds	r3, r7, r3
 80003cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003d0:	f080 80d6 	bcs.w	8000580 <__udivmoddi4+0x230>
 80003d4:	459c      	cmp	ip, r3
 80003d6:	f240 80d3 	bls.w	8000580 <__udivmoddi4+0x230>
 80003da:	443b      	add	r3, r7
 80003dc:	3802      	subs	r0, #2
 80003de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003e2:	eba3 030c 	sub.w	r3, r3, ip
 80003e6:	2100      	movs	r1, #0
 80003e8:	b11d      	cbz	r5, 80003f2 <__udivmoddi4+0xa2>
 80003ea:	40f3      	lsrs	r3, r6
 80003ec:	2200      	movs	r2, #0
 80003ee:	e9c5 3200 	strd	r3, r2, [r5]
 80003f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d905      	bls.n	8000406 <__udivmoddi4+0xb6>
 80003fa:	b10d      	cbz	r5, 8000400 <__udivmoddi4+0xb0>
 80003fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	4608      	mov	r0, r1
 8000404:	e7f5      	b.n	80003f2 <__udivmoddi4+0xa2>
 8000406:	fab3 f183 	clz	r1, r3
 800040a:	2900      	cmp	r1, #0
 800040c:	d146      	bne.n	800049c <__udivmoddi4+0x14c>
 800040e:	4573      	cmp	r3, lr
 8000410:	d302      	bcc.n	8000418 <__udivmoddi4+0xc8>
 8000412:	4282      	cmp	r2, r0
 8000414:	f200 8105 	bhi.w	8000622 <__udivmoddi4+0x2d2>
 8000418:	1a84      	subs	r4, r0, r2
 800041a:	eb6e 0203 	sbc.w	r2, lr, r3
 800041e:	2001      	movs	r0, #1
 8000420:	4690      	mov	r8, r2
 8000422:	2d00      	cmp	r5, #0
 8000424:	d0e5      	beq.n	80003f2 <__udivmoddi4+0xa2>
 8000426:	e9c5 4800 	strd	r4, r8, [r5]
 800042a:	e7e2      	b.n	80003f2 <__udivmoddi4+0xa2>
 800042c:	2a00      	cmp	r2, #0
 800042e:	f000 8090 	beq.w	8000552 <__udivmoddi4+0x202>
 8000432:	fab2 f682 	clz	r6, r2
 8000436:	2e00      	cmp	r6, #0
 8000438:	f040 80a4 	bne.w	8000584 <__udivmoddi4+0x234>
 800043c:	1a8a      	subs	r2, r1, r2
 800043e:	0c03      	lsrs	r3, r0, #16
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	b280      	uxth	r0, r0
 8000446:	b2bc      	uxth	r4, r7
 8000448:	2101      	movs	r1, #1
 800044a:	fbb2 fcfe 	udiv	ip, r2, lr
 800044e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000452:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000456:	fb04 f20c 	mul.w	r2, r4, ip
 800045a:	429a      	cmp	r2, r3
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x11e>
 800045e:	18fb      	adds	r3, r7, r3
 8000460:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x11c>
 8000466:	429a      	cmp	r2, r3
 8000468:	f200 80e0 	bhi.w	800062c <__udivmoddi4+0x2dc>
 800046c:	46c4      	mov	ip, r8
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	fbb3 f2fe 	udiv	r2, r3, lr
 8000474:	fb0e 3312 	mls	r3, lr, r2, r3
 8000478:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800047c:	fb02 f404 	mul.w	r4, r2, r4
 8000480:	429c      	cmp	r4, r3
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x144>
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	f102 30ff 	add.w	r0, r2, #4294967295
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0x142>
 800048c:	429c      	cmp	r4, r3
 800048e:	f200 80ca 	bhi.w	8000626 <__udivmoddi4+0x2d6>
 8000492:	4602      	mov	r2, r0
 8000494:	1b1b      	subs	r3, r3, r4
 8000496:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800049a:	e7a5      	b.n	80003e8 <__udivmoddi4+0x98>
 800049c:	f1c1 0620 	rsb	r6, r1, #32
 80004a0:	408b      	lsls	r3, r1
 80004a2:	fa22 f706 	lsr.w	r7, r2, r6
 80004a6:	431f      	orrs	r7, r3
 80004a8:	fa0e f401 	lsl.w	r4, lr, r1
 80004ac:	fa20 f306 	lsr.w	r3, r0, r6
 80004b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004b8:	4323      	orrs	r3, r4
 80004ba:	fa00 f801 	lsl.w	r8, r0, r1
 80004be:	fa1f fc87 	uxth.w	ip, r7
 80004c2:	fbbe f0f9 	udiv	r0, lr, r9
 80004c6:	0c1c      	lsrs	r4, r3, #16
 80004c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	fa02 f201 	lsl.w	r2, r2, r1
 80004da:	d909      	bls.n	80004f0 <__udivmoddi4+0x1a0>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f100 3aff 	add.w	sl, r0, #4294967295
 80004e2:	f080 809c 	bcs.w	800061e <__udivmoddi4+0x2ce>
 80004e6:	45a6      	cmp	lr, r4
 80004e8:	f240 8099 	bls.w	800061e <__udivmoddi4+0x2ce>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	eba4 040e 	sub.w	r4, r4, lr
 80004f4:	fa1f fe83 	uxth.w	lr, r3
 80004f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000500:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000504:	fb03 fc0c 	mul.w	ip, r3, ip
 8000508:	45a4      	cmp	ip, r4
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x1ce>
 800050c:	193c      	adds	r4, r7, r4
 800050e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000512:	f080 8082 	bcs.w	800061a <__udivmoddi4+0x2ca>
 8000516:	45a4      	cmp	ip, r4
 8000518:	d97f      	bls.n	800061a <__udivmoddi4+0x2ca>
 800051a:	3b02      	subs	r3, #2
 800051c:	443c      	add	r4, r7
 800051e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000522:	eba4 040c 	sub.w	r4, r4, ip
 8000526:	fba0 ec02 	umull	lr, ip, r0, r2
 800052a:	4564      	cmp	r4, ip
 800052c:	4673      	mov	r3, lr
 800052e:	46e1      	mov	r9, ip
 8000530:	d362      	bcc.n	80005f8 <__udivmoddi4+0x2a8>
 8000532:	d05f      	beq.n	80005f4 <__udivmoddi4+0x2a4>
 8000534:	b15d      	cbz	r5, 800054e <__udivmoddi4+0x1fe>
 8000536:	ebb8 0203 	subs.w	r2, r8, r3
 800053a:	eb64 0409 	sbc.w	r4, r4, r9
 800053e:	fa04 f606 	lsl.w	r6, r4, r6
 8000542:	fa22 f301 	lsr.w	r3, r2, r1
 8000546:	431e      	orrs	r6, r3
 8000548:	40cc      	lsrs	r4, r1
 800054a:	e9c5 6400 	strd	r6, r4, [r5]
 800054e:	2100      	movs	r1, #0
 8000550:	e74f      	b.n	80003f2 <__udivmoddi4+0xa2>
 8000552:	fbb1 fcf2 	udiv	ip, r1, r2
 8000556:	0c01      	lsrs	r1, r0, #16
 8000558:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800055c:	b280      	uxth	r0, r0
 800055e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000562:	463b      	mov	r3, r7
 8000564:	4638      	mov	r0, r7
 8000566:	463c      	mov	r4, r7
 8000568:	46b8      	mov	r8, r7
 800056a:	46be      	mov	lr, r7
 800056c:	2620      	movs	r6, #32
 800056e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000572:	eba2 0208 	sub.w	r2, r2, r8
 8000576:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800057a:	e766      	b.n	800044a <__udivmoddi4+0xfa>
 800057c:	4601      	mov	r1, r0
 800057e:	e718      	b.n	80003b2 <__udivmoddi4+0x62>
 8000580:	4610      	mov	r0, r2
 8000582:	e72c      	b.n	80003de <__udivmoddi4+0x8e>
 8000584:	f1c6 0220 	rsb	r2, r6, #32
 8000588:	fa2e f302 	lsr.w	r3, lr, r2
 800058c:	40b7      	lsls	r7, r6
 800058e:	40b1      	lsls	r1, r6
 8000590:	fa20 f202 	lsr.w	r2, r0, r2
 8000594:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000598:	430a      	orrs	r2, r1
 800059a:	fbb3 f8fe 	udiv	r8, r3, lr
 800059e:	b2bc      	uxth	r4, r7
 80005a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005a4:	0c11      	lsrs	r1, r2, #16
 80005a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005aa:	fb08 f904 	mul.w	r9, r8, r4
 80005ae:	40b0      	lsls	r0, r6
 80005b0:	4589      	cmp	r9, r1
 80005b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005b6:	b280      	uxth	r0, r0
 80005b8:	d93e      	bls.n	8000638 <__udivmoddi4+0x2e8>
 80005ba:	1879      	adds	r1, r7, r1
 80005bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005c0:	d201      	bcs.n	80005c6 <__udivmoddi4+0x276>
 80005c2:	4589      	cmp	r9, r1
 80005c4:	d81f      	bhi.n	8000606 <__udivmoddi4+0x2b6>
 80005c6:	eba1 0109 	sub.w	r1, r1, r9
 80005ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ce:	fb09 f804 	mul.w	r8, r9, r4
 80005d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005d6:	b292      	uxth	r2, r2
 80005d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005dc:	4542      	cmp	r2, r8
 80005de:	d229      	bcs.n	8000634 <__udivmoddi4+0x2e4>
 80005e0:	18ba      	adds	r2, r7, r2
 80005e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005e6:	d2c4      	bcs.n	8000572 <__udivmoddi4+0x222>
 80005e8:	4542      	cmp	r2, r8
 80005ea:	d2c2      	bcs.n	8000572 <__udivmoddi4+0x222>
 80005ec:	f1a9 0102 	sub.w	r1, r9, #2
 80005f0:	443a      	add	r2, r7
 80005f2:	e7be      	b.n	8000572 <__udivmoddi4+0x222>
 80005f4:	45f0      	cmp	r8, lr
 80005f6:	d29d      	bcs.n	8000534 <__udivmoddi4+0x1e4>
 80005f8:	ebbe 0302 	subs.w	r3, lr, r2
 80005fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000600:	3801      	subs	r0, #1
 8000602:	46e1      	mov	r9, ip
 8000604:	e796      	b.n	8000534 <__udivmoddi4+0x1e4>
 8000606:	eba7 0909 	sub.w	r9, r7, r9
 800060a:	4449      	add	r1, r9
 800060c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000610:	fbb1 f9fe 	udiv	r9, r1, lr
 8000614:	fb09 f804 	mul.w	r8, r9, r4
 8000618:	e7db      	b.n	80005d2 <__udivmoddi4+0x282>
 800061a:	4673      	mov	r3, lr
 800061c:	e77f      	b.n	800051e <__udivmoddi4+0x1ce>
 800061e:	4650      	mov	r0, sl
 8000620:	e766      	b.n	80004f0 <__udivmoddi4+0x1a0>
 8000622:	4608      	mov	r0, r1
 8000624:	e6fd      	b.n	8000422 <__udivmoddi4+0xd2>
 8000626:	443b      	add	r3, r7
 8000628:	3a02      	subs	r2, #2
 800062a:	e733      	b.n	8000494 <__udivmoddi4+0x144>
 800062c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000630:	443b      	add	r3, r7
 8000632:	e71c      	b.n	800046e <__udivmoddi4+0x11e>
 8000634:	4649      	mov	r1, r9
 8000636:	e79c      	b.n	8000572 <__udivmoddi4+0x222>
 8000638:	eba1 0109 	sub.w	r1, r1, r9
 800063c:	46c4      	mov	ip, r8
 800063e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000642:	fb09 f804 	mul.w	r8, r9, r4
 8000646:	e7c4      	b.n	80005d2 <__udivmoddi4+0x282>

08000648 <__aeabi_idiv0>:
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <Snake_SetUp>:
 * Note: This function performs multiple malloc calls. If a later allocation fails,
 *       earlier allocations are not freed here (caller should ensure this is only
 *       called once, or add a dedicated cleanup routine if needed).
 */
int Snake_SetUp(Snake *s, int height, int length)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b089      	sub	sp, #36	@ 0x24
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	607a      	str	r2, [r7, #4]
    if(!s) return 0;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d101      	bne.n	8000662 <Snake_SetUp+0x16>
 800065e:	2300      	movs	r3, #0
 8000660:	e0bb      	b.n	80007da <Snake_SetUp+0x18e>

    s->state = 0;                 /* 0 typically indicates game-over/uninitialised state */
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
    s->screenHeight = height;     /* grid height */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	68ba      	ldr	r2, [r7, #8]
 800066c:	605a      	str	r2, [r3, #4]
    s->screenLength = length;     /* grid width  */
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	609a      	str	r2, [r3, #8]
    s->bodyLength = 0;            /* current body length */
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	2200      	movs	r2, #0
 8000678:	611a      	str	r2, [r3, #16]
    s->sHeadDirect = dRight;      /* default start direction */
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	2202      	movs	r2, #2
 800067e:	751a      	strb	r2, [r3, #20]

    /* Allocate 2D screen buffer (grid) storing PointState for each cell */
    s->screen = (PointState**)malloc((size_t)height * sizeof(PointState*));
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	4618      	mov	r0, r3
 8000686:	f00a fa75 	bl	800ab74 <malloc>
 800068a:	4603      	mov	r3, r0
 800068c:	461a      	mov	r2, r3
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	619a      	str	r2, [r3, #24]
    if(!s->screen) return 0;
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d101      	bne.n	800069e <Snake_SetUp+0x52>
 800069a:	2300      	movs	r3, #0
 800069c:	e09d      	b.n	80007da <Snake_SetUp+0x18e>

    for(int h = 0; h < height; h++)
 800069e:	2300      	movs	r3, #0
 80006a0:	61fb      	str	r3, [r7, #28]
 80006a2:	e02b      	b.n	80006fc <Snake_SetUp+0xb0>
    {
        s->screen[h] = (PointState*)malloc((size_t)length * sizeof(PointState));
 80006a4:	6879      	ldr	r1, [r7, #4]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	699a      	ldr	r2, [r3, #24]
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	18d4      	adds	r4, r2, r3
 80006b0:	4608      	mov	r0, r1
 80006b2:	f00a fa5f 	bl	800ab74 <malloc>
 80006b6:	4603      	mov	r3, r0
 80006b8:	6023      	str	r3, [r4, #0]
        if(!s->screen[h]) return 0;
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	699a      	ldr	r2, [r3, #24]
 80006be:	69fb      	ldr	r3, [r7, #28]
 80006c0:	009b      	lsls	r3, r3, #2
 80006c2:	4413      	add	r3, r2
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d101      	bne.n	80006ce <Snake_SetUp+0x82>
 80006ca:	2300      	movs	r3, #0
 80006cc:	e085      	b.n	80007da <Snake_SetUp+0x18e>
        for(int l = 0; l < length; l++)
 80006ce:	2300      	movs	r3, #0
 80006d0:	61bb      	str	r3, [r7, #24]
 80006d2:	e00c      	b.n	80006ee <Snake_SetUp+0xa2>
        {
            s->screen[h][l] = pEmpty; /* initialise all cells to empty */
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	699a      	ldr	r2, [r3, #24]
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	4413      	add	r3, r2
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	4413      	add	r3, r2
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
        for(int l = 0; l < length; l++)
 80006e8:	69bb      	ldr	r3, [r7, #24]
 80006ea:	3301      	adds	r3, #1
 80006ec:	61bb      	str	r3, [r7, #24]
 80006ee:	69ba      	ldr	r2, [r7, #24]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	429a      	cmp	r2, r3
 80006f4:	dbee      	blt.n	80006d4 <Snake_SetUp+0x88>
    for(int h = 0; h < height; h++)
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	3301      	adds	r3, #1
 80006fa:	61fb      	str	r3, [r7, #28]
 80006fc:	69fa      	ldr	r2, [r7, #28]
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	429a      	cmp	r2, r3
 8000702:	dbcf      	blt.n	80006a4 <Snake_SetUp+0x58>
    }

    /* Allocate snake body buffer.
     * Each element is a pair {row, col}; capacity = height*length (max possible).
     */
    int cap = height * length;
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	fb02 f303 	mul.w	r3, r2, r3
 800070c:	613b      	str	r3, [r7, #16]
    s->snakeBody = (int**)malloc((size_t)cap * sizeof(int*));
 800070e:	693b      	ldr	r3, [r7, #16]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	4618      	mov	r0, r3
 8000714:	f00a fa2e 	bl	800ab74 <malloc>
 8000718:	4603      	mov	r3, r0
 800071a:	461a      	mov	r2, r3
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	60da      	str	r2, [r3, #12]
    if(!s->snakeBody) return 0;
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d101      	bne.n	800072c <Snake_SetUp+0xe0>
 8000728:	2300      	movs	r3, #0
 800072a:	e056      	b.n	80007da <Snake_SetUp+0x18e>

    for(int i = 0; i < cap; i++)
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	e029      	b.n	8000786 <Snake_SetUp+0x13a>
    {
        s->snakeBody[i] = (int*)malloc(2u * sizeof(int));
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	68da      	ldr	r2, [r3, #12]
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	18d4      	adds	r4, r2, r3
 800073c:	2008      	movs	r0, #8
 800073e:	f00a fa19 	bl	800ab74 <malloc>
 8000742:	4603      	mov	r3, r0
 8000744:	6023      	str	r3, [r4, #0]
        if(!s->snakeBody[i]) return 0;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	68da      	ldr	r2, [r3, #12]
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	4413      	add	r3, r2
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d101      	bne.n	800075a <Snake_SetUp+0x10e>
 8000756:	2300      	movs	r3, #0
 8000758:	e03f      	b.n	80007da <Snake_SetUp+0x18e>
        s->snakeBody[i][0] = -1;  /* -1 means unused slot */
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	68da      	ldr	r2, [r3, #12]
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	4413      	add	r3, r2
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f04f 32ff 	mov.w	r2, #4294967295
 800076a:	601a      	str	r2, [r3, #0]
        s->snakeBody[i][1] = -1;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	68da      	ldr	r2, [r3, #12]
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	4413      	add	r3, r2
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	3304      	adds	r3, #4
 800077a:	f04f 32ff 	mov.w	r2, #4294967295
 800077e:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < cap; i++)
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	3301      	adds	r3, #1
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	697a      	ldr	r2, [r7, #20]
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	429a      	cmp	r2, r3
 800078c:	dbd1      	blt.n	8000732 <Snake_SetUp+0xe6>
    }

    /* Place initial head in the centre of the grid */
    s->snakeBody[0][0] = height / 2;
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	68db      	ldr	r3, [r3, #12]
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	0fd9      	lsrs	r1, r3, #31
 8000798:	440b      	add	r3, r1
 800079a:	105b      	asrs	r3, r3, #1
 800079c:	6013      	str	r3, [r2, #0]
    s->snakeBody[0][1] = length / 2;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	68db      	ldr	r3, [r3, #12]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	1d1a      	adds	r2, r3, #4
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	0fd9      	lsrs	r1, r3, #31
 80007aa:	440b      	add	r3, r1
 80007ac:	105b      	asrs	r3, r3, #1
 80007ae:	6013      	str	r3, [r2, #0]
    s->screen[s->snakeBody[0][0]][s->snakeBody[0][1]] = pBody;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	699a      	ldr	r2, [r3, #24]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	4413      	add	r3, r2
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	68fa      	ldr	r2, [r7, #12]
 80007c4:	68d2      	ldr	r2, [r2, #12]
 80007c6:	6812      	ldr	r2, [r2, #0]
 80007c8:	3204      	adds	r2, #4
 80007ca:	6812      	ldr	r2, [r2, #0]
 80007cc:	4413      	add	r3, r2
 80007ce:	2201      	movs	r2, #1
 80007d0:	701a      	strb	r2, [r3, #0]

    s->bodyLength = 0;
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
    return 1;
 80007d8:	2301      	movs	r3, #1
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3724      	adds	r7, #36	@ 0x24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd90      	pop	{r4, r7, pc}

080007e2 <Snake_SetDir>:

/* Set movement direction with "no immediate reverse" constraint.
 * Prevents direction change to the exact opposite (e.g., left -> right).
 */
void Snake_SetDir(Snake *s, Direction dir)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b083      	sub	sp, #12
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
 80007ea:	460b      	mov	r3, r1
 80007ec:	70fb      	strb	r3, [r7, #3]
    if(!s) return;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d00b      	beq.n	800080c <Snake_SetDir+0x2a>
    if((int)dir != -((int)s->sHeadDirect))
 80007f4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80007fe:	425b      	negs	r3, r3
 8000800:	429a      	cmp	r2, r3
 8000802:	d004      	beq.n	800080e <Snake_SetDir+0x2c>
    {
        s->sHeadDirect = dir;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	78fa      	ldrb	r2, [r7, #3]
 8000808:	751a      	strb	r2, [r3, #20]
 800080a:	e000      	b.n	800080e <Snake_SetDir+0x2c>
    if(!s) return;
 800080c:	bf00      	nop
    }
}
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <Snake_SetFood>:
 * - Returns 1 on success, 0 if no empty cell or allocation failure.
 * Note: Uses malloc/free per call; acceptable for coursework but could be optimised
 *       by using a static buffer or a different placement strategy.
 */
int Snake_SetFood(Snake *s)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	@ 0x28
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
    if(!s) return 0;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d101      	bne.n	800082a <Snake_SetFood+0x12>
 8000826:	2300      	movs	r3, #0
 8000828:	e083      	b.n	8000932 <Snake_SetFood+0x11a>

    int total = s->screenHeight * s->screenLength;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	6892      	ldr	r2, [r2, #8]
 8000832:	fb02 f303 	mul.w	r3, r2, r3
 8000836:	61bb      	str	r3, [r7, #24]
    int *emptyPointX = (int*)malloc((size_t)total * sizeof(int));
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	4618      	mov	r0, r3
 800083e:	f00a f999 	bl	800ab74 <malloc>
 8000842:	4603      	mov	r3, r0
 8000844:	617b      	str	r3, [r7, #20]
    int *emptyPointY = (int*)malloc((size_t)total * sizeof(int));
 8000846:	69bb      	ldr	r3, [r7, #24]
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	4618      	mov	r0, r3
 800084c:	f00a f992 	bl	800ab74 <malloc>
 8000850:	4603      	mov	r3, r0
 8000852:	613b      	str	r3, [r7, #16]

    if(!emptyPointX || !emptyPointY)
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <Snake_SetFood+0x48>
 800085a:	693b      	ldr	r3, [r7, #16]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d107      	bne.n	8000870 <Snake_SetFood+0x58>
    {
        free(emptyPointX);
 8000860:	6978      	ldr	r0, [r7, #20]
 8000862:	f00a f98f 	bl	800ab84 <free>
        free(emptyPointY);
 8000866:	6938      	ldr	r0, [r7, #16]
 8000868:	f00a f98c 	bl	800ab84 <free>
        return 0;
 800086c:	2300      	movs	r3, #0
 800086e:	e060      	b.n	8000932 <Snake_SetFood+0x11a>
    }

    /* Scan the grid to collect all empty positions */
    int numEmpty = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	@ 0x24
    for(int h = 0; h < s->screenHeight; h++)
 8000874:	2300      	movs	r3, #0
 8000876:	623b      	str	r3, [r7, #32]
 8000878:	e027      	b.n	80008ca <Snake_SetFood+0xb2>
    {
        for(int l = 0; l < s->screenLength; l++)
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
 800087e:	e01c      	b.n	80008ba <Snake_SetFood+0xa2>
        {
            if(s->screen[h][l] == pEmpty)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	699a      	ldr	r2, [r3, #24]
 8000884:	6a3b      	ldr	r3, [r7, #32]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4413      	add	r3, r2
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	69fb      	ldr	r3, [r7, #28]
 800088e:	4413      	add	r3, r2
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d10e      	bne.n	80008b4 <Snake_SetFood+0x9c>
            {
                emptyPointX[numEmpty] = h;
 8000896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	697a      	ldr	r2, [r7, #20]
 800089c:	4413      	add	r3, r2
 800089e:	6a3a      	ldr	r2, [r7, #32]
 80008a0:	601a      	str	r2, [r3, #0]
                emptyPointY[numEmpty] = l;
 80008a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4413      	add	r3, r2
 80008aa:	69fa      	ldr	r2, [r7, #28]
 80008ac:	601a      	str	r2, [r3, #0]
                numEmpty++;
 80008ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b0:	3301      	adds	r3, #1
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
        for(int l = 0; l < s->screenLength; l++)
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	3301      	adds	r3, #1
 80008b8:	61fb      	str	r3, [r7, #28]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	689b      	ldr	r3, [r3, #8]
 80008be:	69fa      	ldr	r2, [r7, #28]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	dbdd      	blt.n	8000880 <Snake_SetFood+0x68>
    for(int h = 0; h < s->screenHeight; h++)
 80008c4:	6a3b      	ldr	r3, [r7, #32]
 80008c6:	3301      	adds	r3, #1
 80008c8:	623b      	str	r3, [r7, #32]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	6a3a      	ldr	r2, [r7, #32]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	dbd2      	blt.n	800087a <Snake_SetFood+0x62>
            }
        }
    }

    /* If the grid is full, no place to spawn food */
    if(numEmpty == 0)
 80008d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d107      	bne.n	80008ea <Snake_SetFood+0xd2>
    {
        free(emptyPointX);
 80008da:	6978      	ldr	r0, [r7, #20]
 80008dc:	f00a f952 	bl	800ab84 <free>
        free(emptyPointY);
 80008e0:	6938      	ldr	r0, [r7, #16]
 80008e2:	f00a f94f 	bl	800ab84 <free>
        return 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	e023      	b.n	8000932 <Snake_SetFood+0x11a>
    }

    /* Randomly choose one empty location */
    int orderEmpty = rand() % numEmpty;
 80008ea:	f00a fa01 	bl	800acf0 <rand>
 80008ee:	4603      	mov	r3, r0
 80008f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008f2:	fb93 f2f2 	sdiv	r2, r3, r2
 80008f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80008f8:	fb01 f202 	mul.w	r2, r1, r2
 80008fc:	1a9b      	subs	r3, r3, r2
 80008fe:	60fb      	str	r3, [r7, #12]
    s->screen[emptyPointX[orderEmpty]][emptyPointY[orderEmpty]] = pFood;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	699a      	ldr	r2, [r3, #24]
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	6979      	ldr	r1, [r7, #20]
 800090a:	440b      	add	r3, r1
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4413      	add	r3, r2
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	68fa      	ldr	r2, [r7, #12]
 8000916:	0092      	lsls	r2, r2, #2
 8000918:	6939      	ldr	r1, [r7, #16]
 800091a:	440a      	add	r2, r1
 800091c:	6812      	ldr	r2, [r2, #0]
 800091e:	4413      	add	r3, r2
 8000920:	2202      	movs	r2, #2
 8000922:	701a      	strb	r2, [r3, #0]

    free(emptyPointX);
 8000924:	6978      	ldr	r0, [r7, #20]
 8000926:	f00a f92d 	bl	800ab84 <free>
    free(emptyPointY);
 800092a:	6938      	ldr	r0, [r7, #16]
 800092c:	f00a f92a 	bl	800ab84 <free>
    return 1;
 8000930:	2301      	movs	r3, #1
}
 8000932:	4618      	mov	r0, r3
 8000934:	3728      	adds	r7, #40	@ 0x28
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <Snake_Detect>:
/* Detect what is in the next cell in the given direction.
 * Returns: pEmpty / pFood / pBody.
 * Boundary is treated as collision (pBody) to simplify logic.
 */
PointState Snake_Detect(Snake *s, Direction dir)
{
 800093c:	b480      	push	{r7}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	460b      	mov	r3, r1
 8000946:	70fb      	strb	r3, [r7, #3]
    int headRow = s->snakeBody[0][0];
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	60fb      	str	r3, [r7, #12]
    int headCol = s->snakeBody[0][1];
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	60bb      	str	r3, [r7, #8]

    switch(dir)
 800095c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000960:	3302      	adds	r3, #2
 8000962:	2b04      	cmp	r3, #4
 8000964:	d81c      	bhi.n	80009a0 <Snake_Detect+0x64>
 8000966:	a201      	add	r2, pc, #4	@ (adr r2, 800096c <Snake_Detect+0x30>)
 8000968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800096c:	08000991 	.word	0x08000991
 8000970:	08000981 	.word	0x08000981
 8000974:	080009a1 	.word	0x080009a1
 8000978:	08000989 	.word	0x08000989
 800097c:	08000999 	.word	0x08000999
    {
        case dUp:    headRow--; break;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3b01      	subs	r3, #1
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	e00c      	b.n	80009a2 <Snake_Detect+0x66>
        case dDown:  headRow++; break;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	3301      	adds	r3, #1
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	e008      	b.n	80009a2 <Snake_Detect+0x66>
        case dLeft:  headCol--; break;
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	3b01      	subs	r3, #1
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	e004      	b.n	80009a2 <Snake_Detect+0x66>
        case dRight: headCol++; break;
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	3301      	adds	r3, #1
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	e000      	b.n	80009a2 <Snake_Detect+0x66>
        default: break;
 80009a0:	bf00      	nop
    }

    /* Out-of-bounds -> collision */
    if(headRow < 0 || headCol < 0 ||
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	db0c      	blt.n	80009c2 <Snake_Detect+0x86>
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	db09      	blt.n	80009c2 <Snake_Detect+0x86>
       headRow >= s->screenHeight || headCol >= s->screenLength)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	685b      	ldr	r3, [r3, #4]
    if(headRow < 0 || headCol < 0 ||
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	da04      	bge.n	80009c2 <Snake_Detect+0x86>
       headRow >= s->screenHeight || headCol >= s->screenLength)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	68ba      	ldr	r2, [r7, #8]
 80009be:	429a      	cmp	r2, r3
 80009c0:	db01      	blt.n	80009c6 <Snake_Detect+0x8a>
    {
        return pBody;
 80009c2:	2301      	movs	r3, #1
 80009c4:	e008      	b.n	80009d8 <Snake_Detect+0x9c>
    }

    return s->screen[headRow][headCol];
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	699a      	ldr	r2, [r3, #24]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	4413      	add	r3, r2
 80009d6:	781b      	ldrb	r3, [r3, #0]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <Snake_Move>:
 * Concurrency note:
 * If screen buffer is shared with a display task, caller should protect access
 * with a mutex around calls to Snake_Move / Snake_Restart.
 */
int Snake_Move(Snake *s)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
    if(!s) return 0;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d101      	bne.n	80009f6 <Snake_Move+0x12>
 80009f2:	2300      	movs	r3, #0
 80009f4:	e10a      	b.n	8000c0c <Snake_Move+0x228>

    Direction dir = s->sHeadDirect;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	7d1b      	ldrb	r3, [r3, #20]
 80009fa:	73fb      	strb	r3, [r7, #15]
    int headRow = s->snakeBody[0][0];
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	61fb      	str	r3, [r7, #28]
    int headCol = s->snakeBody[0][1];
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	61bb      	str	r3, [r7, #24]

    /* Compute the next head position */
    switch(dir)
 8000a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a14:	3302      	adds	r3, #2
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d81c      	bhi.n	8000a54 <Snake_Move+0x70>
 8000a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a20 <Snake_Move+0x3c>)
 8000a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a20:	08000a45 	.word	0x08000a45
 8000a24:	08000a35 	.word	0x08000a35
 8000a28:	08000a55 	.word	0x08000a55
 8000a2c:	08000a3d 	.word	0x08000a3d
 8000a30:	08000a4d 	.word	0x08000a4d
    {
        case dUp:    headRow--; break;
 8000a34:	69fb      	ldr	r3, [r7, #28]
 8000a36:	3b01      	subs	r3, #1
 8000a38:	61fb      	str	r3, [r7, #28]
 8000a3a:	e00c      	b.n	8000a56 <Snake_Move+0x72>
        case dDown:  headRow++; break;
 8000a3c:	69fb      	ldr	r3, [r7, #28]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	61fb      	str	r3, [r7, #28]
 8000a42:	e008      	b.n	8000a56 <Snake_Move+0x72>
        case dLeft:  headCol--; break;
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	3b01      	subs	r3, #1
 8000a48:	61bb      	str	r3, [r7, #24]
 8000a4a:	e004      	b.n	8000a56 <Snake_Move+0x72>
        case dRight: headCol++; break;
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	61bb      	str	r3, [r7, #24]
 8000a52:	e000      	b.n	8000a56 <Snake_Move+0x72>
        default: break;
 8000a54:	bf00      	nop
    }

    switch(Snake_Detect(s, dir))
 8000a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff6d 	bl	800093c <Snake_Detect>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	f000 8082 	beq.w	8000b6e <Snake_Move+0x18a>
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	f300 80ca 	bgt.w	8000c04 <Snake_Move+0x220>
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d002      	beq.n	8000a7a <Snake_Move+0x96>
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d075      	beq.n	8000b64 <Snake_Move+0x180>
 8000a78:	e0c4      	b.n	8000c04 <Snake_Move+0x220>
    {
        case pEmpty:
            /* Shift body positions forward (tail moves) */
            for(int i = s->bodyLength; i >= 0; i--)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	691b      	ldr	r3, [r3, #16]
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	e021      	b.n	8000ac6 <Snake_Move+0xe2>
            {
                s->snakeBody[i + 1][0] = s->snakeBody[i][0];
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	68da      	ldr	r2, [r3, #12]
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	4413      	add	r3, r2
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	68d9      	ldr	r1, [r3, #12]
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	3301      	adds	r3, #1
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	440b      	add	r3, r1
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	6812      	ldr	r2, [r2, #0]
 8000a9e:	601a      	str	r2, [r3, #0]
                s->snakeBody[i + 1][1] = s->snakeBody[i][1];
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	68da      	ldr	r2, [r3, #12]
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	4413      	add	r3, r2
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	68d9      	ldr	r1, [r3, #12]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	440b      	add	r3, r1
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	3304      	adds	r3, #4
 8000abc:	6852      	ldr	r2, [r2, #4]
 8000abe:	601a      	str	r2, [r3, #0]
            for(int i = s->bodyLength; i >= 0; i--)
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	617b      	str	r3, [r7, #20]
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	dada      	bge.n	8000a82 <Snake_Move+0x9e>
            }

            /* Clear the last tail cell on screen */
            s->screen[s->snakeBody[s->bodyLength + 1][0]]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	699a      	ldr	r2, [r3, #24]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	68d9      	ldr	r1, [r3, #12]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	691b      	ldr	r3, [r3, #16]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	440b      	add	r3, r1
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	009b      	lsls	r3, r3, #2
 8000ae4:	4413      	add	r3, r2
 8000ae6:	681b      	ldr	r3, [r3, #0]
                     [s->snakeBody[s->bodyLength + 1][1]] = pEmpty;
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	68d1      	ldr	r1, [r2, #12]
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	6912      	ldr	r2, [r2, #16]
 8000af0:	3201      	adds	r2, #1
 8000af2:	0092      	lsls	r2, r2, #2
 8000af4:	440a      	add	r2, r1
 8000af6:	6812      	ldr	r2, [r2, #0]
 8000af8:	3204      	adds	r2, #4
 8000afa:	6812      	ldr	r2, [r2, #0]
 8000afc:	4413      	add	r3, r2
 8000afe:	2200      	movs	r2, #0
 8000b00:	701a      	strb	r2, [r3, #0]

            /* Mark the freed slot */
            s->snakeBody[s->bodyLength + 1][0] = -1;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68da      	ldr	r2, [r3, #12]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	691b      	ldr	r3, [r3, #16]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	4413      	add	r3, r2
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f04f 32ff 	mov.w	r2, #4294967295
 8000b16:	601a      	str	r2, [r3, #0]
            s->snakeBody[s->bodyLength + 1][1] = -1;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	68da      	ldr	r2, [r3, #12]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	691b      	ldr	r3, [r3, #16]
 8000b20:	3301      	adds	r3, #1
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	4413      	add	r3, r2
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	3304      	adds	r3, #4
 8000b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8000b2e:	601a      	str	r2, [r3, #0]

            /* Write new head */
            s->snakeBody[0][0] = headRow;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	69fa      	ldr	r2, [r7, #28]
 8000b38:	601a      	str	r2, [r3, #0]
            s->snakeBody[0][1] = headCol;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	68db      	ldr	r3, [r3, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	3304      	adds	r3, #4
 8000b42:	69ba      	ldr	r2, [r7, #24]
 8000b44:	601a      	str	r2, [r3, #0]
            s->screen[headRow][headCol] = pBody;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	699a      	ldr	r2, [r3, #24]
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	4413      	add	r3, r2
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	4413      	add	r3, r2
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]

            s->state = 1;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	601a      	str	r2, [r3, #0]
            return 1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e053      	b.n	8000c0c <Snake_Move+0x228>

        case pBody:
            /* Collision: game over */
            s->state = 0;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
            return 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e04e      	b.n	8000c0c <Snake_Move+0x228>

        case pFood:
            /* Grow: shift body but do NOT clear tail */
            for(int i = s->bodyLength; i >= 0; i--)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	691b      	ldr	r3, [r3, #16]
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	e021      	b.n	8000bba <Snake_Move+0x1d6>
            {
                s->snakeBody[i + 1][0] = s->snakeBody[i][0];
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	68da      	ldr	r2, [r3, #12]
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	4413      	add	r3, r2
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	68d9      	ldr	r1, [r3, #12]
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	440b      	add	r3, r1
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	6812      	ldr	r2, [r2, #0]
 8000b92:	601a      	str	r2, [r3, #0]
                s->snakeBody[i + 1][1] = s->snakeBody[i][1];
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	68da      	ldr	r2, [r3, #12]
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	4413      	add	r3, r2
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	68d9      	ldr	r1, [r3, #12]
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	440b      	add	r3, r1
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	3304      	adds	r3, #4
 8000bb0:	6852      	ldr	r2, [r2, #4]
 8000bb2:	601a      	str	r2, [r3, #0]
            for(int i = s->bodyLength; i >= 0; i--)
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	dada      	bge.n	8000b76 <Snake_Move+0x192>
            }

            s->bodyLength++;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	691b      	ldr	r3, [r3, #16]
 8000bc4:	1c5a      	adds	r2, r3, #1
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	611a      	str	r2, [r3, #16]

            /* Write new head */
            s->snakeBody[0][0] = headRow;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	68db      	ldr	r3, [r3, #12]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	69fa      	ldr	r2, [r7, #28]
 8000bd2:	601a      	str	r2, [r3, #0]
            s->snakeBody[0][1] = headCol;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	3304      	adds	r3, #4
 8000bdc:	69ba      	ldr	r2, [r7, #24]
 8000bde:	601a      	str	r2, [r3, #0]
            s->screen[headRow][headCol] = pBody;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	699a      	ldr	r2, [r3, #24]
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	4413      	add	r3, r2
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	4413      	add	r3, r2
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	701a      	strb	r2, [r3, #0]

            s->state = 2;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	601a      	str	r2, [r3, #0]

            /* Spawn next food after eating */
            Snake_SetFood(s);
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f7ff fe0c 	bl	8000818 <Snake_SetFood>
            return 2;
 8000c00:	2302      	movs	r3, #2
 8000c02:	e003      	b.n	8000c0c <Snake_Move+0x228>
    }

    /* Fallback: treat as game over */
    s->state = 0;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
    return 0;
 8000c0a:	2300      	movs	r3, #0
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3720      	adds	r7, #32
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <Snake_Restart>:
 * - Resets snake to centre
 * - Resets length and direction
 * - Spawns initial food
 */
void Snake_Restart(Snake *s)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
    if(!s) return;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d072      	beq.n	8000d08 <Snake_Restart+0xf4>

    s->state = 1;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2201      	movs	r2, #1
 8000c26:	601a      	str	r2, [r3, #0]
    s->sHeadDirect = dRight;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2202      	movs	r2, #2
 8000c2c:	751a      	strb	r2, [r3, #20]

    /* Clear entire screen buffer */
    for(int h = 0; h < s->screenHeight; h++)
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	e017      	b.n	8000c64 <Snake_Restart+0x50>
    {
        for(int l = 0; l < s->screenLength; l++)
 8000c34:	2300      	movs	r3, #0
 8000c36:	613b      	str	r3, [r7, #16]
 8000c38:	e00c      	b.n	8000c54 <Snake_Restart+0x40>
        {
            s->screen[h][l] = pEmpty;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	699a      	ldr	r2, [r3, #24]
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4413      	add	r3, r2
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	4413      	add	r3, r2
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
        for(int l = 0; l < s->screenLength; l++)
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	3301      	adds	r3, #1
 8000c52:	613b      	str	r3, [r7, #16]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	689b      	ldr	r3, [r3, #8]
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	dbed      	blt.n	8000c3a <Snake_Restart+0x26>
    for(int h = 0; h < s->screenHeight; h++)
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	3301      	adds	r3, #1
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	dbe2      	blt.n	8000c34 <Snake_Restart+0x20>
        }
    }

    /* Clear body buffer */
    for(int i = 0; i < s->screenHeight * s->screenLength; i++)
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	e015      	b.n	8000ca0 <Snake_Restart+0x8c>
    {
        s->snakeBody[i][0] = -1;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	68da      	ldr	r2, [r3, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4413      	add	r3, r2
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f04f 32ff 	mov.w	r2, #4294967295
 8000c84:	601a      	str	r2, [r3, #0]
        s->snakeBody[i][1] = -1;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	68da      	ldr	r2, [r3, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	3304      	adds	r3, #4
 8000c94:	f04f 32ff 	mov.w	r2, #4294967295
 8000c98:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < s->screenHeight * s->screenLength; i++)
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	6892      	ldr	r2, [r2, #8]
 8000ca8:	fb02 f303 	mul.w	r3, r2, r3
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	dbe0      	blt.n	8000c74 <Snake_Restart+0x60>
    }

    /* Reset head position */
    s->snakeBody[0][0] = s->screenHeight / 2;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	68d2      	ldr	r2, [r2, #12]
 8000cba:	6812      	ldr	r2, [r2, #0]
 8000cbc:	0fd9      	lsrs	r1, r3, #31
 8000cbe:	440b      	add	r3, r1
 8000cc0:	105b      	asrs	r3, r3, #1
 8000cc2:	6013      	str	r3, [r2, #0]
    s->snakeBody[0][1] = s->screenLength / 2;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	68d2      	ldr	r2, [r2, #12]
 8000ccc:	6812      	ldr	r2, [r2, #0]
 8000cce:	3204      	adds	r2, #4
 8000cd0:	0fd9      	lsrs	r1, r3, #31
 8000cd2:	440b      	add	r3, r1
 8000cd4:	105b      	asrs	r3, r3, #1
 8000cd6:	6013      	str	r3, [r2, #0]
    s->screen[s->snakeBody[0][0]][s->snakeBody[0][1]] = pBody;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	699a      	ldr	r2, [r3, #24]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	68d2      	ldr	r2, [r2, #12]
 8000cee:	6812      	ldr	r2, [r2, #0]
 8000cf0:	3204      	adds	r2, #4
 8000cf2:	6812      	ldr	r2, [r2, #0]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	701a      	strb	r2, [r3, #0]

    s->bodyLength = 0;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]

    /* Spawn first food item */
    Snake_SetFood(s);
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff fd89 	bl	8000818 <Snake_SetFood>
 8000d06:	e000      	b.n	8000d0a <Snake_Restart+0xf6>
    if(!s) return;
 8000d08:	bf00      	nop
}
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <SetBigPixiv>:
#include "MyFunctions.h"


void SetBigPixiv(int x,int y,int state)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
	x = 2*x;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	60fb      	str	r3, [r7, #12]
	y = 2*y;
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	60bb      	str	r3, [r7, #8]
	ssd1306_DrawPixel(x,y+16,state);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	b2d8      	uxtb	r0, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	3310      	adds	r3, #16
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	b2d2      	uxtb	r2, r2
 8000d38:	4619      	mov	r1, r3
 8000d3a:	f000 fdff 	bl	800193c <ssd1306_DrawPixel>
	ssd1306_DrawPixel(x,y+17,state);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	b2d8      	uxtb	r0, r3
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	3311      	adds	r3, #17
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f000 fdf4 	bl	800193c <ssd1306_DrawPixel>
	ssd1306_DrawPixel(x+1,y+16,state);
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	3301      	adds	r3, #1
 8000d5a:	b2d8      	uxtb	r0, r3
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	3310      	adds	r3, #16
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f000 fde7 	bl	800193c <ssd1306_DrawPixel>
	ssd1306_DrawPixel(x+1,y+17,state);
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	3301      	adds	r3, #1
 8000d74:	b2d8      	uxtb	r0, r3
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	3311      	adds	r3, #17
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	4619      	mov	r1, r3
 8000d84:	f000 fdda 	bl	800193c <ssd1306_DrawPixel>
}
 8000d88:	bf00      	nop
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d96:	463b      	mov	r3, r7
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000da2:	4b28      	ldr	r3, [pc, #160]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000da4:	4a28      	ldr	r2, [pc, #160]	@ (8000e48 <MX_ADC1_Init+0xb8>)
 8000da6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000da8:	4b26      	ldr	r3, [pc, #152]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000daa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000dae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000db0:	4b24      	ldr	r3, [pc, #144]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000db6:	4b23      	ldr	r3, [pc, #140]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000dbc:	4b21      	ldr	r3, [pc, #132]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dc2:	4b20      	ldr	r3, [pc, #128]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dca:	4b1e      	ldr	r3, [pc, #120]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e4c <MX_ADC1_Init+0xbc>)
 8000dd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000ddc:	4b19      	ldr	r3, [pc, #100]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dde:	2202      	movs	r2, #2
 8000de0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000de2:	4b18      	ldr	r3, [pc, #96]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dea:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000df0:	4814      	ldr	r0, [pc, #80]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000df2:	f001 f985 	bl	8002100 <HAL_ADC_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000dfc:	f000 fcb4 	bl	8001768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8000e08:	2305      	movs	r3, #5
 8000e0a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e0c:	463b      	mov	r3, r7
 8000e0e:	4619      	mov	r1, r3
 8000e10:	480c      	ldr	r0, [pc, #48]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000e12:	f001 facb 	bl	80023ac <HAL_ADC_ConfigChannel>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000e1c:	f000 fca4 	bl	8001768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e20:	2301      	movs	r3, #1
 8000e22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e24:	2302      	movs	r3, #2
 8000e26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e28:	463b      	mov	r3, r7
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4805      	ldr	r0, [pc, #20]	@ (8000e44 <MX_ADC1_Init+0xb4>)
 8000e2e:	f001 fabd 	bl	80023ac <HAL_ADC_ConfigChannel>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000e38:	f000 fc96 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000094 	.word	0x20000094
 8000e48:	40012000 	.word	0x40012000
 8000e4c:	0f000001 	.word	0x0f000001

08000e50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08a      	sub	sp, #40	@ 0x28
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f2c <HAL_ADC_MspInit+0xdc>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d157      	bne.n	8000f22 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	613b      	str	r3, [r7, #16]
 8000e76:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <HAL_ADC_MspInit+0xe0>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7a:	4a2d      	ldr	r2, [pc, #180]	@ (8000f30 <HAL_ADC_MspInit+0xe0>)
 8000e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e82:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <HAL_ADC_MspInit+0xe0>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e8a:	613b      	str	r3, [r7, #16]
 8000e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	4b27      	ldr	r3, [pc, #156]	@ (8000f30 <HAL_ADC_MspInit+0xe0>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a26      	ldr	r2, [pc, #152]	@ (8000f30 <HAL_ADC_MspInit+0xe0>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b24      	ldr	r3, [pc, #144]	@ (8000f30 <HAL_ADC_MspInit+0xe0>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb6:	f107 0314 	add.w	r3, r7, #20
 8000eba:	4619      	mov	r1, r3
 8000ebc:	481d      	ldr	r0, [pc, #116]	@ (8000f34 <HAL_ADC_MspInit+0xe4>)
 8000ebe:	f002 f967 	bl	8003190 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f3c <HAL_ADC_MspInit+0xec>)
 8000ec6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ece:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ed4:	4b18      	ldr	r3, [pc, #96]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000eda:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000edc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ee0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000ee4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ee8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000eea:	4b13      	ldr	r3, [pc, #76]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000eec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ef0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000ef4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ef8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000efa:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f00:	4b0d      	ldr	r3, [pc, #52]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f06:	480c      	ldr	r0, [pc, #48]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000f08:	f001 fdd2 	bl	8002ab0 <HAL_DMA_Init>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000f12:	f000 fc29 	bl	8001768 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a07      	ldr	r2, [pc, #28]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000f1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f1c:	4a06      	ldr	r2, [pc, #24]	@ (8000f38 <HAL_ADC_MspInit+0xe8>)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f22:	bf00      	nop
 8000f24:	3728      	adds	r7, #40	@ 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40012000 	.word	0x40012000
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020000 	.word	0x40020000
 8000f38:	200000dc 	.word	0x200000dc
 8000f3c:	40026410 	.word	0x40026410

08000f40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <MX_DMA_Init+0x3c>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f7c <MX_DMA_Init+0x3c>)
 8000f50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <MX_DMA_Init+0x3c>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2105      	movs	r1, #5
 8000f66:	2038      	movs	r0, #56	@ 0x38
 8000f68:	f001 fd78 	bl	8002a5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f6c:	2038      	movs	r0, #56	@ 0x38
 8000f6e:	f001 fd91 	bl	8002a94 <HAL_NVIC_EnableIRQ>

}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40023800 	.word	0x40023800

08000f80 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexForScreen */
  MutexForScreenHandle = osMutexNew(&MutexForScreen_attributes);
 8000f84:	4823      	ldr	r0, [pc, #140]	@ (8001014 <MX_FREERTOS_Init+0x94>)
 8000f86:	f004 fa86 	bl	8005496 <osMutexNew>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a22      	ldr	r2, [pc, #136]	@ (8001018 <MX_FREERTOS_Init+0x98>)
 8000f8e:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ContinueGame */
  ContinueGameHandle = osSemaphoreNew(1, 1, &ContinueGame_attributes);
 8000f90:	4a22      	ldr	r2, [pc, #136]	@ (800101c <MX_FREERTOS_Init+0x9c>)
 8000f92:	2101      	movs	r1, #1
 8000f94:	2001      	movs	r0, #1
 8000f96:	f004 fb04 	bl	80055a2 <osSemaphoreNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a20      	ldr	r2, [pc, #128]	@ (8001020 <MX_FREERTOS_Init+0xa0>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of NewScreen */
  NewScreenHandle = osSemaphoreNew(1, 1, &NewScreen_attributes);
 8000fa0:	4a20      	ldr	r2, [pc, #128]	@ (8001024 <MX_FREERTOS_Init+0xa4>)
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f004 fafc 	bl	80055a2 <osSemaphoreNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a1e      	ldr	r2, [pc, #120]	@ (8001028 <MX_FREERTOS_Init+0xa8>)
 8000fae:	6013      	str	r3, [r2, #0]

  /* creation of GameOver */
  GameOverHandle = osSemaphoreNew(1, 1, &GameOver_attributes);
 8000fb0:	4a1e      	ldr	r2, [pc, #120]	@ (800102c <MX_FREERTOS_Init+0xac>)
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f004 faf4 	bl	80055a2 <osSemaphoreNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8001030 <MX_FREERTOS_Init+0xb0>)
 8000fbe:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Command */
  CommandHandle = osMessageQueueNew (1, sizeof(uint16_t), &Command_attributes);
 8000fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8001034 <MX_FREERTOS_Init+0xb4>)
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f004 fb75 	bl	80056b4 <osMessageQueueNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8001038 <MX_FREERTOS_Init+0xb8>)
 8000fce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fd0:	4a1a      	ldr	r2, [pc, #104]	@ (800103c <MX_FREERTOS_Init+0xbc>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	481a      	ldr	r0, [pc, #104]	@ (8001040 <MX_FREERTOS_Init+0xc0>)
 8000fd6:	f004 f9b1 	bl	800533c <osThreadNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a19      	ldr	r2, [pc, #100]	@ (8001044 <MX_FREERTOS_Init+0xc4>)
 8000fde:	6013      	str	r3, [r2, #0]

  /* creation of GameLogic */
  GameLogicHandle = osThreadNew(StartGameLogic, NULL, &GameLogic_attributes);
 8000fe0:	4a19      	ldr	r2, [pc, #100]	@ (8001048 <MX_FREERTOS_Init+0xc8>)
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4819      	ldr	r0, [pc, #100]	@ (800104c <MX_FREERTOS_Init+0xcc>)
 8000fe6:	f004 f9a9 	bl	800533c <osThreadNew>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a18      	ldr	r2, [pc, #96]	@ (8001050 <MX_FREERTOS_Init+0xd0>)
 8000fee:	6013      	str	r3, [r2, #0]

  /* creation of Stick */
  StickHandle = osThreadNew(StartStick, NULL, &Stick_attributes);
 8000ff0:	4a18      	ldr	r2, [pc, #96]	@ (8001054 <MX_FREERTOS_Init+0xd4>)
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	4818      	ldr	r0, [pc, #96]	@ (8001058 <MX_FREERTOS_Init+0xd8>)
 8000ff6:	f004 f9a1 	bl	800533c <osThreadNew>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a17      	ldr	r2, [pc, #92]	@ (800105c <MX_FREERTOS_Init+0xdc>)
 8000ffe:	6013      	str	r3, [r2, #0]

  /* creation of Screen */
  ScreenHandle = osThreadNew(StartScreen, NULL, &Screen_attributes);
 8001000:	4a17      	ldr	r2, [pc, #92]	@ (8001060 <MX_FREERTOS_Init+0xe0>)
 8001002:	2100      	movs	r1, #0
 8001004:	4817      	ldr	r0, [pc, #92]	@ (8001064 <MX_FREERTOS_Init+0xe4>)
 8001006:	f004 f999 	bl	800533c <osThreadNew>
 800100a:	4603      	mov	r3, r0
 800100c:	4a16      	ldr	r2, [pc, #88]	@ (8001068 <MX_FREERTOS_Init+0xe8>)
 800100e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	0800c1c8 	.word	0x0800c1c8
 8001018:	20000170 	.word	0x20000170
 800101c:	0800c1d8 	.word	0x0800c1d8
 8001020:	20000174 	.word	0x20000174
 8001024:	0800c1e8 	.word	0x0800c1e8
 8001028:	20000178 	.word	0x20000178
 800102c:	0800c1f8 	.word	0x0800c1f8
 8001030:	2000017c 	.word	0x2000017c
 8001034:	0800c1b0 	.word	0x0800c1b0
 8001038:	2000016c 	.word	0x2000016c
 800103c:	0800c120 	.word	0x0800c120
 8001040:	0800106d 	.word	0x0800106d
 8001044:	2000015c 	.word	0x2000015c
 8001048:	0800c144 	.word	0x0800c144
 800104c:	08001081 	.word	0x08001081
 8001050:	20000160 	.word	0x20000160
 8001054:	0800c168 	.word	0x0800c168
 8001058:	080011e5 	.word	0x080011e5
 800105c:	20000164 	.word	0x20000164
 8001060:	0800c18c 	.word	0x0800c18c
 8001064:	080012c9 	.word	0x080012c9
 8001068:	20000168 	.word	0x20000168

0800106c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001074:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001078:	f004 f9f2 	bl	8005460 <osDelay>
 800107c:	e7fa      	b.n	8001074 <StartDefaultTask+0x8>
	...

08001080 <StartGameLogic>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGameLogic */
void StartGameLogic(void *argument)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    // Game-over state: wait for user-triggered restart event
    if(mySnake->state == 0)
 8001088:	4b50      	ldr	r3, [pc, #320]	@ (80011cc <StartGameLogic+0x14c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d129      	bne.n	80010e6 <StartGameLogic+0x66>
    {
      if(xSemaphoreTake(ContinueGameHandle, portMAX_DELAY) == pdTRUE)
 8001092:	4b4f      	ldr	r3, [pc, #316]	@ (80011d0 <StartGameLogic+0x150>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f04f 31ff 	mov.w	r1, #4294967295
 800109a:	4618      	mov	r0, r3
 800109c:	f005 f95c 	bl	8006358 <xQueueSemaphoreTake>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	f040 808d 	bne.w	80011c2 <StartGameLogic+0x142>
      {
        if(xSemaphoreTake(MutexForScreenHandle, portMAX_DELAY) == pdTRUE)
 80010a8:	4b4a      	ldr	r3, [pc, #296]	@ (80011d4 <StartGameLogic+0x154>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f04f 31ff 	mov.w	r1, #4294967295
 80010b0:	4618      	mov	r0, r3
 80010b2:	f005 f951 	bl	8006358 <xQueueSemaphoreTake>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	f040 8082 	bne.w	80011c2 <StartGameLogic+0x142>
        {
          Snake_Restart(mySnake);          // Reinitialise game state
 80010be:	4b43      	ldr	r3, [pc, #268]	@ (80011cc <StartGameLogic+0x14c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fda6 	bl	8000c14 <Snake_Restart>
          xSemaphoreGive(NewScreenHandle); // Trigger screen refresh
 80010c8:	4b43      	ldr	r3, [pc, #268]	@ (80011d8 <StartGameLogic+0x158>)
 80010ca:	6818      	ldr	r0, [r3, #0]
 80010cc:	2300      	movs	r3, #0
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	f004 fe51 	bl	8005d78 <xQueueGenericSend>
          xSemaphoreGive(MutexForScreenHandle);
 80010d6:	4b3f      	ldr	r3, [pc, #252]	@ (80011d4 <StartGameLogic+0x154>)
 80010d8:	6818      	ldr	r0, [r3, #0]
 80010da:	2300      	movs	r3, #0
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	f004 fe4a 	bl	8005d78 <xQueueGenericSend>
 80010e4:	e06d      	b.n	80011c2 <StartGameLogic+0x142>
      }
    }
    else
    {
      // Receive latest direction command
      uint16_t dir = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	81fb      	strh	r3, [r7, #14]
      if (xQueueReceive(CommandHandle, &dir, 0) == pdTRUE)
 80010ea:	4b3c      	ldr	r3, [pc, #240]	@ (80011dc <StartGameLogic+0x15c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f107 010e 	add.w	r1, r7, #14
 80010f2:	2200      	movs	r2, #0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f005 f81b 	bl	8006130 <xQueueReceive>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d12d      	bne.n	800115c <StartGameLogic+0xdc>
      {
        switch(dir)
 8001100:	89fb      	ldrh	r3, [r7, #14]
 8001102:	3b01      	subs	r3, #1
 8001104:	2b03      	cmp	r3, #3
 8001106:	d829      	bhi.n	800115c <StartGameLogic+0xdc>
 8001108:	a201      	add	r2, pc, #4	@ (adr r2, 8001110 <StartGameLogic+0x90>)
 800110a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800110e:	bf00      	nop
 8001110:	08001121 	.word	0x08001121
 8001114:	08001131 	.word	0x08001131
 8001118:	0800113f 	.word	0x0800113f
 800111c:	0800114f 	.word	0x0800114f
        {
          case 1: Snake_SetDir(mySnake, dUp);    break;
 8001120:	4b2a      	ldr	r3, [pc, #168]	@ (80011cc <StartGameLogic+0x14c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f04f 31ff 	mov.w	r1, #4294967295
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fb5a 	bl	80007e2 <Snake_SetDir>
 800112e:	e015      	b.n	800115c <StartGameLogic+0xdc>
          case 2: Snake_SetDir(mySnake, dDown);  break;
 8001130:	4b26      	ldr	r3, [pc, #152]	@ (80011cc <StartGameLogic+0x14c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2101      	movs	r1, #1
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fb53 	bl	80007e2 <Snake_SetDir>
 800113c:	e00e      	b.n	800115c <StartGameLogic+0xdc>
          case 3: Snake_SetDir(mySnake, dLeft);  break;
 800113e:	4b23      	ldr	r3, [pc, #140]	@ (80011cc <StartGameLogic+0x14c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f06f 0101 	mvn.w	r1, #1
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fb4b 	bl	80007e2 <Snake_SetDir>
 800114c:	e006      	b.n	800115c <StartGameLogic+0xdc>
          case 4: Snake_SetDir(mySnake, dRight); break;
 800114e:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <StartGameLogic+0x14c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2102      	movs	r1, #2
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fb44 	bl	80007e2 <Snake_SetDir>
 800115a:	bf00      	nop
        }
      }

      // Update shared game state
      if(xSemaphoreTake(MutexForScreenHandle, portMAX_DELAY) == pdTRUE)
 800115c:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <StartGameLogic+0x154>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f04f 31ff 	mov.w	r1, #4294967295
 8001164:	4618      	mov	r0, r3
 8001166:	f005 f8f7 	bl	8006358 <xQueueSemaphoreTake>
 800116a:	4603      	mov	r3, r0
 800116c:	2b01      	cmp	r3, #1
 800116e:	d10b      	bne.n	8001188 <StartGameLogic+0x108>
      {
        Snake_Move(mySnake);
 8001170:	4b16      	ldr	r3, [pc, #88]	@ (80011cc <StartGameLogic+0x14c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff fc35 	bl	80009e4 <Snake_Move>
        xSemaphoreGive(MutexForScreenHandle);
 800117a:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <StartGameLogic+0x154>)
 800117c:	6818      	ldr	r0, [r3, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	2200      	movs	r2, #0
 8001182:	2100      	movs	r1, #0
 8001184:	f004 fdf8 	bl	8005d78 <xQueueGenericSend>
      }

      xSemaphoreGive(NewScreenHandle);
 8001188:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <StartGameLogic+0x158>)
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	2300      	movs	r3, #0
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	f004 fdf1 	bl	8005d78 <xQueueGenericSend>

      // Signal game-over event
      if(mySnake->state == 0)
 8001196:	4b0d      	ldr	r3, [pc, #52]	@ (80011cc <StartGameLogic+0x14c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d110      	bne.n	80011c2 <StartGameLogic+0x142>
      {
        xSemaphoreGive(GameOverHandle);
 80011a0:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <StartGameLogic+0x160>)
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	2300      	movs	r3, #0
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	f004 fde5 	bl	8005d78 <xQueueGenericSend>
        osDelay(1000);
 80011ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b2:	f004 f955 	bl	8005460 <osDelay>
        xSemaphoreTake(ContinueGameHandle, 0);
 80011b6:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <StartGameLogic+0x150>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f005 f8cb 	bl	8006358 <xQueueSemaphoreTake>
      }
    }

    osDelay(150);
 80011c2:	2096      	movs	r0, #150	@ 0x96
 80011c4:	f004 f94c 	bl	8005460 <osDelay>
    if(mySnake->state == 0)
 80011c8:	e75e      	b.n	8001088 <StartGameLogic+0x8>
 80011ca:	bf00      	nop
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000174 	.word	0x20000174
 80011d4:	20000170 	.word	0x20000170
 80011d8:	20000178 	.word	0x20000178
 80011dc:	2000016c 	.word	0x2000016c
 80011e0:	2000017c 	.word	0x2000017c

080011e4 <StartStick>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStick */
void StartStick(void *argument)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    uint16_t dir = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	81fb      	strh	r3, [r7, #14]

    // Get the direction based on the threshold
    if(adc_buf[0] < 1000)
 80011f0:	4b32      	ldr	r3, [pc, #200]	@ (80012bc <StartStick+0xd8>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011fa:	d211      	bcs.n	8001220 <StartStick+0x3c>
    {
      dir = 1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	81fb      	strh	r3, [r7, #14]
      xQueueOverwrite(CommandHandle, &dir); // Keep only latest input
 8001200:	4b2f      	ldr	r3, [pc, #188]	@ (80012c0 <StartStick+0xdc>)
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	f107 010e 	add.w	r1, r7, #14
 8001208:	2302      	movs	r3, #2
 800120a:	2200      	movs	r2, #0
 800120c:	f004 fdb4 	bl	8005d78 <xQueueGenericSend>
      xSemaphoreGive(ContinueGameHandle);   // Also used to restart game
 8001210:	4b2c      	ldr	r3, [pc, #176]	@ (80012c4 <StartStick+0xe0>)
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	2300      	movs	r3, #0
 8001216:	2200      	movs	r2, #0
 8001218:	2100      	movs	r1, #0
 800121a:	f004 fdad 	bl	8005d78 <xQueueGenericSend>
 800121e:	e048      	b.n	80012b2 <StartStick+0xce>
    }
    else if(adc_buf[0] > 3000)
 8001220:	4b26      	ldr	r3, [pc, #152]	@ (80012bc <StartStick+0xd8>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800122a:	4293      	cmp	r3, r2
 800122c:	d911      	bls.n	8001252 <StartStick+0x6e>
    {
      dir = 2;
 800122e:	2302      	movs	r3, #2
 8001230:	81fb      	strh	r3, [r7, #14]
      xQueueOverwrite(CommandHandle, &dir);
 8001232:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <StartStick+0xdc>)
 8001234:	6818      	ldr	r0, [r3, #0]
 8001236:	f107 010e 	add.w	r1, r7, #14
 800123a:	2302      	movs	r3, #2
 800123c:	2200      	movs	r2, #0
 800123e:	f004 fd9b 	bl	8005d78 <xQueueGenericSend>
      xSemaphoreGive(ContinueGameHandle);
 8001242:	4b20      	ldr	r3, [pc, #128]	@ (80012c4 <StartStick+0xe0>)
 8001244:	6818      	ldr	r0, [r3, #0]
 8001246:	2300      	movs	r3, #0
 8001248:	2200      	movs	r2, #0
 800124a:	2100      	movs	r1, #0
 800124c:	f004 fd94 	bl	8005d78 <xQueueGenericSend>
 8001250:	e02f      	b.n	80012b2 <StartStick+0xce>
    }
    else if(adc_buf[1] < 1000)
 8001252:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <StartStick+0xd8>)
 8001254:	885b      	ldrh	r3, [r3, #2]
 8001256:	b29b      	uxth	r3, r3
 8001258:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800125c:	d211      	bcs.n	8001282 <StartStick+0x9e>
    {
      dir = 3;
 800125e:	2303      	movs	r3, #3
 8001260:	81fb      	strh	r3, [r7, #14]
      xQueueOverwrite(CommandHandle, &dir);
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <StartStick+0xdc>)
 8001264:	6818      	ldr	r0, [r3, #0]
 8001266:	f107 010e 	add.w	r1, r7, #14
 800126a:	2302      	movs	r3, #2
 800126c:	2200      	movs	r2, #0
 800126e:	f004 fd83 	bl	8005d78 <xQueueGenericSend>
      xSemaphoreGive(ContinueGameHandle);
 8001272:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <StartStick+0xe0>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	2100      	movs	r1, #0
 800127c:	f004 fd7c 	bl	8005d78 <xQueueGenericSend>
 8001280:	e017      	b.n	80012b2 <StartStick+0xce>
    }
    else if(adc_buf[1] > 3000)
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <StartStick+0xd8>)
 8001284:	885b      	ldrh	r3, [r3, #2]
 8001286:	b29b      	uxth	r3, r3
 8001288:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800128c:	4293      	cmp	r3, r2
 800128e:	d910      	bls.n	80012b2 <StartStick+0xce>
    {
      dir = 4;
 8001290:	2304      	movs	r3, #4
 8001292:	81fb      	strh	r3, [r7, #14]
      xQueueOverwrite(CommandHandle, &dir);
 8001294:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <StartStick+0xdc>)
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	f107 010e 	add.w	r1, r7, #14
 800129c:	2302      	movs	r3, #2
 800129e:	2200      	movs	r2, #0
 80012a0:	f004 fd6a 	bl	8005d78 <xQueueGenericSend>
      xSemaphoreGive(ContinueGameHandle);
 80012a4:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <StartStick+0xe0>)
 80012a6:	6818      	ldr	r0, [r3, #0]
 80012a8:	2300      	movs	r3, #0
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	f004 fd63 	bl	8005d78 <xQueueGenericSend>
    }

    osDelay(10);
 80012b2:	200a      	movs	r0, #10
 80012b4:	f004 f8d4 	bl	8005460 <osDelay>
  {
 80012b8:	e798      	b.n	80011ec <StartStick+0x8>
 80012ba:	bf00      	nop
 80012bc:	20000158 	.word	0x20000158
 80012c0:	2000016c 	.word	0x2000016c
 80012c4:	20000174 	.word	0x20000174

080012c8 <StartScreen>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartScreen */
void StartScreen(void *argument)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08e      	sub	sp, #56	@ 0x38
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    // Event-driven screen update
    if(xSemaphoreTake(NewScreenHandle, portMAX_DELAY) == pdTRUE)
 80012d0:	4b3c      	ldr	r3, [pc, #240]	@ (80013c4 <StartScreen+0xfc>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f04f 31ff 	mov.w	r1, #4294967295
 80012d8:	4618      	mov	r0, r3
 80012da:	f005 f83d 	bl	8006358 <xQueueSemaphoreTake>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d16b      	bne.n	80013bc <StartScreen+0xf4>
    {
      char str[20];

      // Read shared snake and set the screen buffer
      if(xSemaphoreTake(MutexForScreenHandle, portMAX_DELAY) == pdTRUE)
 80012e4:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <StartScreen+0x100>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ec:	4618      	mov	r0, r3
 80012ee:	f005 f833 	bl	8006358 <xQueueSemaphoreTake>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d14b      	bne.n	8001390 <StartScreen+0xc8>
      {
        sprintf(str, "Score is %d", mySnake->bodyLength);
 80012f8:	4b34      	ldr	r3, [pc, #208]	@ (80013cc <StartScreen+0x104>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	691a      	ldr	r2, [r3, #16]
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	4933      	ldr	r1, [pc, #204]	@ (80013d0 <StartScreen+0x108>)
 8001304:	4618      	mov	r0, r3
 8001306:	f009 fdf3 	bl	800aef0 <siprintf>

        ssd1306_Fill(Black);
 800130a:	2000      	movs	r0, #0
 800130c:	f000 fad6 	bl	80018bc <ssd1306_Fill>
        ssd1306_SetCursor(0, 0);
 8001310:	2100      	movs	r1, #0
 8001312:	2000      	movs	r0, #0
 8001314:	f000 fc1e 	bl	8001b54 <ssd1306_SetCursor>
        ssd1306_WriteString(str, Font_11x18, White);
 8001318:	4b2e      	ldr	r3, [pc, #184]	@ (80013d4 <StartScreen+0x10c>)
 800131a:	f107 000c 	add.w	r0, r7, #12
 800131e:	2201      	movs	r2, #1
 8001320:	9200      	str	r2, [sp, #0]
 8001322:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001324:	f000 fbf0 	bl	8001b08 <ssd1306_WriteString>

        int x = mySnake->screenHeight;
 8001328:	4b28      	ldr	r3, [pc, #160]	@ (80013cc <StartScreen+0x104>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
        int y = mySnake->screenLength;
 8001330:	4b26      	ldr	r3, [pc, #152]	@ (80013cc <StartScreen+0x104>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	623b      	str	r3, [r7, #32]

        for(int i = 0; i < x; i++)
 8001338:	2300      	movs	r3, #0
 800133a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800133c:	e01d      	b.n	800137a <StartScreen+0xb2>
        {
          for(int j = 0; j < y; j++)
 800133e:	2300      	movs	r3, #0
 8001340:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001342:	e013      	b.n	800136c <StartScreen+0xa4>
          {
            if(mySnake->screen[i][j] != 0)
 8001344:	4b21      	ldr	r3, [pc, #132]	@ (80013cc <StartScreen+0x104>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	699a      	ldr	r2, [r3, #24]
 800134a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d004      	beq.n	8001366 <StartScreen+0x9e>
            {
              SetBigPixiv(j, i, 1);
 800135c:	2201      	movs	r2, #1
 800135e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001360:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001362:	f7ff fcd5 	bl	8000d10 <SetBigPixiv>
          for(int j = 0; j < y; j++)
 8001366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001368:	3301      	adds	r3, #1
 800136a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800136c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800136e:	6a3b      	ldr	r3, [r7, #32]
 8001370:	429a      	cmp	r2, r3
 8001372:	dbe7      	blt.n	8001344 <StartScreen+0x7c>
        for(int i = 0; i < x; i++)
 8001374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001376:	3301      	adds	r3, #1
 8001378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800137a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800137c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137e:	429a      	cmp	r2, r3
 8001380:	dbdd      	blt.n	800133e <StartScreen+0x76>
            }
          }
        }

        xSemaphoreGive(MutexForScreenHandle);
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <StartScreen+0x100>)
 8001384:	6818      	ldr	r0, [r3, #0]
 8001386:	2300      	movs	r3, #0
 8001388:	2200      	movs	r2, #0
 800138a:	2100      	movs	r1, #0
 800138c:	f004 fcf4 	bl	8005d78 <xQueueGenericSend>
      }

      // Display game-over message if signalled
      if (xSemaphoreTake(GameOverHandle, 0) == pdTRUE)
 8001390:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <StartScreen+0x110>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f004 ffde 	bl	8006358 <xQueueSemaphoreTake>
 800139c:	4603      	mov	r3, r0
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d10a      	bne.n	80013b8 <StartScreen+0xf0>
      {
        ssd1306_SetCursor(0, 16);
 80013a2:	2110      	movs	r1, #16
 80013a4:	2000      	movs	r0, #0
 80013a6:	f000 fbd5 	bl	8001b54 <ssd1306_SetCursor>
        ssd1306_WriteString("Game Over", Font_11x18, White);
 80013aa:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <StartScreen+0x10c>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	9200      	str	r2, [sp, #0]
 80013b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013b2:	480a      	ldr	r0, [pc, #40]	@ (80013dc <StartScreen+0x114>)
 80013b4:	f000 fba8 	bl	8001b08 <ssd1306_WriteString>
      }

      // Update screen
      ssd1306_UpdateScreen();
 80013b8:	f000 fa98 	bl	80018ec <ssd1306_UpdateScreen>
    }

    osDelay(10);
 80013bc:	200a      	movs	r0, #10
 80013be:	f004 f84f 	bl	8005460 <osDelay>
    if(xSemaphoreTake(NewScreenHandle, portMAX_DELAY) == pdTRUE)
 80013c2:	e785      	b.n	80012d0 <StartScreen+0x8>
 80013c4:	20000178 	.word	0x20000178
 80013c8:	20000170 	.word	0x20000170
 80013cc:	20000000 	.word	0x20000000
 80013d0:	0800c024 	.word	0x0800c024
 80013d4:	0800cf64 	.word	0x0800cf64
 80013d8:	2000017c 	.word	0x2000017c
 80013dc:	0800c030 	.word	0x0800c030

080013e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	@ 0x28
 80013e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	4b2d      	ldr	r3, [pc, #180]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	4a2c      	ldr	r2, [pc, #176]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	6313      	str	r3, [r2, #48]	@ 0x30
 8001406:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	4a25      	ldr	r2, [pc, #148]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 800141c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001420:	6313      	str	r3, [r2, #48]	@ 0x30
 8001422:	4b23      	ldr	r3, [pc, #140]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	4a1e      	ldr	r2, [pc, #120]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6313      	str	r3, [r2, #48]	@ 0x30
 800143e:	4b1c      	ldr	r3, [pc, #112]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	4a17      	ldr	r2, [pc, #92]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	6313      	str	r3, [r2, #48]	@ 0x30
 800145a:	4b15      	ldr	r3, [pc, #84]	@ (80014b0 <MX_GPIO_Init+0xd0>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2120      	movs	r1, #32
 800146a:	4812      	ldr	r0, [pc, #72]	@ (80014b4 <MX_GPIO_Init+0xd4>)
 800146c:	f002 f814 	bl	8003498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001470:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001476:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	480c      	ldr	r0, [pc, #48]	@ (80014b8 <MX_GPIO_Init+0xd8>)
 8001488:	f001 fe82 	bl	8003190 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800148c:	2320      	movs	r3, #32
 800148e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001490:	2301      	movs	r3, #1
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2300      	movs	r3, #0
 800149a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <MX_GPIO_Init+0xd4>)
 80014a4:	f001 fe74 	bl	8003190 <HAL_GPIO_Init>

}
 80014a8:	bf00      	nop
 80014aa:	3728      	adds	r7, #40	@ 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40020000 	.word	0x40020000
 80014b8:	40020800 	.word	0x40020800

080014bc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <MX_I2C1_Init+0x50>)
 80014c2:	4a13      	ldr	r2, [pc, #76]	@ (8001510 <MX_I2C1_Init+0x54>)
 80014c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_I2C1_Init+0x50>)
 80014c8:	4a12      	ldr	r2, [pc, #72]	@ (8001514 <MX_I2C1_Init+0x58>)
 80014ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_I2C1_Init+0x50>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_I2C1_Init+0x50>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_I2C1_Init+0x50>)
 80014da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014e0:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <MX_I2C1_Init+0x50>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <MX_I2C1_Init+0x50>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014ec:	4b07      	ldr	r3, [pc, #28]	@ (800150c <MX_I2C1_Init+0x50>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <MX_I2C1_Init+0x50>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <MX_I2C1_Init+0x50>)
 80014fa:	f001 ffe7 	bl	80034cc <HAL_I2C_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001504:	f000 f930 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000180 	.word	0x20000180
 8001510:	40005400 	.word	0x40005400
 8001514:	00061a80 	.word	0x00061a80

08001518 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a19      	ldr	r2, [pc, #100]	@ (800159c <HAL_I2C_MspInit+0x84>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d12c      	bne.n	8001594 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b18      	ldr	r3, [pc, #96]	@ (80015a0 <HAL_I2C_MspInit+0x88>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a17      	ldr	r2, [pc, #92]	@ (80015a0 <HAL_I2C_MspInit+0x88>)
 8001544:	f043 0302 	orr.w	r3, r3, #2
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <HAL_I2C_MspInit+0x88>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001556:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800155a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800155c:	2312      	movs	r3, #18
 800155e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001564:	2303      	movs	r3, #3
 8001566:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001568:	2304      	movs	r3, #4
 800156a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	480c      	ldr	r0, [pc, #48]	@ (80015a4 <HAL_I2C_MspInit+0x8c>)
 8001574:	f001 fe0c 	bl	8003190 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <HAL_I2C_MspInit+0x88>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	4a07      	ldr	r2, [pc, #28]	@ (80015a0 <HAL_I2C_MspInit+0x88>)
 8001582:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001586:	6413      	str	r3, [r2, #64]	@ 0x40
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <HAL_I2C_MspInit+0x88>)
 800158a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001594:	bf00      	nop
 8001596:	3728      	adds	r7, #40	@ 0x28
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40005400 	.word	0x40005400
 80015a0:	40023800 	.word	0x40023800
 80015a4:	40020400 	.word	0x40020400

080015a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015f4:	f000 fd1e 	bl	8002034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f8:	f000 f838 	bl	800166c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015fc:	f7ff fef0 	bl	80013e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001600:	f7ff fc9e 	bl	8000f40 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001604:	f000 fc7a 	bl	8001efc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001608:	f7ff fbc2 	bl	8000d90 <MX_ADC1_Init>
  MX_I2C1_Init();
 800160c:	f7ff ff56 	bl	80014bc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Snake_SetUp(mySnake,(64-16)/2,128/2);
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <main+0x68>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2240      	movs	r2, #64	@ 0x40
 8001616:	2118      	movs	r1, #24
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff f817 	bl	800064c <Snake_SetUp>

  ssd1306_Init();
 800161e:	f000 f8e3 	bl	80017e8 <ssd1306_Init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 2);
 8001622:	2202      	movs	r2, #2
 8001624:	490d      	ldr	r1, [pc, #52]	@ (800165c <main+0x6c>)
 8001626:	480e      	ldr	r0, [pc, #56]	@ (8001660 <main+0x70>)
 8001628:	f000 fdae 	bl	8002188 <HAL_ADC_Start_DMA>

  DWT_CTRL |= (1<<0);
 800162c:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <main+0x74>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0c      	ldr	r2, [pc, #48]	@ (8001664 <main+0x74>)
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	6013      	str	r3, [r2, #0]
  NVIC_SetPriorityGrouping( 0 );
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff ffb5 	bl	80015a8 <__NVIC_SetPriorityGrouping>

  SEGGER_SYSVIEW_Conf();
 800163e:	f007 fa51 	bl	8008ae4 <SEGGER_SYSVIEW_Conf>
  SEGGER_UART_init(500000);
 8001642:	4809      	ldr	r0, [pc, #36]	@ (8001668 <main+0x78>)
 8001644:	f007 fc3a 	bl	8008ebc <SEGGER_UART_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001648:	f003 fe2e 	bl	80052a8 <osKernelInitialize>
  MX_FREERTOS_Init();
 800164c:	f7ff fc98 	bl	8000f80 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001650:	f003 fe4e 	bl	80052f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <main+0x64>
 8001658:	20000000 	.word	0x20000000
 800165c:	20000158 	.word	0x20000158
 8001660:	20000094 	.word	0x20000094
 8001664:	e0001000 	.word	0xe0001000
 8001668:	0007a120 	.word	0x0007a120

0800166c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b094      	sub	sp, #80	@ 0x50
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0320 	add.w	r3, r7, #32
 8001676:	2230      	movs	r2, #48	@ 0x30
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f009 fcad 	bl	800afda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001690:	2300      	movs	r3, #0
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	4b29      	ldr	r3, [pc, #164]	@ (800173c <SystemClock_Config+0xd0>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001698:	4a28      	ldr	r2, [pc, #160]	@ (800173c <SystemClock_Config+0xd0>)
 800169a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800169e:	6413      	str	r3, [r2, #64]	@ 0x40
 80016a0:	4b26      	ldr	r3, [pc, #152]	@ (800173c <SystemClock_Config+0xd0>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	4b23      	ldr	r3, [pc, #140]	@ (8001740 <SystemClock_Config+0xd4>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016b8:	4a21      	ldr	r2, [pc, #132]	@ (8001740 <SystemClock_Config+0xd4>)
 80016ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016be:	6013      	str	r3, [r2, #0]
 80016c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <SystemClock_Config+0xd4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016cc:	2302      	movs	r3, #2
 80016ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016d0:	2301      	movs	r3, #1
 80016d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d4:	2310      	movs	r3, #16
 80016d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d8:	2302      	movs	r3, #2
 80016da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016dc:	2300      	movs	r3, #0
 80016de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80016e0:	2310      	movs	r3, #16
 80016e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016e4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80016e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016ea:	2304      	movs	r3, #4
 80016ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016ee:	2307      	movs	r3, #7
 80016f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	f107 0320 	add.w	r3, r7, #32
 80016f6:	4618      	mov	r0, r3
 80016f8:	f002 fb96 	bl	8003e28 <HAL_RCC_OscConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001702:	f000 f831 	bl	8001768 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001706:	230f      	movs	r3, #15
 8001708:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170a:	2302      	movs	r3, #2
 800170c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001716:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800171c:	f107 030c 	add.w	r3, r7, #12
 8001720:	2102      	movs	r1, #2
 8001722:	4618      	mov	r0, r3
 8001724:	f002 fdf8 	bl	8004318 <HAL_RCC_ClockConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800172e:	f000 f81b 	bl	8001768 <Error_Handler>
  }
}
 8001732:	bf00      	nop
 8001734:	3750      	adds	r7, #80	@ 0x50
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40007000 	.word	0x40007000

08001744 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a04      	ldr	r2, [pc, #16]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d101      	bne.n	800175a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001756:	f000 fc8f 	bl	8002078 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40010000 	.word	0x40010000

08001768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800176c:	b672      	cpsid	i
}
 800176e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <Error_Handler+0x8>

08001774 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af04      	add	r7, sp, #16
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800178e:	f04f 33ff 	mov.w	r3, #4294967295
 8001792:	9302      	str	r3, [sp, #8]
 8001794:	2301      	movs	r3, #1
 8001796:	9301      	str	r3, [sp, #4]
 8001798:	1dfb      	adds	r3, r7, #7
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2301      	movs	r3, #1
 800179e:	2200      	movs	r2, #0
 80017a0:	2178      	movs	r1, #120	@ 0x78
 80017a2:	4803      	ldr	r0, [pc, #12]	@ (80017b0 <ssd1306_WriteCommand+0x2c>)
 80017a4:	f001 ffd6 	bl	8003754 <HAL_I2C_Mem_Write>
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20000180 	.word	0x20000180

080017b4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af04      	add	r7, sp, #16
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	f04f 32ff 	mov.w	r2, #4294967295
 80017c6:	9202      	str	r2, [sp, #8]
 80017c8:	9301      	str	r3, [sp, #4]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	2301      	movs	r3, #1
 80017d0:	2240      	movs	r2, #64	@ 0x40
 80017d2:	2178      	movs	r1, #120	@ 0x78
 80017d4:	4803      	ldr	r0, [pc, #12]	@ (80017e4 <ssd1306_WriteData+0x30>)
 80017d6:	f001 ffbd 	bl	8003754 <HAL_I2C_Mem_Write>
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000180 	.word	0x20000180

080017e8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80017ec:	f7ff ffc2 	bl	8001774 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80017f0:	2064      	movs	r0, #100	@ 0x64
 80017f2:	f000 fc61 	bl	80020b8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f9d8 	bl	8001bac <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80017fc:	2020      	movs	r0, #32
 80017fe:	f7ff ffc1 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001802:	2000      	movs	r0, #0
 8001804:	f7ff ffbe 	bl	8001784 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001808:	20b0      	movs	r0, #176	@ 0xb0
 800180a:	f7ff ffbb 	bl	8001784 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800180e:	20c8      	movs	r0, #200	@ 0xc8
 8001810:	f7ff ffb8 	bl	8001784 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff ffb5 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800181a:	2010      	movs	r0, #16
 800181c:	f7ff ffb2 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001820:	2040      	movs	r0, #64	@ 0x40
 8001822:	f7ff ffaf 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001826:	20ff      	movs	r0, #255	@ 0xff
 8001828:	f000 f9ac 	bl	8001b84 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800182c:	20a1      	movs	r0, #161	@ 0xa1
 800182e:	f7ff ffa9 	bl	8001784 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001832:	20a6      	movs	r0, #166	@ 0xa6
 8001834:	f7ff ffa6 	bl	8001784 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001838:	20a8      	movs	r0, #168	@ 0xa8
 800183a:	f7ff ffa3 	bl	8001784 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800183e:	203f      	movs	r0, #63	@ 0x3f
 8001840:	f7ff ffa0 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001844:	20a4      	movs	r0, #164	@ 0xa4
 8001846:	f7ff ff9d 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800184a:	20d3      	movs	r0, #211	@ 0xd3
 800184c:	f7ff ff9a 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff ff97 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001856:	20d5      	movs	r0, #213	@ 0xd5
 8001858:	f7ff ff94 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800185c:	20f0      	movs	r0, #240	@ 0xf0
 800185e:	f7ff ff91 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001862:	20d9      	movs	r0, #217	@ 0xd9
 8001864:	f7ff ff8e 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001868:	2022      	movs	r0, #34	@ 0x22
 800186a:	f7ff ff8b 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800186e:	20da      	movs	r0, #218	@ 0xda
 8001870:	f7ff ff88 	bl	8001784 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001874:	2012      	movs	r0, #18
 8001876:	f7ff ff85 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800187a:	20db      	movs	r0, #219	@ 0xdb
 800187c:	f7ff ff82 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001880:	2020      	movs	r0, #32
 8001882:	f7ff ff7f 	bl	8001784 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001886:	208d      	movs	r0, #141	@ 0x8d
 8001888:	f7ff ff7c 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800188c:	2014      	movs	r0, #20
 800188e:	f7ff ff79 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001892:	2001      	movs	r0, #1
 8001894:	f000 f98a 	bl	8001bac <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001898:	2000      	movs	r0, #0
 800189a:	f000 f80f 	bl	80018bc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800189e:	f000 f825 	bl	80018ec <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80018a2:	4b05      	ldr	r3, [pc, #20]	@ (80018b8 <ssd1306_Init+0xd0>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80018a8:	4b03      	ldr	r3, [pc, #12]	@ (80018b8 <ssd1306_Init+0xd0>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80018ae:	4b02      	ldr	r3, [pc, #8]	@ (80018b8 <ssd1306_Init+0xd0>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	711a      	strb	r2, [r3, #4]
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200005d4 	.word	0x200005d4

080018bc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <ssd1306_Fill+0x14>
 80018cc:	2300      	movs	r3, #0
 80018ce:	e000      	b.n	80018d2 <ssd1306_Fill+0x16>
 80018d0:	23ff      	movs	r3, #255	@ 0xff
 80018d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018d6:	4619      	mov	r1, r3
 80018d8:	4803      	ldr	r0, [pc, #12]	@ (80018e8 <ssd1306_Fill+0x2c>)
 80018da:	f009 fb7e 	bl	800afda <memset>
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200001d4 	.word	0x200001d4

080018ec <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80018f2:	2300      	movs	r3, #0
 80018f4:	71fb      	strb	r3, [r7, #7]
 80018f6:	e016      	b.n	8001926 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	3b50      	subs	r3, #80	@ 0x50
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ff40 	bl	8001784 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001904:	2000      	movs	r0, #0
 8001906:	f7ff ff3d 	bl	8001784 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800190a:	2010      	movs	r0, #16
 800190c:	f7ff ff3a 	bl	8001784 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	01db      	lsls	r3, r3, #7
 8001914:	4a08      	ldr	r2, [pc, #32]	@ (8001938 <ssd1306_UpdateScreen+0x4c>)
 8001916:	4413      	add	r3, r2
 8001918:	2180      	movs	r1, #128	@ 0x80
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff ff4a 	bl	80017b4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	3301      	adds	r3, #1
 8001924:	71fb      	strb	r3, [r7, #7]
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b07      	cmp	r3, #7
 800192a:	d9e5      	bls.n	80018f8 <ssd1306_UpdateScreen+0xc>
    }
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200001d4 	.word	0x200001d4

0800193c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
 8001946:	460b      	mov	r3, r1
 8001948:	71bb      	strb	r3, [r7, #6]
 800194a:	4613      	mov	r3, r2
 800194c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	2b00      	cmp	r3, #0
 8001954:	db3d      	blt.n	80019d2 <ssd1306_DrawPixel+0x96>
 8001956:	79bb      	ldrb	r3, [r7, #6]
 8001958:	2b3f      	cmp	r3, #63	@ 0x3f
 800195a:	d83a      	bhi.n	80019d2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800195c:	797b      	ldrb	r3, [r7, #5]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d11a      	bne.n	8001998 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001962:	79fa      	ldrb	r2, [r7, #7]
 8001964:	79bb      	ldrb	r3, [r7, #6]
 8001966:	08db      	lsrs	r3, r3, #3
 8001968:	b2d8      	uxtb	r0, r3
 800196a:	4603      	mov	r3, r0
 800196c:	01db      	lsls	r3, r3, #7
 800196e:	4413      	add	r3, r2
 8001970:	4a1b      	ldr	r2, [pc, #108]	@ (80019e0 <ssd1306_DrawPixel+0xa4>)
 8001972:	5cd3      	ldrb	r3, [r2, r3]
 8001974:	b25a      	sxtb	r2, r3
 8001976:	79bb      	ldrb	r3, [r7, #6]
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	2101      	movs	r1, #1
 800197e:	fa01 f303 	lsl.w	r3, r1, r3
 8001982:	b25b      	sxtb	r3, r3
 8001984:	4313      	orrs	r3, r2
 8001986:	b259      	sxtb	r1, r3
 8001988:	79fa      	ldrb	r2, [r7, #7]
 800198a:	4603      	mov	r3, r0
 800198c:	01db      	lsls	r3, r3, #7
 800198e:	4413      	add	r3, r2
 8001990:	b2c9      	uxtb	r1, r1
 8001992:	4a13      	ldr	r2, [pc, #76]	@ (80019e0 <ssd1306_DrawPixel+0xa4>)
 8001994:	54d1      	strb	r1, [r2, r3]
 8001996:	e01d      	b.n	80019d4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001998:	79fa      	ldrb	r2, [r7, #7]
 800199a:	79bb      	ldrb	r3, [r7, #6]
 800199c:	08db      	lsrs	r3, r3, #3
 800199e:	b2d8      	uxtb	r0, r3
 80019a0:	4603      	mov	r3, r0
 80019a2:	01db      	lsls	r3, r3, #7
 80019a4:	4413      	add	r3, r2
 80019a6:	4a0e      	ldr	r2, [pc, #56]	@ (80019e0 <ssd1306_DrawPixel+0xa4>)
 80019a8:	5cd3      	ldrb	r3, [r2, r3]
 80019aa:	b25a      	sxtb	r2, r3
 80019ac:	79bb      	ldrb	r3, [r7, #6]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	2101      	movs	r1, #1
 80019b4:	fa01 f303 	lsl.w	r3, r1, r3
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	4013      	ands	r3, r2
 80019c0:	b259      	sxtb	r1, r3
 80019c2:	79fa      	ldrb	r2, [r7, #7]
 80019c4:	4603      	mov	r3, r0
 80019c6:	01db      	lsls	r3, r3, #7
 80019c8:	4413      	add	r3, r2
 80019ca:	b2c9      	uxtb	r1, r1
 80019cc:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <ssd1306_DrawPixel+0xa4>)
 80019ce:	54d1      	strb	r1, [r2, r3]
 80019d0:	e000      	b.n	80019d4 <ssd1306_DrawPixel+0x98>
        return;
 80019d2:	bf00      	nop
    }
}
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	200001d4 	.word	0x200001d4

080019e4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019e4:	b590      	push	{r4, r7, lr}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4604      	mov	r4, r0
 80019ec:	4638      	mov	r0, r7
 80019ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80019f2:	4623      	mov	r3, r4
 80019f4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	2b1f      	cmp	r3, #31
 80019fa:	d902      	bls.n	8001a02 <ssd1306_WriteChar+0x1e>
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a00:	d901      	bls.n	8001a06 <ssd1306_WriteChar+0x22>
        return 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e079      	b.n	8001afa <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d005      	beq.n	8001a18 <ssd1306_WriteChar+0x34>
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	3b20      	subs	r3, #32
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	e000      	b.n	8001a1a <ssd1306_WriteChar+0x36>
 8001a18:	783b      	ldrb	r3, [r7, #0]
 8001a1a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001a1c:	4b39      	ldr	r3, [pc, #228]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	461a      	mov	r2, r3
 8001a22:	7dfb      	ldrb	r3, [r7, #23]
 8001a24:	4413      	add	r3, r2
 8001a26:	2b80      	cmp	r3, #128	@ 0x80
 8001a28:	dc06      	bgt.n	8001a38 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a2a:	4b36      	ldr	r3, [pc, #216]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001a2c:	885b      	ldrh	r3, [r3, #2]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	787b      	ldrb	r3, [r7, #1]
 8001a32:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001a34:	2b40      	cmp	r3, #64	@ 0x40
 8001a36:	dd01      	ble.n	8001a3c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	e05e      	b.n	8001afa <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61fb      	str	r3, [r7, #28]
 8001a40:	e04d      	b.n	8001ade <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
 8001a46:	3b20      	subs	r3, #32
 8001a48:	7879      	ldrb	r1, [r7, #1]
 8001a4a:	fb01 f303 	mul.w	r3, r1, r3
 8001a4e:	4619      	mov	r1, r3
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	440b      	add	r3, r1
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	4413      	add	r3, r2
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61bb      	str	r3, [r7, #24]
 8001a60:	e036      	b.n	8001ad0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d013      	beq.n	8001a9a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a72:	4b24      	ldr	r3, [pc, #144]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	b2d8      	uxtb	r0, r3
 8001a80:	4b20      	ldr	r3, [pc, #128]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001a82:	885b      	ldrh	r3, [r3, #2]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff ff52 	bl	800193c <ssd1306_DrawPixel>
 8001a98:	e017      	b.n	8001aca <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	4413      	add	r3, r2
 8001aa6:	b2d8      	uxtb	r0, r3
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001aaa:	885b      	ldrh	r3, [r3, #2]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	b2d9      	uxtb	r1, r3
 8001ab6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	bf0c      	ite	eq
 8001abe:	2301      	moveq	r3, #1
 8001ac0:	2300      	movne	r3, #0
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	f7ff ff39 	bl	800193c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	3301      	adds	r3, #1
 8001ace:	61bb      	str	r3, [r7, #24]
 8001ad0:	7dfb      	ldrb	r3, [r7, #23]
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d3c4      	bcc.n	8001a62 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	3301      	adds	r3, #1
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	787b      	ldrb	r3, [r7, #1]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d3ac      	bcc.n	8001a42 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001aea:	881a      	ldrh	r2, [r3, #0]
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	4b03      	ldr	r3, [pc, #12]	@ (8001b04 <ssd1306_WriteChar+0x120>)
 8001af6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3724      	adds	r7, #36	@ 0x24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd90      	pop	{r4, r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200005d4 	.word	0x200005d4

08001b08 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af02      	add	r7, sp, #8
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	4638      	mov	r0, r7
 8001b12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001b16:	e013      	b.n	8001b40 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	7818      	ldrb	r0, [r3, #0]
 8001b1c:	7e3b      	ldrb	r3, [r7, #24]
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	463b      	mov	r3, r7
 8001b22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b24:	f7ff ff5e 	bl	80019e4 <ssd1306_WriteChar>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d002      	beq.n	8001b3a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	e008      	b.n	8001b4c <ssd1306_WriteString+0x44>
        }
        str++;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1e7      	bne.n	8001b18 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	781b      	ldrb	r3, [r3, #0]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	460a      	mov	r2, r1
 8001b5e:	71fb      	strb	r3, [r7, #7]
 8001b60:	4613      	mov	r3, r2
 8001b62:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b64:	79fb      	ldrb	r3, [r7, #7]
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <ssd1306_SetCursor+0x2c>)
 8001b6a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b6c:	79bb      	ldrb	r3, [r7, #6]
 8001b6e:	b29a      	uxth	r2, r3
 8001b70:	4b03      	ldr	r3, [pc, #12]	@ (8001b80 <ssd1306_SetCursor+0x2c>)
 8001b72:	805a      	strh	r2, [r3, #2]
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	200005d4 	.word	0x200005d4

08001b84 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001b8e:	2381      	movs	r3, #129	@ 0x81
 8001b90:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fdf5 	bl	8001784 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff fdf1 	bl	8001784 <ssd1306_WriteCommand>
}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001bbc:	23af      	movs	r3, #175	@ 0xaf
 8001bbe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <ssd1306_SetDisplayOn+0x38>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	715a      	strb	r2, [r3, #5]
 8001bc6:	e004      	b.n	8001bd2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001bc8:	23ae      	movs	r3, #174	@ 0xae
 8001bca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001bcc:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <ssd1306_SetDisplayOn+0x38>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fdd5 	bl	8001784 <ssd1306_WriteCommand>
}
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200005d4 	.word	0x200005d4

08001be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <HAL_MspInit+0x54>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	4a11      	ldr	r2, [pc, #68]	@ (8001c3c <HAL_MspInit+0x54>)
 8001bf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001c3c <HAL_MspInit+0x54>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	603b      	str	r3, [r7, #0]
 8001c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c3c <HAL_MspInit+0x54>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <HAL_MspInit+0x54>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c1a:	4b08      	ldr	r3, [pc, #32]	@ (8001c3c <HAL_MspInit+0x54>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	210f      	movs	r1, #15
 8001c2a:	f06f 0001 	mvn.w	r0, #1
 8001c2e:	f000 ff15 	bl	8002a5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40023800 	.word	0x40023800

08001c40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08c      	sub	sp, #48	@ 0x30
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c50:	2300      	movs	r3, #0
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	4b2e      	ldr	r3, [pc, #184]	@ (8001d10 <HAL_InitTick+0xd0>)
 8001c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c58:	4a2d      	ldr	r2, [pc, #180]	@ (8001d10 <HAL_InitTick+0xd0>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c60:	4b2b      	ldr	r3, [pc, #172]	@ (8001d10 <HAL_InitTick+0xd0>)
 8001c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c6c:	f107 020c 	add.w	r2, r7, #12
 8001c70:	f107 0310 	add.w	r3, r7, #16
 8001c74:	4611      	mov	r1, r2
 8001c76:	4618      	mov	r0, r3
 8001c78:	f002 fd6e 	bl	8004758 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c7c:	f002 fd58 	bl	8004730 <HAL_RCC_GetPCLK2Freq>
 8001c80:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c84:	4a23      	ldr	r2, [pc, #140]	@ (8001d14 <HAL_InitTick+0xd4>)
 8001c86:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8a:	0c9b      	lsrs	r3, r3, #18
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c90:	4b21      	ldr	r3, [pc, #132]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001c92:	4a22      	ldr	r2, [pc, #136]	@ (8001d1c <HAL_InitTick+0xdc>)
 8001c94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c96:	4b20      	ldr	r3, [pc, #128]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001c98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c9c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001caa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb0:	4b19      	ldr	r3, [pc, #100]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001cb6:	4818      	ldr	r0, [pc, #96]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001cb8:	f002 fd80 	bl	80047bc <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001cc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d11b      	bne.n	8001d02 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001cca:	4813      	ldr	r0, [pc, #76]	@ (8001d18 <HAL_InitTick+0xd8>)
 8001ccc:	f002 fdd0 	bl	8004870 <HAL_TIM_Base_Start_IT>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001cd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d111      	bne.n	8001d02 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001cde:	2019      	movs	r0, #25
 8001ce0:	f000 fed8 	bl	8002a94 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b0f      	cmp	r3, #15
 8001ce8:	d808      	bhi.n	8001cfc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001cea:	2200      	movs	r2, #0
 8001cec:	6879      	ldr	r1, [r7, #4]
 8001cee:	2019      	movs	r0, #25
 8001cf0:	f000 feb4 	bl	8002a5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <HAL_InitTick+0xe0>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	e002      	b.n	8001d02 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001d02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3730      	adds	r7, #48	@ 0x30
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800
 8001d14:	431bde83 	.word	0x431bde83
 8001d18:	200005dc 	.word	0x200005dc
 8001d1c:	40010000 	.word	0x40010000
 8001d20:	20000008 	.word	0x20000008

08001d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <NMI_Handler+0x4>

08001d2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <HardFault_Handler+0x4>

08001d34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <MemManage_Handler+0x4>

08001d3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <BusFault_Handler+0x4>

08001d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <UsageFault_Handler+0x4>

08001d4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
	...

08001d5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001d62:	f002 fde7 	bl	8004934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	200005dc 	.word	0x200005dc

08001d70 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d74:	4802      	ldr	r0, [pc, #8]	@ (8001d80 <DMA2_Stream0_IRQHandler+0x10>)
 8001d76:	f000 ffa1 	bl	8002cbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200000dc 	.word	0x200000dc

08001d84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return 1;
 8001d88:	2301      	movs	r3, #1
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <_kill>:

int _kill(int pid, int sig)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d9e:	f009 f9c7 	bl	800b130 <__errno>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2216      	movs	r2, #22
 8001da6:	601a      	str	r2, [r3, #0]
  return -1;
 8001da8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <_exit>:

void _exit (int status)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f7ff ffe7 	bl	8001d94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dc6:	bf00      	nop
 8001dc8:	e7fd      	b.n	8001dc6 <_exit+0x12>

08001dca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	60f8      	str	r0, [r7, #12]
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	e00a      	b.n	8001df2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ddc:	f3af 8000 	nop.w
 8001de0:	4601      	mov	r1, r0
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	60ba      	str	r2, [r7, #8]
 8001de8:	b2ca      	uxtb	r2, r1
 8001dea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	3301      	adds	r3, #1
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	dbf0      	blt.n	8001ddc <_read+0x12>
  }

  return len;
 8001dfa:	687b      	ldr	r3, [r7, #4]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e2c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <_isatty>:

int _isatty(int file)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e44:	2301      	movs	r3, #1
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b085      	sub	sp, #20
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	60f8      	str	r0, [r7, #12]
 8001e5a:	60b9      	str	r1, [r7, #8]
 8001e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e74:	4a14      	ldr	r2, [pc, #80]	@ (8001ec8 <_sbrk+0x5c>)
 8001e76:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <_sbrk+0x60>)
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e80:	4b13      	ldr	r3, [pc, #76]	@ (8001ed0 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d102      	bne.n	8001e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e88:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <_sbrk+0x64>)
 8001e8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ed4 <_sbrk+0x68>)
 8001e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <_sbrk+0x64>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d207      	bcs.n	8001eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e9c:	f009 f948 	bl	800b130 <__errno>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	e009      	b.n	8001ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eac:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <_sbrk+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eb2:	4b07      	ldr	r3, [pc, #28]	@ (8001ed0 <_sbrk+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	4a05      	ldr	r2, [pc, #20]	@ (8001ed0 <_sbrk+0x64>)
 8001ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	20018000 	.word	0x20018000
 8001ecc:	00000400 	.word	0x00000400
 8001ed0:	20000624 	.word	0x20000624
 8001ed4:	20006828 	.word	0x20006828

08001ed8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <SystemInit+0x20>)
 8001ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ee2:	4a05      	ldr	r2, [pc, #20]	@ (8001ef8 <SystemInit+0x20>)
 8001ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f00:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f02:	4a12      	ldr	r2, [pc, #72]	@ (8001f4c <MX_USART2_UART_Init+0x50>)
 8001f04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f06:	4b10      	ldr	r3, [pc, #64]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f20:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f22:	220c      	movs	r2, #12
 8001f24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f26:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f2c:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f32:	4805      	ldr	r0, [pc, #20]	@ (8001f48 <MX_USART2_UART_Init+0x4c>)
 8001f34:	f002 feb0 	bl	8004c98 <HAL_UART_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f3e:	f7ff fc13 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000628 	.word	0x20000628
 8001f4c:	40004400 	.word	0x40004400

08001f50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	@ 0x28
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a19      	ldr	r2, [pc, #100]	@ (8001fd4 <HAL_UART_MspInit+0x84>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d12b      	bne.n	8001fca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HAL_UART_MspInit+0x88>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	4a17      	ldr	r2, [pc, #92]	@ (8001fd8 <HAL_UART_MspInit+0x88>)
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <HAL_UART_MspInit+0x88>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <HAL_UART_MspInit+0x88>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	4a10      	ldr	r2, [pc, #64]	@ (8001fd8 <HAL_UART_MspInit+0x88>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd8 <HAL_UART_MspInit+0x88>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001faa:	230c      	movs	r3, #12
 8001fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fba:	2307      	movs	r3, #7
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4805      	ldr	r0, [pc, #20]	@ (8001fdc <HAL_UART_MspInit+0x8c>)
 8001fc6:	f001 f8e3 	bl	8003190 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001fca:	bf00      	nop
 8001fcc:	3728      	adds	r7, #40	@ 0x28
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40004400 	.word	0x40004400
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40020000 	.word	0x40020000

08001fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fe0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002018 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001fe4:	f7ff ff78 	bl	8001ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fe8:	480c      	ldr	r0, [pc, #48]	@ (800201c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fea:	490d      	ldr	r1, [pc, #52]	@ (8002020 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff0:	e002      	b.n	8001ff8 <LoopCopyDataInit>

08001ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff6:	3304      	adds	r3, #4

08001ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ffc:	d3f9      	bcc.n	8001ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8002028 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002000:	4c0a      	ldr	r4, [pc, #40]	@ (800202c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002004:	e001      	b.n	800200a <LoopFillZerobss>

08002006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002008:	3204      	adds	r2, #4

0800200a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800200a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800200c:	d3fb      	bcc.n	8002006 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800200e:	f009 f895 	bl	800b13c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002012:	f7ff faed 	bl	80015f0 <main>
  bx  lr    
 8002016:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002018:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800201c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002020:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002024:	0800d094 	.word	0x0800d094
  ldr r2, =_sbss
 8002028:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800202c:	20006828 	.word	0x20006828

08002030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002030:	e7fe      	b.n	8002030 <ADC_IRQHandler>
	...

08002034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002038:	4b0e      	ldr	r3, [pc, #56]	@ (8002074 <HAL_Init+0x40>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a0d      	ldr	r2, [pc, #52]	@ (8002074 <HAL_Init+0x40>)
 800203e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002044:	4b0b      	ldr	r3, [pc, #44]	@ (8002074 <HAL_Init+0x40>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a0a      	ldr	r2, [pc, #40]	@ (8002074 <HAL_Init+0x40>)
 800204a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800204e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002050:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <HAL_Init+0x40>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a07      	ldr	r2, [pc, #28]	@ (8002074 <HAL_Init+0x40>)
 8002056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800205a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800205c:	2003      	movs	r0, #3
 800205e:	f000 fcf2 	bl	8002a46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002062:	200f      	movs	r0, #15
 8002064:	f7ff fdec 	bl	8001c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002068:	f7ff fdbe 	bl	8001be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40023c00 	.word	0x40023c00

08002078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800207c:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <HAL_IncTick+0x20>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	461a      	mov	r2, r3
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <HAL_IncTick+0x24>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4413      	add	r3, r2
 8002088:	4a04      	ldr	r2, [pc, #16]	@ (800209c <HAL_IncTick+0x24>)
 800208a:	6013      	str	r3, [r2, #0]
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	2000000c 	.word	0x2000000c
 800209c:	20000670 	.word	0x20000670

080020a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return uwTick;
 80020a4:	4b03      	ldr	r3, [pc, #12]	@ (80020b4 <HAL_GetTick+0x14>)
 80020a6:	681b      	ldr	r3, [r3, #0]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	20000670 	.word	0x20000670

080020b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020c0:	f7ff ffee 	bl	80020a0 <HAL_GetTick>
 80020c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d0:	d005      	beq.n	80020de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020d2:	4b0a      	ldr	r3, [pc, #40]	@ (80020fc <HAL_Delay+0x44>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4413      	add	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020de:	bf00      	nop
 80020e0:	f7ff ffde 	bl	80020a0 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d8f7      	bhi.n	80020e0 <HAL_Delay+0x28>
  {
  }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	2000000c 	.word	0x2000000c

08002100 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e033      	b.n	800217e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	2b00      	cmp	r3, #0
 800211c:	d109      	bne.n	8002132 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7fe fe96 	bl	8000e50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f003 0310 	and.w	r3, r3, #16
 800213a:	2b00      	cmp	r3, #0
 800213c:	d118      	bne.n	8002170 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002146:	f023 0302 	bic.w	r3, r3, #2
 800214a:	f043 0202 	orr.w	r2, r3, #2
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 fa4c 	bl	80025f0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	f023 0303 	bic.w	r3, r3, #3
 8002166:	f043 0201 	orr.w	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	641a      	str	r2, [r3, #64]	@ 0x40
 800216e:	e001      	b.n	8002174 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800217c:	7bfb      	ldrb	r3, [r7, #15]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_ADC_Start_DMA+0x22>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e0d0      	b.n	800234c <HAL_ADC_Start_DMA+0x1c4>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d018      	beq.n	80021f2 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f042 0201 	orr.w	r2, r2, #1
 80021ce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021d0:	4b60      	ldr	r3, [pc, #384]	@ (8002354 <HAL_ADC_Start_DMA+0x1cc>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a60      	ldr	r2, [pc, #384]	@ (8002358 <HAL_ADC_Start_DMA+0x1d0>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	0c9a      	lsrs	r2, r3, #18
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80021e4:	e002      	b.n	80021ec <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f9      	bne.n	80021e6 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002200:	d107      	bne.n	8002212 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002210:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b01      	cmp	r3, #1
 800221e:	f040 8088 	bne.w	8002332 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002226:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800222a:	f023 0301 	bic.w	r3, r3, #1
 800222e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002240:	2b00      	cmp	r3, #0
 8002242:	d007      	beq.n	8002254 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002248:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800224c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800225c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002260:	d106      	bne.n	8002270 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	f023 0206 	bic.w	r2, r3, #6
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	645a      	str	r2, [r3, #68]	@ 0x44
 800226e:	e002      	b.n	8002276 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800227e:	4b37      	ldr	r3, [pc, #220]	@ (800235c <HAL_ADC_Start_DMA+0x1d4>)
 8002280:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002286:	4a36      	ldr	r2, [pc, #216]	@ (8002360 <HAL_ADC_Start_DMA+0x1d8>)
 8002288:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228e:	4a35      	ldr	r2, [pc, #212]	@ (8002364 <HAL_ADC_Start_DMA+0x1dc>)
 8002290:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002296:	4a34      	ldr	r2, [pc, #208]	@ (8002368 <HAL_ADC_Start_DMA+0x1e0>)
 8002298:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80022a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80022b2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022c2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	334c      	adds	r3, #76	@ 0x4c
 80022ce:	4619      	mov	r1, r3
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f000 fc9a 	bl	8002c0c <HAL_DMA_Start_IT>
 80022d8:	4603      	mov	r3, r0
 80022da:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 031f 	and.w	r3, r3, #31
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10f      	bne.n	8002308 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d129      	bne.n	800234a <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	e020      	b.n	800234a <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a17      	ldr	r2, [pc, #92]	@ (800236c <HAL_ADC_Start_DMA+0x1e4>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d11b      	bne.n	800234a <HAL_ADC_Start_DMA+0x1c2>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d114      	bne.n	800234a <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689a      	ldr	r2, [r3, #8]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	e00b      	b.n	800234a <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002336:	f043 0210 	orr.w	r2, r3, #16
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	f043 0201 	orr.w	r2, r3, #1
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800234a:	7ffb      	ldrb	r3, [r7, #31]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3720      	adds	r7, #32
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000004 	.word	0x20000004
 8002358:	431bde83 	.word	0x431bde83
 800235c:	40012300 	.word	0x40012300
 8002360:	080027e9 	.word	0x080027e9
 8002364:	080028a3 	.word	0x080028a3
 8002368:	080028bf 	.word	0x080028bf
 800236c:	40012000 	.word	0x40012000

08002370 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x1c>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e105      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x228>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b09      	cmp	r3, #9
 80023d6:	d925      	bls.n	8002424 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68d9      	ldr	r1, [r3, #12]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	461a      	mov	r2, r3
 80023e6:	4613      	mov	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	4413      	add	r3, r2
 80023ec:	3b1e      	subs	r3, #30
 80023ee:	2207      	movs	r2, #7
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43da      	mvns	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	400a      	ands	r2, r1
 80023fc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68d9      	ldr	r1, [r3, #12]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	b29b      	uxth	r3, r3
 800240e:	4618      	mov	r0, r3
 8002410:	4603      	mov	r3, r0
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4403      	add	r3, r0
 8002416:	3b1e      	subs	r3, #30
 8002418:	409a      	lsls	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	430a      	orrs	r2, r1
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	e022      	b.n	800246a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6919      	ldr	r1, [r3, #16]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	b29b      	uxth	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	4613      	mov	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	4413      	add	r3, r2
 8002438:	2207      	movs	r2, #7
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43da      	mvns	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	400a      	ands	r2, r1
 8002446:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6919      	ldr	r1, [r3, #16]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	4618      	mov	r0, r3
 800245a:	4603      	mov	r3, r0
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4403      	add	r3, r0
 8002460:	409a      	lsls	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b06      	cmp	r3, #6
 8002470:	d824      	bhi.n	80024bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	3b05      	subs	r3, #5
 8002484:	221f      	movs	r2, #31
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43da      	mvns	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	400a      	ands	r2, r1
 8002492:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	4618      	mov	r0, r3
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b05      	subs	r3, #5
 80024ae:	fa00 f203 	lsl.w	r2, r0, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80024ba:	e04c      	b.n	8002556 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b0c      	cmp	r3, #12
 80024c2:	d824      	bhi.n	800250e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	4613      	mov	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	3b23      	subs	r3, #35	@ 0x23
 80024d6:	221f      	movs	r2, #31
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43da      	mvns	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	400a      	ands	r2, r1
 80024e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	4618      	mov	r0, r3
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	4613      	mov	r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	4413      	add	r3, r2
 80024fe:	3b23      	subs	r3, #35	@ 0x23
 8002500:	fa00 f203 	lsl.w	r2, r0, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	631a      	str	r2, [r3, #48]	@ 0x30
 800250c:	e023      	b.n	8002556 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	3b41      	subs	r3, #65	@ 0x41
 8002520:	221f      	movs	r2, #31
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43da      	mvns	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	400a      	ands	r2, r1
 800252e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	b29b      	uxth	r3, r3
 800253c:	4618      	mov	r0, r3
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3b41      	subs	r3, #65	@ 0x41
 800254a:	fa00 f203 	lsl.w	r2, r0, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002556:	4b22      	ldr	r3, [pc, #136]	@ (80025e0 <HAL_ADC_ConfigChannel+0x234>)
 8002558:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a21      	ldr	r2, [pc, #132]	@ (80025e4 <HAL_ADC_ConfigChannel+0x238>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d109      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x1cc>
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b12      	cmp	r3, #18
 800256a:	d105      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a19      	ldr	r2, [pc, #100]	@ (80025e4 <HAL_ADC_ConfigChannel+0x238>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d123      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x21e>
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2b10      	cmp	r3, #16
 8002588:	d003      	beq.n	8002592 <HAL_ADC_ConfigChannel+0x1e6>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b11      	cmp	r3, #17
 8002590:	d11b      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b10      	cmp	r3, #16
 80025a4:	d111      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025a6:	4b10      	ldr	r3, [pc, #64]	@ (80025e8 <HAL_ADC_ConfigChannel+0x23c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a10      	ldr	r2, [pc, #64]	@ (80025ec <HAL_ADC_ConfigChannel+0x240>)
 80025ac:	fba2 2303 	umull	r2, r3, r2, r3
 80025b0:	0c9a      	lsrs	r2, r3, #18
 80025b2:	4613      	mov	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	4413      	add	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025bc:	e002      	b.n	80025c4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	3b01      	subs	r3, #1
 80025c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f9      	bne.n	80025be <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	40012300 	.word	0x40012300
 80025e4:	40012000 	.word	0x40012000
 80025e8:	20000004 	.word	0x20000004
 80025ec:	431bde83 	.word	0x431bde83

080025f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025f8:	4b79      	ldr	r3, [pc, #484]	@ (80027e0 <ADC_Init+0x1f0>)
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	431a      	orrs	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002624:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	021a      	lsls	r2, r3, #8
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002648:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6859      	ldr	r1, [r3, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800266a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6899      	ldr	r1, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002682:	4a58      	ldr	r2, [pc, #352]	@ (80027e4 <ADC_Init+0x1f4>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d022      	beq.n	80026ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002696:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6899      	ldr	r1, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6899      	ldr	r1, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	e00f      	b.n	80026ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026ec:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f022 0202 	bic.w	r2, r2, #2
 80026fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6899      	ldr	r1, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	7e1b      	ldrb	r3, [r3, #24]
 8002708:	005a      	lsls	r2, r3, #1
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d01b      	beq.n	8002754 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800272a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800273a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6859      	ldr	r1, [r3, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002746:	3b01      	subs	r3, #1
 8002748:	035a      	lsls	r2, r3, #13
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	e007      	b.n	8002764 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002762:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002772:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	3b01      	subs	r3, #1
 8002780:	051a      	lsls	r2, r3, #20
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002798:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6899      	ldr	r1, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027a6:	025a      	lsls	r2, r3, #9
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6899      	ldr	r1, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	029a      	lsls	r2, r3, #10
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	430a      	orrs	r2, r1
 80027d2:	609a      	str	r2, [r3, #8]
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	40012300 	.word	0x40012300
 80027e4:	0f000001 	.word	0x0f000001

080027e8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d13c      	bne.n	800287c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d12b      	bne.n	8002874 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002820:	2b00      	cmp	r3, #0
 8002822:	d127      	bne.n	8002874 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800282e:	2b00      	cmp	r3, #0
 8002830:	d006      	beq.n	8002840 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800283c:	2b00      	cmp	r3, #0
 800283e:	d119      	bne.n	8002874 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0220 	bic.w	r2, r2, #32
 800284e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d105      	bne.n	8002874 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286c:	f043 0201 	orr.w	r2, r3, #1
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f7ff fd7b 	bl	8002370 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800287a:	e00e      	b.n	800289a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b00      	cmp	r3, #0
 8002886:	d003      	beq.n	8002890 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f7ff fd85 	bl	8002398 <HAL_ADC_ErrorCallback>
}
 800288e:	e004      	b.n	800289a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	4798      	blx	r3
}
 800289a:	bf00      	nop
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b084      	sub	sp, #16
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ae:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f7ff fd67 	bl	8002384 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028b6:	bf00      	nop
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b084      	sub	sp, #16
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ca:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2240      	movs	r2, #64	@ 0x40
 80028d0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d6:	f043 0204 	orr.w	r2, r3, #4
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f7ff fd5a 	bl	8002398 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028e4:	bf00      	nop
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <__NVIC_SetPriorityGrouping>:
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002908:	4013      	ands	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002914:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291e:	4a04      	ldr	r2, [pc, #16]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	60d3      	str	r3, [r2, #12]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002938:	4b04      	ldr	r3, [pc, #16]	@ (800294c <__NVIC_GetPriorityGrouping+0x18>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	0a1b      	lsrs	r3, r3, #8
 800293e:	f003 0307 	and.w	r3, r3, #7
}
 8002942:	4618      	mov	r0, r3
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	2b00      	cmp	r3, #0
 8002960:	db0b      	blt.n	800297a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	f003 021f 	and.w	r2, r3, #31
 8002968:	4907      	ldr	r1, [pc, #28]	@ (8002988 <__NVIC_EnableIRQ+0x38>)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	2001      	movs	r0, #1
 8002972:	fa00 f202 	lsl.w	r2, r0, r2
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	e000e100 	.word	0xe000e100

0800298c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	6039      	str	r1, [r7, #0]
 8002996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	2b00      	cmp	r3, #0
 800299e:	db0a      	blt.n	80029b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	490c      	ldr	r1, [pc, #48]	@ (80029d8 <__NVIC_SetPriority+0x4c>)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	440b      	add	r3, r1
 80029b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b4:	e00a      	b.n	80029cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4908      	ldr	r1, [pc, #32]	@ (80029dc <__NVIC_SetPriority+0x50>)
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	3b04      	subs	r3, #4
 80029c4:	0112      	lsls	r2, r2, #4
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	440b      	add	r3, r1
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b089      	sub	sp, #36	@ 0x24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f1c3 0307 	rsb	r3, r3, #7
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	bf28      	it	cs
 80029fe:	2304      	movcs	r3, #4
 8002a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d902      	bls.n	8002a10 <NVIC_EncodePriority+0x30>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b03      	subs	r3, #3
 8002a0e:	e000      	b.n	8002a12 <NVIC_EncodePriority+0x32>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a28:	f04f 31ff 	mov.w	r1, #4294967295
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43d9      	mvns	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	4313      	orrs	r3, r2
         );
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3724      	adds	r7, #36	@ 0x24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff ff4c 	bl	80028ec <__NVIC_SetPriorityGrouping>
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a6e:	f7ff ff61 	bl	8002934 <__NVIC_GetPriorityGrouping>
 8002a72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	6978      	ldr	r0, [r7, #20]
 8002a7a:	f7ff ffb1 	bl	80029e0 <NVIC_EncodePriority>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff ff80 	bl	800298c <__NVIC_SetPriority>
}
 8002a8c:	bf00      	nop
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ff54 	bl	8002950 <__NVIC_EnableIRQ>
}
 8002aa8:	bf00      	nop
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002abc:	f7ff faf0 	bl	80020a0 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e099      	b.n	8002c00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2202      	movs	r2, #2
 8002ad0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0201 	bic.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aec:	e00f      	b.n	8002b0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aee:	f7ff fad7 	bl	80020a0 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b05      	cmp	r3, #5
 8002afa:	d908      	bls.n	8002b0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2220      	movs	r2, #32
 8002b00:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2203      	movs	r2, #3
 8002b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e078      	b.n	8002c00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1e8      	bne.n	8002aee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	4b38      	ldr	r3, [pc, #224]	@ (8002c08 <HAL_DMA_Init+0x158>)
 8002b28:	4013      	ands	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d107      	bne.n	8002b78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	4313      	orrs	r3, r2
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	697a      	ldr	r2, [r7, #20]
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f023 0307 	bic.w	r3, r3, #7
 8002b8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d117      	bne.n	8002bd2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00e      	beq.n	8002bd2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 fa6f 	bl	8003098 <DMA_CheckFifoParam>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d008      	beq.n	8002bd2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2240      	movs	r2, #64	@ 0x40
 8002bc4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e016      	b.n	8002c00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 fa26 	bl	800302c <DMA_CalcBaseAndBitshift>
 8002be0:	4603      	mov	r3, r0
 8002be2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be8:	223f      	movs	r2, #63	@ 0x3f
 8002bea:	409a      	lsls	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3718      	adds	r7, #24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	f010803f 	.word	0xf010803f

08002c0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
 8002c18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d101      	bne.n	8002c32 <HAL_DMA_Start_IT+0x26>
 8002c2e:	2302      	movs	r3, #2
 8002c30:	e040      	b.n	8002cb4 <HAL_DMA_Start_IT+0xa8>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d12f      	bne.n	8002ca6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2202      	movs	r2, #2
 8002c4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	68b9      	ldr	r1, [r7, #8]
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 f9b8 	bl	8002fd0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c64:	223f      	movs	r2, #63	@ 0x3f
 8002c66:	409a      	lsls	r2, r3
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f042 0216 	orr.w	r2, r2, #22
 8002c7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d007      	beq.n	8002c94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0208 	orr.w	r2, r2, #8
 8002c92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	e005      	b.n	8002cb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cc8:	4b8e      	ldr	r3, [pc, #568]	@ (8002f04 <HAL_DMA_IRQHandler+0x248>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a8e      	ldr	r2, [pc, #568]	@ (8002f08 <HAL_DMA_IRQHandler+0x24c>)
 8002cce:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd2:	0a9b      	lsrs	r3, r3, #10
 8002cd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce6:	2208      	movs	r2, #8
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d01a      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d013      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0204 	bic.w	r2, r2, #4
 8002d0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d14:	2208      	movs	r2, #8
 8002d16:	409a      	lsls	r2, r3
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d20:	f043 0201 	orr.w	r2, r3, #1
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	409a      	lsls	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d012      	beq.n	8002d5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d56:	f043 0202 	orr.w	r2, r3, #2
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d62:	2204      	movs	r2, #4
 8002d64:	409a      	lsls	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d012      	beq.n	8002d94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00b      	beq.n	8002d94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d80:	2204      	movs	r2, #4
 8002d82:	409a      	lsls	r2, r3
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8c:	f043 0204 	orr.w	r2, r3, #4
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d98:	2210      	movs	r2, #16
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d043      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d03c      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db6:	2210      	movs	r2, #16
 8002db8:	409a      	lsls	r2, r3
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d018      	beq.n	8002dfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d108      	bne.n	8002dec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d024      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	4798      	blx	r3
 8002dea:	e01f      	b.n	8002e2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01b      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	4798      	blx	r3
 8002dfc:	e016      	b.n	8002e2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d107      	bne.n	8002e1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0208 	bic.w	r2, r2, #8
 8002e1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d003      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e30:	2220      	movs	r2, #32
 8002e32:	409a      	lsls	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4013      	ands	r3, r2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f000 808f 	beq.w	8002f5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0310 	and.w	r3, r3, #16
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f000 8087 	beq.w	8002f5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e52:	2220      	movs	r2, #32
 8002e54:	409a      	lsls	r2, r3
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b05      	cmp	r3, #5
 8002e64:	d136      	bne.n	8002ed4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0216 	bic.w	r2, r2, #22
 8002e74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695a      	ldr	r2, [r3, #20]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d103      	bne.n	8002e96 <HAL_DMA_IRQHandler+0x1da>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d007      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 0208 	bic.w	r2, r2, #8
 8002ea4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eaa:	223f      	movs	r2, #63	@ 0x3f
 8002eac:	409a      	lsls	r2, r3
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d07e      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	4798      	blx	r3
        }
        return;
 8002ed2:	e079      	b.n	8002fc8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d01d      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10d      	bne.n	8002f0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d031      	beq.n	8002f5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	4798      	blx	r3
 8002f00:	e02c      	b.n	8002f5c <HAL_DMA_IRQHandler+0x2a0>
 8002f02:	bf00      	nop
 8002f04:	20000004 	.word	0x20000004
 8002f08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d023      	beq.n	8002f5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	4798      	blx	r3
 8002f1c:	e01e      	b.n	8002f5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10f      	bne.n	8002f4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0210 	bic.w	r2, r2, #16
 8002f3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d032      	beq.n	8002fca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d022      	beq.n	8002fb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2205      	movs	r2, #5
 8002f74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0201 	bic.w	r2, r2, #1
 8002f86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d307      	bcc.n	8002fa4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f2      	bne.n	8002f88 <HAL_DMA_IRQHandler+0x2cc>
 8002fa2:	e000      	b.n	8002fa6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fa4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d005      	beq.n	8002fca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	4798      	blx	r3
 8002fc6:	e000      	b.n	8002fca <HAL_DMA_IRQHandler+0x30e>
        return;
 8002fc8:	bf00      	nop
    }
  }
}
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
 8002fdc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2b40      	cmp	r3, #64	@ 0x40
 8002ffc:	d108      	bne.n	8003010 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800300e:	e007      	b.n	8003020 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	60da      	str	r2, [r3, #12]
}
 8003020:	bf00      	nop
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	b2db      	uxtb	r3, r3
 800303a:	3b10      	subs	r3, #16
 800303c:	4a14      	ldr	r2, [pc, #80]	@ (8003090 <DMA_CalcBaseAndBitshift+0x64>)
 800303e:	fba2 2303 	umull	r2, r3, r2, r3
 8003042:	091b      	lsrs	r3, r3, #4
 8003044:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003046:	4a13      	ldr	r2, [pc, #76]	@ (8003094 <DMA_CalcBaseAndBitshift+0x68>)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4413      	add	r3, r2
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	461a      	mov	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2b03      	cmp	r3, #3
 8003058:	d909      	bls.n	800306e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003062:	f023 0303 	bic.w	r3, r3, #3
 8003066:	1d1a      	adds	r2, r3, #4
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	659a      	str	r2, [r3, #88]	@ 0x58
 800306c:	e007      	b.n	800307e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003076:	f023 0303 	bic.w	r3, r3, #3
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003082:	4618      	mov	r0, r3
 8003084:	3714      	adds	r7, #20
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	aaaaaaab 	.word	0xaaaaaaab
 8003094:	0800cf88 	.word	0x0800cf88

08003098 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d11f      	bne.n	80030f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d856      	bhi.n	8003166 <DMA_CheckFifoParam+0xce>
 80030b8:	a201      	add	r2, pc, #4	@ (adr r2, 80030c0 <DMA_CheckFifoParam+0x28>)
 80030ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030be:	bf00      	nop
 80030c0:	080030d1 	.word	0x080030d1
 80030c4:	080030e3 	.word	0x080030e3
 80030c8:	080030d1 	.word	0x080030d1
 80030cc:	08003167 	.word	0x08003167
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d046      	beq.n	800316a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e0:	e043      	b.n	800316a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030ea:	d140      	bne.n	800316e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030f0:	e03d      	b.n	800316e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030fa:	d121      	bne.n	8003140 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b03      	cmp	r3, #3
 8003100:	d837      	bhi.n	8003172 <DMA_CheckFifoParam+0xda>
 8003102:	a201      	add	r2, pc, #4	@ (adr r2, 8003108 <DMA_CheckFifoParam+0x70>)
 8003104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003108:	08003119 	.word	0x08003119
 800310c:	0800311f 	.word	0x0800311f
 8003110:	08003119 	.word	0x08003119
 8003114:	08003131 	.word	0x08003131
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	73fb      	strb	r3, [r7, #15]
      break;
 800311c:	e030      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003122:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d025      	beq.n	8003176 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800312e:	e022      	b.n	8003176 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003134:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003138:	d11f      	bne.n	800317a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800313e:	e01c      	b.n	800317a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d903      	bls.n	800314e <DMA_CheckFifoParam+0xb6>
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	2b03      	cmp	r3, #3
 800314a:	d003      	beq.n	8003154 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800314c:	e018      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	73fb      	strb	r3, [r7, #15]
      break;
 8003152:	e015      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003158:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00e      	beq.n	800317e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
      break;
 8003164:	e00b      	b.n	800317e <DMA_CheckFifoParam+0xe6>
      break;
 8003166:	bf00      	nop
 8003168:	e00a      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      break;
 800316a:	bf00      	nop
 800316c:	e008      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      break;
 800316e:	bf00      	nop
 8003170:	e006      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      break;
 8003172:	bf00      	nop
 8003174:	e004      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      break;
 8003176:	bf00      	nop
 8003178:	e002      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      break;   
 800317a:	bf00      	nop
 800317c:	e000      	b.n	8003180 <DMA_CheckFifoParam+0xe8>
      break;
 800317e:	bf00      	nop
    }
  } 
  
  return status; 
 8003180:	7bfb      	ldrb	r3, [r7, #15]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop

08003190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003190:	b480      	push	{r7}
 8003192:	b089      	sub	sp, #36	@ 0x24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800319e:	2300      	movs	r3, #0
 80031a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	e159      	b.n	8003460 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031ac:	2201      	movs	r2, #1
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	4013      	ands	r3, r2
 80031be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	f040 8148 	bne.w	800345a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d005      	beq.n	80031e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d130      	bne.n	8003244 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	2203      	movs	r2, #3
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43db      	mvns	r3, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4013      	ands	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	fa02 f303 	lsl.w	r3, r2, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4313      	orrs	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003218:	2201      	movs	r2, #1
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	43db      	mvns	r3, r3
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	4013      	ands	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	091b      	lsrs	r3, r3, #4
 800322e:	f003 0201 	and.w	r2, r3, #1
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4313      	orrs	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	2b03      	cmp	r3, #3
 800324e:	d017      	beq.n	8003280 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	2203      	movs	r2, #3
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4013      	ands	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4313      	orrs	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f003 0303 	and.w	r3, r3, #3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d123      	bne.n	80032d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	08da      	lsrs	r2, r3, #3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	3208      	adds	r2, #8
 8003294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003298:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	220f      	movs	r2, #15
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	43db      	mvns	r3, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	691a      	ldr	r2, [r3, #16]
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	08da      	lsrs	r2, r3, #3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3208      	adds	r2, #8
 80032ce:	69b9      	ldr	r1, [r7, #24]
 80032d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	2203      	movs	r2, #3
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	43db      	mvns	r3, r3
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4013      	ands	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0203 	and.w	r2, r3, #3
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	4313      	orrs	r3, r2
 8003300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 80a2 	beq.w	800345a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	4b57      	ldr	r3, [pc, #348]	@ (8003478 <HAL_GPIO_Init+0x2e8>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	4a56      	ldr	r2, [pc, #344]	@ (8003478 <HAL_GPIO_Init+0x2e8>)
 8003320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003324:	6453      	str	r3, [r2, #68]	@ 0x44
 8003326:	4b54      	ldr	r3, [pc, #336]	@ (8003478 <HAL_GPIO_Init+0x2e8>)
 8003328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003332:	4a52      	ldr	r2, [pc, #328]	@ (800347c <HAL_GPIO_Init+0x2ec>)
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	089b      	lsrs	r3, r3, #2
 8003338:	3302      	adds	r3, #2
 800333a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800333e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	f003 0303 	and.w	r3, r3, #3
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	220f      	movs	r2, #15
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	43db      	mvns	r3, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4013      	ands	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a49      	ldr	r2, [pc, #292]	@ (8003480 <HAL_GPIO_Init+0x2f0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d019      	beq.n	8003392 <HAL_GPIO_Init+0x202>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a48      	ldr	r2, [pc, #288]	@ (8003484 <HAL_GPIO_Init+0x2f4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d013      	beq.n	800338e <HAL_GPIO_Init+0x1fe>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a47      	ldr	r2, [pc, #284]	@ (8003488 <HAL_GPIO_Init+0x2f8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d00d      	beq.n	800338a <HAL_GPIO_Init+0x1fa>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a46      	ldr	r2, [pc, #280]	@ (800348c <HAL_GPIO_Init+0x2fc>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d007      	beq.n	8003386 <HAL_GPIO_Init+0x1f6>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a45      	ldr	r2, [pc, #276]	@ (8003490 <HAL_GPIO_Init+0x300>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d101      	bne.n	8003382 <HAL_GPIO_Init+0x1f2>
 800337e:	2304      	movs	r3, #4
 8003380:	e008      	b.n	8003394 <HAL_GPIO_Init+0x204>
 8003382:	2307      	movs	r3, #7
 8003384:	e006      	b.n	8003394 <HAL_GPIO_Init+0x204>
 8003386:	2303      	movs	r3, #3
 8003388:	e004      	b.n	8003394 <HAL_GPIO_Init+0x204>
 800338a:	2302      	movs	r3, #2
 800338c:	e002      	b.n	8003394 <HAL_GPIO_Init+0x204>
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <HAL_GPIO_Init+0x204>
 8003392:	2300      	movs	r3, #0
 8003394:	69fa      	ldr	r2, [r7, #28]
 8003396:	f002 0203 	and.w	r2, r2, #3
 800339a:	0092      	lsls	r2, r2, #2
 800339c:	4093      	lsls	r3, r2
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033a4:	4935      	ldr	r1, [pc, #212]	@ (800347c <HAL_GPIO_Init+0x2ec>)
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	089b      	lsrs	r3, r3, #2
 80033aa:	3302      	adds	r3, #2
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033b2:	4b38      	ldr	r3, [pc, #224]	@ (8003494 <HAL_GPIO_Init+0x304>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	43db      	mvns	r3, r3
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	4013      	ands	r3, r2
 80033c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003494 <HAL_GPIO_Init+0x304>)
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003494 <HAL_GPIO_Init+0x304>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	43db      	mvns	r3, r3
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	4013      	ands	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d003      	beq.n	8003400 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003400:	4a24      	ldr	r2, [pc, #144]	@ (8003494 <HAL_GPIO_Init+0x304>)
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003406:	4b23      	ldr	r3, [pc, #140]	@ (8003494 <HAL_GPIO_Init+0x304>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	43db      	mvns	r3, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4013      	ands	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800342a:	4a1a      	ldr	r2, [pc, #104]	@ (8003494 <HAL_GPIO_Init+0x304>)
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003430:	4b18      	ldr	r3, [pc, #96]	@ (8003494 <HAL_GPIO_Init+0x304>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	4313      	orrs	r3, r2
 8003452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003454:	4a0f      	ldr	r2, [pc, #60]	@ (8003494 <HAL_GPIO_Init+0x304>)
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	3301      	adds	r3, #1
 800345e:	61fb      	str	r3, [r7, #28]
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	2b0f      	cmp	r3, #15
 8003464:	f67f aea2 	bls.w	80031ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003468:	bf00      	nop
 800346a:	bf00      	nop
 800346c:	3724      	adds	r7, #36	@ 0x24
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40023800 	.word	0x40023800
 800347c:	40013800 	.word	0x40013800
 8003480:	40020000 	.word	0x40020000
 8003484:	40020400 	.word	0x40020400
 8003488:	40020800 	.word	0x40020800
 800348c:	40020c00 	.word	0x40020c00
 8003490:	40021000 	.word	0x40021000
 8003494:	40013c00 	.word	0x40013c00

08003498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
 80034a4:	4613      	mov	r3, r2
 80034a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034a8:	787b      	ldrb	r3, [r7, #1]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ae:	887a      	ldrh	r2, [r7, #2]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034b4:	e003      	b.n	80034be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034b6:	887b      	ldrh	r3, [r7, #2]
 80034b8:	041a      	lsls	r2, r3, #16
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	619a      	str	r2, [r3, #24]
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e12b      	b.n	8003736 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d106      	bne.n	80034f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fe f810 	bl	8001518 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2224      	movs	r2, #36	@ 0x24
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 0201 	bic.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800351e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800352e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003530:	f001 f8ea 	bl	8004708 <HAL_RCC_GetPCLK1Freq>
 8003534:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4a81      	ldr	r2, [pc, #516]	@ (8003740 <HAL_I2C_Init+0x274>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d807      	bhi.n	8003550 <HAL_I2C_Init+0x84>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	4a80      	ldr	r2, [pc, #512]	@ (8003744 <HAL_I2C_Init+0x278>)
 8003544:	4293      	cmp	r3, r2
 8003546:	bf94      	ite	ls
 8003548:	2301      	movls	r3, #1
 800354a:	2300      	movhi	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	e006      	b.n	800355e <HAL_I2C_Init+0x92>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4a7d      	ldr	r2, [pc, #500]	@ (8003748 <HAL_I2C_Init+0x27c>)
 8003554:	4293      	cmp	r3, r2
 8003556:	bf94      	ite	ls
 8003558:	2301      	movls	r3, #1
 800355a:	2300      	movhi	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e0e7      	b.n	8003736 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4a78      	ldr	r2, [pc, #480]	@ (800374c <HAL_I2C_Init+0x280>)
 800356a:	fba2 2303 	umull	r2, r3, r2, r3
 800356e:	0c9b      	lsrs	r3, r3, #18
 8003570:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	430a      	orrs	r2, r1
 8003584:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4a6a      	ldr	r2, [pc, #424]	@ (8003740 <HAL_I2C_Init+0x274>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d802      	bhi.n	80035a0 <HAL_I2C_Init+0xd4>
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	3301      	adds	r3, #1
 800359e:	e009      	b.n	80035b4 <HAL_I2C_Init+0xe8>
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80035a6:	fb02 f303 	mul.w	r3, r2, r3
 80035aa:	4a69      	ldr	r2, [pc, #420]	@ (8003750 <HAL_I2C_Init+0x284>)
 80035ac:	fba2 2303 	umull	r2, r3, r2, r3
 80035b0:	099b      	lsrs	r3, r3, #6
 80035b2:	3301      	adds	r3, #1
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	430b      	orrs	r3, r1
 80035ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	495c      	ldr	r1, [pc, #368]	@ (8003740 <HAL_I2C_Init+0x274>)
 80035d0:	428b      	cmp	r3, r1
 80035d2:	d819      	bhi.n	8003608 <HAL_I2C_Init+0x13c>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1e59      	subs	r1, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	fbb1 f3f3 	udiv	r3, r1, r3
 80035e2:	1c59      	adds	r1, r3, #1
 80035e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035e8:	400b      	ands	r3, r1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_I2C_Init+0x138>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	1e59      	subs	r1, r3, #1
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035fc:	3301      	adds	r3, #1
 80035fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003602:	e051      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003604:	2304      	movs	r3, #4
 8003606:	e04f      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d111      	bne.n	8003634 <HAL_I2C_Init+0x168>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	1e58      	subs	r0, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6859      	ldr	r1, [r3, #4]
 8003618:	460b      	mov	r3, r1
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	440b      	add	r3, r1
 800361e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003622:	3301      	adds	r3, #1
 8003624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf0c      	ite	eq
 800362c:	2301      	moveq	r3, #1
 800362e:	2300      	movne	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e012      	b.n	800365a <HAL_I2C_Init+0x18e>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1e58      	subs	r0, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	440b      	add	r3, r1
 8003642:	0099      	lsls	r1, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	fbb0 f3f3 	udiv	r3, r0, r3
 800364a:	3301      	adds	r3, #1
 800364c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003650:	2b00      	cmp	r3, #0
 8003652:	bf0c      	ite	eq
 8003654:	2301      	moveq	r3, #1
 8003656:	2300      	movne	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_I2C_Init+0x196>
 800365e:	2301      	movs	r3, #1
 8003660:	e022      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10e      	bne.n	8003688 <HAL_I2C_Init+0x1bc>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1e58      	subs	r0, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6859      	ldr	r1, [r3, #4]
 8003672:	460b      	mov	r3, r1
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	440b      	add	r3, r1
 8003678:	fbb0 f3f3 	udiv	r3, r0, r3
 800367c:	3301      	adds	r3, #1
 800367e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003686:	e00f      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1e58      	subs	r0, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6859      	ldr	r1, [r3, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	0099      	lsls	r1, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	fbb0 f3f3 	udiv	r3, r0, r3
 800369e:	3301      	adds	r3, #1
 80036a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	6809      	ldr	r1, [r1, #0]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69da      	ldr	r2, [r3, #28]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6911      	ldr	r1, [r2, #16]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	68d2      	ldr	r2, [r2, #12]
 80036e2:	4311      	orrs	r1, r2
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6812      	ldr	r2, [r2, #0]
 80036e8:	430b      	orrs	r3, r1
 80036ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2220      	movs	r2, #32
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	000186a0 	.word	0x000186a0
 8003744:	001e847f 	.word	0x001e847f
 8003748:	003d08ff 	.word	0x003d08ff
 800374c:	431bde83 	.word	0x431bde83
 8003750:	10624dd3 	.word	0x10624dd3

08003754 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af02      	add	r7, sp, #8
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	4608      	mov	r0, r1
 800375e:	4611      	mov	r1, r2
 8003760:	461a      	mov	r2, r3
 8003762:	4603      	mov	r3, r0
 8003764:	817b      	strh	r3, [r7, #10]
 8003766:	460b      	mov	r3, r1
 8003768:	813b      	strh	r3, [r7, #8]
 800376a:	4613      	mov	r3, r2
 800376c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800376e:	f7fe fc97 	bl	80020a0 <HAL_GetTick>
 8003772:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b20      	cmp	r3, #32
 800377e:	f040 80d9 	bne.w	8003934 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	2319      	movs	r3, #25
 8003788:	2201      	movs	r2, #1
 800378a:	496d      	ldr	r1, [pc, #436]	@ (8003940 <HAL_I2C_Mem_Write+0x1ec>)
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f000 f971 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003798:	2302      	movs	r3, #2
 800379a:	e0cc      	b.n	8003936 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d101      	bne.n	80037aa <HAL_I2C_Mem_Write+0x56>
 80037a6:	2302      	movs	r3, #2
 80037a8:	e0c5      	b.n	8003936 <HAL_I2C_Mem_Write+0x1e2>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0301 	and.w	r3, r3, #1
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d007      	beq.n	80037d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2221      	movs	r2, #33	@ 0x21
 80037e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2240      	movs	r2, #64	@ 0x40
 80037ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a3a      	ldr	r2, [r7, #32]
 80037fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003800:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4a4d      	ldr	r2, [pc, #308]	@ (8003944 <HAL_I2C_Mem_Write+0x1f0>)
 8003810:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003812:	88f8      	ldrh	r0, [r7, #6]
 8003814:	893a      	ldrh	r2, [r7, #8]
 8003816:	8979      	ldrh	r1, [r7, #10]
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	9301      	str	r3, [sp, #4]
 800381c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	4603      	mov	r3, r0
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f890 	bl	8003948 <I2C_RequestMemoryWrite>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d052      	beq.n	80038d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e081      	b.n	8003936 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 fa36 	bl	8003ca8 <I2C_WaitOnTXEFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00d      	beq.n	800385e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	2b04      	cmp	r3, #4
 8003848:	d107      	bne.n	800385a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003858:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e06b      	b.n	8003936 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	781a      	ldrb	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	1c5a      	adds	r2, r3, #1
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003884:	b29b      	uxth	r3, r3
 8003886:	3b01      	subs	r3, #1
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b04      	cmp	r3, #4
 800389a:	d11b      	bne.n	80038d4 <HAL_I2C_Mem_Write+0x180>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d017      	beq.n	80038d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a8:	781a      	ldrb	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038be:	3b01      	subs	r3, #1
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1aa      	bne.n	8003832 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 fa29 	bl	8003d38 <I2C_WaitOnBTFFlagUntilTimeout>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00d      	beq.n	8003908 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	d107      	bne.n	8003904 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003902:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e016      	b.n	8003936 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003916:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003934:	2302      	movs	r3, #2
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	00100002 	.word	0x00100002
 8003944:	ffff0000 	.word	0xffff0000

08003948 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	817b      	strh	r3, [r7, #10]
 800395a:	460b      	mov	r3, r1
 800395c:	813b      	strh	r3, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003970:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	2200      	movs	r2, #0
 800397a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f878 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003994:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003998:	d103      	bne.n	80039a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e05f      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039a6:	897b      	ldrh	r3, [r7, #10]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b8:	6a3a      	ldr	r2, [r7, #32]
 80039ba:	492d      	ldr	r1, [pc, #180]	@ (8003a70 <I2C_RequestMemoryWrite+0x128>)
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f8d3 	bl	8003b68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e04c      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e4:	6a39      	ldr	r1, [r7, #32]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f95e 	bl	8003ca8 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d107      	bne.n	8003a0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e02b      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d105      	bne.n	8003a20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	611a      	str	r2, [r3, #16]
 8003a1e:	e021      	b.n	8003a64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a20:	893b      	ldrh	r3, [r7, #8]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a30:	6a39      	ldr	r1, [r7, #32]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f938 	bl	8003ca8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d107      	bne.n	8003a56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e005      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5a:	893b      	ldrh	r3, [r7, #8]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	00010002 	.word	0x00010002

08003a74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	603b      	str	r3, [r7, #0]
 8003a80:	4613      	mov	r3, r2
 8003a82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a84:	e048      	b.n	8003b18 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8c:	d044      	beq.n	8003b18 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a8e:	f7fe fb07 	bl	80020a0 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d302      	bcc.n	8003aa4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d139      	bne.n	8003b18 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	0c1b      	lsrs	r3, r3, #16
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d10d      	bne.n	8003aca <I2C_WaitOnFlagUntilTimeout+0x56>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	43da      	mvns	r2, r3
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bf0c      	ite	eq
 8003ac0:	2301      	moveq	r3, #1
 8003ac2:	2300      	movne	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	e00c      	b.n	8003ae4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	43da      	mvns	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	bf0c      	ite	eq
 8003adc:	2301      	moveq	r3, #1
 8003ade:	2300      	movne	r3, #0
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d116      	bne.n	8003b18 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b04:	f043 0220 	orr.w	r2, r3, #32
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e023      	b.n	8003b60 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	0c1b      	lsrs	r3, r3, #16
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d10d      	bne.n	8003b3e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	43da      	mvns	r2, r3
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	bf0c      	ite	eq
 8003b34:	2301      	moveq	r3, #1
 8003b36:	2300      	movne	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	e00c      	b.n	8003b58 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	43da      	mvns	r2, r3
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	bf0c      	ite	eq
 8003b50:	2301      	moveq	r3, #1
 8003b52:	2300      	movne	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	461a      	mov	r2, r3
 8003b58:	79fb      	ldrb	r3, [r7, #7]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d093      	beq.n	8003a86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
 8003b74:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b76:	e071      	b.n	8003c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b86:	d123      	bne.n	8003bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b96:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ba0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbc:	f043 0204 	orr.w	r2, r3, #4
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e067      	b.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd6:	d041      	beq.n	8003c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd8:	f7fe fa62 	bl	80020a0 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d302      	bcc.n	8003bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d136      	bne.n	8003c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	0c1b      	lsrs	r3, r3, #16
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d10c      	bne.n	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	43da      	mvns	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	4013      	ands	r3, r2
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	bf14      	ite	ne
 8003c0a:	2301      	movne	r3, #1
 8003c0c:	2300      	moveq	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	e00b      	b.n	8003c2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	43da      	mvns	r2, r3
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	bf14      	ite	ne
 8003c24:	2301      	movne	r3, #1
 8003c26:	2300      	moveq	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d016      	beq.n	8003c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c48:	f043 0220 	orr.w	r2, r3, #32
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e021      	b.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	0c1b      	lsrs	r3, r3, #16
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d10c      	bne.n	8003c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	43da      	mvns	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4013      	ands	r3, r2
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	bf14      	ite	ne
 8003c78:	2301      	movne	r3, #1
 8003c7a:	2300      	moveq	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	e00b      	b.n	8003c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	43da      	mvns	r2, r3
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	bf14      	ite	ne
 8003c92:	2301      	movne	r3, #1
 8003c94:	2300      	moveq	r3, #0
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f47f af6d 	bne.w	8003b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cb4:	e034      	b.n	8003d20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f886 	bl	8003dc8 <I2C_IsAcknowledgeFailed>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e034      	b.n	8003d30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ccc:	d028      	beq.n	8003d20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cce:	f7fe f9e7 	bl	80020a0 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d302      	bcc.n	8003ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d11d      	bne.n	8003d20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cee:	2b80      	cmp	r3, #128	@ 0x80
 8003cf0:	d016      	beq.n	8003d20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	f043 0220 	orr.w	r2, r3, #32
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e007      	b.n	8003d30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d2a:	2b80      	cmp	r3, #128	@ 0x80
 8003d2c:	d1c3      	bne.n	8003cb6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d44:	e034      	b.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 f83e 	bl	8003dc8 <I2C_IsAcknowledgeFailed>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e034      	b.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d028      	beq.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5e:	f7fe f99f 	bl	80020a0 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d302      	bcc.n	8003d74 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d11d      	bne.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d016      	beq.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9c:	f043 0220 	orr.w	r2, r3, #32
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e007      	b.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d1c3      	bne.n	8003d46 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dde:	d11b      	bne.n	8003e18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003de8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	f043 0204 	orr.w	r2, r3, #4
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e000      	b.n	8003e1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
	...

08003e28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e267      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d075      	beq.n	8003f32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e46:	4b88      	ldr	r3, [pc, #544]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d00c      	beq.n	8003e6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e52:	4b85      	ldr	r3, [pc, #532]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d112      	bne.n	8003e84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e5e:	4b82      	ldr	r3, [pc, #520]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e6a:	d10b      	bne.n	8003e84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e6c:	4b7e      	ldr	r3, [pc, #504]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d05b      	beq.n	8003f30 <HAL_RCC_OscConfig+0x108>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d157      	bne.n	8003f30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e242      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e8c:	d106      	bne.n	8003e9c <HAL_RCC_OscConfig+0x74>
 8003e8e:	4b76      	ldr	r3, [pc, #472]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a75      	ldr	r2, [pc, #468]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	e01d      	b.n	8003ed8 <HAL_RCC_OscConfig+0xb0>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ea4:	d10c      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x98>
 8003ea6:	4b70      	ldr	r3, [pc, #448]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a6f      	ldr	r2, [pc, #444]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eb0:	6013      	str	r3, [r2, #0]
 8003eb2:	4b6d      	ldr	r3, [pc, #436]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a6c      	ldr	r2, [pc, #432]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	e00b      	b.n	8003ed8 <HAL_RCC_OscConfig+0xb0>
 8003ec0:	4b69      	ldr	r3, [pc, #420]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a68      	ldr	r2, [pc, #416]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eca:	6013      	str	r3, [r2, #0]
 8003ecc:	4b66      	ldr	r3, [pc, #408]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a65      	ldr	r2, [pc, #404]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003ed2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d013      	beq.n	8003f08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee0:	f7fe f8de 	bl	80020a0 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ee8:	f7fe f8da 	bl	80020a0 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b64      	cmp	r3, #100	@ 0x64
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e207      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efa:	4b5b      	ldr	r3, [pc, #364]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0xc0>
 8003f06:	e014      	b.n	8003f32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f08:	f7fe f8ca 	bl	80020a0 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f10:	f7fe f8c6 	bl	80020a0 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b64      	cmp	r3, #100	@ 0x64
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e1f3      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f22:	4b51      	ldr	r3, [pc, #324]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0xe8>
 8003f2e:	e000      	b.n	8003f32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d063      	beq.n	8004006 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f3e:	4b4a      	ldr	r3, [pc, #296]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 030c 	and.w	r3, r3, #12
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00b      	beq.n	8003f62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f4a:	4b47      	ldr	r3, [pc, #284]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f52:	2b08      	cmp	r3, #8
 8003f54:	d11c      	bne.n	8003f90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f56:	4b44      	ldr	r3, [pc, #272]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d116      	bne.n	8003f90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f62:	4b41      	ldr	r3, [pc, #260]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d005      	beq.n	8003f7a <HAL_RCC_OscConfig+0x152>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d001      	beq.n	8003f7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e1c7      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4937      	ldr	r1, [pc, #220]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f8e:	e03a      	b.n	8004006 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d020      	beq.n	8003fda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f98:	4b34      	ldr	r3, [pc, #208]	@ (800406c <HAL_RCC_OscConfig+0x244>)
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9e:	f7fe f87f 	bl	80020a0 <HAL_GetTick>
 8003fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa6:	f7fe f87b 	bl	80020a0 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e1a8      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0f0      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fc4:	4b28      	ldr	r3, [pc, #160]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	4925      	ldr	r1, [pc, #148]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	600b      	str	r3, [r1, #0]
 8003fd8:	e015      	b.n	8004006 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fda:	4b24      	ldr	r3, [pc, #144]	@ (800406c <HAL_RCC_OscConfig+0x244>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe0:	f7fe f85e 	bl	80020a0 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe8:	f7fe f85a 	bl	80020a0 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e187      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1f0      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d036      	beq.n	8004080 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d016      	beq.n	8004048 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800401a:	4b15      	ldr	r3, [pc, #84]	@ (8004070 <HAL_RCC_OscConfig+0x248>)
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004020:	f7fe f83e 	bl	80020a0 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004028:	f7fe f83a 	bl	80020a0 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e167      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800403a:	4b0b      	ldr	r3, [pc, #44]	@ (8004068 <HAL_RCC_OscConfig+0x240>)
 800403c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0f0      	beq.n	8004028 <HAL_RCC_OscConfig+0x200>
 8004046:	e01b      	b.n	8004080 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004048:	4b09      	ldr	r3, [pc, #36]	@ (8004070 <HAL_RCC_OscConfig+0x248>)
 800404a:	2200      	movs	r2, #0
 800404c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800404e:	f7fe f827 	bl	80020a0 <HAL_GetTick>
 8004052:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004054:	e00e      	b.n	8004074 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004056:	f7fe f823 	bl	80020a0 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d907      	bls.n	8004074 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e150      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
 8004068:	40023800 	.word	0x40023800
 800406c:	42470000 	.word	0x42470000
 8004070:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004074:	4b88      	ldr	r3, [pc, #544]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004076:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1ea      	bne.n	8004056 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 8097 	beq.w	80041bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800408e:	2300      	movs	r3, #0
 8004090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004092:	4b81      	ldr	r3, [pc, #516]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10f      	bne.n	80040be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800409e:	2300      	movs	r3, #0
 80040a0:	60bb      	str	r3, [r7, #8]
 80040a2:	4b7d      	ldr	r3, [pc, #500]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80040a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80040a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b6:	60bb      	str	r3, [r7, #8]
 80040b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ba:	2301      	movs	r3, #1
 80040bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040be:	4b77      	ldr	r3, [pc, #476]	@ (800429c <HAL_RCC_OscConfig+0x474>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d118      	bne.n	80040fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040ca:	4b74      	ldr	r3, [pc, #464]	@ (800429c <HAL_RCC_OscConfig+0x474>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a73      	ldr	r2, [pc, #460]	@ (800429c <HAL_RCC_OscConfig+0x474>)
 80040d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040d6:	f7fd ffe3 	bl	80020a0 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040dc:	e008      	b.n	80040f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040de:	f7fd ffdf 	bl	80020a0 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e10c      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f0:	4b6a      	ldr	r3, [pc, #424]	@ (800429c <HAL_RCC_OscConfig+0x474>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f0      	beq.n	80040de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d106      	bne.n	8004112 <HAL_RCC_OscConfig+0x2ea>
 8004104:	4b64      	ldr	r3, [pc, #400]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004108:	4a63      	ldr	r2, [pc, #396]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 800410a:	f043 0301 	orr.w	r3, r3, #1
 800410e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004110:	e01c      	b.n	800414c <HAL_RCC_OscConfig+0x324>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b05      	cmp	r3, #5
 8004118:	d10c      	bne.n	8004134 <HAL_RCC_OscConfig+0x30c>
 800411a:	4b5f      	ldr	r3, [pc, #380]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 800411c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800411e:	4a5e      	ldr	r2, [pc, #376]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004120:	f043 0304 	orr.w	r3, r3, #4
 8004124:	6713      	str	r3, [r2, #112]	@ 0x70
 8004126:	4b5c      	ldr	r3, [pc, #368]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412a:	4a5b      	ldr	r2, [pc, #364]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	6713      	str	r3, [r2, #112]	@ 0x70
 8004132:	e00b      	b.n	800414c <HAL_RCC_OscConfig+0x324>
 8004134:	4b58      	ldr	r3, [pc, #352]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004138:	4a57      	ldr	r2, [pc, #348]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 800413a:	f023 0301 	bic.w	r3, r3, #1
 800413e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004140:	4b55      	ldr	r3, [pc, #340]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004144:	4a54      	ldr	r2, [pc, #336]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004146:	f023 0304 	bic.w	r3, r3, #4
 800414a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d015      	beq.n	8004180 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004154:	f7fd ffa4 	bl	80020a0 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415a:	e00a      	b.n	8004172 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800415c:	f7fd ffa0 	bl	80020a0 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800416a:	4293      	cmp	r3, r2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e0cb      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004172:	4b49      	ldr	r3, [pc, #292]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0ee      	beq.n	800415c <HAL_RCC_OscConfig+0x334>
 800417e:	e014      	b.n	80041aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004180:	f7fd ff8e 	bl	80020a0 <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004186:	e00a      	b.n	800419e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004188:	f7fd ff8a 	bl	80020a0 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e0b5      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800419e:	4b3e      	ldr	r3, [pc, #248]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80041a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1ee      	bne.n	8004188 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041aa:	7dfb      	ldrb	r3, [r7, #23]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d105      	bne.n	80041bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041b0:	4b39      	ldr	r3, [pc, #228]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b4:	4a38      	ldr	r2, [pc, #224]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80041b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 80a1 	beq.w	8004308 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041c6:	4b34      	ldr	r3, [pc, #208]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 030c 	and.w	r3, r3, #12
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d05c      	beq.n	800428c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d141      	bne.n	800425e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041da:	4b31      	ldr	r3, [pc, #196]	@ (80042a0 <HAL_RCC_OscConfig+0x478>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e0:	f7fd ff5e 	bl	80020a0 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e8:	f7fd ff5a 	bl	80020a0 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e087      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041fa:	4b27      	ldr	r3, [pc, #156]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f0      	bne.n	80041e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69da      	ldr	r2, [r3, #28]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	431a      	orrs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	019b      	lsls	r3, r3, #6
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421c:	085b      	lsrs	r3, r3, #1
 800421e:	3b01      	subs	r3, #1
 8004220:	041b      	lsls	r3, r3, #16
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004228:	061b      	lsls	r3, r3, #24
 800422a:	491b      	ldr	r1, [pc, #108]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 800422c:	4313      	orrs	r3, r2
 800422e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004230:	4b1b      	ldr	r3, [pc, #108]	@ (80042a0 <HAL_RCC_OscConfig+0x478>)
 8004232:	2201      	movs	r2, #1
 8004234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004236:	f7fd ff33 	bl	80020a0 <HAL_GetTick>
 800423a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800423c:	e008      	b.n	8004250 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800423e:	f7fd ff2f 	bl	80020a0 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	2b02      	cmp	r3, #2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e05c      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004250:	4b11      	ldr	r3, [pc, #68]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0f0      	beq.n	800423e <HAL_RCC_OscConfig+0x416>
 800425c:	e054      	b.n	8004308 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800425e:	4b10      	ldr	r3, [pc, #64]	@ (80042a0 <HAL_RCC_OscConfig+0x478>)
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7fd ff1c 	bl	80020a0 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426c:	f7fd ff18 	bl	80020a0 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e045      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427e:	4b06      	ldr	r3, [pc, #24]	@ (8004298 <HAL_RCC_OscConfig+0x470>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0x444>
 800428a:	e03d      	b.n	8004308 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d107      	bne.n	80042a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e038      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
 8004298:	40023800 	.word	0x40023800
 800429c:	40007000 	.word	0x40007000
 80042a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004314 <HAL_RCC_OscConfig+0x4ec>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d028      	beq.n	8004304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042bc:	429a      	cmp	r2, r3
 80042be:	d121      	bne.n	8004304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d11a      	bne.n	8004304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042d4:	4013      	ands	r3, r2
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042dc:	4293      	cmp	r3, r2
 80042de:	d111      	bne.n	8004304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ea:	085b      	lsrs	r3, r3, #1
 80042ec:	3b01      	subs	r3, #1
 80042ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d107      	bne.n	8004304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004300:	429a      	cmp	r2, r3
 8004302:	d001      	beq.n	8004308 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40023800 	.word	0x40023800

08004318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e0cc      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800432c:	4b68      	ldr	r3, [pc, #416]	@ (80044d0 <HAL_RCC_ClockConfig+0x1b8>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0307 	and.w	r3, r3, #7
 8004334:	683a      	ldr	r2, [r7, #0]
 8004336:	429a      	cmp	r2, r3
 8004338:	d90c      	bls.n	8004354 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800433a:	4b65      	ldr	r3, [pc, #404]	@ (80044d0 <HAL_RCC_ClockConfig+0x1b8>)
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	b2d2      	uxtb	r2, r2
 8004340:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004342:	4b63      	ldr	r3, [pc, #396]	@ (80044d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	429a      	cmp	r2, r3
 800434e:	d001      	beq.n	8004354 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e0b8      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d020      	beq.n	80043a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800436c:	4b59      	ldr	r3, [pc, #356]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	4a58      	ldr	r2, [pc, #352]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004372:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004376:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0308 	and.w	r3, r3, #8
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004384:	4b53      	ldr	r3, [pc, #332]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	4a52      	ldr	r2, [pc, #328]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800438a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800438e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004390:	4b50      	ldr	r3, [pc, #320]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	494d      	ldr	r1, [pc, #308]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d044      	beq.n	8004438 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d107      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b6:	4b47      	ldr	r3, [pc, #284]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d119      	bne.n	80043f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e07f      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d003      	beq.n	80043d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043d2:	2b03      	cmp	r3, #3
 80043d4:	d107      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043d6:	4b3f      	ldr	r3, [pc, #252]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d109      	bne.n	80043f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e06f      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e6:	4b3b      	ldr	r3, [pc, #236]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e067      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043f6:	4b37      	ldr	r3, [pc, #220]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f023 0203 	bic.w	r2, r3, #3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	4934      	ldr	r1, [pc, #208]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004404:	4313      	orrs	r3, r2
 8004406:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004408:	f7fd fe4a 	bl	80020a0 <HAL_GetTick>
 800440c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800440e:	e00a      	b.n	8004426 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004410:	f7fd fe46 	bl	80020a0 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800441e:	4293      	cmp	r3, r2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e04f      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004426:	4b2b      	ldr	r3, [pc, #172]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 020c 	and.w	r2, r3, #12
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	429a      	cmp	r2, r3
 8004436:	d1eb      	bne.n	8004410 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004438:	4b25      	ldr	r3, [pc, #148]	@ (80044d0 <HAL_RCC_ClockConfig+0x1b8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d20c      	bcs.n	8004460 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004446:	4b22      	ldr	r3, [pc, #136]	@ (80044d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	b2d2      	uxtb	r2, r2
 800444c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800444e:	4b20      	ldr	r3, [pc, #128]	@ (80044d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	683a      	ldr	r2, [r7, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d001      	beq.n	8004460 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e032      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0304 	and.w	r3, r3, #4
 8004468:	2b00      	cmp	r3, #0
 800446a:	d008      	beq.n	800447e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800446c:	4b19      	ldr	r3, [pc, #100]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	4916      	ldr	r1, [pc, #88]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800447a:	4313      	orrs	r3, r2
 800447c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d009      	beq.n	800449e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800448a:	4b12      	ldr	r3, [pc, #72]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	490e      	ldr	r1, [pc, #56]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	4313      	orrs	r3, r2
 800449c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800449e:	f000 f821 	bl	80044e4 <HAL_RCC_GetSysClockFreq>
 80044a2:	4602      	mov	r2, r0
 80044a4:	4b0b      	ldr	r3, [pc, #44]	@ (80044d4 <HAL_RCC_ClockConfig+0x1bc>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	091b      	lsrs	r3, r3, #4
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	490a      	ldr	r1, [pc, #40]	@ (80044d8 <HAL_RCC_ClockConfig+0x1c0>)
 80044b0:	5ccb      	ldrb	r3, [r1, r3]
 80044b2:	fa22 f303 	lsr.w	r3, r2, r3
 80044b6:	4a09      	ldr	r2, [pc, #36]	@ (80044dc <HAL_RCC_ClockConfig+0x1c4>)
 80044b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044ba:	4b09      	ldr	r3, [pc, #36]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c8>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fd fbbe 	bl	8001c40 <HAL_InitTick>

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	40023c00 	.word	0x40023c00
 80044d4:	40023800 	.word	0x40023800
 80044d8:	0800cf70 	.word	0x0800cf70
 80044dc:	20000004 	.word	0x20000004
 80044e0:	20000008 	.word	0x20000008

080044e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044e8:	b094      	sub	sp, #80	@ 0x50
 80044ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044fc:	4b79      	ldr	r3, [pc, #484]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f003 030c 	and.w	r3, r3, #12
 8004504:	2b08      	cmp	r3, #8
 8004506:	d00d      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x40>
 8004508:	2b08      	cmp	r3, #8
 800450a:	f200 80e1 	bhi.w	80046d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <HAL_RCC_GetSysClockFreq+0x34>
 8004512:	2b04      	cmp	r3, #4
 8004514:	d003      	beq.n	800451e <HAL_RCC_GetSysClockFreq+0x3a>
 8004516:	e0db      	b.n	80046d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004518:	4b73      	ldr	r3, [pc, #460]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800451a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800451c:	e0db      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800451e:	4b73      	ldr	r3, [pc, #460]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x208>)
 8004520:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004522:	e0d8      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004524:	4b6f      	ldr	r3, [pc, #444]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800452c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800452e:	4b6d      	ldr	r3, [pc, #436]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d063      	beq.n	8004602 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800453a:	4b6a      	ldr	r3, [pc, #424]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	099b      	lsrs	r3, r3, #6
 8004540:	2200      	movs	r2, #0
 8004542:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004544:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800454c:	633b      	str	r3, [r7, #48]	@ 0x30
 800454e:	2300      	movs	r3, #0
 8004550:	637b      	str	r3, [r7, #52]	@ 0x34
 8004552:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004556:	4622      	mov	r2, r4
 8004558:	462b      	mov	r3, r5
 800455a:	f04f 0000 	mov.w	r0, #0
 800455e:	f04f 0100 	mov.w	r1, #0
 8004562:	0159      	lsls	r1, r3, #5
 8004564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004568:	0150      	lsls	r0, r2, #5
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	4621      	mov	r1, r4
 8004570:	1a51      	subs	r1, r2, r1
 8004572:	6139      	str	r1, [r7, #16]
 8004574:	4629      	mov	r1, r5
 8004576:	eb63 0301 	sbc.w	r3, r3, r1
 800457a:	617b      	str	r3, [r7, #20]
 800457c:	f04f 0200 	mov.w	r2, #0
 8004580:	f04f 0300 	mov.w	r3, #0
 8004584:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004588:	4659      	mov	r1, fp
 800458a:	018b      	lsls	r3, r1, #6
 800458c:	4651      	mov	r1, sl
 800458e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004592:	4651      	mov	r1, sl
 8004594:	018a      	lsls	r2, r1, #6
 8004596:	4651      	mov	r1, sl
 8004598:	ebb2 0801 	subs.w	r8, r2, r1
 800459c:	4659      	mov	r1, fp
 800459e:	eb63 0901 	sbc.w	r9, r3, r1
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	f04f 0300 	mov.w	r3, #0
 80045aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045b6:	4690      	mov	r8, r2
 80045b8:	4699      	mov	r9, r3
 80045ba:	4623      	mov	r3, r4
 80045bc:	eb18 0303 	adds.w	r3, r8, r3
 80045c0:	60bb      	str	r3, [r7, #8]
 80045c2:	462b      	mov	r3, r5
 80045c4:	eb49 0303 	adc.w	r3, r9, r3
 80045c8:	60fb      	str	r3, [r7, #12]
 80045ca:	f04f 0200 	mov.w	r2, #0
 80045ce:	f04f 0300 	mov.w	r3, #0
 80045d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80045d6:	4629      	mov	r1, r5
 80045d8:	024b      	lsls	r3, r1, #9
 80045da:	4621      	mov	r1, r4
 80045dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045e0:	4621      	mov	r1, r4
 80045e2:	024a      	lsls	r2, r1, #9
 80045e4:	4610      	mov	r0, r2
 80045e6:	4619      	mov	r1, r3
 80045e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045ea:	2200      	movs	r2, #0
 80045ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045f4:	f7fb fe94 	bl	8000320 <__aeabi_uldivmod>
 80045f8:	4602      	mov	r2, r0
 80045fa:	460b      	mov	r3, r1
 80045fc:	4613      	mov	r3, r2
 80045fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004600:	e058      	b.n	80046b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004602:	4b38      	ldr	r3, [pc, #224]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	099b      	lsrs	r3, r3, #6
 8004608:	2200      	movs	r2, #0
 800460a:	4618      	mov	r0, r3
 800460c:	4611      	mov	r1, r2
 800460e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004612:	623b      	str	r3, [r7, #32]
 8004614:	2300      	movs	r3, #0
 8004616:	627b      	str	r3, [r7, #36]	@ 0x24
 8004618:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800461c:	4642      	mov	r2, r8
 800461e:	464b      	mov	r3, r9
 8004620:	f04f 0000 	mov.w	r0, #0
 8004624:	f04f 0100 	mov.w	r1, #0
 8004628:	0159      	lsls	r1, r3, #5
 800462a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800462e:	0150      	lsls	r0, r2, #5
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4641      	mov	r1, r8
 8004636:	ebb2 0a01 	subs.w	sl, r2, r1
 800463a:	4649      	mov	r1, r9
 800463c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004640:	f04f 0200 	mov.w	r2, #0
 8004644:	f04f 0300 	mov.w	r3, #0
 8004648:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800464c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004650:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004654:	ebb2 040a 	subs.w	r4, r2, sl
 8004658:	eb63 050b 	sbc.w	r5, r3, fp
 800465c:	f04f 0200 	mov.w	r2, #0
 8004660:	f04f 0300 	mov.w	r3, #0
 8004664:	00eb      	lsls	r3, r5, #3
 8004666:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800466a:	00e2      	lsls	r2, r4, #3
 800466c:	4614      	mov	r4, r2
 800466e:	461d      	mov	r5, r3
 8004670:	4643      	mov	r3, r8
 8004672:	18e3      	adds	r3, r4, r3
 8004674:	603b      	str	r3, [r7, #0]
 8004676:	464b      	mov	r3, r9
 8004678:	eb45 0303 	adc.w	r3, r5, r3
 800467c:	607b      	str	r3, [r7, #4]
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9d7 4500 	ldrd	r4, r5, [r7]
 800468a:	4629      	mov	r1, r5
 800468c:	028b      	lsls	r3, r1, #10
 800468e:	4621      	mov	r1, r4
 8004690:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004694:	4621      	mov	r1, r4
 8004696:	028a      	lsls	r2, r1, #10
 8004698:	4610      	mov	r0, r2
 800469a:	4619      	mov	r1, r3
 800469c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800469e:	2200      	movs	r2, #0
 80046a0:	61bb      	str	r3, [r7, #24]
 80046a2:	61fa      	str	r2, [r7, #28]
 80046a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046a8:	f7fb fe3a 	bl	8000320 <__aeabi_uldivmod>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4613      	mov	r3, r2
 80046b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046b4:	4b0b      	ldr	r3, [pc, #44]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	0c1b      	lsrs	r3, r3, #16
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	3301      	adds	r3, #1
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80046c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046ce:	e002      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046d0:	4b05      	ldr	r3, [pc, #20]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80046d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3750      	adds	r7, #80	@ 0x50
 80046dc:	46bd      	mov	sp, r7
 80046de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046e2:	bf00      	nop
 80046e4:	40023800 	.word	0x40023800
 80046e8:	00f42400 	.word	0x00f42400
 80046ec:	007a1200 	.word	0x007a1200

080046f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046f4:	4b03      	ldr	r3, [pc, #12]	@ (8004704 <HAL_RCC_GetHCLKFreq+0x14>)
 80046f6:	681b      	ldr	r3, [r3, #0]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	20000004 	.word	0x20000004

08004708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800470c:	f7ff fff0 	bl	80046f0 <HAL_RCC_GetHCLKFreq>
 8004710:	4602      	mov	r2, r0
 8004712:	4b05      	ldr	r3, [pc, #20]	@ (8004728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	0a9b      	lsrs	r3, r3, #10
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	4903      	ldr	r1, [pc, #12]	@ (800472c <HAL_RCC_GetPCLK1Freq+0x24>)
 800471e:	5ccb      	ldrb	r3, [r1, r3]
 8004720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004724:	4618      	mov	r0, r3
 8004726:	bd80      	pop	{r7, pc}
 8004728:	40023800 	.word	0x40023800
 800472c:	0800cf80 	.word	0x0800cf80

08004730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004734:	f7ff ffdc 	bl	80046f0 <HAL_RCC_GetHCLKFreq>
 8004738:	4602      	mov	r2, r0
 800473a:	4b05      	ldr	r3, [pc, #20]	@ (8004750 <HAL_RCC_GetPCLK2Freq+0x20>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	0b5b      	lsrs	r3, r3, #13
 8004740:	f003 0307 	and.w	r3, r3, #7
 8004744:	4903      	ldr	r1, [pc, #12]	@ (8004754 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004746:	5ccb      	ldrb	r3, [r1, r3]
 8004748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800474c:	4618      	mov	r0, r3
 800474e:	bd80      	pop	{r7, pc}
 8004750:	40023800 	.word	0x40023800
 8004754:	0800cf80 	.word	0x0800cf80

08004758 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	220f      	movs	r2, #15
 8004766:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004768:	4b12      	ldr	r3, [pc, #72]	@ (80047b4 <HAL_RCC_GetClockConfig+0x5c>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 0203 	and.w	r2, r3, #3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004774:	4b0f      	ldr	r3, [pc, #60]	@ (80047b4 <HAL_RCC_GetClockConfig+0x5c>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004780:	4b0c      	ldr	r3, [pc, #48]	@ (80047b4 <HAL_RCC_GetClockConfig+0x5c>)
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800478c:	4b09      	ldr	r3, [pc, #36]	@ (80047b4 <HAL_RCC_GetClockConfig+0x5c>)
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	08db      	lsrs	r3, r3, #3
 8004792:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800479a:	4b07      	ldr	r3, [pc, #28]	@ (80047b8 <HAL_RCC_GetClockConfig+0x60>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0207 	and.w	r2, r3, #7
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	601a      	str	r2, [r3, #0]
}
 80047a6:	bf00      	nop
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40023800 	.word	0x40023800
 80047b8:	40023c00 	.word	0x40023c00

080047bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e041      	b.n	8004852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d106      	bne.n	80047e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f839 	bl	800485a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2202      	movs	r2, #2
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3304      	adds	r3, #4
 80047f8:	4619      	mov	r1, r3
 80047fa:	4610      	mov	r0, r2
 80047fc:	f000 f9b2 	bl	8004b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
	...

08004870 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b01      	cmp	r3, #1
 8004882:	d001      	beq.n	8004888 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e044      	b.n	8004912 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0201 	orr.w	r2, r2, #1
 800489e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a1e      	ldr	r2, [pc, #120]	@ (8004920 <HAL_TIM_Base_Start_IT+0xb0>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d018      	beq.n	80048dc <HAL_TIM_Base_Start_IT+0x6c>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b2:	d013      	beq.n	80048dc <HAL_TIM_Base_Start_IT+0x6c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004924 <HAL_TIM_Base_Start_IT+0xb4>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d00e      	beq.n	80048dc <HAL_TIM_Base_Start_IT+0x6c>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a19      	ldr	r2, [pc, #100]	@ (8004928 <HAL_TIM_Base_Start_IT+0xb8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d009      	beq.n	80048dc <HAL_TIM_Base_Start_IT+0x6c>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a17      	ldr	r2, [pc, #92]	@ (800492c <HAL_TIM_Base_Start_IT+0xbc>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d004      	beq.n	80048dc <HAL_TIM_Base_Start_IT+0x6c>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a16      	ldr	r2, [pc, #88]	@ (8004930 <HAL_TIM_Base_Start_IT+0xc0>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d111      	bne.n	8004900 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2b06      	cmp	r3, #6
 80048ec:	d010      	beq.n	8004910 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0201 	orr.w	r2, r2, #1
 80048fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048fe:	e007      	b.n	8004910 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0201 	orr.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3714      	adds	r7, #20
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	40010000 	.word	0x40010000
 8004924:	40000400 	.word	0x40000400
 8004928:	40000800 	.word	0x40000800
 800492c:	40000c00 	.word	0x40000c00
 8004930:	40014000 	.word	0x40014000

08004934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d020      	beq.n	8004998 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d01b      	beq.n	8004998 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0202 	mvn.w	r2, #2
 8004968:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f8d2 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 8004984:	e005      	b.n	8004992 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f8c4 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f8d5 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d020      	beq.n	80049e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01b      	beq.n	80049e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f06f 0204 	mvn.w	r2, #4
 80049b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f8ac 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 80049d0:	e005      	b.n	80049de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f89e 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f8af 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d020      	beq.n	8004a30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d01b      	beq.n	8004a30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0208 	mvn.w	r2, #8
 8004a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2204      	movs	r2, #4
 8004a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f886 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 8004a1c:	e005      	b.n	8004a2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f878 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f889 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f003 0310 	and.w	r3, r3, #16
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d020      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f003 0310 	and.w	r3, r3, #16
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d01b      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f06f 0210 	mvn.w	r2, #16
 8004a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2208      	movs	r2, #8
 8004a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f860 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 8004a68:	e005      	b.n	8004a76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f852 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f863 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00c      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d007      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f06f 0201 	mvn.w	r2, #1
 8004a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7fc fe52 	bl	8001744 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00c      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d007      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f8e0 	bl	8004c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00c      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d007      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f834 	bl	8004b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f003 0320 	and.w	r3, r3, #32
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00c      	beq.n	8004b0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f003 0320 	and.w	r3, r3, #32
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d007      	beq.n	8004b0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f06f 0220 	mvn.w	r2, #32
 8004b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 f8b2 	bl	8004c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b0c:	bf00      	nop
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a37      	ldr	r2, [pc, #220]	@ (8004c54 <TIM_Base_SetConfig+0xf0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00f      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b82:	d00b      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a34      	ldr	r2, [pc, #208]	@ (8004c58 <TIM_Base_SetConfig+0xf4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d007      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a33      	ldr	r2, [pc, #204]	@ (8004c5c <TIM_Base_SetConfig+0xf8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d003      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a32      	ldr	r2, [pc, #200]	@ (8004c60 <TIM_Base_SetConfig+0xfc>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d108      	bne.n	8004bae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a28      	ldr	r2, [pc, #160]	@ (8004c54 <TIM_Base_SetConfig+0xf0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d01b      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bbc:	d017      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a25      	ldr	r2, [pc, #148]	@ (8004c58 <TIM_Base_SetConfig+0xf4>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d013      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a24      	ldr	r2, [pc, #144]	@ (8004c5c <TIM_Base_SetConfig+0xf8>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00f      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a23      	ldr	r2, [pc, #140]	@ (8004c60 <TIM_Base_SetConfig+0xfc>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d00b      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a22      	ldr	r2, [pc, #136]	@ (8004c64 <TIM_Base_SetConfig+0x100>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d007      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a21      	ldr	r2, [pc, #132]	@ (8004c68 <TIM_Base_SetConfig+0x104>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d003      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a20      	ldr	r2, [pc, #128]	@ (8004c6c <TIM_Base_SetConfig+0x108>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d108      	bne.n	8004c00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a0c      	ldr	r2, [pc, #48]	@ (8004c54 <TIM_Base_SetConfig+0xf0>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d103      	bne.n	8004c2e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	691a      	ldr	r2, [r3, #16]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f043 0204 	orr.w	r2, r3, #4
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	68fa      	ldr	r2, [r7, #12]
 8004c44:	601a      	str	r2, [r3, #0]
}
 8004c46:	bf00      	nop
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	40010000 	.word	0x40010000
 8004c58:	40000400 	.word	0x40000400
 8004c5c:	40000800 	.word	0x40000800
 8004c60:	40000c00 	.word	0x40000c00
 8004c64:	40014000 	.word	0x40014000
 8004c68:	40014400 	.word	0x40014400
 8004c6c:	40014800 	.word	0x40014800

08004c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e042      	b.n	8004d30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7fd f946 	bl	8001f50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2224      	movs	r2, #36	@ 0x24
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f82b 	bl	8004d38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695a      	ldr	r2, [r3, #20]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d3c:	b0c0      	sub	sp, #256	@ 0x100
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d54:	68d9      	ldr	r1, [r3, #12]
 8004d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	ea40 0301 	orr.w	r3, r0, r1
 8004d60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	431a      	orrs	r2, r3
 8004d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004d90:	f021 010c 	bic.w	r1, r1, #12
 8004d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004d9e:	430b      	orrs	r3, r1
 8004da0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db2:	6999      	ldr	r1, [r3, #24]
 8004db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	ea40 0301 	orr.w	r3, r0, r1
 8004dbe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4b8f      	ldr	r3, [pc, #572]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d005      	beq.n	8004dd8 <UART_SetConfig+0xa0>
 8004dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	4b8d      	ldr	r3, [pc, #564]	@ (8005008 <UART_SetConfig+0x2d0>)
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d104      	bne.n	8004de2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004dd8:	f7ff fcaa 	bl	8004730 <HAL_RCC_GetPCLK2Freq>
 8004ddc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004de0:	e003      	b.n	8004dea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004de2:	f7ff fc91 	bl	8004708 <HAL_RCC_GetPCLK1Freq>
 8004de6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dee:	69db      	ldr	r3, [r3, #28]
 8004df0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004df4:	f040 810c 	bne.w	8005010 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e02:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e0a:	4622      	mov	r2, r4
 8004e0c:	462b      	mov	r3, r5
 8004e0e:	1891      	adds	r1, r2, r2
 8004e10:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e12:	415b      	adcs	r3, r3
 8004e14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	eb12 0801 	adds.w	r8, r2, r1
 8004e20:	4629      	mov	r1, r5
 8004e22:	eb43 0901 	adc.w	r9, r3, r1
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	f04f 0300 	mov.w	r3, #0
 8004e2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e3a:	4690      	mov	r8, r2
 8004e3c:	4699      	mov	r9, r3
 8004e3e:	4623      	mov	r3, r4
 8004e40:	eb18 0303 	adds.w	r3, r8, r3
 8004e44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e48:	462b      	mov	r3, r5
 8004e4a:	eb49 0303 	adc.w	r3, r9, r3
 8004e4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e5e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004e62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e66:	460b      	mov	r3, r1
 8004e68:	18db      	adds	r3, r3, r3
 8004e6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	eb42 0303 	adc.w	r3, r2, r3
 8004e72:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004e78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004e7c:	f7fb fa50 	bl	8000320 <__aeabi_uldivmod>
 8004e80:	4602      	mov	r2, r0
 8004e82:	460b      	mov	r3, r1
 8004e84:	4b61      	ldr	r3, [pc, #388]	@ (800500c <UART_SetConfig+0x2d4>)
 8004e86:	fba3 2302 	umull	r2, r3, r3, r2
 8004e8a:	095b      	lsrs	r3, r3, #5
 8004e8c:	011c      	lsls	r4, r3, #4
 8004e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e92:	2200      	movs	r2, #0
 8004e94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e98:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004e9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ea0:	4642      	mov	r2, r8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	1891      	adds	r1, r2, r2
 8004ea6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ea8:	415b      	adcs	r3, r3
 8004eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004eb0:	4641      	mov	r1, r8
 8004eb2:	eb12 0a01 	adds.w	sl, r2, r1
 8004eb6:	4649      	mov	r1, r9
 8004eb8:	eb43 0b01 	adc.w	fp, r3, r1
 8004ebc:	f04f 0200 	mov.w	r2, #0
 8004ec0:	f04f 0300 	mov.w	r3, #0
 8004ec4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ec8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ecc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ed0:	4692      	mov	sl, r2
 8004ed2:	469b      	mov	fp, r3
 8004ed4:	4643      	mov	r3, r8
 8004ed6:	eb1a 0303 	adds.w	r3, sl, r3
 8004eda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ede:	464b      	mov	r3, r9
 8004ee0:	eb4b 0303 	adc.w	r3, fp, r3
 8004ee4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ef4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ef8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004efc:	460b      	mov	r3, r1
 8004efe:	18db      	adds	r3, r3, r3
 8004f00:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f02:	4613      	mov	r3, r2
 8004f04:	eb42 0303 	adc.w	r3, r2, r3
 8004f08:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f12:	f7fb fa05 	bl	8000320 <__aeabi_uldivmod>
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	4b3b      	ldr	r3, [pc, #236]	@ (800500c <UART_SetConfig+0x2d4>)
 8004f1e:	fba3 2301 	umull	r2, r3, r3, r1
 8004f22:	095b      	lsrs	r3, r3, #5
 8004f24:	2264      	movs	r2, #100	@ 0x64
 8004f26:	fb02 f303 	mul.w	r3, r2, r3
 8004f2a:	1acb      	subs	r3, r1, r3
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f32:	4b36      	ldr	r3, [pc, #216]	@ (800500c <UART_SetConfig+0x2d4>)
 8004f34:	fba3 2302 	umull	r2, r3, r3, r2
 8004f38:	095b      	lsrs	r3, r3, #5
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f40:	441c      	add	r4, r3
 8004f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f46:	2200      	movs	r2, #0
 8004f48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f4c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004f50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004f54:	4642      	mov	r2, r8
 8004f56:	464b      	mov	r3, r9
 8004f58:	1891      	adds	r1, r2, r2
 8004f5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f5c:	415b      	adcs	r3, r3
 8004f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f64:	4641      	mov	r1, r8
 8004f66:	1851      	adds	r1, r2, r1
 8004f68:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f6a:	4649      	mov	r1, r9
 8004f6c:	414b      	adcs	r3, r1
 8004f6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	f04f 0300 	mov.w	r3, #0
 8004f78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004f7c:	4659      	mov	r1, fp
 8004f7e:	00cb      	lsls	r3, r1, #3
 8004f80:	4651      	mov	r1, sl
 8004f82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f86:	4651      	mov	r1, sl
 8004f88:	00ca      	lsls	r2, r1, #3
 8004f8a:	4610      	mov	r0, r2
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	4603      	mov	r3, r0
 8004f90:	4642      	mov	r2, r8
 8004f92:	189b      	adds	r3, r3, r2
 8004f94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f98:	464b      	mov	r3, r9
 8004f9a:	460a      	mov	r2, r1
 8004f9c:	eb42 0303 	adc.w	r3, r2, r3
 8004fa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004fb0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004fb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004fb8:	460b      	mov	r3, r1
 8004fba:	18db      	adds	r3, r3, r3
 8004fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	eb42 0303 	adc.w	r3, r2, r3
 8004fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004fca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004fce:	f7fb f9a7 	bl	8000320 <__aeabi_uldivmod>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800500c <UART_SetConfig+0x2d4>)
 8004fd8:	fba3 1302 	umull	r1, r3, r3, r2
 8004fdc:	095b      	lsrs	r3, r3, #5
 8004fde:	2164      	movs	r1, #100	@ 0x64
 8004fe0:	fb01 f303 	mul.w	r3, r1, r3
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	3332      	adds	r3, #50	@ 0x32
 8004fea:	4a08      	ldr	r2, [pc, #32]	@ (800500c <UART_SetConfig+0x2d4>)
 8004fec:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff0:	095b      	lsrs	r3, r3, #5
 8004ff2:	f003 0207 	and.w	r2, r3, #7
 8004ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4422      	add	r2, r4
 8004ffe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005000:	e106      	b.n	8005210 <UART_SetConfig+0x4d8>
 8005002:	bf00      	nop
 8005004:	40011000 	.word	0x40011000
 8005008:	40011400 	.word	0x40011400
 800500c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005014:	2200      	movs	r2, #0
 8005016:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800501a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800501e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005022:	4642      	mov	r2, r8
 8005024:	464b      	mov	r3, r9
 8005026:	1891      	adds	r1, r2, r2
 8005028:	6239      	str	r1, [r7, #32]
 800502a:	415b      	adcs	r3, r3
 800502c:	627b      	str	r3, [r7, #36]	@ 0x24
 800502e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005032:	4641      	mov	r1, r8
 8005034:	1854      	adds	r4, r2, r1
 8005036:	4649      	mov	r1, r9
 8005038:	eb43 0501 	adc.w	r5, r3, r1
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	00eb      	lsls	r3, r5, #3
 8005046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800504a:	00e2      	lsls	r2, r4, #3
 800504c:	4614      	mov	r4, r2
 800504e:	461d      	mov	r5, r3
 8005050:	4643      	mov	r3, r8
 8005052:	18e3      	adds	r3, r4, r3
 8005054:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005058:	464b      	mov	r3, r9
 800505a:	eb45 0303 	adc.w	r3, r5, r3
 800505e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800506e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005072:	f04f 0200 	mov.w	r2, #0
 8005076:	f04f 0300 	mov.w	r3, #0
 800507a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800507e:	4629      	mov	r1, r5
 8005080:	008b      	lsls	r3, r1, #2
 8005082:	4621      	mov	r1, r4
 8005084:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005088:	4621      	mov	r1, r4
 800508a:	008a      	lsls	r2, r1, #2
 800508c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005090:	f7fb f946 	bl	8000320 <__aeabi_uldivmod>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4b60      	ldr	r3, [pc, #384]	@ (800521c <UART_SetConfig+0x4e4>)
 800509a:	fba3 2302 	umull	r2, r3, r3, r2
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	011c      	lsls	r4, r3, #4
 80050a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80050b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80050b4:	4642      	mov	r2, r8
 80050b6:	464b      	mov	r3, r9
 80050b8:	1891      	adds	r1, r2, r2
 80050ba:	61b9      	str	r1, [r7, #24]
 80050bc:	415b      	adcs	r3, r3
 80050be:	61fb      	str	r3, [r7, #28]
 80050c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050c4:	4641      	mov	r1, r8
 80050c6:	1851      	adds	r1, r2, r1
 80050c8:	6139      	str	r1, [r7, #16]
 80050ca:	4649      	mov	r1, r9
 80050cc:	414b      	adcs	r3, r1
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	f04f 0200 	mov.w	r2, #0
 80050d4:	f04f 0300 	mov.w	r3, #0
 80050d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050dc:	4659      	mov	r1, fp
 80050de:	00cb      	lsls	r3, r1, #3
 80050e0:	4651      	mov	r1, sl
 80050e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050e6:	4651      	mov	r1, sl
 80050e8:	00ca      	lsls	r2, r1, #3
 80050ea:	4610      	mov	r0, r2
 80050ec:	4619      	mov	r1, r3
 80050ee:	4603      	mov	r3, r0
 80050f0:	4642      	mov	r2, r8
 80050f2:	189b      	adds	r3, r3, r2
 80050f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80050f8:	464b      	mov	r3, r9
 80050fa:	460a      	mov	r2, r1
 80050fc:	eb42 0303 	adc.w	r3, r2, r3
 8005100:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800510e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005110:	f04f 0200 	mov.w	r2, #0
 8005114:	f04f 0300 	mov.w	r3, #0
 8005118:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800511c:	4649      	mov	r1, r9
 800511e:	008b      	lsls	r3, r1, #2
 8005120:	4641      	mov	r1, r8
 8005122:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005126:	4641      	mov	r1, r8
 8005128:	008a      	lsls	r2, r1, #2
 800512a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800512e:	f7fb f8f7 	bl	8000320 <__aeabi_uldivmod>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4611      	mov	r1, r2
 8005138:	4b38      	ldr	r3, [pc, #224]	@ (800521c <UART_SetConfig+0x4e4>)
 800513a:	fba3 2301 	umull	r2, r3, r3, r1
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	2264      	movs	r2, #100	@ 0x64
 8005142:	fb02 f303 	mul.w	r3, r2, r3
 8005146:	1acb      	subs	r3, r1, r3
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	3332      	adds	r3, #50	@ 0x32
 800514c:	4a33      	ldr	r2, [pc, #204]	@ (800521c <UART_SetConfig+0x4e4>)
 800514e:	fba2 2303 	umull	r2, r3, r2, r3
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005158:	441c      	add	r4, r3
 800515a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800515e:	2200      	movs	r2, #0
 8005160:	673b      	str	r3, [r7, #112]	@ 0x70
 8005162:	677a      	str	r2, [r7, #116]	@ 0x74
 8005164:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005168:	4642      	mov	r2, r8
 800516a:	464b      	mov	r3, r9
 800516c:	1891      	adds	r1, r2, r2
 800516e:	60b9      	str	r1, [r7, #8]
 8005170:	415b      	adcs	r3, r3
 8005172:	60fb      	str	r3, [r7, #12]
 8005174:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005178:	4641      	mov	r1, r8
 800517a:	1851      	adds	r1, r2, r1
 800517c:	6039      	str	r1, [r7, #0]
 800517e:	4649      	mov	r1, r9
 8005180:	414b      	adcs	r3, r1
 8005182:	607b      	str	r3, [r7, #4]
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	f04f 0300 	mov.w	r3, #0
 800518c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005190:	4659      	mov	r1, fp
 8005192:	00cb      	lsls	r3, r1, #3
 8005194:	4651      	mov	r1, sl
 8005196:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800519a:	4651      	mov	r1, sl
 800519c:	00ca      	lsls	r2, r1, #3
 800519e:	4610      	mov	r0, r2
 80051a0:	4619      	mov	r1, r3
 80051a2:	4603      	mov	r3, r0
 80051a4:	4642      	mov	r2, r8
 80051a6:	189b      	adds	r3, r3, r2
 80051a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051aa:	464b      	mov	r3, r9
 80051ac:	460a      	mov	r2, r1
 80051ae:	eb42 0303 	adc.w	r3, r2, r3
 80051b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80051be:	667a      	str	r2, [r7, #100]	@ 0x64
 80051c0:	f04f 0200 	mov.w	r2, #0
 80051c4:	f04f 0300 	mov.w	r3, #0
 80051c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80051cc:	4649      	mov	r1, r9
 80051ce:	008b      	lsls	r3, r1, #2
 80051d0:	4641      	mov	r1, r8
 80051d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051d6:	4641      	mov	r1, r8
 80051d8:	008a      	lsls	r2, r1, #2
 80051da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80051de:	f7fb f89f 	bl	8000320 <__aeabi_uldivmod>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4b0d      	ldr	r3, [pc, #52]	@ (800521c <UART_SetConfig+0x4e4>)
 80051e8:	fba3 1302 	umull	r1, r3, r3, r2
 80051ec:	095b      	lsrs	r3, r3, #5
 80051ee:	2164      	movs	r1, #100	@ 0x64
 80051f0:	fb01 f303 	mul.w	r3, r1, r3
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	3332      	adds	r3, #50	@ 0x32
 80051fa:	4a08      	ldr	r2, [pc, #32]	@ (800521c <UART_SetConfig+0x4e4>)
 80051fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005200:	095b      	lsrs	r3, r3, #5
 8005202:	f003 020f 	and.w	r2, r3, #15
 8005206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4422      	add	r2, r4
 800520e:	609a      	str	r2, [r3, #8]
}
 8005210:	bf00      	nop
 8005212:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005216:	46bd      	mov	sp, r7
 8005218:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800521c:	51eb851f 	.word	0x51eb851f

08005220 <__NVIC_SetPriority>:
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	4603      	mov	r3, r0
 8005228:	6039      	str	r1, [r7, #0]
 800522a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800522c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005230:	2b00      	cmp	r3, #0
 8005232:	db0a      	blt.n	800524a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	b2da      	uxtb	r2, r3
 8005238:	490c      	ldr	r1, [pc, #48]	@ (800526c <__NVIC_SetPriority+0x4c>)
 800523a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800523e:	0112      	lsls	r2, r2, #4
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	440b      	add	r3, r1
 8005244:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005248:	e00a      	b.n	8005260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	b2da      	uxtb	r2, r3
 800524e:	4908      	ldr	r1, [pc, #32]	@ (8005270 <__NVIC_SetPriority+0x50>)
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	f003 030f 	and.w	r3, r3, #15
 8005256:	3b04      	subs	r3, #4
 8005258:	0112      	lsls	r2, r2, #4
 800525a:	b2d2      	uxtb	r2, r2
 800525c:	440b      	add	r3, r1
 800525e:	761a      	strb	r2, [r3, #24]
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	e000e100 	.word	0xe000e100
 8005270:	e000ed00 	.word	0xe000ed00

08005274 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005274:	b580      	push	{r7, lr}
 8005276:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005278:	4b05      	ldr	r3, [pc, #20]	@ (8005290 <SysTick_Handler+0x1c>)
 800527a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800527c:	f002 fa8c 	bl	8007798 <xTaskGetSchedulerState>
 8005280:	4603      	mov	r3, r0
 8005282:	2b01      	cmp	r3, #1
 8005284:	d001      	beq.n	800528a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005286:	f003 f99f 	bl	80085c8 <xPortSysTickHandler>
  }
}
 800528a:	bf00      	nop
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	e000e010 	.word	0xe000e010

08005294 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005298:	2100      	movs	r1, #0
 800529a:	f06f 0004 	mvn.w	r0, #4
 800529e:	f7ff ffbf 	bl	8005220 <__NVIC_SetPriority>
#endif
}
 80052a2:	bf00      	nop
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052ae:	f3ef 8305 	mrs	r3, IPSR
 80052b2:	603b      	str	r3, [r7, #0]
  return(result);
 80052b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80052ba:	f06f 0305 	mvn.w	r3, #5
 80052be:	607b      	str	r3, [r7, #4]
 80052c0:	e00c      	b.n	80052dc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80052c2:	4b0a      	ldr	r3, [pc, #40]	@ (80052ec <osKernelInitialize+0x44>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d105      	bne.n	80052d6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80052ca:	4b08      	ldr	r3, [pc, #32]	@ (80052ec <osKernelInitialize+0x44>)
 80052cc:	2201      	movs	r2, #1
 80052ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	607b      	str	r3, [r7, #4]
 80052d4:	e002      	b.n	80052dc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80052d6:	f04f 33ff 	mov.w	r3, #4294967295
 80052da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80052dc:	687b      	ldr	r3, [r7, #4]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	20000674 	.word	0x20000674

080052f0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052f6:	f3ef 8305 	mrs	r3, IPSR
 80052fa:	603b      	str	r3, [r7, #0]
  return(result);
 80052fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d003      	beq.n	800530a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005302:	f06f 0305 	mvn.w	r3, #5
 8005306:	607b      	str	r3, [r7, #4]
 8005308:	e010      	b.n	800532c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800530a:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <osKernelStart+0x48>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d109      	bne.n	8005326 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005312:	f7ff ffbf 	bl	8005294 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005316:	4b08      	ldr	r3, [pc, #32]	@ (8005338 <osKernelStart+0x48>)
 8005318:	2202      	movs	r2, #2
 800531a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800531c:	f001 fd58 	bl	8006dd0 <vTaskStartScheduler>
      stat = osOK;
 8005320:	2300      	movs	r3, #0
 8005322:	607b      	str	r3, [r7, #4]
 8005324:	e002      	b.n	800532c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005326:	f04f 33ff 	mov.w	r3, #4294967295
 800532a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800532c:	687b      	ldr	r3, [r7, #4]
}
 800532e:	4618      	mov	r0, r3
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000674 	.word	0x20000674

0800533c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800533c:	b580      	push	{r7, lr}
 800533e:	b08e      	sub	sp, #56	@ 0x38
 8005340:	af04      	add	r7, sp, #16
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005348:	2300      	movs	r3, #0
 800534a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800534c:	f3ef 8305 	mrs	r3, IPSR
 8005350:	617b      	str	r3, [r7, #20]
  return(result);
 8005352:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005354:	2b00      	cmp	r3, #0
 8005356:	d17e      	bne.n	8005456 <osThreadNew+0x11a>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d07b      	beq.n	8005456 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800535e:	2380      	movs	r3, #128	@ 0x80
 8005360:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005362:	2318      	movs	r3, #24
 8005364:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005366:	2300      	movs	r3, #0
 8005368:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800536a:	f04f 33ff 	mov.w	r3, #4294967295
 800536e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d045      	beq.n	8005402 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d002      	beq.n	8005384 <osThreadNew+0x48>
        name = attr->name;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d002      	beq.n	8005392 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d008      	beq.n	80053aa <osThreadNew+0x6e>
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	2b38      	cmp	r3, #56	@ 0x38
 800539c:	d805      	bhi.n	80053aa <osThreadNew+0x6e>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <osThreadNew+0x72>
        return (NULL);
 80053aa:	2300      	movs	r3, #0
 80053ac:	e054      	b.n	8005458 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	089b      	lsrs	r3, r3, #2
 80053bc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00e      	beq.n	80053e4 <osThreadNew+0xa8>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	2ba7      	cmp	r3, #167	@ 0xa7
 80053cc:	d90a      	bls.n	80053e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d006      	beq.n	80053e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d002      	beq.n	80053e4 <osThreadNew+0xa8>
        mem = 1;
 80053de:	2301      	movs	r3, #1
 80053e0:	61bb      	str	r3, [r7, #24]
 80053e2:	e010      	b.n	8005406 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10c      	bne.n	8005406 <osThreadNew+0xca>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d108      	bne.n	8005406 <osThreadNew+0xca>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d104      	bne.n	8005406 <osThreadNew+0xca>
          mem = 0;
 80053fc:	2300      	movs	r3, #0
 80053fe:	61bb      	str	r3, [r7, #24]
 8005400:	e001      	b.n	8005406 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005402:	2300      	movs	r3, #0
 8005404:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d110      	bne.n	800542e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005414:	9202      	str	r2, [sp, #8]
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	6a3a      	ldr	r2, [r7, #32]
 8005420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f001 fabe 	bl	80069a4 <xTaskCreateStatic>
 8005428:	4603      	mov	r3, r0
 800542a:	613b      	str	r3, [r7, #16]
 800542c:	e013      	b.n	8005456 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d110      	bne.n	8005456 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	b29a      	uxth	r2, r3
 8005438:	f107 0310 	add.w	r3, r7, #16
 800543c:	9301      	str	r3, [sp, #4]
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f001 fb0c 	bl	8006a64 <xTaskCreate>
 800544c:	4603      	mov	r3, r0
 800544e:	2b01      	cmp	r3, #1
 8005450:	d001      	beq.n	8005456 <osThreadNew+0x11a>
            hTask = NULL;
 8005452:	2300      	movs	r3, #0
 8005454:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005456:	693b      	ldr	r3, [r7, #16]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3728      	adds	r7, #40	@ 0x28
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005468:	f3ef 8305 	mrs	r3, IPSR
 800546c:	60bb      	str	r3, [r7, #8]
  return(result);
 800546e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005470:	2b00      	cmp	r3, #0
 8005472:	d003      	beq.n	800547c <osDelay+0x1c>
    stat = osErrorISR;
 8005474:	f06f 0305 	mvn.w	r3, #5
 8005478:	60fb      	str	r3, [r7, #12]
 800547a:	e007      	b.n	800548c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d002      	beq.n	800548c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f001 fc68 	bl	8006d5c <vTaskDelay>
    }
  }

  return (stat);
 800548c:	68fb      	ldr	r3, [r7, #12]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005496:	b580      	push	{r7, lr}
 8005498:	b088      	sub	sp, #32
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054a2:	f3ef 8305 	mrs	r3, IPSR
 80054a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80054a8:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d174      	bne.n	8005598 <osMutexNew+0x102>
    if (attr != NULL) {
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <osMutexNew+0x26>
      type = attr->attr_bits;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	61bb      	str	r3, [r7, #24]
 80054ba:	e001      	b.n	80054c0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80054bc:	2300      	movs	r3, #0
 80054be:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d002      	beq.n	80054d0 <osMutexNew+0x3a>
      rmtx = 1U;
 80054ca:	2301      	movs	r3, #1
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	e001      	b.n	80054d4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80054d0:	2300      	movs	r3, #0
 80054d2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d15c      	bne.n	8005598 <osMutexNew+0x102>
      mem = -1;
 80054de:	f04f 33ff 	mov.w	r3, #4294967295
 80054e2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d015      	beq.n	8005516 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d006      	beq.n	8005500 <osMutexNew+0x6a>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	2b4f      	cmp	r3, #79	@ 0x4f
 80054f8:	d902      	bls.n	8005500 <osMutexNew+0x6a>
          mem = 1;
 80054fa:	2301      	movs	r3, #1
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	e00c      	b.n	800551a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d108      	bne.n	800551a <osMutexNew+0x84>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d104      	bne.n	800551a <osMutexNew+0x84>
            mem = 0;
 8005510:	2300      	movs	r3, #0
 8005512:	613b      	str	r3, [r7, #16]
 8005514:	e001      	b.n	800551a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005516:	2300      	movs	r3, #0
 8005518:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d112      	bne.n	8005546 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	4619      	mov	r1, r3
 800552c:	2004      	movs	r0, #4
 800552e:	f000 fb9a 	bl	8005c66 <xQueueCreateMutexStatic>
 8005532:	61f8      	str	r0, [r7, #28]
 8005534:	e016      	b.n	8005564 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	4619      	mov	r1, r3
 800553c:	2001      	movs	r0, #1
 800553e:	f000 fb92 	bl	8005c66 <xQueueCreateMutexStatic>
 8005542:	61f8      	str	r0, [r7, #28]
 8005544:	e00e      	b.n	8005564 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d10b      	bne.n	8005564 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d004      	beq.n	800555c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005552:	2004      	movs	r0, #4
 8005554:	f000 fb6f 	bl	8005c36 <xQueueCreateMutex>
 8005558:	61f8      	str	r0, [r7, #28]
 800555a:	e003      	b.n	8005564 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800555c:	2001      	movs	r0, #1
 800555e:	f000 fb6a 	bl	8005c36 <xQueueCreateMutex>
 8005562:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00c      	beq.n	8005584 <osMutexNew+0xee>
        if (attr != NULL) {
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <osMutexNew+0xe2>
          name = attr->name;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	e001      	b.n	800557c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800557c:	68f9      	ldr	r1, [r7, #12]
 800557e:	69f8      	ldr	r0, [r7, #28]
 8005580:	f001 f980 	bl	8006884 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d006      	beq.n	8005598 <osMutexNew+0x102>
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	f043 0301 	orr.w	r3, r3, #1
 8005596:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005598:	69fb      	ldr	r3, [r7, #28]
}
 800559a:	4618      	mov	r0, r3
 800559c:	3720      	adds	r7, #32
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b08a      	sub	sp, #40	@ 0x28
 80055a6:	af02      	add	r7, sp, #8
 80055a8:	60f8      	str	r0, [r7, #12]
 80055aa:	60b9      	str	r1, [r7, #8]
 80055ac:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055b2:	f3ef 8305 	mrs	r3, IPSR
 80055b6:	613b      	str	r3, [r7, #16]
  return(result);
 80055b8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d175      	bne.n	80056aa <osSemaphoreNew+0x108>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d072      	beq.n	80056aa <osSemaphoreNew+0x108>
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d86e      	bhi.n	80056aa <osSemaphoreNew+0x108>
    mem = -1;
 80055cc:	f04f 33ff 	mov.w	r3, #4294967295
 80055d0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d015      	beq.n	8005604 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d006      	beq.n	80055ee <osSemaphoreNew+0x4c>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	2b4f      	cmp	r3, #79	@ 0x4f
 80055e6:	d902      	bls.n	80055ee <osSemaphoreNew+0x4c>
        mem = 1;
 80055e8:	2301      	movs	r3, #1
 80055ea:	61bb      	str	r3, [r7, #24]
 80055ec:	e00c      	b.n	8005608 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d108      	bne.n	8005608 <osSemaphoreNew+0x66>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d104      	bne.n	8005608 <osSemaphoreNew+0x66>
          mem = 0;
 80055fe:	2300      	movs	r3, #0
 8005600:	61bb      	str	r3, [r7, #24]
 8005602:	e001      	b.n	8005608 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005604:	2300      	movs	r3, #0
 8005606:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560e:	d04c      	beq.n	80056aa <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d128      	bne.n	8005668 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d10a      	bne.n	8005632 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	2203      	movs	r2, #3
 8005622:	9200      	str	r2, [sp, #0]
 8005624:	2200      	movs	r2, #0
 8005626:	2100      	movs	r1, #0
 8005628:	2001      	movs	r0, #1
 800562a:	f000 fa09 	bl	8005a40 <xQueueGenericCreateStatic>
 800562e:	61f8      	str	r0, [r7, #28]
 8005630:	e005      	b.n	800563e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005632:	2203      	movs	r2, #3
 8005634:	2100      	movs	r1, #0
 8005636:	2001      	movs	r0, #1
 8005638:	f000 fa7f 	bl	8005b3a <xQueueGenericCreate>
 800563c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d022      	beq.n	800568a <osSemaphoreNew+0xe8>
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d01f      	beq.n	800568a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800564a:	2300      	movs	r3, #0
 800564c:	2200      	movs	r2, #0
 800564e:	2100      	movs	r1, #0
 8005650:	69f8      	ldr	r0, [r7, #28]
 8005652:	f000 fb91 	bl	8005d78 <xQueueGenericSend>
 8005656:	4603      	mov	r3, r0
 8005658:	2b01      	cmp	r3, #1
 800565a:	d016      	beq.n	800568a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800565c:	69f8      	ldr	r0, [r7, #28]
 800565e:	f000 ffbb 	bl	80065d8 <vQueueDelete>
            hSemaphore = NULL;
 8005662:	2300      	movs	r3, #0
 8005664:	61fb      	str	r3, [r7, #28]
 8005666:	e010      	b.n	800568a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d108      	bne.n	8005680 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	461a      	mov	r2, r3
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	68f8      	ldr	r0, [r7, #12]
 8005678:	f000 fb10 	bl	8005c9c <xQueueCreateCountingSemaphoreStatic>
 800567c:	61f8      	str	r0, [r7, #28]
 800567e:	e004      	b.n	800568a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005680:	68b9      	ldr	r1, [r7, #8]
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 fb43 	bl	8005d0e <xQueueCreateCountingSemaphore>
 8005688:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00c      	beq.n	80056aa <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <osSemaphoreNew+0xfc>
          name = attr->name;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	e001      	b.n	80056a2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800569e:	2300      	movs	r3, #0
 80056a0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80056a2:	6979      	ldr	r1, [r7, #20]
 80056a4:	69f8      	ldr	r0, [r7, #28]
 80056a6:	f001 f8ed 	bl	8006884 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80056aa:	69fb      	ldr	r3, [r7, #28]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3720      	adds	r7, #32
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08a      	sub	sp, #40	@ 0x28
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80056c0:	2300      	movs	r3, #0
 80056c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056c4:	f3ef 8305 	mrs	r3, IPSR
 80056c8:	613b      	str	r3, [r7, #16]
  return(result);
 80056ca:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d15f      	bne.n	8005790 <osMessageQueueNew+0xdc>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d05c      	beq.n	8005790 <osMessageQueueNew+0xdc>
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d059      	beq.n	8005790 <osMessageQueueNew+0xdc>
    mem = -1;
 80056dc:	f04f 33ff 	mov.w	r3, #4294967295
 80056e0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d029      	beq.n	800573c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d012      	beq.n	8005716 <osMessageQueueNew+0x62>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	2b4f      	cmp	r3, #79	@ 0x4f
 80056f6:	d90e      	bls.n	8005716 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00a      	beq.n	8005716 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	68b9      	ldr	r1, [r7, #8]
 8005708:	fb01 f303 	mul.w	r3, r1, r3
 800570c:	429a      	cmp	r2, r3
 800570e:	d302      	bcc.n	8005716 <osMessageQueueNew+0x62>
        mem = 1;
 8005710:	2301      	movs	r3, #1
 8005712:	61bb      	str	r3, [r7, #24]
 8005714:	e014      	b.n	8005740 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d110      	bne.n	8005740 <osMessageQueueNew+0x8c>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10c      	bne.n	8005740 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800572a:	2b00      	cmp	r3, #0
 800572c:	d108      	bne.n	8005740 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d104      	bne.n	8005740 <osMessageQueueNew+0x8c>
          mem = 0;
 8005736:	2300      	movs	r3, #0
 8005738:	61bb      	str	r3, [r7, #24]
 800573a:	e001      	b.n	8005740 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800573c:	2300      	movs	r3, #0
 800573e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d10b      	bne.n	800575e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	691a      	ldr	r2, [r3, #16]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	2100      	movs	r1, #0
 8005750:	9100      	str	r1, [sp, #0]
 8005752:	68b9      	ldr	r1, [r7, #8]
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 f973 	bl	8005a40 <xQueueGenericCreateStatic>
 800575a:	61f8      	str	r0, [r7, #28]
 800575c:	e008      	b.n	8005770 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d105      	bne.n	8005770 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005764:	2200      	movs	r2, #0
 8005766:	68b9      	ldr	r1, [r7, #8]
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 f9e6 	bl	8005b3a <xQueueGenericCreate>
 800576e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00c      	beq.n	8005790 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <osMessageQueueNew+0xd0>
        name = attr->name;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	617b      	str	r3, [r7, #20]
 8005782:	e001      	b.n	8005788 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005784:	2300      	movs	r3, #0
 8005786:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005788:	6979      	ldr	r1, [r7, #20]
 800578a:	69f8      	ldr	r0, [r7, #28]
 800578c:	f001 f87a 	bl	8006884 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005790:	69fb      	ldr	r3, [r7, #28]
}
 8005792:	4618      	mov	r0, r3
 8005794:	3720      	adds	r7, #32
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
	...

0800579c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	4a07      	ldr	r2, [pc, #28]	@ (80057c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80057ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	4a06      	ldr	r2, [pc, #24]	@ (80057cc <vApplicationGetIdleTaskMemory+0x30>)
 80057b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2280      	movs	r2, #128	@ 0x80
 80057b8:	601a      	str	r2, [r3, #0]
}
 80057ba:	bf00      	nop
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	20000678 	.word	0x20000678
 80057cc:	20000720 	.word	0x20000720

080057d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4a07      	ldr	r2, [pc, #28]	@ (80057fc <vApplicationGetTimerTaskMemory+0x2c>)
 80057e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	4a06      	ldr	r2, [pc, #24]	@ (8005800 <vApplicationGetTimerTaskMemory+0x30>)
 80057e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057ee:	601a      	str	r2, [r3, #0]
}
 80057f0:	bf00      	nop
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr
 80057fc:	20000920 	.word	0x20000920
 8005800:	200009c8 	.word	0x200009c8

08005804 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f103 0208 	add.w	r2, r3, #8
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f04f 32ff 	mov.w	r2, #4294967295
 800581c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f103 0208 	add.w	r2, r3, #8
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f103 0208 	add.w	r2, r3, #8
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005852:	bf00      	nop
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800585e:	b480      	push	{r7}
 8005860:	b085      	sub	sp, #20
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
 8005866:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	689a      	ldr	r2, [r3, #8]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	601a      	str	r2, [r3, #0]
}
 800589a:	bf00      	nop
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80058a6:	b480      	push	{r7}
 80058a8:	b085      	sub	sp, #20
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	d103      	bne.n	80058c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	e00c      	b.n	80058e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	3308      	adds	r3, #8
 80058ca:	60fb      	str	r3, [r7, #12]
 80058cc:	e002      	b.n	80058d4 <vListInsert+0x2e>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	60fb      	str	r3, [r7, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d2f6      	bcs.n	80058ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	683a      	ldr	r2, [r7, #0]
 80058fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	601a      	str	r2, [r3, #0]
}
 800590c:	bf00      	nop
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6892      	ldr	r2, [r2, #8]
 800592e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6852      	ldr	r2, [r2, #4]
 8005938:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	429a      	cmp	r2, r3
 8005942:	d103      	bne.n	800594c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	1e5a      	subs	r2, r3, #1
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
}
 8005960:	4618      	mov	r0, r3
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10b      	bne.n	8005998 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005992:	bf00      	nop
 8005994:	bf00      	nop
 8005996:	e7fd      	b.n	8005994 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005998:	f002 fd86 	bl	80084a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a4:	68f9      	ldr	r1, [r7, #12]
 80059a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80059a8:	fb01 f303 	mul.w	r3, r1, r3
 80059ac:	441a      	add	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c8:	3b01      	subs	r3, #1
 80059ca:	68f9      	ldr	r1, [r7, #12]
 80059cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80059ce:	fb01 f303 	mul.w	r3, r1, r3
 80059d2:	441a      	add	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	22ff      	movs	r2, #255	@ 0xff
 80059dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	22ff      	movs	r2, #255	@ 0xff
 80059e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d114      	bne.n	8005a18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d01a      	beq.n	8005a2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3310      	adds	r3, #16
 80059fa:	4618      	mov	r0, r3
 80059fc:	f001 fcca 	bl	8007394 <xTaskRemoveFromEventList>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d012      	beq.n	8005a2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005a06:	4b0d      	ldr	r3, [pc, #52]	@ (8005a3c <xQueueGenericReset+0xd0>)
 8005a08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a0c:	601a      	str	r2, [r3, #0]
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	e009      	b.n	8005a2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	3310      	adds	r3, #16
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7ff fef1 	bl	8005804 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	3324      	adds	r3, #36	@ 0x24
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff feec 	bl	8005804 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005a2c:	f002 fd6e 	bl	800850c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005a30:	2301      	movs	r3, #1
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	e000ed04 	.word	0xe000ed04

08005a40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08e      	sub	sp, #56	@ 0x38
 8005a44:	af02      	add	r7, sp, #8
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
 8005a4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10b      	bne.n	8005a6c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005a66:	bf00      	nop
 8005a68:	bf00      	nop
 8005a6a:	e7fd      	b.n	8005a68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10b      	bne.n	8005a8a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a84:	bf00      	nop
 8005a86:	bf00      	nop
 8005a88:	e7fd      	b.n	8005a86 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <xQueueGenericCreateStatic+0x56>
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <xQueueGenericCreateStatic+0x5a>
 8005a96:	2301      	movs	r3, #1
 8005a98:	e000      	b.n	8005a9c <xQueueGenericCreateStatic+0x5c>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10b      	bne.n	8005ab8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	623b      	str	r3, [r7, #32]
}
 8005ab2:	bf00      	nop
 8005ab4:	bf00      	nop
 8005ab6:	e7fd      	b.n	8005ab4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d102      	bne.n	8005ac4 <xQueueGenericCreateStatic+0x84>
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d101      	bne.n	8005ac8 <xQueueGenericCreateStatic+0x88>
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e000      	b.n	8005aca <xQueueGenericCreateStatic+0x8a>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10b      	bne.n	8005ae6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad2:	f383 8811 	msr	BASEPRI, r3
 8005ad6:	f3bf 8f6f 	isb	sy
 8005ada:	f3bf 8f4f 	dsb	sy
 8005ade:	61fb      	str	r3, [r7, #28]
}
 8005ae0:	bf00      	nop
 8005ae2:	bf00      	nop
 8005ae4:	e7fd      	b.n	8005ae2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005ae6:	2350      	movs	r3, #80	@ 0x50
 8005ae8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	2b50      	cmp	r3, #80	@ 0x50
 8005aee:	d00b      	beq.n	8005b08 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	61bb      	str	r3, [r7, #24]
}
 8005b02:	bf00      	nop
 8005b04:	bf00      	nop
 8005b06:	e7fd      	b.n	8005b04 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005b08:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00d      	beq.n	8005b30 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b1c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b22:	9300      	str	r3, [sp, #0]
 8005b24:	4613      	mov	r3, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f000 f840 	bl	8005bb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3730      	adds	r7, #48	@ 0x30
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b08a      	sub	sp, #40	@ 0x28
 8005b3e:	af02      	add	r7, sp, #8
 8005b40:	60f8      	str	r0, [r7, #12]
 8005b42:	60b9      	str	r1, [r7, #8]
 8005b44:	4613      	mov	r3, r2
 8005b46:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10b      	bne.n	8005b66 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	613b      	str	r3, [r7, #16]
}
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	e7fd      	b.n	8005b62 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	3350      	adds	r3, #80	@ 0x50
 8005b74:	4618      	mov	r0, r3
 8005b76:	f002 fdb9 	bl	80086ec <pvPortMalloc>
 8005b7a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d011      	beq.n	8005ba6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	3350      	adds	r3, #80	@ 0x50
 8005b8a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b94:	79fa      	ldrb	r2, [r7, #7]
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	68b9      	ldr	r1, [r7, #8]
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 f805 	bl	8005bb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ba6:	69bb      	ldr	r3, [r7, #24]
	}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3720      	adds	r7, #32
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
 8005bbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d103      	bne.n	8005bcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	69ba      	ldr	r2, [r7, #24]
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	e002      	b.n	8005bd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005bde:	2101      	movs	r1, #1
 8005be0:	69b8      	ldr	r0, [r7, #24]
 8005be2:	f7ff fec3 	bl	800596c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	78fa      	ldrb	r2, [r7, #3]
 8005bea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8005bee:	78fb      	ldrb	r3, [r7, #3]
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	68f9      	ldr	r1, [r7, #12]
 8005bf4:	2073      	movs	r0, #115	@ 0x73
 8005bf6:	f004 f981 	bl	8009efc <SEGGER_SYSVIEW_RecordU32x3>
}
 8005bfa:	bf00      	nop
 8005bfc:	3710      	adds	r7, #16
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b082      	sub	sp, #8
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00e      	beq.n	8005c2e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005c22:	2300      	movs	r3, #0
 8005c24:	2200      	movs	r2, #0
 8005c26:	2100      	movs	r1, #0
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f8a5 	bl	8005d78 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005c2e:	bf00      	nop
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b086      	sub	sp, #24
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005c40:	2301      	movs	r3, #1
 8005c42:	617b      	str	r3, [r7, #20]
 8005c44:	2300      	movs	r3, #0
 8005c46:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005c48:	79fb      	ldrb	r3, [r7, #7]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	6939      	ldr	r1, [r7, #16]
 8005c4e:	6978      	ldr	r0, [r7, #20]
 8005c50:	f7ff ff73 	bl	8005b3a <xQueueGenericCreate>
 8005c54:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f7ff ffd3 	bl	8005c02 <prvInitialiseMutex>

		return xNewQueue;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
	}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3718      	adds	r7, #24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b088      	sub	sp, #32
 8005c6a:	af02      	add	r7, sp, #8
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	6039      	str	r1, [r7, #0]
 8005c70:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005c72:	2301      	movs	r3, #1
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	2300      	movs	r3, #0
 8005c78:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2200      	movs	r2, #0
 8005c82:	6939      	ldr	r1, [r7, #16]
 8005c84:	6978      	ldr	r0, [r7, #20]
 8005c86:	f7ff fedb 	bl	8005a40 <xQueueGenericCreateStatic>
 8005c8a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7ff ffb8 	bl	8005c02 <prvInitialiseMutex>

		return xNewQueue;
 8005c92:	68fb      	ldr	r3, [r7, #12]
	}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3718      	adds	r7, #24
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b08a      	sub	sp, #40	@ 0x28
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d10b      	bne.n	8005cc6 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	61bb      	str	r3, [r7, #24]
}
 8005cc0:	bf00      	nop
 8005cc2:	bf00      	nop
 8005cc4:	e7fd      	b.n	8005cc2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005cc6:	68ba      	ldr	r2, [r7, #8]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d90b      	bls.n	8005ce6 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	617b      	str	r3, [r7, #20]
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	e7fd      	b.n	8005ce2 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	9300      	str	r3, [sp, #0]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	2100      	movs	r1, #0
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f7ff fea5 	bl	8005a40 <xQueueGenericCreateStatic>
 8005cf6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d002      	beq.n	8005d04 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005d04:	69fb      	ldr	r3, [r7, #28]
	}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3720      	adds	r7, #32
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b086      	sub	sp, #24
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d10b      	bne.n	8005d36 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d22:	f383 8811 	msr	BASEPRI, r3
 8005d26:	f3bf 8f6f 	isb	sy
 8005d2a:	f3bf 8f4f 	dsb	sy
 8005d2e:	613b      	str	r3, [r7, #16]
}
 8005d30:	bf00      	nop
 8005d32:	bf00      	nop
 8005d34:	e7fd      	b.n	8005d32 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d90b      	bls.n	8005d56 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	60fb      	str	r3, [r7, #12]
}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	e7fd      	b.n	8005d52 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005d56:	2202      	movs	r2, #2
 8005d58:	2100      	movs	r1, #0
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f7ff feed 	bl	8005b3a <xQueueGenericCreate>
 8005d60:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d002      	beq.n	8005d6e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005d6e:	697b      	ldr	r3, [r7, #20]
	}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3718      	adds	r7, #24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b090      	sub	sp, #64	@ 0x40
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005d86:	2300      	movs	r3, #0
 8005d88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <xQueueGenericSend+0x34>
	__asm volatile
 8005d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d98:	f383 8811 	msr	BASEPRI, r3
 8005d9c:	f3bf 8f6f 	isb	sy
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	e7fd      	b.n	8005da8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d103      	bne.n	8005dba <xQueueGenericSend+0x42>
 8005db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <xQueueGenericSend+0x46>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e000      	b.n	8005dc0 <xQueueGenericSend+0x48>
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10b      	bne.n	8005ddc <xQueueGenericSend+0x64>
	__asm volatile
 8005dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc8:	f383 8811 	msr	BASEPRI, r3
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dd6:	bf00      	nop
 8005dd8:	bf00      	nop
 8005dda:	e7fd      	b.n	8005dd8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d103      	bne.n	8005dea <xQueueGenericSend+0x72>
 8005de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d101      	bne.n	8005dee <xQueueGenericSend+0x76>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e000      	b.n	8005df0 <xQueueGenericSend+0x78>
 8005dee:	2300      	movs	r3, #0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10b      	bne.n	8005e0c <xQueueGenericSend+0x94>
	__asm volatile
 8005df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	623b      	str	r3, [r7, #32]
}
 8005e06:	bf00      	nop
 8005e08:	bf00      	nop
 8005e0a:	e7fd      	b.n	8005e08 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e0c:	f001 fcc4 	bl	8007798 <xTaskGetSchedulerState>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d102      	bne.n	8005e1c <xQueueGenericSend+0xa4>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <xQueueGenericSend+0xa8>
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e000      	b.n	8005e22 <xQueueGenericSend+0xaa>
 8005e20:	2300      	movs	r3, #0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10b      	bne.n	8005e3e <xQueueGenericSend+0xc6>
	__asm volatile
 8005e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2a:	f383 8811 	msr	BASEPRI, r3
 8005e2e:	f3bf 8f6f 	isb	sy
 8005e32:	f3bf 8f4f 	dsb	sy
 8005e36:	61fb      	str	r3, [r7, #28]
}
 8005e38:	bf00      	nop
 8005e3a:	bf00      	nop
 8005e3c:	e7fd      	b.n	8005e3a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e3e:	f002 fb33 	bl	80084a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d302      	bcc.n	8005e54 <xQueueGenericSend+0xdc>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d136      	bne.n	8005ec2 <xQueueGenericSend+0x14a>
			{
				traceQUEUE_SEND( pxQueue );
 8005e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e56:	4618      	mov	r0, r3
 8005e58:	f004 fd04 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	460b      	mov	r3, r1
 8005e66:	4601      	mov	r1, r0
 8005e68:	205a      	movs	r0, #90	@ 0x5a
 8005e6a:	f004 f8bd 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	68b9      	ldr	r1, [r7, #8]
 8005e72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e74:	f000 fbf5 	bl	8006662 <prvCopyDataToQueue>
 8005e78:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d010      	beq.n	8005ea4 <xQueueGenericSend+0x12c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	3324      	adds	r3, #36	@ 0x24
 8005e86:	4618      	mov	r0, r3
 8005e88:	f001 fa84 	bl	8007394 <xTaskRemoveFromEventList>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d013      	beq.n	8005eba <xQueueGenericSend+0x142>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005e92:	4b4d      	ldr	r3, [pc, #308]	@ (8005fc8 <xQueueGenericSend+0x250>)
 8005e94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e98:	601a      	str	r2, [r3, #0]
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	f3bf 8f6f 	isb	sy
 8005ea2:	e00a      	b.n	8005eba <xQueueGenericSend+0x142>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d007      	beq.n	8005eba <xQueueGenericSend+0x142>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005eaa:	4b47      	ldr	r3, [pc, #284]	@ (8005fc8 <xQueueGenericSend+0x250>)
 8005eac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005eba:	f002 fb27 	bl	800850c <vPortExitCritical>
				return pdPASS;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e07d      	b.n	8005fbe <xQueueGenericSend+0x246>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d110      	bne.n	8005eea <xQueueGenericSend+0x172>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ec8:	f002 fb20 	bl	800850c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8005ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f004 fcc8 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8005ed4:	68ba      	ldr	r2, [r7, #8]
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	460b      	mov	r3, r1
 8005ede:	4601      	mov	r1, r0
 8005ee0:	205a      	movs	r0, #90	@ 0x5a
 8005ee2:	f004 f881 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	e069      	b.n	8005fbe <xQueueGenericSend+0x246>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d106      	bne.n	8005efe <xQueueGenericSend+0x186>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ef0:	f107 0314 	add.w	r3, r7, #20
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f001 fab5 	bl	8007464 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005efa:	2301      	movs	r3, #1
 8005efc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005efe:	f002 fb05 	bl	800850c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f02:	f000 ffe9 	bl	8006ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f06:	f002 facf 	bl	80084a8 <vPortEnterCritical>
 8005f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f10:	b25b      	sxtb	r3, r3
 8005f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f16:	d103      	bne.n	8005f20 <xQueueGenericSend+0x1a8>
 8005f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f26:	b25b      	sxtb	r3, r3
 8005f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2c:	d103      	bne.n	8005f36 <xQueueGenericSend+0x1be>
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f36:	f002 fae9 	bl	800850c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f3a:	1d3a      	adds	r2, r7, #4
 8005f3c:	f107 0314 	add.w	r3, r7, #20
 8005f40:	4611      	mov	r1, r2
 8005f42:	4618      	mov	r0, r3
 8005f44:	f001 faa4 	bl	8007490 <xTaskCheckForTimeOut>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d124      	bne.n	8005f98 <xQueueGenericSend+0x220>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005f4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f50:	f000 fc7f 	bl	8006852 <prvIsQueueFull>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d018      	beq.n	8005f8c <xQueueGenericSend+0x214>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5c:	3310      	adds	r3, #16
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	4611      	mov	r1, r2
 8005f62:	4618      	mov	r0, r3
 8005f64:	f001 f9c0 	bl	80072e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005f68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f6a:	f000 fc0a 	bl	8006782 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005f6e:	f000 ffc1 	bl	8006ef4 <xTaskResumeAll>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f47f af62 	bne.w	8005e3e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005f7a:	4b13      	ldr	r3, [pc, #76]	@ (8005fc8 <xQueueGenericSend+0x250>)
 8005f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f80:	601a      	str	r2, [r3, #0]
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	e758      	b.n	8005e3e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005f8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f8e:	f000 fbf8 	bl	8006782 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f92:	f000 ffaf 	bl	8006ef4 <xTaskResumeAll>
 8005f96:	e752      	b.n	8005e3e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005f98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f9a:	f000 fbf2 	bl	8006782 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f9e:	f000 ffa9 	bl	8006ef4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f004 fc5d 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8005faa:	68ba      	ldr	r2, [r7, #8]
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	4601      	mov	r1, r0
 8005fb6:	205a      	movs	r0, #90	@ 0x5a
 8005fb8:	f004 f816 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8005fbc:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3738      	adds	r7, #56	@ 0x38
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	e000ed04 	.word	0xe000ed04

08005fcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b090      	sub	sp, #64	@ 0x40
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10b      	bne.n	8005ffc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe8:	f383 8811 	msr	BASEPRI, r3
 8005fec:	f3bf 8f6f 	isb	sy
 8005ff0:	f3bf 8f4f 	dsb	sy
 8005ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ff6:	bf00      	nop
 8005ff8:	bf00      	nop
 8005ffa:	e7fd      	b.n	8005ff8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d103      	bne.n	800600a <xQueueGenericSendFromISR+0x3e>
 8006002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <xQueueGenericSendFromISR+0x42>
 800600a:	2301      	movs	r3, #1
 800600c:	e000      	b.n	8006010 <xQueueGenericSendFromISR+0x44>
 800600e:	2300      	movs	r3, #0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006018:	f383 8811 	msr	BASEPRI, r3
 800601c:	f3bf 8f6f 	isb	sy
 8006020:	f3bf 8f4f 	dsb	sy
 8006024:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006026:	bf00      	nop
 8006028:	bf00      	nop
 800602a:	e7fd      	b.n	8006028 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	2b02      	cmp	r3, #2
 8006030:	d103      	bne.n	800603a <xQueueGenericSendFromISR+0x6e>
 8006032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006036:	2b01      	cmp	r3, #1
 8006038:	d101      	bne.n	800603e <xQueueGenericSendFromISR+0x72>
 800603a:	2301      	movs	r3, #1
 800603c:	e000      	b.n	8006040 <xQueueGenericSendFromISR+0x74>
 800603e:	2300      	movs	r3, #0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10b      	bne.n	800605c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006048:	f383 8811 	msr	BASEPRI, r3
 800604c:	f3bf 8f6f 	isb	sy
 8006050:	f3bf 8f4f 	dsb	sy
 8006054:	623b      	str	r3, [r7, #32]
}
 8006056:	bf00      	nop
 8006058:	bf00      	nop
 800605a:	e7fd      	b.n	8006058 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800605c:	f002 fb04 	bl	8008668 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006060:	f3ef 8211 	mrs	r2, BASEPRI
 8006064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006068:	f383 8811 	msr	BASEPRI, r3
 800606c:	f3bf 8f6f 	isb	sy
 8006070:	f3bf 8f4f 	dsb	sy
 8006074:	61fa      	str	r2, [r7, #28]
 8006076:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006078:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800607a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800607c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800607e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006084:	429a      	cmp	r2, r3
 8006086:	d302      	bcc.n	800608e <xQueueGenericSendFromISR+0xc2>
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	2b02      	cmp	r3, #2
 800608c:	d139      	bne.n	8006102 <xQueueGenericSendFromISR+0x136>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800608e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006090:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006094:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800609c:	62fb      	str	r3, [r7, #44]	@ 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800609e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a0:	4618      	mov	r0, r3
 80060a2:	f004 fbdf 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80060a6:	4601      	mov	r1, r0
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	461a      	mov	r2, r3
 80060ac:	2060      	movs	r0, #96	@ 0x60
 80060ae:	f003 fecb 	bl	8009e48 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	68b9      	ldr	r1, [r7, #8]
 80060b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80060b8:	f000 fad3 	bl	8006662 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060bc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80060c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c4:	d112      	bne.n	80060ec <xQueueGenericSendFromISR+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d016      	beq.n	80060fc <xQueueGenericSendFromISR+0x130>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060d0:	3324      	adds	r3, #36	@ 0x24
 80060d2:	4618      	mov	r0, r3
 80060d4:	f001 f95e 	bl	8007394 <xTaskRemoveFromEventList>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00e      	beq.n	80060fc <xQueueGenericSendFromISR+0x130>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00b      	beq.n	80060fc <xQueueGenericSendFromISR+0x130>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	e007      	b.n	80060fc <xQueueGenericSendFromISR+0x130>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80060ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80060f0:	3301      	adds	r3, #1
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	b25a      	sxtb	r2, r3
 80060f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80060fc:	2301      	movs	r3, #1
 80060fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006100:	e00b      	b.n	800611a <xQueueGenericSendFromISR+0x14e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8006102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006104:	4618      	mov	r0, r3
 8006106:	f004 fbad 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 800610a:	4601      	mov	r1, r0
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	461a      	mov	r2, r3
 8006110:	2060      	movs	r0, #96	@ 0x60
 8006112:	f003 fe99 	bl	8009e48 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8006116:	2300      	movs	r3, #0
 8006118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800611a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800611c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006124:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006128:	4618      	mov	r0, r3
 800612a:	3740      	adds	r7, #64	@ 0x40
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006130:	b590      	push	{r4, r7, lr}
 8006132:	b08f      	sub	sp, #60	@ 0x3c
 8006134:	af02      	add	r7, sp, #8
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800613c:	2300      	movs	r3, #0
 800613e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006146:	2b00      	cmp	r3, #0
 8006148:	d10b      	bne.n	8006162 <xQueueReceive+0x32>
	__asm volatile
 800614a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	623b      	str	r3, [r7, #32]
}
 800615c:	bf00      	nop
 800615e:	bf00      	nop
 8006160:	e7fd      	b.n	800615e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d103      	bne.n	8006170 <xQueueReceive+0x40>
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <xQueueReceive+0x44>
 8006170:	2301      	movs	r3, #1
 8006172:	e000      	b.n	8006176 <xQueueReceive+0x46>
 8006174:	2300      	movs	r3, #0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <xQueueReceive+0x62>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	61fb      	str	r3, [r7, #28]
}
 800618c:	bf00      	nop
 800618e:	bf00      	nop
 8006190:	e7fd      	b.n	800618e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006192:	f001 fb01 	bl	8007798 <xTaskGetSchedulerState>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d102      	bne.n	80061a2 <xQueueReceive+0x72>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <xQueueReceive+0x76>
 80061a2:	2301      	movs	r3, #1
 80061a4:	e000      	b.n	80061a8 <xQueueReceive+0x78>
 80061a6:	2300      	movs	r3, #0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xQueueReceive+0x94>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	61bb      	str	r3, [r7, #24]
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061c4:	f002 f970 	bl	80084a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061cc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d02f      	beq.n	8006234 <xQueueReceive+0x104>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061d4:	68b9      	ldr	r1, [r7, #8]
 80061d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061d8:	f000 faad 	bl	8006736 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 80061dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061de:	4618      	mov	r0, r3
 80061e0:	f004 fb40 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80061e4:	4604      	mov	r4, r0
 80061e6:	2000      	movs	r0, #0
 80061e8:	f004 fb3c 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80061ec:	4602      	mov	r2, r0
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2101      	movs	r1, #1
 80061f2:	9100      	str	r1, [sp, #0]
 80061f4:	4621      	mov	r1, r4
 80061f6:	205c      	movs	r0, #92	@ 0x5c
 80061f8:	f003 fef6 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fe:	1e5a      	subs	r2, r3, #1
 8006200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006202:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00f      	beq.n	800622c <xQueueReceive+0xfc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800620c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800620e:	3310      	adds	r3, #16
 8006210:	4618      	mov	r0, r3
 8006212:	f001 f8bf 	bl	8007394 <xTaskRemoveFromEventList>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d007      	beq.n	800622c <xQueueReceive+0xfc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800621c:	4b4d      	ldr	r3, [pc, #308]	@ (8006354 <xQueueReceive+0x224>)
 800621e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800622c:	f002 f96e 	bl	800850c <vPortExitCritical>
				return pdPASS;
 8006230:	2301      	movs	r3, #1
 8006232:	e08a      	b.n	800634a <xQueueReceive+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d113      	bne.n	8006262 <xQueueReceive+0x132>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800623a:	f002 f967 	bl	800850c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800623e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006240:	4618      	mov	r0, r3
 8006242:	f004 fb0f 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8006246:	4604      	mov	r4, r0
 8006248:	2000      	movs	r0, #0
 800624a:	f004 fb0b 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 800624e:	4602      	mov	r2, r0
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2101      	movs	r1, #1
 8006254:	9100      	str	r1, [sp, #0]
 8006256:	4621      	mov	r1, r4
 8006258:	205c      	movs	r0, #92	@ 0x5c
 800625a:	f003 fec5 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 800625e:	2300      	movs	r3, #0
 8006260:	e073      	b.n	800634a <xQueueReceive+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006264:	2b00      	cmp	r3, #0
 8006266:	d106      	bne.n	8006276 <xQueueReceive+0x146>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006268:	f107 0310 	add.w	r3, r7, #16
 800626c:	4618      	mov	r0, r3
 800626e:	f001 f8f9 	bl	8007464 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006272:	2301      	movs	r3, #1
 8006274:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006276:	f002 f949 	bl	800850c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800627a:	f000 fe2d 	bl	8006ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800627e:	f002 f913 	bl	80084a8 <vPortEnterCritical>
 8006282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006284:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006288:	b25b      	sxtb	r3, r3
 800628a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628e:	d103      	bne.n	8006298 <xQueueReceive+0x168>
 8006290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006292:	2200      	movs	r2, #0
 8006294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800629e:	b25b      	sxtb	r3, r3
 80062a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a4:	d103      	bne.n	80062ae <xQueueReceive+0x17e>
 80062a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062ae:	f002 f92d 	bl	800850c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062b2:	1d3a      	adds	r2, r7, #4
 80062b4:	f107 0310 	add.w	r3, r7, #16
 80062b8:	4611      	mov	r1, r2
 80062ba:	4618      	mov	r0, r3
 80062bc:	f001 f8e8 	bl	8007490 <xTaskCheckForTimeOut>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d124      	bne.n	8006310 <xQueueReceive+0x1e0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062c8:	f000 faad 	bl	8006826 <prvIsQueueEmpty>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d018      	beq.n	8006304 <xQueueReceive+0x1d4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80062d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d4:	3324      	adds	r3, #36	@ 0x24
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	4611      	mov	r1, r2
 80062da:	4618      	mov	r0, r3
 80062dc:	f001 f804 	bl	80072e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062e2:	f000 fa4e 	bl	8006782 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062e6:	f000 fe05 	bl	8006ef4 <xTaskResumeAll>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f47f af69 	bne.w	80061c4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80062f2:	4b18      	ldr	r3, [pc, #96]	@ (8006354 <xQueueReceive+0x224>)
 80062f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	e75f      	b.n	80061c4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006304:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006306:	f000 fa3c 	bl	8006782 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800630a:	f000 fdf3 	bl	8006ef4 <xTaskResumeAll>
 800630e:	e759      	b.n	80061c4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006310:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006312:	f000 fa36 	bl	8006782 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006316:	f000 fded 	bl	8006ef4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800631a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800631c:	f000 fa83 	bl	8006826 <prvIsQueueEmpty>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	f43f af4e 	beq.w	80061c4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8006328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800632a:	4618      	mov	r0, r3
 800632c:	f004 fa9a 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8006330:	4604      	mov	r4, r0
 8006332:	2000      	movs	r0, #0
 8006334:	f004 fa96 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8006338:	4602      	mov	r2, r0
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2101      	movs	r1, #1
 800633e:	9100      	str	r1, [sp, #0]
 8006340:	4621      	mov	r1, r4
 8006342:	205c      	movs	r0, #92	@ 0x5c
 8006344:	f003 fe50 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8006348:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800634a:	4618      	mov	r0, r3
 800634c:	3734      	adds	r7, #52	@ 0x34
 800634e:	46bd      	mov	sp, r7
 8006350:	bd90      	pop	{r4, r7, pc}
 8006352:	bf00      	nop
 8006354:	e000ed04 	.word	0xe000ed04

08006358 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006358:	b590      	push	{r4, r7, lr}
 800635a:	b091      	sub	sp, #68	@ 0x44
 800635c:	af02      	add	r7, sp, #8
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006362:	2300      	movs	r3, #0
 8006364:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800636a:	2300      	movs	r3, #0
 800636c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800636e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10b      	bne.n	800638c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	623b      	str	r3, [r7, #32]
}
 8006386:	bf00      	nop
 8006388:	bf00      	nop
 800638a:	e7fd      	b.n	8006388 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800638c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800638e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00b      	beq.n	80063ac <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006398:	f383 8811 	msr	BASEPRI, r3
 800639c:	f3bf 8f6f 	isb	sy
 80063a0:	f3bf 8f4f 	dsb	sy
 80063a4:	61fb      	str	r3, [r7, #28]
}
 80063a6:	bf00      	nop
 80063a8:	bf00      	nop
 80063aa:	e7fd      	b.n	80063a8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063ac:	f001 f9f4 	bl	8007798 <xTaskGetSchedulerState>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d102      	bne.n	80063bc <xQueueSemaphoreTake+0x64>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <xQueueSemaphoreTake+0x68>
 80063bc:	2301      	movs	r3, #1
 80063be:	e000      	b.n	80063c2 <xQueueSemaphoreTake+0x6a>
 80063c0:	2300      	movs	r3, #0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10b      	bne.n	80063de <xQueueSemaphoreTake+0x86>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	61bb      	str	r3, [r7, #24]
}
 80063d8:	bf00      	nop
 80063da:	bf00      	nop
 80063dc:	e7fd      	b.n	80063da <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063de:	f002 f863 	bl	80084a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80063e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d034      	beq.n	8006458 <xQueueSemaphoreTake+0x100>
			{
				traceQUEUE_RECEIVE( pxQueue );
 80063ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f0:	4618      	mov	r0, r3
 80063f2:	f004 fa37 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80063f6:	4604      	mov	r4, r0
 80063f8:	2000      	movs	r0, #0
 80063fa:	f004 fa33 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80063fe:	4602      	mov	r2, r0
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2101      	movs	r1, #1
 8006404:	9100      	str	r1, [sp, #0]
 8006406:	4621      	mov	r1, r4
 8006408:	205c      	movs	r0, #92	@ 0x5c
 800640a:	f003 fded 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800640e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006410:	1e5a      	subs	r2, r3, #1
 8006412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006414:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d104      	bne.n	8006428 <xQueueSemaphoreTake+0xd0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800641e:	f001 fb4f 	bl	8007ac0 <pvTaskIncrementMutexHeldCount>
 8006422:	4602      	mov	r2, r0
 8006424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006426:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00f      	beq.n	8006450 <xQueueSemaphoreTake+0xf8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006432:	3310      	adds	r3, #16
 8006434:	4618      	mov	r0, r3
 8006436:	f000 ffad 	bl	8007394 <xTaskRemoveFromEventList>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d007      	beq.n	8006450 <xQueueSemaphoreTake+0xf8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006440:	4b64      	ldr	r3, [pc, #400]	@ (80065d4 <xQueueSemaphoreTake+0x27c>)
 8006442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006446:	601a      	str	r2, [r3, #0]
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006450:	f002 f85c 	bl	800850c <vPortExitCritical>
				return pdPASS;
 8006454:	2301      	movs	r3, #1
 8006456:	e0b8      	b.n	80065ca <xQueueSemaphoreTake+0x272>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d122      	bne.n	80064a4 <xQueueSemaphoreTake+0x14c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00b      	beq.n	800647c <xQueueSemaphoreTake+0x124>
	__asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	617b      	str	r3, [r7, #20]
}
 8006476:	bf00      	nop
 8006478:	bf00      	nop
 800647a:	e7fd      	b.n	8006478 <xQueueSemaphoreTake+0x120>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800647c:	f002 f846 	bl	800850c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8006480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006482:	4618      	mov	r0, r3
 8006484:	f004 f9ee 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8006488:	4604      	mov	r4, r0
 800648a:	2000      	movs	r0, #0
 800648c:	f004 f9ea 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 8006490:	4602      	mov	r2, r0
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2101      	movs	r1, #1
 8006496:	9100      	str	r1, [sp, #0]
 8006498:	4621      	mov	r1, r4
 800649a:	205c      	movs	r0, #92	@ 0x5c
 800649c:	f003 fda4 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e092      	b.n	80065ca <xQueueSemaphoreTake+0x272>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <xQueueSemaphoreTake+0x160>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064aa:	f107 030c 	add.w	r3, r7, #12
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 ffd8 	bl	8007464 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064b4:	2301      	movs	r3, #1
 80064b6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064b8:	f002 f828 	bl	800850c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064bc:	f000 fd0c 	bl	8006ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064c0:	f001 fff2 	bl	80084a8 <vPortEnterCritical>
 80064c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064ca:	b25b      	sxtb	r3, r3
 80064cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d0:	d103      	bne.n	80064da <xQueueSemaphoreTake+0x182>
 80064d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064e0:	b25b      	sxtb	r3, r3
 80064e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e6:	d103      	bne.n	80064f0 <xQueueSemaphoreTake+0x198>
 80064e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064f0:	f002 f80c 	bl	800850c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064f4:	463a      	mov	r2, r7
 80064f6:	f107 030c 	add.w	r3, r7, #12
 80064fa:	4611      	mov	r1, r2
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 ffc7 	bl	8007490 <xTaskCheckForTimeOut>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d132      	bne.n	800656e <xQueueSemaphoreTake+0x216>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006508:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800650a:	f000 f98c 	bl	8006826 <prvIsQueueEmpty>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d026      	beq.n	8006562 <xQueueSemaphoreTake+0x20a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d109      	bne.n	8006530 <xQueueSemaphoreTake+0x1d8>
					{
						taskENTER_CRITICAL();
 800651c:	f001 ffc4 	bl	80084a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	4618      	mov	r0, r3
 8006526:	f001 f955 	bl	80077d4 <xTaskPriorityInherit>
 800652a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800652c:	f001 ffee 	bl	800850c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006532:	3324      	adds	r3, #36	@ 0x24
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	4611      	mov	r1, r2
 8006538:	4618      	mov	r0, r3
 800653a:	f000 fed5 	bl	80072e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800653e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006540:	f000 f91f 	bl	8006782 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006544:	f000 fcd6 	bl	8006ef4 <xTaskResumeAll>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	f47f af47 	bne.w	80063de <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006550:	4b20      	ldr	r3, [pc, #128]	@ (80065d4 <xQueueSemaphoreTake+0x27c>)
 8006552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006556:	601a      	str	r2, [r3, #0]
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	e73d      	b.n	80063de <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006562:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006564:	f000 f90d 	bl	8006782 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006568:	f000 fcc4 	bl	8006ef4 <xTaskResumeAll>
 800656c:	e737      	b.n	80063de <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800656e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006570:	f000 f907 	bl	8006782 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006574:	f000 fcbe 	bl	8006ef4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006578:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800657a:	f000 f954 	bl	8006826 <prvIsQueueEmpty>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	f43f af2c 	beq.w	80063de <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00d      	beq.n	80065a8 <xQueueSemaphoreTake+0x250>
					{
						taskENTER_CRITICAL();
 800658c:	f001 ff8c 	bl	80084a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006590:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006592:	f000 f84e 	bl	8006632 <prvGetDisinheritPriorityAfterTimeout>
 8006596:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800659e:	4618      	mov	r0, r3
 80065a0:	f001 fa02 	bl	80079a8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80065a4:	f001 ffb2 	bl	800850c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80065a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065aa:	4618      	mov	r0, r3
 80065ac:	f004 f95a 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80065b0:	4604      	mov	r4, r0
 80065b2:	2000      	movs	r0, #0
 80065b4:	f004 f956 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80065b8:	4602      	mov	r2, r0
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2101      	movs	r1, #1
 80065be:	9100      	str	r1, [sp, #0]
 80065c0:	4621      	mov	r1, r4
 80065c2:	205c      	movs	r0, #92	@ 0x5c
 80065c4:	f003 fd10 	bl	8009fe8 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 80065c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	373c      	adds	r7, #60	@ 0x3c
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd90      	pop	{r4, r7, pc}
 80065d2:	bf00      	nop
 80065d4:	e000ed04 	.word	0xe000ed04

080065d8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d10b      	bne.n	8006602 <vQueueDelete+0x2a>
	__asm volatile
 80065ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ee:	f383 8811 	msr	BASEPRI, r3
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	60bb      	str	r3, [r7, #8]
}
 80065fc:	bf00      	nop
 80065fe:	bf00      	nop
 8006600:	e7fd      	b.n	80065fe <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	4618      	mov	r0, r3
 8006606:	f004 f92d 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 800660a:	4603      	mov	r3, r0
 800660c:	4619      	mov	r1, r3
 800660e:	205f      	movs	r0, #95	@ 0x5f
 8006610:	f003 fbde 	bl	8009dd0 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 f967 	bl	80068e8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006620:	2b00      	cmp	r3, #0
 8006622:	d102      	bne.n	800662a <vQueueDelete+0x52>
		{
			vPortFree( pxQueue );
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f002 f92f 	bl	8008888 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800662a:	bf00      	nop
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006632:	b480      	push	{r7}
 8006634:	b085      	sub	sp, #20
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663e:	2b00      	cmp	r3, #0
 8006640:	d006      	beq.n	8006650 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800664c:	60fb      	str	r3, [r7, #12]
 800664e:	e001      	b.n	8006654 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006650:	2300      	movs	r3, #0
 8006652:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006654:	68fb      	ldr	r3, [r7, #12]
	}
 8006656:	4618      	mov	r0, r3
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b086      	sub	sp, #24
 8006666:	af00      	add	r7, sp, #0
 8006668:	60f8      	str	r0, [r7, #12]
 800666a:	60b9      	str	r1, [r7, #8]
 800666c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800666e:	2300      	movs	r3, #0
 8006670:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006676:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10d      	bne.n	800669c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d14d      	bne.n	8006724 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	4618      	mov	r0, r3
 800668e:	f001 f913 	bl	80078b8 <xTaskPriorityDisinherit>
 8006692:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	609a      	str	r2, [r3, #8]
 800669a:	e043      	b.n	8006724 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d119      	bne.n	80066d6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6858      	ldr	r0, [r3, #4]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	461a      	mov	r2, r3
 80066ac:	68b9      	ldr	r1, [r7, #8]
 80066ae:	f004 fd6c 	bl	800b18a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ba:	441a      	add	r2, r3
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	685a      	ldr	r2, [r3, #4]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d32b      	bcc.n	8006724 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	605a      	str	r2, [r3, #4]
 80066d4:	e026      	b.n	8006724 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	68d8      	ldr	r0, [r3, #12]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066de:	461a      	mov	r2, r3
 80066e0:	68b9      	ldr	r1, [r7, #8]
 80066e2:	f004 fd52 	bl	800b18a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	425b      	negs	r3, r3
 80066f0:	441a      	add	r2, r3
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	68da      	ldr	r2, [r3, #12]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d207      	bcs.n	8006712 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670a:	425b      	negs	r3, r3
 800670c:	441a      	add	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b02      	cmp	r3, #2
 8006716:	d105      	bne.n	8006724 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	3b01      	subs	r3, #1
 8006722:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	1c5a      	adds	r2, r3, #1
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800672c:	697b      	ldr	r3, [r7, #20]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3718      	adds	r7, #24
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006736:	b580      	push	{r7, lr}
 8006738:	b082      	sub	sp, #8
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
 800673e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006744:	2b00      	cmp	r3, #0
 8006746:	d018      	beq.n	800677a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68da      	ldr	r2, [r3, #12]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006750:	441a      	add	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	429a      	cmp	r2, r3
 8006760:	d303      	bcc.n	800676a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68d9      	ldr	r1, [r3, #12]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006772:	461a      	mov	r2, r3
 8006774:	6838      	ldr	r0, [r7, #0]
 8006776:	f004 fd08 	bl	800b18a <memcpy>
	}
}
 800677a:	bf00      	nop
 800677c:	3708      	adds	r7, #8
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b084      	sub	sp, #16
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800678a:	f001 fe8d 	bl	80084a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006794:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006796:	e011      	b.n	80067bc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679c:	2b00      	cmp	r3, #0
 800679e:	d012      	beq.n	80067c6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3324      	adds	r3, #36	@ 0x24
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 fdf5 	bl	8007394 <xTaskRemoveFromEventList>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d001      	beq.n	80067b4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067b0:	f000 fed2 	bl	8007558 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
 80067b6:	3b01      	subs	r3, #1
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	dce9      	bgt.n	8006798 <prvUnlockQueue+0x16>
 80067c4:	e000      	b.n	80067c8 <prvUnlockQueue+0x46>
					break;
 80067c6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	22ff      	movs	r2, #255	@ 0xff
 80067cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80067d0:	f001 fe9c 	bl	800850c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80067d4:	f001 fe68 	bl	80084a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067de:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067e0:	e011      	b.n	8006806 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d012      	beq.n	8006810 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	3310      	adds	r3, #16
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 fdd0 	bl	8007394 <xTaskRemoveFromEventList>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80067fa:	f000 fead 	bl	8007558 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80067fe:	7bbb      	ldrb	r3, [r7, #14]
 8006800:	3b01      	subs	r3, #1
 8006802:	b2db      	uxtb	r3, r3
 8006804:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006806:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800680a:	2b00      	cmp	r3, #0
 800680c:	dce9      	bgt.n	80067e2 <prvUnlockQueue+0x60>
 800680e:	e000      	b.n	8006812 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006810:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	22ff      	movs	r2, #255	@ 0xff
 8006816:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800681a:	f001 fe77 	bl	800850c <vPortExitCritical>
}
 800681e:	bf00      	nop
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b084      	sub	sp, #16
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800682e:	f001 fe3b 	bl	80084a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006836:	2b00      	cmp	r3, #0
 8006838:	d102      	bne.n	8006840 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800683a:	2301      	movs	r3, #1
 800683c:	60fb      	str	r3, [r7, #12]
 800683e:	e001      	b.n	8006844 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006840:	2300      	movs	r3, #0
 8006842:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006844:	f001 fe62 	bl	800850c <vPortExitCritical>

	return xReturn;
 8006848:	68fb      	ldr	r3, [r7, #12]
}
 800684a:	4618      	mov	r0, r3
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006852:	b580      	push	{r7, lr}
 8006854:	b084      	sub	sp, #16
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800685a:	f001 fe25 	bl	80084a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006866:	429a      	cmp	r2, r3
 8006868:	d102      	bne.n	8006870 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800686a:	2301      	movs	r3, #1
 800686c:	60fb      	str	r3, [r7, #12]
 800686e:	e001      	b.n	8006874 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006870:	2300      	movs	r3, #0
 8006872:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006874:	f001 fe4a 	bl	800850c <vPortExitCritical>

	return xReturn;
 8006878:	68fb      	ldr	r3, [r7, #12]
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800688e:	2300      	movs	r3, #0
 8006890:	60fb      	str	r3, [r7, #12]
 8006892:	e01e      	b.n	80068d2 <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006894:	4a13      	ldr	r2, [pc, #76]	@ (80068e4 <vQueueAddToRegistry+0x60>)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d115      	bne.n	80068cc <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068a0:	4910      	ldr	r1, [pc, #64]	@ (80068e4 <vQueueAddToRegistry+0x60>)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80068aa:	4a0e      	ldr	r2, [pc, #56]	@ (80068e4 <vQueueAddToRegistry+0x60>)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	4413      	add	r3, r2
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4618      	mov	r0, r3
 80068ba:	f003 ffd3 	bl	800a864 <SEGGER_SYSVIEW_ShrinkId>
 80068be:	4601      	mov	r1, r0
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	461a      	mov	r2, r3
 80068c4:	2071      	movs	r0, #113	@ 0x71
 80068c6:	f003 fabf 	bl	8009e48 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 80068ca:	e006      	b.n	80068da <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	3301      	adds	r3, #1
 80068d0:	60fb      	str	r3, [r7, #12]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2b07      	cmp	r3, #7
 80068d6:	d9dd      	bls.n	8006894 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80068d8:	bf00      	nop
 80068da:	bf00      	nop
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	20000dc8 	.word	0x20000dc8

080068e8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068f0:	2300      	movs	r3, #0
 80068f2:	60fb      	str	r3, [r7, #12]
 80068f4:	e016      	b.n	8006924 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80068f6:	4a10      	ldr	r2, [pc, #64]	@ (8006938 <vQueueUnregisterQueue+0x50>)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	00db      	lsls	r3, r3, #3
 80068fc:	4413      	add	r3, r2
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	429a      	cmp	r2, r3
 8006904:	d10b      	bne.n	800691e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006906:	4a0c      	ldr	r2, [pc, #48]	@ (8006938 <vQueueUnregisterQueue+0x50>)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2100      	movs	r1, #0
 800690c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006910:	4a09      	ldr	r2, [pc, #36]	@ (8006938 <vQueueUnregisterQueue+0x50>)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	00db      	lsls	r3, r3, #3
 8006916:	4413      	add	r3, r2
 8006918:	2200      	movs	r2, #0
 800691a:	605a      	str	r2, [r3, #4]
				break;
 800691c:	e006      	b.n	800692c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	3301      	adds	r3, #1
 8006922:	60fb      	str	r3, [r7, #12]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2b07      	cmp	r3, #7
 8006928:	d9e5      	bls.n	80068f6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800692a:	bf00      	nop
 800692c:	bf00      	nop
 800692e:	3714      	adds	r7, #20
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr
 8006938:	20000dc8 	.word	0x20000dc8

0800693c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800694c:	f001 fdac 	bl	80084a8 <vPortEnterCritical>
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006956:	b25b      	sxtb	r3, r3
 8006958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695c:	d103      	bne.n	8006966 <vQueueWaitForMessageRestricted+0x2a>
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800696c:	b25b      	sxtb	r3, r3
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006972:	d103      	bne.n	800697c <vQueueWaitForMessageRestricted+0x40>
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800697c:	f001 fdc6 	bl	800850c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006984:	2b00      	cmp	r3, #0
 8006986:	d106      	bne.n	8006996 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	3324      	adds	r3, #36	@ 0x24
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	68b9      	ldr	r1, [r7, #8]
 8006990:	4618      	mov	r0, r3
 8006992:	f000 fccf 	bl	8007334 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006996:	6978      	ldr	r0, [r7, #20]
 8006998:	f7ff fef3 	bl	8006782 <prvUnlockQueue>
	}
 800699c:	bf00      	nop
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b08e      	sub	sp, #56	@ 0x38
 80069a8:	af04      	add	r7, sp, #16
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
 80069b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80069b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10b      	bne.n	80069d0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	623b      	str	r3, [r7, #32]
}
 80069ca:	bf00      	nop
 80069cc:	bf00      	nop
 80069ce:	e7fd      	b.n	80069cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80069d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d10b      	bne.n	80069ee <xTaskCreateStatic+0x4a>
	__asm volatile
 80069d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069da:	f383 8811 	msr	BASEPRI, r3
 80069de:	f3bf 8f6f 	isb	sy
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	61fb      	str	r3, [r7, #28]
}
 80069e8:	bf00      	nop
 80069ea:	bf00      	nop
 80069ec:	e7fd      	b.n	80069ea <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069ee:	23a8      	movs	r3, #168	@ 0xa8
 80069f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	2ba8      	cmp	r3, #168	@ 0xa8
 80069f6:	d00b      	beq.n	8006a10 <xTaskCreateStatic+0x6c>
	__asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	61bb      	str	r3, [r7, #24]
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	e7fd      	b.n	8006a0c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a10:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d01e      	beq.n	8006a56 <xTaskCreateStatic+0xb2>
 8006a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d01b      	beq.n	8006a56 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a20:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a26:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a30:	2300      	movs	r3, #0
 8006a32:	9303      	str	r3, [sp, #12]
 8006a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a36:	9302      	str	r3, [sp, #8]
 8006a38:	f107 0314 	add.w	r3, r7, #20
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a40:	9300      	str	r3, [sp, #0]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	68b9      	ldr	r1, [r7, #8]
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 f851 	bl	8006af0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a4e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006a50:	f000 f8f6 	bl	8006c40 <prvAddNewTaskToReadyList>
 8006a54:	e001      	b.n	8006a5a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006a56:	2300      	movs	r3, #0
 8006a58:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a5a:	697b      	ldr	r3, [r7, #20]
	}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3728      	adds	r7, #40	@ 0x28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b08c      	sub	sp, #48	@ 0x30
 8006a68:	af04      	add	r7, sp, #16
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	603b      	str	r3, [r7, #0]
 8006a70:	4613      	mov	r3, r2
 8006a72:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a74:	88fb      	ldrh	r3, [r7, #6]
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f001 fe37 	bl	80086ec <pvPortMalloc>
 8006a7e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00e      	beq.n	8006aa4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a86:	20a8      	movs	r0, #168	@ 0xa8
 8006a88:	f001 fe30 	bl	80086ec <pvPortMalloc>
 8006a8c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d003      	beq.n	8006a9c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a9a:	e005      	b.n	8006aa8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a9c:	6978      	ldr	r0, [r7, #20]
 8006a9e:	f001 fef3 	bl	8008888 <vPortFree>
 8006aa2:	e001      	b.n	8006aa8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d017      	beq.n	8006ade <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ab6:	88fa      	ldrh	r2, [r7, #6]
 8006ab8:	2300      	movs	r3, #0
 8006aba:	9303      	str	r3, [sp, #12]
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	9302      	str	r3, [sp, #8]
 8006ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac2:	9301      	str	r3, [sp, #4]
 8006ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac6:	9300      	str	r3, [sp, #0]
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	68b9      	ldr	r1, [r7, #8]
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f000 f80f 	bl	8006af0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ad2:	69f8      	ldr	r0, [r7, #28]
 8006ad4:	f000 f8b4 	bl	8006c40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	61bb      	str	r3, [r7, #24]
 8006adc:	e002      	b.n	8006ae4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ade:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ae4:	69bb      	ldr	r3, [r7, #24]
	}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3720      	adds	r7, #32
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}
	...

08006af0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b088      	sub	sp, #32
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b00:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	461a      	mov	r2, r3
 8006b08:	21a5      	movs	r1, #165	@ 0xa5
 8006b0a:	f004 fa66 	bl	800afda <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	f023 0307 	bic.w	r3, r3, #7
 8006b26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	f003 0307 	and.w	r3, r3, #7
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00b      	beq.n	8006b4a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b36:	f383 8811 	msr	BASEPRI, r3
 8006b3a:	f3bf 8f6f 	isb	sy
 8006b3e:	f3bf 8f4f 	dsb	sy
 8006b42:	617b      	str	r3, [r7, #20]
}
 8006b44:	bf00      	nop
 8006b46:	bf00      	nop
 8006b48:	e7fd      	b.n	8006b46 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d01f      	beq.n	8006b90 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b50:	2300      	movs	r3, #0
 8006b52:	61fb      	str	r3, [r7, #28]
 8006b54:	e012      	b.n	8006b7c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	7819      	ldrb	r1, [r3, #0]
 8006b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	4413      	add	r3, r2
 8006b64:	3334      	adds	r3, #52	@ 0x34
 8006b66:	460a      	mov	r2, r1
 8006b68:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	4413      	add	r3, r2
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d006      	beq.n	8006b84 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	61fb      	str	r3, [r7, #28]
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	2b0f      	cmp	r3, #15
 8006b80:	d9e9      	bls.n	8006b56 <prvInitialiseNewTask+0x66>
 8006b82:	e000      	b.n	8006b86 <prvInitialiseNewTask+0x96>
			{
				break;
 8006b84:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b8e:	e003      	b.n	8006b98 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9a:	2b37      	cmp	r3, #55	@ 0x37
 8006b9c:	d901      	bls.n	8006ba2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b9e:	2337      	movs	r3, #55	@ 0x37
 8006ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006baa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bac:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f7fe fe43 	bl	8005844 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc0:	3318      	adds	r3, #24
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7fe fe3e 	bl	8005844 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bcc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bdc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be0:	2200      	movs	r2, #0
 8006be2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf0:	3354      	adds	r3, #84	@ 0x54
 8006bf2:	224c      	movs	r2, #76	@ 0x4c
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f004 f9ef 	bl	800afda <memset>
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	4a0d      	ldr	r2, [pc, #52]	@ (8006c34 <prvInitialiseNewTask+0x144>)
 8006c00:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c04:	4a0c      	ldr	r2, [pc, #48]	@ (8006c38 <prvInitialiseNewTask+0x148>)
 8006c06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8006c3c <prvInitialiseNewTask+0x14c>)
 8006c0c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c0e:	683a      	ldr	r2, [r7, #0]
 8006c10:	68f9      	ldr	r1, [r7, #12]
 8006c12:	69b8      	ldr	r0, [r7, #24]
 8006c14:	f001 fb16 	bl	8008244 <pxPortInitialiseStack>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d002      	beq.n	8006c2a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c2a:	bf00      	nop
 8006c2c:	3720      	adds	r7, #32
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	200066e4 	.word	0x200066e4
 8006c38:	2000674c 	.word	0x2000674c
 8006c3c:	200067b4 	.word	0x200067b4

08006c40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c40:	b5b0      	push	{r4, r5, r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af02      	add	r7, sp, #8
 8006c46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c48:	f001 fc2e 	bl	80084a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c4c:	4b3c      	ldr	r3, [pc, #240]	@ (8006d40 <prvAddNewTaskToReadyList+0x100>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	3301      	adds	r3, #1
 8006c52:	4a3b      	ldr	r2, [pc, #236]	@ (8006d40 <prvAddNewTaskToReadyList+0x100>)
 8006c54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c56:	4b3b      	ldr	r3, [pc, #236]	@ (8006d44 <prvAddNewTaskToReadyList+0x104>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d109      	bne.n	8006c72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c5e:	4a39      	ldr	r2, [pc, #228]	@ (8006d44 <prvAddNewTaskToReadyList+0x104>)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c64:	4b36      	ldr	r3, [pc, #216]	@ (8006d40 <prvAddNewTaskToReadyList+0x100>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d110      	bne.n	8006c8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c6c:	f000 fc98 	bl	80075a0 <prvInitialiseTaskLists>
 8006c70:	e00d      	b.n	8006c8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c72:	4b35      	ldr	r3, [pc, #212]	@ (8006d48 <prvAddNewTaskToReadyList+0x108>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d109      	bne.n	8006c8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c7a:	4b32      	ldr	r3, [pc, #200]	@ (8006d44 <prvAddNewTaskToReadyList+0x104>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d802      	bhi.n	8006c8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c88:	4a2e      	ldr	r2, [pc, #184]	@ (8006d44 <prvAddNewTaskToReadyList+0x104>)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8006d4c <prvAddNewTaskToReadyList+0x10c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	3301      	adds	r3, #1
 8006c94:	4a2d      	ldr	r2, [pc, #180]	@ (8006d4c <prvAddNewTaskToReadyList+0x10c>)
 8006c96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c98:	4b2c      	ldr	r3, [pc, #176]	@ (8006d4c <prvAddNewTaskToReadyList+0x10c>)
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d016      	beq.n	8006cd4 <prvAddNewTaskToReadyList+0x94>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f003 fd15 	bl	800a6d8 <SEGGER_SYSVIEW_OnTaskCreate>
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbe:	461d      	mov	r5, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	461c      	mov	r4, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cca:	1ae3      	subs	r3, r4, r3
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	462b      	mov	r3, r5
 8006cd0:	f001 ffc0 	bl	8008c54 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f003 fd82 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8006d50 <prvAddNewTaskToReadyList+0x110>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d903      	bls.n	8006cf0 <prvAddNewTaskToReadyList+0xb0>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cec:	4a18      	ldr	r2, [pc, #96]	@ (8006d50 <prvAddNewTaskToReadyList+0x110>)
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4a15      	ldr	r2, [pc, #84]	@ (8006d54 <prvAddNewTaskToReadyList+0x114>)
 8006cfe:	441a      	add	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3304      	adds	r3, #4
 8006d04:	4619      	mov	r1, r3
 8006d06:	4610      	mov	r0, r2
 8006d08:	f7fe fda9 	bl	800585e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d0c:	f001 fbfe 	bl	800850c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d10:	4b0d      	ldr	r3, [pc, #52]	@ (8006d48 <prvAddNewTaskToReadyList+0x108>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00e      	beq.n	8006d36 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d18:	4b0a      	ldr	r3, [pc, #40]	@ (8006d44 <prvAddNewTaskToReadyList+0x104>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d207      	bcs.n	8006d36 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d26:	4b0c      	ldr	r3, [pc, #48]	@ (8006d58 <prvAddNewTaskToReadyList+0x118>)
 8006d28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	f3bf 8f4f 	dsb	sy
 8006d32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d36:	bf00      	nop
 8006d38:	3708      	adds	r7, #8
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	200012dc 	.word	0x200012dc
 8006d44:	20000e08 	.word	0x20000e08
 8006d48:	200012e8 	.word	0x200012e8
 8006d4c:	200012f8 	.word	0x200012f8
 8006d50:	200012e4 	.word	0x200012e4
 8006d54:	20000e0c 	.word	0x20000e0c
 8006d58:	e000ed04 	.word	0xe000ed04

08006d5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d64:	2300      	movs	r3, #0
 8006d66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d01c      	beq.n	8006da8 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d6e:	4b16      	ldr	r3, [pc, #88]	@ (8006dc8 <vTaskDelay+0x6c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00b      	beq.n	8006d8e <vTaskDelay+0x32>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	60bb      	str	r3, [r7, #8]
}
 8006d88:	bf00      	nop
 8006d8a:	bf00      	nop
 8006d8c:	e7fd      	b.n	8006d8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d8e:	f000 f8a3 	bl	8006ed8 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8006d92:	6879      	ldr	r1, [r7, #4]
 8006d94:	2023      	movs	r0, #35	@ 0x23
 8006d96:	f003 f81b 	bl	8009dd0 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 fea3 	bl	8007ae8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006da2:	f000 f8a7 	bl	8006ef4 <xTaskResumeAll>
 8006da6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d107      	bne.n	8006dbe <vTaskDelay+0x62>
		{
			portYIELD_WITHIN_API();
 8006dae:	4b07      	ldr	r3, [pc, #28]	@ (8006dcc <vTaskDelay+0x70>)
 8006db0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006db4:	601a      	str	r2, [r3, #0]
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006dbe:	bf00      	nop
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	20001304 	.word	0x20001304
 8006dcc:	e000ed04 	.word	0xe000ed04

08006dd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08a      	sub	sp, #40	@ 0x28
 8006dd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006dde:	463a      	mov	r2, r7
 8006de0:	1d39      	adds	r1, r7, #4
 8006de2:	f107 0308 	add.w	r3, r7, #8
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7fe fcd8 	bl	800579c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006dec:	6839      	ldr	r1, [r7, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	9202      	str	r2, [sp, #8]
 8006df4:	9301      	str	r3, [sp, #4]
 8006df6:	2300      	movs	r3, #0
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	460a      	mov	r2, r1
 8006dfe:	492e      	ldr	r1, [pc, #184]	@ (8006eb8 <vTaskStartScheduler+0xe8>)
 8006e00:	482e      	ldr	r0, [pc, #184]	@ (8006ebc <vTaskStartScheduler+0xec>)
 8006e02:	f7ff fdcf 	bl	80069a4 <xTaskCreateStatic>
 8006e06:	4603      	mov	r3, r0
 8006e08:	4a2d      	ldr	r2, [pc, #180]	@ (8006ec0 <vTaskStartScheduler+0xf0>)
 8006e0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e0c:	4b2c      	ldr	r3, [pc, #176]	@ (8006ec0 <vTaskStartScheduler+0xf0>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d002      	beq.n	8006e1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e14:	2301      	movs	r3, #1
 8006e16:	617b      	str	r3, [r7, #20]
 8006e18:	e001      	b.n	8006e1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d102      	bne.n	8006e2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e24:	f000 feb4 	bl	8007b90 <xTimerCreateTimerTask>
 8006e28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d12e      	bne.n	8006e8e <vTaskStartScheduler+0xbe>
	__asm volatile
 8006e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e34:	f383 8811 	msr	BASEPRI, r3
 8006e38:	f3bf 8f6f 	isb	sy
 8006e3c:	f3bf 8f4f 	dsb	sy
 8006e40:	613b      	str	r3, [r7, #16]
}
 8006e42:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e44:	4b1f      	ldr	r3, [pc, #124]	@ (8006ec4 <vTaskStartScheduler+0xf4>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	3354      	adds	r3, #84	@ 0x54
 8006e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ec8 <vTaskStartScheduler+0xf8>)
 8006e4c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e4e:	4b1f      	ldr	r3, [pc, #124]	@ (8006ecc <vTaskStartScheduler+0xfc>)
 8006e50:	f04f 32ff 	mov.w	r2, #4294967295
 8006e54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e56:	4b1e      	ldr	r3, [pc, #120]	@ (8006ed0 <vTaskStartScheduler+0x100>)
 8006e58:	2201      	movs	r2, #1
 8006e5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ed4 <vTaskStartScheduler+0x104>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8006e62:	4b18      	ldr	r3, [pc, #96]	@ (8006ec4 <vTaskStartScheduler+0xf4>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3334      	adds	r3, #52	@ 0x34
 8006e68:	2205      	movs	r2, #5
 8006e6a:	4913      	ldr	r1, [pc, #76]	@ (8006eb8 <vTaskStartScheduler+0xe8>)
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f004 f8a4 	bl	800afba <memcmp>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d005      	beq.n	8006e84 <vTaskStartScheduler+0xb4>
 8006e78:	4b12      	ldr	r3, [pc, #72]	@ (8006ec4 <vTaskStartScheduler+0xf4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f003 fc6d 	bl	800a75c <SEGGER_SYSVIEW_OnTaskStartExec>
 8006e82:	e001      	b.n	8006e88 <vTaskStartScheduler+0xb8>
 8006e84:	f003 fc0c 	bl	800a6a0 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e88:	f001 fa6a 	bl	8008360 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e8c:	e00f      	b.n	8006eae <vTaskStartScheduler+0xde>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e94:	d10b      	bne.n	8006eae <vTaskStartScheduler+0xde>
	__asm volatile
 8006e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	60fb      	str	r3, [r7, #12]
}
 8006ea8:	bf00      	nop
 8006eaa:	bf00      	nop
 8006eac:	e7fd      	b.n	8006eaa <vTaskStartScheduler+0xda>
}
 8006eae:	bf00      	nop
 8006eb0:	3718      	adds	r7, #24
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	0800c03c 	.word	0x0800c03c
 8006ebc:	08007571 	.word	0x08007571
 8006ec0:	20001300 	.word	0x20001300
 8006ec4:	20000e08 	.word	0x20000e08
 8006ec8:	20000028 	.word	0x20000028
 8006ecc:	200012fc 	.word	0x200012fc
 8006ed0:	200012e8 	.word	0x200012e8
 8006ed4:	200012e0 	.word	0x200012e0

08006ed8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ed8:	b480      	push	{r7}
 8006eda:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006edc:	4b04      	ldr	r3, [pc, #16]	@ (8006ef0 <vTaskSuspendAll+0x18>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	4a03      	ldr	r2, [pc, #12]	@ (8006ef0 <vTaskSuspendAll+0x18>)
 8006ee4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006ee6:	bf00      	nop
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr
 8006ef0:	20001304 	.word	0x20001304

08006ef4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006efa:	2300      	movs	r3, #0
 8006efc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006efe:	2300      	movs	r3, #0
 8006f00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f02:	4b44      	ldr	r3, [pc, #272]	@ (8007014 <xTaskResumeAll+0x120>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10b      	bne.n	8006f22 <xTaskResumeAll+0x2e>
	__asm volatile
 8006f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0e:	f383 8811 	msr	BASEPRI, r3
 8006f12:	f3bf 8f6f 	isb	sy
 8006f16:	f3bf 8f4f 	dsb	sy
 8006f1a:	603b      	str	r3, [r7, #0]
}
 8006f1c:	bf00      	nop
 8006f1e:	bf00      	nop
 8006f20:	e7fd      	b.n	8006f1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f22:	f001 fac1 	bl	80084a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f26:	4b3b      	ldr	r3, [pc, #236]	@ (8007014 <xTaskResumeAll+0x120>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	4a39      	ldr	r2, [pc, #228]	@ (8007014 <xTaskResumeAll+0x120>)
 8006f2e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f30:	4b38      	ldr	r3, [pc, #224]	@ (8007014 <xTaskResumeAll+0x120>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d166      	bne.n	8007006 <xTaskResumeAll+0x112>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f38:	4b37      	ldr	r3, [pc, #220]	@ (8007018 <xTaskResumeAll+0x124>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d062      	beq.n	8007006 <xTaskResumeAll+0x112>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f40:	e033      	b.n	8006faa <xTaskResumeAll+0xb6>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f42:	4b36      	ldr	r3, [pc, #216]	@ (800701c <xTaskResumeAll+0x128>)
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	3318      	adds	r3, #24
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fe fce2 	bl	8005918 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	3304      	adds	r3, #4
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7fe fcdd 	bl	8005918 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4618      	mov	r0, r3
 8006f62:	f003 fc3d 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8007020 <xTaskResumeAll+0x12c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d903      	bls.n	8006f7a <xTaskResumeAll+0x86>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f76:	4a2a      	ldr	r2, [pc, #168]	@ (8007020 <xTaskResumeAll+0x12c>)
 8006f78:	6013      	str	r3, [r2, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f7e:	4613      	mov	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	4a27      	ldr	r2, [pc, #156]	@ (8007024 <xTaskResumeAll+0x130>)
 8006f88:	441a      	add	r2, r3
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	3304      	adds	r3, #4
 8006f8e:	4619      	mov	r1, r3
 8006f90:	4610      	mov	r0, r2
 8006f92:	f7fe fc64 	bl	800585e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f9a:	4b23      	ldr	r3, [pc, #140]	@ (8007028 <xTaskResumeAll+0x134>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d302      	bcc.n	8006faa <xTaskResumeAll+0xb6>
					{
						xYieldPending = pdTRUE;
 8006fa4:	4b21      	ldr	r3, [pc, #132]	@ (800702c <xTaskResumeAll+0x138>)
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006faa:	4b1c      	ldr	r3, [pc, #112]	@ (800701c <xTaskResumeAll+0x128>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1c7      	bne.n	8006f42 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d001      	beq.n	8006fbc <xTaskResumeAll+0xc8>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006fb8:	f000 fbce 	bl	8007758 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8007030 <xTaskResumeAll+0x13c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d010      	beq.n	8006fea <xTaskResumeAll+0xf6>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006fc8:	f000 f858 	bl	800707c <xTaskIncrementTick>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <xTaskResumeAll+0xe4>
							{
								xYieldPending = pdTRUE;
 8006fd2:	4b16      	ldr	r3, [pc, #88]	@ (800702c <xTaskResumeAll+0x138>)
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1f1      	bne.n	8006fc8 <xTaskResumeAll+0xd4>

						xPendedTicks = 0;
 8006fe4:	4b12      	ldr	r3, [pc, #72]	@ (8007030 <xTaskResumeAll+0x13c>)
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006fea:	4b10      	ldr	r3, [pc, #64]	@ (800702c <xTaskResumeAll+0x138>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d009      	beq.n	8007006 <xTaskResumeAll+0x112>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8007034 <xTaskResumeAll+0x140>)
 8006ff8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ffc:	601a      	str	r2, [r3, #0]
 8006ffe:	f3bf 8f4f 	dsb	sy
 8007002:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007006:	f001 fa81 	bl	800850c <vPortExitCritical>

	return xAlreadyYielded;
 800700a:	68bb      	ldr	r3, [r7, #8]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	20001304 	.word	0x20001304
 8007018:	200012dc 	.word	0x200012dc
 800701c:	2000129c 	.word	0x2000129c
 8007020:	200012e4 	.word	0x200012e4
 8007024:	20000e0c 	.word	0x20000e0c
 8007028:	20000e08 	.word	0x20000e08
 800702c:	200012f0 	.word	0x200012f0
 8007030:	200012ec 	.word	0x200012ec
 8007034:	e000ed04 	.word	0xe000ed04

08007038 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800703e:	4b05      	ldr	r3, [pc, #20]	@ (8007054 <xTaskGetTickCount+0x1c>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007044:	687b      	ldr	r3, [r7, #4]
}
 8007046:	4618      	mov	r0, r3
 8007048:	370c      	adds	r7, #12
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	200012e0 	.word	0x200012e0

08007058 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800705e:	f001 fb03 	bl	8008668 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007062:	2300      	movs	r3, #0
 8007064:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007066:	4b04      	ldr	r3, [pc, #16]	@ (8007078 <xTaskGetTickCountFromISR+0x20>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800706c:	683b      	ldr	r3, [r7, #0]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3708      	adds	r7, #8
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	200012e0 	.word	0x200012e0

0800707c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b086      	sub	sp, #24
 8007080:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007082:	2300      	movs	r3, #0
 8007084:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007086:	4b51      	ldr	r3, [pc, #324]	@ (80071cc <xTaskIncrementTick+0x150>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	f040 8094 	bne.w	80071b8 <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007090:	4b4f      	ldr	r3, [pc, #316]	@ (80071d0 <xTaskIncrementTick+0x154>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	3301      	adds	r3, #1
 8007096:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007098:	4a4d      	ldr	r2, [pc, #308]	@ (80071d0 <xTaskIncrementTick+0x154>)
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d121      	bne.n	80070e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80070a4:	4b4b      	ldr	r3, [pc, #300]	@ (80071d4 <xTaskIncrementTick+0x158>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00b      	beq.n	80070c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80070ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b2:	f383 8811 	msr	BASEPRI, r3
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	f3bf 8f4f 	dsb	sy
 80070be:	603b      	str	r3, [r7, #0]
}
 80070c0:	bf00      	nop
 80070c2:	bf00      	nop
 80070c4:	e7fd      	b.n	80070c2 <xTaskIncrementTick+0x46>
 80070c6:	4b43      	ldr	r3, [pc, #268]	@ (80071d4 <xTaskIncrementTick+0x158>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	4b42      	ldr	r3, [pc, #264]	@ (80071d8 <xTaskIncrementTick+0x15c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a40      	ldr	r2, [pc, #256]	@ (80071d4 <xTaskIncrementTick+0x158>)
 80070d2:	6013      	str	r3, [r2, #0]
 80070d4:	4a40      	ldr	r2, [pc, #256]	@ (80071d8 <xTaskIncrementTick+0x15c>)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	4b40      	ldr	r3, [pc, #256]	@ (80071dc <xTaskIncrementTick+0x160>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	3301      	adds	r3, #1
 80070e0:	4a3e      	ldr	r2, [pc, #248]	@ (80071dc <xTaskIncrementTick+0x160>)
 80070e2:	6013      	str	r3, [r2, #0]
 80070e4:	f000 fb38 	bl	8007758 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80070e8:	4b3d      	ldr	r3, [pc, #244]	@ (80071e0 <xTaskIncrementTick+0x164>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d34d      	bcc.n	800718e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070f2:	4b38      	ldr	r3, [pc, #224]	@ (80071d4 <xTaskIncrementTick+0x158>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d104      	bne.n	8007106 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070fc:	4b38      	ldr	r3, [pc, #224]	@ (80071e0 <xTaskIncrementTick+0x164>)
 80070fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007102:	601a      	str	r2, [r3, #0]
					break;
 8007104:	e043      	b.n	800718e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007106:	4b33      	ldr	r3, [pc, #204]	@ (80071d4 <xTaskIncrementTick+0x158>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	429a      	cmp	r2, r3
 800711c:	d203      	bcs.n	8007126 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800711e:	4a30      	ldr	r2, [pc, #192]	@ (80071e0 <xTaskIncrementTick+0x164>)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007124:	e033      	b.n	800718e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	3304      	adds	r3, #4
 800712a:	4618      	mov	r0, r3
 800712c:	f7fe fbf4 	bl	8005918 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	3318      	adds	r3, #24
 800713c:	4618      	mov	r0, r3
 800713e:	f7fe fbeb 	bl	8005918 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	4618      	mov	r0, r3
 8007146:	f003 fb4b 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800714e:	4b25      	ldr	r3, [pc, #148]	@ (80071e4 <xTaskIncrementTick+0x168>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	429a      	cmp	r2, r3
 8007154:	d903      	bls.n	800715e <xTaskIncrementTick+0xe2>
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715a:	4a22      	ldr	r2, [pc, #136]	@ (80071e4 <xTaskIncrementTick+0x168>)
 800715c:	6013      	str	r3, [r2, #0]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007162:	4613      	mov	r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4a1f      	ldr	r2, [pc, #124]	@ (80071e8 <xTaskIncrementTick+0x16c>)
 800716c:	441a      	add	r2, r3
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	3304      	adds	r3, #4
 8007172:	4619      	mov	r1, r3
 8007174:	4610      	mov	r0, r2
 8007176:	f7fe fb72 	bl	800585e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800717e:	4b1b      	ldr	r3, [pc, #108]	@ (80071ec <xTaskIncrementTick+0x170>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007184:	429a      	cmp	r2, r3
 8007186:	d3b4      	bcc.n	80070f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007188:	2301      	movs	r3, #1
 800718a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800718c:	e7b1      	b.n	80070f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800718e:	4b17      	ldr	r3, [pc, #92]	@ (80071ec <xTaskIncrementTick+0x170>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007194:	4914      	ldr	r1, [pc, #80]	@ (80071e8 <xTaskIncrementTick+0x16c>)
 8007196:	4613      	mov	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4413      	add	r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	440b      	add	r3, r1
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d901      	bls.n	80071aa <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80071a6:	2301      	movs	r3, #1
 80071a8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80071aa:	4b11      	ldr	r3, [pc, #68]	@ (80071f0 <xTaskIncrementTick+0x174>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d007      	beq.n	80071c2 <xTaskIncrementTick+0x146>
			{
				xSwitchRequired = pdTRUE;
 80071b2:	2301      	movs	r3, #1
 80071b4:	617b      	str	r3, [r7, #20]
 80071b6:	e004      	b.n	80071c2 <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80071b8:	4b0e      	ldr	r3, [pc, #56]	@ (80071f4 <xTaskIncrementTick+0x178>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3301      	adds	r3, #1
 80071be:	4a0d      	ldr	r2, [pc, #52]	@ (80071f4 <xTaskIncrementTick+0x178>)
 80071c0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80071c2:	697b      	ldr	r3, [r7, #20]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3718      	adds	r7, #24
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	20001304 	.word	0x20001304
 80071d0:	200012e0 	.word	0x200012e0
 80071d4:	20001294 	.word	0x20001294
 80071d8:	20001298 	.word	0x20001298
 80071dc:	200012f4 	.word	0x200012f4
 80071e0:	200012fc 	.word	0x200012fc
 80071e4:	200012e4 	.word	0x200012e4
 80071e8:	20000e0c 	.word	0x20000e0c
 80071ec:	20000e08 	.word	0x20000e08
 80071f0:	200012f0 	.word	0x200012f0
 80071f4:	200012ec 	.word	0x200012ec

080071f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80071fe:	4b33      	ldr	r3, [pc, #204]	@ (80072cc <vTaskSwitchContext+0xd4>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d003      	beq.n	800720e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007206:	4b32      	ldr	r3, [pc, #200]	@ (80072d0 <vTaskSwitchContext+0xd8>)
 8007208:	2201      	movs	r2, #1
 800720a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800720c:	e05a      	b.n	80072c4 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 800720e:	4b30      	ldr	r3, [pc, #192]	@ (80072d0 <vTaskSwitchContext+0xd8>)
 8007210:	2200      	movs	r2, #0
 8007212:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007214:	4b2f      	ldr	r3, [pc, #188]	@ (80072d4 <vTaskSwitchContext+0xdc>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	60fb      	str	r3, [r7, #12]
 800721a:	e011      	b.n	8007240 <vTaskSwitchContext+0x48>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10b      	bne.n	800723a <vTaskSwitchContext+0x42>
	__asm volatile
 8007222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007226:	f383 8811 	msr	BASEPRI, r3
 800722a:	f3bf 8f6f 	isb	sy
 800722e:	f3bf 8f4f 	dsb	sy
 8007232:	607b      	str	r3, [r7, #4]
}
 8007234:	bf00      	nop
 8007236:	bf00      	nop
 8007238:	e7fd      	b.n	8007236 <vTaskSwitchContext+0x3e>
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	3b01      	subs	r3, #1
 800723e:	60fb      	str	r3, [r7, #12]
 8007240:	4925      	ldr	r1, [pc, #148]	@ (80072d8 <vTaskSwitchContext+0xe0>)
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	4613      	mov	r3, r2
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	4413      	add	r3, r2
 800724a:	009b      	lsls	r3, r3, #2
 800724c:	440b      	add	r3, r1
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0e3      	beq.n	800721c <vTaskSwitchContext+0x24>
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	4613      	mov	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	4413      	add	r3, r2
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	4a1e      	ldr	r2, [pc, #120]	@ (80072d8 <vTaskSwitchContext+0xe0>)
 8007260:	4413      	add	r3, r2
 8007262:	60bb      	str	r3, [r7, #8]
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	685a      	ldr	r2, [r3, #4]
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	605a      	str	r2, [r3, #4]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	3308      	adds	r3, #8
 8007276:	429a      	cmp	r2, r3
 8007278:	d104      	bne.n	8007284 <vTaskSwitchContext+0x8c>
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	605a      	str	r2, [r3, #4]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	4a14      	ldr	r2, [pc, #80]	@ (80072dc <vTaskSwitchContext+0xe4>)
 800728c:	6013      	str	r3, [r2, #0]
 800728e:	4a11      	ldr	r2, [pc, #68]	@ (80072d4 <vTaskSwitchContext+0xdc>)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8007294:	4b11      	ldr	r3, [pc, #68]	@ (80072dc <vTaskSwitchContext+0xe4>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3334      	adds	r3, #52	@ 0x34
 800729a:	2205      	movs	r2, #5
 800729c:	4910      	ldr	r1, [pc, #64]	@ (80072e0 <vTaskSwitchContext+0xe8>)
 800729e:	4618      	mov	r0, r3
 80072a0:	f003 fe8b 	bl	800afba <memcmp>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d005      	beq.n	80072b6 <vTaskSwitchContext+0xbe>
 80072aa:	4b0c      	ldr	r3, [pc, #48]	@ (80072dc <vTaskSwitchContext+0xe4>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f003 fa54 	bl	800a75c <SEGGER_SYSVIEW_OnTaskStartExec>
 80072b4:	e001      	b.n	80072ba <vTaskSwitchContext+0xc2>
 80072b6:	f003 f9f3 	bl	800a6a0 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80072ba:	4b08      	ldr	r3, [pc, #32]	@ (80072dc <vTaskSwitchContext+0xe4>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	3354      	adds	r3, #84	@ 0x54
 80072c0:	4a08      	ldr	r2, [pc, #32]	@ (80072e4 <vTaskSwitchContext+0xec>)
 80072c2:	6013      	str	r3, [r2, #0]
}
 80072c4:	bf00      	nop
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	20001304 	.word	0x20001304
 80072d0:	200012f0 	.word	0x200012f0
 80072d4:	200012e4 	.word	0x200012e4
 80072d8:	20000e0c 	.word	0x20000e0c
 80072dc:	20000e08 	.word	0x20000e08
 80072e0:	0800c03c 	.word	0x0800c03c
 80072e4:	20000028 	.word	0x20000028

080072e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d10b      	bne.n	8007310 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80072f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fc:	f383 8811 	msr	BASEPRI, r3
 8007300:	f3bf 8f6f 	isb	sy
 8007304:	f3bf 8f4f 	dsb	sy
 8007308:	60fb      	str	r3, [r7, #12]
}
 800730a:	bf00      	nop
 800730c:	bf00      	nop
 800730e:	e7fd      	b.n	800730c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007310:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <vTaskPlaceOnEventList+0x48>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3318      	adds	r3, #24
 8007316:	4619      	mov	r1, r3
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f7fe fac4 	bl	80058a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800731e:	2101      	movs	r1, #1
 8007320:	6838      	ldr	r0, [r7, #0]
 8007322:	f000 fbe1 	bl	8007ae8 <prvAddCurrentTaskToDelayedList>
}
 8007326:	bf00      	nop
 8007328:	3710      	adds	r7, #16
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	20000e08 	.word	0x20000e08

08007334 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10b      	bne.n	800735e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734a:	f383 8811 	msr	BASEPRI, r3
 800734e:	f3bf 8f6f 	isb	sy
 8007352:	f3bf 8f4f 	dsb	sy
 8007356:	617b      	str	r3, [r7, #20]
}
 8007358:	bf00      	nop
 800735a:	bf00      	nop
 800735c:	e7fd      	b.n	800735a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800735e:	4b0c      	ldr	r3, [pc, #48]	@ (8007390 <vTaskPlaceOnEventListRestricted+0x5c>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	3318      	adds	r3, #24
 8007364:	4619      	mov	r1, r3
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f7fe fa79 	bl	800585e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d002      	beq.n	8007378 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007372:	f04f 33ff 	mov.w	r3, #4294967295
 8007376:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8007378:	2024      	movs	r0, #36	@ 0x24
 800737a:	f002 fd0b 	bl	8009d94 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	68b8      	ldr	r0, [r7, #8]
 8007382:	f000 fbb1 	bl	8007ae8 <prvAddCurrentTaskToDelayedList>
	}
 8007386:	bf00      	nop
 8007388:	3718      	adds	r7, #24
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	20000e08 	.word	0x20000e08

08007394 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10b      	bne.n	80073c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	60fb      	str	r3, [r7, #12]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	3318      	adds	r3, #24
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7fe faa6 	bl	8005918 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073cc:	4b1f      	ldr	r3, [pc, #124]	@ (800744c <xTaskRemoveFromEventList+0xb8>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d121      	bne.n	8007418 <xTaskRemoveFromEventList+0x84>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	3304      	adds	r3, #4
 80073d8:	4618      	mov	r0, r3
 80073da:	f7fe fa9d 	bl	8005918 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	4618      	mov	r0, r3
 80073e2:	f003 f9fd 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ea:	4b19      	ldr	r3, [pc, #100]	@ (8007450 <xTaskRemoveFromEventList+0xbc>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d903      	bls.n	80073fa <xTaskRemoveFromEventList+0x66>
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f6:	4a16      	ldr	r2, [pc, #88]	@ (8007450 <xTaskRemoveFromEventList+0xbc>)
 80073f8:	6013      	str	r3, [r2, #0]
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073fe:	4613      	mov	r3, r2
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	4413      	add	r3, r2
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4a13      	ldr	r2, [pc, #76]	@ (8007454 <xTaskRemoveFromEventList+0xc0>)
 8007408:	441a      	add	r2, r3
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	3304      	adds	r3, #4
 800740e:	4619      	mov	r1, r3
 8007410:	4610      	mov	r0, r2
 8007412:	f7fe fa24 	bl	800585e <vListInsertEnd>
 8007416:	e005      	b.n	8007424 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	3318      	adds	r3, #24
 800741c:	4619      	mov	r1, r3
 800741e:	480e      	ldr	r0, [pc, #56]	@ (8007458 <xTaskRemoveFromEventList+0xc4>)
 8007420:	f7fe fa1d 	bl	800585e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007428:	4b0c      	ldr	r3, [pc, #48]	@ (800745c <xTaskRemoveFromEventList+0xc8>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742e:	429a      	cmp	r2, r3
 8007430:	d905      	bls.n	800743e <xTaskRemoveFromEventList+0xaa>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007432:	2301      	movs	r3, #1
 8007434:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007436:	4b0a      	ldr	r3, [pc, #40]	@ (8007460 <xTaskRemoveFromEventList+0xcc>)
 8007438:	2201      	movs	r2, #1
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	e001      	b.n	8007442 <xTaskRemoveFromEventList+0xae>
	}
	else
	{
		xReturn = pdFALSE;
 800743e:	2300      	movs	r3, #0
 8007440:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007442:	697b      	ldr	r3, [r7, #20]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20001304 	.word	0x20001304
 8007450:	200012e4 	.word	0x200012e4
 8007454:	20000e0c 	.word	0x20000e0c
 8007458:	2000129c 	.word	0x2000129c
 800745c:	20000e08 	.word	0x20000e08
 8007460:	200012f0 	.word	0x200012f0

08007464 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800746c:	4b06      	ldr	r3, [pc, #24]	@ (8007488 <vTaskInternalSetTimeOutState+0x24>)
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007474:	4b05      	ldr	r3, [pc, #20]	@ (800748c <vTaskInternalSetTimeOutState+0x28>)
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	605a      	str	r2, [r3, #4]
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr
 8007488:	200012f4 	.word	0x200012f4
 800748c:	200012e0 	.word	0x200012e0

08007490 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b088      	sub	sp, #32
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d10b      	bne.n	80074b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80074a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a4:	f383 8811 	msr	BASEPRI, r3
 80074a8:	f3bf 8f6f 	isb	sy
 80074ac:	f3bf 8f4f 	dsb	sy
 80074b0:	613b      	str	r3, [r7, #16]
}
 80074b2:	bf00      	nop
 80074b4:	bf00      	nop
 80074b6:	e7fd      	b.n	80074b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d10b      	bne.n	80074d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80074be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c2:	f383 8811 	msr	BASEPRI, r3
 80074c6:	f3bf 8f6f 	isb	sy
 80074ca:	f3bf 8f4f 	dsb	sy
 80074ce:	60fb      	str	r3, [r7, #12]
}
 80074d0:	bf00      	nop
 80074d2:	bf00      	nop
 80074d4:	e7fd      	b.n	80074d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80074d6:	f000 ffe7 	bl	80084a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80074da:	4b1d      	ldr	r3, [pc, #116]	@ (8007550 <xTaskCheckForTimeOut+0xc0>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	69ba      	ldr	r2, [r7, #24]
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f2:	d102      	bne.n	80074fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61fb      	str	r3, [r7, #28]
 80074f8:	e023      	b.n	8007542 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	4b15      	ldr	r3, [pc, #84]	@ (8007554 <xTaskCheckForTimeOut+0xc4>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	429a      	cmp	r2, r3
 8007504:	d007      	beq.n	8007516 <xTaskCheckForTimeOut+0x86>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	69ba      	ldr	r2, [r7, #24]
 800750c:	429a      	cmp	r2, r3
 800750e:	d302      	bcc.n	8007516 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007510:	2301      	movs	r3, #1
 8007512:	61fb      	str	r3, [r7, #28]
 8007514:	e015      	b.n	8007542 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	429a      	cmp	r2, r3
 800751e:	d20b      	bcs.n	8007538 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	1ad2      	subs	r2, r2, r3
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f7ff ff99 	bl	8007464 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007532:	2300      	movs	r3, #0
 8007534:	61fb      	str	r3, [r7, #28]
 8007536:	e004      	b.n	8007542 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	2200      	movs	r2, #0
 800753c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800753e:	2301      	movs	r3, #1
 8007540:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007542:	f000 ffe3 	bl	800850c <vPortExitCritical>

	return xReturn;
 8007546:	69fb      	ldr	r3, [r7, #28]
}
 8007548:	4618      	mov	r0, r3
 800754a:	3720      	adds	r7, #32
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}
 8007550:	200012e0 	.word	0x200012e0
 8007554:	200012f4 	.word	0x200012f4

08007558 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007558:	b480      	push	{r7}
 800755a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800755c:	4b03      	ldr	r3, [pc, #12]	@ (800756c <vTaskMissedYield+0x14>)
 800755e:	2201      	movs	r2, #1
 8007560:	601a      	str	r2, [r3, #0]
}
 8007562:	bf00      	nop
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	200012f0 	.word	0x200012f0

08007570 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007578:	f000 f852 	bl	8007620 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800757c:	4b06      	ldr	r3, [pc, #24]	@ (8007598 <prvIdleTask+0x28>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d9f9      	bls.n	8007578 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007584:	4b05      	ldr	r3, [pc, #20]	@ (800759c <prvIdleTask+0x2c>)
 8007586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	f3bf 8f4f 	dsb	sy
 8007590:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007594:	e7f0      	b.n	8007578 <prvIdleTask+0x8>
 8007596:	bf00      	nop
 8007598:	20000e0c 	.word	0x20000e0c
 800759c:	e000ed04 	.word	0xe000ed04

080075a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075a6:	2300      	movs	r3, #0
 80075a8:	607b      	str	r3, [r7, #4]
 80075aa:	e00c      	b.n	80075c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	4613      	mov	r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	4413      	add	r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	4a12      	ldr	r2, [pc, #72]	@ (8007600 <prvInitialiseTaskLists+0x60>)
 80075b8:	4413      	add	r3, r2
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fe f922 	bl	8005804 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	3301      	adds	r3, #1
 80075c4:	607b      	str	r3, [r7, #4]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b37      	cmp	r3, #55	@ 0x37
 80075ca:	d9ef      	bls.n	80075ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075cc:	480d      	ldr	r0, [pc, #52]	@ (8007604 <prvInitialiseTaskLists+0x64>)
 80075ce:	f7fe f919 	bl	8005804 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075d2:	480d      	ldr	r0, [pc, #52]	@ (8007608 <prvInitialiseTaskLists+0x68>)
 80075d4:	f7fe f916 	bl	8005804 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80075d8:	480c      	ldr	r0, [pc, #48]	@ (800760c <prvInitialiseTaskLists+0x6c>)
 80075da:	f7fe f913 	bl	8005804 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80075de:	480c      	ldr	r0, [pc, #48]	@ (8007610 <prvInitialiseTaskLists+0x70>)
 80075e0:	f7fe f910 	bl	8005804 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80075e4:	480b      	ldr	r0, [pc, #44]	@ (8007614 <prvInitialiseTaskLists+0x74>)
 80075e6:	f7fe f90d 	bl	8005804 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80075ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007618 <prvInitialiseTaskLists+0x78>)
 80075ec:	4a05      	ldr	r2, [pc, #20]	@ (8007604 <prvInitialiseTaskLists+0x64>)
 80075ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075f0:	4b0a      	ldr	r3, [pc, #40]	@ (800761c <prvInitialiseTaskLists+0x7c>)
 80075f2:	4a05      	ldr	r2, [pc, #20]	@ (8007608 <prvInitialiseTaskLists+0x68>)
 80075f4:	601a      	str	r2, [r3, #0]
}
 80075f6:	bf00      	nop
 80075f8:	3708      	adds	r7, #8
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	20000e0c 	.word	0x20000e0c
 8007604:	2000126c 	.word	0x2000126c
 8007608:	20001280 	.word	0x20001280
 800760c:	2000129c 	.word	0x2000129c
 8007610:	200012b0 	.word	0x200012b0
 8007614:	200012c8 	.word	0x200012c8
 8007618:	20001294 	.word	0x20001294
 800761c:	20001298 	.word	0x20001298

08007620 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007626:	e019      	b.n	800765c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007628:	f000 ff3e 	bl	80084a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800762c:	4b10      	ldr	r3, [pc, #64]	@ (8007670 <prvCheckTasksWaitingTermination+0x50>)
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	3304      	adds	r3, #4
 8007638:	4618      	mov	r0, r3
 800763a:	f7fe f96d 	bl	8005918 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800763e:	4b0d      	ldr	r3, [pc, #52]	@ (8007674 <prvCheckTasksWaitingTermination+0x54>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	3b01      	subs	r3, #1
 8007644:	4a0b      	ldr	r2, [pc, #44]	@ (8007674 <prvCheckTasksWaitingTermination+0x54>)
 8007646:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007648:	4b0b      	ldr	r3, [pc, #44]	@ (8007678 <prvCheckTasksWaitingTermination+0x58>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	3b01      	subs	r3, #1
 800764e:	4a0a      	ldr	r2, [pc, #40]	@ (8007678 <prvCheckTasksWaitingTermination+0x58>)
 8007650:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007652:	f000 ff5b 	bl	800850c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 f848 	bl	80076ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800765c:	4b06      	ldr	r3, [pc, #24]	@ (8007678 <prvCheckTasksWaitingTermination+0x58>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1e1      	bne.n	8007628 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007664:	bf00      	nop
 8007666:	bf00      	nop
 8007668:	3708      	adds	r7, #8
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	200012b0 	.word	0x200012b0
 8007674:	200012dc 	.word	0x200012dc
 8007678:	200012c4 	.word	0x200012c4

0800767c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8007684:	2300      	movs	r3, #0
 8007686:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8007688:	e005      	b.n	8007696 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	3301      	adds	r3, #1
 800768e:	607b      	str	r3, [r7, #4]
			ulCount++;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	3301      	adds	r3, #1
 8007694:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	2ba5      	cmp	r3, #165	@ 0xa5
 800769c:	d0f5      	beq.n	800768a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	089b      	lsrs	r3, r3, #2
 80076a2:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	b29b      	uxth	r3, r3
	}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d102      	bne.n	80076c8 <uxTaskGetStackHighWaterMark+0x14>
 80076c2:	4b09      	ldr	r3, [pc, #36]	@ (80076e8 <uxTaskGetStackHighWaterMark+0x34>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	e000      	b.n	80076ca <uxTaskGetStackHighWaterMark+0x16>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d0:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 80076d2:	6938      	ldr	r0, [r7, #16]
 80076d4:	f7ff ffd2 	bl	800767c <prvTaskCheckFreeStackSpace>
 80076d8:	4603      	mov	r3, r0
 80076da:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 80076dc:	68fb      	ldr	r3, [r7, #12]
	}
 80076de:	4618      	mov	r0, r3
 80076e0:	3718      	adds	r7, #24
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20000e08 	.word	0x20000e08

080076ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	3354      	adds	r3, #84	@ 0x54
 80076f8:	4618      	mov	r0, r3
 80076fa:	f003 fc87 	bl	800b00c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007704:	2b00      	cmp	r3, #0
 8007706:	d108      	bne.n	800771a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770c:	4618      	mov	r0, r3
 800770e:	f001 f8bb 	bl	8008888 <vPortFree>
				vPortFree( pxTCB );
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f001 f8b8 	bl	8008888 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007718:	e019      	b.n	800774e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007720:	2b01      	cmp	r3, #1
 8007722:	d103      	bne.n	800772c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f001 f8af 	bl	8008888 <vPortFree>
	}
 800772a:	e010      	b.n	800774e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007732:	2b02      	cmp	r3, #2
 8007734:	d00b      	beq.n	800774e <prvDeleteTCB+0x62>
	__asm volatile
 8007736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800773a:	f383 8811 	msr	BASEPRI, r3
 800773e:	f3bf 8f6f 	isb	sy
 8007742:	f3bf 8f4f 	dsb	sy
 8007746:	60fb      	str	r3, [r7, #12]
}
 8007748:	bf00      	nop
 800774a:	bf00      	nop
 800774c:	e7fd      	b.n	800774a <prvDeleteTCB+0x5e>
	}
 800774e:	bf00      	nop
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
	...

08007758 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800775e:	4b0c      	ldr	r3, [pc, #48]	@ (8007790 <prvResetNextTaskUnblockTime+0x38>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d104      	bne.n	8007772 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007768:	4b0a      	ldr	r3, [pc, #40]	@ (8007794 <prvResetNextTaskUnblockTime+0x3c>)
 800776a:	f04f 32ff 	mov.w	r2, #4294967295
 800776e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007770:	e008      	b.n	8007784 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007772:	4b07      	ldr	r3, [pc, #28]	@ (8007790 <prvResetNextTaskUnblockTime+0x38>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	4a04      	ldr	r2, [pc, #16]	@ (8007794 <prvResetNextTaskUnblockTime+0x3c>)
 8007782:	6013      	str	r3, [r2, #0]
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	20001294 	.word	0x20001294
 8007794:	200012fc 	.word	0x200012fc

08007798 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800779e:	4b0b      	ldr	r3, [pc, #44]	@ (80077cc <xTaskGetSchedulerState+0x34>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d102      	bne.n	80077ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80077a6:	2301      	movs	r3, #1
 80077a8:	607b      	str	r3, [r7, #4]
 80077aa:	e008      	b.n	80077be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077ac:	4b08      	ldr	r3, [pc, #32]	@ (80077d0 <xTaskGetSchedulerState+0x38>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d102      	bne.n	80077ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80077b4:	2302      	movs	r3, #2
 80077b6:	607b      	str	r3, [r7, #4]
 80077b8:	e001      	b.n	80077be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80077ba:	2300      	movs	r3, #0
 80077bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80077be:	687b      	ldr	r3, [r7, #4]
	}
 80077c0:	4618      	mov	r0, r3
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr
 80077cc:	200012e8 	.word	0x200012e8
 80077d0:	20001304 	.word	0x20001304

080077d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d05a      	beq.n	80078a0 <xTaskPriorityInherit+0xcc>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ee:	4b2f      	ldr	r3, [pc, #188]	@ (80078ac <xTaskPriorityInherit+0xd8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d24a      	bcs.n	800788e <xTaskPriorityInherit+0xba>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	db06      	blt.n	800780e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007800:	4b2a      	ldr	r3, [pc, #168]	@ (80078ac <xTaskPriorityInherit+0xd8>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007806:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	6959      	ldr	r1, [r3, #20]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4a24      	ldr	r2, [pc, #144]	@ (80078b0 <xTaskPriorityInherit+0xdc>)
 8007820:	4413      	add	r3, r2
 8007822:	4299      	cmp	r1, r3
 8007824:	d126      	bne.n	8007874 <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	3304      	adds	r3, #4
 800782a:	4618      	mov	r0, r3
 800782c:	f7fe f874 	bl	8005918 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007830:	4b1e      	ldr	r3, [pc, #120]	@ (80078ac <xTaskPriorityInherit+0xd8>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	4618      	mov	r0, r3
 800783e:	f002 ffcf 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007846:	4b1b      	ldr	r3, [pc, #108]	@ (80078b4 <xTaskPriorityInherit+0xe0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	429a      	cmp	r2, r3
 800784c:	d903      	bls.n	8007856 <xTaskPriorityInherit+0x82>
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007852:	4a18      	ldr	r2, [pc, #96]	@ (80078b4 <xTaskPriorityInherit+0xe0>)
 8007854:	6013      	str	r3, [r2, #0]
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	4a13      	ldr	r2, [pc, #76]	@ (80078b0 <xTaskPriorityInherit+0xdc>)
 8007864:	441a      	add	r2, r3
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	3304      	adds	r3, #4
 800786a:	4619      	mov	r1, r3
 800786c:	4610      	mov	r0, r2
 800786e:	f7fd fff6 	bl	800585e <vListInsertEnd>
 8007872:	e004      	b.n	800787e <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007874:	4b0d      	ldr	r3, [pc, #52]	@ (80078ac <xTaskPriorityInherit+0xd8>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4619      	mov	r1, r3
 8007882:	2049      	movs	r0, #73	@ 0x49
 8007884:	f002 faa4 	bl	8009dd0 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007888:	2301      	movs	r3, #1
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	e008      	b.n	80078a0 <xTaskPriorityInherit+0xcc>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007892:	4b06      	ldr	r3, [pc, #24]	@ (80078ac <xTaskPriorityInherit+0xd8>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007898:	429a      	cmp	r2, r3
 800789a:	d201      	bcs.n	80078a0 <xTaskPriorityInherit+0xcc>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800789c:	2301      	movs	r3, #1
 800789e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078a0:	68fb      	ldr	r3, [r7, #12]
	}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	20000e08 	.word	0x20000e08
 80078b0:	20000e0c 	.word	0x20000e0c
 80078b4:	200012e4 	.word	0x200012e4

080078b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d061      	beq.n	8007992 <xTaskPriorityDisinherit+0xda>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80078ce:	4b33      	ldr	r3, [pc, #204]	@ (800799c <xTaskPriorityDisinherit+0xe4>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d00b      	beq.n	80078f0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80078d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078dc:	f383 8811 	msr	BASEPRI, r3
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	f3bf 8f4f 	dsb	sy
 80078e8:	60fb      	str	r3, [r7, #12]
}
 80078ea:	bf00      	nop
 80078ec:	bf00      	nop
 80078ee:	e7fd      	b.n	80078ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10b      	bne.n	8007910 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80078f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fc:	f383 8811 	msr	BASEPRI, r3
 8007900:	f3bf 8f6f 	isb	sy
 8007904:	f3bf 8f4f 	dsb	sy
 8007908:	60bb      	str	r3, [r7, #8]
}
 800790a:	bf00      	nop
 800790c:	bf00      	nop
 800790e:	e7fd      	b.n	800790c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007914:	1e5a      	subs	r2, r3, #1
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007922:	429a      	cmp	r2, r3
 8007924:	d035      	beq.n	8007992 <xTaskPriorityDisinherit+0xda>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800792a:	2b00      	cmp	r3, #0
 800792c:	d131      	bne.n	8007992 <xTaskPriorityDisinherit+0xda>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	3304      	adds	r3, #4
 8007932:	4618      	mov	r0, r3
 8007934:	f7fd fff0 	bl	8005918 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	4619      	mov	r1, r3
 800793c:	204a      	movs	r0, #74	@ 0x4a
 800793e:	f002 fa47 	bl	8009dd0 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800794e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	4618      	mov	r0, r3
 800795a:	f002 ff41 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007962:	4b0f      	ldr	r3, [pc, #60]	@ (80079a0 <xTaskPriorityDisinherit+0xe8>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	429a      	cmp	r2, r3
 8007968:	d903      	bls.n	8007972 <xTaskPriorityDisinherit+0xba>
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	4a0c      	ldr	r2, [pc, #48]	@ (80079a0 <xTaskPriorityDisinherit+0xe8>)
 8007970:	6013      	str	r3, [r2, #0]
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007976:	4613      	mov	r3, r2
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	4413      	add	r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	4a09      	ldr	r2, [pc, #36]	@ (80079a4 <xTaskPriorityDisinherit+0xec>)
 8007980:	441a      	add	r2, r3
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	3304      	adds	r3, #4
 8007986:	4619      	mov	r1, r3
 8007988:	4610      	mov	r0, r2
 800798a:	f7fd ff68 	bl	800585e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800798e:	2301      	movs	r3, #1
 8007990:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007992:	697b      	ldr	r3, [r7, #20]
	}
 8007994:	4618      	mov	r0, r3
 8007996:	3718      	adds	r7, #24
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}
 800799c:	20000e08 	.word	0x20000e08
 80079a0:	200012e4 	.word	0x200012e4
 80079a4:	20000e0c 	.word	0x20000e0c

080079a8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80079b6:	2301      	movs	r3, #1
 80079b8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d075      	beq.n	8007aac <vTaskPriorityDisinheritAfterTimeout+0x104>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10b      	bne.n	80079e0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80079c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	60fb      	str	r3, [r7, #12]
}
 80079da:	bf00      	nop
 80079dc:	bf00      	nop
 80079de:	e7fd      	b.n	80079dc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079e4:	683a      	ldr	r2, [r7, #0]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d902      	bls.n	80079f0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	61fb      	str	r3, [r7, #28]
 80079ee:	e002      	b.n	80079f6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079f4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fa:	69fa      	ldr	r2, [r7, #28]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d055      	beq.n	8007aac <vTaskPriorityDisinheritAfterTimeout+0x104>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d150      	bne.n	8007aac <vTaskPriorityDisinheritAfterTimeout+0x104>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ab4 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d10b      	bne.n	8007a2c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a18:	f383 8811 	msr	BASEPRI, r3
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	60bb      	str	r3, [r7, #8]
}
 8007a26:	bf00      	nop
 8007a28:	bf00      	nop
 8007a2a:	e7fd      	b.n	8007a28 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4619      	mov	r1, r3
 8007a30:	204a      	movs	r0, #74	@ 0x4a
 8007a32:	f002 f9cd 	bl	8009dd0 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a3a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	69fa      	ldr	r2, [r7, #28]
 8007a40:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	db04      	blt.n	8007a54 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	6959      	ldr	r1, [r3, #20]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4413      	add	r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	4a15      	ldr	r2, [pc, #84]	@ (8007ab8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007a64:	4413      	add	r3, r2
 8007a66:	4299      	cmp	r1, r3
 8007a68:	d120      	bne.n	8007aac <vTaskPriorityDisinheritAfterTimeout+0x104>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fd ff52 	bl	8005918 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f002 feb2 	bl	800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a80:	4b0e      	ldr	r3, [pc, #56]	@ (8007abc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d903      	bls.n	8007a90 <vTaskPriorityDisinheritAfterTimeout+0xe8>
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8007abc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007a8e:	6013      	str	r3, [r2, #0]
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a94:	4613      	mov	r3, r2
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4a06      	ldr	r2, [pc, #24]	@ (8007ab8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007a9e:	441a      	add	r2, r3
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	f7fd fed9 	bl	800585e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007aac:	bf00      	nop
 8007aae:	3720      	adds	r7, #32
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	20000e08 	.word	0x20000e08
 8007ab8:	20000e0c 	.word	0x20000e0c
 8007abc:	200012e4 	.word	0x200012e4

08007ac0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007ac0:	b480      	push	{r7}
 8007ac2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ac4:	4b07      	ldr	r3, [pc, #28]	@ (8007ae4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d004      	beq.n	8007ad6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007acc:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ad2:	3201      	adds	r2, #1
 8007ad4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007ad6:	4b03      	ldr	r3, [pc, #12]	@ (8007ae4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
	}
 8007ada:	4618      	mov	r0, r3
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr
 8007ae4:	20000e08 	.word	0x20000e08

08007ae8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007af2:	4b21      	ldr	r3, [pc, #132]	@ (8007b78 <prvAddCurrentTaskToDelayedList+0x90>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007af8:	4b20      	ldr	r3, [pc, #128]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	3304      	adds	r3, #4
 8007afe:	4618      	mov	r0, r3
 8007b00:	f7fd ff0a 	bl	8005918 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b0a:	d10a      	bne.n	8007b22 <prvAddCurrentTaskToDelayedList+0x3a>
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d007      	beq.n	8007b22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b12:	4b1a      	ldr	r3, [pc, #104]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3304      	adds	r3, #4
 8007b18:	4619      	mov	r1, r3
 8007b1a:	4819      	ldr	r0, [pc, #100]	@ (8007b80 <prvAddCurrentTaskToDelayedList+0x98>)
 8007b1c:	f7fd fe9f 	bl	800585e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b20:	e026      	b.n	8007b70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4413      	add	r3, r2
 8007b28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b2a:	4b14      	ldr	r3, [pc, #80]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68ba      	ldr	r2, [r7, #8]
 8007b30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007b32:	68ba      	ldr	r2, [r7, #8]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d209      	bcs.n	8007b4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b3a:	4b12      	ldr	r3, [pc, #72]	@ (8007b84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	3304      	adds	r3, #4
 8007b44:	4619      	mov	r1, r3
 8007b46:	4610      	mov	r0, r2
 8007b48:	f7fd fead 	bl	80058a6 <vListInsert>
}
 8007b4c:	e010      	b.n	8007b70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8007b88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	4b0a      	ldr	r3, [pc, #40]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3304      	adds	r3, #4
 8007b58:	4619      	mov	r1, r3
 8007b5a:	4610      	mov	r0, r2
 8007b5c:	f7fd fea3 	bl	80058a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007b60:	4b0a      	ldr	r3, [pc, #40]	@ (8007b8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68ba      	ldr	r2, [r7, #8]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d202      	bcs.n	8007b70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007b6a:	4a08      	ldr	r2, [pc, #32]	@ (8007b8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	6013      	str	r3, [r2, #0]
}
 8007b70:	bf00      	nop
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	200012e0 	.word	0x200012e0
 8007b7c:	20000e08 	.word	0x20000e08
 8007b80:	200012c8 	.word	0x200012c8
 8007b84:	20001298 	.word	0x20001298
 8007b88:	20001294 	.word	0x20001294
 8007b8c:	200012fc 	.word	0x200012fc

08007b90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b08a      	sub	sp, #40	@ 0x28
 8007b94:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b96:	2300      	movs	r3, #0
 8007b98:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b9a:	f000 fb13 	bl	80081c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8007c14 <xTimerCreateTimerTask+0x84>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d021      	beq.n	8007bea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007baa:	2300      	movs	r3, #0
 8007bac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007bae:	1d3a      	adds	r2, r7, #4
 8007bb0:	f107 0108 	add.w	r1, r7, #8
 8007bb4:	f107 030c 	add.w	r3, r7, #12
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7fd fe09 	bl	80057d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007bbe:	6879      	ldr	r1, [r7, #4]
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	9202      	str	r2, [sp, #8]
 8007bc6:	9301      	str	r3, [sp, #4]
 8007bc8:	2302      	movs	r3, #2
 8007bca:	9300      	str	r3, [sp, #0]
 8007bcc:	2300      	movs	r3, #0
 8007bce:	460a      	mov	r2, r1
 8007bd0:	4911      	ldr	r1, [pc, #68]	@ (8007c18 <xTimerCreateTimerTask+0x88>)
 8007bd2:	4812      	ldr	r0, [pc, #72]	@ (8007c1c <xTimerCreateTimerTask+0x8c>)
 8007bd4:	f7fe fee6 	bl	80069a4 <xTaskCreateStatic>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	4a11      	ldr	r2, [pc, #68]	@ (8007c20 <xTimerCreateTimerTask+0x90>)
 8007bdc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007bde:	4b10      	ldr	r3, [pc, #64]	@ (8007c20 <xTimerCreateTimerTask+0x90>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d001      	beq.n	8007bea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007be6:	2301      	movs	r3, #1
 8007be8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d10b      	bne.n	8007c08 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf4:	f383 8811 	msr	BASEPRI, r3
 8007bf8:	f3bf 8f6f 	isb	sy
 8007bfc:	f3bf 8f4f 	dsb	sy
 8007c00:	613b      	str	r3, [r7, #16]
}
 8007c02:	bf00      	nop
 8007c04:	bf00      	nop
 8007c06:	e7fd      	b.n	8007c04 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007c08:	697b      	ldr	r3, [r7, #20]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20001338 	.word	0x20001338
 8007c18:	0800c054 	.word	0x0800c054
 8007c1c:	08007d5d 	.word	0x08007d5d
 8007c20:	2000133c 	.word	0x2000133c

08007c24 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b08a      	sub	sp, #40	@ 0x28
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
 8007c30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007c32:	2300      	movs	r3, #0
 8007c34:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10b      	bne.n	8007c54 <xTimerGenericCommand+0x30>
	__asm volatile
 8007c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	623b      	str	r3, [r7, #32]
}
 8007c4e:	bf00      	nop
 8007c50:	bf00      	nop
 8007c52:	e7fd      	b.n	8007c50 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007c54:	4b19      	ldr	r3, [pc, #100]	@ (8007cbc <xTimerGenericCommand+0x98>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d02a      	beq.n	8007cb2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	2b05      	cmp	r3, #5
 8007c6c:	dc18      	bgt.n	8007ca0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007c6e:	f7ff fd93 	bl	8007798 <xTaskGetSchedulerState>
 8007c72:	4603      	mov	r3, r0
 8007c74:	2b02      	cmp	r3, #2
 8007c76:	d109      	bne.n	8007c8c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007c78:	4b10      	ldr	r3, [pc, #64]	@ (8007cbc <xTimerGenericCommand+0x98>)
 8007c7a:	6818      	ldr	r0, [r3, #0]
 8007c7c:	f107 0110 	add.w	r1, r7, #16
 8007c80:	2300      	movs	r3, #0
 8007c82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c84:	f7fe f878 	bl	8005d78 <xQueueGenericSend>
 8007c88:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c8a:	e012      	b.n	8007cb2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007cbc <xTimerGenericCommand+0x98>)
 8007c8e:	6818      	ldr	r0, [r3, #0]
 8007c90:	f107 0110 	add.w	r1, r7, #16
 8007c94:	2300      	movs	r3, #0
 8007c96:	2200      	movs	r2, #0
 8007c98:	f7fe f86e 	bl	8005d78 <xQueueGenericSend>
 8007c9c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c9e:	e008      	b.n	8007cb2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007ca0:	4b06      	ldr	r3, [pc, #24]	@ (8007cbc <xTimerGenericCommand+0x98>)
 8007ca2:	6818      	ldr	r0, [r3, #0]
 8007ca4:	f107 0110 	add.w	r1, r7, #16
 8007ca8:	2300      	movs	r3, #0
 8007caa:	683a      	ldr	r2, [r7, #0]
 8007cac:	f7fe f98e 	bl	8005fcc <xQueueGenericSendFromISR>
 8007cb0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3728      	adds	r7, #40	@ 0x28
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	20001338 	.word	0x20001338

08007cc0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b088      	sub	sp, #32
 8007cc4:	af02      	add	r7, sp, #8
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cca:	4b23      	ldr	r3, [pc, #140]	@ (8007d58 <prvProcessExpiredTimer+0x98>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	3304      	adds	r3, #4
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7fd fe1d 	bl	8005918 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ce4:	f003 0304 	and.w	r3, r3, #4
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d023      	beq.n	8007d34 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	699a      	ldr	r2, [r3, #24]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	18d1      	adds	r1, r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	683a      	ldr	r2, [r7, #0]
 8007cf8:	6978      	ldr	r0, [r7, #20]
 8007cfa:	f000 f8d5 	bl	8007ea8 <prvInsertTimerInActiveList>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d020      	beq.n	8007d46 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d04:	2300      	movs	r3, #0
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	2300      	movs	r3, #0
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	6978      	ldr	r0, [r7, #20]
 8007d10:	f7ff ff88 	bl	8007c24 <xTimerGenericCommand>
 8007d14:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d114      	bne.n	8007d46 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d20:	f383 8811 	msr	BASEPRI, r3
 8007d24:	f3bf 8f6f 	isb	sy
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	60fb      	str	r3, [r7, #12]
}
 8007d2e:	bf00      	nop
 8007d30:	bf00      	nop
 8007d32:	e7fd      	b.n	8007d30 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d3a:	f023 0301 	bic.w	r3, r3, #1
 8007d3e:	b2da      	uxtb	r2, r3
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	6978      	ldr	r0, [r7, #20]
 8007d4c:	4798      	blx	r3
}
 8007d4e:	bf00      	nop
 8007d50:	3718      	adds	r7, #24
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	20001330 	.word	0x20001330

08007d5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d64:	f107 0308 	add.w	r3, r7, #8
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f000 f859 	bl	8007e20 <prvGetNextExpireTime>
 8007d6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	4619      	mov	r1, r3
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f000 f805 	bl	8007d84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007d7a:	f000 f8d7 	bl	8007f2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d7e:	bf00      	nop
 8007d80:	e7f0      	b.n	8007d64 <prvTimerTask+0x8>
	...

08007d84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007d8e:	f7ff f8a3 	bl	8006ed8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d92:	f107 0308 	add.w	r3, r7, #8
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 f866 	bl	8007e68 <prvSampleTimeNow>
 8007d9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d130      	bne.n	8007e06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d10a      	bne.n	8007dc0 <prvProcessTimerOrBlockTask+0x3c>
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d806      	bhi.n	8007dc0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007db2:	f7ff f89f 	bl	8006ef4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007db6:	68f9      	ldr	r1, [r7, #12]
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff ff81 	bl	8007cc0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007dbe:	e024      	b.n	8007e0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d008      	beq.n	8007dd8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007dc6:	4b13      	ldr	r3, [pc, #76]	@ (8007e14 <prvProcessTimerOrBlockTask+0x90>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d101      	bne.n	8007dd4 <prvProcessTimerOrBlockTask+0x50>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e000      	b.n	8007dd6 <prvProcessTimerOrBlockTask+0x52>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8007e18 <prvProcessTimerOrBlockTask+0x94>)
 8007dda:	6818      	ldr	r0, [r3, #0]
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	4619      	mov	r1, r3
 8007de6:	f7fe fda9 	bl	800693c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007dea:	f7ff f883 	bl	8006ef4 <xTaskResumeAll>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d10a      	bne.n	8007e0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007df4:	4b09      	ldr	r3, [pc, #36]	@ (8007e1c <prvProcessTimerOrBlockTask+0x98>)
 8007df6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dfa:	601a      	str	r2, [r3, #0]
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	f3bf 8f6f 	isb	sy
}
 8007e04:	e001      	b.n	8007e0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007e06:	f7ff f875 	bl	8006ef4 <xTaskResumeAll>
}
 8007e0a:	bf00      	nop
 8007e0c:	3710      	adds	r7, #16
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	20001334 	.word	0x20001334
 8007e18:	20001338 	.word	0x20001338
 8007e1c:	e000ed04 	.word	0xe000ed04

08007e20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007e28:	4b0e      	ldr	r3, [pc, #56]	@ (8007e64 <prvGetNextExpireTime+0x44>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d101      	bne.n	8007e36 <prvGetNextExpireTime+0x16>
 8007e32:	2201      	movs	r2, #1
 8007e34:	e000      	b.n	8007e38 <prvGetNextExpireTime+0x18>
 8007e36:	2200      	movs	r2, #0
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d105      	bne.n	8007e50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e44:	4b07      	ldr	r3, [pc, #28]	@ (8007e64 <prvGetNextExpireTime+0x44>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	60fb      	str	r3, [r7, #12]
 8007e4e:	e001      	b.n	8007e54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007e54:	68fb      	ldr	r3, [r7, #12]
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	20001330 	.word	0x20001330

08007e68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007e70:	f7ff f8e2 	bl	8007038 <xTaskGetTickCount>
 8007e74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007e76:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea4 <prvSampleTimeNow+0x3c>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d205      	bcs.n	8007e8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007e80:	f000 f93a 	bl	80080f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	601a      	str	r2, [r3, #0]
 8007e8a:	e002      	b.n	8007e92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007e92:	4a04      	ldr	r2, [pc, #16]	@ (8007ea4 <prvSampleTimeNow+0x3c>)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e98:	68fb      	ldr	r3, [r7, #12]
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3710      	adds	r7, #16
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	20001340 	.word	0x20001340

08007ea8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d812      	bhi.n	8007ef4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	1ad2      	subs	r2, r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d302      	bcc.n	8007ee2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007edc:	2301      	movs	r3, #1
 8007ede:	617b      	str	r3, [r7, #20]
 8007ee0:	e01b      	b.n	8007f1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ee2:	4b10      	ldr	r3, [pc, #64]	@ (8007f24 <prvInsertTimerInActiveList+0x7c>)
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	3304      	adds	r3, #4
 8007eea:	4619      	mov	r1, r3
 8007eec:	4610      	mov	r0, r2
 8007eee:	f7fd fcda 	bl	80058a6 <vListInsert>
 8007ef2:	e012      	b.n	8007f1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d206      	bcs.n	8007f0a <prvInsertTimerInActiveList+0x62>
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d302      	bcc.n	8007f0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007f04:	2301      	movs	r3, #1
 8007f06:	617b      	str	r3, [r7, #20]
 8007f08:	e007      	b.n	8007f1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f0a:	4b07      	ldr	r3, [pc, #28]	@ (8007f28 <prvInsertTimerInActiveList+0x80>)
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	3304      	adds	r3, #4
 8007f12:	4619      	mov	r1, r3
 8007f14:	4610      	mov	r0, r2
 8007f16:	f7fd fcc6 	bl	80058a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007f1a:	697b      	ldr	r3, [r7, #20]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	20001334 	.word	0x20001334
 8007f28:	20001330 	.word	0x20001330

08007f2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b08e      	sub	sp, #56	@ 0x38
 8007f30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f32:	e0ce      	b.n	80080d2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	da19      	bge.n	8007f6e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007f3a:	1d3b      	adds	r3, r7, #4
 8007f3c:	3304      	adds	r3, #4
 8007f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10b      	bne.n	8007f5e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4a:	f383 8811 	msr	BASEPRI, r3
 8007f4e:	f3bf 8f6f 	isb	sy
 8007f52:	f3bf 8f4f 	dsb	sy
 8007f56:	61fb      	str	r3, [r7, #28]
}
 8007f58:	bf00      	nop
 8007f5a:	bf00      	nop
 8007f5c:	e7fd      	b.n	8007f5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f64:	6850      	ldr	r0, [r2, #4]
 8007f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f68:	6892      	ldr	r2, [r2, #8]
 8007f6a:	4611      	mov	r1, r2
 8007f6c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f2c0 80ae 	blt.w	80080d2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d004      	beq.n	8007f8c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f84:	3304      	adds	r3, #4
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7fd fcc6 	bl	8005918 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f8c:	463b      	mov	r3, r7
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7ff ff6a 	bl	8007e68 <prvSampleTimeNow>
 8007f94:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2b09      	cmp	r3, #9
 8007f9a:	f200 8097 	bhi.w	80080cc <prvProcessReceivedCommands+0x1a0>
 8007f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007fa4 <prvProcessReceivedCommands+0x78>)
 8007fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa4:	08007fcd 	.word	0x08007fcd
 8007fa8:	08007fcd 	.word	0x08007fcd
 8007fac:	08007fcd 	.word	0x08007fcd
 8007fb0:	08008043 	.word	0x08008043
 8007fb4:	08008057 	.word	0x08008057
 8007fb8:	080080a3 	.word	0x080080a3
 8007fbc:	08007fcd 	.word	0x08007fcd
 8007fc0:	08007fcd 	.word	0x08007fcd
 8007fc4:	08008043 	.word	0x08008043
 8007fc8:	08008057 	.word	0x08008057
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fd2:	f043 0301 	orr.w	r3, r3, #1
 8007fd6:	b2da      	uxtb	r2, r3
 8007fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	18d1      	adds	r1, r2, r3
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fec:	f7ff ff5c 	bl	8007ea8 <prvInsertTimerInActiveList>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d06c      	beq.n	80080d0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ffc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008000:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008004:	f003 0304 	and.w	r3, r3, #4
 8008008:	2b00      	cmp	r3, #0
 800800a:	d061      	beq.n	80080d0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008010:	699b      	ldr	r3, [r3, #24]
 8008012:	441a      	add	r2, r3
 8008014:	2300      	movs	r3, #0
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	2300      	movs	r3, #0
 800801a:	2100      	movs	r1, #0
 800801c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800801e:	f7ff fe01 	bl	8007c24 <xTimerGenericCommand>
 8008022:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008024:	6a3b      	ldr	r3, [r7, #32]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d152      	bne.n	80080d0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800802a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802e:	f383 8811 	msr	BASEPRI, r3
 8008032:	f3bf 8f6f 	isb	sy
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	61bb      	str	r3, [r7, #24]
}
 800803c:	bf00      	nop
 800803e:	bf00      	nop
 8008040:	e7fd      	b.n	800803e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008044:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008048:	f023 0301 	bic.w	r3, r3, #1
 800804c:	b2da      	uxtb	r2, r3
 800804e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008050:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008054:	e03d      	b.n	80080d2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008058:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800805c:	f043 0301 	orr.w	r3, r3, #1
 8008060:	b2da      	uxtb	r2, r3
 8008062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008064:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800806e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d10b      	bne.n	800808e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	617b      	str	r3, [r7, #20]
}
 8008088:	bf00      	nop
 800808a:	bf00      	nop
 800808c:	e7fd      	b.n	800808a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800808e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008090:	699a      	ldr	r2, [r3, #24]
 8008092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008094:	18d1      	adds	r1, r2, r3
 8008096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800809a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800809c:	f7ff ff04 	bl	8007ea8 <prvInsertTimerInActiveList>
					break;
 80080a0:	e017      	b.n	80080d2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80080a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080a8:	f003 0302 	and.w	r3, r3, #2
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d103      	bne.n	80080b8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80080b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080b2:	f000 fbe9 	bl	8008888 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80080b6:	e00c      	b.n	80080d2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80080b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080be:	f023 0301 	bic.w	r3, r3, #1
 80080c2:	b2da      	uxtb	r2, r3
 80080c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80080ca:	e002      	b.n	80080d2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80080cc:	bf00      	nop
 80080ce:	e000      	b.n	80080d2 <prvProcessReceivedCommands+0x1a6>
					break;
 80080d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80080d2:	4b08      	ldr	r3, [pc, #32]	@ (80080f4 <prvProcessReceivedCommands+0x1c8>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	1d39      	adds	r1, r7, #4
 80080d8:	2200      	movs	r2, #0
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fe f828 	bl	8006130 <xQueueReceive>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f47f af26 	bne.w	8007f34 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80080e8:	bf00      	nop
 80080ea:	bf00      	nop
 80080ec:	3730      	adds	r7, #48	@ 0x30
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	20001338 	.word	0x20001338

080080f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080fe:	e049      	b.n	8008194 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008100:	4b2e      	ldr	r3, [pc, #184]	@ (80081bc <prvSwitchTimerLists+0xc4>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800810a:	4b2c      	ldr	r3, [pc, #176]	@ (80081bc <prvSwitchTimerLists+0xc4>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	3304      	adds	r3, #4
 8008118:	4618      	mov	r0, r3
 800811a:	f7fd fbfd 	bl	8005918 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6a1b      	ldr	r3, [r3, #32]
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800812c:	f003 0304 	and.w	r3, r3, #4
 8008130:	2b00      	cmp	r3, #0
 8008132:	d02f      	beq.n	8008194 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	699b      	ldr	r3, [r3, #24]
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	4413      	add	r3, r2
 800813c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	429a      	cmp	r2, r3
 8008144:	d90e      	bls.n	8008164 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	68ba      	ldr	r2, [r7, #8]
 800814a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008152:	4b1a      	ldr	r3, [pc, #104]	@ (80081bc <prvSwitchTimerLists+0xc4>)
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	3304      	adds	r3, #4
 800815a:	4619      	mov	r1, r3
 800815c:	4610      	mov	r0, r2
 800815e:	f7fd fba2 	bl	80058a6 <vListInsert>
 8008162:	e017      	b.n	8008194 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008164:	2300      	movs	r3, #0
 8008166:	9300      	str	r3, [sp, #0]
 8008168:	2300      	movs	r3, #0
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	2100      	movs	r1, #0
 800816e:	68f8      	ldr	r0, [r7, #12]
 8008170:	f7ff fd58 	bl	8007c24 <xTimerGenericCommand>
 8008174:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10b      	bne.n	8008194 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800817c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	603b      	str	r3, [r7, #0]
}
 800818e:	bf00      	nop
 8008190:	bf00      	nop
 8008192:	e7fd      	b.n	8008190 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008194:	4b09      	ldr	r3, [pc, #36]	@ (80081bc <prvSwitchTimerLists+0xc4>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d1b0      	bne.n	8008100 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800819e:	4b07      	ldr	r3, [pc, #28]	@ (80081bc <prvSwitchTimerLists+0xc4>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80081a4:	4b06      	ldr	r3, [pc, #24]	@ (80081c0 <prvSwitchTimerLists+0xc8>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a04      	ldr	r2, [pc, #16]	@ (80081bc <prvSwitchTimerLists+0xc4>)
 80081aa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80081ac:	4a04      	ldr	r2, [pc, #16]	@ (80081c0 <prvSwitchTimerLists+0xc8>)
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	6013      	str	r3, [r2, #0]
}
 80081b2:	bf00      	nop
 80081b4:	3718      	adds	r7, #24
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	20001330 	.word	0x20001330
 80081c0:	20001334 	.word	0x20001334

080081c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80081ca:	f000 f96d 	bl	80084a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80081ce:	4b15      	ldr	r3, [pc, #84]	@ (8008224 <prvCheckForValidListAndQueue+0x60>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d120      	bne.n	8008218 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80081d6:	4814      	ldr	r0, [pc, #80]	@ (8008228 <prvCheckForValidListAndQueue+0x64>)
 80081d8:	f7fd fb14 	bl	8005804 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80081dc:	4813      	ldr	r0, [pc, #76]	@ (800822c <prvCheckForValidListAndQueue+0x68>)
 80081de:	f7fd fb11 	bl	8005804 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80081e2:	4b13      	ldr	r3, [pc, #76]	@ (8008230 <prvCheckForValidListAndQueue+0x6c>)
 80081e4:	4a10      	ldr	r2, [pc, #64]	@ (8008228 <prvCheckForValidListAndQueue+0x64>)
 80081e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80081e8:	4b12      	ldr	r3, [pc, #72]	@ (8008234 <prvCheckForValidListAndQueue+0x70>)
 80081ea:	4a10      	ldr	r2, [pc, #64]	@ (800822c <prvCheckForValidListAndQueue+0x68>)
 80081ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80081ee:	2300      	movs	r3, #0
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	4b11      	ldr	r3, [pc, #68]	@ (8008238 <prvCheckForValidListAndQueue+0x74>)
 80081f4:	4a11      	ldr	r2, [pc, #68]	@ (800823c <prvCheckForValidListAndQueue+0x78>)
 80081f6:	2110      	movs	r1, #16
 80081f8:	200a      	movs	r0, #10
 80081fa:	f7fd fc21 	bl	8005a40 <xQueueGenericCreateStatic>
 80081fe:	4603      	mov	r3, r0
 8008200:	4a08      	ldr	r2, [pc, #32]	@ (8008224 <prvCheckForValidListAndQueue+0x60>)
 8008202:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008204:	4b07      	ldr	r3, [pc, #28]	@ (8008224 <prvCheckForValidListAndQueue+0x60>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d005      	beq.n	8008218 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800820c:	4b05      	ldr	r3, [pc, #20]	@ (8008224 <prvCheckForValidListAndQueue+0x60>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	490b      	ldr	r1, [pc, #44]	@ (8008240 <prvCheckForValidListAndQueue+0x7c>)
 8008212:	4618      	mov	r0, r3
 8008214:	f7fe fb36 	bl	8006884 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008218:	f000 f978 	bl	800850c <vPortExitCritical>
}
 800821c:	bf00      	nop
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20001338 	.word	0x20001338
 8008228:	20001308 	.word	0x20001308
 800822c:	2000131c 	.word	0x2000131c
 8008230:	20001330 	.word	0x20001330
 8008234:	20001334 	.word	0x20001334
 8008238:	200013e4 	.word	0x200013e4
 800823c:	20001344 	.word	0x20001344
 8008240:	0800c05c 	.word	0x0800c05c

08008244 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	3b04      	subs	r3, #4
 8008254:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800825c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3b04      	subs	r3, #4
 8008262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f023 0201 	bic.w	r2, r3, #1
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	3b04      	subs	r3, #4
 8008272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008274:	4a0c      	ldr	r2, [pc, #48]	@ (80082a8 <pxPortInitialiseStack+0x64>)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	3b14      	subs	r3, #20
 800827e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3b04      	subs	r3, #4
 800828a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f06f 0202 	mvn.w	r2, #2
 8008292:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	3b20      	subs	r3, #32
 8008298:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800829a:	68fb      	ldr	r3, [r7, #12]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3714      	adds	r7, #20
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr
 80082a8:	080082ad 	.word	0x080082ad

080082ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80082b2:	2300      	movs	r3, #0
 80082b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80082b6:	4b13      	ldr	r3, [pc, #76]	@ (8008304 <prvTaskExitError+0x58>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082be:	d00b      	beq.n	80082d8 <prvTaskExitError+0x2c>
	__asm volatile
 80082c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c4:	f383 8811 	msr	BASEPRI, r3
 80082c8:	f3bf 8f6f 	isb	sy
 80082cc:	f3bf 8f4f 	dsb	sy
 80082d0:	60fb      	str	r3, [r7, #12]
}
 80082d2:	bf00      	nop
 80082d4:	bf00      	nop
 80082d6:	e7fd      	b.n	80082d4 <prvTaskExitError+0x28>
	__asm volatile
 80082d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082dc:	f383 8811 	msr	BASEPRI, r3
 80082e0:	f3bf 8f6f 	isb	sy
 80082e4:	f3bf 8f4f 	dsb	sy
 80082e8:	60bb      	str	r3, [r7, #8]
}
 80082ea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80082ec:	bf00      	nop
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d0fc      	beq.n	80082ee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80082f4:	bf00      	nop
 80082f6:	bf00      	nop
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	20000010 	.word	0x20000010
	...

08008310 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008310:	4b07      	ldr	r3, [pc, #28]	@ (8008330 <pxCurrentTCBConst2>)
 8008312:	6819      	ldr	r1, [r3, #0]
 8008314:	6808      	ldr	r0, [r1, #0]
 8008316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831a:	f380 8809 	msr	PSP, r0
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f04f 0000 	mov.w	r0, #0
 8008326:	f380 8811 	msr	BASEPRI, r0
 800832a:	4770      	bx	lr
 800832c:	f3af 8000 	nop.w

08008330 <pxCurrentTCBConst2>:
 8008330:	20000e08 	.word	0x20000e08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008334:	bf00      	nop
 8008336:	bf00      	nop

08008338 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008338:	4808      	ldr	r0, [pc, #32]	@ (800835c <prvPortStartFirstTask+0x24>)
 800833a:	6800      	ldr	r0, [r0, #0]
 800833c:	6800      	ldr	r0, [r0, #0]
 800833e:	f380 8808 	msr	MSP, r0
 8008342:	f04f 0000 	mov.w	r0, #0
 8008346:	f380 8814 	msr	CONTROL, r0
 800834a:	b662      	cpsie	i
 800834c:	b661      	cpsie	f
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	f3bf 8f6f 	isb	sy
 8008356:	df00      	svc	0
 8008358:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800835a:	bf00      	nop
 800835c:	e000ed08 	.word	0xe000ed08

08008360 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008366:	4b47      	ldr	r3, [pc, #284]	@ (8008484 <xPortStartScheduler+0x124>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a47      	ldr	r2, [pc, #284]	@ (8008488 <xPortStartScheduler+0x128>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d10b      	bne.n	8008388 <xPortStartScheduler+0x28>
	__asm volatile
 8008370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008374:	f383 8811 	msr	BASEPRI, r3
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	60fb      	str	r3, [r7, #12]
}
 8008382:	bf00      	nop
 8008384:	bf00      	nop
 8008386:	e7fd      	b.n	8008384 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008388:	4b3e      	ldr	r3, [pc, #248]	@ (8008484 <xPortStartScheduler+0x124>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a3f      	ldr	r2, [pc, #252]	@ (800848c <xPortStartScheduler+0x12c>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d10b      	bne.n	80083aa <xPortStartScheduler+0x4a>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	f3bf 8f6f 	isb	sy
 800839e:	f3bf 8f4f 	dsb	sy
 80083a2:	613b      	str	r3, [r7, #16]
}
 80083a4:	bf00      	nop
 80083a6:	bf00      	nop
 80083a8:	e7fd      	b.n	80083a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80083aa:	4b39      	ldr	r3, [pc, #228]	@ (8008490 <xPortStartScheduler+0x130>)
 80083ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	22ff      	movs	r2, #255	@ 0xff
 80083ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083c4:	78fb      	ldrb	r3, [r7, #3]
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	4b31      	ldr	r3, [pc, #196]	@ (8008494 <xPortStartScheduler+0x134>)
 80083d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083d2:	4b31      	ldr	r3, [pc, #196]	@ (8008498 <xPortStartScheduler+0x138>)
 80083d4:	2207      	movs	r2, #7
 80083d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083d8:	e009      	b.n	80083ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80083da:	4b2f      	ldr	r3, [pc, #188]	@ (8008498 <xPortStartScheduler+0x138>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3b01      	subs	r3, #1
 80083e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008498 <xPortStartScheduler+0x138>)
 80083e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80083e4:	78fb      	ldrb	r3, [r7, #3]
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	005b      	lsls	r3, r3, #1
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083ee:	78fb      	ldrb	r3, [r7, #3]
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083f6:	2b80      	cmp	r3, #128	@ 0x80
 80083f8:	d0ef      	beq.n	80083da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80083fa:	4b27      	ldr	r3, [pc, #156]	@ (8008498 <xPortStartScheduler+0x138>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f1c3 0307 	rsb	r3, r3, #7
 8008402:	2b04      	cmp	r3, #4
 8008404:	d00b      	beq.n	800841e <xPortStartScheduler+0xbe>
	__asm volatile
 8008406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840a:	f383 8811 	msr	BASEPRI, r3
 800840e:	f3bf 8f6f 	isb	sy
 8008412:	f3bf 8f4f 	dsb	sy
 8008416:	60bb      	str	r3, [r7, #8]
}
 8008418:	bf00      	nop
 800841a:	bf00      	nop
 800841c:	e7fd      	b.n	800841a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800841e:	4b1e      	ldr	r3, [pc, #120]	@ (8008498 <xPortStartScheduler+0x138>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	021b      	lsls	r3, r3, #8
 8008424:	4a1c      	ldr	r2, [pc, #112]	@ (8008498 <xPortStartScheduler+0x138>)
 8008426:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008428:	4b1b      	ldr	r3, [pc, #108]	@ (8008498 <xPortStartScheduler+0x138>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008430:	4a19      	ldr	r2, [pc, #100]	@ (8008498 <xPortStartScheduler+0x138>)
 8008432:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	b2da      	uxtb	r2, r3
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800843c:	4b17      	ldr	r3, [pc, #92]	@ (800849c <xPortStartScheduler+0x13c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a16      	ldr	r2, [pc, #88]	@ (800849c <xPortStartScheduler+0x13c>)
 8008442:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008446:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008448:	4b14      	ldr	r3, [pc, #80]	@ (800849c <xPortStartScheduler+0x13c>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a13      	ldr	r2, [pc, #76]	@ (800849c <xPortStartScheduler+0x13c>)
 800844e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008452:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008454:	f000 f8da 	bl	800860c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008458:	4b11      	ldr	r3, [pc, #68]	@ (80084a0 <xPortStartScheduler+0x140>)
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800845e:	f000 f8f9 	bl	8008654 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008462:	4b10      	ldr	r3, [pc, #64]	@ (80084a4 <xPortStartScheduler+0x144>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a0f      	ldr	r2, [pc, #60]	@ (80084a4 <xPortStartScheduler+0x144>)
 8008468:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800846c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800846e:	f7ff ff63 	bl	8008338 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008472:	f7fe fec1 	bl	80071f8 <vTaskSwitchContext>
	prvTaskExitError();
 8008476:	f7ff ff19 	bl	80082ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3718      	adds	r7, #24
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	e000ed00 	.word	0xe000ed00
 8008488:	410fc271 	.word	0x410fc271
 800848c:	410fc270 	.word	0x410fc270
 8008490:	e000e400 	.word	0xe000e400
 8008494:	20001434 	.word	0x20001434
 8008498:	20001438 	.word	0x20001438
 800849c:	e000ed20 	.word	0xe000ed20
 80084a0:	20000010 	.word	0x20000010
 80084a4:	e000ef34 	.word	0xe000ef34

080084a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
	__asm volatile
 80084ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b2:	f383 8811 	msr	BASEPRI, r3
 80084b6:	f3bf 8f6f 	isb	sy
 80084ba:	f3bf 8f4f 	dsb	sy
 80084be:	607b      	str	r3, [r7, #4]
}
 80084c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80084c2:	4b10      	ldr	r3, [pc, #64]	@ (8008504 <vPortEnterCritical+0x5c>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3301      	adds	r3, #1
 80084c8:	4a0e      	ldr	r2, [pc, #56]	@ (8008504 <vPortEnterCritical+0x5c>)
 80084ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80084cc:	4b0d      	ldr	r3, [pc, #52]	@ (8008504 <vPortEnterCritical+0x5c>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d110      	bne.n	80084f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80084d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008508 <vPortEnterCritical+0x60>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00b      	beq.n	80084f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	603b      	str	r3, [r7, #0]
}
 80084f0:	bf00      	nop
 80084f2:	bf00      	nop
 80084f4:	e7fd      	b.n	80084f2 <vPortEnterCritical+0x4a>
	}
}
 80084f6:	bf00      	nop
 80084f8:	370c      	adds	r7, #12
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr
 8008502:	bf00      	nop
 8008504:	20000010 	.word	0x20000010
 8008508:	e000ed04 	.word	0xe000ed04

0800850c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008512:	4b12      	ldr	r3, [pc, #72]	@ (800855c <vPortExitCritical+0x50>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10b      	bne.n	8008532 <vPortExitCritical+0x26>
	__asm volatile
 800851a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851e:	f383 8811 	msr	BASEPRI, r3
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	f3bf 8f4f 	dsb	sy
 800852a:	607b      	str	r3, [r7, #4]
}
 800852c:	bf00      	nop
 800852e:	bf00      	nop
 8008530:	e7fd      	b.n	800852e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008532:	4b0a      	ldr	r3, [pc, #40]	@ (800855c <vPortExitCritical+0x50>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	3b01      	subs	r3, #1
 8008538:	4a08      	ldr	r2, [pc, #32]	@ (800855c <vPortExitCritical+0x50>)
 800853a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800853c:	4b07      	ldr	r3, [pc, #28]	@ (800855c <vPortExitCritical+0x50>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d105      	bne.n	8008550 <vPortExitCritical+0x44>
 8008544:	2300      	movs	r3, #0
 8008546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	f383 8811 	msr	BASEPRI, r3
}
 800854e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr
 800855c:	20000010 	.word	0x20000010

08008560 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008560:	f3ef 8009 	mrs	r0, PSP
 8008564:	f3bf 8f6f 	isb	sy
 8008568:	4b15      	ldr	r3, [pc, #84]	@ (80085c0 <pxCurrentTCBConst>)
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	f01e 0f10 	tst.w	lr, #16
 8008570:	bf08      	it	eq
 8008572:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008576:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857a:	6010      	str	r0, [r2, #0]
 800857c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008580:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008584:	f380 8811 	msr	BASEPRI, r0
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	f3bf 8f6f 	isb	sy
 8008590:	f7fe fe32 	bl	80071f8 <vTaskSwitchContext>
 8008594:	f04f 0000 	mov.w	r0, #0
 8008598:	f380 8811 	msr	BASEPRI, r0
 800859c:	bc09      	pop	{r0, r3}
 800859e:	6819      	ldr	r1, [r3, #0]
 80085a0:	6808      	ldr	r0, [r1, #0]
 80085a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a6:	f01e 0f10 	tst.w	lr, #16
 80085aa:	bf08      	it	eq
 80085ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80085b0:	f380 8809 	msr	PSP, r0
 80085b4:	f3bf 8f6f 	isb	sy
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	f3af 8000 	nop.w

080085c0 <pxCurrentTCBConst>:
 80085c0:	20000e08 	.word	0x20000e08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80085c4:	bf00      	nop
 80085c6:	bf00      	nop

080085c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b082      	sub	sp, #8
 80085cc:	af00      	add	r7, sp, #0
	__asm volatile
 80085ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d2:	f383 8811 	msr	BASEPRI, r3
 80085d6:	f3bf 8f6f 	isb	sy
 80085da:	f3bf 8f4f 	dsb	sy
 80085de:	607b      	str	r3, [r7, #4]
}
 80085e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80085e2:	f7fe fd4b 	bl	800707c <xTaskIncrementTick>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d003      	beq.n	80085f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80085ec:	4b06      	ldr	r3, [pc, #24]	@ (8008608 <xPortSysTickHandler+0x40>)
 80085ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	2300      	movs	r3, #0
 80085f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	f383 8811 	msr	BASEPRI, r3
}
 80085fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008600:	bf00      	nop
 8008602:	3708      	adds	r7, #8
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}
 8008608:	e000ed04 	.word	0xe000ed04

0800860c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800860c:	b480      	push	{r7}
 800860e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008610:	4b0b      	ldr	r3, [pc, #44]	@ (8008640 <vPortSetupTimerInterrupt+0x34>)
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008616:	4b0b      	ldr	r3, [pc, #44]	@ (8008644 <vPortSetupTimerInterrupt+0x38>)
 8008618:	2200      	movs	r2, #0
 800861a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800861c:	4b0a      	ldr	r3, [pc, #40]	@ (8008648 <vPortSetupTimerInterrupt+0x3c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a0a      	ldr	r2, [pc, #40]	@ (800864c <vPortSetupTimerInterrupt+0x40>)
 8008622:	fba2 2303 	umull	r2, r3, r2, r3
 8008626:	099b      	lsrs	r3, r3, #6
 8008628:	4a09      	ldr	r2, [pc, #36]	@ (8008650 <vPortSetupTimerInterrupt+0x44>)
 800862a:	3b01      	subs	r3, #1
 800862c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800862e:	4b04      	ldr	r3, [pc, #16]	@ (8008640 <vPortSetupTimerInterrupt+0x34>)
 8008630:	2207      	movs	r2, #7
 8008632:	601a      	str	r2, [r3, #0]
}
 8008634:	bf00      	nop
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop
 8008640:	e000e010 	.word	0xe000e010
 8008644:	e000e018 	.word	0xe000e018
 8008648:	20000004 	.word	0x20000004
 800864c:	10624dd3 	.word	0x10624dd3
 8008650:	e000e014 	.word	0xe000e014

08008654 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008654:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008664 <vPortEnableVFP+0x10>
 8008658:	6801      	ldr	r1, [r0, #0]
 800865a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800865e:	6001      	str	r1, [r0, #0]
 8008660:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008662:	bf00      	nop
 8008664:	e000ed88 	.word	0xe000ed88

08008668 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800866e:	f3ef 8305 	mrs	r3, IPSR
 8008672:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2b0f      	cmp	r3, #15
 8008678:	d915      	bls.n	80086a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800867a:	4a18      	ldr	r2, [pc, #96]	@ (80086dc <vPortValidateInterruptPriority+0x74>)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	4413      	add	r3, r2
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008684:	4b16      	ldr	r3, [pc, #88]	@ (80086e0 <vPortValidateInterruptPriority+0x78>)
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	7afa      	ldrb	r2, [r7, #11]
 800868a:	429a      	cmp	r2, r3
 800868c:	d20b      	bcs.n	80086a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	607b      	str	r3, [r7, #4]
}
 80086a0:	bf00      	nop
 80086a2:	bf00      	nop
 80086a4:	e7fd      	b.n	80086a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80086a6:	4b0f      	ldr	r3, [pc, #60]	@ (80086e4 <vPortValidateInterruptPriority+0x7c>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80086ae:	4b0e      	ldr	r3, [pc, #56]	@ (80086e8 <vPortValidateInterruptPriority+0x80>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d90b      	bls.n	80086ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80086b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	603b      	str	r3, [r7, #0]
}
 80086c8:	bf00      	nop
 80086ca:	bf00      	nop
 80086cc:	e7fd      	b.n	80086ca <vPortValidateInterruptPriority+0x62>
	}
 80086ce:	bf00      	nop
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	e000e3f0 	.word	0xe000e3f0
 80086e0:	20001434 	.word	0x20001434
 80086e4:	e000ed0c 	.word	0xe000ed0c
 80086e8:	20001438 	.word	0x20001438

080086ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b08a      	sub	sp, #40	@ 0x28
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80086f4:	2300      	movs	r3, #0
 80086f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80086f8:	f7fe fbee 	bl	8006ed8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80086fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008870 <pvPortMalloc+0x184>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d101      	bne.n	8008708 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008704:	f000 f924 	bl	8008950 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008708:	4b5a      	ldr	r3, [pc, #360]	@ (8008874 <pvPortMalloc+0x188>)
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4013      	ands	r3, r2
 8008710:	2b00      	cmp	r3, #0
 8008712:	f040 8095 	bne.w	8008840 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d01e      	beq.n	800875a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800871c:	2208      	movs	r2, #8
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4413      	add	r3, r2
 8008722:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	2b00      	cmp	r3, #0
 800872c:	d015      	beq.n	800875a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f023 0307 	bic.w	r3, r3, #7
 8008734:	3308      	adds	r3, #8
 8008736:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f003 0307 	and.w	r3, r3, #7
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00b      	beq.n	800875a <pvPortMalloc+0x6e>
	__asm volatile
 8008742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008746:	f383 8811 	msr	BASEPRI, r3
 800874a:	f3bf 8f6f 	isb	sy
 800874e:	f3bf 8f4f 	dsb	sy
 8008752:	617b      	str	r3, [r7, #20]
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop
 8008758:	e7fd      	b.n	8008756 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d06f      	beq.n	8008840 <pvPortMalloc+0x154>
 8008760:	4b45      	ldr	r3, [pc, #276]	@ (8008878 <pvPortMalloc+0x18c>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	429a      	cmp	r2, r3
 8008768:	d86a      	bhi.n	8008840 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800876a:	4b44      	ldr	r3, [pc, #272]	@ (800887c <pvPortMalloc+0x190>)
 800876c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800876e:	4b43      	ldr	r3, [pc, #268]	@ (800887c <pvPortMalloc+0x190>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008774:	e004      	b.n	8008780 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008778:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800877a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	687a      	ldr	r2, [r7, #4]
 8008786:	429a      	cmp	r2, r3
 8008788:	d903      	bls.n	8008792 <pvPortMalloc+0xa6>
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1f1      	bne.n	8008776 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008792:	4b37      	ldr	r3, [pc, #220]	@ (8008870 <pvPortMalloc+0x184>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008798:	429a      	cmp	r2, r3
 800879a:	d051      	beq.n	8008840 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800879c:	6a3b      	ldr	r3, [r7, #32]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2208      	movs	r2, #8
 80087a2:	4413      	add	r3, r2
 80087a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	685a      	ldr	r2, [r3, #4]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	1ad2      	subs	r2, r2, r3
 80087b6:	2308      	movs	r3, #8
 80087b8:	005b      	lsls	r3, r3, #1
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d920      	bls.n	8008800 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4413      	add	r3, r2
 80087c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	f003 0307 	and.w	r3, r3, #7
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00b      	beq.n	80087e8 <pvPortMalloc+0xfc>
	__asm volatile
 80087d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	613b      	str	r3, [r7, #16]
}
 80087e2:	bf00      	nop
 80087e4:	bf00      	nop
 80087e6:	e7fd      	b.n	80087e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80087e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ea:	685a      	ldr	r2, [r3, #4]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	1ad2      	subs	r2, r2, r3
 80087f0:	69bb      	ldr	r3, [r7, #24]
 80087f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80087f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80087fa:	69b8      	ldr	r0, [r7, #24]
 80087fc:	f000 f90a 	bl	8008a14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008800:	4b1d      	ldr	r3, [pc, #116]	@ (8008878 <pvPortMalloc+0x18c>)
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	4a1b      	ldr	r2, [pc, #108]	@ (8008878 <pvPortMalloc+0x18c>)
 800880c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800880e:	4b1a      	ldr	r3, [pc, #104]	@ (8008878 <pvPortMalloc+0x18c>)
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	4b1b      	ldr	r3, [pc, #108]	@ (8008880 <pvPortMalloc+0x194>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	429a      	cmp	r2, r3
 8008818:	d203      	bcs.n	8008822 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800881a:	4b17      	ldr	r3, [pc, #92]	@ (8008878 <pvPortMalloc+0x18c>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a18      	ldr	r2, [pc, #96]	@ (8008880 <pvPortMalloc+0x194>)
 8008820:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008824:	685a      	ldr	r2, [r3, #4]
 8008826:	4b13      	ldr	r3, [pc, #76]	@ (8008874 <pvPortMalloc+0x188>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	431a      	orrs	r2, r3
 800882c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800882e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008832:	2200      	movs	r2, #0
 8008834:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008836:	4b13      	ldr	r3, [pc, #76]	@ (8008884 <pvPortMalloc+0x198>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3301      	adds	r3, #1
 800883c:	4a11      	ldr	r2, [pc, #68]	@ (8008884 <pvPortMalloc+0x198>)
 800883e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008840:	f7fe fb58 	bl	8006ef4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00b      	beq.n	8008866 <pvPortMalloc+0x17a>
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	60fb      	str	r3, [r7, #12]
}
 8008860:	bf00      	nop
 8008862:	bf00      	nop
 8008864:	e7fd      	b.n	8008862 <pvPortMalloc+0x176>
	return pvReturn;
 8008866:	69fb      	ldr	r3, [r7, #28]
}
 8008868:	4618      	mov	r0, r3
 800886a:	3728      	adds	r7, #40	@ 0x28
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	20005044 	.word	0x20005044
 8008874:	20005058 	.word	0x20005058
 8008878:	20005048 	.word	0x20005048
 800887c:	2000503c 	.word	0x2000503c
 8008880:	2000504c 	.word	0x2000504c
 8008884:	20005050 	.word	0x20005050

08008888 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d04f      	beq.n	800893a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800889a:	2308      	movs	r3, #8
 800889c:	425b      	negs	r3, r3
 800889e:	697a      	ldr	r2, [r7, #20]
 80088a0:	4413      	add	r3, r2
 80088a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	4b25      	ldr	r3, [pc, #148]	@ (8008944 <vPortFree+0xbc>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4013      	ands	r3, r2
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10b      	bne.n	80088ce <vPortFree+0x46>
	__asm volatile
 80088b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ba:	f383 8811 	msr	BASEPRI, r3
 80088be:	f3bf 8f6f 	isb	sy
 80088c2:	f3bf 8f4f 	dsb	sy
 80088c6:	60fb      	str	r3, [r7, #12]
}
 80088c8:	bf00      	nop
 80088ca:	bf00      	nop
 80088cc:	e7fd      	b.n	80088ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00b      	beq.n	80088ee <vPortFree+0x66>
	__asm volatile
 80088d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088da:	f383 8811 	msr	BASEPRI, r3
 80088de:	f3bf 8f6f 	isb	sy
 80088e2:	f3bf 8f4f 	dsb	sy
 80088e6:	60bb      	str	r3, [r7, #8]
}
 80088e8:	bf00      	nop
 80088ea:	bf00      	nop
 80088ec:	e7fd      	b.n	80088ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	685a      	ldr	r2, [r3, #4]
 80088f2:	4b14      	ldr	r3, [pc, #80]	@ (8008944 <vPortFree+0xbc>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4013      	ands	r3, r2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01e      	beq.n	800893a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d11a      	bne.n	800893a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	4b0e      	ldr	r3, [pc, #56]	@ (8008944 <vPortFree+0xbc>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	43db      	mvns	r3, r3
 800890e:	401a      	ands	r2, r3
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008914:	f7fe fae0 	bl	8006ed8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	4b0a      	ldr	r3, [pc, #40]	@ (8008948 <vPortFree+0xc0>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4413      	add	r3, r2
 8008922:	4a09      	ldr	r2, [pc, #36]	@ (8008948 <vPortFree+0xc0>)
 8008924:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008926:	6938      	ldr	r0, [r7, #16]
 8008928:	f000 f874 	bl	8008a14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800892c:	4b07      	ldr	r3, [pc, #28]	@ (800894c <vPortFree+0xc4>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	3301      	adds	r3, #1
 8008932:	4a06      	ldr	r2, [pc, #24]	@ (800894c <vPortFree+0xc4>)
 8008934:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008936:	f7fe fadd 	bl	8006ef4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800893a:	bf00      	nop
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	20005058 	.word	0x20005058
 8008948:	20005048 	.word	0x20005048
 800894c:	20005054 	.word	0x20005054

08008950 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008956:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800895a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800895c:	4b27      	ldr	r3, [pc, #156]	@ (80089fc <prvHeapInit+0xac>)
 800895e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f003 0307 	and.w	r3, r3, #7
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00c      	beq.n	8008984 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	3307      	adds	r3, #7
 800896e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f023 0307 	bic.w	r3, r3, #7
 8008976:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	1ad3      	subs	r3, r2, r3
 800897e:	4a1f      	ldr	r2, [pc, #124]	@ (80089fc <prvHeapInit+0xac>)
 8008980:	4413      	add	r3, r2
 8008982:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008988:	4a1d      	ldr	r2, [pc, #116]	@ (8008a00 <prvHeapInit+0xb0>)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800898e:	4b1c      	ldr	r3, [pc, #112]	@ (8008a00 <prvHeapInit+0xb0>)
 8008990:	2200      	movs	r2, #0
 8008992:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	4413      	add	r3, r2
 800899a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800899c:	2208      	movs	r2, #8
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	1a9b      	subs	r3, r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f023 0307 	bic.w	r3, r3, #7
 80089aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	4a15      	ldr	r2, [pc, #84]	@ (8008a04 <prvHeapInit+0xb4>)
 80089b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80089b2:	4b14      	ldr	r3, [pc, #80]	@ (8008a04 <prvHeapInit+0xb4>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2200      	movs	r2, #0
 80089b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089ba:	4b12      	ldr	r3, [pc, #72]	@ (8008a04 <prvHeapInit+0xb4>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	1ad2      	subs	r2, r2, r3
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008a04 <prvHeapInit+0xb4>)
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	4a0a      	ldr	r2, [pc, #40]	@ (8008a08 <prvHeapInit+0xb8>)
 80089de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	4a09      	ldr	r2, [pc, #36]	@ (8008a0c <prvHeapInit+0xbc>)
 80089e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80089e8:	4b09      	ldr	r3, [pc, #36]	@ (8008a10 <prvHeapInit+0xc0>)
 80089ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80089ee:	601a      	str	r2, [r3, #0]
}
 80089f0:	bf00      	nop
 80089f2:	3714      	adds	r7, #20
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	2000143c 	.word	0x2000143c
 8008a00:	2000503c 	.word	0x2000503c
 8008a04:	20005044 	.word	0x20005044
 8008a08:	2000504c 	.word	0x2000504c
 8008a0c:	20005048 	.word	0x20005048
 8008a10:	20005058 	.word	0x20005058

08008a14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a1c:	4b28      	ldr	r3, [pc, #160]	@ (8008ac0 <prvInsertBlockIntoFreeList+0xac>)
 8008a1e:	60fb      	str	r3, [r7, #12]
 8008a20:	e002      	b.n	8008a28 <prvInsertBlockIntoFreeList+0x14>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	60fb      	str	r3, [r7, #12]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d8f7      	bhi.n	8008a22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d108      	bne.n	8008a56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	441a      	add	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	441a      	add	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d118      	bne.n	8008a9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	4b15      	ldr	r3, [pc, #84]	@ (8008ac4 <prvInsertBlockIntoFreeList+0xb0>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d00d      	beq.n	8008a92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	685a      	ldr	r2, [r3, #4]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	441a      	add	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	601a      	str	r2, [r3, #0]
 8008a90:	e008      	b.n	8008aa4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a92:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac4 <prvInsertBlockIntoFreeList+0xb0>)
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	601a      	str	r2, [r3, #0]
 8008a9a:	e003      	b.n	8008aa4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d002      	beq.n	8008ab2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ab2:	bf00      	nop
 8008ab4:	3714      	adds	r7, #20
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	2000503c 	.word	0x2000503c
 8008ac4:	20005044 	.word	0x20005044

08008ac8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8008acc:	4803      	ldr	r0, [pc, #12]	@ (8008adc <_cbSendSystemDesc+0x14>)
 8008ace:	f001 fd91 	bl	800a5f4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8008ad2:	4803      	ldr	r0, [pc, #12]	@ (8008ae0 <_cbSendSystemDesc+0x18>)
 8008ad4:	f001 fd8e 	bl	800a5f4 <SEGGER_SYSVIEW_SendSysDesc>
}
 8008ad8:	bf00      	nop
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	0800c064 	.word	0x0800c064
 8008ae0:	0800c098 	.word	0x0800c098

08008ae4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8008ae8:	4b06      	ldr	r3, [pc, #24]	@ (8008b04 <SEGGER_SYSVIEW_Conf+0x20>)
 8008aea:	6818      	ldr	r0, [r3, #0]
 8008aec:	4b05      	ldr	r3, [pc, #20]	@ (8008b04 <SEGGER_SYSVIEW_Conf+0x20>)
 8008aee:	6819      	ldr	r1, [r3, #0]
 8008af0:	4b05      	ldr	r3, [pc, #20]	@ (8008b08 <SEGGER_SYSVIEW_Conf+0x24>)
 8008af2:	4a06      	ldr	r2, [pc, #24]	@ (8008b0c <SEGGER_SYSVIEW_Conf+0x28>)
 8008af4:	f001 f8fa 	bl	8009cec <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8008af8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8008afc:	f001 f93a 	bl	8009d74 <SEGGER_SYSVIEW_SetRAMBase>
}
 8008b00:	bf00      	nop
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	20000004 	.word	0x20000004
 8008b08:	08008ac9 	.word	0x08008ac9
 8008b0c:	0800cf90 	.word	0x0800cf90

08008b10 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8008b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8008b16:	2300      	movs	r3, #0
 8008b18:	607b      	str	r3, [r7, #4]
 8008b1a:	e048      	b.n	8008bae <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8008b1c:	4929      	ldr	r1, [pc, #164]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	4613      	mov	r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4413      	add	r3, r2
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	440b      	add	r3, r1
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7fe fdc1 	bl	80076b4 <uxTaskGetStackHighWaterMark>
 8008b32:	4601      	mov	r1, r0
 8008b34:	4823      	ldr	r0, [pc, #140]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	4613      	mov	r3, r2
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	4413      	add	r3, r2
 8008b3e:	009b      	lsls	r3, r3, #2
 8008b40:	4403      	add	r3, r0
 8008b42:	3310      	adds	r3, #16
 8008b44:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8008b46:	491f      	ldr	r1, [pc, #124]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	4413      	add	r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	440b      	add	r3, r1
 8008b54:	6818      	ldr	r0, [r3, #0]
 8008b56:	491b      	ldr	r1, [pc, #108]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b58:	687a      	ldr	r2, [r7, #4]
 8008b5a:	4613      	mov	r3, r2
 8008b5c:	009b      	lsls	r3, r3, #2
 8008b5e:	4413      	add	r3, r2
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	440b      	add	r3, r1
 8008b64:	3304      	adds	r3, #4
 8008b66:	6819      	ldr	r1, [r3, #0]
 8008b68:	4c16      	ldr	r4, [pc, #88]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4423      	add	r3, r4
 8008b76:	3308      	adds	r3, #8
 8008b78:	681c      	ldr	r4, [r3, #0]
 8008b7a:	4d12      	ldr	r5, [pc, #72]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	4613      	mov	r3, r2
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4413      	add	r3, r2
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	330c      	adds	r3, #12
 8008b8a:	681d      	ldr	r5, [r3, #0]
 8008b8c:	4e0d      	ldr	r6, [pc, #52]	@ (8008bc4 <_cbSendTaskList+0xb4>)
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	4613      	mov	r3, r2
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	4413      	add	r3, r2
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	4433      	add	r3, r6
 8008b9a:	3310      	adds	r3, #16
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	462b      	mov	r3, r5
 8008ba2:	4622      	mov	r2, r4
 8008ba4:	f000 f8be 	bl	8008d24 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	3301      	adds	r3, #1
 8008bac:	607b      	str	r3, [r7, #4]
 8008bae:	4b06      	ldr	r3, [pc, #24]	@ (8008bc8 <_cbSendTaskList+0xb8>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d3b1      	bcc.n	8008b1c <_cbSendTaskList+0xc>
  }
}
 8008bb8:	bf00      	nop
 8008bba:	bf00      	nop
 8008bbc:	370c      	adds	r7, #12
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	2000505c 	.word	0x2000505c
 8008bc8:	200050fc 	.word	0x200050fc

08008bcc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8008bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bd0:	b082      	sub	sp, #8
 8008bd2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8008bd4:	f7fe fa40 	bl	8007058 <xTaskGetTickCountFromISR>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2200      	movs	r2, #0
 8008bdc:	469a      	mov	sl, r3
 8008bde:	4693      	mov	fp, r2
 8008be0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8008be4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008be8:	4602      	mov	r2, r0
 8008bea:	460b      	mov	r3, r1
 8008bec:	f04f 0a00 	mov.w	sl, #0
 8008bf0:	f04f 0b00 	mov.w	fp, #0
 8008bf4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8008bf8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8008bfc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8008c00:	4652      	mov	r2, sl
 8008c02:	465b      	mov	r3, fp
 8008c04:	1a14      	subs	r4, r2, r0
 8008c06:	eb63 0501 	sbc.w	r5, r3, r1
 8008c0a:	f04f 0200 	mov.w	r2, #0
 8008c0e:	f04f 0300 	mov.w	r3, #0
 8008c12:	00ab      	lsls	r3, r5, #2
 8008c14:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8008c18:	00a2      	lsls	r2, r4, #2
 8008c1a:	4614      	mov	r4, r2
 8008c1c:	461d      	mov	r5, r3
 8008c1e:	eb14 0800 	adds.w	r8, r4, r0
 8008c22:	eb45 0901 	adc.w	r9, r5, r1
 8008c26:	f04f 0200 	mov.w	r2, #0
 8008c2a:	f04f 0300 	mov.w	r3, #0
 8008c2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c3a:	4690      	mov	r8, r2
 8008c3c:	4699      	mov	r9, r3
 8008c3e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8008c42:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8008c46:	4610      	mov	r0, r2
 8008c48:	4619      	mov	r1, r3
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08008c54 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b086      	sub	sp, #24
 8008c58:	af02      	add	r7, sp, #8
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
 8008c60:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8008c62:	2205      	movs	r2, #5
 8008c64:	492b      	ldr	r1, [pc, #172]	@ (8008d14 <SYSVIEW_AddTask+0xc0>)
 8008c66:	68b8      	ldr	r0, [r7, #8]
 8008c68:	f002 f9a7 	bl	800afba <memcmp>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d04b      	beq.n	8008d0a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8008c72:	4b29      	ldr	r3, [pc, #164]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	2b07      	cmp	r3, #7
 8008c78:	d903      	bls.n	8008c82 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8008c7a:	4828      	ldr	r0, [pc, #160]	@ (8008d1c <SYSVIEW_AddTask+0xc8>)
 8008c7c:	f001 fede 	bl	800aa3c <SEGGER_SYSVIEW_Warn>
    return;
 8008c80:	e044      	b.n	8008d0c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8008c82:	4b25      	ldr	r3, [pc, #148]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	4926      	ldr	r1, [pc, #152]	@ (8008d20 <SYSVIEW_AddTask+0xcc>)
 8008c88:	4613      	mov	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4413      	add	r3, r2
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	440b      	add	r3, r1
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8008c96:	4b20      	ldr	r3, [pc, #128]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	4921      	ldr	r1, [pc, #132]	@ (8008d20 <SYSVIEW_AddTask+0xcc>)
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	4413      	add	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	440b      	add	r3, r1
 8008ca6:	3304      	adds	r3, #4
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8008cac:	4b1a      	ldr	r3, [pc, #104]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	491b      	ldr	r1, [pc, #108]	@ (8008d20 <SYSVIEW_AddTask+0xcc>)
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	3308      	adds	r3, #8
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8008cc2:	4b15      	ldr	r3, [pc, #84]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	4916      	ldr	r1, [pc, #88]	@ (8008d20 <SYSVIEW_AddTask+0xcc>)
 8008cc8:	4613      	mov	r3, r2
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	4413      	add	r3, r2
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	440b      	add	r3, r1
 8008cd2:	330c      	adds	r3, #12
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8008cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	4910      	ldr	r1, [pc, #64]	@ (8008d20 <SYSVIEW_AddTask+0xcc>)
 8008cde:	4613      	mov	r3, r2
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	4413      	add	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	440b      	add	r3, r1
 8008ce8:	3310      	adds	r3, #16
 8008cea:	69ba      	ldr	r2, [r7, #24]
 8008cec:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8008cee:	4b0a      	ldr	r3, [pc, #40]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	4a08      	ldr	r2, [pc, #32]	@ (8008d18 <SYSVIEW_AddTask+0xc4>)
 8008cf6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	68b9      	ldr	r1, [r7, #8]
 8008d02:	68f8      	ldr	r0, [r7, #12]
 8008d04:	f000 f80e 	bl	8008d24 <SYSVIEW_SendTaskInfo>
 8008d08:	e000      	b.n	8008d0c <SYSVIEW_AddTask+0xb8>
    return;
 8008d0a:	bf00      	nop

}
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	0800c0a8 	.word	0x0800c0a8
 8008d18:	200050fc 	.word	0x200050fc
 8008d1c:	0800c0b0 	.word	0x0800c0b0
 8008d20:	2000505c 	.word	0x2000505c

08008d24 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b08a      	sub	sp, #40	@ 0x28
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	607a      	str	r2, [r7, #4]
 8008d30:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8008d32:	f107 0314 	add.w	r3, r7, #20
 8008d36:	2214      	movs	r2, #20
 8008d38:	2100      	movs	r1, #0
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f002 f94d 	bl	800afda <memset>
  TaskInfo.TaskID     = TaskID;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8008d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d52:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8008d54:	f107 0314 	add.w	r3, r7, #20
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 fb53 	bl	800a404 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8008d5e:	bf00      	nop
 8008d60:	3728      	adds	r7, #40	@ 0x28
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
	...

08008d68 <__NVIC_EnableIRQ>:
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	4603      	mov	r3, r0
 8008d70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	db0b      	blt.n	8008d92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d7a:	79fb      	ldrb	r3, [r7, #7]
 8008d7c:	f003 021f 	and.w	r2, r3, #31
 8008d80:	4907      	ldr	r1, [pc, #28]	@ (8008da0 <__NVIC_EnableIRQ+0x38>)
 8008d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d86:	095b      	lsrs	r3, r3, #5
 8008d88:	2001      	movs	r0, #1
 8008d8a:	fa00 f202 	lsl.w	r2, r0, r2
 8008d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008d92:	bf00      	nop
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr
 8008d9e:	bf00      	nop
 8008da0:	e000e100 	.word	0xe000e100

08008da4 <__NVIC_SetPriority>:
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	4603      	mov	r3, r0
 8008dac:	6039      	str	r1, [r7, #0]
 8008dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	db0a      	blt.n	8008dce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	b2da      	uxtb	r2, r3
 8008dbc:	490c      	ldr	r1, [pc, #48]	@ (8008df0 <__NVIC_SetPriority+0x4c>)
 8008dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008dc2:	0112      	lsls	r2, r2, #4
 8008dc4:	b2d2      	uxtb	r2, r2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008dcc:	e00a      	b.n	8008de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	b2da      	uxtb	r2, r3
 8008dd2:	4908      	ldr	r1, [pc, #32]	@ (8008df4 <__NVIC_SetPriority+0x50>)
 8008dd4:	79fb      	ldrb	r3, [r7, #7]
 8008dd6:	f003 030f 	and.w	r3, r3, #15
 8008dda:	3b04      	subs	r3, #4
 8008ddc:	0112      	lsls	r2, r2, #4
 8008dde:	b2d2      	uxtb	r2, r2
 8008de0:	440b      	add	r3, r1
 8008de2:	761a      	strb	r2, [r3, #24]
}
 8008de4:	bf00      	nop
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	e000e100 	.word	0xe000e100
 8008df4:	e000ed00 	.word	0xe000ed00

08008df8 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8008dfe:	f001 fe79 	bl	800aaf4 <SEGGER_SYSVIEW_IsStarted>
 8008e02:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d101      	bne.n	8008e0e <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8008e0a:	f001 f97f 	bl	800a10c <SEGGER_SYSVIEW_Start>
  }
}
 8008e0e:	bf00      	nop
 8008e10:	3708      	adds	r7, #8
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
	...

08008e18 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	4603      	mov	r3, r0
 8008e20:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8008e22:	4b0c      	ldr	r3, [pc, #48]	@ (8008e54 <_cbOnUARTRx+0x3c>)
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d806      	bhi.n	8008e38 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8008e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8008e54 <_cbOnUARTRx+0x3c>)
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	3301      	adds	r3, #1
 8008e30:	b2da      	uxtb	r2, r3
 8008e32:	4b08      	ldr	r3, [pc, #32]	@ (8008e54 <_cbOnUARTRx+0x3c>)
 8008e34:	701a      	strb	r2, [r3, #0]
    goto Done;
 8008e36:	e009      	b.n	8008e4c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8008e38:	f7ff ffde 	bl	8008df8 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8008e3c:	4b05      	ldr	r3, [pc, #20]	@ (8008e54 <_cbOnUARTRx+0x3c>)
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	4618      	mov	r0, r3
 8008e42:	1dfb      	adds	r3, r7, #7
 8008e44:	2201      	movs	r2, #1
 8008e46:	4619      	mov	r1, r3
 8008e48:	f000 fbea 	bl	8009620 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8008e4c:	bf00      	nop
}
 8008e4e:	3708      	adds	r7, #8
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	20000014 	.word	0x20000014

08008e58 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8008e60:	4b14      	ldr	r3, [pc, #80]	@ (8008eb4 <_cbOnUARTTx+0x5c>)
 8008e62:	785b      	ldrb	r3, [r3, #1]
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d80f      	bhi.n	8008e88 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8008e68:	4b12      	ldr	r3, [pc, #72]	@ (8008eb4 <_cbOnUARTTx+0x5c>)
 8008e6a:	785b      	ldrb	r3, [r3, #1]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	4b12      	ldr	r3, [pc, #72]	@ (8008eb8 <_cbOnUARTTx+0x60>)
 8008e70:	5c9a      	ldrb	r2, [r3, r2]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8008e76:	4b0f      	ldr	r3, [pc, #60]	@ (8008eb4 <_cbOnUARTTx+0x5c>)
 8008e78:	785b      	ldrb	r3, [r3, #1]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	b2da      	uxtb	r2, r3
 8008e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008eb4 <_cbOnUARTTx+0x5c>)
 8008e80:	705a      	strb	r2, [r3, #1]
    r = 1;
 8008e82:	2301      	movs	r3, #1
 8008e84:	60fb      	str	r3, [r7, #12]
    goto Done;
 8008e86:	e00f      	b.n	8008ea8 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8008e88:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb4 <_cbOnUARTTx+0x5c>)
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	6879      	ldr	r1, [r7, #4]
 8008e90:	4618      	mov	r0, r3
 8008e92:	f000 fa19 	bl	80092c8 <SEGGER_RTT_ReadUpBufferNoLock>
 8008e96:	4603      	mov	r3, r0
 8008e98:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	da02      	bge.n	8008ea6 <_cbOnUARTTx+0x4e>
    r = 0;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	60fb      	str	r3, [r7, #12]
 8008ea4:	e000      	b.n	8008ea8 <_cbOnUARTTx+0x50>
  }
Done:
 8008ea6:	bf00      	nop
  return r;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3710      	adds	r7, #16
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop
 8008eb4:	20000014 	.word	0x20000014
 8008eb8:	0800cf98 	.word	0x0800cf98

08008ebc <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8008ec4:	4a04      	ldr	r2, [pc, #16]	@ (8008ed8 <SEGGER_UART_init+0x1c>)
 8008ec6:	4905      	ldr	r1, [pc, #20]	@ (8008edc <SEGGER_UART_init+0x20>)
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f000 f863 	bl	8008f94 <HIF_UART_Init>
}
 8008ece:	bf00      	nop
 8008ed0:	3708      	adds	r7, #8
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	08008e19 	.word	0x08008e19
 8008edc:	08008e59 	.word	0x08008e59

08008ee0 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8008ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8008f60 <USART2_IRQHandler+0x80>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f003 0320 	and.w	r3, r3, #32
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d011      	beq.n	8008f1a <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8008ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8008f64 <USART2_IRQHandler+0x84>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f003 030b 	and.w	r3, r3, #11
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d108      	bne.n	8008f1a <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8008f08:	4b17      	ldr	r3, [pc, #92]	@ (8008f68 <USART2_IRQHandler+0x88>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d004      	beq.n	8008f1a <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8008f10:	4b15      	ldr	r3, [pc, #84]	@ (8008f68 <USART2_IRQHandler+0x88>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	79fa      	ldrb	r2, [r7, #7]
 8008f16:	4610      	mov	r0, r2
 8008f18:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d01a      	beq.n	8008f5a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8008f24:	4b11      	ldr	r3, [pc, #68]	@ (8008f6c <USART2_IRQHandler+0x8c>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d015      	beq.n	8008f58 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8008f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8008f6c <USART2_IRQHandler+0x8c>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	1dfa      	adds	r2, r7, #7
 8008f32:	4610      	mov	r0, r2
 8008f34:	4798      	blx	r3
 8008f36:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d106      	bne.n	8008f4c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8008f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8008f70 <USART2_IRQHandler+0x90>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a0b      	ldr	r2, [pc, #44]	@ (8008f70 <USART2_IRQHandler+0x90>)
 8008f44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f48:	6013      	str	r3, [r2, #0]
 8008f4a:	e006      	b.n	8008f5a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8008f4c:	4b04      	ldr	r3, [pc, #16]	@ (8008f60 <USART2_IRQHandler+0x80>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8008f50:	79fa      	ldrb	r2, [r7, #7]
 8008f52:	4b04      	ldr	r3, [pc, #16]	@ (8008f64 <USART2_IRQHandler+0x84>)
 8008f54:	601a      	str	r2, [r3, #0]
 8008f56:	e000      	b.n	8008f5a <USART2_IRQHandler+0x7a>
      return;
 8008f58:	bf00      	nop
    }
  }
}
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	40004400 	.word	0x40004400
 8008f64:	40004404 	.word	0x40004404
 8008f68:	20005100 	.word	0x20005100
 8008f6c:	20005104 	.word	0x20005104
 8008f70:	4000440c 	.word	0x4000440c

08008f74 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8008f74:	b480      	push	{r7}
 8008f76:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8008f78:	4b05      	ldr	r3, [pc, #20]	@ (8008f90 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a04      	ldr	r2, [pc, #16]	@ (8008f90 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8008f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f82:	6013      	str	r3, [r2, #0]
}
 8008f84:	bf00      	nop
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop
 8008f90:	4000440c 	.word	0x4000440c

08008f94 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b086      	sub	sp, #24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8008fa0:	4b2e      	ldr	r3, [pc, #184]	@ (800905c <HIF_UART_Init+0xc8>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	4a2d      	ldr	r2, [pc, #180]	@ (800905c <HIF_UART_Init+0xc8>)
 8008fa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008faa:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8008fac:	4b2c      	ldr	r3, [pc, #176]	@ (8009060 <HIF_UART_Init+0xcc>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a2b      	ldr	r2, [pc, #172]	@ (8009060 <HIF_UART_Init+0xcc>)
 8008fb2:	f043 0301 	orr.w	r3, r3, #1
 8008fb6:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8008fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8009064 <HIF_UART_Init+0xd0>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fc4:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8008fcc:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8008fce:	4a25      	ldr	r2, [pc, #148]	@ (8009064 <HIF_UART_Init+0xd0>)
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8008fd4:	4b24      	ldr	r3, [pc, #144]	@ (8009068 <HIF_UART_Init+0xd4>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fe0:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8008fe8:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8008fea:	4a1f      	ldr	r2, [pc, #124]	@ (8009068 <HIF_UART_Init+0xd4>)
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8008ff0:	4b1e      	ldr	r3, [pc, #120]	@ (800906c <HIF_UART_Init+0xd8>)
 8008ff2:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8008ff6:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8008ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8009070 <HIF_UART_Init+0xdc>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8008ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8009074 <HIF_UART_Init+0xe0>)
 8009000:	2280      	movs	r2, #128	@ 0x80
 8009002:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	00db      	lsls	r3, r3, #3
 8009008:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 800900a:	4a1b      	ldr	r2, [pc, #108]	@ (8009078 <HIF_UART_Init+0xe4>)
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009012:	3301      	adds	r3, #1
 8009014:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	085b      	lsrs	r3, r3, #1
 800901a:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009022:	d302      	bcc.n	800902a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8009024:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8009028:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d004      	beq.n	800903a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	011b      	lsls	r3, r3, #4
 8009034:	4a11      	ldr	r2, [pc, #68]	@ (800907c <HIF_UART_Init+0xe8>)
 8009036:	b29b      	uxth	r3, r3
 8009038:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 800903a:	4a11      	ldr	r2, [pc, #68]	@ (8009080 <HIF_UART_Init+0xec>)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8009040:	4a10      	ldr	r2, [pc, #64]	@ (8009084 <HIF_UART_Init+0xf0>)
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8009046:	2106      	movs	r1, #6
 8009048:	2026      	movs	r0, #38	@ 0x26
 800904a:	f7ff feab 	bl	8008da4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 800904e:	2026      	movs	r0, #38	@ 0x26
 8009050:	f7ff fe8a 	bl	8008d68 <__NVIC_EnableIRQ>
}
 8009054:	bf00      	nop
 8009056:	3718      	adds	r7, #24
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}
 800905c:	40023840 	.word	0x40023840
 8009060:	40023830 	.word	0x40023830
 8009064:	40020020 	.word	0x40020020
 8009068:	40020000 	.word	0x40020000
 800906c:	4000440c 	.word	0x4000440c
 8009070:	40004410 	.word	0x40004410
 8009074:	40004414 	.word	0x40004414
 8009078:	0501bd00 	.word	0x0501bd00
 800907c:	40004408 	.word	0x40004408
 8009080:	20005100 	.word	0x20005100
 8009084:	20005104 	.word	0x20005104

08009088 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800908e:	4b24      	ldr	r3, [pc, #144]	@ (8009120 <_DoInit+0x98>)
 8009090:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2203      	movs	r2, #3
 8009096:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2203      	movs	r2, #3
 800909c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a20      	ldr	r2, [pc, #128]	@ (8009124 <_DoInit+0x9c>)
 80090a2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a20      	ldr	r2, [pc, #128]	@ (8009128 <_DoInit+0xa0>)
 80090a8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80090b0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a17      	ldr	r2, [pc, #92]	@ (8009124 <_DoInit+0x9c>)
 80090c8:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4a17      	ldr	r2, [pc, #92]	@ (800912c <_DoInit+0xa4>)
 80090ce:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2210      	movs	r2, #16
 80090d4:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2200      	movs	r2, #0
 80090da:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2200      	movs	r2, #0
 80090e0:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	3307      	adds	r3, #7
 80090ec:	4a10      	ldr	r2, [pc, #64]	@ (8009130 <_DoInit+0xa8>)
 80090ee:	6810      	ldr	r0, [r2, #0]
 80090f0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80090f2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009134 <_DoInit+0xac>)
 80090fa:	6810      	ldr	r0, [r2, #0]
 80090fc:	6018      	str	r0, [r3, #0]
 80090fe:	8891      	ldrh	r1, [r2, #4]
 8009100:	7992      	ldrb	r2, [r2, #6]
 8009102:	8099      	strh	r1, [r3, #4]
 8009104:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009106:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2220      	movs	r2, #32
 800910e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009110:	f3bf 8f5f 	dmb	sy
}
 8009114:	bf00      	nop
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr
 8009120:	20005108 	.word	0x20005108
 8009124:	0800c100 	.word	0x0800c100
 8009128:	200051b0 	.word	0x200051b0
 800912c:	200055b0 	.word	0x200055b0
 8009130:	0800c10c 	.word	0x0800c10c
 8009134:	0800c110 	.word	0x0800c110

08009138 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8009138:	b580      	push	{r7, lr}
 800913a:	b08a      	sub	sp, #40	@ 0x28
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8009144:	2300      	movs	r3, #0
 8009146:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	691b      	ldr	r3, [r3, #16]
 8009152:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8009154:	69ba      	ldr	r2, [r7, #24]
 8009156:	69fb      	ldr	r3, [r7, #28]
 8009158:	429a      	cmp	r2, r3
 800915a:	d905      	bls.n	8009168 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800915c:	69ba      	ldr	r2, [r7, #24]
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	3b01      	subs	r3, #1
 8009164:	627b      	str	r3, [r7, #36]	@ 0x24
 8009166:	e007      	b.n	8009178 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	689a      	ldr	r2, [r3, #8]
 800916c:	69b9      	ldr	r1, [r7, #24]
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	1acb      	subs	r3, r1, r3
 8009172:	4413      	add	r3, r2
 8009174:	3b01      	subs	r3, #1
 8009176:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	689a      	ldr	r2, [r3, #8]
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	1ad3      	subs	r3, r2, r3
 8009180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009182:	4293      	cmp	r3, r2
 8009184:	bf28      	it	cs
 8009186:	4613      	movcs	r3, r2
 8009188:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800918a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	4293      	cmp	r3, r2
 8009190:	bf28      	it	cs
 8009192:	4613      	movcs	r3, r2
 8009194:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	685a      	ldr	r2, [r3, #4]
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	4413      	add	r3, r2
 800919e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80091a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091a2:	68b9      	ldr	r1, [r7, #8]
 80091a4:	6978      	ldr	r0, [r7, #20]
 80091a6:	f001 fff0 	bl	800b18a <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80091aa:	6a3a      	ldr	r2, [r7, #32]
 80091ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ae:	4413      	add	r3, r2
 80091b0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80091b2:	68ba      	ldr	r2, [r7, #8]
 80091b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b6:	4413      	add	r3, r2
 80091b8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091be:	1ad3      	subs	r3, r2, r3
 80091c0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80091c2:	69fa      	ldr	r2, [r7, #28]
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	4413      	add	r3, r2
 80091c8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	69fa      	ldr	r2, [r7, #28]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d101      	bne.n	80091d8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 80091d4:	2300      	movs	r3, #0
 80091d6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80091d8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	69fa      	ldr	r2, [r7, #28]
 80091e0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1b2      	bne.n	800914e <_WriteBlocking+0x16>
  return NumBytesWritten;
 80091e8:	6a3b      	ldr	r3, [r7, #32]
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3728      	adds	r7, #40	@ 0x28
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b088      	sub	sp, #32
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	60f8      	str	r0, [r7, #12]
 80091fa:	60b9      	str	r1, [r7, #8]
 80091fc:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	689a      	ldr	r2, [r3, #8]
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800920e:	69ba      	ldr	r2, [r7, #24]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	429a      	cmp	r2, r3
 8009214:	d911      	bls.n	800923a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	685a      	ldr	r2, [r3, #4]
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	4413      	add	r3, r2
 800921e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	68b9      	ldr	r1, [r7, #8]
 8009224:	6938      	ldr	r0, [r7, #16]
 8009226:	f001 ffb0 	bl	800b18a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800922a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800922e:	69fa      	ldr	r2, [r7, #28]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	441a      	add	r2, r3
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8009238:	e01f      	b.n	800927a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800923a:	69bb      	ldr	r3, [r7, #24]
 800923c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	685a      	ldr	r2, [r3, #4]
 8009242:	69fb      	ldr	r3, [r7, #28]
 8009244:	4413      	add	r3, r2
 8009246:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8009248:	697a      	ldr	r2, [r7, #20]
 800924a:	68b9      	ldr	r1, [r7, #8]
 800924c:	6938      	ldr	r0, [r7, #16]
 800924e:	f001 ff9c 	bl	800b18a <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	1ad3      	subs	r3, r2, r3
 8009258:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8009260:	68ba      	ldr	r2, [r7, #8]
 8009262:	69bb      	ldr	r3, [r7, #24]
 8009264:	4413      	add	r3, r2
 8009266:	697a      	ldr	r2, [r7, #20]
 8009268:	4619      	mov	r1, r3
 800926a:	6938      	ldr	r0, [r7, #16]
 800926c:	f001 ff8d 	bl	800b18a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009270:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	60da      	str	r2, [r3, #12]
}
 800927a:	bf00      	nop
 800927c:	3720      	adds	r7, #32
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8009282:	b480      	push	{r7}
 8009284:	b087      	sub	sp, #28
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8009296:	693a      	ldr	r2, [r7, #16]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	429a      	cmp	r2, r3
 800929c:	d808      	bhi.n	80092b0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	689a      	ldr	r2, [r3, #8]
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	1ad2      	subs	r2, r2, r3
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	4413      	add	r3, r2
 80092aa:	3b01      	subs	r3, #1
 80092ac:	617b      	str	r3, [r7, #20]
 80092ae:	e004      	b.n	80092ba <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80092b0:	693a      	ldr	r2, [r7, #16]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	3b01      	subs	r3, #1
 80092b8:	617b      	str	r3, [r7, #20]
  }
  return r;
 80092ba:	697b      	ldr	r3, [r7, #20]
}
 80092bc:	4618      	mov	r0, r3
 80092be:	371c      	adds	r7, #28
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b08c      	sub	sp, #48	@ 0x30
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	60b9      	str	r1, [r7, #8]
 80092d2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 80092d4:	4b3e      	ldr	r3, [pc, #248]	@ (80093d0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80092d6:	623b      	str	r3, [r7, #32]
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d101      	bne.n	80092e6 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80092e2:	f7ff fed1 	bl	8009088 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	1c5a      	adds	r2, r3, #1
 80092ea:	4613      	mov	r3, r2
 80092ec:	005b      	lsls	r3, r3, #1
 80092ee:	4413      	add	r3, r2
 80092f0:	00db      	lsls	r3, r3, #3
 80092f2:	4a37      	ldr	r2, [pc, #220]	@ (80093d0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80092f4:	4413      	add	r3, r2
 80092f6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8009302:	69fb      	ldr	r3, [r7, #28]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009308:	2300      	movs	r3, #0
 800930a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800930c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	429a      	cmp	r2, r3
 8009312:	d92b      	bls.n	800936c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009314:	69fb      	ldr	r3, [r7, #28]
 8009316:	689a      	ldr	r2, [r3, #8]
 8009318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800931a:	1ad3      	subs	r3, r2, r3
 800931c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4293      	cmp	r3, r2
 8009324:	bf28      	it	cs
 8009326:	4613      	movcs	r3, r2
 8009328:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800932a:	69fb      	ldr	r3, [r7, #28]
 800932c:	685a      	ldr	r2, [r3, #4]
 800932e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009330:	4413      	add	r3, r2
 8009332:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009334:	697a      	ldr	r2, [r7, #20]
 8009336:	6939      	ldr	r1, [r7, #16]
 8009338:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800933a:	f001 ff26 	bl	800b18a <memcpy>
    NumBytesRead += NumBytesRem;
 800933e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	4413      	add	r3, r2
 8009344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	4413      	add	r3, r2
 800934c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	1ad3      	subs	r3, r2, r3
 8009354:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009356:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	4413      	add	r3, r2
 800935c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800935e:	69fb      	ldr	r3, [r7, #28]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009364:	429a      	cmp	r2, r3
 8009366:	d101      	bne.n	800936c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8009368:	2300      	movs	r3, #0
 800936a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800936c:	69ba      	ldr	r2, [r7, #24]
 800936e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009374:	697a      	ldr	r2, [r7, #20]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4293      	cmp	r3, r2
 800937a:	bf28      	it	cs
 800937c:	4613      	movcs	r3, r2
 800937e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d019      	beq.n	80093ba <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	685a      	ldr	r2, [r3, #4]
 800938a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800938c:	4413      	add	r3, r2
 800938e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009390:	697a      	ldr	r2, [r7, #20]
 8009392:	6939      	ldr	r1, [r7, #16]
 8009394:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009396:	f001 fef8 	bl	800b18a <memcpy>
    NumBytesRead += NumBytesRem;
 800939a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	4413      	add	r3, r2
 80093a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80093a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	4413      	add	r3, r2
 80093a8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80093aa:	687a      	ldr	r2, [r7, #4]
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	1ad3      	subs	r3, r2, r3
 80093b0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80093b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	4413      	add	r3, r2
 80093b8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80093ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d002      	beq.n	80093c6 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80093c0:	69fb      	ldr	r3, [r7, #28]
 80093c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80093c4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80093c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3730      	adds	r7, #48	@ 0x30
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}
 80093d0:	20005108 	.word	0x20005108

080093d4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b08c      	sub	sp, #48	@ 0x30
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80093e0:	4b3e      	ldr	r3, [pc, #248]	@ (80094dc <SEGGER_RTT_ReadNoLock+0x108>)
 80093e2:	623b      	str	r3, [r7, #32]
 80093e4:	6a3b      	ldr	r3, [r7, #32]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <SEGGER_RTT_ReadNoLock+0x1e>
 80093ee:	f7ff fe4b 	bl	8009088 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80093f2:	68fa      	ldr	r2, [r7, #12]
 80093f4:	4613      	mov	r3, r2
 80093f6:	005b      	lsls	r3, r3, #1
 80093f8:	4413      	add	r3, r2
 80093fa:	00db      	lsls	r3, r3, #3
 80093fc:	3360      	adds	r3, #96	@ 0x60
 80093fe:	4a37      	ldr	r2, [pc, #220]	@ (80094dc <SEGGER_RTT_ReadNoLock+0x108>)
 8009400:	4413      	add	r3, r2
 8009402:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800940e:	69fb      	ldr	r3, [r7, #28]
 8009410:	68db      	ldr	r3, [r3, #12]
 8009412:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009414:	2300      	movs	r3, #0
 8009416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8009418:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	429a      	cmp	r2, r3
 800941e:	d92b      	bls.n	8009478 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	689a      	ldr	r2, [r3, #8]
 8009424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800942a:	697a      	ldr	r2, [r7, #20]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4293      	cmp	r3, r2
 8009430:	bf28      	it	cs
 8009432:	4613      	movcs	r3, r2
 8009434:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	685a      	ldr	r2, [r3, #4]
 800943a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800943c:	4413      	add	r3, r2
 800943e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009440:	697a      	ldr	r2, [r7, #20]
 8009442:	6939      	ldr	r1, [r7, #16]
 8009444:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009446:	f001 fea0 	bl	800b18a <memcpy>
    NumBytesRead += NumBytesRem;
 800944a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	4413      	add	r3, r2
 8009450:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	4413      	add	r3, r2
 8009458:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	1ad3      	subs	r3, r2, r3
 8009460:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009462:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	4413      	add	r3, r2
 8009468:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800946a:	69fb      	ldr	r3, [r7, #28]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009470:	429a      	cmp	r2, r3
 8009472:	d101      	bne.n	8009478 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8009474:	2300      	movs	r3, #0
 8009476:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009478:	69ba      	ldr	r2, [r7, #24]
 800947a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947c:	1ad3      	subs	r3, r2, r3
 800947e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009480:	697a      	ldr	r2, [r7, #20]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4293      	cmp	r3, r2
 8009486:	bf28      	it	cs
 8009488:	4613      	movcs	r3, r2
 800948a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d019      	beq.n	80094c6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	685a      	ldr	r2, [r3, #4]
 8009496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009498:	4413      	add	r3, r2
 800949a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800949c:	697a      	ldr	r2, [r7, #20]
 800949e:	6939      	ldr	r1, [r7, #16]
 80094a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094a2:	f001 fe72 	bl	800b18a <memcpy>
    NumBytesRead += NumBytesRem;
 80094a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	4413      	add	r3, r2
 80094ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80094ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	4413      	add	r3, r2
 80094b4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80094b6:	687a      	ldr	r2, [r7, #4]
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	1ad3      	subs	r3, r2, r3
 80094bc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80094be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	4413      	add	r3, r2
 80094c4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80094c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d002      	beq.n	80094d2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094d0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80094d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3730      	adds	r7, #48	@ 0x30
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	20005108 	.word	0x20005108

080094e0 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b088      	sub	sp, #32
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	4613      	mov	r3, r2
 80094f4:	005b      	lsls	r3, r3, #1
 80094f6:	4413      	add	r3, r2
 80094f8:	00db      	lsls	r3, r3, #3
 80094fa:	3360      	adds	r3, #96	@ 0x60
 80094fc:	4a1f      	ldr	r2, [pc, #124]	@ (800957c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80094fe:	4413      	add	r3, r2
 8009500:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	2b02      	cmp	r3, #2
 8009508:	d029      	beq.n	800955e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800950a:	2b02      	cmp	r3, #2
 800950c:	d82e      	bhi.n	800956c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800950e:	2b00      	cmp	r3, #0
 8009510:	d002      	beq.n	8009518 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8009512:	2b01      	cmp	r3, #1
 8009514:	d013      	beq.n	800953e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8009516:	e029      	b.n	800956c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009518:	6978      	ldr	r0, [r7, #20]
 800951a:	f7ff feb2 	bl	8009282 <_GetAvailWriteSpace>
 800951e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	429a      	cmp	r2, r3
 8009526:	d202      	bcs.n	800952e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8009528:	2300      	movs	r3, #0
 800952a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800952c:	e021      	b.n	8009572 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8009532:	687a      	ldr	r2, [r7, #4]
 8009534:	69b9      	ldr	r1, [r7, #24]
 8009536:	6978      	ldr	r0, [r7, #20]
 8009538:	f7ff fe5b 	bl	80091f2 <_WriteNoCheck>
    break;
 800953c:	e019      	b.n	8009572 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800953e:	6978      	ldr	r0, [r7, #20]
 8009540:	f7ff fe9f 	bl	8009282 <_GetAvailWriteSpace>
 8009544:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	4293      	cmp	r3, r2
 800954c:	bf28      	it	cs
 800954e:	4613      	movcs	r3, r2
 8009550:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8009552:	69fa      	ldr	r2, [r7, #28]
 8009554:	69b9      	ldr	r1, [r7, #24]
 8009556:	6978      	ldr	r0, [r7, #20]
 8009558:	f7ff fe4b 	bl	80091f2 <_WriteNoCheck>
    break;
 800955c:	e009      	b.n	8009572 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	69b9      	ldr	r1, [r7, #24]
 8009562:	6978      	ldr	r0, [r7, #20]
 8009564:	f7ff fde8 	bl	8009138 <_WriteBlocking>
 8009568:	61f8      	str	r0, [r7, #28]
    break;
 800956a:	e002      	b.n	8009572 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 800956c:	2300      	movs	r3, #0
 800956e:	61fb      	str	r3, [r7, #28]
    break;
 8009570:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8009572:	69fb      	ldr	r3, [r7, #28]
}
 8009574:	4618      	mov	r0, r3
 8009576:	3720      	adds	r7, #32
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}
 800957c:	20005108 	.word	0x20005108

08009580 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009580:	b580      	push	{r7, lr}
 8009582:	b088      	sub	sp, #32
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	1c5a      	adds	r2, r3, #1
 8009594:	4613      	mov	r3, r2
 8009596:	005b      	lsls	r3, r3, #1
 8009598:	4413      	add	r3, r2
 800959a:	00db      	lsls	r3, r3, #3
 800959c:	4a1f      	ldr	r2, [pc, #124]	@ (800961c <SEGGER_RTT_WriteNoLock+0x9c>)
 800959e:	4413      	add	r3, r2
 80095a0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	695b      	ldr	r3, [r3, #20]
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d029      	beq.n	80095fe <SEGGER_RTT_WriteNoLock+0x7e>
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d82e      	bhi.n	800960c <SEGGER_RTT_WriteNoLock+0x8c>
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d002      	beq.n	80095b8 <SEGGER_RTT_WriteNoLock+0x38>
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d013      	beq.n	80095de <SEGGER_RTT_WriteNoLock+0x5e>
 80095b6:	e029      	b.n	800960c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80095b8:	6978      	ldr	r0, [r7, #20]
 80095ba:	f7ff fe62 	bl	8009282 <_GetAvailWriteSpace>
 80095be:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d202      	bcs.n	80095ce <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80095c8:	2300      	movs	r3, #0
 80095ca:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80095cc:	e021      	b.n	8009612 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80095d2:	687a      	ldr	r2, [r7, #4]
 80095d4:	69b9      	ldr	r1, [r7, #24]
 80095d6:	6978      	ldr	r0, [r7, #20]
 80095d8:	f7ff fe0b 	bl	80091f2 <_WriteNoCheck>
    break;
 80095dc:	e019      	b.n	8009612 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80095de:	6978      	ldr	r0, [r7, #20]
 80095e0:	f7ff fe4f 	bl	8009282 <_GetAvailWriteSpace>
 80095e4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	4293      	cmp	r3, r2
 80095ec:	bf28      	it	cs
 80095ee:	4613      	movcs	r3, r2
 80095f0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80095f2:	69fa      	ldr	r2, [r7, #28]
 80095f4:	69b9      	ldr	r1, [r7, #24]
 80095f6:	6978      	ldr	r0, [r7, #20]
 80095f8:	f7ff fdfb 	bl	80091f2 <_WriteNoCheck>
    break;
 80095fc:	e009      	b.n	8009612 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	69b9      	ldr	r1, [r7, #24]
 8009602:	6978      	ldr	r0, [r7, #20]
 8009604:	f7ff fd98 	bl	8009138 <_WriteBlocking>
 8009608:	61f8      	str	r0, [r7, #28]
    break;
 800960a:	e002      	b.n	8009612 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800960c:	2300      	movs	r3, #0
 800960e:	61fb      	str	r3, [r7, #28]
    break;
 8009610:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8009612:	69fb      	ldr	r3, [r7, #28]
}
 8009614:	4618      	mov	r0, r3
 8009616:	3720      	adds	r7, #32
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	20005108 	.word	0x20005108

08009620 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009620:	b580      	push	{r7, lr}
 8009622:	b088      	sub	sp, #32
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800962c:	4b0e      	ldr	r3, [pc, #56]	@ (8009668 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800962e:	61fb      	str	r3, [r7, #28]
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	b2db      	uxtb	r3, r3
 8009636:	2b00      	cmp	r3, #0
 8009638:	d101      	bne.n	800963e <SEGGER_RTT_WriteDownBuffer+0x1e>
 800963a:	f7ff fd25 	bl	8009088 <_DoInit>
  SEGGER_RTT_LOCK();
 800963e:	f3ef 8311 	mrs	r3, BASEPRI
 8009642:	f04f 0120 	mov.w	r1, #32
 8009646:	f381 8811 	msr	BASEPRI, r1
 800964a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800964c:	687a      	ldr	r2, [r7, #4]
 800964e:	68b9      	ldr	r1, [r7, #8]
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f7ff ff45 	bl	80094e0 <SEGGER_RTT_WriteDownBufferNoLock>
 8009656:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800965e:	697b      	ldr	r3, [r7, #20]
}
 8009660:	4618      	mov	r0, r3
 8009662:	3720      	adds	r7, #32
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}
 8009668:	20005108 	.word	0x20005108

0800966c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800966c:	b580      	push	{r7, lr}
 800966e:	b088      	sub	sp, #32
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8009678:	4b0e      	ldr	r3, [pc, #56]	@ (80096b4 <SEGGER_RTT_Write+0x48>)
 800967a:	61fb      	str	r3, [r7, #28]
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b00      	cmp	r3, #0
 8009684:	d101      	bne.n	800968a <SEGGER_RTT_Write+0x1e>
 8009686:	f7ff fcff 	bl	8009088 <_DoInit>
  SEGGER_RTT_LOCK();
 800968a:	f3ef 8311 	mrs	r3, BASEPRI
 800968e:	f04f 0120 	mov.w	r1, #32
 8009692:	f381 8811 	msr	BASEPRI, r1
 8009696:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	68b9      	ldr	r1, [r7, #8]
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f7ff ff6f 	bl	8009580 <SEGGER_RTT_WriteNoLock>
 80096a2:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80096a4:	69bb      	ldr	r3, [r7, #24]
 80096a6:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80096aa:	697b      	ldr	r3, [r7, #20]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3720      	adds	r7, #32
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	20005108 	.word	0x20005108

080096b8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b088      	sub	sp, #32
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	607a      	str	r2, [r7, #4]
 80096c4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80096c6:	4b3d      	ldr	r3, [pc, #244]	@ (80097bc <SEGGER_RTT_AllocUpBuffer+0x104>)
 80096c8:	61bb      	str	r3, [r7, #24]
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d101      	bne.n	80096d8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80096d4:	f7ff fcd8 	bl	8009088 <_DoInit>
  SEGGER_RTT_LOCK();
 80096d8:	f3ef 8311 	mrs	r3, BASEPRI
 80096dc:	f04f 0120 	mov.w	r1, #32
 80096e0:	f381 8811 	msr	BASEPRI, r1
 80096e4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80096e6:	4b35      	ldr	r3, [pc, #212]	@ (80097bc <SEGGER_RTT_AllocUpBuffer+0x104>)
 80096e8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80096ea:	2300      	movs	r3, #0
 80096ec:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80096ee:	6939      	ldr	r1, [r7, #16]
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	1c5a      	adds	r2, r3, #1
 80096f4:	4613      	mov	r3, r2
 80096f6:	005b      	lsls	r3, r3, #1
 80096f8:	4413      	add	r3, r2
 80096fa:	00db      	lsls	r3, r3, #3
 80096fc:	440b      	add	r3, r1
 80096fe:	3304      	adds	r3, #4
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d008      	beq.n	8009718 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	3301      	adds	r3, #1
 800970a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	69fa      	ldr	r2, [r7, #28]
 8009712:	429a      	cmp	r2, r3
 8009714:	dbeb      	blt.n	80096ee <SEGGER_RTT_AllocUpBuffer+0x36>
 8009716:	e000      	b.n	800971a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8009718:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	69fa      	ldr	r2, [r7, #28]
 8009720:	429a      	cmp	r2, r3
 8009722:	da3f      	bge.n	80097a4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009724:	6939      	ldr	r1, [r7, #16]
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	1c5a      	adds	r2, r3, #1
 800972a:	4613      	mov	r3, r2
 800972c:	005b      	lsls	r3, r3, #1
 800972e:	4413      	add	r3, r2
 8009730:	00db      	lsls	r3, r3, #3
 8009732:	440b      	add	r3, r1
 8009734:	68fa      	ldr	r2, [r7, #12]
 8009736:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009738:	6939      	ldr	r1, [r7, #16]
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	1c5a      	adds	r2, r3, #1
 800973e:	4613      	mov	r3, r2
 8009740:	005b      	lsls	r3, r3, #1
 8009742:	4413      	add	r3, r2
 8009744:	00db      	lsls	r3, r3, #3
 8009746:	440b      	add	r3, r1
 8009748:	3304      	adds	r3, #4
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800974e:	6939      	ldr	r1, [r7, #16]
 8009750:	69fa      	ldr	r2, [r7, #28]
 8009752:	4613      	mov	r3, r2
 8009754:	005b      	lsls	r3, r3, #1
 8009756:	4413      	add	r3, r2
 8009758:	00db      	lsls	r3, r3, #3
 800975a:	440b      	add	r3, r1
 800975c:	3320      	adds	r3, #32
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8009762:	6939      	ldr	r1, [r7, #16]
 8009764:	69fa      	ldr	r2, [r7, #28]
 8009766:	4613      	mov	r3, r2
 8009768:	005b      	lsls	r3, r3, #1
 800976a:	4413      	add	r3, r2
 800976c:	00db      	lsls	r3, r3, #3
 800976e:	440b      	add	r3, r1
 8009770:	3328      	adds	r3, #40	@ 0x28
 8009772:	2200      	movs	r2, #0
 8009774:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8009776:	6939      	ldr	r1, [r7, #16]
 8009778:	69fa      	ldr	r2, [r7, #28]
 800977a:	4613      	mov	r3, r2
 800977c:	005b      	lsls	r3, r3, #1
 800977e:	4413      	add	r3, r2
 8009780:	00db      	lsls	r3, r3, #3
 8009782:	440b      	add	r3, r1
 8009784:	3324      	adds	r3, #36	@ 0x24
 8009786:	2200      	movs	r2, #0
 8009788:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800978a:	6939      	ldr	r1, [r7, #16]
 800978c:	69fa      	ldr	r2, [r7, #28]
 800978e:	4613      	mov	r3, r2
 8009790:	005b      	lsls	r3, r3, #1
 8009792:	4413      	add	r3, r2
 8009794:	00db      	lsls	r3, r3, #3
 8009796:	440b      	add	r3, r1
 8009798:	332c      	adds	r3, #44	@ 0x2c
 800979a:	683a      	ldr	r2, [r7, #0]
 800979c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800979e:	f3bf 8f5f 	dmb	sy
 80097a2:	e002      	b.n	80097aa <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80097a4:	f04f 33ff 	mov.w	r3, #4294967295
 80097a8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80097b0:	69fb      	ldr	r3, [r7, #28]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3720      	adds	r7, #32
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	20005108 	.word	0x20005108

080097c0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b088      	sub	sp, #32
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
 80097cc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80097ce:	4b33      	ldr	r3, [pc, #204]	@ (800989c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80097d0:	61bb      	str	r3, [r7, #24]
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d101      	bne.n	80097e0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80097dc:	f7ff fc54 	bl	8009088 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80097e0:	4b2e      	ldr	r3, [pc, #184]	@ (800989c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80097e2:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	695b      	ldr	r3, [r3, #20]
 80097e8:	461a      	mov	r2, r3
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d24d      	bcs.n	800988c <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80097f0:	f3ef 8311 	mrs	r3, BASEPRI
 80097f4:	f04f 0120 	mov.w	r1, #32
 80097f8:	f381 8811 	msr	BASEPRI, r1
 80097fc:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d031      	beq.n	8009868 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8009804:	6979      	ldr	r1, [r7, #20]
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	4613      	mov	r3, r2
 800980a:	005b      	lsls	r3, r3, #1
 800980c:	4413      	add	r3, r2
 800980e:	00db      	lsls	r3, r3, #3
 8009810:	440b      	add	r3, r1
 8009812:	3360      	adds	r3, #96	@ 0x60
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8009818:	6979      	ldr	r1, [r7, #20]
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	4613      	mov	r3, r2
 800981e:	005b      	lsls	r3, r3, #1
 8009820:	4413      	add	r3, r2
 8009822:	00db      	lsls	r3, r3, #3
 8009824:	440b      	add	r3, r1
 8009826:	3364      	adds	r3, #100	@ 0x64
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 800982c:	6979      	ldr	r1, [r7, #20]
 800982e:	68fa      	ldr	r2, [r7, #12]
 8009830:	4613      	mov	r3, r2
 8009832:	005b      	lsls	r3, r3, #1
 8009834:	4413      	add	r3, r2
 8009836:	00db      	lsls	r3, r3, #3
 8009838:	440b      	add	r3, r1
 800983a:	3368      	adds	r3, #104	@ 0x68
 800983c:	683a      	ldr	r2, [r7, #0]
 800983e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8009840:	6979      	ldr	r1, [r7, #20]
 8009842:	68fa      	ldr	r2, [r7, #12]
 8009844:	4613      	mov	r3, r2
 8009846:	005b      	lsls	r3, r3, #1
 8009848:	4413      	add	r3, r2
 800984a:	00db      	lsls	r3, r3, #3
 800984c:	440b      	add	r3, r1
 800984e:	3370      	adds	r3, #112	@ 0x70
 8009850:	2200      	movs	r2, #0
 8009852:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8009854:	6979      	ldr	r1, [r7, #20]
 8009856:	68fa      	ldr	r2, [r7, #12]
 8009858:	4613      	mov	r3, r2
 800985a:	005b      	lsls	r3, r3, #1
 800985c:	4413      	add	r3, r2
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	440b      	add	r3, r1
 8009862:	336c      	adds	r3, #108	@ 0x6c
 8009864:	2200      	movs	r2, #0
 8009866:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8009868:	6979      	ldr	r1, [r7, #20]
 800986a:	68fa      	ldr	r2, [r7, #12]
 800986c:	4613      	mov	r3, r2
 800986e:	005b      	lsls	r3, r3, #1
 8009870:	4413      	add	r3, r2
 8009872:	00db      	lsls	r3, r3, #3
 8009874:	440b      	add	r3, r1
 8009876:	3374      	adds	r3, #116	@ 0x74
 8009878:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800987a:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800987c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8009886:	2300      	movs	r3, #0
 8009888:	61fb      	str	r3, [r7, #28]
 800988a:	e002      	b.n	8009892 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 800988c:	f04f 33ff 	mov.w	r3, #4294967295
 8009890:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8009892:	69fb      	ldr	r3, [r7, #28]
}
 8009894:	4618      	mov	r0, r3
 8009896:	3720      	adds	r7, #32
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}
 800989c:	20005108 	.word	0x20005108

080098a0 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80098a0:	b480      	push	{r7}
 80098a2:	b087      	sub	sp, #28
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80098ac:	2300      	movs	r3, #0
 80098ae:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80098b0:	e002      	b.n	80098b8 <_EncodeStr+0x18>
    Len++;
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	3301      	adds	r3, #1
 80098b6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80098b8:	68ba      	ldr	r2, [r7, #8]
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	4413      	add	r3, r2
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d1f6      	bne.n	80098b2 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80098c4:	693a      	ldr	r2, [r7, #16]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d901      	bls.n	80098d0 <_EncodeStr+0x30>
    Len = Limit;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	2bfe      	cmp	r3, #254	@ 0xfe
 80098d4:	d806      	bhi.n	80098e4 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	1c5a      	adds	r2, r3, #1
 80098da:	60fa      	str	r2, [r7, #12]
 80098dc:	693a      	ldr	r2, [r7, #16]
 80098de:	b2d2      	uxtb	r2, r2
 80098e0:	701a      	strb	r2, [r3, #0]
 80098e2:	e011      	b.n	8009908 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	1c5a      	adds	r2, r3, #1
 80098e8:	60fa      	str	r2, [r7, #12]
 80098ea:	22ff      	movs	r2, #255	@ 0xff
 80098ec:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	1c5a      	adds	r2, r3, #1
 80098f2:	60fa      	str	r2, [r7, #12]
 80098f4:	693a      	ldr	r2, [r7, #16]
 80098f6:	b2d2      	uxtb	r2, r2
 80098f8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	0a19      	lsrs	r1, r3, #8
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	60fa      	str	r2, [r7, #12]
 8009904:	b2ca      	uxtb	r2, r1
 8009906:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8009908:	2300      	movs	r3, #0
 800990a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800990c:	e00a      	b.n	8009924 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800990e:	68ba      	ldr	r2, [r7, #8]
 8009910:	1c53      	adds	r3, r2, #1
 8009912:	60bb      	str	r3, [r7, #8]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	1c59      	adds	r1, r3, #1
 8009918:	60f9      	str	r1, [r7, #12]
 800991a:	7812      	ldrb	r2, [r2, #0]
 800991c:	701a      	strb	r2, [r3, #0]
    n++;
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	3301      	adds	r3, #1
 8009922:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8009924:	697a      	ldr	r2, [r7, #20]
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	429a      	cmp	r2, r3
 800992a:	d3f0      	bcc.n	800990e <_EncodeStr+0x6e>
  }
  return pPayload;
 800992c:	68fb      	ldr	r3, [r7, #12]
}
 800992e:	4618      	mov	r0, r3
 8009930:	371c      	adds	r7, #28
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr

0800993a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800993a:	b480      	push	{r7}
 800993c:	b083      	sub	sp, #12
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	3304      	adds	r3, #4
}
 8009946:	4618      	mov	r0, r3
 8009948:	370c      	adds	r7, #12
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr
	...

08009954 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800995a:	4b35      	ldr	r3, [pc, #212]	@ (8009a30 <_HandleIncomingPacket+0xdc>)
 800995c:	7e1b      	ldrb	r3, [r3, #24]
 800995e:	4618      	mov	r0, r3
 8009960:	1cfb      	adds	r3, r7, #3
 8009962:	2201      	movs	r2, #1
 8009964:	4619      	mov	r1, r3
 8009966:	f7ff fd35 	bl	80093d4 <SEGGER_RTT_ReadNoLock>
 800996a:	4603      	mov	r3, r0
 800996c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2b00      	cmp	r3, #0
 8009972:	dd59      	ble.n	8009a28 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8009974:	78fb      	ldrb	r3, [r7, #3]
 8009976:	2b80      	cmp	r3, #128	@ 0x80
 8009978:	d032      	beq.n	80099e0 <_HandleIncomingPacket+0x8c>
 800997a:	2b80      	cmp	r3, #128	@ 0x80
 800997c:	dc42      	bgt.n	8009a04 <_HandleIncomingPacket+0xb0>
 800997e:	2b07      	cmp	r3, #7
 8009980:	dc16      	bgt.n	80099b0 <_HandleIncomingPacket+0x5c>
 8009982:	2b00      	cmp	r3, #0
 8009984:	dd3e      	ble.n	8009a04 <_HandleIncomingPacket+0xb0>
 8009986:	3b01      	subs	r3, #1
 8009988:	2b06      	cmp	r3, #6
 800998a:	d83b      	bhi.n	8009a04 <_HandleIncomingPacket+0xb0>
 800998c:	a201      	add	r2, pc, #4	@ (adr r2, 8009994 <_HandleIncomingPacket+0x40>)
 800998e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009992:	bf00      	nop
 8009994:	080099b7 	.word	0x080099b7
 8009998:	080099bd 	.word	0x080099bd
 800999c:	080099c3 	.word	0x080099c3
 80099a0:	080099c9 	.word	0x080099c9
 80099a4:	080099cf 	.word	0x080099cf
 80099a8:	080099d5 	.word	0x080099d5
 80099ac:	080099db 	.word	0x080099db
 80099b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80099b2:	d034      	beq.n	8009a1e <_HandleIncomingPacket+0xca>
 80099b4:	e026      	b.n	8009a04 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80099b6:	f000 fba9 	bl	800a10c <SEGGER_SYSVIEW_Start>
      break;
 80099ba:	e035      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80099bc:	f000 fc62 	bl	800a284 <SEGGER_SYSVIEW_Stop>
      break;
 80099c0:	e032      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80099c2:	f000 fe3b 	bl	800a63c <SEGGER_SYSVIEW_RecordSystime>
      break;
 80099c6:	e02f      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80099c8:	f000 fe00 	bl	800a5cc <SEGGER_SYSVIEW_SendTaskList>
      break;
 80099cc:	e02c      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80099ce:	f000 fc7f 	bl	800a2d0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80099d2:	e029      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80099d4:	f000 fff4 	bl	800a9c0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80099d8:	e026      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80099da:	f000 ffd3 	bl	800a984 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80099de:	e023      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80099e0:	4b13      	ldr	r3, [pc, #76]	@ (8009a30 <_HandleIncomingPacket+0xdc>)
 80099e2:	7e1b      	ldrb	r3, [r3, #24]
 80099e4:	4618      	mov	r0, r3
 80099e6:	1cfb      	adds	r3, r7, #3
 80099e8:	2201      	movs	r2, #1
 80099ea:	4619      	mov	r1, r3
 80099ec:	f7ff fcf2 	bl	80093d4 <SEGGER_RTT_ReadNoLock>
 80099f0:	4603      	mov	r3, r0
 80099f2:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	dd13      	ble.n	8009a22 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80099fa:	78fb      	ldrb	r3, [r7, #3]
 80099fc:	4618      	mov	r0, r3
 80099fe:	f000 ff41 	bl	800a884 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8009a02:	e00e      	b.n	8009a22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8009a04:	78fb      	ldrb	r3, [r7, #3]
 8009a06:	b25b      	sxtb	r3, r3
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	da0c      	bge.n	8009a26 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009a0c:	4b08      	ldr	r3, [pc, #32]	@ (8009a30 <_HandleIncomingPacket+0xdc>)
 8009a0e:	7e1b      	ldrb	r3, [r3, #24]
 8009a10:	4618      	mov	r0, r3
 8009a12:	1cfb      	adds	r3, r7, #3
 8009a14:	2201      	movs	r2, #1
 8009a16:	4619      	mov	r1, r3
 8009a18:	f7ff fcdc 	bl	80093d4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8009a1c:	e003      	b.n	8009a26 <_HandleIncomingPacket+0xd2>
      break;
 8009a1e:	bf00      	nop
 8009a20:	e002      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
      break;
 8009a22:	bf00      	nop
 8009a24:	e000      	b.n	8009a28 <_HandleIncomingPacket+0xd4>
      break;
 8009a26:	bf00      	nop
    }
  }
}
 8009a28:	bf00      	nop
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	200065c8 	.word	0x200065c8

08009a34 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b08c      	sub	sp, #48	@ 0x30
 8009a38:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8009a3e:	1d3b      	adds	r3, r7, #4
 8009a40:	3301      	adds	r3, #1
 8009a42:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8009a44:	69fb      	ldr	r3, [r7, #28]
 8009a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a48:	4b32      	ldr	r3, [pc, #200]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009a4a:	695b      	ldr	r3, [r3, #20]
 8009a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a4e:	e00b      	b.n	8009a68 <_TrySendOverflowPacket+0x34>
 8009a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a52:	b2da      	uxtb	r2, r3
 8009a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a56:	1c59      	adds	r1, r3, #1
 8009a58:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009a5a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009a5e:	b2d2      	uxtb	r2, r2
 8009a60:	701a      	strb	r2, [r3, #0]
 8009a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a64:	09db      	lsrs	r3, r3, #7
 8009a66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8009a6c:	d8f0      	bhi.n	8009a50 <_TrySendOverflowPacket+0x1c>
 8009a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a70:	1c5a      	adds	r2, r3, #1
 8009a72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a76:	b2d2      	uxtb	r2, r2
 8009a78:	701a      	strb	r2, [r3, #0]
 8009a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a7c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009a7e:	4b26      	ldr	r3, [pc, #152]	@ (8009b18 <_TrySendOverflowPacket+0xe4>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8009a84:	4b23      	ldr	r3, [pc, #140]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009a86:	68db      	ldr	r3, [r3, #12]
 8009a88:	69ba      	ldr	r2, [r7, #24]
 8009a8a:	1ad3      	subs	r3, r2, r3
 8009a8c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8009a8e:	69fb      	ldr	r3, [r7, #28]
 8009a90:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	623b      	str	r3, [r7, #32]
 8009a96:	e00b      	b.n	8009ab0 <_TrySendOverflowPacket+0x7c>
 8009a98:	6a3b      	ldr	r3, [r7, #32]
 8009a9a:	b2da      	uxtb	r2, r3
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a9e:	1c59      	adds	r1, r3, #1
 8009aa0:	6279      	str	r1, [r7, #36]	@ 0x24
 8009aa2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009aa6:	b2d2      	uxtb	r2, r2
 8009aa8:	701a      	strb	r2, [r3, #0]
 8009aaa:	6a3b      	ldr	r3, [r7, #32]
 8009aac:	09db      	lsrs	r3, r3, #7
 8009aae:	623b      	str	r3, [r7, #32]
 8009ab0:	6a3b      	ldr	r3, [r7, #32]
 8009ab2:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ab4:	d8f0      	bhi.n	8009a98 <_TrySendOverflowPacket+0x64>
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab8:	1c5a      	adds	r2, r3, #1
 8009aba:	627a      	str	r2, [r7, #36]	@ 0x24
 8009abc:	6a3a      	ldr	r2, [r7, #32]
 8009abe:	b2d2      	uxtb	r2, r2
 8009ac0:	701a      	strb	r2, [r3, #0]
 8009ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8009ac6:	4b13      	ldr	r3, [pc, #76]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009ac8:	785b      	ldrb	r3, [r3, #1]
 8009aca:	4618      	mov	r0, r3
 8009acc:	1d3b      	adds	r3, r7, #4
 8009ace:	69fa      	ldr	r2, [r7, #28]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	1d3b      	adds	r3, r7, #4
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	f7f6 fb82 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009adc:	4603      	mov	r3, r0
 8009ade:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8009ae0:	f7ff fa48 	bl	8008f74 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d009      	beq.n	8009afe <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8009aea:	4a0a      	ldr	r2, [pc, #40]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8009af0:	4b08      	ldr	r3, [pc, #32]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	3b01      	subs	r3, #1
 8009af6:	b2da      	uxtb	r2, r3
 8009af8:	4b06      	ldr	r3, [pc, #24]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009afa:	701a      	strb	r2, [r3, #0]
 8009afc:	e004      	b.n	8009b08 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8009afe:	4b05      	ldr	r3, [pc, #20]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	3301      	adds	r3, #1
 8009b04:	4a03      	ldr	r2, [pc, #12]	@ (8009b14 <_TrySendOverflowPacket+0xe0>)
 8009b06:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8009b08:	693b      	ldr	r3, [r7, #16]
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3730      	adds	r7, #48	@ 0x30
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
 8009b12:	bf00      	nop
 8009b14:	200065c8 	.word	0x200065c8
 8009b18:	e0001004 	.word	0xe0001004

08009b1c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b08a      	sub	sp, #40	@ 0x28
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8009b28:	4b6d      	ldr	r3, [pc, #436]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d010      	beq.n	8009b52 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8009b30:	4b6b      	ldr	r3, [pc, #428]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	f000 80a5 	beq.w	8009c84 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8009b3a:	4b69      	ldr	r3, [pc, #420]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d109      	bne.n	8009b56 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8009b42:	f7ff ff77 	bl	8009a34 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8009b46:	4b66      	ldr	r3, [pc, #408]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	f040 809c 	bne.w	8009c88 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8009b50:	e001      	b.n	8009b56 <_SendPacket+0x3a>
    goto Send;
 8009b52:	bf00      	nop
 8009b54:	e000      	b.n	8009b58 <_SendPacket+0x3c>
Send:
 8009b56:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2b1f      	cmp	r3, #31
 8009b5c:	d809      	bhi.n	8009b72 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8009b5e:	4b60      	ldr	r3, [pc, #384]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009b60:	69da      	ldr	r2, [r3, #28]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	fa22 f303 	lsr.w	r3, r2, r3
 8009b68:	f003 0301 	and.w	r3, r3, #1
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	f040 808d 	bne.w	8009c8c <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2b17      	cmp	r3, #23
 8009b76:	d807      	bhi.n	8009b88 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	60fb      	str	r3, [r7, #12]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	701a      	strb	r2, [r3, #0]
 8009b86:	e03d      	b.n	8009c04 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	1ad3      	subs	r3, r2, r3
 8009b8e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8009b90:	69fb      	ldr	r3, [r7, #28]
 8009b92:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b94:	d912      	bls.n	8009bbc <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	09da      	lsrs	r2, r3, #7
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	3b01      	subs	r3, #1
 8009b9e:	60fb      	str	r3, [r7, #12]
 8009ba0:	b2d2      	uxtb	r2, r2
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8009ba6:	69fb      	ldr	r3, [r7, #28]
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	68fa      	ldr	r2, [r7, #12]
 8009bac:	3a01      	subs	r2, #1
 8009bae:	60fa      	str	r2, [r7, #12]
 8009bb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009bb4:	b2da      	uxtb	r2, r3
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	701a      	strb	r2, [r3, #0]
 8009bba:	e006      	b.n	8009bca <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	3b01      	subs	r3, #1
 8009bc0:	60fb      	str	r3, [r7, #12]
 8009bc2:	69fb      	ldr	r3, [r7, #28]
 8009bc4:	b2da      	uxtb	r2, r3
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8009bce:	d912      	bls.n	8009bf6 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	09da      	lsrs	r2, r3, #7
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	60fb      	str	r3, [r7, #12]
 8009bda:	b2d2      	uxtb	r2, r2
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	68fa      	ldr	r2, [r7, #12]
 8009be6:	3a01      	subs	r2, #1
 8009be8:	60fa      	str	r2, [r7, #12]
 8009bea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009bee:	b2da      	uxtb	r2, r3
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	701a      	strb	r2, [r3, #0]
 8009bf4:	e006      	b.n	8009c04 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	3b01      	subs	r3, #1
 8009bfa:	60fb      	str	r3, [r7, #12]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009c04:	4b37      	ldr	r3, [pc, #220]	@ (8009ce4 <_SendPacket+0x1c8>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8009c0a:	4b35      	ldr	r3, [pc, #212]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	69ba      	ldr	r2, [r7, #24]
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	623b      	str	r3, [r7, #32]
 8009c1c:	e00b      	b.n	8009c36 <_SendPacket+0x11a>
 8009c1e:	6a3b      	ldr	r3, [r7, #32]
 8009c20:	b2da      	uxtb	r2, r3
 8009c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c24:	1c59      	adds	r1, r3, #1
 8009c26:	6279      	str	r1, [r7, #36]	@ 0x24
 8009c28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009c2c:	b2d2      	uxtb	r2, r2
 8009c2e:	701a      	strb	r2, [r3, #0]
 8009c30:	6a3b      	ldr	r3, [r7, #32]
 8009c32:	09db      	lsrs	r3, r3, #7
 8009c34:	623b      	str	r3, [r7, #32]
 8009c36:	6a3b      	ldr	r3, [r7, #32]
 8009c38:	2b7f      	cmp	r3, #127	@ 0x7f
 8009c3a:	d8f0      	bhi.n	8009c1e <_SendPacket+0x102>
 8009c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c3e:	1c5a      	adds	r2, r3, #1
 8009c40:	627a      	str	r2, [r7, #36]	@ 0x24
 8009c42:	6a3a      	ldr	r2, [r7, #32]
 8009c44:	b2d2      	uxtb	r2, r2
 8009c46:	701a      	strb	r2, [r3, #0]
 8009c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8009c4c:	4b24      	ldr	r3, [pc, #144]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009c4e:	785b      	ldrb	r3, [r3, #1]
 8009c50:	4618      	mov	r0, r3
 8009c52:	68ba      	ldr	r2, [r7, #8]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	1ad3      	subs	r3, r2, r3
 8009c58:	461a      	mov	r2, r3
 8009c5a:	68f9      	ldr	r1, [r7, #12]
 8009c5c:	f7f6 fac0 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009c60:	4603      	mov	r3, r0
 8009c62:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8009c64:	f7ff f986 	bl	8008f74 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d003      	beq.n	8009c76 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8009c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	60d3      	str	r3, [r2, #12]
 8009c74:	e00b      	b.n	8009c8e <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8009c76:	4b1a      	ldr	r3, [pc, #104]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	b2da      	uxtb	r2, r3
 8009c7e:	4b18      	ldr	r3, [pc, #96]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009c80:	701a      	strb	r2, [r3, #0]
 8009c82:	e004      	b.n	8009c8e <_SendPacket+0x172>
    goto SendDone;
 8009c84:	bf00      	nop
 8009c86:	e002      	b.n	8009c8e <_SendPacket+0x172>
      goto SendDone;
 8009c88:	bf00      	nop
 8009c8a:	e000      	b.n	8009c8e <_SendPacket+0x172>
      goto SendDone;
 8009c8c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8009c8e:	4b14      	ldr	r3, [pc, #80]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009c90:	7e1b      	ldrb	r3, [r3, #24]
 8009c92:	4619      	mov	r1, r3
 8009c94:	4a14      	ldr	r2, [pc, #80]	@ (8009ce8 <_SendPacket+0x1cc>)
 8009c96:	460b      	mov	r3, r1
 8009c98:	005b      	lsls	r3, r3, #1
 8009c9a:	440b      	add	r3, r1
 8009c9c:	00db      	lsls	r3, r3, #3
 8009c9e:	4413      	add	r3, r2
 8009ca0:	336c      	adds	r3, #108	@ 0x6c
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009ca6:	7e1b      	ldrb	r3, [r3, #24]
 8009ca8:	4618      	mov	r0, r3
 8009caa:	490f      	ldr	r1, [pc, #60]	@ (8009ce8 <_SendPacket+0x1cc>)
 8009cac:	4603      	mov	r3, r0
 8009cae:	005b      	lsls	r3, r3, #1
 8009cb0:	4403      	add	r3, r0
 8009cb2:	00db      	lsls	r3, r3, #3
 8009cb4:	440b      	add	r3, r1
 8009cb6:	3370      	adds	r3, #112	@ 0x70
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d00b      	beq.n	8009cd6 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8009cbe:	4b08      	ldr	r3, [pc, #32]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009cc0:	789b      	ldrb	r3, [r3, #2]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d107      	bne.n	8009cd6 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8009cc6:	4b06      	ldr	r3, [pc, #24]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009cc8:	2201      	movs	r2, #1
 8009cca:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8009ccc:	f7ff fe42 	bl	8009954 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8009cd0:	4b03      	ldr	r3, [pc, #12]	@ (8009ce0 <_SendPacket+0x1c4>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8009cd6:	bf00      	nop
 8009cd8:	3728      	adds	r7, #40	@ 0x28
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	200065c8 	.word	0x200065c8
 8009ce4:	e0001004 	.word	0xe0001004
 8009ce8:	20005108 	.word	0x20005108

08009cec <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b086      	sub	sp, #24
 8009cf0:	af02      	add	r7, sp, #8
 8009cf2:	60f8      	str	r0, [r7, #12]
 8009cf4:	60b9      	str	r1, [r7, #8]
 8009cf6:	607a      	str	r2, [r7, #4]
 8009cf8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009d00:	4917      	ldr	r1, [pc, #92]	@ (8009d60 <SEGGER_SYSVIEW_Init+0x74>)
 8009d02:	4818      	ldr	r0, [pc, #96]	@ (8009d64 <SEGGER_SYSVIEW_Init+0x78>)
 8009d04:	f7ff fcd8 	bl	80096b8 <SEGGER_RTT_AllocUpBuffer>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	b2da      	uxtb	r2, r3
 8009d0c:	4b16      	ldr	r3, [pc, #88]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d0e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8009d10:	4b15      	ldr	r3, [pc, #84]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d12:	785a      	ldrb	r2, [r3, #1]
 8009d14:	4b14      	ldr	r3, [pc, #80]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d16:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8009d18:	4b13      	ldr	r3, [pc, #76]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d1a:	7e1b      	ldrb	r3, [r3, #24]
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9300      	str	r3, [sp, #0]
 8009d22:	2308      	movs	r3, #8
 8009d24:	4a11      	ldr	r2, [pc, #68]	@ (8009d6c <SEGGER_SYSVIEW_Init+0x80>)
 8009d26:	490f      	ldr	r1, [pc, #60]	@ (8009d64 <SEGGER_SYSVIEW_Init+0x78>)
 8009d28:	f7ff fd4a 	bl	80097c0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8009d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d2e:	2200      	movs	r2, #0
 8009d30:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009d32:	4b0f      	ldr	r3, [pc, #60]	@ (8009d70 <SEGGER_SYSVIEW_Init+0x84>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a0c      	ldr	r2, [pc, #48]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d38:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8009d3a:	4a0b      	ldr	r2, [pc, #44]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8009d40:	4a09      	ldr	r2, [pc, #36]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8009d46:	4a08      	ldr	r2, [pc, #32]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8009d4c:	4a06      	ldr	r2, [pc, #24]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8009d52:	4b05      	ldr	r3, [pc, #20]	@ (8009d68 <SEGGER_SYSVIEW_Init+0x7c>)
 8009d54:	2200      	movs	r2, #0
 8009d56:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8009d58:	bf00      	nop
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}
 8009d60:	200055c0 	.word	0x200055c0
 8009d64:	0800c118 	.word	0x0800c118
 8009d68:	200065c8 	.word	0x200065c8
 8009d6c:	200065c0 	.word	0x200065c0
 8009d70:	e0001004 	.word	0xe0001004

08009d74 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8009d7c:	4a04      	ldr	r2, [pc, #16]	@ (8009d90 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6113      	str	r3, [r2, #16]
}
 8009d82:	bf00      	nop
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr
 8009d8e:	bf00      	nop
 8009d90:	200065c8 	.word	0x200065c8

08009d94 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b084      	sub	sp, #16
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009d9c:	f3ef 8311 	mrs	r3, BASEPRI
 8009da0:	f04f 0120 	mov.w	r1, #32
 8009da4:	f381 8811 	msr	BASEPRI, r1
 8009da8:	60fb      	str	r3, [r7, #12]
 8009daa:	4808      	ldr	r0, [pc, #32]	@ (8009dcc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8009dac:	f7ff fdc5 	bl	800993a <_PreparePacket>
 8009db0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	68b9      	ldr	r1, [r7, #8]
 8009db6:	68b8      	ldr	r0, [r7, #8]
 8009db8:	f7ff feb0 	bl	8009b1c <_SendPacket>
  RECORD_END();
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f383 8811 	msr	BASEPRI, r3
}
 8009dc2:	bf00      	nop
 8009dc4:	3710      	adds	r7, #16
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	bf00      	nop
 8009dcc:	200065f8 	.word	0x200065f8

08009dd0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b088      	sub	sp, #32
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009dda:	f3ef 8311 	mrs	r3, BASEPRI
 8009dde:	f04f 0120 	mov.w	r1, #32
 8009de2:	f381 8811 	msr	BASEPRI, r1
 8009de6:	617b      	str	r3, [r7, #20]
 8009de8:	4816      	ldr	r0, [pc, #88]	@ (8009e44 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8009dea:	f7ff fda6 	bl	800993a <_PreparePacket>
 8009dee:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	61fb      	str	r3, [r7, #28]
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	61bb      	str	r3, [r7, #24]
 8009dfc:	e00b      	b.n	8009e16 <SEGGER_SYSVIEW_RecordU32+0x46>
 8009dfe:	69bb      	ldr	r3, [r7, #24]
 8009e00:	b2da      	uxtb	r2, r3
 8009e02:	69fb      	ldr	r3, [r7, #28]
 8009e04:	1c59      	adds	r1, r3, #1
 8009e06:	61f9      	str	r1, [r7, #28]
 8009e08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009e0c:	b2d2      	uxtb	r2, r2
 8009e0e:	701a      	strb	r2, [r3, #0]
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	09db      	lsrs	r3, r3, #7
 8009e14:	61bb      	str	r3, [r7, #24]
 8009e16:	69bb      	ldr	r3, [r7, #24]
 8009e18:	2b7f      	cmp	r3, #127	@ 0x7f
 8009e1a:	d8f0      	bhi.n	8009dfe <SEGGER_SYSVIEW_RecordU32+0x2e>
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	1c5a      	adds	r2, r3, #1
 8009e20:	61fa      	str	r2, [r7, #28]
 8009e22:	69ba      	ldr	r2, [r7, #24]
 8009e24:	b2d2      	uxtb	r2, r2
 8009e26:	701a      	strb	r2, [r3, #0]
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	68f9      	ldr	r1, [r7, #12]
 8009e30:	6938      	ldr	r0, [r7, #16]
 8009e32:	f7ff fe73 	bl	8009b1c <_SendPacket>
  RECORD_END();
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	f383 8811 	msr	BASEPRI, r3
}
 8009e3c:	bf00      	nop
 8009e3e:	3720      	adds	r7, #32
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	200065f8 	.word	0x200065f8

08009e48 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b08c      	sub	sp, #48	@ 0x30
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8009e54:	f3ef 8311 	mrs	r3, BASEPRI
 8009e58:	f04f 0120 	mov.w	r1, #32
 8009e5c:	f381 8811 	msr	BASEPRI, r1
 8009e60:	61fb      	str	r3, [r7, #28]
 8009e62:	4825      	ldr	r0, [pc, #148]	@ (8009ef8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8009e64:	f7ff fd69 	bl	800993a <_PreparePacket>
 8009e68:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e76:	e00b      	b.n	8009e90 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8009e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e7e:	1c59      	adds	r1, r3, #1
 8009e80:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009e82:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009e86:	b2d2      	uxtb	r2, r2
 8009e88:	701a      	strb	r2, [r3, #0]
 8009e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e8c:	09db      	lsrs	r3, r3, #7
 8009e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e92:	2b7f      	cmp	r3, #127	@ 0x7f
 8009e94:	d8f0      	bhi.n	8009e78 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	1c5a      	adds	r2, r3, #1
 8009e9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e9e:	b2d2      	uxtb	r2, r2
 8009ea0:	701a      	strb	r2, [r3, #0]
 8009ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	623b      	str	r3, [r7, #32]
 8009eae:	e00b      	b.n	8009ec8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8009eb0:	6a3b      	ldr	r3, [r7, #32]
 8009eb2:	b2da      	uxtb	r2, r3
 8009eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb6:	1c59      	adds	r1, r3, #1
 8009eb8:	6279      	str	r1, [r7, #36]	@ 0x24
 8009eba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009ebe:	b2d2      	uxtb	r2, r2
 8009ec0:	701a      	strb	r2, [r3, #0]
 8009ec2:	6a3b      	ldr	r3, [r7, #32]
 8009ec4:	09db      	lsrs	r3, r3, #7
 8009ec6:	623b      	str	r3, [r7, #32]
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ecc:	d8f0      	bhi.n	8009eb0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8009ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed0:	1c5a      	adds	r2, r3, #1
 8009ed2:	627a      	str	r2, [r7, #36]	@ 0x24
 8009ed4:	6a3a      	ldr	r2, [r7, #32]
 8009ed6:	b2d2      	uxtb	r2, r2
 8009ed8:	701a      	strb	r2, [r3, #0]
 8009eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009edc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009ede:	68fa      	ldr	r2, [r7, #12]
 8009ee0:	6979      	ldr	r1, [r7, #20]
 8009ee2:	69b8      	ldr	r0, [r7, #24]
 8009ee4:	f7ff fe1a 	bl	8009b1c <_SendPacket>
  RECORD_END();
 8009ee8:	69fb      	ldr	r3, [r7, #28]
 8009eea:	f383 8811 	msr	BASEPRI, r3
}
 8009eee:	bf00      	nop
 8009ef0:	3730      	adds	r7, #48	@ 0x30
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	200065f8 	.word	0x200065f8

08009efc <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b08e      	sub	sp, #56	@ 0x38
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	607a      	str	r2, [r7, #4]
 8009f08:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8009f0a:	f3ef 8311 	mrs	r3, BASEPRI
 8009f0e:	f04f 0120 	mov.w	r1, #32
 8009f12:	f381 8811 	msr	BASEPRI, r1
 8009f16:	61fb      	str	r3, [r7, #28]
 8009f18:	4832      	ldr	r0, [pc, #200]	@ (8009fe4 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8009f1a:	f7ff fd0e 	bl	800993a <_PreparePacket>
 8009f1e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009f20:	69bb      	ldr	r3, [r7, #24]
 8009f22:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f2c:	e00b      	b.n	8009f46 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8009f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f30:	b2da      	uxtb	r2, r3
 8009f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f34:	1c59      	adds	r1, r3, #1
 8009f36:	6379      	str	r1, [r7, #52]	@ 0x34
 8009f38:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009f3c:	b2d2      	uxtb	r2, r2
 8009f3e:	701a      	strb	r2, [r3, #0]
 8009f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f42:	09db      	lsrs	r3, r3, #7
 8009f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f48:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f4a:	d8f0      	bhi.n	8009f2e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8009f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f4e:	1c5a      	adds	r2, r3, #1
 8009f50:	637a      	str	r2, [r7, #52]	@ 0x34
 8009f52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f54:	b2d2      	uxtb	r2, r2
 8009f56:	701a      	strb	r2, [r3, #0]
 8009f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f5a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f64:	e00b      	b.n	8009f7e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8009f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f68:	b2da      	uxtb	r2, r3
 8009f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6c:	1c59      	adds	r1, r3, #1
 8009f6e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009f70:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009f74:	b2d2      	uxtb	r2, r2
 8009f76:	701a      	strb	r2, [r3, #0]
 8009f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f7a:	09db      	lsrs	r3, r3, #7
 8009f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f80:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f82:	d8f0      	bhi.n	8009f66 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8009f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f86:	1c5a      	adds	r2, r3, #1
 8009f88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f8c:	b2d2      	uxtb	r2, r2
 8009f8e:	701a      	strb	r2, [r3, #0]
 8009f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f92:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	623b      	str	r3, [r7, #32]
 8009f9c:	e00b      	b.n	8009fb6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8009f9e:	6a3b      	ldr	r3, [r7, #32]
 8009fa0:	b2da      	uxtb	r2, r3
 8009fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa4:	1c59      	adds	r1, r3, #1
 8009fa6:	6279      	str	r1, [r7, #36]	@ 0x24
 8009fa8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009fac:	b2d2      	uxtb	r2, r2
 8009fae:	701a      	strb	r2, [r3, #0]
 8009fb0:	6a3b      	ldr	r3, [r7, #32]
 8009fb2:	09db      	lsrs	r3, r3, #7
 8009fb4:	623b      	str	r3, [r7, #32]
 8009fb6:	6a3b      	ldr	r3, [r7, #32]
 8009fb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8009fba:	d8f0      	bhi.n	8009f9e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8009fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fbe:	1c5a      	adds	r2, r3, #1
 8009fc0:	627a      	str	r2, [r7, #36]	@ 0x24
 8009fc2:	6a3a      	ldr	r2, [r7, #32]
 8009fc4:	b2d2      	uxtb	r2, r2
 8009fc6:	701a      	strb	r2, [r3, #0]
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fca:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009fcc:	68fa      	ldr	r2, [r7, #12]
 8009fce:	6979      	ldr	r1, [r7, #20]
 8009fd0:	69b8      	ldr	r0, [r7, #24]
 8009fd2:	f7ff fda3 	bl	8009b1c <_SendPacket>
  RECORD_END();
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	f383 8811 	msr	BASEPRI, r3
}
 8009fdc:	bf00      	nop
 8009fde:	3738      	adds	r7, #56	@ 0x38
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	200065f8 	.word	0x200065f8

08009fe8 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b090      	sub	sp, #64	@ 0x40
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
 8009ff4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009ff6:	f3ef 8311 	mrs	r3, BASEPRI
 8009ffa:	f04f 0120 	mov.w	r1, #32
 8009ffe:	f381 8811 	msr	BASEPRI, r1
 800a002:	61fb      	str	r3, [r7, #28]
 800a004:	4840      	ldr	r0, [pc, #256]	@ (800a108 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800a006:	f7ff fc98 	bl	800993a <_PreparePacket>
 800a00a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a018:	e00b      	b.n	800a032 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800a01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a020:	1c59      	adds	r1, r3, #1
 800a022:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800a024:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a028:	b2d2      	uxtb	r2, r2
 800a02a:	701a      	strb	r2, [r3, #0]
 800a02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02e:	09db      	lsrs	r3, r3, #7
 800a030:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a034:	2b7f      	cmp	r3, #127	@ 0x7f
 800a036:	d8f0      	bhi.n	800a01a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800a038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a03a:	1c5a      	adds	r2, r3, #1
 800a03c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a03e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a040:	b2d2      	uxtb	r2, r2
 800a042:	701a      	strb	r2, [r3, #0]
 800a044:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a046:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a050:	e00b      	b.n	800a06a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800a052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a054:	b2da      	uxtb	r2, r3
 800a056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a058:	1c59      	adds	r1, r3, #1
 800a05a:	6379      	str	r1, [r7, #52]	@ 0x34
 800a05c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a060:	b2d2      	uxtb	r2, r2
 800a062:	701a      	strb	r2, [r3, #0]
 800a064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a066:	09db      	lsrs	r3, r3, #7
 800a068:	633b      	str	r3, [r7, #48]	@ 0x30
 800a06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a06e:	d8f0      	bhi.n	800a052 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800a070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a072:	1c5a      	adds	r2, r3, #1
 800a074:	637a      	str	r2, [r7, #52]	@ 0x34
 800a076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a078:	b2d2      	uxtb	r2, r2
 800a07a:	701a      	strb	r2, [r3, #0]
 800a07c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a07e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a088:	e00b      	b.n	800a0a2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800a08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a08c:	b2da      	uxtb	r2, r3
 800a08e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a090:	1c59      	adds	r1, r3, #1
 800a092:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a094:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a098:	b2d2      	uxtb	r2, r2
 800a09a:	701a      	strb	r2, [r3, #0]
 800a09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09e:	09db      	lsrs	r3, r3, #7
 800a0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a0a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a4:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0a6:	d8f0      	bhi.n	800a08a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800a0a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a0b0:	b2d2      	uxtb	r2, r2
 800a0b2:	701a      	strb	r2, [r3, #0]
 800a0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0be:	623b      	str	r3, [r7, #32]
 800a0c0:	e00b      	b.n	800a0da <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800a0c2:	6a3b      	ldr	r3, [r7, #32]
 800a0c4:	b2da      	uxtb	r2, r3
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c8:	1c59      	adds	r1, r3, #1
 800a0ca:	6279      	str	r1, [r7, #36]	@ 0x24
 800a0cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a0d0:	b2d2      	uxtb	r2, r2
 800a0d2:	701a      	strb	r2, [r3, #0]
 800a0d4:	6a3b      	ldr	r3, [r7, #32]
 800a0d6:	09db      	lsrs	r3, r3, #7
 800a0d8:	623b      	str	r3, [r7, #32]
 800a0da:	6a3b      	ldr	r3, [r7, #32]
 800a0dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0de:	d8f0      	bhi.n	800a0c2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800a0e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e2:	1c5a      	adds	r2, r3, #1
 800a0e4:	627a      	str	r2, [r7, #36]	@ 0x24
 800a0e6:	6a3a      	ldr	r2, [r7, #32]
 800a0e8:	b2d2      	uxtb	r2, r2
 800a0ea:	701a      	strb	r2, [r3, #0]
 800a0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ee:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	6979      	ldr	r1, [r7, #20]
 800a0f4:	69b8      	ldr	r0, [r7, #24]
 800a0f6:	f7ff fd11 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a0fa:	69fb      	ldr	r3, [r7, #28]
 800a0fc:	f383 8811 	msr	BASEPRI, r3
}
 800a100:	bf00      	nop
 800a102:	3740      	adds	r7, #64	@ 0x40
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	200065f8 	.word	0x200065f8

0800a10c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b08c      	sub	sp, #48	@ 0x30
 800a110:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800a112:	4b59      	ldr	r3, [pc, #356]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a114:	2201      	movs	r2, #1
 800a116:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800a118:	f3ef 8311 	mrs	r3, BASEPRI
 800a11c:	f04f 0120 	mov.w	r1, #32
 800a120:	f381 8811 	msr	BASEPRI, r1
 800a124:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800a126:	4b54      	ldr	r3, [pc, #336]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a128:	785b      	ldrb	r3, [r3, #1]
 800a12a:	220a      	movs	r2, #10
 800a12c:	4953      	ldr	r1, [pc, #332]	@ (800a27c <SEGGER_SYSVIEW_Start+0x170>)
 800a12e:	4618      	mov	r0, r3
 800a130:	f7f6 f856 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800a13a:	f7fe ff1b 	bl	8008f74 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800a13e:	200a      	movs	r0, #10
 800a140:	f7ff fe28 	bl	8009d94 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a144:	f3ef 8311 	mrs	r3, BASEPRI
 800a148:	f04f 0120 	mov.w	r1, #32
 800a14c:	f381 8811 	msr	BASEPRI, r1
 800a150:	60bb      	str	r3, [r7, #8]
 800a152:	484b      	ldr	r0, [pc, #300]	@ (800a280 <SEGGER_SYSVIEW_Start+0x174>)
 800a154:	f7ff fbf1 	bl	800993a <_PreparePacket>
 800a158:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a162:	4b45      	ldr	r3, [pc, #276]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a168:	e00b      	b.n	800a182 <SEGGER_SYSVIEW_Start+0x76>
 800a16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a16c:	b2da      	uxtb	r2, r3
 800a16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a170:	1c59      	adds	r1, r3, #1
 800a172:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a174:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a178:	b2d2      	uxtb	r2, r2
 800a17a:	701a      	strb	r2, [r3, #0]
 800a17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17e:	09db      	lsrs	r3, r3, #7
 800a180:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a184:	2b7f      	cmp	r3, #127	@ 0x7f
 800a186:	d8f0      	bhi.n	800a16a <SEGGER_SYSVIEW_Start+0x5e>
 800a188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a18e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a190:	b2d2      	uxtb	r2, r2
 800a192:	701a      	strb	r2, [r3, #0]
 800a194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a196:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a19c:	4b36      	ldr	r3, [pc, #216]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	623b      	str	r3, [r7, #32]
 800a1a2:	e00b      	b.n	800a1bc <SEGGER_SYSVIEW_Start+0xb0>
 800a1a4:	6a3b      	ldr	r3, [r7, #32]
 800a1a6:	b2da      	uxtb	r2, r3
 800a1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1aa:	1c59      	adds	r1, r3, #1
 800a1ac:	6279      	str	r1, [r7, #36]	@ 0x24
 800a1ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a1b2:	b2d2      	uxtb	r2, r2
 800a1b4:	701a      	strb	r2, [r3, #0]
 800a1b6:	6a3b      	ldr	r3, [r7, #32]
 800a1b8:	09db      	lsrs	r3, r3, #7
 800a1ba:	623b      	str	r3, [r7, #32]
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	2b7f      	cmp	r3, #127	@ 0x7f
 800a1c0:	d8f0      	bhi.n	800a1a4 <SEGGER_SYSVIEW_Start+0x98>
 800a1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c4:	1c5a      	adds	r2, r3, #1
 800a1c6:	627a      	str	r2, [r7, #36]	@ 0x24
 800a1c8:	6a3a      	ldr	r2, [r7, #32]
 800a1ca:	b2d2      	uxtb	r2, r2
 800a1cc:	701a      	strb	r2, [r3, #0]
 800a1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	61fb      	str	r3, [r7, #28]
 800a1d6:	4b28      	ldr	r3, [pc, #160]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	61bb      	str	r3, [r7, #24]
 800a1dc:	e00b      	b.n	800a1f6 <SEGGER_SYSVIEW_Start+0xea>
 800a1de:	69bb      	ldr	r3, [r7, #24]
 800a1e0:	b2da      	uxtb	r2, r3
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	1c59      	adds	r1, r3, #1
 800a1e6:	61f9      	str	r1, [r7, #28]
 800a1e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a1ec:	b2d2      	uxtb	r2, r2
 800a1ee:	701a      	strb	r2, [r3, #0]
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	09db      	lsrs	r3, r3, #7
 800a1f4:	61bb      	str	r3, [r7, #24]
 800a1f6:	69bb      	ldr	r3, [r7, #24]
 800a1f8:	2b7f      	cmp	r3, #127	@ 0x7f
 800a1fa:	d8f0      	bhi.n	800a1de <SEGGER_SYSVIEW_Start+0xd2>
 800a1fc:	69fb      	ldr	r3, [r7, #28]
 800a1fe:	1c5a      	adds	r2, r3, #1
 800a200:	61fa      	str	r2, [r7, #28]
 800a202:	69ba      	ldr	r2, [r7, #24]
 800a204:	b2d2      	uxtb	r2, r2
 800a206:	701a      	strb	r2, [r3, #0]
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	617b      	str	r3, [r7, #20]
 800a210:	2300      	movs	r3, #0
 800a212:	613b      	str	r3, [r7, #16]
 800a214:	e00b      	b.n	800a22e <SEGGER_SYSVIEW_Start+0x122>
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	1c59      	adds	r1, r3, #1
 800a21e:	6179      	str	r1, [r7, #20]
 800a220:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a224:	b2d2      	uxtb	r2, r2
 800a226:	701a      	strb	r2, [r3, #0]
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	09db      	lsrs	r3, r3, #7
 800a22c:	613b      	str	r3, [r7, #16]
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	2b7f      	cmp	r3, #127	@ 0x7f
 800a232:	d8f0      	bhi.n	800a216 <SEGGER_SYSVIEW_Start+0x10a>
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	1c5a      	adds	r2, r3, #1
 800a238:	617a      	str	r2, [r7, #20]
 800a23a:	693a      	ldr	r2, [r7, #16]
 800a23c:	b2d2      	uxtb	r2, r2
 800a23e:	701a      	strb	r2, [r3, #0]
 800a240:	697b      	ldr	r3, [r7, #20]
 800a242:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800a244:	2218      	movs	r2, #24
 800a246:	6839      	ldr	r1, [r7, #0]
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f7ff fc67 	bl	8009b1c <_SendPacket>
      RECORD_END();
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800a254:	4b08      	ldr	r3, [pc, #32]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 800a25c:	4b06      	ldr	r3, [pc, #24]	@ (800a278 <SEGGER_SYSVIEW_Start+0x16c>)
 800a25e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a260:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800a262:	f000 f9eb 	bl	800a63c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800a266:	f000 f9b1 	bl	800a5cc <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800a26a:	f000 fba9 	bl	800a9c0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800a26e:	bf00      	nop
 800a270:	3730      	adds	r7, #48	@ 0x30
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	200065c8 	.word	0x200065c8
 800a27c:	0800cf9c 	.word	0x0800cf9c
 800a280:	200065f8 	.word	0x200065f8

0800a284 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a28a:	f3ef 8311 	mrs	r3, BASEPRI
 800a28e:	f04f 0120 	mov.w	r1, #32
 800a292:	f381 8811 	msr	BASEPRI, r1
 800a296:	607b      	str	r3, [r7, #4]
 800a298:	480b      	ldr	r0, [pc, #44]	@ (800a2c8 <SEGGER_SYSVIEW_Stop+0x44>)
 800a29a:	f7ff fb4e 	bl	800993a <_PreparePacket>
 800a29e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800a2a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a2cc <SEGGER_SYSVIEW_Stop+0x48>)
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d007      	beq.n	800a2b8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800a2a8:	220b      	movs	r2, #11
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	6838      	ldr	r0, [r7, #0]
 800a2ae:	f7ff fc35 	bl	8009b1c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800a2b2:	4b06      	ldr	r3, [pc, #24]	@ (800a2cc <SEGGER_SYSVIEW_Stop+0x48>)
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f383 8811 	msr	BASEPRI, r3
}
 800a2be:	bf00      	nop
 800a2c0:	3708      	adds	r7, #8
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	200065f8 	.word	0x200065f8
 800a2cc:	200065c8 	.word	0x200065c8

0800a2d0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b08c      	sub	sp, #48	@ 0x30
 800a2d4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a2d6:	f3ef 8311 	mrs	r3, BASEPRI
 800a2da:	f04f 0120 	mov.w	r1, #32
 800a2de:	f381 8811 	msr	BASEPRI, r1
 800a2e2:	60fb      	str	r3, [r7, #12]
 800a2e4:	4845      	ldr	r0, [pc, #276]	@ (800a3fc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800a2e6:	f7ff fb28 	bl	800993a <_PreparePacket>
 800a2ea:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a2f4:	4b42      	ldr	r3, [pc, #264]	@ (800a400 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2fa:	e00b      	b.n	800a314 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800a2fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fe:	b2da      	uxtb	r2, r3
 800a300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a302:	1c59      	adds	r1, r3, #1
 800a304:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a306:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a30a:	b2d2      	uxtb	r2, r2
 800a30c:	701a      	strb	r2, [r3, #0]
 800a30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a310:	09db      	lsrs	r3, r3, #7
 800a312:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a316:	2b7f      	cmp	r3, #127	@ 0x7f
 800a318:	d8f0      	bhi.n	800a2fc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800a31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a31c:	1c5a      	adds	r2, r3, #1
 800a31e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a320:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a322:	b2d2      	uxtb	r2, r2
 800a324:	701a      	strb	r2, [r3, #0]
 800a326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a328:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a32e:	4b34      	ldr	r3, [pc, #208]	@ (800a400 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a330:	689b      	ldr	r3, [r3, #8]
 800a332:	623b      	str	r3, [r7, #32]
 800a334:	e00b      	b.n	800a34e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800a336:	6a3b      	ldr	r3, [r7, #32]
 800a338:	b2da      	uxtb	r2, r3
 800a33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a33c:	1c59      	adds	r1, r3, #1
 800a33e:	6279      	str	r1, [r7, #36]	@ 0x24
 800a340:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a344:	b2d2      	uxtb	r2, r2
 800a346:	701a      	strb	r2, [r3, #0]
 800a348:	6a3b      	ldr	r3, [r7, #32]
 800a34a:	09db      	lsrs	r3, r3, #7
 800a34c:	623b      	str	r3, [r7, #32]
 800a34e:	6a3b      	ldr	r3, [r7, #32]
 800a350:	2b7f      	cmp	r3, #127	@ 0x7f
 800a352:	d8f0      	bhi.n	800a336 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800a354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a356:	1c5a      	adds	r2, r3, #1
 800a358:	627a      	str	r2, [r7, #36]	@ 0x24
 800a35a:	6a3a      	ldr	r2, [r7, #32]
 800a35c:	b2d2      	uxtb	r2, r2
 800a35e:	701a      	strb	r2, [r3, #0]
 800a360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a362:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	61fb      	str	r3, [r7, #28]
 800a368:	4b25      	ldr	r3, [pc, #148]	@ (800a400 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a36a:	691b      	ldr	r3, [r3, #16]
 800a36c:	61bb      	str	r3, [r7, #24]
 800a36e:	e00b      	b.n	800a388 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	b2da      	uxtb	r2, r3
 800a374:	69fb      	ldr	r3, [r7, #28]
 800a376:	1c59      	adds	r1, r3, #1
 800a378:	61f9      	str	r1, [r7, #28]
 800a37a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a37e:	b2d2      	uxtb	r2, r2
 800a380:	701a      	strb	r2, [r3, #0]
 800a382:	69bb      	ldr	r3, [r7, #24]
 800a384:	09db      	lsrs	r3, r3, #7
 800a386:	61bb      	str	r3, [r7, #24]
 800a388:	69bb      	ldr	r3, [r7, #24]
 800a38a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a38c:	d8f0      	bhi.n	800a370 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800a38e:	69fb      	ldr	r3, [r7, #28]
 800a390:	1c5a      	adds	r2, r3, #1
 800a392:	61fa      	str	r2, [r7, #28]
 800a394:	69ba      	ldr	r2, [r7, #24]
 800a396:	b2d2      	uxtb	r2, r2
 800a398:	701a      	strb	r2, [r3, #0]
 800a39a:	69fb      	ldr	r3, [r7, #28]
 800a39c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	617b      	str	r3, [r7, #20]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	613b      	str	r3, [r7, #16]
 800a3a6:	e00b      	b.n	800a3c0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	b2da      	uxtb	r2, r3
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	1c59      	adds	r1, r3, #1
 800a3b0:	6179      	str	r1, [r7, #20]
 800a3b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a3b6:	b2d2      	uxtb	r2, r2
 800a3b8:	701a      	strb	r2, [r3, #0]
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	09db      	lsrs	r3, r3, #7
 800a3be:	613b      	str	r3, [r7, #16]
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3c4:	d8f0      	bhi.n	800a3a8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	1c5a      	adds	r2, r3, #1
 800a3ca:	617a      	str	r2, [r7, #20]
 800a3cc:	693a      	ldr	r2, [r7, #16]
 800a3ce:	b2d2      	uxtb	r2, r2
 800a3d0:	701a      	strb	r2, [r3, #0]
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800a3d6:	2218      	movs	r2, #24
 800a3d8:	6879      	ldr	r1, [r7, #4]
 800a3da:	68b8      	ldr	r0, [r7, #8]
 800a3dc:	f7ff fb9e 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800a3e6:	4b06      	ldr	r3, [pc, #24]	@ (800a400 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a3e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800a3ee:	4b04      	ldr	r3, [pc, #16]	@ (800a400 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f2:	4798      	blx	r3
  }
}
 800a3f4:	bf00      	nop
 800a3f6:	3730      	adds	r7, #48	@ 0x30
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}
 800a3fc:	200065f8 	.word	0x200065f8
 800a400:	200065c8 	.word	0x200065c8

0800a404 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800a404:	b580      	push	{r7, lr}
 800a406:	b092      	sub	sp, #72	@ 0x48
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800a40c:	f3ef 8311 	mrs	r3, BASEPRI
 800a410:	f04f 0120 	mov.w	r1, #32
 800a414:	f381 8811 	msr	BASEPRI, r1
 800a418:	617b      	str	r3, [r7, #20]
 800a41a:	486a      	ldr	r0, [pc, #424]	@ (800a5c4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800a41c:	f7ff fa8d 	bl	800993a <_PreparePacket>
 800a420:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	647b      	str	r3, [r7, #68]	@ 0x44
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	4b66      	ldr	r3, [pc, #408]	@ (800a5c8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800a430:	691b      	ldr	r3, [r3, #16]
 800a432:	1ad3      	subs	r3, r2, r3
 800a434:	643b      	str	r3, [r7, #64]	@ 0x40
 800a436:	e00b      	b.n	800a450 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800a438:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a43a:	b2da      	uxtb	r2, r3
 800a43c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a43e:	1c59      	adds	r1, r3, #1
 800a440:	6479      	str	r1, [r7, #68]	@ 0x44
 800a442:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a446:	b2d2      	uxtb	r2, r2
 800a448:	701a      	strb	r2, [r3, #0]
 800a44a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a44c:	09db      	lsrs	r3, r3, #7
 800a44e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a452:	2b7f      	cmp	r3, #127	@ 0x7f
 800a454:	d8f0      	bhi.n	800a438 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800a456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a458:	1c5a      	adds	r2, r3, #1
 800a45a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a45c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a45e:	b2d2      	uxtb	r2, r2
 800a460:	701a      	strb	r2, [r3, #0]
 800a462:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a464:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	689b      	ldr	r3, [r3, #8]
 800a46e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a470:	e00b      	b.n	800a48a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800a472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a474:	b2da      	uxtb	r2, r3
 800a476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a478:	1c59      	adds	r1, r3, #1
 800a47a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800a47c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a480:	b2d2      	uxtb	r2, r2
 800a482:	701a      	strb	r2, [r3, #0]
 800a484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a486:	09db      	lsrs	r3, r3, #7
 800a488:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a48a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a48c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a48e:	d8f0      	bhi.n	800a472 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800a490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a492:	1c5a      	adds	r2, r3, #1
 800a494:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a496:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a498:	b2d2      	uxtb	r2, r2
 800a49a:	701a      	strb	r2, [r3, #0]
 800a49c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a49e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	2220      	movs	r2, #32
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f7ff f9f9 	bl	80098a0 <_EncodeStr>
 800a4ae:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800a4b0:	2209      	movs	r2, #9
 800a4b2:	68f9      	ldr	r1, [r7, #12]
 800a4b4:	6938      	ldr	r0, [r7, #16]
 800a4b6:	f7ff fb31 	bl	8009b1c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681a      	ldr	r2, [r3, #0]
 800a4c6:	4b40      	ldr	r3, [pc, #256]	@ (800a5c8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	1ad3      	subs	r3, r2, r3
 800a4cc:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4ce:	e00b      	b.n	800a4e8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800a4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d2:	b2da      	uxtb	r2, r3
 800a4d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4d6:	1c59      	adds	r1, r3, #1
 800a4d8:	6379      	str	r1, [r7, #52]	@ 0x34
 800a4da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a4de:	b2d2      	uxtb	r2, r2
 800a4e0:	701a      	strb	r2, [r3, #0]
 800a4e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e4:	09db      	lsrs	r3, r3, #7
 800a4e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4ec:	d8f0      	bhi.n	800a4d0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800a4ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4f0:	1c5a      	adds	r2, r3, #1
 800a4f2:	637a      	str	r2, [r7, #52]	@ 0x34
 800a4f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4f6:	b2d2      	uxtb	r2, r2
 800a4f8:	701a      	strb	r2, [r3, #0]
 800a4fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4fc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	68db      	ldr	r3, [r3, #12]
 800a506:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a508:	e00b      	b.n	800a522 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800a50a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a50c:	b2da      	uxtb	r2, r3
 800a50e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a510:	1c59      	adds	r1, r3, #1
 800a512:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a514:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a518:	b2d2      	uxtb	r2, r2
 800a51a:	701a      	strb	r2, [r3, #0]
 800a51c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51e:	09db      	lsrs	r3, r3, #7
 800a520:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a524:	2b7f      	cmp	r3, #127	@ 0x7f
 800a526:	d8f0      	bhi.n	800a50a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800a528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a52a:	1c5a      	adds	r2, r3, #1
 800a52c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a52e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a530:	b2d2      	uxtb	r2, r2
 800a532:	701a      	strb	r2, [r3, #0]
 800a534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a536:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	691b      	ldr	r3, [r3, #16]
 800a540:	623b      	str	r3, [r7, #32]
 800a542:	e00b      	b.n	800a55c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800a544:	6a3b      	ldr	r3, [r7, #32]
 800a546:	b2da      	uxtb	r2, r3
 800a548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a54a:	1c59      	adds	r1, r3, #1
 800a54c:	6279      	str	r1, [r7, #36]	@ 0x24
 800a54e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a552:	b2d2      	uxtb	r2, r2
 800a554:	701a      	strb	r2, [r3, #0]
 800a556:	6a3b      	ldr	r3, [r7, #32]
 800a558:	09db      	lsrs	r3, r3, #7
 800a55a:	623b      	str	r3, [r7, #32]
 800a55c:	6a3b      	ldr	r3, [r7, #32]
 800a55e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a560:	d8f0      	bhi.n	800a544 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800a562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a564:	1c5a      	adds	r2, r3, #1
 800a566:	627a      	str	r2, [r7, #36]	@ 0x24
 800a568:	6a3a      	ldr	r2, [r7, #32]
 800a56a:	b2d2      	uxtb	r2, r2
 800a56c:	701a      	strb	r2, [r3, #0]
 800a56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a570:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	61fb      	str	r3, [r7, #28]
 800a576:	2300      	movs	r3, #0
 800a578:	61bb      	str	r3, [r7, #24]
 800a57a:	e00b      	b.n	800a594 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	b2da      	uxtb	r2, r3
 800a580:	69fb      	ldr	r3, [r7, #28]
 800a582:	1c59      	adds	r1, r3, #1
 800a584:	61f9      	str	r1, [r7, #28]
 800a586:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a58a:	b2d2      	uxtb	r2, r2
 800a58c:	701a      	strb	r2, [r3, #0]
 800a58e:	69bb      	ldr	r3, [r7, #24]
 800a590:	09db      	lsrs	r3, r3, #7
 800a592:	61bb      	str	r3, [r7, #24]
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	2b7f      	cmp	r3, #127	@ 0x7f
 800a598:	d8f0      	bhi.n	800a57c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	1c5a      	adds	r2, r3, #1
 800a59e:	61fa      	str	r2, [r7, #28]
 800a5a0:	69ba      	ldr	r2, [r7, #24]
 800a5a2:	b2d2      	uxtb	r2, r2
 800a5a4:	701a      	strb	r2, [r3, #0]
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800a5aa:	2215      	movs	r2, #21
 800a5ac:	68f9      	ldr	r1, [r7, #12]
 800a5ae:	6938      	ldr	r0, [r7, #16]
 800a5b0:	f7ff fab4 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	f383 8811 	msr	BASEPRI, r3
}
 800a5ba:	bf00      	nop
 800a5bc:	3748      	adds	r7, #72	@ 0x48
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	200065f8 	.word	0x200065f8
 800a5c8:	200065c8 	.word	0x200065c8

0800a5cc <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800a5d0:	4b07      	ldr	r3, [pc, #28]	@ (800a5f0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a5d2:	6a1b      	ldr	r3, [r3, #32]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d008      	beq.n	800a5ea <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800a5d8:	4b05      	ldr	r3, [pc, #20]	@ (800a5f0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a5da:	6a1b      	ldr	r3, [r3, #32]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d003      	beq.n	800a5ea <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800a5e2:	4b03      	ldr	r3, [pc, #12]	@ (800a5f0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a5e4:	6a1b      	ldr	r3, [r3, #32]
 800a5e6:	685b      	ldr	r3, [r3, #4]
 800a5e8:	4798      	blx	r3
  }
}
 800a5ea:	bf00      	nop
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	200065c8 	.word	0x200065c8

0800a5f4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b086      	sub	sp, #24
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a5fc:	f3ef 8311 	mrs	r3, BASEPRI
 800a600:	f04f 0120 	mov.w	r1, #32
 800a604:	f381 8811 	msr	BASEPRI, r1
 800a608:	617b      	str	r3, [r7, #20]
 800a60a:	480b      	ldr	r0, [pc, #44]	@ (800a638 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800a60c:	f7ff f995 	bl	800993a <_PreparePacket>
 800a610:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a612:	2280      	movs	r2, #128	@ 0x80
 800a614:	6879      	ldr	r1, [r7, #4]
 800a616:	6938      	ldr	r0, [r7, #16]
 800a618:	f7ff f942 	bl	80098a0 <_EncodeStr>
 800a61c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800a61e:	220e      	movs	r2, #14
 800a620:	68f9      	ldr	r1, [r7, #12]
 800a622:	6938      	ldr	r0, [r7, #16]
 800a624:	f7ff fa7a 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f383 8811 	msr	BASEPRI, r3
}
 800a62e:	bf00      	nop
 800a630:	3718      	adds	r7, #24
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	200065f8 	.word	0x200065f8

0800a63c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800a63c:	b590      	push	{r4, r7, lr}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800a642:	4b15      	ldr	r3, [pc, #84]	@ (800a698 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a644:	6a1b      	ldr	r3, [r3, #32]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d01a      	beq.n	800a680 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800a64a:	4b13      	ldr	r3, [pc, #76]	@ (800a698 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a64c:	6a1b      	ldr	r3, [r3, #32]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d015      	beq.n	800a680 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800a654:	4b10      	ldr	r3, [pc, #64]	@ (800a698 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a656:	6a1b      	ldr	r3, [r3, #32]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4798      	blx	r3
 800a65c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800a660:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800a662:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a666:	f04f 0200 	mov.w	r2, #0
 800a66a:	f04f 0300 	mov.w	r3, #0
 800a66e:	000a      	movs	r2, r1
 800a670:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800a672:	4613      	mov	r3, r2
 800a674:	461a      	mov	r2, r3
 800a676:	4621      	mov	r1, r4
 800a678:	200d      	movs	r0, #13
 800a67a:	f7ff fbe5 	bl	8009e48 <SEGGER_SYSVIEW_RecordU32x2>
 800a67e:	e006      	b.n	800a68e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800a680:	4b06      	ldr	r3, [pc, #24]	@ (800a69c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4619      	mov	r1, r3
 800a686:	200c      	movs	r0, #12
 800a688:	f7ff fba2 	bl	8009dd0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800a68c:	bf00      	nop
 800a68e:	bf00      	nop
 800a690:	370c      	adds	r7, #12
 800a692:	46bd      	mov	sp, r7
 800a694:	bd90      	pop	{r4, r7, pc}
 800a696:	bf00      	nop
 800a698:	200065c8 	.word	0x200065c8
 800a69c:	e0001004 	.word	0xe0001004

0800a6a0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a6a6:	f3ef 8311 	mrs	r3, BASEPRI
 800a6aa:	f04f 0120 	mov.w	r1, #32
 800a6ae:	f381 8811 	msr	BASEPRI, r1
 800a6b2:	607b      	str	r3, [r7, #4]
 800a6b4:	4807      	ldr	r0, [pc, #28]	@ (800a6d4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800a6b6:	f7ff f940 	bl	800993a <_PreparePacket>
 800a6ba:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800a6bc:	2211      	movs	r2, #17
 800a6be:	6839      	ldr	r1, [r7, #0]
 800a6c0:	6838      	ldr	r0, [r7, #0]
 800a6c2:	f7ff fa2b 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f383 8811 	msr	BASEPRI, r3
}
 800a6cc:	bf00      	nop
 800a6ce:	3708      	adds	r7, #8
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	200065f8 	.word	0x200065f8

0800a6d8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b088      	sub	sp, #32
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a6e0:	f3ef 8311 	mrs	r3, BASEPRI
 800a6e4:	f04f 0120 	mov.w	r1, #32
 800a6e8:	f381 8811 	msr	BASEPRI, r1
 800a6ec:	617b      	str	r3, [r7, #20]
 800a6ee:	4819      	ldr	r0, [pc, #100]	@ (800a754 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800a6f0:	f7ff f923 	bl	800993a <_PreparePacket>
 800a6f4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a6f6:	693b      	ldr	r3, [r7, #16]
 800a6f8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a6fa:	4b17      	ldr	r3, [pc, #92]	@ (800a758 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800a6fc:	691b      	ldr	r3, [r3, #16]
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	1ad3      	subs	r3, r2, r3
 800a702:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	61fb      	str	r3, [r7, #28]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	61bb      	str	r3, [r7, #24]
 800a70c:	e00b      	b.n	800a726 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800a70e:	69bb      	ldr	r3, [r7, #24]
 800a710:	b2da      	uxtb	r2, r3
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	1c59      	adds	r1, r3, #1
 800a716:	61f9      	str	r1, [r7, #28]
 800a718:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a71c:	b2d2      	uxtb	r2, r2
 800a71e:	701a      	strb	r2, [r3, #0]
 800a720:	69bb      	ldr	r3, [r7, #24]
 800a722:	09db      	lsrs	r3, r3, #7
 800a724:	61bb      	str	r3, [r7, #24]
 800a726:	69bb      	ldr	r3, [r7, #24]
 800a728:	2b7f      	cmp	r3, #127	@ 0x7f
 800a72a:	d8f0      	bhi.n	800a70e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800a72c:	69fb      	ldr	r3, [r7, #28]
 800a72e:	1c5a      	adds	r2, r3, #1
 800a730:	61fa      	str	r2, [r7, #28]
 800a732:	69ba      	ldr	r2, [r7, #24]
 800a734:	b2d2      	uxtb	r2, r2
 800a736:	701a      	strb	r2, [r3, #0]
 800a738:	69fb      	ldr	r3, [r7, #28]
 800a73a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800a73c:	2208      	movs	r2, #8
 800a73e:	68f9      	ldr	r1, [r7, #12]
 800a740:	6938      	ldr	r0, [r7, #16]
 800a742:	f7ff f9eb 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	f383 8811 	msr	BASEPRI, r3
}
 800a74c:	bf00      	nop
 800a74e:	3720      	adds	r7, #32
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}
 800a754:	200065f8 	.word	0x200065f8
 800a758:	200065c8 	.word	0x200065c8

0800a75c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b088      	sub	sp, #32
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a764:	f3ef 8311 	mrs	r3, BASEPRI
 800a768:	f04f 0120 	mov.w	r1, #32
 800a76c:	f381 8811 	msr	BASEPRI, r1
 800a770:	617b      	str	r3, [r7, #20]
 800a772:	4819      	ldr	r0, [pc, #100]	@ (800a7d8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800a774:	f7ff f8e1 	bl	800993a <_PreparePacket>
 800a778:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a77e:	4b17      	ldr	r3, [pc, #92]	@ (800a7dc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800a780:	691b      	ldr	r3, [r3, #16]
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	1ad3      	subs	r3, r2, r3
 800a786:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	61fb      	str	r3, [r7, #28]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	61bb      	str	r3, [r7, #24]
 800a790:	e00b      	b.n	800a7aa <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	b2da      	uxtb	r2, r3
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	1c59      	adds	r1, r3, #1
 800a79a:	61f9      	str	r1, [r7, #28]
 800a79c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a7a0:	b2d2      	uxtb	r2, r2
 800a7a2:	701a      	strb	r2, [r3, #0]
 800a7a4:	69bb      	ldr	r3, [r7, #24]
 800a7a6:	09db      	lsrs	r3, r3, #7
 800a7a8:	61bb      	str	r3, [r7, #24]
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800a7ae:	d8f0      	bhi.n	800a792 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800a7b0:	69fb      	ldr	r3, [r7, #28]
 800a7b2:	1c5a      	adds	r2, r3, #1
 800a7b4:	61fa      	str	r2, [r7, #28]
 800a7b6:	69ba      	ldr	r2, [r7, #24]
 800a7b8:	b2d2      	uxtb	r2, r2
 800a7ba:	701a      	strb	r2, [r3, #0]
 800a7bc:	69fb      	ldr	r3, [r7, #28]
 800a7be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800a7c0:	2204      	movs	r2, #4
 800a7c2:	68f9      	ldr	r1, [r7, #12]
 800a7c4:	6938      	ldr	r0, [r7, #16]
 800a7c6:	f7ff f9a9 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f383 8811 	msr	BASEPRI, r3
}
 800a7d0:	bf00      	nop
 800a7d2:	3720      	adds	r7, #32
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	200065f8 	.word	0x200065f8
 800a7dc:	200065c8 	.word	0x200065c8

0800a7e0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b088      	sub	sp, #32
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a7e8:	f3ef 8311 	mrs	r3, BASEPRI
 800a7ec:	f04f 0120 	mov.w	r1, #32
 800a7f0:	f381 8811 	msr	BASEPRI, r1
 800a7f4:	617b      	str	r3, [r7, #20]
 800a7f6:	4819      	ldr	r0, [pc, #100]	@ (800a85c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800a7f8:	f7ff f89f 	bl	800993a <_PreparePacket>
 800a7fc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a802:	4b17      	ldr	r3, [pc, #92]	@ (800a860 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	687a      	ldr	r2, [r7, #4]
 800a808:	1ad3      	subs	r3, r2, r3
 800a80a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	61fb      	str	r3, [r7, #28]
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	61bb      	str	r3, [r7, #24]
 800a814:	e00b      	b.n	800a82e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	b2da      	uxtb	r2, r3
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	1c59      	adds	r1, r3, #1
 800a81e:	61f9      	str	r1, [r7, #28]
 800a820:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a824:	b2d2      	uxtb	r2, r2
 800a826:	701a      	strb	r2, [r3, #0]
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	09db      	lsrs	r3, r3, #7
 800a82c:	61bb      	str	r3, [r7, #24]
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	2b7f      	cmp	r3, #127	@ 0x7f
 800a832:	d8f0      	bhi.n	800a816 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	1c5a      	adds	r2, r3, #1
 800a838:	61fa      	str	r2, [r7, #28]
 800a83a:	69ba      	ldr	r2, [r7, #24]
 800a83c:	b2d2      	uxtb	r2, r2
 800a83e:	701a      	strb	r2, [r3, #0]
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800a844:	2206      	movs	r2, #6
 800a846:	68f9      	ldr	r1, [r7, #12]
 800a848:	6938      	ldr	r0, [r7, #16]
 800a84a:	f7ff f967 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	f383 8811 	msr	BASEPRI, r3
}
 800a854:	bf00      	nop
 800a856:	3720      	adds	r7, #32
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	200065f8 	.word	0x200065f8
 800a860:	200065c8 	.word	0x200065c8

0800a864 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800a864:	b480      	push	{r7}
 800a866:	b083      	sub	sp, #12
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800a86c:	4b04      	ldr	r3, [pc, #16]	@ (800a880 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800a86e:	691b      	ldr	r3, [r3, #16]
 800a870:	687a      	ldr	r2, [r7, #4]
 800a872:	1ad3      	subs	r3, r2, r3
}
 800a874:	4618      	mov	r0, r3
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr
 800a880:	200065c8 	.word	0x200065c8

0800a884 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800a884:	b580      	push	{r7, lr}
 800a886:	b08c      	sub	sp, #48	@ 0x30
 800a888:	af00      	add	r7, sp, #0
 800a88a:	4603      	mov	r3, r0
 800a88c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800a88e:	4b3b      	ldr	r3, [pc, #236]	@ (800a97c <SEGGER_SYSVIEW_SendModule+0xf8>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d06d      	beq.n	800a972 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800a896:	4b39      	ldr	r3, [pc, #228]	@ (800a97c <SEGGER_SYSVIEW_SendModule+0xf8>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800a89c:	2300      	movs	r3, #0
 800a89e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a8a0:	e008      	b.n	800a8b4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800a8a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a4:	691b      	ldr	r3, [r3, #16]
 800a8a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800a8a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d007      	beq.n	800a8be <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800a8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a8b4:	79fb      	ldrb	r3, [r7, #7]
 800a8b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d3f2      	bcc.n	800a8a2 <SEGGER_SYSVIEW_SendModule+0x1e>
 800a8bc:	e000      	b.n	800a8c0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800a8be:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800a8c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d055      	beq.n	800a972 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a8c6:	f3ef 8311 	mrs	r3, BASEPRI
 800a8ca:	f04f 0120 	mov.w	r1, #32
 800a8ce:	f381 8811 	msr	BASEPRI, r1
 800a8d2:	617b      	str	r3, [r7, #20]
 800a8d4:	482a      	ldr	r0, [pc, #168]	@ (800a980 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800a8d6:	f7ff f830 	bl	800993a <_PreparePacket>
 800a8da:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8e4:	79fb      	ldrb	r3, [r7, #7]
 800a8e6:	623b      	str	r3, [r7, #32]
 800a8e8:	e00b      	b.n	800a902 <SEGGER_SYSVIEW_SendModule+0x7e>
 800a8ea:	6a3b      	ldr	r3, [r7, #32]
 800a8ec:	b2da      	uxtb	r2, r3
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f0:	1c59      	adds	r1, r3, #1
 800a8f2:	6279      	str	r1, [r7, #36]	@ 0x24
 800a8f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a8f8:	b2d2      	uxtb	r2, r2
 800a8fa:	701a      	strb	r2, [r3, #0]
 800a8fc:	6a3b      	ldr	r3, [r7, #32]
 800a8fe:	09db      	lsrs	r3, r3, #7
 800a900:	623b      	str	r3, [r7, #32]
 800a902:	6a3b      	ldr	r3, [r7, #32]
 800a904:	2b7f      	cmp	r3, #127	@ 0x7f
 800a906:	d8f0      	bhi.n	800a8ea <SEGGER_SYSVIEW_SendModule+0x66>
 800a908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90a:	1c5a      	adds	r2, r3, #1
 800a90c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a90e:	6a3a      	ldr	r2, [r7, #32]
 800a910:	b2d2      	uxtb	r2, r2
 800a912:	701a      	strb	r2, [r3, #0]
 800a914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a916:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	61fb      	str	r3, [r7, #28]
 800a91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a91e:	689b      	ldr	r3, [r3, #8]
 800a920:	61bb      	str	r3, [r7, #24]
 800a922:	e00b      	b.n	800a93c <SEGGER_SYSVIEW_SendModule+0xb8>
 800a924:	69bb      	ldr	r3, [r7, #24]
 800a926:	b2da      	uxtb	r2, r3
 800a928:	69fb      	ldr	r3, [r7, #28]
 800a92a:	1c59      	adds	r1, r3, #1
 800a92c:	61f9      	str	r1, [r7, #28]
 800a92e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a932:	b2d2      	uxtb	r2, r2
 800a934:	701a      	strb	r2, [r3, #0]
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	09db      	lsrs	r3, r3, #7
 800a93a:	61bb      	str	r3, [r7, #24]
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a940:	d8f0      	bhi.n	800a924 <SEGGER_SYSVIEW_SendModule+0xa0>
 800a942:	69fb      	ldr	r3, [r7, #28]
 800a944:	1c5a      	adds	r2, r3, #1
 800a946:	61fa      	str	r2, [r7, #28]
 800a948:	69ba      	ldr	r2, [r7, #24]
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	701a      	strb	r2, [r3, #0]
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	2280      	movs	r2, #128	@ 0x80
 800a958:	4619      	mov	r1, r3
 800a95a:	68f8      	ldr	r0, [r7, #12]
 800a95c:	f7fe ffa0 	bl	80098a0 <_EncodeStr>
 800a960:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800a962:	2216      	movs	r2, #22
 800a964:	68f9      	ldr	r1, [r7, #12]
 800a966:	6938      	ldr	r0, [r7, #16]
 800a968:	f7ff f8d8 	bl	8009b1c <_SendPacket>
      RECORD_END();
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800a972:	bf00      	nop
 800a974:	3730      	adds	r7, #48	@ 0x30
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	200065f0 	.word	0x200065f0
 800a980:	200065f8 	.word	0x200065f8

0800a984 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800a984:	b580      	push	{r7, lr}
 800a986:	b082      	sub	sp, #8
 800a988:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800a98a:	4b0c      	ldr	r3, [pc, #48]	@ (800a9bc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d00f      	beq.n	800a9b2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800a992:	4b0a      	ldr	r3, [pc, #40]	@ (800a9bc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d002      	beq.n	800a9a6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	68db      	ldr	r3, [r3, #12]
 800a9a4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	691b      	ldr	r3, [r3, #16]
 800a9aa:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1f2      	bne.n	800a998 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800a9b2:	bf00      	nop
 800a9b4:	3708      	adds	r7, #8
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	200065f0 	.word	0x200065f0

0800a9c0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800a9c6:	f3ef 8311 	mrs	r3, BASEPRI
 800a9ca:	f04f 0120 	mov.w	r1, #32
 800a9ce:	f381 8811 	msr	BASEPRI, r1
 800a9d2:	60fb      	str	r3, [r7, #12]
 800a9d4:	4817      	ldr	r0, [pc, #92]	@ (800aa34 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800a9d6:	f7fe ffb0 	bl	800993a <_PreparePacket>
 800a9da:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	617b      	str	r3, [r7, #20]
 800a9e4:	4b14      	ldr	r3, [pc, #80]	@ (800aa38 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800a9e6:	781b      	ldrb	r3, [r3, #0]
 800a9e8:	613b      	str	r3, [r7, #16]
 800a9ea:	e00b      	b.n	800aa04 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	b2da      	uxtb	r2, r3
 800a9f0:	697b      	ldr	r3, [r7, #20]
 800a9f2:	1c59      	adds	r1, r3, #1
 800a9f4:	6179      	str	r1, [r7, #20]
 800a9f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a9fa:	b2d2      	uxtb	r2, r2
 800a9fc:	701a      	strb	r2, [r3, #0]
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	09db      	lsrs	r3, r3, #7
 800aa02:	613b      	str	r3, [r7, #16]
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa08:	d8f0      	bhi.n	800a9ec <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	1c5a      	adds	r2, r3, #1
 800aa0e:	617a      	str	r2, [r7, #20]
 800aa10:	693a      	ldr	r2, [r7, #16]
 800aa12:	b2d2      	uxtb	r2, r2
 800aa14:	701a      	strb	r2, [r3, #0]
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800aa1a:	221b      	movs	r2, #27
 800aa1c:	6879      	ldr	r1, [r7, #4]
 800aa1e:	68b8      	ldr	r0, [r7, #8]
 800aa20:	f7ff f87c 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f383 8811 	msr	BASEPRI, r3
}
 800aa2a:	bf00      	nop
 800aa2c:	3718      	adds	r7, #24
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	bf00      	nop
 800aa34:	200065f8 	.word	0x200065f8
 800aa38:	200065f4 	.word	0x200065f4

0800aa3c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b08a      	sub	sp, #40	@ 0x28
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800aa44:	f3ef 8311 	mrs	r3, BASEPRI
 800aa48:	f04f 0120 	mov.w	r1, #32
 800aa4c:	f381 8811 	msr	BASEPRI, r1
 800aa50:	617b      	str	r3, [r7, #20]
 800aa52:	4827      	ldr	r0, [pc, #156]	@ (800aaf0 <SEGGER_SYSVIEW_Warn+0xb4>)
 800aa54:	f7fe ff71 	bl	800993a <_PreparePacket>
 800aa58:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800aa5a:	2280      	movs	r2, #128	@ 0x80
 800aa5c:	6879      	ldr	r1, [r7, #4]
 800aa5e:	6938      	ldr	r0, [r7, #16]
 800aa60:	f7fe ff1e 	bl	80098a0 <_EncodeStr>
 800aa64:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	623b      	str	r3, [r7, #32]
 800aa6e:	e00b      	b.n	800aa88 <SEGGER_SYSVIEW_Warn+0x4c>
 800aa70:	6a3b      	ldr	r3, [r7, #32]
 800aa72:	b2da      	uxtb	r2, r3
 800aa74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa76:	1c59      	adds	r1, r3, #1
 800aa78:	6279      	str	r1, [r7, #36]	@ 0x24
 800aa7a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aa7e:	b2d2      	uxtb	r2, r2
 800aa80:	701a      	strb	r2, [r3, #0]
 800aa82:	6a3b      	ldr	r3, [r7, #32]
 800aa84:	09db      	lsrs	r3, r3, #7
 800aa86:	623b      	str	r3, [r7, #32]
 800aa88:	6a3b      	ldr	r3, [r7, #32]
 800aa8a:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa8c:	d8f0      	bhi.n	800aa70 <SEGGER_SYSVIEW_Warn+0x34>
 800aa8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa90:	1c5a      	adds	r2, r3, #1
 800aa92:	627a      	str	r2, [r7, #36]	@ 0x24
 800aa94:	6a3a      	ldr	r2, [r7, #32]
 800aa96:	b2d2      	uxtb	r2, r2
 800aa98:	701a      	strb	r2, [r3, #0]
 800aa9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	61fb      	str	r3, [r7, #28]
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	61bb      	str	r3, [r7, #24]
 800aaa6:	e00b      	b.n	800aac0 <SEGGER_SYSVIEW_Warn+0x84>
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	b2da      	uxtb	r2, r3
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	1c59      	adds	r1, r3, #1
 800aab0:	61f9      	str	r1, [r7, #28]
 800aab2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aab6:	b2d2      	uxtb	r2, r2
 800aab8:	701a      	strb	r2, [r3, #0]
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	09db      	lsrs	r3, r3, #7
 800aabe:	61bb      	str	r3, [r7, #24]
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	2b7f      	cmp	r3, #127	@ 0x7f
 800aac4:	d8f0      	bhi.n	800aaa8 <SEGGER_SYSVIEW_Warn+0x6c>
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	1c5a      	adds	r2, r3, #1
 800aaca:	61fa      	str	r2, [r7, #28]
 800aacc:	69ba      	ldr	r2, [r7, #24]
 800aace:	b2d2      	uxtb	r2, r2
 800aad0:	701a      	strb	r2, [r3, #0]
 800aad2:	69fb      	ldr	r3, [r7, #28]
 800aad4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800aad6:	221a      	movs	r2, #26
 800aad8:	68f9      	ldr	r1, [r7, #12]
 800aada:	6938      	ldr	r0, [r7, #16]
 800aadc:	f7ff f81e 	bl	8009b1c <_SendPacket>
  RECORD_END();
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	f383 8811 	msr	BASEPRI, r3
}
 800aae6:	bf00      	nop
 800aae8:	3728      	adds	r7, #40	@ 0x28
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
 800aaee:	bf00      	nop
 800aaf0:	200065f8 	.word	0x200065f8

0800aaf4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800aaf8:	4b13      	ldr	r3, [pc, #76]	@ (800ab48 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aafa:	7e1b      	ldrb	r3, [r3, #24]
 800aafc:	4619      	mov	r1, r3
 800aafe:	4a13      	ldr	r2, [pc, #76]	@ (800ab4c <SEGGER_SYSVIEW_IsStarted+0x58>)
 800ab00:	460b      	mov	r3, r1
 800ab02:	005b      	lsls	r3, r3, #1
 800ab04:	440b      	add	r3, r1
 800ab06:	00db      	lsls	r3, r3, #3
 800ab08:	4413      	add	r3, r2
 800ab0a:	336c      	adds	r3, #108	@ 0x6c
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	4b0e      	ldr	r3, [pc, #56]	@ (800ab48 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800ab10:	7e1b      	ldrb	r3, [r3, #24]
 800ab12:	4618      	mov	r0, r3
 800ab14:	490d      	ldr	r1, [pc, #52]	@ (800ab4c <SEGGER_SYSVIEW_IsStarted+0x58>)
 800ab16:	4603      	mov	r3, r0
 800ab18:	005b      	lsls	r3, r3, #1
 800ab1a:	4403      	add	r3, r0
 800ab1c:	00db      	lsls	r3, r3, #3
 800ab1e:	440b      	add	r3, r1
 800ab20:	3370      	adds	r3, #112	@ 0x70
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d00b      	beq.n	800ab40 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800ab28:	4b07      	ldr	r3, [pc, #28]	@ (800ab48 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800ab2a:	789b      	ldrb	r3, [r3, #2]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d107      	bne.n	800ab40 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800ab30:	4b05      	ldr	r3, [pc, #20]	@ (800ab48 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800ab32:	2201      	movs	r2, #1
 800ab34:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800ab36:	f7fe ff0d 	bl	8009954 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800ab3a:	4b03      	ldr	r3, [pc, #12]	@ (800ab48 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 800ab40:	4b01      	ldr	r3, [pc, #4]	@ (800ab48 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800ab42:	781b      	ldrb	r3, [r3, #0]
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	bd80      	pop	{r7, pc}
 800ab48:	200065c8 	.word	0x200065c8
 800ab4c:	20005108 	.word	0x20005108

0800ab50 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	60f8      	str	r0, [r7, #12]
 800ab58:	60b9      	str	r1, [r7, #8]
 800ab5a:	607a      	str	r2, [r7, #4]
 800ab5c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800ab5e:	683a      	ldr	r2, [r7, #0]
 800ab60:	6879      	ldr	r1, [r7, #4]
 800ab62:	2000      	movs	r0, #0
 800ab64:	f7fe fd82 	bl	800966c <SEGGER_RTT_Write>
  return len;
 800ab68:	683b      	ldr	r3, [r7, #0]
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
	...

0800ab74 <malloc>:
 800ab74:	4b02      	ldr	r3, [pc, #8]	@ (800ab80 <malloc+0xc>)
 800ab76:	4601      	mov	r1, r0
 800ab78:	6818      	ldr	r0, [r3, #0]
 800ab7a:	f000 b82d 	b.w	800abd8 <_malloc_r>
 800ab7e:	bf00      	nop
 800ab80:	20000028 	.word	0x20000028

0800ab84 <free>:
 800ab84:	4b02      	ldr	r3, [pc, #8]	@ (800ab90 <free+0xc>)
 800ab86:	4601      	mov	r1, r0
 800ab88:	6818      	ldr	r0, [r3, #0]
 800ab8a:	f000 bb2b 	b.w	800b1e4 <_free_r>
 800ab8e:	bf00      	nop
 800ab90:	20000028 	.word	0x20000028

0800ab94 <sbrk_aligned>:
 800ab94:	b570      	push	{r4, r5, r6, lr}
 800ab96:	4e0f      	ldr	r6, [pc, #60]	@ (800abd4 <sbrk_aligned+0x40>)
 800ab98:	460c      	mov	r4, r1
 800ab9a:	6831      	ldr	r1, [r6, #0]
 800ab9c:	4605      	mov	r5, r0
 800ab9e:	b911      	cbnz	r1, 800aba6 <sbrk_aligned+0x12>
 800aba0:	f000 fab6 	bl	800b110 <_sbrk_r>
 800aba4:	6030      	str	r0, [r6, #0]
 800aba6:	4621      	mov	r1, r4
 800aba8:	4628      	mov	r0, r5
 800abaa:	f000 fab1 	bl	800b110 <_sbrk_r>
 800abae:	1c43      	adds	r3, r0, #1
 800abb0:	d103      	bne.n	800abba <sbrk_aligned+0x26>
 800abb2:	f04f 34ff 	mov.w	r4, #4294967295
 800abb6:	4620      	mov	r0, r4
 800abb8:	bd70      	pop	{r4, r5, r6, pc}
 800abba:	1cc4      	adds	r4, r0, #3
 800abbc:	f024 0403 	bic.w	r4, r4, #3
 800abc0:	42a0      	cmp	r0, r4
 800abc2:	d0f8      	beq.n	800abb6 <sbrk_aligned+0x22>
 800abc4:	1a21      	subs	r1, r4, r0
 800abc6:	4628      	mov	r0, r5
 800abc8:	f000 faa2 	bl	800b110 <_sbrk_r>
 800abcc:	3001      	adds	r0, #1
 800abce:	d1f2      	bne.n	800abb6 <sbrk_aligned+0x22>
 800abd0:	e7ef      	b.n	800abb2 <sbrk_aligned+0x1e>
 800abd2:	bf00      	nop
 800abd4:	200066dc 	.word	0x200066dc

0800abd8 <_malloc_r>:
 800abd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abdc:	1ccd      	adds	r5, r1, #3
 800abde:	f025 0503 	bic.w	r5, r5, #3
 800abe2:	3508      	adds	r5, #8
 800abe4:	2d0c      	cmp	r5, #12
 800abe6:	bf38      	it	cc
 800abe8:	250c      	movcc	r5, #12
 800abea:	2d00      	cmp	r5, #0
 800abec:	4606      	mov	r6, r0
 800abee:	db01      	blt.n	800abf4 <_malloc_r+0x1c>
 800abf0:	42a9      	cmp	r1, r5
 800abf2:	d904      	bls.n	800abfe <_malloc_r+0x26>
 800abf4:	230c      	movs	r3, #12
 800abf6:	6033      	str	r3, [r6, #0]
 800abf8:	2000      	movs	r0, #0
 800abfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800acd4 <_malloc_r+0xfc>
 800ac02:	f000 f869 	bl	800acd8 <__malloc_lock>
 800ac06:	f8d8 3000 	ldr.w	r3, [r8]
 800ac0a:	461c      	mov	r4, r3
 800ac0c:	bb44      	cbnz	r4, 800ac60 <_malloc_r+0x88>
 800ac0e:	4629      	mov	r1, r5
 800ac10:	4630      	mov	r0, r6
 800ac12:	f7ff ffbf 	bl	800ab94 <sbrk_aligned>
 800ac16:	1c43      	adds	r3, r0, #1
 800ac18:	4604      	mov	r4, r0
 800ac1a:	d158      	bne.n	800acce <_malloc_r+0xf6>
 800ac1c:	f8d8 4000 	ldr.w	r4, [r8]
 800ac20:	4627      	mov	r7, r4
 800ac22:	2f00      	cmp	r7, #0
 800ac24:	d143      	bne.n	800acae <_malloc_r+0xd6>
 800ac26:	2c00      	cmp	r4, #0
 800ac28:	d04b      	beq.n	800acc2 <_malloc_r+0xea>
 800ac2a:	6823      	ldr	r3, [r4, #0]
 800ac2c:	4639      	mov	r1, r7
 800ac2e:	4630      	mov	r0, r6
 800ac30:	eb04 0903 	add.w	r9, r4, r3
 800ac34:	f000 fa6c 	bl	800b110 <_sbrk_r>
 800ac38:	4581      	cmp	r9, r0
 800ac3a:	d142      	bne.n	800acc2 <_malloc_r+0xea>
 800ac3c:	6821      	ldr	r1, [r4, #0]
 800ac3e:	1a6d      	subs	r5, r5, r1
 800ac40:	4629      	mov	r1, r5
 800ac42:	4630      	mov	r0, r6
 800ac44:	f7ff ffa6 	bl	800ab94 <sbrk_aligned>
 800ac48:	3001      	adds	r0, #1
 800ac4a:	d03a      	beq.n	800acc2 <_malloc_r+0xea>
 800ac4c:	6823      	ldr	r3, [r4, #0]
 800ac4e:	442b      	add	r3, r5
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	f8d8 3000 	ldr.w	r3, [r8]
 800ac56:	685a      	ldr	r2, [r3, #4]
 800ac58:	bb62      	cbnz	r2, 800acb4 <_malloc_r+0xdc>
 800ac5a:	f8c8 7000 	str.w	r7, [r8]
 800ac5e:	e00f      	b.n	800ac80 <_malloc_r+0xa8>
 800ac60:	6822      	ldr	r2, [r4, #0]
 800ac62:	1b52      	subs	r2, r2, r5
 800ac64:	d420      	bmi.n	800aca8 <_malloc_r+0xd0>
 800ac66:	2a0b      	cmp	r2, #11
 800ac68:	d917      	bls.n	800ac9a <_malloc_r+0xc2>
 800ac6a:	1961      	adds	r1, r4, r5
 800ac6c:	42a3      	cmp	r3, r4
 800ac6e:	6025      	str	r5, [r4, #0]
 800ac70:	bf18      	it	ne
 800ac72:	6059      	strne	r1, [r3, #4]
 800ac74:	6863      	ldr	r3, [r4, #4]
 800ac76:	bf08      	it	eq
 800ac78:	f8c8 1000 	streq.w	r1, [r8]
 800ac7c:	5162      	str	r2, [r4, r5]
 800ac7e:	604b      	str	r3, [r1, #4]
 800ac80:	4630      	mov	r0, r6
 800ac82:	f000 f82f 	bl	800ace4 <__malloc_unlock>
 800ac86:	f104 000b 	add.w	r0, r4, #11
 800ac8a:	1d23      	adds	r3, r4, #4
 800ac8c:	f020 0007 	bic.w	r0, r0, #7
 800ac90:	1ac2      	subs	r2, r0, r3
 800ac92:	bf1c      	itt	ne
 800ac94:	1a1b      	subne	r3, r3, r0
 800ac96:	50a3      	strne	r3, [r4, r2]
 800ac98:	e7af      	b.n	800abfa <_malloc_r+0x22>
 800ac9a:	6862      	ldr	r2, [r4, #4]
 800ac9c:	42a3      	cmp	r3, r4
 800ac9e:	bf0c      	ite	eq
 800aca0:	f8c8 2000 	streq.w	r2, [r8]
 800aca4:	605a      	strne	r2, [r3, #4]
 800aca6:	e7eb      	b.n	800ac80 <_malloc_r+0xa8>
 800aca8:	4623      	mov	r3, r4
 800acaa:	6864      	ldr	r4, [r4, #4]
 800acac:	e7ae      	b.n	800ac0c <_malloc_r+0x34>
 800acae:	463c      	mov	r4, r7
 800acb0:	687f      	ldr	r7, [r7, #4]
 800acb2:	e7b6      	b.n	800ac22 <_malloc_r+0x4a>
 800acb4:	461a      	mov	r2, r3
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	42a3      	cmp	r3, r4
 800acba:	d1fb      	bne.n	800acb4 <_malloc_r+0xdc>
 800acbc:	2300      	movs	r3, #0
 800acbe:	6053      	str	r3, [r2, #4]
 800acc0:	e7de      	b.n	800ac80 <_malloc_r+0xa8>
 800acc2:	230c      	movs	r3, #12
 800acc4:	6033      	str	r3, [r6, #0]
 800acc6:	4630      	mov	r0, r6
 800acc8:	f000 f80c 	bl	800ace4 <__malloc_unlock>
 800accc:	e794      	b.n	800abf8 <_malloc_r+0x20>
 800acce:	6005      	str	r5, [r0, #0]
 800acd0:	e7d6      	b.n	800ac80 <_malloc_r+0xa8>
 800acd2:	bf00      	nop
 800acd4:	200066e0 	.word	0x200066e0

0800acd8 <__malloc_lock>:
 800acd8:	4801      	ldr	r0, [pc, #4]	@ (800ace0 <__malloc_lock+0x8>)
 800acda:	f000 ba54 	b.w	800b186 <__retarget_lock_acquire_recursive>
 800acde:	bf00      	nop
 800ace0:	20006824 	.word	0x20006824

0800ace4 <__malloc_unlock>:
 800ace4:	4801      	ldr	r0, [pc, #4]	@ (800acec <__malloc_unlock+0x8>)
 800ace6:	f000 ba4f 	b.w	800b188 <__retarget_lock_release_recursive>
 800acea:	bf00      	nop
 800acec:	20006824 	.word	0x20006824

0800acf0 <rand>:
 800acf0:	4b16      	ldr	r3, [pc, #88]	@ (800ad4c <rand+0x5c>)
 800acf2:	b510      	push	{r4, lr}
 800acf4:	681c      	ldr	r4, [r3, #0]
 800acf6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800acf8:	b9b3      	cbnz	r3, 800ad28 <rand+0x38>
 800acfa:	2018      	movs	r0, #24
 800acfc:	f7ff ff3a 	bl	800ab74 <malloc>
 800ad00:	4602      	mov	r2, r0
 800ad02:	6320      	str	r0, [r4, #48]	@ 0x30
 800ad04:	b920      	cbnz	r0, 800ad10 <rand+0x20>
 800ad06:	4b12      	ldr	r3, [pc, #72]	@ (800ad50 <rand+0x60>)
 800ad08:	4812      	ldr	r0, [pc, #72]	@ (800ad54 <rand+0x64>)
 800ad0a:	2152      	movs	r1, #82	@ 0x52
 800ad0c:	f000 fa4c 	bl	800b1a8 <__assert_func>
 800ad10:	4911      	ldr	r1, [pc, #68]	@ (800ad58 <rand+0x68>)
 800ad12:	4b12      	ldr	r3, [pc, #72]	@ (800ad5c <rand+0x6c>)
 800ad14:	e9c0 1300 	strd	r1, r3, [r0]
 800ad18:	4b11      	ldr	r3, [pc, #68]	@ (800ad60 <rand+0x70>)
 800ad1a:	6083      	str	r3, [r0, #8]
 800ad1c:	230b      	movs	r3, #11
 800ad1e:	8183      	strh	r3, [r0, #12]
 800ad20:	2100      	movs	r1, #0
 800ad22:	2001      	movs	r0, #1
 800ad24:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ad28:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ad2a:	480e      	ldr	r0, [pc, #56]	@ (800ad64 <rand+0x74>)
 800ad2c:	690b      	ldr	r3, [r1, #16]
 800ad2e:	694c      	ldr	r4, [r1, #20]
 800ad30:	4a0d      	ldr	r2, [pc, #52]	@ (800ad68 <rand+0x78>)
 800ad32:	4358      	muls	r0, r3
 800ad34:	fb02 0004 	mla	r0, r2, r4, r0
 800ad38:	fba3 3202 	umull	r3, r2, r3, r2
 800ad3c:	3301      	adds	r3, #1
 800ad3e:	eb40 0002 	adc.w	r0, r0, r2
 800ad42:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800ad46:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800ad4a:	bd10      	pop	{r4, pc}
 800ad4c:	20000028 	.word	0x20000028
 800ad50:	0800cfa6 	.word	0x0800cfa6
 800ad54:	0800cfbd 	.word	0x0800cfbd
 800ad58:	abcd330e 	.word	0xabcd330e
 800ad5c:	e66d1234 	.word	0xe66d1234
 800ad60:	0005deec 	.word	0x0005deec
 800ad64:	5851f42d 	.word	0x5851f42d
 800ad68:	4c957f2d 	.word	0x4c957f2d

0800ad6c <std>:
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	b510      	push	{r4, lr}
 800ad70:	4604      	mov	r4, r0
 800ad72:	e9c0 3300 	strd	r3, r3, [r0]
 800ad76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad7a:	6083      	str	r3, [r0, #8]
 800ad7c:	8181      	strh	r1, [r0, #12]
 800ad7e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad80:	81c2      	strh	r2, [r0, #14]
 800ad82:	6183      	str	r3, [r0, #24]
 800ad84:	4619      	mov	r1, r3
 800ad86:	2208      	movs	r2, #8
 800ad88:	305c      	adds	r0, #92	@ 0x5c
 800ad8a:	f000 f926 	bl	800afda <memset>
 800ad8e:	4b0d      	ldr	r3, [pc, #52]	@ (800adc4 <std+0x58>)
 800ad90:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad92:	4b0d      	ldr	r3, [pc, #52]	@ (800adc8 <std+0x5c>)
 800ad94:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad96:	4b0d      	ldr	r3, [pc, #52]	@ (800adcc <std+0x60>)
 800ad98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad9a:	4b0d      	ldr	r3, [pc, #52]	@ (800add0 <std+0x64>)
 800ad9c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad9e:	4b0d      	ldr	r3, [pc, #52]	@ (800add4 <std+0x68>)
 800ada0:	6224      	str	r4, [r4, #32]
 800ada2:	429c      	cmp	r4, r3
 800ada4:	d006      	beq.n	800adb4 <std+0x48>
 800ada6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800adaa:	4294      	cmp	r4, r2
 800adac:	d002      	beq.n	800adb4 <std+0x48>
 800adae:	33d0      	adds	r3, #208	@ 0xd0
 800adb0:	429c      	cmp	r4, r3
 800adb2:	d105      	bne.n	800adc0 <std+0x54>
 800adb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800adb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adbc:	f000 b9e2 	b.w	800b184 <__retarget_lock_init_recursive>
 800adc0:	bd10      	pop	{r4, pc}
 800adc2:	bf00      	nop
 800adc4:	0800af35 	.word	0x0800af35
 800adc8:	0800af57 	.word	0x0800af57
 800adcc:	0800af8f 	.word	0x0800af8f
 800add0:	0800afb3 	.word	0x0800afb3
 800add4:	200066e4 	.word	0x200066e4

0800add8 <stdio_exit_handler>:
 800add8:	4a02      	ldr	r2, [pc, #8]	@ (800ade4 <stdio_exit_handler+0xc>)
 800adda:	4903      	ldr	r1, [pc, #12]	@ (800ade8 <stdio_exit_handler+0x10>)
 800addc:	4803      	ldr	r0, [pc, #12]	@ (800adec <stdio_exit_handler+0x14>)
 800adde:	f000 b869 	b.w	800aeb4 <_fwalk_sglue>
 800ade2:	bf00      	nop
 800ade4:	2000001c 	.word	0x2000001c
 800ade8:	0800b949 	.word	0x0800b949
 800adec:	2000002c 	.word	0x2000002c

0800adf0 <cleanup_stdio>:
 800adf0:	6841      	ldr	r1, [r0, #4]
 800adf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ae24 <cleanup_stdio+0x34>)
 800adf4:	4299      	cmp	r1, r3
 800adf6:	b510      	push	{r4, lr}
 800adf8:	4604      	mov	r4, r0
 800adfa:	d001      	beq.n	800ae00 <cleanup_stdio+0x10>
 800adfc:	f000 fda4 	bl	800b948 <_fflush_r>
 800ae00:	68a1      	ldr	r1, [r4, #8]
 800ae02:	4b09      	ldr	r3, [pc, #36]	@ (800ae28 <cleanup_stdio+0x38>)
 800ae04:	4299      	cmp	r1, r3
 800ae06:	d002      	beq.n	800ae0e <cleanup_stdio+0x1e>
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f000 fd9d 	bl	800b948 <_fflush_r>
 800ae0e:	68e1      	ldr	r1, [r4, #12]
 800ae10:	4b06      	ldr	r3, [pc, #24]	@ (800ae2c <cleanup_stdio+0x3c>)
 800ae12:	4299      	cmp	r1, r3
 800ae14:	d004      	beq.n	800ae20 <cleanup_stdio+0x30>
 800ae16:	4620      	mov	r0, r4
 800ae18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae1c:	f000 bd94 	b.w	800b948 <_fflush_r>
 800ae20:	bd10      	pop	{r4, pc}
 800ae22:	bf00      	nop
 800ae24:	200066e4 	.word	0x200066e4
 800ae28:	2000674c 	.word	0x2000674c
 800ae2c:	200067b4 	.word	0x200067b4

0800ae30 <global_stdio_init.part.0>:
 800ae30:	b510      	push	{r4, lr}
 800ae32:	4b0b      	ldr	r3, [pc, #44]	@ (800ae60 <global_stdio_init.part.0+0x30>)
 800ae34:	4c0b      	ldr	r4, [pc, #44]	@ (800ae64 <global_stdio_init.part.0+0x34>)
 800ae36:	4a0c      	ldr	r2, [pc, #48]	@ (800ae68 <global_stdio_init.part.0+0x38>)
 800ae38:	601a      	str	r2, [r3, #0]
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	2104      	movs	r1, #4
 800ae40:	f7ff ff94 	bl	800ad6c <std>
 800ae44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae48:	2201      	movs	r2, #1
 800ae4a:	2109      	movs	r1, #9
 800ae4c:	f7ff ff8e 	bl	800ad6c <std>
 800ae50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae54:	2202      	movs	r2, #2
 800ae56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae5a:	2112      	movs	r1, #18
 800ae5c:	f7ff bf86 	b.w	800ad6c <std>
 800ae60:	2000681c 	.word	0x2000681c
 800ae64:	200066e4 	.word	0x200066e4
 800ae68:	0800add9 	.word	0x0800add9

0800ae6c <__sfp_lock_acquire>:
 800ae6c:	4801      	ldr	r0, [pc, #4]	@ (800ae74 <__sfp_lock_acquire+0x8>)
 800ae6e:	f000 b98a 	b.w	800b186 <__retarget_lock_acquire_recursive>
 800ae72:	bf00      	nop
 800ae74:	20006825 	.word	0x20006825

0800ae78 <__sfp_lock_release>:
 800ae78:	4801      	ldr	r0, [pc, #4]	@ (800ae80 <__sfp_lock_release+0x8>)
 800ae7a:	f000 b985 	b.w	800b188 <__retarget_lock_release_recursive>
 800ae7e:	bf00      	nop
 800ae80:	20006825 	.word	0x20006825

0800ae84 <__sinit>:
 800ae84:	b510      	push	{r4, lr}
 800ae86:	4604      	mov	r4, r0
 800ae88:	f7ff fff0 	bl	800ae6c <__sfp_lock_acquire>
 800ae8c:	6a23      	ldr	r3, [r4, #32]
 800ae8e:	b11b      	cbz	r3, 800ae98 <__sinit+0x14>
 800ae90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae94:	f7ff bff0 	b.w	800ae78 <__sfp_lock_release>
 800ae98:	4b04      	ldr	r3, [pc, #16]	@ (800aeac <__sinit+0x28>)
 800ae9a:	6223      	str	r3, [r4, #32]
 800ae9c:	4b04      	ldr	r3, [pc, #16]	@ (800aeb0 <__sinit+0x2c>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d1f5      	bne.n	800ae90 <__sinit+0xc>
 800aea4:	f7ff ffc4 	bl	800ae30 <global_stdio_init.part.0>
 800aea8:	e7f2      	b.n	800ae90 <__sinit+0xc>
 800aeaa:	bf00      	nop
 800aeac:	0800adf1 	.word	0x0800adf1
 800aeb0:	2000681c 	.word	0x2000681c

0800aeb4 <_fwalk_sglue>:
 800aeb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aeb8:	4607      	mov	r7, r0
 800aeba:	4688      	mov	r8, r1
 800aebc:	4614      	mov	r4, r2
 800aebe:	2600      	movs	r6, #0
 800aec0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aec4:	f1b9 0901 	subs.w	r9, r9, #1
 800aec8:	d505      	bpl.n	800aed6 <_fwalk_sglue+0x22>
 800aeca:	6824      	ldr	r4, [r4, #0]
 800aecc:	2c00      	cmp	r4, #0
 800aece:	d1f7      	bne.n	800aec0 <_fwalk_sglue+0xc>
 800aed0:	4630      	mov	r0, r6
 800aed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aed6:	89ab      	ldrh	r3, [r5, #12]
 800aed8:	2b01      	cmp	r3, #1
 800aeda:	d907      	bls.n	800aeec <_fwalk_sglue+0x38>
 800aedc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aee0:	3301      	adds	r3, #1
 800aee2:	d003      	beq.n	800aeec <_fwalk_sglue+0x38>
 800aee4:	4629      	mov	r1, r5
 800aee6:	4638      	mov	r0, r7
 800aee8:	47c0      	blx	r8
 800aeea:	4306      	orrs	r6, r0
 800aeec:	3568      	adds	r5, #104	@ 0x68
 800aeee:	e7e9      	b.n	800aec4 <_fwalk_sglue+0x10>

0800aef0 <siprintf>:
 800aef0:	b40e      	push	{r1, r2, r3}
 800aef2:	b510      	push	{r4, lr}
 800aef4:	b09d      	sub	sp, #116	@ 0x74
 800aef6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800aef8:	9002      	str	r0, [sp, #8]
 800aefa:	9006      	str	r0, [sp, #24]
 800aefc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800af00:	480a      	ldr	r0, [pc, #40]	@ (800af2c <siprintf+0x3c>)
 800af02:	9107      	str	r1, [sp, #28]
 800af04:	9104      	str	r1, [sp, #16]
 800af06:	490a      	ldr	r1, [pc, #40]	@ (800af30 <siprintf+0x40>)
 800af08:	f853 2b04 	ldr.w	r2, [r3], #4
 800af0c:	9105      	str	r1, [sp, #20]
 800af0e:	2400      	movs	r4, #0
 800af10:	a902      	add	r1, sp, #8
 800af12:	6800      	ldr	r0, [r0, #0]
 800af14:	9301      	str	r3, [sp, #4]
 800af16:	941b      	str	r4, [sp, #108]	@ 0x6c
 800af18:	f000 fa0a 	bl	800b330 <_svfiprintf_r>
 800af1c:	9b02      	ldr	r3, [sp, #8]
 800af1e:	701c      	strb	r4, [r3, #0]
 800af20:	b01d      	add	sp, #116	@ 0x74
 800af22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af26:	b003      	add	sp, #12
 800af28:	4770      	bx	lr
 800af2a:	bf00      	nop
 800af2c:	20000028 	.word	0x20000028
 800af30:	ffff0208 	.word	0xffff0208

0800af34 <__sread>:
 800af34:	b510      	push	{r4, lr}
 800af36:	460c      	mov	r4, r1
 800af38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af3c:	f000 f8d6 	bl	800b0ec <_read_r>
 800af40:	2800      	cmp	r0, #0
 800af42:	bfab      	itete	ge
 800af44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af46:	89a3      	ldrhlt	r3, [r4, #12]
 800af48:	181b      	addge	r3, r3, r0
 800af4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af4e:	bfac      	ite	ge
 800af50:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af52:	81a3      	strhlt	r3, [r4, #12]
 800af54:	bd10      	pop	{r4, pc}

0800af56 <__swrite>:
 800af56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af5a:	461f      	mov	r7, r3
 800af5c:	898b      	ldrh	r3, [r1, #12]
 800af5e:	05db      	lsls	r3, r3, #23
 800af60:	4605      	mov	r5, r0
 800af62:	460c      	mov	r4, r1
 800af64:	4616      	mov	r6, r2
 800af66:	d505      	bpl.n	800af74 <__swrite+0x1e>
 800af68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6c:	2302      	movs	r3, #2
 800af6e:	2200      	movs	r2, #0
 800af70:	f000 f8aa 	bl	800b0c8 <_lseek_r>
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af7e:	81a3      	strh	r3, [r4, #12]
 800af80:	4632      	mov	r2, r6
 800af82:	463b      	mov	r3, r7
 800af84:	4628      	mov	r0, r5
 800af86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af8a:	f7ff bde1 	b.w	800ab50 <_write_r>

0800af8e <__sseek>:
 800af8e:	b510      	push	{r4, lr}
 800af90:	460c      	mov	r4, r1
 800af92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af96:	f000 f897 	bl	800b0c8 <_lseek_r>
 800af9a:	1c43      	adds	r3, r0, #1
 800af9c:	89a3      	ldrh	r3, [r4, #12]
 800af9e:	bf15      	itete	ne
 800afa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800afa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800afa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800afaa:	81a3      	strheq	r3, [r4, #12]
 800afac:	bf18      	it	ne
 800afae:	81a3      	strhne	r3, [r4, #12]
 800afb0:	bd10      	pop	{r4, pc}

0800afb2 <__sclose>:
 800afb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afb6:	f000 b819 	b.w	800afec <_close_r>

0800afba <memcmp>:
 800afba:	b510      	push	{r4, lr}
 800afbc:	3901      	subs	r1, #1
 800afbe:	4402      	add	r2, r0
 800afc0:	4290      	cmp	r0, r2
 800afc2:	d101      	bne.n	800afc8 <memcmp+0xe>
 800afc4:	2000      	movs	r0, #0
 800afc6:	e005      	b.n	800afd4 <memcmp+0x1a>
 800afc8:	7803      	ldrb	r3, [r0, #0]
 800afca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800afce:	42a3      	cmp	r3, r4
 800afd0:	d001      	beq.n	800afd6 <memcmp+0x1c>
 800afd2:	1b18      	subs	r0, r3, r4
 800afd4:	bd10      	pop	{r4, pc}
 800afd6:	3001      	adds	r0, #1
 800afd8:	e7f2      	b.n	800afc0 <memcmp+0x6>

0800afda <memset>:
 800afda:	4402      	add	r2, r0
 800afdc:	4603      	mov	r3, r0
 800afde:	4293      	cmp	r3, r2
 800afe0:	d100      	bne.n	800afe4 <memset+0xa>
 800afe2:	4770      	bx	lr
 800afe4:	f803 1b01 	strb.w	r1, [r3], #1
 800afe8:	e7f9      	b.n	800afde <memset+0x4>
	...

0800afec <_close_r>:
 800afec:	b538      	push	{r3, r4, r5, lr}
 800afee:	4d06      	ldr	r5, [pc, #24]	@ (800b008 <_close_r+0x1c>)
 800aff0:	2300      	movs	r3, #0
 800aff2:	4604      	mov	r4, r0
 800aff4:	4608      	mov	r0, r1
 800aff6:	602b      	str	r3, [r5, #0]
 800aff8:	f7f6 ff04 	bl	8001e04 <_close>
 800affc:	1c43      	adds	r3, r0, #1
 800affe:	d102      	bne.n	800b006 <_close_r+0x1a>
 800b000:	682b      	ldr	r3, [r5, #0]
 800b002:	b103      	cbz	r3, 800b006 <_close_r+0x1a>
 800b004:	6023      	str	r3, [r4, #0]
 800b006:	bd38      	pop	{r3, r4, r5, pc}
 800b008:	20006820 	.word	0x20006820

0800b00c <_reclaim_reent>:
 800b00c:	4b2d      	ldr	r3, [pc, #180]	@ (800b0c4 <_reclaim_reent+0xb8>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4283      	cmp	r3, r0
 800b012:	b570      	push	{r4, r5, r6, lr}
 800b014:	4604      	mov	r4, r0
 800b016:	d053      	beq.n	800b0c0 <_reclaim_reent+0xb4>
 800b018:	69c3      	ldr	r3, [r0, #28]
 800b01a:	b31b      	cbz	r3, 800b064 <_reclaim_reent+0x58>
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	b163      	cbz	r3, 800b03a <_reclaim_reent+0x2e>
 800b020:	2500      	movs	r5, #0
 800b022:	69e3      	ldr	r3, [r4, #28]
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	5959      	ldr	r1, [r3, r5]
 800b028:	b9b1      	cbnz	r1, 800b058 <_reclaim_reent+0x4c>
 800b02a:	3504      	adds	r5, #4
 800b02c:	2d80      	cmp	r5, #128	@ 0x80
 800b02e:	d1f8      	bne.n	800b022 <_reclaim_reent+0x16>
 800b030:	69e3      	ldr	r3, [r4, #28]
 800b032:	4620      	mov	r0, r4
 800b034:	68d9      	ldr	r1, [r3, #12]
 800b036:	f000 f8d5 	bl	800b1e4 <_free_r>
 800b03a:	69e3      	ldr	r3, [r4, #28]
 800b03c:	6819      	ldr	r1, [r3, #0]
 800b03e:	b111      	cbz	r1, 800b046 <_reclaim_reent+0x3a>
 800b040:	4620      	mov	r0, r4
 800b042:	f000 f8cf 	bl	800b1e4 <_free_r>
 800b046:	69e3      	ldr	r3, [r4, #28]
 800b048:	689d      	ldr	r5, [r3, #8]
 800b04a:	b15d      	cbz	r5, 800b064 <_reclaim_reent+0x58>
 800b04c:	4629      	mov	r1, r5
 800b04e:	4620      	mov	r0, r4
 800b050:	682d      	ldr	r5, [r5, #0]
 800b052:	f000 f8c7 	bl	800b1e4 <_free_r>
 800b056:	e7f8      	b.n	800b04a <_reclaim_reent+0x3e>
 800b058:	680e      	ldr	r6, [r1, #0]
 800b05a:	4620      	mov	r0, r4
 800b05c:	f000 f8c2 	bl	800b1e4 <_free_r>
 800b060:	4631      	mov	r1, r6
 800b062:	e7e1      	b.n	800b028 <_reclaim_reent+0x1c>
 800b064:	6961      	ldr	r1, [r4, #20]
 800b066:	b111      	cbz	r1, 800b06e <_reclaim_reent+0x62>
 800b068:	4620      	mov	r0, r4
 800b06a:	f000 f8bb 	bl	800b1e4 <_free_r>
 800b06e:	69e1      	ldr	r1, [r4, #28]
 800b070:	b111      	cbz	r1, 800b078 <_reclaim_reent+0x6c>
 800b072:	4620      	mov	r0, r4
 800b074:	f000 f8b6 	bl	800b1e4 <_free_r>
 800b078:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b07a:	b111      	cbz	r1, 800b082 <_reclaim_reent+0x76>
 800b07c:	4620      	mov	r0, r4
 800b07e:	f000 f8b1 	bl	800b1e4 <_free_r>
 800b082:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b084:	b111      	cbz	r1, 800b08c <_reclaim_reent+0x80>
 800b086:	4620      	mov	r0, r4
 800b088:	f000 f8ac 	bl	800b1e4 <_free_r>
 800b08c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b08e:	b111      	cbz	r1, 800b096 <_reclaim_reent+0x8a>
 800b090:	4620      	mov	r0, r4
 800b092:	f000 f8a7 	bl	800b1e4 <_free_r>
 800b096:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b098:	b111      	cbz	r1, 800b0a0 <_reclaim_reent+0x94>
 800b09a:	4620      	mov	r0, r4
 800b09c:	f000 f8a2 	bl	800b1e4 <_free_r>
 800b0a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b0a2:	b111      	cbz	r1, 800b0aa <_reclaim_reent+0x9e>
 800b0a4:	4620      	mov	r0, r4
 800b0a6:	f000 f89d 	bl	800b1e4 <_free_r>
 800b0aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b0ac:	b111      	cbz	r1, 800b0b4 <_reclaim_reent+0xa8>
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	f000 f898 	bl	800b1e4 <_free_r>
 800b0b4:	6a23      	ldr	r3, [r4, #32]
 800b0b6:	b11b      	cbz	r3, 800b0c0 <_reclaim_reent+0xb4>
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b0be:	4718      	bx	r3
 800b0c0:	bd70      	pop	{r4, r5, r6, pc}
 800b0c2:	bf00      	nop
 800b0c4:	20000028 	.word	0x20000028

0800b0c8 <_lseek_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4d07      	ldr	r5, [pc, #28]	@ (800b0e8 <_lseek_r+0x20>)
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	4608      	mov	r0, r1
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	602a      	str	r2, [r5, #0]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	f7f6 febb 	bl	8001e52 <_lseek>
 800b0dc:	1c43      	adds	r3, r0, #1
 800b0de:	d102      	bne.n	800b0e6 <_lseek_r+0x1e>
 800b0e0:	682b      	ldr	r3, [r5, #0]
 800b0e2:	b103      	cbz	r3, 800b0e6 <_lseek_r+0x1e>
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	20006820 	.word	0x20006820

0800b0ec <_read_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d07      	ldr	r5, [pc, #28]	@ (800b10c <_read_r+0x20>)
 800b0f0:	4604      	mov	r4, r0
 800b0f2:	4608      	mov	r0, r1
 800b0f4:	4611      	mov	r1, r2
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	602a      	str	r2, [r5, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f7f6 fe65 	bl	8001dca <_read>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_read_r+0x1e>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_read_r+0x1e>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	20006820 	.word	0x20006820

0800b110 <_sbrk_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4d06      	ldr	r5, [pc, #24]	@ (800b12c <_sbrk_r+0x1c>)
 800b114:	2300      	movs	r3, #0
 800b116:	4604      	mov	r4, r0
 800b118:	4608      	mov	r0, r1
 800b11a:	602b      	str	r3, [r5, #0]
 800b11c:	f7f6 fea6 	bl	8001e6c <_sbrk>
 800b120:	1c43      	adds	r3, r0, #1
 800b122:	d102      	bne.n	800b12a <_sbrk_r+0x1a>
 800b124:	682b      	ldr	r3, [r5, #0]
 800b126:	b103      	cbz	r3, 800b12a <_sbrk_r+0x1a>
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	bd38      	pop	{r3, r4, r5, pc}
 800b12c:	20006820 	.word	0x20006820

0800b130 <__errno>:
 800b130:	4b01      	ldr	r3, [pc, #4]	@ (800b138 <__errno+0x8>)
 800b132:	6818      	ldr	r0, [r3, #0]
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	20000028 	.word	0x20000028

0800b13c <__libc_init_array>:
 800b13c:	b570      	push	{r4, r5, r6, lr}
 800b13e:	4d0d      	ldr	r5, [pc, #52]	@ (800b174 <__libc_init_array+0x38>)
 800b140:	4c0d      	ldr	r4, [pc, #52]	@ (800b178 <__libc_init_array+0x3c>)
 800b142:	1b64      	subs	r4, r4, r5
 800b144:	10a4      	asrs	r4, r4, #2
 800b146:	2600      	movs	r6, #0
 800b148:	42a6      	cmp	r6, r4
 800b14a:	d109      	bne.n	800b160 <__libc_init_array+0x24>
 800b14c:	4d0b      	ldr	r5, [pc, #44]	@ (800b17c <__libc_init_array+0x40>)
 800b14e:	4c0c      	ldr	r4, [pc, #48]	@ (800b180 <__libc_init_array+0x44>)
 800b150:	f000 ff28 	bl	800bfa4 <_init>
 800b154:	1b64      	subs	r4, r4, r5
 800b156:	10a4      	asrs	r4, r4, #2
 800b158:	2600      	movs	r6, #0
 800b15a:	42a6      	cmp	r6, r4
 800b15c:	d105      	bne.n	800b16a <__libc_init_array+0x2e>
 800b15e:	bd70      	pop	{r4, r5, r6, pc}
 800b160:	f855 3b04 	ldr.w	r3, [r5], #4
 800b164:	4798      	blx	r3
 800b166:	3601      	adds	r6, #1
 800b168:	e7ee      	b.n	800b148 <__libc_init_array+0xc>
 800b16a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b16e:	4798      	blx	r3
 800b170:	3601      	adds	r6, #1
 800b172:	e7f2      	b.n	800b15a <__libc_init_array+0x1e>
 800b174:	0800d08c 	.word	0x0800d08c
 800b178:	0800d08c 	.word	0x0800d08c
 800b17c:	0800d08c 	.word	0x0800d08c
 800b180:	0800d090 	.word	0x0800d090

0800b184 <__retarget_lock_init_recursive>:
 800b184:	4770      	bx	lr

0800b186 <__retarget_lock_acquire_recursive>:
 800b186:	4770      	bx	lr

0800b188 <__retarget_lock_release_recursive>:
 800b188:	4770      	bx	lr

0800b18a <memcpy>:
 800b18a:	440a      	add	r2, r1
 800b18c:	4291      	cmp	r1, r2
 800b18e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b192:	d100      	bne.n	800b196 <memcpy+0xc>
 800b194:	4770      	bx	lr
 800b196:	b510      	push	{r4, lr}
 800b198:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b19c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1a0:	4291      	cmp	r1, r2
 800b1a2:	d1f9      	bne.n	800b198 <memcpy+0xe>
 800b1a4:	bd10      	pop	{r4, pc}
	...

0800b1a8 <__assert_func>:
 800b1a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b1aa:	4614      	mov	r4, r2
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	4b09      	ldr	r3, [pc, #36]	@ (800b1d4 <__assert_func+0x2c>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4605      	mov	r5, r0
 800b1b4:	68d8      	ldr	r0, [r3, #12]
 800b1b6:	b14c      	cbz	r4, 800b1cc <__assert_func+0x24>
 800b1b8:	4b07      	ldr	r3, [pc, #28]	@ (800b1d8 <__assert_func+0x30>)
 800b1ba:	9100      	str	r1, [sp, #0]
 800b1bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b1c0:	4906      	ldr	r1, [pc, #24]	@ (800b1dc <__assert_func+0x34>)
 800b1c2:	462b      	mov	r3, r5
 800b1c4:	f000 fbe8 	bl	800b998 <fiprintf>
 800b1c8:	f000 fc12 	bl	800b9f0 <abort>
 800b1cc:	4b04      	ldr	r3, [pc, #16]	@ (800b1e0 <__assert_func+0x38>)
 800b1ce:	461c      	mov	r4, r3
 800b1d0:	e7f3      	b.n	800b1ba <__assert_func+0x12>
 800b1d2:	bf00      	nop
 800b1d4:	20000028 	.word	0x20000028
 800b1d8:	0800d015 	.word	0x0800d015
 800b1dc:	0800d022 	.word	0x0800d022
 800b1e0:	0800d050 	.word	0x0800d050

0800b1e4 <_free_r>:
 800b1e4:	b538      	push	{r3, r4, r5, lr}
 800b1e6:	4605      	mov	r5, r0
 800b1e8:	2900      	cmp	r1, #0
 800b1ea:	d041      	beq.n	800b270 <_free_r+0x8c>
 800b1ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1f0:	1f0c      	subs	r4, r1, #4
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	bfb8      	it	lt
 800b1f6:	18e4      	addlt	r4, r4, r3
 800b1f8:	f7ff fd6e 	bl	800acd8 <__malloc_lock>
 800b1fc:	4a1d      	ldr	r2, [pc, #116]	@ (800b274 <_free_r+0x90>)
 800b1fe:	6813      	ldr	r3, [r2, #0]
 800b200:	b933      	cbnz	r3, 800b210 <_free_r+0x2c>
 800b202:	6063      	str	r3, [r4, #4]
 800b204:	6014      	str	r4, [r2, #0]
 800b206:	4628      	mov	r0, r5
 800b208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b20c:	f7ff bd6a 	b.w	800ace4 <__malloc_unlock>
 800b210:	42a3      	cmp	r3, r4
 800b212:	d908      	bls.n	800b226 <_free_r+0x42>
 800b214:	6820      	ldr	r0, [r4, #0]
 800b216:	1821      	adds	r1, r4, r0
 800b218:	428b      	cmp	r3, r1
 800b21a:	bf01      	itttt	eq
 800b21c:	6819      	ldreq	r1, [r3, #0]
 800b21e:	685b      	ldreq	r3, [r3, #4]
 800b220:	1809      	addeq	r1, r1, r0
 800b222:	6021      	streq	r1, [r4, #0]
 800b224:	e7ed      	b.n	800b202 <_free_r+0x1e>
 800b226:	461a      	mov	r2, r3
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	b10b      	cbz	r3, 800b230 <_free_r+0x4c>
 800b22c:	42a3      	cmp	r3, r4
 800b22e:	d9fa      	bls.n	800b226 <_free_r+0x42>
 800b230:	6811      	ldr	r1, [r2, #0]
 800b232:	1850      	adds	r0, r2, r1
 800b234:	42a0      	cmp	r0, r4
 800b236:	d10b      	bne.n	800b250 <_free_r+0x6c>
 800b238:	6820      	ldr	r0, [r4, #0]
 800b23a:	4401      	add	r1, r0
 800b23c:	1850      	adds	r0, r2, r1
 800b23e:	4283      	cmp	r3, r0
 800b240:	6011      	str	r1, [r2, #0]
 800b242:	d1e0      	bne.n	800b206 <_free_r+0x22>
 800b244:	6818      	ldr	r0, [r3, #0]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	6053      	str	r3, [r2, #4]
 800b24a:	4408      	add	r0, r1
 800b24c:	6010      	str	r0, [r2, #0]
 800b24e:	e7da      	b.n	800b206 <_free_r+0x22>
 800b250:	d902      	bls.n	800b258 <_free_r+0x74>
 800b252:	230c      	movs	r3, #12
 800b254:	602b      	str	r3, [r5, #0]
 800b256:	e7d6      	b.n	800b206 <_free_r+0x22>
 800b258:	6820      	ldr	r0, [r4, #0]
 800b25a:	1821      	adds	r1, r4, r0
 800b25c:	428b      	cmp	r3, r1
 800b25e:	bf04      	itt	eq
 800b260:	6819      	ldreq	r1, [r3, #0]
 800b262:	685b      	ldreq	r3, [r3, #4]
 800b264:	6063      	str	r3, [r4, #4]
 800b266:	bf04      	itt	eq
 800b268:	1809      	addeq	r1, r1, r0
 800b26a:	6021      	streq	r1, [r4, #0]
 800b26c:	6054      	str	r4, [r2, #4]
 800b26e:	e7ca      	b.n	800b206 <_free_r+0x22>
 800b270:	bd38      	pop	{r3, r4, r5, pc}
 800b272:	bf00      	nop
 800b274:	200066e0 	.word	0x200066e0

0800b278 <__ssputs_r>:
 800b278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b27c:	688e      	ldr	r6, [r1, #8]
 800b27e:	461f      	mov	r7, r3
 800b280:	42be      	cmp	r6, r7
 800b282:	680b      	ldr	r3, [r1, #0]
 800b284:	4682      	mov	sl, r0
 800b286:	460c      	mov	r4, r1
 800b288:	4690      	mov	r8, r2
 800b28a:	d82d      	bhi.n	800b2e8 <__ssputs_r+0x70>
 800b28c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b290:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b294:	d026      	beq.n	800b2e4 <__ssputs_r+0x6c>
 800b296:	6965      	ldr	r5, [r4, #20]
 800b298:	6909      	ldr	r1, [r1, #16]
 800b29a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b29e:	eba3 0901 	sub.w	r9, r3, r1
 800b2a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b2a6:	1c7b      	adds	r3, r7, #1
 800b2a8:	444b      	add	r3, r9
 800b2aa:	106d      	asrs	r5, r5, #1
 800b2ac:	429d      	cmp	r5, r3
 800b2ae:	bf38      	it	cc
 800b2b0:	461d      	movcc	r5, r3
 800b2b2:	0553      	lsls	r3, r2, #21
 800b2b4:	d527      	bpl.n	800b306 <__ssputs_r+0x8e>
 800b2b6:	4629      	mov	r1, r5
 800b2b8:	f7ff fc8e 	bl	800abd8 <_malloc_r>
 800b2bc:	4606      	mov	r6, r0
 800b2be:	b360      	cbz	r0, 800b31a <__ssputs_r+0xa2>
 800b2c0:	6921      	ldr	r1, [r4, #16]
 800b2c2:	464a      	mov	r2, r9
 800b2c4:	f7ff ff61 	bl	800b18a <memcpy>
 800b2c8:	89a3      	ldrh	r3, [r4, #12]
 800b2ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b2ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2d2:	81a3      	strh	r3, [r4, #12]
 800b2d4:	6126      	str	r6, [r4, #16]
 800b2d6:	6165      	str	r5, [r4, #20]
 800b2d8:	444e      	add	r6, r9
 800b2da:	eba5 0509 	sub.w	r5, r5, r9
 800b2de:	6026      	str	r6, [r4, #0]
 800b2e0:	60a5      	str	r5, [r4, #8]
 800b2e2:	463e      	mov	r6, r7
 800b2e4:	42be      	cmp	r6, r7
 800b2e6:	d900      	bls.n	800b2ea <__ssputs_r+0x72>
 800b2e8:	463e      	mov	r6, r7
 800b2ea:	6820      	ldr	r0, [r4, #0]
 800b2ec:	4632      	mov	r2, r6
 800b2ee:	4641      	mov	r1, r8
 800b2f0:	f000 fb64 	bl	800b9bc <memmove>
 800b2f4:	68a3      	ldr	r3, [r4, #8]
 800b2f6:	1b9b      	subs	r3, r3, r6
 800b2f8:	60a3      	str	r3, [r4, #8]
 800b2fa:	6823      	ldr	r3, [r4, #0]
 800b2fc:	4433      	add	r3, r6
 800b2fe:	6023      	str	r3, [r4, #0]
 800b300:	2000      	movs	r0, #0
 800b302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b306:	462a      	mov	r2, r5
 800b308:	f000 fb79 	bl	800b9fe <_realloc_r>
 800b30c:	4606      	mov	r6, r0
 800b30e:	2800      	cmp	r0, #0
 800b310:	d1e0      	bne.n	800b2d4 <__ssputs_r+0x5c>
 800b312:	6921      	ldr	r1, [r4, #16]
 800b314:	4650      	mov	r0, sl
 800b316:	f7ff ff65 	bl	800b1e4 <_free_r>
 800b31a:	230c      	movs	r3, #12
 800b31c:	f8ca 3000 	str.w	r3, [sl]
 800b320:	89a3      	ldrh	r3, [r4, #12]
 800b322:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b326:	81a3      	strh	r3, [r4, #12]
 800b328:	f04f 30ff 	mov.w	r0, #4294967295
 800b32c:	e7e9      	b.n	800b302 <__ssputs_r+0x8a>
	...

0800b330 <_svfiprintf_r>:
 800b330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b334:	4698      	mov	r8, r3
 800b336:	898b      	ldrh	r3, [r1, #12]
 800b338:	061b      	lsls	r3, r3, #24
 800b33a:	b09d      	sub	sp, #116	@ 0x74
 800b33c:	4607      	mov	r7, r0
 800b33e:	460d      	mov	r5, r1
 800b340:	4614      	mov	r4, r2
 800b342:	d510      	bpl.n	800b366 <_svfiprintf_r+0x36>
 800b344:	690b      	ldr	r3, [r1, #16]
 800b346:	b973      	cbnz	r3, 800b366 <_svfiprintf_r+0x36>
 800b348:	2140      	movs	r1, #64	@ 0x40
 800b34a:	f7ff fc45 	bl	800abd8 <_malloc_r>
 800b34e:	6028      	str	r0, [r5, #0]
 800b350:	6128      	str	r0, [r5, #16]
 800b352:	b930      	cbnz	r0, 800b362 <_svfiprintf_r+0x32>
 800b354:	230c      	movs	r3, #12
 800b356:	603b      	str	r3, [r7, #0]
 800b358:	f04f 30ff 	mov.w	r0, #4294967295
 800b35c:	b01d      	add	sp, #116	@ 0x74
 800b35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b362:	2340      	movs	r3, #64	@ 0x40
 800b364:	616b      	str	r3, [r5, #20]
 800b366:	2300      	movs	r3, #0
 800b368:	9309      	str	r3, [sp, #36]	@ 0x24
 800b36a:	2320      	movs	r3, #32
 800b36c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b370:	f8cd 800c 	str.w	r8, [sp, #12]
 800b374:	2330      	movs	r3, #48	@ 0x30
 800b376:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b514 <_svfiprintf_r+0x1e4>
 800b37a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b37e:	f04f 0901 	mov.w	r9, #1
 800b382:	4623      	mov	r3, r4
 800b384:	469a      	mov	sl, r3
 800b386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b38a:	b10a      	cbz	r2, 800b390 <_svfiprintf_r+0x60>
 800b38c:	2a25      	cmp	r2, #37	@ 0x25
 800b38e:	d1f9      	bne.n	800b384 <_svfiprintf_r+0x54>
 800b390:	ebba 0b04 	subs.w	fp, sl, r4
 800b394:	d00b      	beq.n	800b3ae <_svfiprintf_r+0x7e>
 800b396:	465b      	mov	r3, fp
 800b398:	4622      	mov	r2, r4
 800b39a:	4629      	mov	r1, r5
 800b39c:	4638      	mov	r0, r7
 800b39e:	f7ff ff6b 	bl	800b278 <__ssputs_r>
 800b3a2:	3001      	adds	r0, #1
 800b3a4:	f000 80a7 	beq.w	800b4f6 <_svfiprintf_r+0x1c6>
 800b3a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3aa:	445a      	add	r2, fp
 800b3ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3ae:	f89a 3000 	ldrb.w	r3, [sl]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	f000 809f 	beq.w	800b4f6 <_svfiprintf_r+0x1c6>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b3be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3c2:	f10a 0a01 	add.w	sl, sl, #1
 800b3c6:	9304      	str	r3, [sp, #16]
 800b3c8:	9307      	str	r3, [sp, #28]
 800b3ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3d0:	4654      	mov	r4, sl
 800b3d2:	2205      	movs	r2, #5
 800b3d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3d8:	484e      	ldr	r0, [pc, #312]	@ (800b514 <_svfiprintf_r+0x1e4>)
 800b3da:	f7f4 ff51 	bl	8000280 <memchr>
 800b3de:	9a04      	ldr	r2, [sp, #16]
 800b3e0:	b9d8      	cbnz	r0, 800b41a <_svfiprintf_r+0xea>
 800b3e2:	06d0      	lsls	r0, r2, #27
 800b3e4:	bf44      	itt	mi
 800b3e6:	2320      	movmi	r3, #32
 800b3e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3ec:	0711      	lsls	r1, r2, #28
 800b3ee:	bf44      	itt	mi
 800b3f0:	232b      	movmi	r3, #43	@ 0x2b
 800b3f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3f6:	f89a 3000 	ldrb.w	r3, [sl]
 800b3fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3fc:	d015      	beq.n	800b42a <_svfiprintf_r+0xfa>
 800b3fe:	9a07      	ldr	r2, [sp, #28]
 800b400:	4654      	mov	r4, sl
 800b402:	2000      	movs	r0, #0
 800b404:	f04f 0c0a 	mov.w	ip, #10
 800b408:	4621      	mov	r1, r4
 800b40a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b40e:	3b30      	subs	r3, #48	@ 0x30
 800b410:	2b09      	cmp	r3, #9
 800b412:	d94b      	bls.n	800b4ac <_svfiprintf_r+0x17c>
 800b414:	b1b0      	cbz	r0, 800b444 <_svfiprintf_r+0x114>
 800b416:	9207      	str	r2, [sp, #28]
 800b418:	e014      	b.n	800b444 <_svfiprintf_r+0x114>
 800b41a:	eba0 0308 	sub.w	r3, r0, r8
 800b41e:	fa09 f303 	lsl.w	r3, r9, r3
 800b422:	4313      	orrs	r3, r2
 800b424:	9304      	str	r3, [sp, #16]
 800b426:	46a2      	mov	sl, r4
 800b428:	e7d2      	b.n	800b3d0 <_svfiprintf_r+0xa0>
 800b42a:	9b03      	ldr	r3, [sp, #12]
 800b42c:	1d19      	adds	r1, r3, #4
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	9103      	str	r1, [sp, #12]
 800b432:	2b00      	cmp	r3, #0
 800b434:	bfbb      	ittet	lt
 800b436:	425b      	neglt	r3, r3
 800b438:	f042 0202 	orrlt.w	r2, r2, #2
 800b43c:	9307      	strge	r3, [sp, #28]
 800b43e:	9307      	strlt	r3, [sp, #28]
 800b440:	bfb8      	it	lt
 800b442:	9204      	strlt	r2, [sp, #16]
 800b444:	7823      	ldrb	r3, [r4, #0]
 800b446:	2b2e      	cmp	r3, #46	@ 0x2e
 800b448:	d10a      	bne.n	800b460 <_svfiprintf_r+0x130>
 800b44a:	7863      	ldrb	r3, [r4, #1]
 800b44c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b44e:	d132      	bne.n	800b4b6 <_svfiprintf_r+0x186>
 800b450:	9b03      	ldr	r3, [sp, #12]
 800b452:	1d1a      	adds	r2, r3, #4
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	9203      	str	r2, [sp, #12]
 800b458:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b45c:	3402      	adds	r4, #2
 800b45e:	9305      	str	r3, [sp, #20]
 800b460:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b524 <_svfiprintf_r+0x1f4>
 800b464:	7821      	ldrb	r1, [r4, #0]
 800b466:	2203      	movs	r2, #3
 800b468:	4650      	mov	r0, sl
 800b46a:	f7f4 ff09 	bl	8000280 <memchr>
 800b46e:	b138      	cbz	r0, 800b480 <_svfiprintf_r+0x150>
 800b470:	9b04      	ldr	r3, [sp, #16]
 800b472:	eba0 000a 	sub.w	r0, r0, sl
 800b476:	2240      	movs	r2, #64	@ 0x40
 800b478:	4082      	lsls	r2, r0
 800b47a:	4313      	orrs	r3, r2
 800b47c:	3401      	adds	r4, #1
 800b47e:	9304      	str	r3, [sp, #16]
 800b480:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b484:	4824      	ldr	r0, [pc, #144]	@ (800b518 <_svfiprintf_r+0x1e8>)
 800b486:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b48a:	2206      	movs	r2, #6
 800b48c:	f7f4 fef8 	bl	8000280 <memchr>
 800b490:	2800      	cmp	r0, #0
 800b492:	d036      	beq.n	800b502 <_svfiprintf_r+0x1d2>
 800b494:	4b21      	ldr	r3, [pc, #132]	@ (800b51c <_svfiprintf_r+0x1ec>)
 800b496:	bb1b      	cbnz	r3, 800b4e0 <_svfiprintf_r+0x1b0>
 800b498:	9b03      	ldr	r3, [sp, #12]
 800b49a:	3307      	adds	r3, #7
 800b49c:	f023 0307 	bic.w	r3, r3, #7
 800b4a0:	3308      	adds	r3, #8
 800b4a2:	9303      	str	r3, [sp, #12]
 800b4a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4a6:	4433      	add	r3, r6
 800b4a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4aa:	e76a      	b.n	800b382 <_svfiprintf_r+0x52>
 800b4ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4b0:	460c      	mov	r4, r1
 800b4b2:	2001      	movs	r0, #1
 800b4b4:	e7a8      	b.n	800b408 <_svfiprintf_r+0xd8>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	3401      	adds	r4, #1
 800b4ba:	9305      	str	r3, [sp, #20]
 800b4bc:	4619      	mov	r1, r3
 800b4be:	f04f 0c0a 	mov.w	ip, #10
 800b4c2:	4620      	mov	r0, r4
 800b4c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4c8:	3a30      	subs	r2, #48	@ 0x30
 800b4ca:	2a09      	cmp	r2, #9
 800b4cc:	d903      	bls.n	800b4d6 <_svfiprintf_r+0x1a6>
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d0c6      	beq.n	800b460 <_svfiprintf_r+0x130>
 800b4d2:	9105      	str	r1, [sp, #20]
 800b4d4:	e7c4      	b.n	800b460 <_svfiprintf_r+0x130>
 800b4d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4da:	4604      	mov	r4, r0
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e7f0      	b.n	800b4c2 <_svfiprintf_r+0x192>
 800b4e0:	ab03      	add	r3, sp, #12
 800b4e2:	9300      	str	r3, [sp, #0]
 800b4e4:	462a      	mov	r2, r5
 800b4e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b520 <_svfiprintf_r+0x1f0>)
 800b4e8:	a904      	add	r1, sp, #16
 800b4ea:	4638      	mov	r0, r7
 800b4ec:	f3af 8000 	nop.w
 800b4f0:	1c42      	adds	r2, r0, #1
 800b4f2:	4606      	mov	r6, r0
 800b4f4:	d1d6      	bne.n	800b4a4 <_svfiprintf_r+0x174>
 800b4f6:	89ab      	ldrh	r3, [r5, #12]
 800b4f8:	065b      	lsls	r3, r3, #25
 800b4fa:	f53f af2d 	bmi.w	800b358 <_svfiprintf_r+0x28>
 800b4fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b500:	e72c      	b.n	800b35c <_svfiprintf_r+0x2c>
 800b502:	ab03      	add	r3, sp, #12
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	462a      	mov	r2, r5
 800b508:	4b05      	ldr	r3, [pc, #20]	@ (800b520 <_svfiprintf_r+0x1f0>)
 800b50a:	a904      	add	r1, sp, #16
 800b50c:	4638      	mov	r0, r7
 800b50e:	f000 f879 	bl	800b604 <_printf_i>
 800b512:	e7ed      	b.n	800b4f0 <_svfiprintf_r+0x1c0>
 800b514:	0800d051 	.word	0x0800d051
 800b518:	0800d05b 	.word	0x0800d05b
 800b51c:	00000000 	.word	0x00000000
 800b520:	0800b279 	.word	0x0800b279
 800b524:	0800d057 	.word	0x0800d057

0800b528 <_printf_common>:
 800b528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b52c:	4616      	mov	r6, r2
 800b52e:	4698      	mov	r8, r3
 800b530:	688a      	ldr	r2, [r1, #8]
 800b532:	690b      	ldr	r3, [r1, #16]
 800b534:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b538:	4293      	cmp	r3, r2
 800b53a:	bfb8      	it	lt
 800b53c:	4613      	movlt	r3, r2
 800b53e:	6033      	str	r3, [r6, #0]
 800b540:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b544:	4607      	mov	r7, r0
 800b546:	460c      	mov	r4, r1
 800b548:	b10a      	cbz	r2, 800b54e <_printf_common+0x26>
 800b54a:	3301      	adds	r3, #1
 800b54c:	6033      	str	r3, [r6, #0]
 800b54e:	6823      	ldr	r3, [r4, #0]
 800b550:	0699      	lsls	r1, r3, #26
 800b552:	bf42      	ittt	mi
 800b554:	6833      	ldrmi	r3, [r6, #0]
 800b556:	3302      	addmi	r3, #2
 800b558:	6033      	strmi	r3, [r6, #0]
 800b55a:	6825      	ldr	r5, [r4, #0]
 800b55c:	f015 0506 	ands.w	r5, r5, #6
 800b560:	d106      	bne.n	800b570 <_printf_common+0x48>
 800b562:	f104 0a19 	add.w	sl, r4, #25
 800b566:	68e3      	ldr	r3, [r4, #12]
 800b568:	6832      	ldr	r2, [r6, #0]
 800b56a:	1a9b      	subs	r3, r3, r2
 800b56c:	42ab      	cmp	r3, r5
 800b56e:	dc26      	bgt.n	800b5be <_printf_common+0x96>
 800b570:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b574:	6822      	ldr	r2, [r4, #0]
 800b576:	3b00      	subs	r3, #0
 800b578:	bf18      	it	ne
 800b57a:	2301      	movne	r3, #1
 800b57c:	0692      	lsls	r2, r2, #26
 800b57e:	d42b      	bmi.n	800b5d8 <_printf_common+0xb0>
 800b580:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b584:	4641      	mov	r1, r8
 800b586:	4638      	mov	r0, r7
 800b588:	47c8      	blx	r9
 800b58a:	3001      	adds	r0, #1
 800b58c:	d01e      	beq.n	800b5cc <_printf_common+0xa4>
 800b58e:	6823      	ldr	r3, [r4, #0]
 800b590:	6922      	ldr	r2, [r4, #16]
 800b592:	f003 0306 	and.w	r3, r3, #6
 800b596:	2b04      	cmp	r3, #4
 800b598:	bf02      	ittt	eq
 800b59a:	68e5      	ldreq	r5, [r4, #12]
 800b59c:	6833      	ldreq	r3, [r6, #0]
 800b59e:	1aed      	subeq	r5, r5, r3
 800b5a0:	68a3      	ldr	r3, [r4, #8]
 800b5a2:	bf0c      	ite	eq
 800b5a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5a8:	2500      	movne	r5, #0
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	bfc4      	itt	gt
 800b5ae:	1a9b      	subgt	r3, r3, r2
 800b5b0:	18ed      	addgt	r5, r5, r3
 800b5b2:	2600      	movs	r6, #0
 800b5b4:	341a      	adds	r4, #26
 800b5b6:	42b5      	cmp	r5, r6
 800b5b8:	d11a      	bne.n	800b5f0 <_printf_common+0xc8>
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	e008      	b.n	800b5d0 <_printf_common+0xa8>
 800b5be:	2301      	movs	r3, #1
 800b5c0:	4652      	mov	r2, sl
 800b5c2:	4641      	mov	r1, r8
 800b5c4:	4638      	mov	r0, r7
 800b5c6:	47c8      	blx	r9
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d103      	bne.n	800b5d4 <_printf_common+0xac>
 800b5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d4:	3501      	adds	r5, #1
 800b5d6:	e7c6      	b.n	800b566 <_printf_common+0x3e>
 800b5d8:	18e1      	adds	r1, r4, r3
 800b5da:	1c5a      	adds	r2, r3, #1
 800b5dc:	2030      	movs	r0, #48	@ 0x30
 800b5de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5e2:	4422      	add	r2, r4
 800b5e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5ec:	3302      	adds	r3, #2
 800b5ee:	e7c7      	b.n	800b580 <_printf_common+0x58>
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	4622      	mov	r2, r4
 800b5f4:	4641      	mov	r1, r8
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	47c8      	blx	r9
 800b5fa:	3001      	adds	r0, #1
 800b5fc:	d0e6      	beq.n	800b5cc <_printf_common+0xa4>
 800b5fe:	3601      	adds	r6, #1
 800b600:	e7d9      	b.n	800b5b6 <_printf_common+0x8e>
	...

0800b604 <_printf_i>:
 800b604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b608:	7e0f      	ldrb	r7, [r1, #24]
 800b60a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b60c:	2f78      	cmp	r7, #120	@ 0x78
 800b60e:	4691      	mov	r9, r2
 800b610:	4680      	mov	r8, r0
 800b612:	460c      	mov	r4, r1
 800b614:	469a      	mov	sl, r3
 800b616:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b61a:	d807      	bhi.n	800b62c <_printf_i+0x28>
 800b61c:	2f62      	cmp	r7, #98	@ 0x62
 800b61e:	d80a      	bhi.n	800b636 <_printf_i+0x32>
 800b620:	2f00      	cmp	r7, #0
 800b622:	f000 80d1 	beq.w	800b7c8 <_printf_i+0x1c4>
 800b626:	2f58      	cmp	r7, #88	@ 0x58
 800b628:	f000 80b8 	beq.w	800b79c <_printf_i+0x198>
 800b62c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b630:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b634:	e03a      	b.n	800b6ac <_printf_i+0xa8>
 800b636:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b63a:	2b15      	cmp	r3, #21
 800b63c:	d8f6      	bhi.n	800b62c <_printf_i+0x28>
 800b63e:	a101      	add	r1, pc, #4	@ (adr r1, 800b644 <_printf_i+0x40>)
 800b640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b644:	0800b69d 	.word	0x0800b69d
 800b648:	0800b6b1 	.word	0x0800b6b1
 800b64c:	0800b62d 	.word	0x0800b62d
 800b650:	0800b62d 	.word	0x0800b62d
 800b654:	0800b62d 	.word	0x0800b62d
 800b658:	0800b62d 	.word	0x0800b62d
 800b65c:	0800b6b1 	.word	0x0800b6b1
 800b660:	0800b62d 	.word	0x0800b62d
 800b664:	0800b62d 	.word	0x0800b62d
 800b668:	0800b62d 	.word	0x0800b62d
 800b66c:	0800b62d 	.word	0x0800b62d
 800b670:	0800b7af 	.word	0x0800b7af
 800b674:	0800b6db 	.word	0x0800b6db
 800b678:	0800b769 	.word	0x0800b769
 800b67c:	0800b62d 	.word	0x0800b62d
 800b680:	0800b62d 	.word	0x0800b62d
 800b684:	0800b7d1 	.word	0x0800b7d1
 800b688:	0800b62d 	.word	0x0800b62d
 800b68c:	0800b6db 	.word	0x0800b6db
 800b690:	0800b62d 	.word	0x0800b62d
 800b694:	0800b62d 	.word	0x0800b62d
 800b698:	0800b771 	.word	0x0800b771
 800b69c:	6833      	ldr	r3, [r6, #0]
 800b69e:	1d1a      	adds	r2, r3, #4
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	6032      	str	r2, [r6, #0]
 800b6a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e09c      	b.n	800b7ea <_printf_i+0x1e6>
 800b6b0:	6833      	ldr	r3, [r6, #0]
 800b6b2:	6820      	ldr	r0, [r4, #0]
 800b6b4:	1d19      	adds	r1, r3, #4
 800b6b6:	6031      	str	r1, [r6, #0]
 800b6b8:	0606      	lsls	r6, r0, #24
 800b6ba:	d501      	bpl.n	800b6c0 <_printf_i+0xbc>
 800b6bc:	681d      	ldr	r5, [r3, #0]
 800b6be:	e003      	b.n	800b6c8 <_printf_i+0xc4>
 800b6c0:	0645      	lsls	r5, r0, #25
 800b6c2:	d5fb      	bpl.n	800b6bc <_printf_i+0xb8>
 800b6c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6c8:	2d00      	cmp	r5, #0
 800b6ca:	da03      	bge.n	800b6d4 <_printf_i+0xd0>
 800b6cc:	232d      	movs	r3, #45	@ 0x2d
 800b6ce:	426d      	negs	r5, r5
 800b6d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6d4:	4858      	ldr	r0, [pc, #352]	@ (800b838 <_printf_i+0x234>)
 800b6d6:	230a      	movs	r3, #10
 800b6d8:	e011      	b.n	800b6fe <_printf_i+0xfa>
 800b6da:	6821      	ldr	r1, [r4, #0]
 800b6dc:	6833      	ldr	r3, [r6, #0]
 800b6de:	0608      	lsls	r0, r1, #24
 800b6e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6e4:	d402      	bmi.n	800b6ec <_printf_i+0xe8>
 800b6e6:	0649      	lsls	r1, r1, #25
 800b6e8:	bf48      	it	mi
 800b6ea:	b2ad      	uxthmi	r5, r5
 800b6ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6ee:	4852      	ldr	r0, [pc, #328]	@ (800b838 <_printf_i+0x234>)
 800b6f0:	6033      	str	r3, [r6, #0]
 800b6f2:	bf14      	ite	ne
 800b6f4:	230a      	movne	r3, #10
 800b6f6:	2308      	moveq	r3, #8
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6fe:	6866      	ldr	r6, [r4, #4]
 800b700:	60a6      	str	r6, [r4, #8]
 800b702:	2e00      	cmp	r6, #0
 800b704:	db05      	blt.n	800b712 <_printf_i+0x10e>
 800b706:	6821      	ldr	r1, [r4, #0]
 800b708:	432e      	orrs	r6, r5
 800b70a:	f021 0104 	bic.w	r1, r1, #4
 800b70e:	6021      	str	r1, [r4, #0]
 800b710:	d04b      	beq.n	800b7aa <_printf_i+0x1a6>
 800b712:	4616      	mov	r6, r2
 800b714:	fbb5 f1f3 	udiv	r1, r5, r3
 800b718:	fb03 5711 	mls	r7, r3, r1, r5
 800b71c:	5dc7      	ldrb	r7, [r0, r7]
 800b71e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b722:	462f      	mov	r7, r5
 800b724:	42bb      	cmp	r3, r7
 800b726:	460d      	mov	r5, r1
 800b728:	d9f4      	bls.n	800b714 <_printf_i+0x110>
 800b72a:	2b08      	cmp	r3, #8
 800b72c:	d10b      	bne.n	800b746 <_printf_i+0x142>
 800b72e:	6823      	ldr	r3, [r4, #0]
 800b730:	07df      	lsls	r7, r3, #31
 800b732:	d508      	bpl.n	800b746 <_printf_i+0x142>
 800b734:	6923      	ldr	r3, [r4, #16]
 800b736:	6861      	ldr	r1, [r4, #4]
 800b738:	4299      	cmp	r1, r3
 800b73a:	bfde      	ittt	le
 800b73c:	2330      	movle	r3, #48	@ 0x30
 800b73e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b742:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b746:	1b92      	subs	r2, r2, r6
 800b748:	6122      	str	r2, [r4, #16]
 800b74a:	f8cd a000 	str.w	sl, [sp]
 800b74e:	464b      	mov	r3, r9
 800b750:	aa03      	add	r2, sp, #12
 800b752:	4621      	mov	r1, r4
 800b754:	4640      	mov	r0, r8
 800b756:	f7ff fee7 	bl	800b528 <_printf_common>
 800b75a:	3001      	adds	r0, #1
 800b75c:	d14a      	bne.n	800b7f4 <_printf_i+0x1f0>
 800b75e:	f04f 30ff 	mov.w	r0, #4294967295
 800b762:	b004      	add	sp, #16
 800b764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b768:	6823      	ldr	r3, [r4, #0]
 800b76a:	f043 0320 	orr.w	r3, r3, #32
 800b76e:	6023      	str	r3, [r4, #0]
 800b770:	4832      	ldr	r0, [pc, #200]	@ (800b83c <_printf_i+0x238>)
 800b772:	2778      	movs	r7, #120	@ 0x78
 800b774:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	6831      	ldr	r1, [r6, #0]
 800b77c:	061f      	lsls	r7, r3, #24
 800b77e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b782:	d402      	bmi.n	800b78a <_printf_i+0x186>
 800b784:	065f      	lsls	r7, r3, #25
 800b786:	bf48      	it	mi
 800b788:	b2ad      	uxthmi	r5, r5
 800b78a:	6031      	str	r1, [r6, #0]
 800b78c:	07d9      	lsls	r1, r3, #31
 800b78e:	bf44      	itt	mi
 800b790:	f043 0320 	orrmi.w	r3, r3, #32
 800b794:	6023      	strmi	r3, [r4, #0]
 800b796:	b11d      	cbz	r5, 800b7a0 <_printf_i+0x19c>
 800b798:	2310      	movs	r3, #16
 800b79a:	e7ad      	b.n	800b6f8 <_printf_i+0xf4>
 800b79c:	4826      	ldr	r0, [pc, #152]	@ (800b838 <_printf_i+0x234>)
 800b79e:	e7e9      	b.n	800b774 <_printf_i+0x170>
 800b7a0:	6823      	ldr	r3, [r4, #0]
 800b7a2:	f023 0320 	bic.w	r3, r3, #32
 800b7a6:	6023      	str	r3, [r4, #0]
 800b7a8:	e7f6      	b.n	800b798 <_printf_i+0x194>
 800b7aa:	4616      	mov	r6, r2
 800b7ac:	e7bd      	b.n	800b72a <_printf_i+0x126>
 800b7ae:	6833      	ldr	r3, [r6, #0]
 800b7b0:	6825      	ldr	r5, [r4, #0]
 800b7b2:	6961      	ldr	r1, [r4, #20]
 800b7b4:	1d18      	adds	r0, r3, #4
 800b7b6:	6030      	str	r0, [r6, #0]
 800b7b8:	062e      	lsls	r6, r5, #24
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	d501      	bpl.n	800b7c2 <_printf_i+0x1be>
 800b7be:	6019      	str	r1, [r3, #0]
 800b7c0:	e002      	b.n	800b7c8 <_printf_i+0x1c4>
 800b7c2:	0668      	lsls	r0, r5, #25
 800b7c4:	d5fb      	bpl.n	800b7be <_printf_i+0x1ba>
 800b7c6:	8019      	strh	r1, [r3, #0]
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	6123      	str	r3, [r4, #16]
 800b7cc:	4616      	mov	r6, r2
 800b7ce:	e7bc      	b.n	800b74a <_printf_i+0x146>
 800b7d0:	6833      	ldr	r3, [r6, #0]
 800b7d2:	1d1a      	adds	r2, r3, #4
 800b7d4:	6032      	str	r2, [r6, #0]
 800b7d6:	681e      	ldr	r6, [r3, #0]
 800b7d8:	6862      	ldr	r2, [r4, #4]
 800b7da:	2100      	movs	r1, #0
 800b7dc:	4630      	mov	r0, r6
 800b7de:	f7f4 fd4f 	bl	8000280 <memchr>
 800b7e2:	b108      	cbz	r0, 800b7e8 <_printf_i+0x1e4>
 800b7e4:	1b80      	subs	r0, r0, r6
 800b7e6:	6060      	str	r0, [r4, #4]
 800b7e8:	6863      	ldr	r3, [r4, #4]
 800b7ea:	6123      	str	r3, [r4, #16]
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7f2:	e7aa      	b.n	800b74a <_printf_i+0x146>
 800b7f4:	6923      	ldr	r3, [r4, #16]
 800b7f6:	4632      	mov	r2, r6
 800b7f8:	4649      	mov	r1, r9
 800b7fa:	4640      	mov	r0, r8
 800b7fc:	47d0      	blx	sl
 800b7fe:	3001      	adds	r0, #1
 800b800:	d0ad      	beq.n	800b75e <_printf_i+0x15a>
 800b802:	6823      	ldr	r3, [r4, #0]
 800b804:	079b      	lsls	r3, r3, #30
 800b806:	d413      	bmi.n	800b830 <_printf_i+0x22c>
 800b808:	68e0      	ldr	r0, [r4, #12]
 800b80a:	9b03      	ldr	r3, [sp, #12]
 800b80c:	4298      	cmp	r0, r3
 800b80e:	bfb8      	it	lt
 800b810:	4618      	movlt	r0, r3
 800b812:	e7a6      	b.n	800b762 <_printf_i+0x15e>
 800b814:	2301      	movs	r3, #1
 800b816:	4632      	mov	r2, r6
 800b818:	4649      	mov	r1, r9
 800b81a:	4640      	mov	r0, r8
 800b81c:	47d0      	blx	sl
 800b81e:	3001      	adds	r0, #1
 800b820:	d09d      	beq.n	800b75e <_printf_i+0x15a>
 800b822:	3501      	adds	r5, #1
 800b824:	68e3      	ldr	r3, [r4, #12]
 800b826:	9903      	ldr	r1, [sp, #12]
 800b828:	1a5b      	subs	r3, r3, r1
 800b82a:	42ab      	cmp	r3, r5
 800b82c:	dcf2      	bgt.n	800b814 <_printf_i+0x210>
 800b82e:	e7eb      	b.n	800b808 <_printf_i+0x204>
 800b830:	2500      	movs	r5, #0
 800b832:	f104 0619 	add.w	r6, r4, #25
 800b836:	e7f5      	b.n	800b824 <_printf_i+0x220>
 800b838:	0800d062 	.word	0x0800d062
 800b83c:	0800d073 	.word	0x0800d073

0800b840 <__sflush_r>:
 800b840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b848:	0716      	lsls	r6, r2, #28
 800b84a:	4605      	mov	r5, r0
 800b84c:	460c      	mov	r4, r1
 800b84e:	d454      	bmi.n	800b8fa <__sflush_r+0xba>
 800b850:	684b      	ldr	r3, [r1, #4]
 800b852:	2b00      	cmp	r3, #0
 800b854:	dc02      	bgt.n	800b85c <__sflush_r+0x1c>
 800b856:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b858:	2b00      	cmp	r3, #0
 800b85a:	dd48      	ble.n	800b8ee <__sflush_r+0xae>
 800b85c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b85e:	2e00      	cmp	r6, #0
 800b860:	d045      	beq.n	800b8ee <__sflush_r+0xae>
 800b862:	2300      	movs	r3, #0
 800b864:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b868:	682f      	ldr	r7, [r5, #0]
 800b86a:	6a21      	ldr	r1, [r4, #32]
 800b86c:	602b      	str	r3, [r5, #0]
 800b86e:	d030      	beq.n	800b8d2 <__sflush_r+0x92>
 800b870:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b872:	89a3      	ldrh	r3, [r4, #12]
 800b874:	0759      	lsls	r1, r3, #29
 800b876:	d505      	bpl.n	800b884 <__sflush_r+0x44>
 800b878:	6863      	ldr	r3, [r4, #4]
 800b87a:	1ad2      	subs	r2, r2, r3
 800b87c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b87e:	b10b      	cbz	r3, 800b884 <__sflush_r+0x44>
 800b880:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b882:	1ad2      	subs	r2, r2, r3
 800b884:	2300      	movs	r3, #0
 800b886:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b888:	6a21      	ldr	r1, [r4, #32]
 800b88a:	4628      	mov	r0, r5
 800b88c:	47b0      	blx	r6
 800b88e:	1c43      	adds	r3, r0, #1
 800b890:	89a3      	ldrh	r3, [r4, #12]
 800b892:	d106      	bne.n	800b8a2 <__sflush_r+0x62>
 800b894:	6829      	ldr	r1, [r5, #0]
 800b896:	291d      	cmp	r1, #29
 800b898:	d82b      	bhi.n	800b8f2 <__sflush_r+0xb2>
 800b89a:	4a2a      	ldr	r2, [pc, #168]	@ (800b944 <__sflush_r+0x104>)
 800b89c:	40ca      	lsrs	r2, r1
 800b89e:	07d6      	lsls	r6, r2, #31
 800b8a0:	d527      	bpl.n	800b8f2 <__sflush_r+0xb2>
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	6062      	str	r2, [r4, #4]
 800b8a6:	04d9      	lsls	r1, r3, #19
 800b8a8:	6922      	ldr	r2, [r4, #16]
 800b8aa:	6022      	str	r2, [r4, #0]
 800b8ac:	d504      	bpl.n	800b8b8 <__sflush_r+0x78>
 800b8ae:	1c42      	adds	r2, r0, #1
 800b8b0:	d101      	bne.n	800b8b6 <__sflush_r+0x76>
 800b8b2:	682b      	ldr	r3, [r5, #0]
 800b8b4:	b903      	cbnz	r3, 800b8b8 <__sflush_r+0x78>
 800b8b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8ba:	602f      	str	r7, [r5, #0]
 800b8bc:	b1b9      	cbz	r1, 800b8ee <__sflush_r+0xae>
 800b8be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8c2:	4299      	cmp	r1, r3
 800b8c4:	d002      	beq.n	800b8cc <__sflush_r+0x8c>
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f7ff fc8c 	bl	800b1e4 <_free_r>
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800b8d0:	e00d      	b.n	800b8ee <__sflush_r+0xae>
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b0      	blx	r6
 800b8d8:	4602      	mov	r2, r0
 800b8da:	1c50      	adds	r0, r2, #1
 800b8dc:	d1c9      	bne.n	800b872 <__sflush_r+0x32>
 800b8de:	682b      	ldr	r3, [r5, #0]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d0c6      	beq.n	800b872 <__sflush_r+0x32>
 800b8e4:	2b1d      	cmp	r3, #29
 800b8e6:	d001      	beq.n	800b8ec <__sflush_r+0xac>
 800b8e8:	2b16      	cmp	r3, #22
 800b8ea:	d11e      	bne.n	800b92a <__sflush_r+0xea>
 800b8ec:	602f      	str	r7, [r5, #0]
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	e022      	b.n	800b938 <__sflush_r+0xf8>
 800b8f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8f6:	b21b      	sxth	r3, r3
 800b8f8:	e01b      	b.n	800b932 <__sflush_r+0xf2>
 800b8fa:	690f      	ldr	r7, [r1, #16]
 800b8fc:	2f00      	cmp	r7, #0
 800b8fe:	d0f6      	beq.n	800b8ee <__sflush_r+0xae>
 800b900:	0793      	lsls	r3, r2, #30
 800b902:	680e      	ldr	r6, [r1, #0]
 800b904:	bf08      	it	eq
 800b906:	694b      	ldreq	r3, [r1, #20]
 800b908:	600f      	str	r7, [r1, #0]
 800b90a:	bf18      	it	ne
 800b90c:	2300      	movne	r3, #0
 800b90e:	eba6 0807 	sub.w	r8, r6, r7
 800b912:	608b      	str	r3, [r1, #8]
 800b914:	f1b8 0f00 	cmp.w	r8, #0
 800b918:	dde9      	ble.n	800b8ee <__sflush_r+0xae>
 800b91a:	6a21      	ldr	r1, [r4, #32]
 800b91c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b91e:	4643      	mov	r3, r8
 800b920:	463a      	mov	r2, r7
 800b922:	4628      	mov	r0, r5
 800b924:	47b0      	blx	r6
 800b926:	2800      	cmp	r0, #0
 800b928:	dc08      	bgt.n	800b93c <__sflush_r+0xfc>
 800b92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b92e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b932:	81a3      	strh	r3, [r4, #12]
 800b934:	f04f 30ff 	mov.w	r0, #4294967295
 800b938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b93c:	4407      	add	r7, r0
 800b93e:	eba8 0800 	sub.w	r8, r8, r0
 800b942:	e7e7      	b.n	800b914 <__sflush_r+0xd4>
 800b944:	20400001 	.word	0x20400001

0800b948 <_fflush_r>:
 800b948:	b538      	push	{r3, r4, r5, lr}
 800b94a:	690b      	ldr	r3, [r1, #16]
 800b94c:	4605      	mov	r5, r0
 800b94e:	460c      	mov	r4, r1
 800b950:	b913      	cbnz	r3, 800b958 <_fflush_r+0x10>
 800b952:	2500      	movs	r5, #0
 800b954:	4628      	mov	r0, r5
 800b956:	bd38      	pop	{r3, r4, r5, pc}
 800b958:	b118      	cbz	r0, 800b962 <_fflush_r+0x1a>
 800b95a:	6a03      	ldr	r3, [r0, #32]
 800b95c:	b90b      	cbnz	r3, 800b962 <_fflush_r+0x1a>
 800b95e:	f7ff fa91 	bl	800ae84 <__sinit>
 800b962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d0f3      	beq.n	800b952 <_fflush_r+0xa>
 800b96a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b96c:	07d0      	lsls	r0, r2, #31
 800b96e:	d404      	bmi.n	800b97a <_fflush_r+0x32>
 800b970:	0599      	lsls	r1, r3, #22
 800b972:	d402      	bmi.n	800b97a <_fflush_r+0x32>
 800b974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b976:	f7ff fc06 	bl	800b186 <__retarget_lock_acquire_recursive>
 800b97a:	4628      	mov	r0, r5
 800b97c:	4621      	mov	r1, r4
 800b97e:	f7ff ff5f 	bl	800b840 <__sflush_r>
 800b982:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b984:	07da      	lsls	r2, r3, #31
 800b986:	4605      	mov	r5, r0
 800b988:	d4e4      	bmi.n	800b954 <_fflush_r+0xc>
 800b98a:	89a3      	ldrh	r3, [r4, #12]
 800b98c:	059b      	lsls	r3, r3, #22
 800b98e:	d4e1      	bmi.n	800b954 <_fflush_r+0xc>
 800b990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b992:	f7ff fbf9 	bl	800b188 <__retarget_lock_release_recursive>
 800b996:	e7dd      	b.n	800b954 <_fflush_r+0xc>

0800b998 <fiprintf>:
 800b998:	b40e      	push	{r1, r2, r3}
 800b99a:	b503      	push	{r0, r1, lr}
 800b99c:	4601      	mov	r1, r0
 800b99e:	ab03      	add	r3, sp, #12
 800b9a0:	4805      	ldr	r0, [pc, #20]	@ (800b9b8 <fiprintf+0x20>)
 800b9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9a6:	6800      	ldr	r0, [r0, #0]
 800b9a8:	9301      	str	r3, [sp, #4]
 800b9aa:	f000 f87f 	bl	800baac <_vfiprintf_r>
 800b9ae:	b002      	add	sp, #8
 800b9b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9b4:	b003      	add	sp, #12
 800b9b6:	4770      	bx	lr
 800b9b8:	20000028 	.word	0x20000028

0800b9bc <memmove>:
 800b9bc:	4288      	cmp	r0, r1
 800b9be:	b510      	push	{r4, lr}
 800b9c0:	eb01 0402 	add.w	r4, r1, r2
 800b9c4:	d902      	bls.n	800b9cc <memmove+0x10>
 800b9c6:	4284      	cmp	r4, r0
 800b9c8:	4623      	mov	r3, r4
 800b9ca:	d807      	bhi.n	800b9dc <memmove+0x20>
 800b9cc:	1e43      	subs	r3, r0, #1
 800b9ce:	42a1      	cmp	r1, r4
 800b9d0:	d008      	beq.n	800b9e4 <memmove+0x28>
 800b9d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9da:	e7f8      	b.n	800b9ce <memmove+0x12>
 800b9dc:	4402      	add	r2, r0
 800b9de:	4601      	mov	r1, r0
 800b9e0:	428a      	cmp	r2, r1
 800b9e2:	d100      	bne.n	800b9e6 <memmove+0x2a>
 800b9e4:	bd10      	pop	{r4, pc}
 800b9e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9ee:	e7f7      	b.n	800b9e0 <memmove+0x24>

0800b9f0 <abort>:
 800b9f0:	b508      	push	{r3, lr}
 800b9f2:	2006      	movs	r0, #6
 800b9f4:	f000 fa2e 	bl	800be54 <raise>
 800b9f8:	2001      	movs	r0, #1
 800b9fa:	f7f6 f9db 	bl	8001db4 <_exit>

0800b9fe <_realloc_r>:
 800b9fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba02:	4607      	mov	r7, r0
 800ba04:	4614      	mov	r4, r2
 800ba06:	460d      	mov	r5, r1
 800ba08:	b921      	cbnz	r1, 800ba14 <_realloc_r+0x16>
 800ba0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba0e:	4611      	mov	r1, r2
 800ba10:	f7ff b8e2 	b.w	800abd8 <_malloc_r>
 800ba14:	b92a      	cbnz	r2, 800ba22 <_realloc_r+0x24>
 800ba16:	f7ff fbe5 	bl	800b1e4 <_free_r>
 800ba1a:	4625      	mov	r5, r4
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba22:	f000 fa33 	bl	800be8c <_malloc_usable_size_r>
 800ba26:	4284      	cmp	r4, r0
 800ba28:	4606      	mov	r6, r0
 800ba2a:	d802      	bhi.n	800ba32 <_realloc_r+0x34>
 800ba2c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba30:	d8f4      	bhi.n	800ba1c <_realloc_r+0x1e>
 800ba32:	4621      	mov	r1, r4
 800ba34:	4638      	mov	r0, r7
 800ba36:	f7ff f8cf 	bl	800abd8 <_malloc_r>
 800ba3a:	4680      	mov	r8, r0
 800ba3c:	b908      	cbnz	r0, 800ba42 <_realloc_r+0x44>
 800ba3e:	4645      	mov	r5, r8
 800ba40:	e7ec      	b.n	800ba1c <_realloc_r+0x1e>
 800ba42:	42b4      	cmp	r4, r6
 800ba44:	4622      	mov	r2, r4
 800ba46:	4629      	mov	r1, r5
 800ba48:	bf28      	it	cs
 800ba4a:	4632      	movcs	r2, r6
 800ba4c:	f7ff fb9d 	bl	800b18a <memcpy>
 800ba50:	4629      	mov	r1, r5
 800ba52:	4638      	mov	r0, r7
 800ba54:	f7ff fbc6 	bl	800b1e4 <_free_r>
 800ba58:	e7f1      	b.n	800ba3e <_realloc_r+0x40>

0800ba5a <__sfputc_r>:
 800ba5a:	6893      	ldr	r3, [r2, #8]
 800ba5c:	3b01      	subs	r3, #1
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	b410      	push	{r4}
 800ba62:	6093      	str	r3, [r2, #8]
 800ba64:	da08      	bge.n	800ba78 <__sfputc_r+0x1e>
 800ba66:	6994      	ldr	r4, [r2, #24]
 800ba68:	42a3      	cmp	r3, r4
 800ba6a:	db01      	blt.n	800ba70 <__sfputc_r+0x16>
 800ba6c:	290a      	cmp	r1, #10
 800ba6e:	d103      	bne.n	800ba78 <__sfputc_r+0x1e>
 800ba70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba74:	f000 b932 	b.w	800bcdc <__swbuf_r>
 800ba78:	6813      	ldr	r3, [r2, #0]
 800ba7a:	1c58      	adds	r0, r3, #1
 800ba7c:	6010      	str	r0, [r2, #0]
 800ba7e:	7019      	strb	r1, [r3, #0]
 800ba80:	4608      	mov	r0, r1
 800ba82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba86:	4770      	bx	lr

0800ba88 <__sfputs_r>:
 800ba88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	460f      	mov	r7, r1
 800ba8e:	4614      	mov	r4, r2
 800ba90:	18d5      	adds	r5, r2, r3
 800ba92:	42ac      	cmp	r4, r5
 800ba94:	d101      	bne.n	800ba9a <__sfputs_r+0x12>
 800ba96:	2000      	movs	r0, #0
 800ba98:	e007      	b.n	800baaa <__sfputs_r+0x22>
 800ba9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba9e:	463a      	mov	r2, r7
 800baa0:	4630      	mov	r0, r6
 800baa2:	f7ff ffda 	bl	800ba5a <__sfputc_r>
 800baa6:	1c43      	adds	r3, r0, #1
 800baa8:	d1f3      	bne.n	800ba92 <__sfputs_r+0xa>
 800baaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800baac <_vfiprintf_r>:
 800baac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab0:	460d      	mov	r5, r1
 800bab2:	b09d      	sub	sp, #116	@ 0x74
 800bab4:	4614      	mov	r4, r2
 800bab6:	4698      	mov	r8, r3
 800bab8:	4606      	mov	r6, r0
 800baba:	b118      	cbz	r0, 800bac4 <_vfiprintf_r+0x18>
 800babc:	6a03      	ldr	r3, [r0, #32]
 800babe:	b90b      	cbnz	r3, 800bac4 <_vfiprintf_r+0x18>
 800bac0:	f7ff f9e0 	bl	800ae84 <__sinit>
 800bac4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bac6:	07d9      	lsls	r1, r3, #31
 800bac8:	d405      	bmi.n	800bad6 <_vfiprintf_r+0x2a>
 800baca:	89ab      	ldrh	r3, [r5, #12]
 800bacc:	059a      	lsls	r2, r3, #22
 800bace:	d402      	bmi.n	800bad6 <_vfiprintf_r+0x2a>
 800bad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bad2:	f7ff fb58 	bl	800b186 <__retarget_lock_acquire_recursive>
 800bad6:	89ab      	ldrh	r3, [r5, #12]
 800bad8:	071b      	lsls	r3, r3, #28
 800bada:	d501      	bpl.n	800bae0 <_vfiprintf_r+0x34>
 800badc:	692b      	ldr	r3, [r5, #16]
 800bade:	b99b      	cbnz	r3, 800bb08 <_vfiprintf_r+0x5c>
 800bae0:	4629      	mov	r1, r5
 800bae2:	4630      	mov	r0, r6
 800bae4:	f000 f938 	bl	800bd58 <__swsetup_r>
 800bae8:	b170      	cbz	r0, 800bb08 <_vfiprintf_r+0x5c>
 800baea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baec:	07dc      	lsls	r4, r3, #31
 800baee:	d504      	bpl.n	800bafa <_vfiprintf_r+0x4e>
 800baf0:	f04f 30ff 	mov.w	r0, #4294967295
 800baf4:	b01d      	add	sp, #116	@ 0x74
 800baf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bafa:	89ab      	ldrh	r3, [r5, #12]
 800bafc:	0598      	lsls	r0, r3, #22
 800bafe:	d4f7      	bmi.n	800baf0 <_vfiprintf_r+0x44>
 800bb00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb02:	f7ff fb41 	bl	800b188 <__retarget_lock_release_recursive>
 800bb06:	e7f3      	b.n	800baf0 <_vfiprintf_r+0x44>
 800bb08:	2300      	movs	r3, #0
 800bb0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb0c:	2320      	movs	r3, #32
 800bb0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb12:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb16:	2330      	movs	r3, #48	@ 0x30
 800bb18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bcc8 <_vfiprintf_r+0x21c>
 800bb1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb20:	f04f 0901 	mov.w	r9, #1
 800bb24:	4623      	mov	r3, r4
 800bb26:	469a      	mov	sl, r3
 800bb28:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb2c:	b10a      	cbz	r2, 800bb32 <_vfiprintf_r+0x86>
 800bb2e:	2a25      	cmp	r2, #37	@ 0x25
 800bb30:	d1f9      	bne.n	800bb26 <_vfiprintf_r+0x7a>
 800bb32:	ebba 0b04 	subs.w	fp, sl, r4
 800bb36:	d00b      	beq.n	800bb50 <_vfiprintf_r+0xa4>
 800bb38:	465b      	mov	r3, fp
 800bb3a:	4622      	mov	r2, r4
 800bb3c:	4629      	mov	r1, r5
 800bb3e:	4630      	mov	r0, r6
 800bb40:	f7ff ffa2 	bl	800ba88 <__sfputs_r>
 800bb44:	3001      	adds	r0, #1
 800bb46:	f000 80a7 	beq.w	800bc98 <_vfiprintf_r+0x1ec>
 800bb4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb4c:	445a      	add	r2, fp
 800bb4e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb50:	f89a 3000 	ldrb.w	r3, [sl]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f000 809f 	beq.w	800bc98 <_vfiprintf_r+0x1ec>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb64:	f10a 0a01 	add.w	sl, sl, #1
 800bb68:	9304      	str	r3, [sp, #16]
 800bb6a:	9307      	str	r3, [sp, #28]
 800bb6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb70:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb72:	4654      	mov	r4, sl
 800bb74:	2205      	movs	r2, #5
 800bb76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb7a:	4853      	ldr	r0, [pc, #332]	@ (800bcc8 <_vfiprintf_r+0x21c>)
 800bb7c:	f7f4 fb80 	bl	8000280 <memchr>
 800bb80:	9a04      	ldr	r2, [sp, #16]
 800bb82:	b9d8      	cbnz	r0, 800bbbc <_vfiprintf_r+0x110>
 800bb84:	06d1      	lsls	r1, r2, #27
 800bb86:	bf44      	itt	mi
 800bb88:	2320      	movmi	r3, #32
 800bb8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb8e:	0713      	lsls	r3, r2, #28
 800bb90:	bf44      	itt	mi
 800bb92:	232b      	movmi	r3, #43	@ 0x2b
 800bb94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb98:	f89a 3000 	ldrb.w	r3, [sl]
 800bb9c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb9e:	d015      	beq.n	800bbcc <_vfiprintf_r+0x120>
 800bba0:	9a07      	ldr	r2, [sp, #28]
 800bba2:	4654      	mov	r4, sl
 800bba4:	2000      	movs	r0, #0
 800bba6:	f04f 0c0a 	mov.w	ip, #10
 800bbaa:	4621      	mov	r1, r4
 800bbac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbb0:	3b30      	subs	r3, #48	@ 0x30
 800bbb2:	2b09      	cmp	r3, #9
 800bbb4:	d94b      	bls.n	800bc4e <_vfiprintf_r+0x1a2>
 800bbb6:	b1b0      	cbz	r0, 800bbe6 <_vfiprintf_r+0x13a>
 800bbb8:	9207      	str	r2, [sp, #28]
 800bbba:	e014      	b.n	800bbe6 <_vfiprintf_r+0x13a>
 800bbbc:	eba0 0308 	sub.w	r3, r0, r8
 800bbc0:	fa09 f303 	lsl.w	r3, r9, r3
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	9304      	str	r3, [sp, #16]
 800bbc8:	46a2      	mov	sl, r4
 800bbca:	e7d2      	b.n	800bb72 <_vfiprintf_r+0xc6>
 800bbcc:	9b03      	ldr	r3, [sp, #12]
 800bbce:	1d19      	adds	r1, r3, #4
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	9103      	str	r1, [sp, #12]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	bfbb      	ittet	lt
 800bbd8:	425b      	neglt	r3, r3
 800bbda:	f042 0202 	orrlt.w	r2, r2, #2
 800bbde:	9307      	strge	r3, [sp, #28]
 800bbe0:	9307      	strlt	r3, [sp, #28]
 800bbe2:	bfb8      	it	lt
 800bbe4:	9204      	strlt	r2, [sp, #16]
 800bbe6:	7823      	ldrb	r3, [r4, #0]
 800bbe8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbea:	d10a      	bne.n	800bc02 <_vfiprintf_r+0x156>
 800bbec:	7863      	ldrb	r3, [r4, #1]
 800bbee:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbf0:	d132      	bne.n	800bc58 <_vfiprintf_r+0x1ac>
 800bbf2:	9b03      	ldr	r3, [sp, #12]
 800bbf4:	1d1a      	adds	r2, r3, #4
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	9203      	str	r2, [sp, #12]
 800bbfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbfe:	3402      	adds	r4, #2
 800bc00:	9305      	str	r3, [sp, #20]
 800bc02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bcd8 <_vfiprintf_r+0x22c>
 800bc06:	7821      	ldrb	r1, [r4, #0]
 800bc08:	2203      	movs	r2, #3
 800bc0a:	4650      	mov	r0, sl
 800bc0c:	f7f4 fb38 	bl	8000280 <memchr>
 800bc10:	b138      	cbz	r0, 800bc22 <_vfiprintf_r+0x176>
 800bc12:	9b04      	ldr	r3, [sp, #16]
 800bc14:	eba0 000a 	sub.w	r0, r0, sl
 800bc18:	2240      	movs	r2, #64	@ 0x40
 800bc1a:	4082      	lsls	r2, r0
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	3401      	adds	r4, #1
 800bc20:	9304      	str	r3, [sp, #16]
 800bc22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc26:	4829      	ldr	r0, [pc, #164]	@ (800bccc <_vfiprintf_r+0x220>)
 800bc28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc2c:	2206      	movs	r2, #6
 800bc2e:	f7f4 fb27 	bl	8000280 <memchr>
 800bc32:	2800      	cmp	r0, #0
 800bc34:	d03f      	beq.n	800bcb6 <_vfiprintf_r+0x20a>
 800bc36:	4b26      	ldr	r3, [pc, #152]	@ (800bcd0 <_vfiprintf_r+0x224>)
 800bc38:	bb1b      	cbnz	r3, 800bc82 <_vfiprintf_r+0x1d6>
 800bc3a:	9b03      	ldr	r3, [sp, #12]
 800bc3c:	3307      	adds	r3, #7
 800bc3e:	f023 0307 	bic.w	r3, r3, #7
 800bc42:	3308      	adds	r3, #8
 800bc44:	9303      	str	r3, [sp, #12]
 800bc46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc48:	443b      	add	r3, r7
 800bc4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc4c:	e76a      	b.n	800bb24 <_vfiprintf_r+0x78>
 800bc4e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc52:	460c      	mov	r4, r1
 800bc54:	2001      	movs	r0, #1
 800bc56:	e7a8      	b.n	800bbaa <_vfiprintf_r+0xfe>
 800bc58:	2300      	movs	r3, #0
 800bc5a:	3401      	adds	r4, #1
 800bc5c:	9305      	str	r3, [sp, #20]
 800bc5e:	4619      	mov	r1, r3
 800bc60:	f04f 0c0a 	mov.w	ip, #10
 800bc64:	4620      	mov	r0, r4
 800bc66:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc6a:	3a30      	subs	r2, #48	@ 0x30
 800bc6c:	2a09      	cmp	r2, #9
 800bc6e:	d903      	bls.n	800bc78 <_vfiprintf_r+0x1cc>
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d0c6      	beq.n	800bc02 <_vfiprintf_r+0x156>
 800bc74:	9105      	str	r1, [sp, #20]
 800bc76:	e7c4      	b.n	800bc02 <_vfiprintf_r+0x156>
 800bc78:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e7f0      	b.n	800bc64 <_vfiprintf_r+0x1b8>
 800bc82:	ab03      	add	r3, sp, #12
 800bc84:	9300      	str	r3, [sp, #0]
 800bc86:	462a      	mov	r2, r5
 800bc88:	4b12      	ldr	r3, [pc, #72]	@ (800bcd4 <_vfiprintf_r+0x228>)
 800bc8a:	a904      	add	r1, sp, #16
 800bc8c:	4630      	mov	r0, r6
 800bc8e:	f3af 8000 	nop.w
 800bc92:	4607      	mov	r7, r0
 800bc94:	1c78      	adds	r0, r7, #1
 800bc96:	d1d6      	bne.n	800bc46 <_vfiprintf_r+0x19a>
 800bc98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc9a:	07d9      	lsls	r1, r3, #31
 800bc9c:	d405      	bmi.n	800bcaa <_vfiprintf_r+0x1fe>
 800bc9e:	89ab      	ldrh	r3, [r5, #12]
 800bca0:	059a      	lsls	r2, r3, #22
 800bca2:	d402      	bmi.n	800bcaa <_vfiprintf_r+0x1fe>
 800bca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bca6:	f7ff fa6f 	bl	800b188 <__retarget_lock_release_recursive>
 800bcaa:	89ab      	ldrh	r3, [r5, #12]
 800bcac:	065b      	lsls	r3, r3, #25
 800bcae:	f53f af1f 	bmi.w	800baf0 <_vfiprintf_r+0x44>
 800bcb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bcb4:	e71e      	b.n	800baf4 <_vfiprintf_r+0x48>
 800bcb6:	ab03      	add	r3, sp, #12
 800bcb8:	9300      	str	r3, [sp, #0]
 800bcba:	462a      	mov	r2, r5
 800bcbc:	4b05      	ldr	r3, [pc, #20]	@ (800bcd4 <_vfiprintf_r+0x228>)
 800bcbe:	a904      	add	r1, sp, #16
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7ff fc9f 	bl	800b604 <_printf_i>
 800bcc6:	e7e4      	b.n	800bc92 <_vfiprintf_r+0x1e6>
 800bcc8:	0800d051 	.word	0x0800d051
 800bccc:	0800d05b 	.word	0x0800d05b
 800bcd0:	00000000 	.word	0x00000000
 800bcd4:	0800ba89 	.word	0x0800ba89
 800bcd8:	0800d057 	.word	0x0800d057

0800bcdc <__swbuf_r>:
 800bcdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcde:	460e      	mov	r6, r1
 800bce0:	4614      	mov	r4, r2
 800bce2:	4605      	mov	r5, r0
 800bce4:	b118      	cbz	r0, 800bcee <__swbuf_r+0x12>
 800bce6:	6a03      	ldr	r3, [r0, #32]
 800bce8:	b90b      	cbnz	r3, 800bcee <__swbuf_r+0x12>
 800bcea:	f7ff f8cb 	bl	800ae84 <__sinit>
 800bcee:	69a3      	ldr	r3, [r4, #24]
 800bcf0:	60a3      	str	r3, [r4, #8]
 800bcf2:	89a3      	ldrh	r3, [r4, #12]
 800bcf4:	071a      	lsls	r2, r3, #28
 800bcf6:	d501      	bpl.n	800bcfc <__swbuf_r+0x20>
 800bcf8:	6923      	ldr	r3, [r4, #16]
 800bcfa:	b943      	cbnz	r3, 800bd0e <__swbuf_r+0x32>
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	4628      	mov	r0, r5
 800bd00:	f000 f82a 	bl	800bd58 <__swsetup_r>
 800bd04:	b118      	cbz	r0, 800bd0e <__swbuf_r+0x32>
 800bd06:	f04f 37ff 	mov.w	r7, #4294967295
 800bd0a:	4638      	mov	r0, r7
 800bd0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	6922      	ldr	r2, [r4, #16]
 800bd12:	1a98      	subs	r0, r3, r2
 800bd14:	6963      	ldr	r3, [r4, #20]
 800bd16:	b2f6      	uxtb	r6, r6
 800bd18:	4283      	cmp	r3, r0
 800bd1a:	4637      	mov	r7, r6
 800bd1c:	dc05      	bgt.n	800bd2a <__swbuf_r+0x4e>
 800bd1e:	4621      	mov	r1, r4
 800bd20:	4628      	mov	r0, r5
 800bd22:	f7ff fe11 	bl	800b948 <_fflush_r>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	d1ed      	bne.n	800bd06 <__swbuf_r+0x2a>
 800bd2a:	68a3      	ldr	r3, [r4, #8]
 800bd2c:	3b01      	subs	r3, #1
 800bd2e:	60a3      	str	r3, [r4, #8]
 800bd30:	6823      	ldr	r3, [r4, #0]
 800bd32:	1c5a      	adds	r2, r3, #1
 800bd34:	6022      	str	r2, [r4, #0]
 800bd36:	701e      	strb	r6, [r3, #0]
 800bd38:	6962      	ldr	r2, [r4, #20]
 800bd3a:	1c43      	adds	r3, r0, #1
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d004      	beq.n	800bd4a <__swbuf_r+0x6e>
 800bd40:	89a3      	ldrh	r3, [r4, #12]
 800bd42:	07db      	lsls	r3, r3, #31
 800bd44:	d5e1      	bpl.n	800bd0a <__swbuf_r+0x2e>
 800bd46:	2e0a      	cmp	r6, #10
 800bd48:	d1df      	bne.n	800bd0a <__swbuf_r+0x2e>
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	f7ff fdfb 	bl	800b948 <_fflush_r>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	d0d9      	beq.n	800bd0a <__swbuf_r+0x2e>
 800bd56:	e7d6      	b.n	800bd06 <__swbuf_r+0x2a>

0800bd58 <__swsetup_r>:
 800bd58:	b538      	push	{r3, r4, r5, lr}
 800bd5a:	4b29      	ldr	r3, [pc, #164]	@ (800be00 <__swsetup_r+0xa8>)
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	6818      	ldr	r0, [r3, #0]
 800bd60:	460c      	mov	r4, r1
 800bd62:	b118      	cbz	r0, 800bd6c <__swsetup_r+0x14>
 800bd64:	6a03      	ldr	r3, [r0, #32]
 800bd66:	b90b      	cbnz	r3, 800bd6c <__swsetup_r+0x14>
 800bd68:	f7ff f88c 	bl	800ae84 <__sinit>
 800bd6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd70:	0719      	lsls	r1, r3, #28
 800bd72:	d422      	bmi.n	800bdba <__swsetup_r+0x62>
 800bd74:	06da      	lsls	r2, r3, #27
 800bd76:	d407      	bmi.n	800bd88 <__swsetup_r+0x30>
 800bd78:	2209      	movs	r2, #9
 800bd7a:	602a      	str	r2, [r5, #0]
 800bd7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd80:	81a3      	strh	r3, [r4, #12]
 800bd82:	f04f 30ff 	mov.w	r0, #4294967295
 800bd86:	e033      	b.n	800bdf0 <__swsetup_r+0x98>
 800bd88:	0758      	lsls	r0, r3, #29
 800bd8a:	d512      	bpl.n	800bdb2 <__swsetup_r+0x5a>
 800bd8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd8e:	b141      	cbz	r1, 800bda2 <__swsetup_r+0x4a>
 800bd90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd94:	4299      	cmp	r1, r3
 800bd96:	d002      	beq.n	800bd9e <__swsetup_r+0x46>
 800bd98:	4628      	mov	r0, r5
 800bd9a:	f7ff fa23 	bl	800b1e4 <_free_r>
 800bd9e:	2300      	movs	r3, #0
 800bda0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bda2:	89a3      	ldrh	r3, [r4, #12]
 800bda4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bda8:	81a3      	strh	r3, [r4, #12]
 800bdaa:	2300      	movs	r3, #0
 800bdac:	6063      	str	r3, [r4, #4]
 800bdae:	6923      	ldr	r3, [r4, #16]
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	89a3      	ldrh	r3, [r4, #12]
 800bdb4:	f043 0308 	orr.w	r3, r3, #8
 800bdb8:	81a3      	strh	r3, [r4, #12]
 800bdba:	6923      	ldr	r3, [r4, #16]
 800bdbc:	b94b      	cbnz	r3, 800bdd2 <__swsetup_r+0x7a>
 800bdbe:	89a3      	ldrh	r3, [r4, #12]
 800bdc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bdc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdc8:	d003      	beq.n	800bdd2 <__swsetup_r+0x7a>
 800bdca:	4621      	mov	r1, r4
 800bdcc:	4628      	mov	r0, r5
 800bdce:	f000 f88b 	bl	800bee8 <__smakebuf_r>
 800bdd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdd6:	f013 0201 	ands.w	r2, r3, #1
 800bdda:	d00a      	beq.n	800bdf2 <__swsetup_r+0x9a>
 800bddc:	2200      	movs	r2, #0
 800bdde:	60a2      	str	r2, [r4, #8]
 800bde0:	6962      	ldr	r2, [r4, #20]
 800bde2:	4252      	negs	r2, r2
 800bde4:	61a2      	str	r2, [r4, #24]
 800bde6:	6922      	ldr	r2, [r4, #16]
 800bde8:	b942      	cbnz	r2, 800bdfc <__swsetup_r+0xa4>
 800bdea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdee:	d1c5      	bne.n	800bd7c <__swsetup_r+0x24>
 800bdf0:	bd38      	pop	{r3, r4, r5, pc}
 800bdf2:	0799      	lsls	r1, r3, #30
 800bdf4:	bf58      	it	pl
 800bdf6:	6962      	ldrpl	r2, [r4, #20]
 800bdf8:	60a2      	str	r2, [r4, #8]
 800bdfa:	e7f4      	b.n	800bde6 <__swsetup_r+0x8e>
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	e7f7      	b.n	800bdf0 <__swsetup_r+0x98>
 800be00:	20000028 	.word	0x20000028

0800be04 <_raise_r>:
 800be04:	291f      	cmp	r1, #31
 800be06:	b538      	push	{r3, r4, r5, lr}
 800be08:	4605      	mov	r5, r0
 800be0a:	460c      	mov	r4, r1
 800be0c:	d904      	bls.n	800be18 <_raise_r+0x14>
 800be0e:	2316      	movs	r3, #22
 800be10:	6003      	str	r3, [r0, #0]
 800be12:	f04f 30ff 	mov.w	r0, #4294967295
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be1a:	b112      	cbz	r2, 800be22 <_raise_r+0x1e>
 800be1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be20:	b94b      	cbnz	r3, 800be36 <_raise_r+0x32>
 800be22:	4628      	mov	r0, r5
 800be24:	f000 f830 	bl	800be88 <_getpid_r>
 800be28:	4622      	mov	r2, r4
 800be2a:	4601      	mov	r1, r0
 800be2c:	4628      	mov	r0, r5
 800be2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be32:	f000 b817 	b.w	800be64 <_kill_r>
 800be36:	2b01      	cmp	r3, #1
 800be38:	d00a      	beq.n	800be50 <_raise_r+0x4c>
 800be3a:	1c59      	adds	r1, r3, #1
 800be3c:	d103      	bne.n	800be46 <_raise_r+0x42>
 800be3e:	2316      	movs	r3, #22
 800be40:	6003      	str	r3, [r0, #0]
 800be42:	2001      	movs	r0, #1
 800be44:	e7e7      	b.n	800be16 <_raise_r+0x12>
 800be46:	2100      	movs	r1, #0
 800be48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be4c:	4620      	mov	r0, r4
 800be4e:	4798      	blx	r3
 800be50:	2000      	movs	r0, #0
 800be52:	e7e0      	b.n	800be16 <_raise_r+0x12>

0800be54 <raise>:
 800be54:	4b02      	ldr	r3, [pc, #8]	@ (800be60 <raise+0xc>)
 800be56:	4601      	mov	r1, r0
 800be58:	6818      	ldr	r0, [r3, #0]
 800be5a:	f7ff bfd3 	b.w	800be04 <_raise_r>
 800be5e:	bf00      	nop
 800be60:	20000028 	.word	0x20000028

0800be64 <_kill_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	4d07      	ldr	r5, [pc, #28]	@ (800be84 <_kill_r+0x20>)
 800be68:	2300      	movs	r3, #0
 800be6a:	4604      	mov	r4, r0
 800be6c:	4608      	mov	r0, r1
 800be6e:	4611      	mov	r1, r2
 800be70:	602b      	str	r3, [r5, #0]
 800be72:	f7f5 ff8f 	bl	8001d94 <_kill>
 800be76:	1c43      	adds	r3, r0, #1
 800be78:	d102      	bne.n	800be80 <_kill_r+0x1c>
 800be7a:	682b      	ldr	r3, [r5, #0]
 800be7c:	b103      	cbz	r3, 800be80 <_kill_r+0x1c>
 800be7e:	6023      	str	r3, [r4, #0]
 800be80:	bd38      	pop	{r3, r4, r5, pc}
 800be82:	bf00      	nop
 800be84:	20006820 	.word	0x20006820

0800be88 <_getpid_r>:
 800be88:	f7f5 bf7c 	b.w	8001d84 <_getpid>

0800be8c <_malloc_usable_size_r>:
 800be8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be90:	1f18      	subs	r0, r3, #4
 800be92:	2b00      	cmp	r3, #0
 800be94:	bfbc      	itt	lt
 800be96:	580b      	ldrlt	r3, [r1, r0]
 800be98:	18c0      	addlt	r0, r0, r3
 800be9a:	4770      	bx	lr

0800be9c <__swhatbuf_r>:
 800be9c:	b570      	push	{r4, r5, r6, lr}
 800be9e:	460c      	mov	r4, r1
 800bea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea4:	2900      	cmp	r1, #0
 800bea6:	b096      	sub	sp, #88	@ 0x58
 800bea8:	4615      	mov	r5, r2
 800beaa:	461e      	mov	r6, r3
 800beac:	da0d      	bge.n	800beca <__swhatbuf_r+0x2e>
 800beae:	89a3      	ldrh	r3, [r4, #12]
 800beb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800beb4:	f04f 0100 	mov.w	r1, #0
 800beb8:	bf14      	ite	ne
 800beba:	2340      	movne	r3, #64	@ 0x40
 800bebc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bec0:	2000      	movs	r0, #0
 800bec2:	6031      	str	r1, [r6, #0]
 800bec4:	602b      	str	r3, [r5, #0]
 800bec6:	b016      	add	sp, #88	@ 0x58
 800bec8:	bd70      	pop	{r4, r5, r6, pc}
 800beca:	466a      	mov	r2, sp
 800becc:	f000 f848 	bl	800bf60 <_fstat_r>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	dbec      	blt.n	800beae <__swhatbuf_r+0x12>
 800bed4:	9901      	ldr	r1, [sp, #4]
 800bed6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800beda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bede:	4259      	negs	r1, r3
 800bee0:	4159      	adcs	r1, r3
 800bee2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bee6:	e7eb      	b.n	800bec0 <__swhatbuf_r+0x24>

0800bee8 <__smakebuf_r>:
 800bee8:	898b      	ldrh	r3, [r1, #12]
 800beea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800beec:	079d      	lsls	r5, r3, #30
 800beee:	4606      	mov	r6, r0
 800bef0:	460c      	mov	r4, r1
 800bef2:	d507      	bpl.n	800bf04 <__smakebuf_r+0x1c>
 800bef4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bef8:	6023      	str	r3, [r4, #0]
 800befa:	6123      	str	r3, [r4, #16]
 800befc:	2301      	movs	r3, #1
 800befe:	6163      	str	r3, [r4, #20]
 800bf00:	b003      	add	sp, #12
 800bf02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf04:	ab01      	add	r3, sp, #4
 800bf06:	466a      	mov	r2, sp
 800bf08:	f7ff ffc8 	bl	800be9c <__swhatbuf_r>
 800bf0c:	9f00      	ldr	r7, [sp, #0]
 800bf0e:	4605      	mov	r5, r0
 800bf10:	4639      	mov	r1, r7
 800bf12:	4630      	mov	r0, r6
 800bf14:	f7fe fe60 	bl	800abd8 <_malloc_r>
 800bf18:	b948      	cbnz	r0, 800bf2e <__smakebuf_r+0x46>
 800bf1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf1e:	059a      	lsls	r2, r3, #22
 800bf20:	d4ee      	bmi.n	800bf00 <__smakebuf_r+0x18>
 800bf22:	f023 0303 	bic.w	r3, r3, #3
 800bf26:	f043 0302 	orr.w	r3, r3, #2
 800bf2a:	81a3      	strh	r3, [r4, #12]
 800bf2c:	e7e2      	b.n	800bef4 <__smakebuf_r+0xc>
 800bf2e:	89a3      	ldrh	r3, [r4, #12]
 800bf30:	6020      	str	r0, [r4, #0]
 800bf32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf36:	81a3      	strh	r3, [r4, #12]
 800bf38:	9b01      	ldr	r3, [sp, #4]
 800bf3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf3e:	b15b      	cbz	r3, 800bf58 <__smakebuf_r+0x70>
 800bf40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf44:	4630      	mov	r0, r6
 800bf46:	f000 f81d 	bl	800bf84 <_isatty_r>
 800bf4a:	b128      	cbz	r0, 800bf58 <__smakebuf_r+0x70>
 800bf4c:	89a3      	ldrh	r3, [r4, #12]
 800bf4e:	f023 0303 	bic.w	r3, r3, #3
 800bf52:	f043 0301 	orr.w	r3, r3, #1
 800bf56:	81a3      	strh	r3, [r4, #12]
 800bf58:	89a3      	ldrh	r3, [r4, #12]
 800bf5a:	431d      	orrs	r5, r3
 800bf5c:	81a5      	strh	r5, [r4, #12]
 800bf5e:	e7cf      	b.n	800bf00 <__smakebuf_r+0x18>

0800bf60 <_fstat_r>:
 800bf60:	b538      	push	{r3, r4, r5, lr}
 800bf62:	4d07      	ldr	r5, [pc, #28]	@ (800bf80 <_fstat_r+0x20>)
 800bf64:	2300      	movs	r3, #0
 800bf66:	4604      	mov	r4, r0
 800bf68:	4608      	mov	r0, r1
 800bf6a:	4611      	mov	r1, r2
 800bf6c:	602b      	str	r3, [r5, #0]
 800bf6e:	f7f5 ff55 	bl	8001e1c <_fstat>
 800bf72:	1c43      	adds	r3, r0, #1
 800bf74:	d102      	bne.n	800bf7c <_fstat_r+0x1c>
 800bf76:	682b      	ldr	r3, [r5, #0]
 800bf78:	b103      	cbz	r3, 800bf7c <_fstat_r+0x1c>
 800bf7a:	6023      	str	r3, [r4, #0]
 800bf7c:	bd38      	pop	{r3, r4, r5, pc}
 800bf7e:	bf00      	nop
 800bf80:	20006820 	.word	0x20006820

0800bf84 <_isatty_r>:
 800bf84:	b538      	push	{r3, r4, r5, lr}
 800bf86:	4d06      	ldr	r5, [pc, #24]	@ (800bfa0 <_isatty_r+0x1c>)
 800bf88:	2300      	movs	r3, #0
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	4608      	mov	r0, r1
 800bf8e:	602b      	str	r3, [r5, #0]
 800bf90:	f7f5 ff54 	bl	8001e3c <_isatty>
 800bf94:	1c43      	adds	r3, r0, #1
 800bf96:	d102      	bne.n	800bf9e <_isatty_r+0x1a>
 800bf98:	682b      	ldr	r3, [r5, #0]
 800bf9a:	b103      	cbz	r3, 800bf9e <_isatty_r+0x1a>
 800bf9c:	6023      	str	r3, [r4, #0]
 800bf9e:	bd38      	pop	{r3, r4, r5, pc}
 800bfa0:	20006820 	.word	0x20006820

0800bfa4 <_init>:
 800bfa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfa6:	bf00      	nop
 800bfa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfaa:	bc08      	pop	{r3}
 800bfac:	469e      	mov	lr, r3
 800bfae:	4770      	bx	lr

0800bfb0 <_fini>:
 800bfb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfb2:	bf00      	nop
 800bfb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfb6:	bc08      	pop	{r3}
 800bfb8:	469e      	mov	lr, r3
 800bfba:	4770      	bx	lr
