<stg><name>pynq_filters_Filter2D</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="2">
<condition id="161">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="4">
<condition id="165">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="4" to="12">
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="4" to="5">
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="5" to="6">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="6" to="7">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="7" to="8">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="8" to="9">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="9" to="10">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="10" to="11">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="11" to="4">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="12" to="3">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_2_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_1_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:4  %p_kernel_val_2_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_0_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_2_read21 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_2_read21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:6  %p_kernel_val_1_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_1_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:7  %p_kernel_val_1_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_0_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:8  %p_kernel_val_0_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_2_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:9  %p_kernel_val_0_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_1_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_0_read_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:11  %k_buf_0_val_3_V = alloca [640 x i10], align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="10" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_0_val_4_V = alloca [640 x i10], align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="10" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_0_val_5_V = alloca [640 x i10], align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:14  br label %arrayctor.loop1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_34, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.i:1  %tmp_34 = xor i1 %tmp_s, true

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:0  %src_kernel_win_0_val_0_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_V_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:1  %src_kernel_win_0_val_0_V_1_1 = alloca i10

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_V_1_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:2  %src_kernel_win_0_val_1_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_V_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:3  %src_kernel_win_0_val_1_V_1_1 = alloca i10

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_V_1_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:4  %src_kernel_win_0_val_2_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_V_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:5  %src_kernel_win_0_val_2_V_1_1 = alloca i10

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_V_1_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:6  %right_border_buf_0_val_0_V_0 = alloca i10

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_V_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:7  %right_border_buf_0_val_2_V_0 = alloca i10

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_V_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i:8  %right_border_buf_0_val_1_V_0 = alloca i10

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_V_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:9  %OP2_V = sext i12 %p_kernel_val_0_V_0_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:10  %OP2_V_0_1 = sext i12 %p_kernel_val_0_V_1_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:11  %OP2_V_0_2 = sext i12 %p_kernel_val_0_V_2_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:12  %OP2_V_1 = sext i12 %p_kernel_val_1_V_0_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:13  %OP2_V_1_1 = sext i12 %p_kernel_val_1_V_1_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:14  %OP2_V_1_2 = sext i12 %p_kernel_val_1_V_2_read21 to i22

]]></node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:15  %OP2_V_2 = sext i12 %p_kernel_val_2_V_0_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:16  %OP2_V_2_1 = sext i12 %p_kernel_val_2_V_1_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="22" op_0_bw="12">
<![CDATA[
._crit_edge.i:17  %OP2_V_2_2 = sext i12 %p_kernel_val_2_V_2_read_2 to i22

]]></node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:18  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %p_089_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_089_0_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="9">
<![CDATA[
:1  %tmp_60_cast_cast = zext i9 %p_089_0_i to i10

]]></node>
<StgValue><ssdm name="tmp_60_cast_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond1 = icmp eq i9 %p_089_0_i, -30

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_V = add i9 %p_089_0_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %"filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit", label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_36 = icmp ult i9 %p_089_0_i, -32

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_139_not = icmp ugt i9 %p_089_0_i, -33

]]></node>
<StgValue><ssdm name="tmp_139_not"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_089_0_i, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp = icmp ne i8 %tmp_99, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_38 = icmp eq i9 %p_089_0_i, 0

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_188_2 = icmp eq i9 %p_089_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_188_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_39 = icmp ugt i9 %p_089_0_i, -32

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp_40 = add i10 %tmp_60_cast_cast, -1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:10  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %rev = xor i1 %tmp_100, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %tmp_42 = icmp slt i10 %tmp_40, 480

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i547_i = and i1 %tmp_42, %rev

]]></node>
<StgValue><ssdm name="or_cond_i547_i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:14  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %p_assign_7 = sub i10 0, %tmp_60_cast_cast

]]></node>
<StgValue><ssdm name="p_assign_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:16  %p_p_i548_i = select i1 %tmp_101, i10 %p_assign_7, i10 %tmp_40

]]></node>
<StgValue><ssdm name="p_p_i548_i"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %tmp_44 = icmp slt i10 %p_p_i548_i, 480

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %tmp_45 = xor i10 %p_p_i548_i, 3

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %p_assign_6_1 = add i10 %tmp_60_cast_cast, -2

]]></node>
<StgValue><ssdm name="p_assign_6_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="2" op_0_bw="10">
<![CDATA[
:20  %tmp_102 = trunc i10 %p_assign_6_1 to i2

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:21  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:22  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="2" op_0_bw="9">
<![CDATA[
:23  %tmp_105 = trunc i9 %p_089_0_i to i2

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:24  %tmp_47 = sub i2 1, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:25  %tmp_48 = select i1 %tmp_104, i2 %tmp_47, i2 %tmp_102

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %p_assign_6_2 = add i10 %tmp_60_cast_cast, -3

]]></node>
<StgValue><ssdm name="p_assign_6_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="2" op_0_bw="10">
<![CDATA[
:27  %tmp_106 = trunc i10 %p_assign_6_2 to i2

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:28  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:29  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:30  %tmp_49 = sub i2 -2, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %tmp_50 = select i1 %tmp_108, i2 %tmp_49, i2 %tmp_106

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="2" op_0_bw="10">
<![CDATA[
:32  %tmp_109 = trunc i10 %tmp_40 to i2

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="2" op_0_bw="10">
<![CDATA[
:33  %tmp_110 = trunc i10 %p_p_i548_i to i2

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="2" op_0_bw="10">
<![CDATA[
:34  %tmp_111 = trunc i10 %tmp_45 to i2

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:35  %tmp_112 = select i1 %tmp_44, i2 %tmp_110, i2 %tmp_111

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:36  %tmp_113 = select i1 %or_cond_i547_i, i2 %tmp_109, i2 %tmp_112

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:37  %row_assign_8 = xor i2 %tmp_113, -1

]]></node>
<StgValue><ssdm name="row_assign_8"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:38  %y_1_1 = select i1 %tmp_103, i2 %tmp_48, i2 %tmp_102

]]></node>
<StgValue><ssdm name="y_1_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %row_assign_8_1_t = xor i2 %y_1_1, -1

]]></node>
<StgValue><ssdm name="row_assign_8_1_t"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:40  %y_1_2 = select i1 %tmp_107, i2 %tmp_50, i2 %tmp_106

]]></node>
<StgValue><ssdm name="y_1_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %row_assign_8_2_t = xor i2 %y_1_2, -1

]]></node>
<StgValue><ssdm name="row_assign_8_2_t"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0">
<![CDATA[
filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %p_0104_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge536.i ]

]]></node>
<StgValue><ssdm name="p_0104_0_i"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="11" op_0_bw="10">
<![CDATA[
:1  %tmp_63_cast_cast = zext i10 %p_0104_0_i to i11

]]></node>
<StgValue><ssdm name="tmp_63_cast_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond = icmp eq i10 %p_0104_0_i, -382

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %j_V = add i10 %p_0104_0_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %.critedge.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i_ifconv:6  %tmp_114 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0104_0_i, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge.i_ifconv:7  %icmp1 = icmp ne i9 %tmp_114, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:9  %r_V = add i11 -1, %tmp_63_cast_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="13" op_0_bw="11">
<![CDATA[
.critedge.i_ifconv:10  %r_V_cast = sext i11 %r_V to i13

]]></node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:11  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:12  %rev1 = xor i1 %tmp_115, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:13  %tmp_54 = icmp slt i11 %r_V, 640

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:14  %or_cond_i_i = and i1 %tmp_54, %rev1

]]></node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:15  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:16  %p_assign = sub i11 0, %tmp_63_cast_cast

]]></node>
<StgValue><ssdm name="p_assign"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.critedge.i_ifconv:17  %p_p_i_i = select i1 %tmp_116, i11 %p_assign, i11 %r_V

]]></node>
<StgValue><ssdm name="p_p_i_i"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="12" op_0_bw="11">
<![CDATA[
.critedge.i_ifconv:18  %p_p_i_i_cast = sext i11 %p_p_i_i to i12

]]></node>
<StgValue><ssdm name="p_p_i_i_cast"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="13" op_0_bw="11">
<![CDATA[
.critedge.i_ifconv:19  %p_p_i_i_cast8 = sext i11 %p_p_i_i to i13

]]></node>
<StgValue><ssdm name="p_p_i_i_cast8"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:20  %tmp_56 = icmp slt i11 %p_p_i_i, 640

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i_ifconv:21  %addconv = sub i12 1279, %p_p_i_i_cast

]]></node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="13" op_0_bw="12">
<![CDATA[
.critedge.i_ifconv:22  %addconv_cast = zext i12 %addconv to i13

]]></node>
<StgValue><ssdm name="addconv_cast"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i_ifconv:23  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:24  %tmp_54_not = xor i1 %tmp_54, true

]]></node>
<StgValue><ssdm name="tmp_54_not"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:25  %sel_tmp4 = or i1 %tmp_115, %tmp_54_not

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:26  %sel_tmp5 = and i1 %tmp_56, %sel_tmp4

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i_ifconv:27  %x = select i1 %sel_tmp5, i13 %p_p_i_i_cast8, i13 %sel_tmp

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="2" op_0_bw="13">
<![CDATA[
.critedge.i_ifconv:29  %tmp_117 = trunc i13 %x to i2

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:30  %brmerge = or i1 %tmp_139_not, %tmp_54

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i_ifconv:45  br i1 %or_cond_i_i, label %3, label %._crit_edge529.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit546.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit546.i.0:1  br i1 %tmp_38, label %"operator().exit589.i.0", label %._crit_edge531.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge531.i.1:0  br i1 %tmp_188_2, label %"operator().exit589.i.2", label %._crit_edge531.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge531.i.2:0  br label %._crit_edge529.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_36, label %"operator().exit564.i.1.critedge", label %._crit_edge529.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge529.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge529.i_ifconv:7  br i1 %or_cond_i, label %.preheader, label %._crit_edge536.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="13">
<![CDATA[
.critedge.i_ifconv:28  %col_assign_cast = sext i13 %x to i32

]]></node>
<StgValue><ssdm name="col_assign_cast"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i_ifconv:31  %tmp_58 = zext i32 %col_assign_cast to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:32  %k_buf_0_val_3_V_addr = getelementptr [640 x i10]* %k_buf_0_val_3_V, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:33  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_V_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:37  %k_buf_0_val_4_V_addr = getelementptr [640 x i10]* %k_buf_0_val_4_V, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:38  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_V_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:41  %k_buf_0_val_5_V_addr = getelementptr [640 x i10]* %k_buf_0_val_5_V, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:42  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:0  %right_border_buf_0_val_0_V_0_1 = load i10* %right_border_buf_0_val_0_V_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_V_0_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:1  %right_border_buf_0_val_2_V_0_1 = load i10* %right_border_buf_0_val_2_V_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_V_0_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:2  %right_border_buf_0_val_1_V_0_1 = load i10* %right_border_buf_0_val_1_V_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_V_0_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:4  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:33  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_V_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.i_ifconv:34  %col_assign_1_t = xor i2 %tmp_117, -1

]]></node>
<StgValue><ssdm name="col_assign_1_t"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="2">
<![CDATA[
.critedge.i_ifconv:35  %tmp_59 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_0_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.critedge.i_ifconv:36  %col_buf_0_val_0_V_0 = select i1 %brmerge, i10 %k_buf_0_val_3_V_load, i10 %tmp_59

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_V_0"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:38  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_V_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="2">
<![CDATA[
.critedge.i_ifconv:39  %tmp_60 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_1_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.critedge.i_ifconv:40  %col_buf_0_val_1_V_0 = select i1 %brmerge, i10 %k_buf_0_val_4_V_load, i10 %tmp_60

]]></node>
<StgValue><ssdm name="col_buf_0_val_1_V_0"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="10" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:42  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_V_load"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="2">
<![CDATA[
.critedge.i_ifconv:43  %tmp_61 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_2_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.critedge.i_ifconv:44  %col_buf_0_val_2_V_0 = select i1 %brmerge, i10 %k_buf_0_val_5_V_load, i10 %tmp_61

]]></node>
<StgValue><ssdm name="col_buf_0_val_2_V_0"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
borderInterpolate.exit546.i.0:0  %tmp_V_13 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit589.i.0:0  store i10 %tmp_V_13, i10* %k_buf_0_val_5_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit589.i.0:1  store i10 %tmp_V_13, i10* %k_buf_0_val_4_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0">
<![CDATA[
operator().exit589.i.0:2  br label %._crit_edge531.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_188_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit589.i.2:0  store i10 %tmp_V_13, i10* %k_buf_0_val_3_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_188_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
operator().exit589.i.2:1  br label %._crit_edge531.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:0  store i10 %k_buf_0_val_4_V_load, i10* %k_buf_0_val_5_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:1  store i10 %k_buf_0_val_3_V_load, i10* %k_buf_0_val_4_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:2  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:3  store i10 %tmp_V, i10* %k_buf_0_val_3_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:4  store i10 %col_buf_0_val_1_V_0, i10* %right_border_buf_0_val_1_V_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:5  store i10 %col_buf_0_val_2_V_0, i10* %right_border_buf_0_val_2_V_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit564.i.1.critedge:6  store i10 %col_buf_0_val_0_V_0, i10* %right_border_buf_0_val_0_V_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
operator().exit564.i.1.critedge:7  br label %._crit_edge529.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="2">
<![CDATA[
._crit_edge529.i_ifconv:0  %tmp_62 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge529.i_ifconv:1  %src_kernel_win_0_val_0_V_0 = select i1 %tmp_39, i10 %tmp_62, i10 %col_buf_0_val_0_V_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_V_0"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="2">
<![CDATA[
._crit_edge529.i_ifconv:2  %tmp_63 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_1_t)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge529.i_ifconv:3  %src_kernel_win_0_val_1_V_0 = select i1 %tmp_39, i10 %tmp_63, i10 %col_buf_0_val_1_V_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_V_0"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="2">
<![CDATA[
._crit_edge529.i_ifconv:4  %tmp_64 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_2_t)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge529.i_ifconv:5  %src_kernel_win_0_val_2_V_0 = select i1 %tmp_39, i10 %tmp_64, i10 %col_buf_0_val_2_V_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_V_0"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="10" op_0_bw="10">
<![CDATA[
.preheader:4  %src_kernel_win_0_val_2_V_1_s = load i10* %src_kernel_win_0_val_2_V_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_V_1_s"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="10" op_0_bw="10">
<![CDATA[
.preheader:5  %src_kernel_win_0_val_2_V_1_1_142 = load i10* %src_kernel_win_0_val_2_V_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_V_1_1_142"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="22" op_0_bw="10">
<![CDATA[
.preheader:6  %OP1_V = sext i10 %src_kernel_win_0_val_2_V_1_1_142 to i22

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:7  %p_Val2_s = mul i22 %OP2_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge536.i:2  %src_kernel_win_0_val_2_V_1_2 = load i10* %src_kernel_win_0_val_2_V_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_V_1_2"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge536.i:4  store i10 %src_kernel_win_0_val_2_V_1_2, i10* %src_kernel_win_0_val_2_V_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge536.i:5  store i10 %src_kernel_win_0_val_2_V_0, i10* %src_kernel_win_0_val_2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="23" op_0_bw="22">
<![CDATA[
.preheader:8  %tmp_230_0_cast = sext i22 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="tmp_230_0_cast"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="22" op_0_bw="10">
<![CDATA[
.preheader:9  %OP1_V_0_1 = sext i10 %src_kernel_win_0_val_2_V_1_s to i22

]]></node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:10  %p_Val2_21_0_1 = mul i22 %OP2_V_0_1, %OP1_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_21_0_1"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="23" op_0_bw="22">
<![CDATA[
.preheader:11  %tmp_230_0_1_cast = sext i22 %p_Val2_21_0_1 to i23

]]></node>
<StgValue><ssdm name="tmp_230_0_1_cast"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="22" op_0_bw="10">
<![CDATA[
.preheader:12  %OP1_V_0_2 = sext i10 %src_kernel_win_0_val_2_V_0 to i22

]]></node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:13  %p_Val2_21_0_2 = mul i22 %OP2_V_0_2, %OP1_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_21_0_2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="23" op_0_bw="22">
<![CDATA[
.preheader:14  %tmp_230_0_2_cast = sext i22 %p_Val2_21_0_2 to i23

]]></node>
<StgValue><ssdm name="tmp_230_0_2_cast"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:15  %tmp = add i23 %tmp_230_0_cast, %tmp_230_0_2_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:16  %p_Val2_24_0_2 = add i23 %tmp, %tmp_230_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_24_0_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="22" op_0_bw="10">
<![CDATA[
.preheader:24  %OP1_V_1_2 = sext i10 %src_kernel_win_0_val_1_V_0 to i22

]]></node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:25  %p_Val2_21_1_2 = mul i22 %OP2_V_1_2, %OP1_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_21_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="10" op_0_bw="10">
<![CDATA[
.preheader:0  %src_kernel_win_0_val_0_V_1_s = load i10* %src_kernel_win_0_val_0_V_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_V_1_s"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="10" op_0_bw="10">
<![CDATA[
.preheader:1  %src_kernel_win_0_val_0_V_1_1_140 = load i10* %src_kernel_win_0_val_0_V_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_V_1_1_140"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="10" op_0_bw="10">
<![CDATA[
.preheader:2  %src_kernel_win_0_val_1_V_1_s = load i10* %src_kernel_win_0_val_1_V_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_V_1_s"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="10" op_0_bw="10">
<![CDATA[
.preheader:3  %src_kernel_win_0_val_1_V_1_1_141 = load i10* %src_kernel_win_0_val_1_V_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_V_1_1_141"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="24" op_0_bw="23">
<![CDATA[
.preheader:17  %p_Val2_24_0_2_cast = sext i23 %p_Val2_24_0_2 to i24

]]></node>
<StgValue><ssdm name="p_Val2_24_0_2_cast"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="22" op_0_bw="10">
<![CDATA[
.preheader:18  %OP1_V_1 = sext i10 %src_kernel_win_0_val_1_V_1_1_141 to i22

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:19  %p_Val2_21_1 = mul i22 %OP2_V_1, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_21_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="24" op_0_bw="22">
<![CDATA[
.preheader:20  %tmp_230_1_cast = sext i22 %p_Val2_21_1 to i24

]]></node>
<StgValue><ssdm name="tmp_230_1_cast"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="22" op_0_bw="10">
<![CDATA[
.preheader:21  %OP1_V_1_1 = sext i10 %src_kernel_win_0_val_1_V_1_s to i22

]]></node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:22  %p_Val2_21_1_1 = mul i22 %OP2_V_1_1, %OP1_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_21_1_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="23" op_0_bw="22">
<![CDATA[
.preheader:23  %tmp_230_1_1_cast_cast = sext i22 %p_Val2_21_1_1 to i23

]]></node>
<StgValue><ssdm name="tmp_230_1_1_cast_cast"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="23" op_0_bw="22">
<![CDATA[
.preheader:26  %tmp_230_1_2_cast_cast = sext i22 %p_Val2_21_1_2 to i23

]]></node>
<StgValue><ssdm name="tmp_230_1_2_cast_cast"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="22" op_0_bw="10">
<![CDATA[
.preheader:27  %OP1_V_2 = sext i10 %src_kernel_win_0_val_0_V_1_1_140 to i22

]]></node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:28  %p_Val2_21_2 = mul i22 %OP2_V_2, %OP1_V_2

]]></node>
<StgValue><ssdm name="p_Val2_21_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="23" op_0_bw="22">
<![CDATA[
.preheader:29  %tmp_230_2_cast_cast = sext i22 %p_Val2_21_2 to i23

]]></node>
<StgValue><ssdm name="tmp_230_2_cast_cast"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:30  %tmp1 = add i24 %p_Val2_24_0_2_cast, %tmp_230_1_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:31  %tmp3 = add i23 %tmp_230_1_2_cast_cast, %tmp_230_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:32  %tmp2 = add i23 %tmp3, %tmp_230_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="22" op_0_bw="10">
<![CDATA[
.preheader:36  %OP1_V_2_1 = sext i10 %src_kernel_win_0_val_0_V_1_s to i22

]]></node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:37  %p_Val2_21_2_1 = mul i22 %OP2_V_2_1, %OP1_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_21_2_1"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge536.i:0  %src_kernel_win_0_val_0_V_1_2 = load i10* %src_kernel_win_0_val_0_V_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_V_1_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge536.i:1  %src_kernel_win_0_val_1_V_1_2 = load i10* %src_kernel_win_0_val_1_V_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_V_1_2"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge536.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_33)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge536.i:6  store i10 %src_kernel_win_0_val_1_V_1_2, i10* %src_kernel_win_0_val_1_V_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge536.i:7  store i10 %src_kernel_win_0_val_1_V_0, i10* %src_kernel_win_0_val_1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge536.i:8  store i10 %src_kernel_win_0_val_0_V_1_2, i10* %src_kernel_win_0_val_0_V_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge536.i:9  store i10 %src_kernel_win_0_val_0_V_0, i10* %src_kernel_win_0_val_0_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge536.i:10  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="24" op_0_bw="23">
<![CDATA[
.preheader:33  %tmp2_cast = sext i23 %tmp2 to i24

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:34  %p_Val2_24_2 = add i24 %tmp2_cast, %tmp1

]]></node>
<StgValue><ssdm name="p_Val2_24_2"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="23" op_0_bw="22">
<![CDATA[
.preheader:38  %tmp_230_2_1_cast_cast = sext i22 %p_Val2_21_2_1 to i23

]]></node>
<StgValue><ssdm name="tmp_230_2_1_cast_cast"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="22" op_0_bw="10">
<![CDATA[
.preheader:39  %OP1_V_2_2 = sext i10 %src_kernel_win_0_val_0_V_0 to i22

]]></node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:40  %p_Val2_21_2_2 = mul i22 %OP2_V_2_2, %OP1_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_21_2_2"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="23" op_0_bw="22">
<![CDATA[
.preheader:41  %tmp_230_2_2_cast_cast = sext i22 %p_Val2_21_2_2 to i23

]]></node>
<StgValue><ssdm name="tmp_230_2_2_cast_cast"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:42  %tmp4 = add i23 %tmp_230_2_1_cast_cast, %tmp_230_2_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="25" op_0_bw="24">
<![CDATA[
.preheader:35  %p_Val2_24_2_cast = sext i24 %p_Val2_24_2 to i25

]]></node>
<StgValue><ssdm name="p_Val2_24_2_cast"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="25" op_0_bw="23">
<![CDATA[
.preheader:43  %tmp4_cast = sext i23 %tmp4 to i25

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader:44  %p_Val2_4 = add i25 %tmp4_cast, %p_Val2_24_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
.preheader:45  %signbit = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 24)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:46  %p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %p_Val2_4, i32 6, i32 15)

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
.preheader:47  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="10" op_0_bw="1">
<![CDATA[
.preheader:48  %tmp_1_i = zext i1 %tmp_119 to i10

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
.preheader:49  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 15)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:50  %p_Val2_2 = add i10 %p_Val2_1, %tmp_1_i

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
.preheader:51  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_2, i32 9)

]]></node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:52  %tmp_2_i = xor i1 %newsignbit, true

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:53  %carry = and i1 %tmp_120, %tmp_2_i

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
.preheader:54  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 16)

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:55  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %p_Val2_4, i32 17, i32 24)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:56  %Range2_all_ones = icmp eq i8 %tmp_66, -1

]]></node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:57  %tmp_67 = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %p_Val2_4, i32 16, i32 24)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:58  %Range1_all_ones = icmp eq i9 %tmp_67, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:59  %Range1_all_zeros = icmp eq i9 %tmp_67, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:61  %tmp_3_i = xor i1 %tmp_122, true

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:62  %p_41_i_i = and i1 %Range2_all_ones, %tmp_3_i

]]></node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:63  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:64  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:67  %tmp_5_i = xor i1 %signbit, true

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:69  %brmerge40_demorgan_i_i = and i1 %newsignbit, %deleted_ones

]]></node>
<StgValue><ssdm name="brmerge40_demorgan_i_i"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:70  %tmp5_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_i

]]></node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:71  %tmp5 = xor i1 %tmp5_demorgan, true

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:72  %underflow = and i1 %signbit, %tmp5

]]></node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="265" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:60  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:65  %p_not_i_i = xor i1 %deleted_zeros, true

]]></node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:66  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:68  %overflow = and i1 %brmerge_i_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:73  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:74  %tmp6 = or i1 %brmerge40_demorgan_i_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:75  %underflow_not_i = or i1 %tmp6, %p_38_i_i

]]></node>
<StgValue><ssdm name="underflow_not_i"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:76  %p_Val2_10_mux_i = select i1 %brmerge_i_i_i, i10 511, i10 %p_Val2_2

]]></node>
<StgValue><ssdm name="p_Val2_10_mux_i"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:77  %p_Val2_i = select i1 %underflow, i10 -512, i10 %p_Val2_2

]]></node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:78  %p_Val2_s_143 = select i1 %underflow_not_i, i10 %p_Val2_10_mux_i, i10 %p_Val2_i

]]></node>
<StgValue><ssdm name="p_Val2_s_143"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:79  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_V_V, i10 %p_Val2_s_143)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="0">
<![CDATA[
.preheader:80  br label %._crit_edge536.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_32)

]]></node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
