[INFO] Starting synthesis...
[INFO] Reading library cells...
[INFO] Processing design...
[WARNING] Clock skew detected on path clk->reg1
[INFO] Optimizing combinational logic...
[ERROR] Setup violation on path input->reg2/D
[INFO] Inserting buffers...
[WARNING] High fanout net detected: reset
[INFO] Writing netlist...
[ERROR] Hold violation on path reg3/Q->output
[INFO] Synthesis completed
[WARNING] 2 timing violations remain
[ERROR] Critical path fails timing by 0.5ns
[INFO] Area: 1250 um^2
[INFO] Total cells: 234
