class Wire

val a, b, c = Wire()

/*
def inverter(input: Wire, output: Wire): Unit
def andGate(in1: Wire, in2: Wire, output: Wire): Unit
def orGate(in1: Wire, in2: Wire, output: Wire): Unit
def halfAdder(a: Wire, b: Wire, s: Wire, c: Wire): Unit =
  val d = Wire()
  val e = Wire()
  orGate(a, b, d)
  andGate(a, b, c)
  inverter(c, e)
  andGate(d, e, s)
*/
