

================================================================
== Vivado HLS Report for 'backward_1'
================================================================
* Date:           Fri Oct 23 11:08:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.342|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  324792021|  324792021|  324792021|  324792021|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |  324480006|  324480006|        17|         10|          1|  32448000|    yes   |
        |- Loop 2  |     312011|     312011|        13|          1|          1|    312000|    yes   |
        +----------+-----------+-----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 2
  Pipeline-0 : II = 10, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 1, D = 13, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 19 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 33 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 20 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i25 [ 0, %0 ], [ %add_ln402, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 35 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %select_ln405_2, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 36 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i18 [ 0, %0 ], [ %select_ln407_4, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 37 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_0 = phi i3 [ 0, %0 ], [ %select_ln407_1, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 38 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %select_ln410_3, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%s_0 = phi i5 [ 0, %0 ], [ %select_ln410_2, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 40 'phi' 's_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %.preheader5.reset32 ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i9 %j_0 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 42 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.46ns)   --->   "%mul_ln404 = mul i16 %zext_ln404, 104" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 43 'mul' 'mul_ln404' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.77ns)   --->   "%icmp_ln402 = icmp eq i25 %indvar_flatten63, -1106432" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 44 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.69ns)   --->   "%icmp_ln407 = icmp eq i18 %indvar_flatten25, 101400" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 45 'icmp' 'icmp_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln405 = select i1 %icmp_ln407, i3 0, i3 %t_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 46 'select' 'select_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.51ns)   --->   "%add_ln402_1 = add i9 %j_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 47 'add' 'add_ln402_1' <Predicate = (!icmp_ln402)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns)   --->   "%select_ln405_2 = select i1 %icmp_ln407, i9 %add_ln402_1, i9 %j_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 48 'select' 'select_ln405_2' <Predicate = (!icmp_ln402)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i9 %select_ln405_2 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 49 'zext' 'zext_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln414_4)   --->   "%mul_ln405 = mul i19 %zext_ln405, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 50 'mul' 'mul_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%xor_ln405 = xor i1 %icmp_ln407, true" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 51 'xor' 'xor_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.60ns)   --->   "%icmp_ln412 = icmp eq i10 %i_0, -49" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:412]   --->   Operation 52 'icmp' 'icmp_ln412' <Predicate = (!icmp_ln402)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%and_ln405 = and i1 %icmp_ln412, %xor_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 53 'and' 'and_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.66ns)   --->   "%icmp_ln410 = icmp eq i15 %indvar_flatten, -7418" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 54 'icmp' 'icmp_ln410' <Predicate = (!icmp_ln402)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln405_1 = and i1 %icmp_ln410, %xor_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 55 'and' 'and_ln405_1' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns)   --->   "%or_ln407 = or i1 %and_ln405_1, %icmp_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 56 'or' 'or_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln407 = select i1 %or_ln407, i5 0, i5 %s_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 57 'select' 'select_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%xor_ln407 = xor i1 %icmp_ln410, true" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 58 'xor' 'xor_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%or_ln407_1 = or i1 %icmp_ln407, %xor_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 59 'or' 'or_ln407_1' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407 = and i1 %and_ln405, %or_ln407_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 60 'and' 'and_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.34ns)   --->   "%s = add i5 %select_ln407, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 61 'add' 's' <Predicate = (!icmp_ln402)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln410)   --->   "%or_ln410 = or i1 %and_ln407, %and_ln405_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 62 'or' 'or_ln410' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln410)   --->   "%or_ln410_1 = or i1 %or_ln410, %icmp_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 63 'or' 'or_ln410_1' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln410 = select i1 %or_ln410_1, i10 0, i10 %i_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 64 'select' 'select_ln410' <Predicate = (!icmp_ln402)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.27ns)   --->   "%select_ln410_2 = select i1 %and_ln407, i5 %s, i5 %select_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 65 'select' 'select_ln410_2' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%add_ln407_1 = add i18 %indvar_flatten25, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 66 'add' 'add_ln407_1' <Predicate = (!icmp_ln402)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i3 %t_0 to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 67 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%mul_ln409 = mul i7 %zext_ln409, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 68 'mul' 'mul_ln409' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i5 %s_0 to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 69 'zext' 'zext_ln410' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.40ns)   --->   "%add_ln414 = add i7 %zext_ln410, %mul_ln409" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 70 'add' 'add_ln414' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %add_ln414 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 71 'zext' 'zext_ln414' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.60ns)   --->   "%add_ln414_1 = add i16 %mul_ln404, %zext_ln414" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 72 'add' 'add_ln414_1' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 73 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.62ns)   --->   "%add_ln402 = add i25 %indvar_flatten63, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 74 'add' 'add_ln402' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln402, label %.preheader4.preheader.preheader, label %.preheader5.reset32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/3] (0.99ns) (grouped into DSP with root node add_ln414_4)   --->   "%mul_ln405 = mul i19 %zext_ln405, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 76 'mul' 'mul_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.26ns)   --->   "%t = add i3 %select_ln405, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 77 'add' 't' <Predicate = (!icmp_ln402)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln407_1 = select i1 %and_ln405_1, i3 %t, i3 %select_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 78 'select' 'select_ln407_1' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i3 %select_ln407_1 to i12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 79 'zext' 'zext_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln410_3 = zext i5 %select_ln410_2 to i10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 80 'zext' 'zext_ln410_3' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.54ns)   --->   "%add_ln414_2 = add i10 %zext_ln410_3, %select_ln410" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 81 'add' 'add_ln414_2' <Predicate = (!icmp_ln402)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln414_2, i2 0)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 82 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.52ns)   --->   "%add_ln414_3 = add i12 %shl_ln, %zext_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 83 'add' 'add_ln414_3' <Predicate = (!icmp_ln402)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i12 %add_ln414_3 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 84 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv1d_actc_addr = getelementptr [4000 x float]* %conv1d_actc, i64 0, i64 %zext_ln414_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 85 'getelementptr' 'conv1d_actc_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.15ns)   --->   "%conv1d_actc_load = load float* %conv1d_actc_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 86 'load' 'conv1d_actc_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_3 : Operation 87 [1/1] (0.54ns)   --->   "%i = add i10 %select_ln410, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:412]   --->   Operation 87 'add' 'i' <Predicate = (!icmp_ln402)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.58ns)   --->   "%add_ln410_1 = add i15 %indvar_flatten, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 88 'add' 'add_ln410_1' <Predicate = (!icmp_ln402 & !or_ln407)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln404_1 = zext i9 %add_ln402_1 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 89 'zext' 'zext_ln404_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.46ns)   --->   "%mul_ln404_1 = mul i16 %zext_ln404_1, 104" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 90 'mul' 'mul_ln404_1' <Predicate = (!icmp_ln402)> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln414_4)   --->   "%mul_ln405 = mul i19 %zext_ln405, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 91 'mul' 'mul_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_cast2 = zext i10 %select_ln410 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 92 'zext' 'i_0_cast2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (1.15ns)   --->   "%conv1d_actc_load = load float* %conv1d_actc_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 93 'load' 'conv1d_actc_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_4 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln414_4 = add i19 %i_0_cast2, %mul_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 94 'add' 'add_ln414_4' <Predicate = (!icmp_ln402)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 95 [1/1] (0.24ns)   --->   "%select_ln405_1 = select i1 %icmp_ln407, i16 %mul_ln404_1, i16 %mul_ln404" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 95 'select' 'select_ln405_1' <Predicate = (!icmp_ln402)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln414_6)   --->   "%select_ln405_3 = select i1 %icmp_ln407, i7 0, i7 %mul_ln409" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 96 'select' 'select_ln405_3' <Predicate = (!icmp_ln402 & !and_ln405_1 & and_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln405_4 = select i1 %icmp_ln407, i16 %mul_ln404_1, i16 %add_ln414_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 97 'select' 'select_ln405_4' <Predicate = (!icmp_ln402 & !and_ln405_1 & !and_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln409_1 = zext i3 %t to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 98 'zext' 'zext_ln409_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.23ns)   --->   "%mul_ln409_1 = mul i7 %zext_ln409_1, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 99 'mul' 'mul_ln409_1' <Predicate = (!icmp_ln402)> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln414_6)   --->   "%select_ln407_2 = select i1 %and_ln405_1, i7 %mul_ln409_1, i7 %select_ln405_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 100 'select' 'select_ln407_2' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i7 %mul_ln409_1 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 101 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln402 & and_ln405_1 & !and_ln407)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.60ns)   --->   "%add_ln414_5 = add i16 %zext_ln414_1, %select_ln405_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 102 'add' 'add_ln414_5' <Predicate = (!icmp_ln402 & and_ln405_1 & !and_ln407)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %and_ln405_1, i16 %add_ln414_5, i16 %select_ln405_4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 103 'select' 'select_ln407_3' <Predicate = (!icmp_ln402 & !and_ln407)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln414_6)   --->   "%zext_ln410_1 = zext i5 %s to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 104 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.40ns) (out node of the LUT)   --->   "%add_ln414_6 = add i7 %select_ln407_2, %zext_ln410_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 105 'add' 'add_ln414_6' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln414_4 = zext i7 %add_ln414_6 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 106 'zext' 'zext_ln414_4' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.60ns)   --->   "%add_ln414_7 = add i16 %zext_ln414_4, %select_ln405_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 107 'add' 'add_ln414_7' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln414_4 = add i19 %i_0_cast2, %mul_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 108 'add' 'add_ln414_4' <Predicate = (!icmp_ln402)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i19 %add_ln414_4 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 109 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr [24000 x float]* %dout, i64 0, i64 %zext_ln414_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 110 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (1.15ns)   --->   "%dout_load_1 = load float* %dout_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 111 'load' 'dout_load_1' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 112 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln410_1 = select i1 %and_ln407, i16 %add_ln414_7, i16 %select_ln407_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 112 'select' 'select_ln410_1' <Predicate = (!icmp_ln402)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (1.15ns)   --->   "%dout_load_1 = load float* %dout_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 113 'load' 'dout_load_1' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 114 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 114 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 115 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 115 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln410_2 = zext i16 %select_ln410_1 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 116 'zext' 'zext_ln410_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_9 : Operation 117 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 117 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%gradsw1_addr = getelementptr [33280 x float]* %gradsw1, i64 0, i64 %zext_ln410_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 118 'getelementptr' 'gradsw1_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (1.15ns)   --->   "%gradsw1_load = load float* %gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 119 'load' 'gradsw1_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 120 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 120 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/2] (1.15ns)   --->   "%gradsw1_load = load float* %gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 121 'load' 'gradsw1_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 122 [7/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 122 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.29ns)   --->   "%select_ln410_3 = select i1 %or_ln407, i15 1, i15 %add_ln410_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 123 'select' 'select_ln410_3' <Predicate = (!icmp_ln402)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.29ns)   --->   "%select_ln407_4 = select i1 %icmp_ln407, i18 1, i18 %add_ln407_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 124 'select' 'select_ln407_4' <Predicate = (!icmp_ln402)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 125 [6/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 125 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 126 [5/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 126 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 127 [4/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 127 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 128 [3/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 128 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 129 [2/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 129 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 130 [1/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 130 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32448000, i64 32448000, i64 32448000)"   --->   Operation 131 'speclooptripcount' 'empty' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 132 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 134 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (1.15ns)   --->   "store float %tmp_2, float* %gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 135 'store' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:412]   --->   Operation 136 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.60>
ST_19 : Operation 137 [1/1] (0.60ns)   --->   "br label %.preheader4.preheader"   --->   Operation 137 'br' <Predicate = true> <Delay = 0.60>

State 20 <SV = 4> <Delay = 1.90>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%indvar_flatten70 = phi i19 [ %add_ln429, %.preheader4 ], [ 0, %.preheader4.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 138 'phi' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%j1_0 = phi i9 [ %select_ln431_1, %.preheader4 ], [ 0, %.preheader4.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 139 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%o_0 = phi i10 [ %o, %.preheader4 ], [ 0, %.preheader4.preheader.preheader ]"   --->   Operation 140 'phi' 'o_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str50)"   --->   Operation 141 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.71ns)   --->   "%icmp_ln429 = icmp eq i19 %indvar_flatten70, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 142 'icmp' 'icmp_ln429' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.56ns)   --->   "%add_ln429 = add i19 %indvar_flatten70, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 143 'add' 'add_ln429' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln429, label %.preheader3.preheader, label %.preheader4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.60ns)   --->   "%icmp_ln432 = icmp eq i10 %o_0, -49" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432]   --->   Operation 145 'icmp' 'icmp_ln432' <Predicate = (!icmp_ln429)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.30ns)   --->   "%select_ln431 = select i1 %icmp_ln432, i10 0, i10 %o_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 146 'select' 'select_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.51ns)   --->   "%add_ln429_1 = add i9 %j1_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 147 'add' 'add_ln429_1' <Predicate = (!icmp_ln429)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.30ns)   --->   "%select_ln431_1 = select i1 %icmp_ln432, i9 %add_ln429_1, i9 %j1_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 148 'select' 'select_ln431_1' <Predicate = (!icmp_ln429)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i9 %select_ln431_1 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 149 'zext' 'zext_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_20 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln431 = mul i19 %zext_ln431, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 150 'mul' 'mul_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 151 [1/1] (0.54ns)   --->   "%o = add i10 %select_ln431, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432]   --->   Operation 151 'add' 'o' <Predicate = (!icmp_ln429)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 0.99>
ST_21 : Operation 152 [2/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln431 = mul i19 %zext_ln431, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 152 'mul' 'mul_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 6> <Delay = 0.64>
ST_22 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln431 = mul i19 %zext_ln431, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 153 'mul' 'mul_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%o_0_cast = zext i10 %select_ln431 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 154 'zext' 'o_0_cast' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i19 %mul_ln431, %o_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 155 'add' 'add_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 7> <Delay = 1.80>
ST_23 : Operation 156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i19 %mul_ln431, %o_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 156 'add' 'add_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i19 %add_ln434 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 157 'zext' 'zext_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr [24000 x float]* %dout, i64 0, i64 %zext_ln434" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 158 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_23 : Operation 159 [2/2] (1.15ns)   --->   "%dout_load = load float* %dout_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 159 'load' 'dout_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%gradsb1_addr = getelementptr [312000 x float]* %gradsb1, i64 0, i64 %zext_ln434" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 160 'getelementptr' 'gradsb1_addr' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_23 : Operation 161 [2/2] (1.15ns)   --->   "%gradsb1_load = load float* %gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 161 'load' 'gradsb1_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 24 <SV = 8> <Delay = 1.15>
ST_24 : Operation 162 [1/2] (1.15ns)   --->   "%dout_load = load float* %dout_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 162 'load' 'dout_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_24 : Operation 163 [1/2] (1.15ns)   --->   "%gradsb1_load = load float* %gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 163 'load' 'gradsb1_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 25 <SV = 9> <Delay = 2.34>
ST_25 : Operation 164 [7/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 164 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 2.34>
ST_26 : Operation 165 [6/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 165 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 2.34>
ST_27 : Operation 166 [5/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 166 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 2.34>
ST_28 : Operation 167 [4/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 167 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 2.34>
ST_29 : Operation 168 [3/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 168 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 2.34>
ST_30 : Operation 169 [2/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 169 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 2.34>
ST_31 : Operation 170 [1/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 170 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 1.15>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)"   --->   Operation 171 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str50)"   --->   Operation 172 'specpipeline' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (1.15ns)   --->   "store float %tmp, float* %gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 173 'store' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader4.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432]   --->   Operation 174 'br' <Predicate = (!icmp_ln429)> <Delay = 0.00>

State 33 <SV = 5> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "ret void" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:481]   --->   Operation 175 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten63', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402) with incoming values : ('add_ln402', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402) [7]  (0.603 ns)

 <State 2>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten25', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407) with incoming values : ('select_ln407_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407) [9]  (0 ns)
	'icmp' operation ('icmp_ln407', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407) [28]  (0.699 ns)
	'select' operation ('select_ln405_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405) [34]  (0.303 ns)
	'mul' operation of DSP[80] ('mul_ln405', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405) [36]  (0.996 ns)

 <State 3>: 2.24ns
The critical path consists of the following:
	'mul' operation ('mul_ln409', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409) [17]  (1.23 ns)
	'add' operation ('add_ln414', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [19]  (0.404 ns)
	'add' operation ('add_ln414_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [21]  (0.608 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln404_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404) [32]  (1.46 ns)

 <State 5>: 2.24ns
The critical path consists of the following:
	'mul' operation ('mul_ln409_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409) [51]  (1.23 ns)
	'select' operation ('select_ln407_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407) [52]  (0 ns)
	'add' operation ('add_ln414_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [65]  (0.404 ns)
	'add' operation ('add_ln414_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [67]  (0.608 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('dout_load_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) on array 'dout' [83]  (1.16 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [84]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [84]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [84]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [84]  (2.32 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) [87]  (2.34 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln414', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414) of variable 'tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414 on array 'gradsw1' [88]  (1.16 ns)

 <State 19>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten70', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429) with incoming values : ('add_ln429', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429) [98]  (0.603 ns)

 <State 20>: 1.9ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432) [100]  (0 ns)
	'icmp' operation ('icmp_ln432', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432) [107]  (0.605 ns)
	'select' operation ('select_ln431_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431) [110]  (0.303 ns)
	'mul' operation of DSP[115] ('mul_ln431', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431) [112]  (0.996 ns)

 <State 21>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[115] ('mul_ln431', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431) [112]  (0.996 ns)

 <State 22>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[115] ('mul_ln431', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431) [112]  (0 ns)
	'add' operation of DSP[115] ('add_ln434', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [115]  (0.645 ns)

 <State 23>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[115] ('add_ln434', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [115]  (0.645 ns)
	'getelementptr' operation ('dout_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [117]  (0 ns)
	'load' operation ('dout_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) on array 'dout' [118]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'load' operation ('dout_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) on array 'dout' [118]  (1.16 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) [121]  (2.34 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln434', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434) of variable 'tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434 on array 'gradsb1' [122]  (1.16 ns)

 <State 33>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
