$date
	Wed Mar 05 08:08:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 3 ! outp [2:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 3 $ inp [2:0] $end
$var reg 1 % preset $end
$var reg 1 & reset $end
$var reg 1 ' start $end
$scope module CS $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 3 ( inp [2:0] $end
$var wire 1 % preset $end
$var wire 1 & reset $end
$var wire 1 ' start $end
$var parameter 3 ) S0 $end
$var parameter 3 * S1 $end
$var parameter 3 + S2 $end
$var parameter 3 , S3 $end
$var parameter 3 - S4 $end
$var parameter 3 . S5 $end
$var parameter 3 / S6 $end
$var reg 3 0 NState [2:0] $end
$var reg 3 1 PState [2:0] $end
$var reg 3 2 outp [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 /
b101 .
b100 -
b11 ,
b10 +
b1 *
b0 )
$end
#0
$dumpvars
bx 2
b0 1
bx 0
bx (
0'
1&
0%
bx $
0#
0"
bx !
$end
#5
b101 !
b101 2
bx 1
b110 0
b101 $
b101 (
1%
1'
1#
0&
#10
0#
#15
b10 !
b10 2
b100 0
b110 1
1#
#20
0#
#25
b111 !
b111 2
b101 0
b100 1
1#
#30
0#
#35
b11 !
b11 2
b1 0
b101 1
1#
#40
0#
#45
b0 !
b0 2
b10 0
b1 1
1#
#50
0#
#55
b110 !
b110 2
b11 0
b10 1
1#
#60
0#
#65
b100 !
b100 2
b100 0
b11 1
1#
#70
0#
#75
b111 !
b111 2
b101 0
b100 1
1#
#80
0#
#85
b11 !
b11 2
b1 0
b101 1
1#
#90
0#
#95
b0 !
b0 2
b10 0
b1 1
1#
#100
0#
#105
b110 !
b110 2
b11 0
b10 1
1#
#110
0#
