#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep 20 18:50:36 2022
# Process ID: 38696
# Current directory: C:/ece4743/Lab4_part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42112 C:\ece4743\Lab4_part2\project_1.xpr
# Log file: C:/ece4743/Lab4_part2/vivado.log
# Journal file: C:/ece4743/Lab4_part2\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab4_part2/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/ece4743/lab3' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ece4743/Lab4_part2/project_1.gen/sources_1', nor could it be found using path 'C:/ece4743/lab3/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.148 ; gain = 0.000
import_files -norecurse C:/ece4743/Lab4/lab4dpath.v
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/ece4743/Lab4/Basys3_Master.xdc
import_files -fileset constrs_1 C:/ece4743/Lab4/Basys3_Master.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/Lab4/tb_lab4dpath.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reorder_files -fileset constrs_1 -after C:/ece4743/Lab4_part2/project_1.srcs/constrs_1/imports/Lab4/Basys3_Master.xdc C:/ece4743/Lab4_part2/project_1.srcs/constrs_1/imports/Lab4/Basys3_Master.xdc
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 4
[Tue Sep 20 18:54:29 2022] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep 20 18:54:39 2022] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/mult_gen_0_synth_1/runme.log
[Tue Sep 20 18:54:39 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 20 18:56:00 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1667.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2087.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2087.227 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2188.871 ; gain = 521.723
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_HD3
INFO: [VRFC 10-311] analyzing module mult_gen_0_HD7
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp_HD10
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp_HD6
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_HD4
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_HD8
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_viv_HD5
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_viv_HD9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.mult_gen_0_HD3
Compiling module xil_defaultlib.mult_gen_0_HD7
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6(INIT=64'b010111111010001110...
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2270.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_time_impl -key {Post-Implementation:sim_1:Timing:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../../multadd_vectors.txt could not be opened
          0(              140000):PASS, x1: 080, x2: 100, x3: 3c0, y: 080

          0(              180000):PASS, x1: 0e2, x2: 386, x3: 31d, y: 3b4

          0(              220000):PASS, x1: 0ef, x2: 381, x3: 0c7, y: 2d5

          0(              260000):PASS, x1: 099, x2: 0fc, x3: 024, y: 03f

          0(              300000):PASS, x1: 3b9, x2: 0ff, x3: 3a5, y: 0f0

          0(              340000):PASS, x1: 3a9, x2: 3b8, x3: 31a, y: 071

          0(              380000):PASS, x1: 376, x2: 031, x3: 024, y: 051

          0(              420000):PASS, x1: 3b5, x2: 301, x3: 3f5, y: 38b

          0(              460000):PASS, x1: 34c, x2: 359, x3: 05a, y: 3c4

          0(              500000):PASS, x1: 37f, x2: 038, x3: 015, y: 059

          0(              540000):PASS, x1: 0a9, x2: 05c, x3: 35d, y: 036

          0(              580000):PASS, x1: 393, x2: 096, x3: 341, y: 0f3

          0(              620000):PASS, x1: 3bd, x2: 3f0, x3: 061, y: 3e7

          0(              660000):PASS, x1: 011, x2: 32d, x3: 0e5, y: 301

          0(              700000):PASS, x1: 373, x2: 310, x3: 3d1, y: 3c8

          0(              740000):PASS, x1: 066, x2: 0a6, x3: 3cf, y: 04d

          0(              780000):PASS, x1: 3b2, x2: 0f9, x3: 30d, y: 13c

          0(              820000):PASS, x1: 314, x2: 08e, x3: 31a, y: 141

          0(              860000):PASS, x1: 3ae, x2: 0fd, x3: 349, y: 122

PASS: All vectors passed.

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2296.227 ; gain = 55.582
save_wave_config {C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
set_property xsim.view C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg [get_filesets sim_1]
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Multiplier_Construction {Use_LUTs}] [get_ips mult_gen_0]
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mult_gen_0, cache-ID = cad9881b1c3f47bc.
catch { [ delete_ip_run [get_ips -all mult_gen_0] ] }
INFO: [Project 1-386] Moving file 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci'
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab4_part2/project_1.runs/synth_1/lab4dpath.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
[Tue Sep 20 19:26:34 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep 20 19:26:54 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
[Tue Sep 20 19:28:20 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2458.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2468.480 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2468.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_HD3
INFO: [VRFC 10-311] analyzing module mult_gen_0_HD7
INFO: [VRFC 10-311] analyzing module mult_gen_0_luts
INFO: [VRFC 10-311] analyzing module mult_gen_0_luts_HD10
INFO: [VRFC 10-311] analyzing module mult_gen_0_luts_HD6
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_HD4
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_HD8
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_viv_HD5
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_18_viv_HD9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.mult_gen_0_HD3
Compiling module xil_defaultlib.mult_gen_0_HD7
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6(INIT=64'b010111111010001110...
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2531.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_time_impl -key {Post-Implementation:sim_1:Timing:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -view {C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../../multadd_vectors.txt could not be opened
          0(              140000):FAIL, x1: 080, x2: 100, x3: 3c0, y (actual): 000, y (expected): 00000080

          0(              180000):PASS, x1: 0e2, x2: 386, x3: 31d, y: 3b4

          0(              220000):PASS, x1: 0ef, x2: 381, x3: 0c7, y: 2d5

          0(              260000):PASS, x1: 099, x2: 0fc, x3: 024, y: 03f

          0(              300000):FAIL, x1: 3b9, x2: 0ff, x3: 3a5, y (actual): 070, y (expected): 000000f0

          0(              340000):PASS, x1: 3a9, x2: 3b8, x3: 31a, y: 071

          0(              380000):PASS, x1: 376, x2: 031, x3: 024, y: 051

          0(              420000):PASS, x1: 3b5, x2: 301, x3: 3f5, y: 38b

          0(              460000):FAIL, x1: 34c, x2: 359, x3: 05a, y (actual): 044, y (expected): 000003c4

          0(              500000):PASS, x1: 37f, x2: 038, x3: 015, y: 059

          0(              540000):PASS, x1: 0a9, x2: 05c, x3: 35d, y: 036

          0(              580000):PASS, x1: 393, x2: 096, x3: 341, y: 0f3

          0(              620000):PASS, x1: 3bd, x2: 3f0, x3: 061, y: 3e7

          0(              660000):FAIL, x1: 011, x2: 32d, x3: 0e5, y (actual): 381, y (expected): 00000301

          0(              700000):FAIL, x1: 373, x2: 310, x3: 3d1, y (actual): 048, y (expected): 000003c8

          0(              740000):FAIL, x1: 066, x2: 0a6, x3: 3cf, y (actual): 0cd, y (expected): 0000004d

          0(              780000):PASS, x1: 3b2, x2: 0f9, x3: 30d, y: 13c

          0(              820000):PASS, x1: 314, x2: 08e, x3: 31a, y: 141

          0(              860000):FAIL, x1: 3ae, x2: 0fd, x3: 349, y (actual): 0a2, y (expected): 00000122

FAIL:           7 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.848 ; gain = 8.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mmhard
set_property -dict [list CONFIG.Component_Name {mmhard} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mmhard]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mmhard' to 'mmhard' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mmhard'...
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmhard'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmhard'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mmhard'...
catch { config_ip_cache -export [get_ips -all mmhard] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mmhard, cache-ID = cad9881b1c3f47bc.
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci'
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab4_part2/project_1.runs/synth_1/lab4dpath.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci' is already up-to-date
[Tue Sep 20 19:33:04 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/synth_1/runme.log
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci' is already up-to-date
[Tue Sep 20 19:33:38 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci' is already up-to-date
[Tue Sep 20 19:34:16 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2531.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2531.848 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2531.848 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'mmhard' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-311] analyzing module mmhard
INFO: [VRFC 10-311] analyzing module mmhard_HD3
INFO: [VRFC 10-311] analyzing module mmhard_HD7
INFO: [VRFC 10-311] analyzing module mmhard_luts
INFO: [VRFC 10-311] analyzing module mmhard_luts_HD10
INFO: [VRFC 10-311] analyzing module mmhard_luts_HD6
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_HD4
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_HD8
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_viv_HD5
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_viv_HD9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.mmhard
Compiling module xil_defaultlib.mmhard_HD3
Compiling module xil_defaultlib.mmhard_HD7
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6(INIT=64'b010111111010001110...
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_time_impl -key {Post-Implementation:sim_1:Timing:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -view {C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../../multadd_vectors.txt could not be opened
          0(              140000):FAIL, x1: 080, x2: 100, x3: 3c0, y (actual): 000, y (expected): 00000080

          0(              180000):PASS, x1: 0e2, x2: 386, x3: 31d, y: 3b4

          0(              220000):PASS, x1: 0ef, x2: 381, x3: 0c7, y: 2d5

          0(              260000):PASS, x1: 099, x2: 0fc, x3: 024, y: 03f

          0(              300000):FAIL, x1: 3b9, x2: 0ff, x3: 3a5, y (actual): 070, y (expected): 000000f0

          0(              340000):PASS, x1: 3a9, x2: 3b8, x3: 31a, y: 071

          0(              380000):PASS, x1: 376, x2: 031, x3: 024, y: 051

          0(              420000):PASS, x1: 3b5, x2: 301, x3: 3f5, y: 38b

          0(              460000):FAIL, x1: 34c, x2: 359, x3: 05a, y (actual): 044, y (expected): 000003c4

          0(              500000):PASS, x1: 37f, x2: 038, x3: 015, y: 059

          0(              540000):PASS, x1: 0a9, x2: 05c, x3: 35d, y: 036

          0(              580000):PASS, x1: 393, x2: 096, x3: 341, y: 0f3

          0(              620000):PASS, x1: 3bd, x2: 3f0, x3: 061, y: 3e7

          0(              660000):FAIL, x1: 011, x2: 32d, x3: 0e5, y (actual): 381, y (expected): 00000301

          0(              700000):FAIL, x1: 373, x2: 310, x3: 3d1, y (actual): 048, y (expected): 000003c8

          0(              740000):FAIL, x1: 066, x2: 0a6, x3: 3cf, y (actual): 0cd, y (expected): 0000004d

          0(              780000):PASS, x1: 3b2, x2: 0f9, x3: 30d, y: 13c

          0(              820000):PASS, x1: 314, x2: 08e, x3: 31a, y: 141

          0(              860000):FAIL, x1: 3ae, x2: 0fd, x3: 349, y (actual): 0a2, y (expected): 00000122

FAIL:           7 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2569.711 ; gain = 14.508
set_property -dict [list CONFIG.Multiplier_Construction {Use_Mults}] [get_ips mmhard]
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mmhard'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmhard'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmhard'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mmhard'...
catch { config_ip_cache -export [get_ips -all mmhard] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mmhard, cache-ID = 41a50734dfb48c8d.
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci'
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab4_part2/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp with file C:/ece4743/Lab4_part2/project_1.runs/synth_1/lab4dpath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab4_part2/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci' is already up-to-date
[Tue Sep 20 19:36:07 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci' is already up-to-date
[Tue Sep 20 19:36:44 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci' is already up-to-date
[Tue Sep 20 19:36:49 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab4_part2/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2569.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2569.711 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2569.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim/tb_lab4dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-311] analyzing module mmhard
INFO: [VRFC 10-311] analyzing module mmhard_HD3
INFO: [VRFC 10-311] analyzing module mmhard_HD7
INFO: [VRFC 10-311] analyzing module mmhard_dsp
INFO: [VRFC 10-311] analyzing module mmhard_dsp_HD10
INFO: [VRFC 10-311] analyzing module mmhard_dsp_HD6
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_HD4
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_HD8
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_viv_HD5
INFO: [VRFC 10-311] analyzing module mmhard_mult_gen_v12_0_18_viv_HD9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4_part2/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mmhard
Compiling module xil_defaultlib.mmhard_HD3
Compiling module xil_defaultlib.mmhard_HD7
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6(INIT=64'b010111111010001110...
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2569.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4_part2/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_time_impl -key {Post-Implementation:sim_1:Timing:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -view {C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../../multadd_vectors.txt could not be opened
          0(              140000):PASS, x1: 080, x2: 100, x3: 3c0, y: 080

          0(              180000):PASS, x1: 0e2, x2: 386, x3: 31d, y: 3b4

          0(              220000):PASS, x1: 0ef, x2: 381, x3: 0c7, y: 2d5

          0(              260000):PASS, x1: 099, x2: 0fc, x3: 024, y: 03f

          0(              300000):PASS, x1: 3b9, x2: 0ff, x3: 3a5, y: 0f0

          0(              340000):PASS, x1: 3a9, x2: 3b8, x3: 31a, y: 071

          0(              380000):PASS, x1: 376, x2: 031, x3: 024, y: 051

          0(              420000):PASS, x1: 3b5, x2: 301, x3: 3f5, y: 38b

          0(              460000):PASS, x1: 34c, x2: 359, x3: 05a, y: 3c4

          0(              500000):PASS, x1: 37f, x2: 038, x3: 015, y: 059

          0(              540000):PASS, x1: 0a9, x2: 05c, x3: 35d, y: 036

          0(              580000):PASS, x1: 393, x2: 096, x3: 341, y: 0f3

          0(              620000):PASS, x1: 3bd, x2: 3f0, x3: 061, y: 3e7

          0(              660000):PASS, x1: 011, x2: 32d, x3: 0e5, y: 301

          0(              700000):PASS, x1: 373, x2: 310, x3: 3d1, y: 3c8

          0(              740000):PASS, x1: 066, x2: 0a6, x3: 3cf, y: 04d

          0(              780000):PASS, x1: 3b2, x2: 0f9, x3: 30d, y: 13c

          0(              820000):PASS, x1: 314, x2: 08e, x3: 31a, y: 141

          0(              860000):PASS, x1: 3ae, x2: 0fd, x3: 349, y: 122

PASS: All vectors passed.

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2569.711 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 19:40:38 2022...
