[{"DBLP title": "Scope - quality retaining display rendering workload scaling based on user-smartphone distance.", "DBLP authors": ["Kent W. Nixon", "Xiang Chen", "Yiran Chen"], "year": 2016, "MAG papers": [{"PaperId": 2532077617, "PaperTitle": "scope quality retaining display rendering workload scaling based on user smartphone distance", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pittsburgh", "george mason university", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "NVSim-CAM: a circuit-level simulator for emerging nonvolatile memory based content-addressable memory.", "DBLP authors": ["Shuangchen Li", "Liu Liu", "Peng Gu", "Cong Xu", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2536491920, "PaperTitle": "nvsim cam a circuit level simulator for emerging nonvolatile memory based content addressable memory", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip.", "DBLP authors": ["Andrea Peano", "Luca Ramini", "Marco Gavanelli", "Maddalena Nonato", "Davide Bertozzi"], "year": 2016, "MAG papers": [{"PaperId": 2537055760, "PaperTitle": "design technology for fault free and maximally parallel wavelength routed optical networks on chip", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of ferrara", "university of ferrara", "university of ferrara", "university of ferrara", "university of ferrara"]}], "source": "ES"}, {"DBLP title": "Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications.", "DBLP authors": ["Ana Petkovska", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli", "Robert K. Brayton", "Paolo Ienne"], "year": 2016, "MAG papers": [{"PaperId": 2500727157, "PaperTitle": "fast generation of lexicographic satisfiable assignments enabling canonicity in sat based applications", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of california berkeley", "ecole polytechnique federale de lausanne", "university of california berkeley", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits.", "DBLP authors": ["Nian-Ze Lee", "Hao-Yuan Kuo", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "year": 2016, "MAG papers": [{"PaperId": 2534141200, "PaperTitle": "analytic approaches to the collapse operation and equivalence verification of threshold logic circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "A flash-based digital circuit design flow.", "DBLP authors": ["Monther Abusultan", "Sunil P. Khatri"], "year": 2016, "MAG papers": [{"PaperId": 2532207493, "PaperTitle": "a flash based digital circuit design flow", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "MrDP: multiple-row detailed placement of heterogeneous-sized cells for advanced nodes.", "DBLP authors": ["Yibo Lin", "Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "Natarajan Viswanathan", "Wen-Hao Liu", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "OWARU: free space-aware timing-driven incremental placement.", "DBLP authors": ["Jinwook Jung", "Gi-Joon Nam", "Lakshmi N. Reddy", "Iris Hui-Ru Jiang", "Youngsoo Shin"], "year": 2016, "MAG papers": [{"PaperId": 2532683594, "PaperTitle": "owaru free space aware timing driven incremental placement", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "national chiao tung university", "ibm", "kaist", "ibm"]}], "source": "ES"}, {"DBLP title": "Detailed placement for modern FPGAs using 2D dynamic programming.", "DBLP authors": ["Shounak Dhar", "Saurabh N. Adya", "Love Singhal", "Mahesh A. Iyer", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2536774307, "PaperTitle": "detailed placement for modern fpgas using 2d dynamic programming", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at austin", "intel", "intel", "university of texas at austin", "intel"]}], "source": "ES"}, {"DBLP title": "Security and privacy threats to on-chip non-volatile memories and countermeasures.", "DBLP authors": ["Swaroop Ghosh", "Mohammad Nasim Imtiaz Khan", "Asmit De", "Jae-Won Jang"], "year": 2016, "MAG papers": [{"PaperId": 2533624512, "PaperTitle": "security and privacy threats to on chip non volatile memories and countermeasures", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Security engineering of nanostructures and nanomaterials.", "DBLP authors": ["Davood Shahrjerdi", "Bayan Nasri", "D. Armstrong", "Abdullah Alharbi", "Ramesh Karri"], "year": 2016, "MAG papers": [{"PaperId": 2537525523, "PaperTitle": "security engineering of nanostructures and nanomaterials", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["new york university", "new york university", "new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks.", "DBLP authors": ["Chen Zhang", "Zhenman Fang", "Peipei Zhou", "Peichen Pan", "Jason Cong"], "year": 2016, "MAG papers": [{"PaperId": 2520083297, "PaperTitle": "caffeine towards uniformed representation and acceleration for deep convolutional neural networks", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 112, "Affiliations": ["university of california los angeles", null, "university of california berkeley", "university of california los angeles", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices.", "DBLP authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2537962049, "PaperTitle": "re architecting the on chip memory sub system of machine learning accelerator for embedded devices", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel.", "DBLP authors": ["Sicheng Li", "Yandan Wang", "Wujie Wen", "Yu Wang", "Yiran Chen", "Hai Li"], "year": 2016, "MAG papers": [{"PaperId": 2535419693, "PaperTitle": "a data locality aware design framework for reconfigurable sparse matrix vector multiplication kernel", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "florida international university", "tsinghua university", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing.", "DBLP authors": ["Pai-Yu Chen", "Jae-sun Seo", "Yu Cao", "Shimeng Yu"], "year": 2016, "MAG papers": [{"PaperId": 2534033215, "PaperTitle": "compact oscillation neuron exploiting metal insulator transition for neuromorphic computing", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A new tightly-coupled transient electro-thermal simulation method for power electronics.", "DBLP authors": ["Quan Chen", "Wim Schoenmaker"], "year": 2016, "MAG papers": [{"PaperId": 2538134169, "PaperTitle": "a new tightly coupled transient electro thermal simulation method for power electronics", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["katholieke universiteit leuven", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "A tensor-based volterra series black-box nonlinear system identification and simulation framework.", "DBLP authors": ["Kim Batselier", "Zhongming Chen", "Haotian Liu", "Ngai Wong"], "year": 2016, "MAG papers": [{"PaperId": 2534828380, "PaperTitle": "a tensor based volterra series black box nonlinear system identification and simulation framework", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of hong kong", "university of hong kong", "cadence design systems", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Efficient statistical analysis for correlated rare failure events via asymptotic probability approximation.", "DBLP authors": ["Handi Yu", "Jun Tao", "Changhai Liao", "Yangfeng Su", "Dian Zhou", "Xuan Zeng", "Xin Li"], "year": 2016, "MAG papers": [{"PaperId": 2536042654, "PaperTitle": "efficient statistical analysis for correlated rare failure events via asymptotic probability approximation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["fudan university", "carnegie mellon university", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Duplex: simultaneous parameter-performance exploration for optimizing analog circuits.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Shobha Vasudevan"], "year": 2016, "MAG papers": [{"PaperId": 2514089600, "PaperTitle": "duplex simultaneous parameter performance exploration for optimizing analog circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Improved flop tray-based design implementation for power reduction.", "DBLP authors": ["Andrew B. Kahng", "Jiajia Li", "Lutong Wang"], "year": 2016, "MAG papers": [{"PaperId": 2535521862, "PaperTitle": "improved flop tray based design implementation for power reduction", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "RC-aware global routing.", "DBLP authors": ["Rudolf Scheifele"], "year": 2016, "MAG papers": [{"PaperId": 2534264947, "PaperTitle": "rc aware global routing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of bonn"]}], "source": "ES"}, {"DBLP title": "Scalable, high-quality, SAT-based multi-layer escape routing.", "DBLP authors": ["Sam Bayless", "Holger H. Hoos", "Alan J. Hu"], "year": 2016, "MAG papers": [{"PaperId": 2539033800, "PaperTitle": "scalable high quality sat based multi layer escape routing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Redistribution layer routing for integrated fan-out wafer-level chip-scale packages.", "DBLP authors": ["Bo-Qiao Lin", "Ting-Chou Lin", "Yao-Wen Chang"], "year": 2016, "MAG papers": [{"PaperId": 2536308627, "PaperTitle": "redistribution layer routing for integrated fan out wafer level chip scale packages", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "The architecture value engine: measuring and delivering sustainable SoC improvement.", "DBLP authors": ["Juan Antonio Carballo", "Bangqi Xu"], "year": 2016, "MAG papers": [{"PaperId": 2538661245, "PaperTitle": "the architecture value engine measuring and delivering sustainable soc improvement", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Circuit valorization in the IC design ecosystem.", "DBLP authors": ["Jos\u00e9 Pineda de Gyvez", "Hamed Fatemi", "Maarten Vertregt"], "year": 2016, "MAG papers": [{"PaperId": 2537666223, "PaperTitle": "circuit valorization in the ic design ecosystem", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Interconnect-aware device targeting from PPA perspective.", "DBLP authors": ["Mustafa Badaroglu", "Jeff Xu"], "year": 2016, "MAG papers": [{"PaperId": 2538441494, "PaperTitle": "interconnect aware device targeting from ppa perspective", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["qualcomm", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Measuring progress and value of IC implementation technology.", "DBLP authors": ["Andrew B. Kahng", "Hyein Lee", "Jiajia Li"], "year": 2016, "MAG papers": [{"PaperId": 2533711050, "PaperTitle": "measuring progress and value of ic implementation technology", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Provably secure camouflaging strategy for IC protection.", "DBLP authors": ["Meng Li", "Kaveh Shamsi", "Travis Meade", "Zheng Zhao", "Bei Yu", "Yier Jin", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2536656707, "PaperTitle": "provably secure camouflaging strategy for ic protection", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of texas at austin", "university of central florida", "university of texas at austin", "university of central florida", "university of texas at austin", "the chinese university of hong kong", "university of central florida"]}], "source": "ES"}, {"DBLP title": "CamoPerturb: secure IC camouflaging for minterm protection.", "DBLP authors": ["Muhammad Yasin", "Bodhisatwa Mazumdar", "Ozgur Sinanoglu", "Jeyavijayan Rajendran"], "year": 2016, "MAG papers": [{"PaperId": 2532898432, "PaperTitle": "camoperturb secure ic camouflaging for minterm protection", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of texas at dallas", "new york university", "new york university abu dhabi", "new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "Chip editor: leveraging circuit edit for logic obfuscation and trusted fabrication.", "DBLP authors": ["Bicky Shakya", "Navid Asadizanjani", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2534454057, "PaperTitle": "chip editor leveraging circuit edit for logic obfuscation and trusted fabrication", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Arbitrary streaming permutations with minimum memory and latency.", "DBLP authors": ["Thaddeus Koehn", "Peter M. Athanas"], "year": 2016, "MAG papers": [{"PaperId": 2534984983, "PaperTitle": "arbitrary streaming permutations with minimum memory and latency", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Multibank memory optimization for parallel data access in multiple data arrays.", "DBLP authors": ["Shouyi Yin", "Zhicong Xie", "Chenyue Meng", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2532269050, "PaperTitle": "multibank memory optimization for parallel data access in multiple data arrays", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Allocation of multi-bit flip-flops in logic synthesis for power optimization.", "DBLP authors": ["Dongyoun Yi", "Taewhan Kim"], "year": 2016, "MAG papers": [{"PaperId": 2533271602, "PaperTitle": "allocation of multi bit flip flops in logic synthesis for power optimization", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Model-based design of resource-efficient automotive control software.", "DBLP authors": ["Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "year": 2016, "MAG papers": [{"PaperId": 2535224159, "PaperTitle": "model based design of resource efficient automotive control software", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technische universitat munchen", "singapore institute of technology", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Testing automotive embedded systems under X-in-the-loop setups.", "DBLP authors": ["Ghizlane Tibba", "Christoph Malz", "Christoph Stoermer", "Natarajan Nagarajan", "Licong Zhang", "Samarjit Chakraborty"], "year": 2016, "MAG papers": [{"PaperId": 2534836658, "PaperTitle": "testing automotive embedded systems under x in the loop setups", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["technische universitat munchen", "etas group", "etas group", "etas group", "etas group", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Efficient statistical validation of machine learning systems for autonomous driving.", "DBLP authors": ["Weijing Shi", "Mohamed Baker Alawieh", "Xin Li", "Huafeng Yu", "Nikos Arechiga", "Nobuyuki Tomatsu"], "year": 2016, "MAG papers": [{"PaperId": 2532647779, "PaperTitle": "efficient statistical validation of machine learning systems for autonomous driving", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["toyota", null, "carnegie mellon university", "carnegie mellon university", "toyota", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "CONVINCE: a cross-layer modeling, exploration and validation framework for next-generation connected vehicles.", "DBLP authors": ["Bowen Zheng", "Chung-Wei Lin", "Huafeng Yu", "Hengyi Liang", "Qi Zhu"], "year": 2016, "MAG papers": [{"PaperId": 2531947542, "PaperTitle": "convince a cross layer modeling exploration and validation framework for next generation connected vehicles", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california riverside", "university of california riverside", null, "toyota", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Overview of the 2016 CAD contest at ICCAD.", "DBLP authors": ["Shih-Hsu Huang", "Rung-Bin Lin", "Myung-Chul Kim", "Shigetoshi Nakatake"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "ICCAD-2016 CAD contest in large-scale identical fault search.", "DBLP authors": ["Tangent Wei", "Luke Lin"], "year": 2016, "MAG papers": [{"PaperId": 2536600004, "PaperTitle": "iccad 2016 cad contest in large scale identical fault search", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "ICCAD-2016 CAD contest in non-exact projective NPNP boolean matching and benchmark suite.", "DBLP authors": ["Chi-An (Rocky) Wu", "Chih-Jen (Jacky) Hsu", "Kei-Yong Khoo"], "year": 2016, "MAG papers": [{"PaperId": 2533987500, "PaperTitle": "iccad 2016 cad contest in non exact projective npnp boolean matching and benchmark suite", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["cadence design systems", "cadence design systems", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "ICCAD-2016 CAD contest in pattern classification for integrated circuit design space analysis and benchmark suite.", "DBLP authors": ["Rasit Onur Topaloglu"], "year": 2016, "MAG papers": [{"PaperId": 2533275277, "PaperTitle": "iccad 2016 cad contest in pattern classification for integrated circuit design space analysis and benchmark suite", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "OpenDesign flow database: the infrastructure for VLSI design and design automation research.", "DBLP authors": ["Jinwook Jung", "Iris Hui-Ru Jiang", "Gi-Joon Nam", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li"], "year": 2016, "MAG papers": [{"PaperId": 2535520145, "PaperTitle": "opendesign flow database the infrastructure for vlsi design and design automation research", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national chiao tung university", "university of calgary", "kaist", "national chiao tung university", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Malicious LUT: a stealthy FPGA trojan injected and triggered by the design flow.", "DBLP authors": ["Christian Krieg", "Clifford Wolf", "Axel Jantsch"], "year": 2016, "MAG papers": [{"PaperId": 2536183451, "PaperTitle": "malicious lut a stealthy fpga trojan injected and triggered by the design flow", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "On detecting delay anomalies introduced by hardware trojans.", "DBLP authors": ["Dylan Ismari", "Jim Plusquellic", "Charles Lamech", "Swarup Bhunia", "Fareena Saqib"], "year": 2016, "MAG papers": [{"PaperId": 2536656094, "PaperTitle": "on detecting delay anomalies introduced by hardware trojans", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of new mexico", "university of florida", "intel", "university of new mexico", "florida institute of technology"]}], "source": "ES"}, {"DBLP title": "An optimization-theoretic approach for attacking physical unclonable functions.", "DBLP authors": ["Yuntao Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"], "year": 2016, "MAG papers": [{"PaperId": 2534000348, "PaperTitle": "an optimization theoretic approach for attacking physical unclonable functions", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "LRR-DPUF: learning resilient and reliable digital physical unclonable function.", "DBLP authors": ["Jin Miao", "Meng Li", "Subhendu Roy", "Bei Yu"], "year": 2016, "MAG papers": [{"PaperId": 2537766204, "PaperTitle": "lrr dpuf learning resilient and reliable digital physical unclonable function", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["cadence design systems", "the chinese university of hong kong", "cadence design systems", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Enabling online learning in lithography hotspot detection with information-theoretic feature optimization.", "DBLP authors": ["Hang Zhang", "Bei Yu", "Evangeline F. Y. Young"], "year": 2016, "MAG papers": [{"PaperId": 2538780316, "PaperTitle": "enabling online learning in lithography hotspot detection with information theoretic feature optimization", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Incorporating cut redistribution with mask assignment to enable 1D gridded design.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young", "Bei Yu"], "year": 2016, "MAG papers": [{"PaperId": 2535823762, "PaperTitle": "incorporating cut redistribution with mask assignment to enable 1d gridded design", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "VCR: simultaneous via-template and cut-template-aware routing for directed self-assembly technology.", "DBLP authors": ["Yu-Hsuan Su", "Yao-Wen Chang"], "year": 2016, "MAG papers": [{"PaperId": 2537017624, "PaperTitle": "vcr simultaneous via template and cut template aware routing for directed self assembly technology", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "DSA-compliant routing for two-dimensional patterns using block copolymer lithography.", "DBLP authors": ["Yu-Hsuan Su", "Yao-Wen Chang"], "year": 2016, "MAG papers": [{"PaperId": 2532444990, "PaperTitle": "dsa compliant routing for two dimensional patterns using block copolymer lithography", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "The art of semi-formal bug hunting.", "DBLP authors": ["Pradeep Kumar Nalla", "Raj Kumar Gajavelly", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman", "Alexander Ivrii"], "year": 2016, "MAG papers": [{"PaperId": 2536379404, "PaperTitle": "the art of semi formal bug hunting", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Compiled symbolic simulation for systemC.", "DBLP authors": ["Vladimir Herdt", "Hoang M. Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2534962781, "PaperTitle": "compiled symbolic simulation for systemc", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Exact diagnosis using boolean satisfiability.", "DBLP authors": ["Heinz Riener", "G\u00f6rschwin Fey"], "year": 2016, "MAG papers": [{"PaperId": 2528058901, "PaperTitle": "exact diagnosis using boolean satisfiability", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["german aerospace center", "german aerospace center"]}], "source": "ES"}, {"DBLP title": "Efficient and accurate analysis of single event transients propagation using SMT-based techniques.", "DBLP authors": ["Ghaith Bany Hamad", "Ghaith Kazma", "Otmane A\u00eft Mohamed", "Yvon Savaria"], "year": 2016, "MAG papers": [{"PaperId": 2535823438, "PaperTitle": "efficient and accurate analysis of single event transients propagation using smt based techniques", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ecole polytechnique de montreal", "concordia university", "ecole polytechnique de montreal", "concordia university"]}], "source": "ES"}, {"DBLP title": "Power delivery in 3D packages: current crowding effects, dynamic IR drop and compensation network using sensors (invited paper).", "DBLP authors": ["Sukeshwar Kannan", "Mehdi Sadi", "Luke England"], "year": 2016, "MAG papers": [{"PaperId": 2536773536, "PaperTitle": "power delivery in 3d packages current crowding effects dynamic ir drop and compensation network using sensors invited paper", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["globalfoundries", "globalfoundries", "globalfoundries"]}], "source": "ES"}, {"DBLP title": "Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration.", "DBLP authors": ["Dylan Stow", "Itir Akgun", "Russell Barnes", "Peng Gu", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2532719504, "PaperTitle": "cost analysis and cost driven ip reuse methodology for soc design based on 2 5d 3d integration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2539143739, "PaperTitle": "energy efficient and reliable 3d network on chip noc architectures and optimization algorithms", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["washington state university", "washington state university", "washington state university", "duke university"]}], "source": "ES"}, {"DBLP title": "The hype, myths, and realities of testing 3D integrated circuits.", "DBLP authors": ["Ran Wang", "Sergej Deutsch", "Mukesh Agrawal", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2539066057, "PaperTitle": "the hype myths and realities of testing 3d integrated circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "nvidia", "intel", "duke university"]}], "source": "ES"}, {"DBLP title": "TASA: toolchain-agnostic static software randomisation for critical real-time systems.", "DBLP authors": ["Leonidas Kosmidis", "Roberto Vargas", "David Morales", "Eduardo Qui\u00f1ones", "Jaume Abella", "Francisco J. Cazorla"], "year": 2016, "MAG papers": [{"PaperId": 2535446776, "PaperTitle": "tasa toolchain agnostic static software randomisation for critical real time systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "spanish national research council", "spanish national research council", "spanish national research council", "spanish national research council"]}], "source": "ES"}, {"DBLP title": "Splitting functions in code management on scratchpad memories.", "DBLP authors": ["Youngbin Kim", "Jian Cai", "Yooseong Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "year": 2016, "MAG papers": [{"PaperId": 2536865140, "PaperTitle": "splitting functions in code management on scratchpad memories", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["yonsei university", "arizona state university", "arizona state university", "yonsei university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Adaptive performance prediction for integrated GPUs.", "DBLP authors": ["Ujjwal Gupta", "Joseph Campbell", "\u00dcmit Y. Ogras", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Suat Gumussoy"], "year": 2016, "MAG papers": [{"PaperId": 2532279925, "PaperTitle": "adaptive performance prediction for integrated gpus", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "intel", "arizona state university", "intel", "intel", "arizona state university", null]}], "source": "ES"}, {"DBLP title": "Energy-efficient fault tolerance approach for internet of things applications.", "DBLP authors": ["Teng Xu", "Miodrag Potkonjak"], "year": 2016, "MAG papers": [{"PaperId": 2532801406, "PaperTitle": "energy efficient fault tolerance approach for internet of things applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Critical path isolation for time-to-failure extension and lower voltage operation.", "DBLP authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2016, "MAG papers": [{"PaperId": 2539042097, "PaperTitle": "critical path isolation for time to failure extension and lower voltage operation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["osaka university", "osaka university", "osaka university"]}], "source": "ES"}, {"DBLP title": "Control synthesis and delay sensor deployment for efficient ASV designs.", "DBLP authors": ["Chaofan Li", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2016, "MAG papers": [{"PaperId": 2538467862, "PaperTitle": "control synthesis and delay sensor deployment for efficient asv designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas a m university", "texas a m university", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Performance driven routing for modern FPGAs.", "DBLP authors": ["Parivallal Kannan", "Satish Sivaswamy"], "year": 2016, "MAG papers": [{"PaperId": 2532108215, "PaperTitle": "performance driven routing for modern fpgas", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing.", "DBLP authors": ["Wuxi Li", "Shounak Dhar", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2538165366, "PaperTitle": "utplacef a routability driven fpga placer with physical and congestion aware packing", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "RippleFPGA: a routability-driven placement for large-scale heterogeneous FPGAs.", "DBLP authors": ["Chak-Wa Pui", "Gengjie Chen", "Wing-Kai Chow", "Ka-Chun Lam", "Jian Kuang", "Peishan Tu", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "year": 2016, "MAG papers": [{"PaperId": 2533722497, "PaperTitle": "ripplefpga a routability driven placement for large scale heterogeneous fpgas", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "GPlace: a congestion-aware placement tool for ultrascale FPGAs.", "DBLP authors": ["Ryan Pattison", "Ziad Abuowaimer", "Shawki Areibi", "Gary Gr\u00e9wal", "Anthony Vannelli"], "year": 2016, "MAG papers": [{"PaperId": 2535860792, "PaperTitle": "gplace a congestion aware placement tool for ultrascale fpgas", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of guelph", "university of guelph", "university of guelph", "university of guelph", "university of guelph"]}], "source": "ES"}, {"DBLP title": "Resiliency in dynamically power managed designs.", "DBLP authors": ["Liangzhen Lai", "Vikas Chandra", "Rob Aitken"], "year": 2016, "MAG papers": [{"PaperId": 2534883458, "PaperTitle": "resiliency in dynamically power managed designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Dynamic reliability management for near-threshold dark silicon processors.", "DBLP authors": ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Jagadeesh Gaddipati", "Hai Wang", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "year": 2016, "MAG papers": [{"PaperId": 2538462262, "PaperTitle": "dynamic reliability management for near threshold dark silicon processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "shanghai jiao tong university", "university of california riverside", "university of california riverside", "university of electronic science and technology of china"]}], "source": "ES"}, {"DBLP title": "A cross-layer approach for resiliency and energy efficiency in near threshold computing.", "DBLP authors": ["Mohammad Saber Golanbari", "Anteneh Gebregiorgis", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2534150268, "PaperTitle": "a cross layer approach for resiliency and energy efficiency in near threshold computing", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Design space exploration of drone infrastructure for large-scale delivery services.", "DBLP authors": ["Sangyoung Park", "Licong Zhang", "Samarjit Chakraborty"], "year": 2016, "MAG papers": [{"PaperId": 2535321520, "PaperTitle": "design space exploration of drone infrastructure for large scale delivery services", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Multi-objective design optimization for flexible hybrid electronics.", "DBLP authors": ["Ganapati Bhat", "Ujjwal Gupta", "Nicholas Tran", "Jaehyun Park", "Sule Ozev", "\u00dcmit Y. Ogras"], "year": 2016, "MAG papers": [{"PaperId": 2538874655, "PaperTitle": "multi objective design optimization for flexible hybrid electronics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "KCAD: kinetic cyber-attack detection method for cyber-physical additive manufacturing systems.", "DBLP authors": ["Sujit Rokka Chhetri", "Arquimedes Canedo", "Mohammad Abdullah Al Faruque"], "year": 2016, "MAG papers": [{"PaperId": 2537385619, "PaperTitle": "kcad kinetic cyber attack detection method for cyber physical additive manufacturing systems", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Autonomous sensor-context learning in dynamic human-centered internet-of-things environments.", "DBLP authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2535317522, "PaperTitle": "autonomous sensor context learning in dynamic human centered internet of things environments", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "Formulating customized specifications for resource allocation problem of distributed embedded systems.", "DBLP authors": ["Xinhai Zhang", "Lei Feng", "Martin T\u00f6rngren", "De-Jiu Chen"], "year": 2016, "MAG papers": [{"PaperId": 2537147975, "PaperTitle": "formulating customized specifications for resource allocation problem of distributed embedded systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops.", "DBLP authors": ["Giuseppe Natale", "Giulio Stramondo", "Pietro Bressana", "Riccardo Cattaneo", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2016, "MAG papers": [{"PaperId": 2538589664, "PaperTitle": "a polyhedral model based framework for dataflow implementation on fpga devices of iterative stencil loops", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications.", "DBLP authors": ["Deepak Kadetotad", "Sairam Arunachalam", "Chaitali Chakrabarti", "Jae-sun Seo"], "year": 2016, "MAG papers": [{"PaperId": 2534720278, "PaperTitle": "efficient memory compression in deep neural networks using coarse grain sparsification for speech applications", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design.", "DBLP authors": ["Warren Kemmerer", "Wei Zuo", "Deming Chen"], "year": 2016, "MAG papers": [{"PaperId": 2533387234, "PaperTitle": "parallel code specific cpu simulation with dynamic phase convergence modeling for hw sw co design", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Architectural-space exploration of approximate multipliers.", "DBLP authors": ["Semeen Rehman", "Walaa El-Harouni", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2535375934, "PaperTitle": "architectural space exploration of approximate multipliers", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["dresden university of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Design of power-efficient approximate multipliers for approximate artificial neural networks.", "DBLP authors": ["Vojtech Mrazek", "Syed Shakib Sarwar", "Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2533121491, "PaperTitle": "design of power efficient approximate multipliers for approximate artificial neural networks", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["brno university of technology", "purdue university", "purdue university", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Automated error prediction for approximate sequential circuits.", "DBLP authors": ["Amrut Kapare", "Hari Cherupalli", "John Sartori"], "year": 2016, "MAG papers": [{"PaperId": 2534108242, "PaperTitle": "automated error prediction for approximate sequential circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Approximation-aware rewriting of AIGs for error tolerant applications.", "DBLP authors": ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2537354715, "PaperTitle": "approximation aware rewriting of aigs for error tolerant applications", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ecole polytechnique federale de lausanne", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Properties first? a new design methodology for hardware, and its perspectives in safety analysis.", "DBLP authors": ["Joakim Urdahl", "Shrinidhi Udupi", "Tobias Ludwig", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2016, "MAG papers": [{"PaperId": 2536761459, "PaperTitle": "properties first a new design methodology for hardware and its perspectives in safety analysis", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Where formal verification can help in functional safety analysis.", "DBLP authors": ["Alessandro Bernardini", "Wolfgang Ecker", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2535044042, "PaperTitle": "where formal verification can help in functional safety analysis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Formal approaches to design of active cell balancing architectures in battery management systems.", "DBLP authors": ["Sebastian Steinhorst", "Martin Lukasiewycz"], "year": 2016, "MAG papers": [{"PaperId": 2539331420, "PaperTitle": "formal approaches to design of active cell balancing architectures in battery management systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "aarhus university"]}], "source": "ES"}, {"DBLP title": "How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?", "DBLP authors": ["Bon Woong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2538575430, "PaperTitle": "how much cost reduction justifies the adoption of monolithic 3d ics at 7nm node", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["katholieke universiteit leuven", "georgia institute of technology", "katholieke universiteit leuven", "katholieke universiteit leuven", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A novel unified dummy fill insertion framework with SQP-based optimization method.", "DBLP authors": ["Yudong Tao", "Changhao Yan", "Yibo Lin", "Sheng-Guo Wang", "David Z. Pan", "Xuan Zeng"], "year": 2016, "MAG papers": [{"PaperId": 2538782887, "PaperTitle": "a novel unified dummy fill insertion framework with sqp based optimization method", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of north carolina at charlotte", "university of texas at austin", "fudan university", "university of texas at austin", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells.", "DBLP authors": ["Lorenzo Ciampolini", "Jean-Christophe Lafont", "Faress Tissafi Drissi", "Jean-Paul Morin", "David Turgis", "Xavier Jonsson", "Cyril Descl\u00e8ves", "Joseph Nguyen"], "year": 2016, "MAG papers": [{"PaperId": 2534036985, "PaperTitle": "efficient yield estimation through generalized importance sampling with application to nbl assisted sram bitcells", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["stmicroelectronics", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics", "los angeles harbor college", "mentor graphics", "stmicroelectronics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Are proximity attacks a threat to the security of split manufacturing of integrated circuits?", "DBLP authors": ["Jonathon Maga\u00f1a", "Daohang Shi", "Azadeh Davoodi"], "year": 2016, "MAG papers": [{"PaperId": 2533892336, "PaperTitle": "are proximity attacks a threat to the security of split manufacturing of integrated circuits", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Making split-fabrication more secure.", "DBLP authors": ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"], "year": 2016, "MAG papers": [{"PaperId": 2534787757, "PaperTitle": "making split fabrication more secure", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A machine learning approach to fab-of-origin attestation.", "DBLP authors": ["Ali Ahmadi", "Mohammad-Mahdi Bidmeshki", "Amit Nahar", "Bob Orr", "Michael Pas", "Yiorgos Makris"], "year": 2016, "MAG papers": [{"PaperId": 2539143073, "PaperTitle": "a machine learning approach to fab of origin attestation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments", "university of texas at dallas", "texas instruments", "texas instruments", "university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "OpenRAM: an open-source memory compiler.", "DBLP authors": ["Matthew R. Guthaus", "James E. Stine", "Samira Ataei", "Brian Chen", "Bin Wu", "Mehedi Sarwar"], "year": 2016, "MAG papers": [{"PaperId": 2537959404, "PaperTitle": "openram an open source memory compiler", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["oklahoma state university stillwater", "university of california santa cruz", "university of california santa cruz", "oklahoma state university stillwater", "oklahoma state university stillwater", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "A hardware-based technique for efficient implicit information flow tracking.", "DBLP authors": ["Jangseop Shin", "Hongce Zhang", "Jinyong Lee", "Ingoo Heo", "Yu-Yuan Chen", "Ruby B. Lee", "Yunheung Paek"], "year": 2016, "MAG papers": [{"PaperId": 2535350740, "PaperTitle": "a hardware based technique for efficient implicit information flow tracking", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "seoul national university", "seoul national university", "princeton university", "seoul national university", "seoul national university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Imprecise security: quality and complexity tradeoffs for hardware information flow tracking.", "DBLP authors": ["Wei Hu", "Andrew Becker", "Armita Ardeshiricham", "Yu Tai", "Paolo Ienne", "Dejun Mu", "Ryan Kastner"], "year": 2016, "MAG papers": [{"PaperId": 2535443135, "PaperTitle": "imprecise security quality and complexity tradeoffs for hardware information flow tracking", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole polytechnique federale de lausanne", "northwestern polytechnical university", "university of california san diego", "university of california san diego", "northwestern polytechnical university", "ecole polytechnique federale de lausanne", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Encasing block ciphers to foil key recovery attempts via side channel.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "year": 2016, "MAG papers": [{"PaperId": 2535406256, "PaperTitle": "encasing block ciphers to foil key recovery attempts via side channel", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Security of neuromorphic computing: thwarting learning attacks using memristor's obsolescence effect.", "DBLP authors": ["Chaofei Yang", "Beiye Liu", "Hai Li", "Yiran Chen", "Wujie Wen", "Mark Barnell", "Qing Wu", "Jeyavijayan Rajendran"], "year": 2016, "MAG papers": [{"PaperId": 2536560766, "PaperTitle": "security of neuromorphic computing thwarting learning attacks using memristor s obsolescence effect", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of texas at dallas", "university of pittsburgh", "florida international university", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "air force research laboratory", "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "Generation and use of statistical timing macro-models considering slew and load variability.", "DBLP authors": ["Debjit Sinha", "Vladimir Zolotov", "Jin Hu", "Sheshashayee K. Raghunathan", "Adil Bhanji", "Christine M. Casey"], "year": 2016, "MAG papers": [{"PaperId": 2532888466, "PaperTitle": "generation and use of statistical timing macro models considering slew and load variability", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "TinySPICE plus: scaling up statistical SPICE simulations on GPU leveraging shared-memory based sparse matrix solution techniques.", "DBLP authors": ["Lengfei Han", "Zhuo Feng"], "year": 2016, "MAG papers": [{"PaperId": 2538739635, "PaperTitle": "tinyspice plus scaling up statistical spice simulations on gpu leveraging shared memory based sparse matrix solution techniques", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["michigan technological university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2535035809, "PaperTitle": "piecetimer a holistic timing analysis framework considering setup hold time interdependency using a piecewise model", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "A fast layer elimination approach for power grid reduction.", "DBLP authors": ["Abdul-Amir Yassine", "Farid N. Najm"], "year": 2016, "MAG papers": [{"PaperId": 2538601424, "PaperTitle": "a fast layer elimination approach for power grid reduction", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "A deterministic approach to stochastic computation.", "DBLP authors": ["Devon Jenson", "Marc Riedel"], "year": 2016, "MAG papers": [{"PaperId": 2533474659, "PaperTitle": "a deterministic approach to stochastic computation", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Control-fluidic CoDesign for paper-based digital microfluidic biochips.", "DBLP authors": ["Qin Wang", "Zeyan Li", "Haena Cheong", "Oh-Sun Kwon", "Hailong Yao", "Tsung-Yi Ho", "Kwanwoo Shin", "Bing Li", "Ulf Schlichtmann", "Yici Cai"], "year": 2016, "MAG papers": [{"PaperId": 2536068666, "PaperTitle": "control fluidic codesign for paper based digital microfluidic biochips", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["sogang university", "tsinghua university", "tsinghua university", "sogang university", "tsinghua university", "technische universitat munchen", "sogang university", "tsinghua university", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Neural networks designing neural networks: multi-objective hyper-parameter optimization.", "DBLP authors": ["Sean C. Smithson", "Guang Yang", "Warren J. Gross", "Brett H. Meyer"], "year": 2016, "MAG papers": [{"PaperId": 2534788641, "PaperTitle": "neural networks designing neural networks multi objective hyper parameter optimization", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["mcgill university", "mcgill university", "mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Error recovery in a micro-electrode-dot-array digital microfluidic biochip?", "DBLP authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Miroslav Pajic", "Tsung-Yi Ho", "Chen-Yi Lee"], "year": 2016, "MAG papers": [{"PaperId": 2538785073, "PaperTitle": "error recovery in a micro electrode dot array digital microfluidic biochip", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national chiao tung university", "duke university", "duke university", "duke university", "national tsing hua university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Privacy protection via appliance scheduling in smart homes.", "DBLP authors": ["Jie Wu", "Jinglan Liu", "Xiaobo Sharon Hu", "Yiyu Shi"], "year": 2016, "MAG papers": [{"PaperId": 2534475567, "PaperTitle": "privacy protection via appliance scheduling in smart homes", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of notre dame", "university of notre dame", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Framework designs to enhance reliable and timely services of disaster management systems.", "DBLP authors": ["Chi-Sheng Shih", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2016, "MAG papers": [{"PaperId": 2532370515, "PaperTitle": "framework designs to enhance reliable and timely services of disaster management systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "center for information technology", "academia sinica", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Analysis of production data manipulation attacks in petroleum cyber-physical systems.", "DBLP authors": ["Xiaodao Chen", "Yuchen Zhou", "Hong Zhou", "Chaowei Wan", "Qi Zhu", "Wenchao Li", "Shiyan Hu"], "year": 2016, "MAG papers": [{"PaperId": 2537883026, "PaperTitle": "analysis of production data manipulation attacks in petroleum cyber physical systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["michigan technological university", "university of california riverside", "china university of geosciences", "boston university", "china university of geosciences", "china university of geosciences", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "Security challenges in smart surveillance systems and the solutions based on emerging nano-devices.", "DBLP authors": ["Chaofei Yang", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Mark Barnell", "Qing Wu"], "year": 2016, "MAG papers": [{"PaperId": 2538745951, "PaperTitle": "security challenges in smart surveillance systems and the solutions based on emerging nano devices", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "air force research laboratory", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "Fast physics-based electromigration checking for on-die power grids.", "DBLP authors": ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "year": 2016, "MAG papers": [{"PaperId": 2536650897, "PaperTitle": "fast physics based electromigration checking for on die power grids", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["mentor graphics", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Exploring aging deceleration in FinFET-based multi-core systems.", "DBLP authors": ["Ermao Cai", "Dimitrios Stamoulis", "Diana Marculescu"], "year": 2016, "MAG papers": [{"PaperId": 2538597346, "PaperTitle": "exploring aging deceleration in finfet based multi core systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "An efficient and accurate algorithm for computing RC current response with applications to EM reliability evaluation.", "DBLP authors": ["Zhong Guan", "Malgorzata Marek-Sadowska"], "year": 2016, "MAG papers": [{"PaperId": 2532647687, "PaperTitle": "an efficient and accurate algorithm for computing rc current response with applications to em reliability evaluation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Voltage-based electromigration immortality check for general multi-branch interconnects.", "DBLP authors": ["Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "Taeyoung Kim", "Xin Huang", "Sheldon X.-D. Tan"], "year": 2016, "MAG papers": [{"PaperId": 2534634653, "PaperTitle": "voltage based electromigration immortality check for general multi branch interconnects", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california riverside", "university of california riverside", "nxp semiconductors", "nxp semiconductors", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Exploiting randomness in sketching for efficient hardware implementation of machine learning applications.", "DBLP authors": ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"], "year": 2016, "MAG papers": [{"PaperId": 2533692124, "PaperTitle": "exploiting randomness in sketching for efficient hardware implementation of machine learning applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Making neural encoding robust and energy efficient: an advanced analog temporal encoder for brain-inspired computing systems.", "DBLP authors": ["Chenyuan Zhao", "Jialing Li", "Yang Yi"], "year": 2016, "MAG papers": [{"PaperId": 2535636396, "PaperTitle": "making neural encoding robust and energy efficient an advanced analog temporal encoder for brain inspired computing systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of kansas", "university of kansas", "university of kansas"]}], "source": "ES"}, {"DBLP title": "Statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax.", "DBLP authors": ["Szu-Pang Mu", "Wen-Hsiang Chang", "Mango C.-T. Chao", "Yi-Ming Wang", "Ming-Tung Chang", "Min-Hsiu Tsai"], "year": 2016, "MAG papers": [{"PaperId": 2534726807, "PaperTitle": "statistical methodology to identify optimal placement of on chip process monitors for predicting fmax", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "global unichip corporation", "global unichip corporation", "global unichip corporation", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "BugMD: automatic mismatch diagnosis for bug triaging.", "DBLP authors": ["Biruk Mammo", "Milind Furia", "Valeria Bertacco", "Scott A. Mahlke", "Daya Shanker Khudia"], "year": 2016, "MAG papers": [{"PaperId": 2537496202, "PaperTitle": "bugmd automatic mismatch diagnosis for bug triaging", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan", "intel", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY.", "DBLP authors": ["Linuo Xue", "Yuanqing Cheng", "Jianlei Yang", "Peiyuan Wang", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2532453544, "PaperTitle": "odesy a novel 3t 3mtj cell design with optimized area density scalability and latency", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california santa barbara", "beihang university", "university of california santa barbara", "university of california santa barbara", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Delay-optimal technology mapping for in-memory computing using ReRAM devices.", "DBLP authors": ["Debjyoti Bhattacharjee", "Anupam Chattopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2538818567, "PaperTitle": "delay optimal technology mapping for in memory computing using reram devices", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Reconfigurable in-memory computing with resistive memory crossbar.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2016, "MAG papers": [{"PaperId": 2536878608, "PaperTitle": "reconfigurable in memory computing with resistive memory crossbar", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits.", "DBLP authors": ["Xunzhao Yin", "Ahmedullah Aziz", "Joseph Nahas", "Suman Datta", "Sumeet Kumar Gupta", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2016, "MAG papers": [{"PaperId": 2537444166, "PaperTitle": "exploiting ferroelectric fets for low power non volatile logic in memory circuits", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of notre dame", "pennsylvania state university", "university of notre dame", "university of notre dame", "university of notre dame", "pennsylvania state university", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Approximation knob: power capping meets energy efficiency.", "DBLP authors": ["Anil Kanduri", "Mohammad Hashem Haghbayan", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Nikil D. Dutt", "Hannu Tenhunen"], "year": 2016, "MAG papers": [{"PaperId": 2535223130, "PaperTitle": "approximation knob power capping meets energy efficiency", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of turku", "university of turku", "royal institute of technology", "university of turku", "vienna university of technology", "university of california irvine", "university of turku"]}], "source": "ES"}, {"DBLP title": "IC thermal analyzer for versatile 3-D structures using multigrid preconditioned krylov methods.", "DBLP authors": ["Scott Ladenheim", "Yi-Chung Chen", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "year": 2016, "MAG papers": [{"PaperId": 2535027467, "PaperTitle": "ic thermal analyzer for versatile 3 d structures using multigrid preconditioned krylov methods", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of manchester", "university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "BoostNoC: power efficient network-on-chip architecture for near threshold computing.", "DBLP authors": ["Chidhambaranathan Rajamanikkam", "Rajesh J. S.", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "MAG papers": [{"PaperId": 2533276270, "PaperTitle": "boostnoc power efficient network on chip architecture for near threshold computing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "QScale: thermally-efficient QoS management on heterogeneous mobile platforms.", "DBLP authors": ["Onur Sahin", "Ayse Kivilcim Coskun"], "year": 2016, "MAG papers": [{"PaperId": 2533399465, "PaperTitle": "qscale thermally efficient qos management on heterogeneous mobile platforms", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Synthesis of statically analyzable accelerator networks from sequential programs.", "DBLP authors": ["Shaoyi Cheng", "John Wawrzynek"], "year": 2016, "MAG papers": [{"PaperId": 2538051842, "PaperTitle": "synthesis of statically analyzable accelerator networks from sequential programs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory.", "DBLP authors": ["Shouyi Yin", "Xianqing Yao", "Tianyi Lu", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2538451693, "PaperTitle": "joint loop mapping and data placement for coarse grained reconfigurable architecture with multi bank memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Efficient synthesis of graph methods: a dynamically scheduled architecture.", "DBLP authors": ["Marco Minutoli", "Vito Giovanni Castellana", "Antonino Tumeo", "Marco Lattuada", "Fabrizio Ferrandi"], "year": 2016, "MAG papers": [{"PaperId": 2534671040, "PaperTitle": "efficient synthesis of graph methods a dynamically scheduled architecture", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pacific northwest national laboratory", "polytechnic university of milan", "polytechnic university of milan", "pacific northwest national laboratory", "pacific northwest national laboratory"]}], "source": "ES"}, {"DBLP title": "Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Deepak Nayak", "Motoi Ichihashi", "Srinivasa Banna", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2532205282, "PaperTitle": "tier partitioning strategy to mitigate beol degradation and cost issues in monolithic 3d ics", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology", "globalfoundries", "globalfoundries", "globalfoundries", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools.", "DBLP authors": ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Raney Southerland", "Michael Doherty", "Greg Yeric", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2538167498, "PaperTitle": "cascade2d a design aware partitioning approach to monolithic 3d ic with 2d commercial tools", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "georgia institute of technology", "georgia institute of technology", null, null, null, null]}], "source": "ES"}, {"DBLP title": "SAINT: handling module folding and alignment in fixed-outline floorplans for 3D ICs.", "DBLP authors": ["Jai-Ming Lin", "Po-Yang Chiu", "Yen-Fu Chang"], "year": 2016, "MAG papers": [{"PaperId": 2539349753, "PaperTitle": "saint handling module folding and alignment in fixed outline floorplans for 3d ics", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "From biochips to quantum circuits: computer-aided design for emerging technologies.", "DBLP authors": ["Robert Wille", "Bing Li", "Ulf Schlichtmann", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2537391217, "PaperTitle": "from biochips to quantum circuits computer aided design for emerging technologies", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["technische universitat munchen", "university of bremen", "johannes kepler university of linz", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Multilevel design understanding: from specification to logic (invited paper).", "DBLP authors": ["Sandip Ray", "Ian G. Harris", "G\u00f6rschwin Fey", "Mathias Soeken"], "year": 2016, "MAG papers": [{"PaperId": 2536815185, "PaperTitle": "multilevel design understanding from specification to logic invited paper", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nxp semiconductors", "ecole polytechnique federale de lausanne", "german aerospace center", "university of california irvine"]}], "source": "ES"}]