m255
K4
z2
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/simulation/questa
vADC
Z1 !s110 1716413931
!i10b 1
!s100 QaPkYQC4b]9g8>c]@4@On3
I]?6B=9oJW=n5X0Q9N1[]]0
R0
w1716364118
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/ADC.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/ADC.v
!i122 64
L0 6 37
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2021.2;73
r1
!s85 0
31
!s108 1716413930.000000
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/ADC.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/ADC.v|
!i113 0
Z4 o-vlog01compat -work ADC -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work ADC +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 tCvgOpt 0
n@a@d@c
vADC_modular_adc_0
R1
!i10b 1
!s100 7^]kU0nU>?Jm=E0k[Z9:e1
I5``@Fl]N9lfLAK[Un@Izm0
R0
Z6 w1716364120
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/ADC_modular_adc_0.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/ADC_modular_adc_0.v
!i122 65
L0 9 86
R2
R3
r1
!s85 0
31
Z7 !s108 1716413931.000000
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/ADC_modular_adc_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/ADC_modular_adc_0.v|
!i113 0
R4
Z8 !s92 -vlog01compat -work ADC +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
n@a@d@c_modular_adc_0
valtera_modular_adc_control
R1
!i10b 1
!s100 Qlm>?QLb[a8WBGB1J_;hz2
IY3[IKnghC8WkEz[?URU=T2
R0
R6
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control.v
!i122 66
L0 18 137
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control.v|
!i113 0
R4
R8
R5
valtera_modular_adc_control_avrg_fifo
R1
!i10b 1
!s100 c20GRJo3Zo_>4MDNFH2QI2
I:IV<<EiBl=F2DdUnDUR7a0
R0
Z9 w1716364121
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
!i122 67
L0 53 54
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v|
!i113 0
R4
R8
R5
valtera_modular_adc_control_fsm
R1
!i10b 1
!s100 L<7^e5CWC7909g63U853c1
IYiQI5Acobm?mz7Zf8kI>^2
R0
R9
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v
!i122 68
L0 18 989
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v|
!i113 0
R4
R8
R5
vchsel_code_converter_sw_to_hw
R1
!i10b 1
!s100 L5H2n0B16f^@6l4ZT8P`T0
IeM43i?:V6<Y`>_hA5[EWo1
R0
R9
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v
!i122 69
L0 32 178
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v|
!i113 0
R4
R8
R5
vfiftyfivenm_adcblock_primitive_wrapper
Z10 !s110 1716413932
!i10b 1
!s100 h2NG@U2G<27;LT?M7D=A`2
I8k8^?32K?Dd;b2M8Gbc5n1
R0
R9
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
!i122 70
L0 37 207
R2
R3
r1
!s85 0
31
Z11 !s108 1716413932.000000
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v|
!i113 0
R4
R8
R5
vfiftyfivenm_adcblock_top_wrapper
R10
!i10b 1
!s100 Bf][;EfN^G9l@h3WoIKe32
IQNU`Fo?MIlAG=MEG?>zOS0
R0
R9
8C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
FC:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
!i122 71
L0 31 218
R2
R3
r1
!s85 0
31
R11
!s107 C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|ADC|+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules|C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v|
!i113 0
R4
R8
R5
