// Seed: 3870805739
program module_0 (
    input supply1 id_0,
    output uwire id_1,
    output supply0 id_2[1 : -1],
    input supply1 id_3,
    output supply1 id_4,
    input tri1 id_5
);
  wire id_7, id_8;
endprogram
module module_1 (
    input  tri0  id_0
    , id_6,
    output uwire id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  tri   id_4
);
  wire id_7;
  xnor primCall (id_1, id_6, id_7, id_4);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wor id_3;
  input wire id_2;
  output reg id_1;
  id_13 :
  assert property (@(posedge -1, posedge -1 or -1 or posedge id_10) id_9) begin : LABEL_0
    id_1 <= -1;
  end
  assign id_3  = id_7 * -1 - -1;
  assign id_11 = id_7;
  assign id_11 = -1;
  logic id_14;
  logic [7:0] id_15, id_16, id_17;
  initial id_15[1] <= -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output reg id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  always
    if (1 && 1);
    else
      casez (id_2[-1'b0])
        default: id_3 = id_2 / -1;
      endcase
  localparam id_4 = 1;
endmodule
