
---------- Begin Simulation Statistics ----------
final_tick                                  485884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 699247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678212                       # Number of bytes of host memory used
host_op_rate                                  1177626                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.38                       # Real time elapsed on the host
host_tick_rate                             1267835476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      267904                       # Number of instructions simulated
sim_ops                                        451287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000486                       # Number of seconds simulated
sim_ticks                                   485884000                       # Number of ticks simulated
system.cpu.Branches                             39698                       # Number of branches fetched
system.cpu.committedInsts                      267904                       # Number of instructions committed
system.cpu.committedOps                        451287                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       78071                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       32145                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      331653                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            40                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                           971768                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                     971768                       # Number of busy cycles
system.cpu.num_cc_register_reads               152642                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               95771                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        23953                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_func_calls                       15640                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                449757                       # Number of integer alu accesses
system.cpu.num_int_insts                       449757                       # number of integer instructions
system.cpu.num_int_register_reads             1022291                       # number of times the integer registers were read
system.cpu.num_int_register_writes             377978                       # number of times the integer registers were written
system.cpu.num_load_insts                       78068                       # Number of load instructions
system.cpu.num_mem_refs                        110212                       # number of memory refs
system.cpu.num_store_insts                      32144                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    98      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                    339999     75.34%     75.36% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.08%     75.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.02%     75.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.02%     75.49% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.05%     75.54% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.54% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.54% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.04%     75.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::MemRead                    78016     17.29%     92.87% # Class of executed instruction
system.cpu.op_class::MemWrite                   31733      7.03%     99.90% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.01%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     451287                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          103                       # Transaction distribution
system.membus.trans_dist::WritebackClean          308                       # Transaction distribution
system.membus.trans_dist::CleanEvict              137                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               77                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        48000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 612                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4448500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3171500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2554250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          89568704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          71654963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161223667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     89568704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89568704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27134048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27134048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27134048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         89568704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71654963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188357715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000107214500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           48                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           48                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                737                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         612                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        411                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      822                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     70                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               84                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     19664000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                41301500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17039.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35789.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     678                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  822                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.660606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.171618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.770676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            5      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          133     40.30%     41.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68     20.61%     62.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      8.79%     71.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      6.36%     77.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.64%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      4.55%     85.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.12%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40     12.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           48                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.833333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.329662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.025145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              3      6.25%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            39     81.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             5     10.42%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            48                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           48                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.335581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     14.58%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            48                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  73856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   50240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   78336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                52608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     484367000                       # Total gap between requests
system.mem_ctrls.avgGap                     473477.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        40384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        50240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83114488.231759011745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68888870.594627529383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103399165.232853934169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          822                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21205250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20096250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2007531000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31184.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36941.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2442251.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1170960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               622380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4526760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2343780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         30940170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        160524960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          238236690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.315981                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    417054250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52709750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1192380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3712800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1753920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        135335100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         72613440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          253345290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.411057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    187349000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    282415000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON       485884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       331313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           331313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       331313                       # number of overall hits
system.cpu.icache.overall_hits::total          331313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          340                       # number of overall misses
system.cpu.icache.overall_misses::total           340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22326000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22326000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22326000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22326000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       331653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       331653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       331653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       331653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65664.705882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65664.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65664.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65664.705882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          308                       # number of writebacks
system.cpu.icache.writebacks::total               308                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21986000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21986000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64664.705882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64664.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64664.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64664.705882                       # average overall mshr miss latency
system.cpu.icache.replacements                    308                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       331313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          331313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22326000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22326000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       331653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       331653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65664.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65664.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64664.705882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64664.705882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.819222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              331653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            975.450000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.819222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            663646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           663646                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       109944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           109944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       109944                       # number of overall hits
system.cpu.dcache.overall_hits::total          109944                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          272                       # number of overall misses
system.cpu.dcache.overall_misses::total           272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19709500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19709500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19709500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19709500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       110216                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       110216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       110216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       110216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72461.397059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72461.397059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72461.397059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72461.397059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          103                       # number of writebacks
system.cpu.dcache.writebacks::total               103                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19437500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19437500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19437500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19437500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71461.397059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71461.397059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71461.397059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71461.397059                       # average overall mshr miss latency
system.cpu.dcache.replacements                    240                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        77876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           77876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14188000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14188000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        78071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        78071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72758.974359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72758.974359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71758.974359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71758.974359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        32068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          32068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5521500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5521500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        32145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        32145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71707.792208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71707.792208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5444500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5444500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70707.792208                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70707.792208                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    485884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.793897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              110216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            405.205882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.793897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            882000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           882000                       # Number of data accesses

---------- End Simulation Statistics   ----------
