INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/imports/new/SSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-311] analyzing module nand_gate
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module xnor_gate
INFO: [VRFC 10-311] analyzing module TRI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
