# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2025, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, 2025.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-12-09 17:37+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language: zh_CN\n"
"Language-Team: zh_CN <LL@li.org>\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.17.0\n"

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:2
msgid "Partially assigned register"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:5
msgid "Introduction"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:7
msgid ""
"SpinalHDL will check that when a register is conditionally assigned, all "
"bits of the register must at least be assigned once. If some bits are "
"left unassigned, it can lead to unintended hardware behavior such as "
"latches or unpredictable values."
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:9
msgid "This error occurs when:"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:11
msgid "A register is assigned within a conditional block (``when``/``switch``)"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:12
msgid "Only some bits of the register are assigned"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:13
msgid "Other bits are left without assignment in that path"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:16
msgid "Example"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:18
msgid "The following code:"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:39
msgid "will throw:"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:49
msgid "How to fix it"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:51
msgid "There are several ways to fix this error:"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:53
msgid "**Solution 1: Assign the complete register**"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:75
msgid "**Solution 2: Explicitly handle all bits**"
msgstr ""

#: ../../SpinalHDL/Design errors/partially_assigned_register.rst:97
msgid "**Solution 3: Provide a default value**"
msgstr ""

