Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne05.ecn.purdue.edu, pid 5918
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e972630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e97a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e98d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e91f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e93a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e94c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9546a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8de6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8f06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e90b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e9136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e89d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8af6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8b86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8c26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8d46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e85d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8666a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e88a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e81c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e82e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e84a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e80a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e8136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e79c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7d36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e75c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e76e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e79a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e7236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fb54e72c6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e737390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e737dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e740860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e7482e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e748d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e7517b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e75a240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e75ac88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6e3710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6ec198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6ecbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6f4668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6fd0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6fdb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e7065c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e710048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e710a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e719518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e719f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6a29e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6aa470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6aaeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6b3940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6bc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6bce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6c5898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6cf320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6cfd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6d87f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e661278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e661cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e66a748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6731d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e673c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e67c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e685128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e685b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e68e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e697080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e697ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e620550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e620f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e62aa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6334a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e633ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e63b978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e644400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e644e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e64e8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e656358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e656da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5df828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5e72b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5e7cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5f1780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5fa208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5fac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6026d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54f6b9080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54f6b9b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e6125c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e59c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e59ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fb54e5a5518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5a5e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5ac0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5ac2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5ac518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5ac748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5ac978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5acba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5acdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b9048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b9278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b94a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b96d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b9908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b9b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b9d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fb54e5b9f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fb54e56beb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fb54e574518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51981395659000 because a thread reached the max instruction count
