;redcode
;assert 1
	SPL 0, <-800
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 106
	SUB @127, 108
	JMN <122, 101
	JMN <122, 101
	MOV -9, <-0
	ADD 210, 50
	MOV -9, <-0
	ADD 210, 50
	JMP -1, @-20
	SPL 0, <-800
	SUB @121, 105
	SPL 0, <-800
	ADD 211, 60
	SLT 20, @12
	JMN -7, @-20
	JMN -7, @-20
	SLT 20, @12
	SUB @127, 108
	SUB @127, 108
	SUB @127, 108
	ADD 210, 50
	SUB #0, @2
	ADD 210, 50
	ADD 210, 50
	SPL -110, -609
	ADD @1, @2
	ADD @1, @2
	SPL -110, -609
	SUB 129, 106
	ADD @1, @2
	CMP -207, <-126
	MOV -11, <-20
	CMP 730, -7
	MOV -11, <-20
	SUB #0, @2
	CMP -207, <-126
	SPL 0, <-800
	ADD 211, 60
	MOV -11, <-20
	JMP @112, #200
	MOV -11, <-20
	MOV -1, <-20
	ADD -271, <-526
	MOV -1, <-20
	SPL 100, #-100
	SUB 211, 60
