abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3689320203
maxLevel = 2
n849 is replaced by n428 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 19535157 us
--------------- round 2 ---------------
seed = 1714503770
maxLevel = 2
n770 is replaced by n377 with estimated error 3e-05
error = 3e-05
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_2_3e-05_2719_69.4.blif
time = 35961304 us
--------------- round 3 ---------------
seed = 3065230780
maxLevel = 2
n850 is replaced by n755 with estimated error 0
error = 0
area = 2712
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_3_0_2712_69.4.blif
time = 52115802 us
--------------- round 4 ---------------
seed = 1555205431
maxLevel = 2
n755 is replaced by n450 with estimated error 3e-05
error = 3e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_4_3e-05_2710_69.4.blif
time = 67823353 us
--------------- round 5 ---------------
seed = 4290955686
maxLevel = 2
n693 is replaced by n393 with estimated error 5e-05
error = 5e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_5_5e-05_2708_69.4.blif
time = 83308194 us
--------------- round 6 ---------------
seed = 3622388750
maxLevel = 2
n772 is replaced by one with estimated error 7e-05
error = 7e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_6_7e-05_2703_69.4.blif
time = 98892166 us
--------------- round 7 ---------------
seed = 4245573606
maxLevel = 2
n852 is replaced by n634 with estimated error 4e-05
error = 4e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_7_4e-05_2701_69.4.blif
time = 119926345 us
--------------- round 8 ---------------
seed = 582420693
maxLevel = 2
n854 is replaced by n383 with estimated error 0.00016
error = 0.00016
area = 2696
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_8_0.00016_2696_69.4.blif
time = 140112300 us
--------------- round 9 ---------------
seed = 4094015679
maxLevel = 2
n855 is replaced by n1054 with estimated error 0.00016
error = 0.00016
area = 2691
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_9_0.00016_2691_69.4.blif
time = 160302521 us
--------------- round 10 ---------------
seed = 3818129019
maxLevel = 2
n1169 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2682
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_10_0.00034_2682_69.4.blif
time = 180829024 us
--------------- round 11 ---------------
seed = 1839565987
maxLevel = 2
n688 is replaced by n388 with estimated error 0.00018
error = 0.00018
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_11_0.00018_2680_69.4.blif
time = 200340332 us
--------------- round 12 ---------------
seed = 2308399795
maxLevel = 2
n827 is replaced by n783 with inverter with estimated error 0.00017
error = 0.00017
area = 2670
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_12_0.00017_2670_69.4.blif
time = 219769452 us
--------------- round 13 ---------------
seed = 157722789
maxLevel = 2
n695 is replaced by zero with estimated error 0.00037
error = 0.00037
area = 2663
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_13_0.00037_2663_69.4.blif
time = 238974361 us
--------------- round 14 ---------------
seed = 3097445208
maxLevel = 2
n820 is replaced by n405 with estimated error 0.00043
error = 0.00043
area = 2656
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_14_0.00043_2656_69.4.blif
time = 259778689 us
--------------- round 15 ---------------
seed = 3412046432
maxLevel = 2
n822 is replaced by n789 with estimated error 0.00042
error = 0.00042
area = 2646
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_15_0.00042_2646_69.4.blif
time = 280586089 us
--------------- round 16 ---------------
seed = 4153060462
maxLevel = 2
n1443 is replaced by n353 with estimated error 0.00037
error = 0.00037
area = 2645
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_16_0.00037_2645_69.4.blif
time = 300839886 us
--------------- round 17 ---------------
seed = 2456437403
maxLevel = 2
n868 is replaced by n789 with inverter with estimated error 0.00042
error = 0.00042
area = 2644
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_17_0.00042_2644_69.4.blif
time = 320720183 us
--------------- round 18 ---------------
seed = 2688499859
maxLevel = 2
n1444 is replaced by zero with estimated error 0.00046
error = 0.00046
area = 2643
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_18_0.00046_2643_69.4.blif
time = 340354894 us
--------------- round 19 ---------------
seed = 3695148916
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00042
error = 0.00042
area = 2640
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_19_0.00042_2640_69.4.blif
time = 361008101 us
--------------- round 20 ---------------
seed = 181676396
maxLevel = 2
n678 is replaced by n681 with estimated error 0.00035
error = 0.00035
area = 2638
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_20_0.00035_2638_69.4.blif
time = 381052613 us
--------------- round 21 ---------------
seed = 2930693181
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.00062
error = 0.00062
area = 2635
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_21_0.00062_2635_69.4.blif
time = 401511151 us
--------------- round 22 ---------------
seed = 2917747758
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00061
error = 0.00061
area = 2632
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_22_0.00061_2632_69.4.blif
time = 421826084 us
--------------- round 23 ---------------
seed = 1451992165
maxLevel = 2
n673 is replaced by zero with estimated error 0.00056
error = 0.00056
area = 2630
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_23_0.00056_2630_69.4.blif
time = 441673954 us
--------------- round 24 ---------------
seed = 3312751693
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00061
error = 0.00061
area = 2628
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_24_0.00061_2628_69.4.blif
time = 461444450 us
--------------- round 25 ---------------
seed = 1588102582
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.00054
error = 0.00054
area = 2626
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_25_0.00054_2626_69.4.blif
time = 482107701 us
--------------- round 26 ---------------
seed = 2716618991
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.00058
error = 0.00058
area = 2624
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_26_0.00058_2624_69.4.blif
time = 502566312 us
--------------- round 27 ---------------
seed = 2214299072
maxLevel = 2
n823 is replaced by zero with estimated error 0.00042
error = 0.00042
area = 2622
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_27_0.00042_2622_69.4.blif
time = 522723359 us
--------------- round 28 ---------------
seed = 1796624367
maxLevel = 2
n588 is replaced by n418 with estimated error 0.00061
error = 0.00061
area = 2621
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_28_0.00061_2621_65.9.blif
time = 542406878 us
--------------- round 29 ---------------
seed = 2711610862
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00062
error = 0.00062
area = 2620
delay = 65.9
#gates = 1069
output circuit appNtk/c7552_29_0.00062_2620_65.9.blif
time = 561513536 us
--------------- round 30 ---------------
seed = 3970125471
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.00045
error = 0.00045
area = 2619
delay = 65.9
#gates = 1068
output circuit appNtk/c7552_30_0.00045_2619_65.9.blif
time = 581703226 us
--------------- round 31 ---------------
seed = 569389439
maxLevel = 2
n858 is replaced by n677 with estimated error 0.00052
error = 0.00052
area = 2611
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_31_0.00052_2611_65.9.blif
time = 601377152 us
--------------- round 32 ---------------
seed = 828030788
maxLevel = 2
n809 is replaced by n807 with inverter with estimated error 0.00067
error = 0.00067
area = 2609
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_32_0.00067_2609_65.9.blif
time = 621589574 us
--------------- round 33 ---------------
seed = 3950116785
maxLevel = 2
n1445 is replaced by n641 with estimated error 0.00077
error = 0.00077
area = 2608
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_33_0.00077_2608_65.9.blif
time = 640437490 us
--------------- round 34 ---------------
seed = 1219132216
maxLevel = 2
n871 is replaced by n381 with estimated error 0.00072
error = 0.00072
area = 2604
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_34_0.00072_2604_65.9.blif
time = 658364580 us
--------------- round 35 ---------------
seed = 2009025091
maxLevel = 2
n828 is replaced by n386 with estimated error 0.00086
error = 0.00086
area = 2601
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_35_0.00086_2601_65.9.blif
time = 676077542 us
--------------- round 36 ---------------
seed = 1792495046
maxLevel = 2
n872 is replaced by one with estimated error 0.00082
error = 0.00082
area = 2598
delay = 65.9
#gates = 1060
output circuit appNtk/c7552_36_0.00082_2598_65.9.blif
time = 693699840 us
--------------- round 37 ---------------
seed = 2598733308
maxLevel = 2
n808 is replaced by n376 with estimated error 0.00071
error = 0.00071
area = 2595
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_37_0.00071_2595_65.9.blif
time = 711187675 us
--------------- round 38 ---------------
seed = 521810450
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00169
error = 0.00169
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_38_0.00169_2559_65.9.blif
time = 728493334 us
--------------- round 39 ---------------
seed = 1662190925
maxLevel = 2
n745 is replaced by one with estimated error 0.00219
error = 0.00219
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_39_0.00219_2549_65.9.blif
time = 745393262 us
--------------- round 40 ---------------
seed = 1975776567
maxLevel = 2
n877 is replaced by n789 with estimated error 0.00337
error = 0.00337
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_40_0.00337_2532_65.9.blif
time = 762317334 us
--------------- round 41 ---------------
seed = 591609110
maxLevel = 2
n656 is replaced by n652 with estimated error 0.00942
error = 0.00942
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_41_0.00942_2526_65.9.blif
time = 778779259 us
--------------- round 42 ---------------
seed = 3278860521
maxLevel = 2
n833 is replaced by n701 with estimated error 0.00965
error = 0.00965
area = 2522
delay = 65.9
#gates = 1033
output circuit appNtk/c7552_42_0.00965_2522_65.9.blif
time = 795293481 us
--------------- round 43 ---------------
seed = 359197333
maxLevel = 2
n834 is replaced by n698 with estimated error 0.00981
error = 0.00981
area = 2518
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_43_0.00981_2518_65.9.blif
time = 810631661 us
--------------- round 44 ---------------
seed = 3179250741
maxLevel = 2
exceed error bound
