

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Thu Apr  8 05:50:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.424 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        5| 10.000 ns | 50.000 ns |    1|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_max_algorithmic_fu_284                    |max_algorithmic       |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
        |grp_max_fu_305                                |max                   |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |grp_mux_onehot_if_fu_326                      |mux_onehot_if         |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |call_ret7_leading_ones_templat_fu_349         |leading_ones_templat  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |op2_V_assign_2_s_mux_onehot_fu_355            |mux_onehot            |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |grp_leading_ones_brutefo_fu_378               |leading_ones_brutefo  |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
        |grp_leading_ones_log2_fu_384                  |leading_ones_log2     |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |op2_V_assign_4_s_mux_binary2onehot_op_fu_390  |mux_binary2onehot_op  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |grp_leading_ones_fu_417                       |leading_ones          |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |op2_V_assign_5_s_mux_binary_opt_fu_423        |mux_binary_opt        |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |op2_V_assign_1_s_mux_binary_fu_450            |mux_binary            |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |op2_V_assign_s_mux_2to1_fu_473                |mux_2to1              |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        +----------------------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     211|   2310|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     328|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     539|   2436|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------+---------+-------+----+-----+-----+
    |                   Instance                   |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------------------------------------+----------------------+---------+-------+----+-----+-----+
    |grp_leading_ones_fu_417                       |leading_ones          |        0|      0|  14|  243|    0|
    |grp_leading_ones_brutefo_fu_378               |leading_ones_brutefo  |        0|      0|  20|  253|    0|
    |grp_leading_ones_log2_fu_384                  |leading_ones_log2     |        0|      0|  13|  142|    0|
    |call_ret7_leading_ones_templat_fu_349         |leading_ones_templat  |        0|      0|   0|  226|    0|
    |grp_max_fu_305                                |max                   |        0|      0|  66|  365|    0|
    |grp_max_algorithmic_fu_284                    |max_algorithmic       |        0|      0|  80|  488|    0|
    |op2_V_assign_s_mux_2to1_fu_473                |mux_2to1              |        0|      0|   0|    8|    0|
    |op2_V_assign_1_s_mux_binary_fu_450            |mux_binary            |        0|      0|   0|   45|    0|
    |op2_V_assign_4_s_mux_binary2onehot_op_fu_390  |mux_binary2onehot_op  |        0|      0|   0|   98|    0|
    |op2_V_assign_5_s_mux_binary_opt_fu_423        |mux_binary_opt        |        0|      0|   0|   48|    0|
    |op2_V_assign_2_s_mux_onehot_fu_355            |mux_onehot            |        0|      0|   0|  168|    0|
    |grp_mux_onehot_if_fu_326                      |mux_onehot_if         |        0|      0|  18|  226|    0|
    +----------------------------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                                         |                      |        0|      0| 211| 2310|    0|
    +----------------------------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_99                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   4|           2|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |leadone_out_V  |  27|          5|    5|         25|
    |leadone_ret    |  27|          5|    1|          5|
    |max_out        |  15|          3|   32|         96|
    |mux_ret_V      |  38|          7|    8|         56|
    +---------------+----+-----------+-----+-----------+
    |Total          | 122|         23|   47|        185|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   2|   0|    2|          0|
    |grp_leading_ones_brutefo_fu_378_ap_start_reg  |   1|   0|    1|          0|
    |grp_leading_ones_fu_417_ap_start_reg          |   1|   0|    1|          0|
    |grp_leading_ones_log2_fu_384_ap_start_reg     |   1|   0|    1|          0|
    |grp_max_algorithmic_fu_284_ap_start_reg       |   1|   0|    1|          0|
    |grp_max_fu_305_ap_start_reg                   |   1|   0|    1|          0|
    |grp_mux_onehot_if_fu_326_ap_start_reg         |   1|   0|    1|          0|
    |mux_in_0_V_read_3_reg_588                     |   8|   0|    8|          0|
    |mux_in_1_V_read_3_reg_593                     |   8|   0|    8|          0|
    |mux_in_2_V_read_2_reg_598                     |   8|   0|    8|          0|
    |mux_in_3_V_read_2_reg_603                     |   8|   0|    8|          0|
    |mux_in_4_V_read_2_reg_608                     |   8|   0|    8|          0|
    |mux_in_5_V_read_2_reg_613                     |   8|   0|    8|          0|
    |mux_in_6_V_read_2_reg_618                     |   8|   0|    8|          0|
    |mux_in_7_V_read_2_reg_623                     |   8|   0|    8|          0|
    |reg_484                                       |  32|   0|   32|          0|
    |reg_490                                       |  32|   0|   32|          0|
    |reg_496                                       |  32|   0|   32|          0|
    |reg_502                                       |  32|   0|   32|          0|
    |reg_508                                       |  32|   0|   32|          0|
    |reg_514                                       |  32|   0|   32|          0|
    |reg_520                                       |  32|   0|   32|          0|
    |reg_526                                       |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 328|   0|  328|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |        top       | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |        top       | return value |
|ap_start              |  in |    1| ap_ctrl_hs |        top       | return value |
|ap_done               | out |    1| ap_ctrl_hs |        top       | return value |
|ap_idle               | out |    1| ap_ctrl_hs |        top       | return value |
|ap_ready              | out |    1| ap_ctrl_hs |        top       | return value |
|leadone_in_V          |  in |   32|   ap_none  |   leadone_in_V   |    pointer   |
|leadone_out_V         | out |    5|   ap_vld   |   leadone_out_V  |    pointer   |
|leadone_out_V_ap_vld  | out |    1|   ap_vld   |   leadone_out_V  |    pointer   |
|leadone_ret           | out |    1|   ap_vld   |    leadone_ret   |    pointer   |
|leadone_ret_ap_vld    | out |    1|   ap_vld   |    leadone_ret   |    pointer   |
|mux_in_0_V            |  in |    8|   ap_none  |    mux_in_0_V    |    pointer   |
|mux_in_1_V            |  in |    8|   ap_none  |    mux_in_1_V    |    pointer   |
|mux_in_2_V            |  in |    8|   ap_none  |    mux_in_2_V    |    pointer   |
|mux_in_3_V            |  in |    8|   ap_none  |    mux_in_3_V    |    pointer   |
|mux_in_4_V            |  in |    8|   ap_none  |    mux_in_4_V    |    pointer   |
|mux_in_5_V            |  in |    8|   ap_none  |    mux_in_5_V    |    pointer   |
|mux_in_6_V            |  in |    8|   ap_none  |    mux_in_6_V    |    pointer   |
|mux_in_7_V            |  in |    8|   ap_none  |    mux_in_7_V    |    pointer   |
|mux_sel_onehot_V      |  in |    8|   ap_none  | mux_sel_onehot_V |    scalar    |
|mux_sel0_V            |  in |    3|   ap_none  |    mux_sel0_V    |    scalar    |
|mux_sel1_V            |  in |    3|   ap_none  |    mux_sel1_V    |    scalar    |
|mux_s                 |  in |    1|   ap_none  |       mux_s      |    scalar    |
|mux_ret_V             | out |    8|   ap_vld   |     mux_ret_V    |    pointer   |
|mux_ret_V_ap_vld      | out |    1|   ap_vld   |     mux_ret_V    |    pointer   |
|max_in_0              |  in |   32|   ap_none  |     max_in_0     |    pointer   |
|max_in_1              |  in |   32|   ap_none  |     max_in_1     |    pointer   |
|max_in_2              |  in |   32|   ap_none  |     max_in_2     |    pointer   |
|max_in_3              |  in |   32|   ap_none  |     max_in_3     |    pointer   |
|max_in_4              |  in |   32|   ap_none  |     max_in_4     |    pointer   |
|max_in_5              |  in |   32|   ap_none  |     max_in_5     |    pointer   |
|max_in_6              |  in |   32|   ap_none  |     max_in_6     |    pointer   |
|max_in_7              |  in |   32|   ap_none  |     max_in_7     |    pointer   |
|max_out               | out |   32|   ap_vld   |      max_out     |    pointer   |
|max_out_ap_vld        | out |    1|   ap_vld   |      max_out     |    pointer   |
|mode                  |  in |   32|   ap_none  |       mode       |    scalar    |
+----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_7_V), !map !138"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_6_V), !map !144"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_5_V), !map !150"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_4_V), !map !156"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_3_V), !map !162"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_2_V), !map !168"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_1_V), !map !174"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_0_V), !map !180"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_7), !map !186"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_6), !map !190"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_5), !map !194"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_4), !map !198"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_3), !map !202"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_2), !map !206"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_1), !map !210"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_0), !map !214"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %leadone_in_V), !map !218"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %leadone_out_V), !map !224"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %leadone_ret), !map !228"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %mux_sel_onehot_V), !map !232"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %mux_sel0_V), !map !238"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %mux_sel1_V), !map !242"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mux_s), !map !246"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_ret_V), !map !250"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_out), !map !254"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !258"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mode)" [Multiplexor/top.cpp:3]   --->   Operation 30 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_s_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mux_s)" [Multiplexor/top.cpp:3]   --->   Operation 31 'read' 'mux_s_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_sel1_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %mux_sel1_V)" [Multiplexor/top.cpp:3]   --->   Operation 32 'read' 'mux_sel1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_sel0_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %mux_sel0_V)" [Multiplexor/top.cpp:3]   --->   Operation 33 'read' 'mux_sel0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_sel_onehot_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mux_sel_onehot_V)" [Multiplexor/top.cpp:3]   --->   Operation 34 'read' 'mux_sel_onehot_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%leadone_in_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %leadone_in_V)" [Multiplexor/top.cpp:20]   --->   Operation 35 'read' 'leadone_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.36ns)   --->   "switch i32 %mode_read, label %12 [
    i32 0, label %1
    i32 1, label %2
    i32 2, label %3
    i32 3, label %4
    i32 4, label %5
    i32 5, label %6
    i32 6, label %7
    i32 7, label %8
    i32 8, label %9
    i32 9, label %10
    i32 10, label %11
  ]" [Multiplexor/top.cpp:18]   --->   Operation 36 'switch' <Predicate = true> <Delay = 1.36>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%max_in_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_0)" [Multiplexor/top.cpp:60]   --->   Operation 37 'read' 'max_in_0_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%max_in_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_1)" [Multiplexor/top.cpp:60]   --->   Operation 38 'read' 'max_in_1_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%max_in_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_2)" [Multiplexor/top.cpp:60]   --->   Operation 39 'read' 'max_in_2_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%max_in_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_3)" [Multiplexor/top.cpp:60]   --->   Operation 40 'read' 'max_in_3_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%max_in_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_4)" [Multiplexor/top.cpp:60]   --->   Operation 41 'read' 'max_in_4_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%max_in_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_5)" [Multiplexor/top.cpp:60]   --->   Operation 42 'read' 'max_in_5_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%max_in_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_6)" [Multiplexor/top.cpp:60]   --->   Operation 43 'read' 'max_in_6_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%max_in_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_7)" [Multiplexor/top.cpp:60]   --->   Operation 44 'read' 'max_in_7_read_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (6.34ns)   --->   "%max_ret = call fastcc i32 @max(i32 %max_in_0_read_1, i32 %max_in_1_read_1, i32 %max_in_2_read_1, i32 %max_in_3_read_1, i32 %max_in_4_read_1, i32 %max_in_5_read_1, i32 %max_in_6_read_1, i32 %max_in_7_read_1)" [Multiplexor/top.cpp:60]   --->   Operation 45 'call' 'max_ret' <Predicate = (mode_read == 10)> <Delay = 6.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_in_0_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:56]   --->   Operation 46 'read' 'mux_in_0_V_read_5' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_in_1_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:56]   --->   Operation 47 'read' 'mux_in_1_V_read_5' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_in_2_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/top.cpp:56]   --->   Operation 48 'read' 'mux_in_2_V_read_4' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_in_3_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/top.cpp:56]   --->   Operation 49 'read' 'mux_in_3_V_read_4' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_in_4_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/top.cpp:56]   --->   Operation 50 'read' 'mux_in_4_V_read_4' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_in_5_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/top.cpp:56]   --->   Operation 51 'read' 'mux_in_5_V_read_4' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_in_6_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/top.cpp:56]   --->   Operation 52 'read' 'mux_in_6_V_read_4' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_in_7_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/top.cpp:56]   --->   Operation 53 'read' 'mux_in_7_V_read_4' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.45ns)   --->   "%op2_V_assign_5_s = call fastcc i8 @mux_binary_opt(i8 %mux_in_0_V_read_5, i8 %mux_in_1_V_read_5, i8 %mux_in_2_V_read_4, i8 %mux_in_3_V_read_4, i8 %mux_in_4_V_read_4, i8 %mux_in_5_V_read_4, i8 %mux_in_6_V_read_4, i8 %mux_in_7_V_read_4, i3 %mux_sel0_V_read, i3 %mux_sel1_V_read, i1 %mux_s_read)" [Multiplexor/top.cpp:56]   --->   Operation 54 'call' 'op2_V_assign_5_s' <Predicate = (mode_read == 9)> <Delay = 3.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %op2_V_assign_5_s)" [Multiplexor/top.cpp:56]   --->   Operation 55 'write' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:57]   --->   Operation 56 'br' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_in_0_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:52]   --->   Operation 57 'read' 'mux_in_0_V_read_4' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_in_1_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:52]   --->   Operation 58 'read' 'mux_in_1_V_read_4' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_in_2_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/top.cpp:52]   --->   Operation 59 'read' 'mux_in_2_V_read_3' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_in_3_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/top.cpp:52]   --->   Operation 60 'read' 'mux_in_3_V_read_3' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_in_4_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/top.cpp:52]   --->   Operation 61 'read' 'mux_in_4_V_read_3' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_in_5_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/top.cpp:52]   --->   Operation 62 'read' 'mux_in_5_V_read_3' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_in_6_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/top.cpp:52]   --->   Operation 63 'read' 'mux_in_6_V_read_3' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_in_7_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/top.cpp:52]   --->   Operation 64 'read' 'mux_in_7_V_read_3' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.72ns)   --->   "%op2_V_assign_4_s = call fastcc i8 @mux_binary2onehot_op(i8 %mux_in_0_V_read_4, i8 %mux_in_1_V_read_4, i8 %mux_in_2_V_read_3, i8 %mux_in_3_V_read_3, i8 %mux_in_4_V_read_3, i8 %mux_in_5_V_read_3, i8 %mux_in_6_V_read_3, i8 %mux_in_7_V_read_3, i3 %mux_sel0_V_read, i3 %mux_sel1_V_read, i1 %mux_s_read)" [Multiplexor/top.cpp:52]   --->   Operation 65 'call' 'op2_V_assign_4_s' <Predicate = (mode_read == 8)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %op2_V_assign_4_s)" [Multiplexor/top.cpp:52]   --->   Operation 66 'write' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:53]   --->   Operation 67 'br' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_in_0_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:48]   --->   Operation 68 'read' 'mux_in_0_V_read_3' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_in_1_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:48]   --->   Operation 69 'read' 'mux_in_1_V_read_3' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_in_2_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/top.cpp:48]   --->   Operation 70 'read' 'mux_in_2_V_read_2' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_in_3_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/top.cpp:48]   --->   Operation 71 'read' 'mux_in_3_V_read_2' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_in_4_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/top.cpp:48]   --->   Operation 72 'read' 'mux_in_4_V_read_2' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_in_5_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/top.cpp:48]   --->   Operation 73 'read' 'mux_in_5_V_read_2' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_in_6_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/top.cpp:48]   --->   Operation 74 'read' 'mux_in_6_V_read_2' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_in_7_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/top.cpp:48]   --->   Operation 75 'read' 'mux_in_7_V_read_2' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (8.39ns)   --->   "%op2_V_assign_3_s = call fastcc i8 @mux_onehot_if(i8 %mux_in_0_V_read_3, i8 %mux_in_1_V_read_3, i8 %mux_in_2_V_read_2, i8 %mux_in_3_V_read_2, i8 %mux_in_4_V_read_2, i8 %mux_in_5_V_read_2, i8 %mux_in_6_V_read_2, i8 %mux_in_7_V_read_2, i8 %mux_sel_onehot_V_rea)" [Multiplexor/top.cpp:48]   --->   Operation 76 'call' 'op2_V_assign_3_s' <Predicate = (mode_read == 7)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_in_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:44]   --->   Operation 77 'read' 'mux_in_0_V_read_2' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_in_1_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:44]   --->   Operation 78 'read' 'mux_in_1_V_read_2' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_in_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/top.cpp:44]   --->   Operation 79 'read' 'mux_in_2_V_read_1' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_in_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/top.cpp:44]   --->   Operation 80 'read' 'mux_in_3_V_read_1' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_in_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/top.cpp:44]   --->   Operation 81 'read' 'mux_in_4_V_read_1' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_in_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/top.cpp:44]   --->   Operation 82 'read' 'mux_in_5_V_read_1' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_in_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/top.cpp:44]   --->   Operation 83 'read' 'mux_in_6_V_read_1' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_in_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/top.cpp:44]   --->   Operation 84 'read' 'mux_in_7_V_read_1' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (6.54ns)   --->   "%op2_V_assign_2_s = call fastcc i8 @mux_onehot(i8 %mux_in_0_V_read_2, i8 %mux_in_1_V_read_2, i8 %mux_in_2_V_read_1, i8 %mux_in_3_V_read_1, i8 %mux_in_4_V_read_1, i8 %mux_in_5_V_read_1, i8 %mux_in_6_V_read_1, i8 %mux_in_7_V_read_1, i8 %mux_sel_onehot_V_rea)" [Multiplexor/top.cpp:44]   --->   Operation 85 'call' 'op2_V_assign_2_s' <Predicate = (mode_read == 6)> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %op2_V_assign_2_s)" [Multiplexor/top.cpp:44]   --->   Operation 86 'write' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:45]   --->   Operation 87 'br' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_in_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:40]   --->   Operation 88 'read' 'mux_in_0_V_read_1' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_in_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:40]   --->   Operation 89 'read' 'mux_in_1_V_read_1' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_in_2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/top.cpp:40]   --->   Operation 90 'read' 'mux_in_2_V_read' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_in_3_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/top.cpp:40]   --->   Operation 91 'read' 'mux_in_3_V_read' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_in_4_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/top.cpp:40]   --->   Operation 92 'read' 'mux_in_4_V_read' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_in_5_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/top.cpp:40]   --->   Operation 93 'read' 'mux_in_5_V_read' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_in_6_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/top.cpp:40]   --->   Operation 94 'read' 'mux_in_6_V_read' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_in_7_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/top.cpp:40]   --->   Operation 95 'read' 'mux_in_7_V_read' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (2.47ns)   --->   "%op2_V_assign_1_s = call fastcc i8 @mux_binary(i8 %mux_in_0_V_read_1, i8 %mux_in_1_V_read_1, i8 %mux_in_2_V_read, i8 %mux_in_3_V_read, i8 %mux_in_4_V_read, i8 %mux_in_5_V_read, i8 %mux_in_6_V_read, i8 %mux_in_7_V_read, i3 %mux_sel0_V_read)" [Multiplexor/top.cpp:40]   --->   Operation 96 'call' 'op2_V_assign_1_s' <Predicate = (mode_read == 5)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %op2_V_assign_1_s)" [Multiplexor/top.cpp:40]   --->   Operation 97 'write' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:41]   --->   Operation 98 'br' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_in_0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:36]   --->   Operation 99 'read' 'mux_in_0_V_read' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_in_1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:36]   --->   Operation 100 'read' 'mux_in_1_V_read' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.24ns)   --->   "%op2_V_assign_s = call fastcc i8 @mux_2to1(i8 %mux_in_0_V_read, i8 %mux_in_1_V_read, i1 %mux_s_read)" [Multiplexor/top.cpp:36]   --->   Operation 101 'call' 'op2_V_assign_s' <Predicate = (mode_read == 4)> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %op2_V_assign_s)" [Multiplexor/top.cpp:36]   --->   Operation 102 'write' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:37]   --->   Operation 103 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (6.48ns)   --->   "%call_ret7 = call fastcc { i1, i5 } @leading_ones_templat(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:32]   --->   Operation 104 'call' 'call_ret7' <Predicate = (mode_read == 3)> <Delay = 6.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue { i1, i5 } %call_ret7, 0" [Multiplexor/top.cpp:32]   --->   Operation 105 'extractvalue' 'tmp_3' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%leadone_out_V_ret5 = extractvalue { i1, i5 } %call_ret7, 1" [Multiplexor/top.cpp:32]   --->   Operation 106 'extractvalue' 'leadone_out_V_ret5' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret5)" [Multiplexor/top.cpp:32]   --->   Operation 107 'write' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_3)" [Multiplexor/top.cpp:32]   --->   Operation 108 'write' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:33]   --->   Operation 109 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (6.03ns)   --->   "%call_ret = call fastcc { i1, i5 } @leading_ones_log2(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:28]   --->   Operation 110 'call' 'call_ret' <Predicate = (mode_read == 2)> <Delay = 6.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 111 [2/2] (3.41ns)   --->   "%call_ret3 = call fastcc { i1, i5 } @leading_ones_brutefo(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:24]   --->   Operation 111 'call' 'call_ret3' <Predicate = (mode_read == 1)> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 112 [2/2] (3.67ns)   --->   "%call_ret4 = call fastcc { i1, i5 } @leading_ones(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:20]   --->   Operation 112 'call' 'call_ret4' <Predicate = (mode_read == 0)> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%max_in_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_0)" [Multiplexor/top.cpp:64]   --->   Operation 113 'read' 'max_in_0_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%max_in_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_1)" [Multiplexor/top.cpp:64]   --->   Operation 114 'read' 'max_in_1_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%max_in_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_2)" [Multiplexor/top.cpp:64]   --->   Operation 115 'read' 'max_in_2_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%max_in_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_3)" [Multiplexor/top.cpp:64]   --->   Operation 116 'read' 'max_in_3_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%max_in_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_4)" [Multiplexor/top.cpp:64]   --->   Operation 117 'read' 'max_in_4_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%max_in_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_5)" [Multiplexor/top.cpp:64]   --->   Operation 118 'read' 'max_in_5_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%max_in_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_6)" [Multiplexor/top.cpp:64]   --->   Operation 119 'read' 'max_in_6_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%max_in_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_7)" [Multiplexor/top.cpp:64]   --->   Operation 120 'read' 'max_in_7_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (8.40ns)   --->   "%call_ret1 = call fastcc i32 @max_algorithmic(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_6_read, i32 %max_in_7_read)" [Multiplexor/top.cpp:64]   --->   Operation 121 'call' 'call_ret1' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 8.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.41>
ST_2 : Operation 122 [1/2] (3.17ns)   --->   "%max_ret = call fastcc i32 @max(i32 %max_in_0_read_1, i32 %max_in_1_read_1, i32 %max_in_2_read_1, i32 %max_in_3_read_1, i32 %max_in_4_read_1, i32 %max_in_5_read_1, i32 %max_in_6_read_1, i32 %max_in_7_read_1)" [Multiplexor/top.cpp:60]   --->   Operation 122 'call' 'max_ret' <Predicate = (mode_read == 10)> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_out, i32 %max_ret)" [Multiplexor/top.cpp:60]   --->   Operation 123 'write' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:61]   --->   Operation 124 'br' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_2 : Operation 125 [1/2] (4.99ns)   --->   "%op2_V_assign_3_s = call fastcc i8 @mux_onehot_if(i8 %mux_in_0_V_read_3, i8 %mux_in_1_V_read_3, i8 %mux_in_2_V_read_2, i8 %mux_in_3_V_read_2, i8 %mux_in_4_V_read_2, i8 %mux_in_5_V_read_2, i8 %mux_in_6_V_read_2, i8 %mux_in_7_V_read_2, i8 %mux_sel_onehot_V_rea)" [Multiplexor/top.cpp:48]   --->   Operation 125 'call' 'op2_V_assign_3_s' <Predicate = (mode_read == 7)> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %op2_V_assign_3_s)" [Multiplexor/top.cpp:48]   --->   Operation 126 'write' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:49]   --->   Operation 127 'br' <Predicate = (mode_read == 7)> <Delay = 0.00>
ST_2 : Operation 128 [1/2] (5.49ns)   --->   "%call_ret = call fastcc { i1, i5 } @leading_ones_log2(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:28]   --->   Operation 128 'call' 'call_ret' <Predicate = (mode_read == 2)> <Delay = 5.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue { i1, i5 } %call_ret, 0" [Multiplexor/top.cpp:28]   --->   Operation 129 'extractvalue' 'tmp_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%leadone_out_V_ret = extractvalue { i1, i5 } %call_ret, 1" [Multiplexor/top.cpp:28]   --->   Operation 130 'extractvalue' 'leadone_out_V_ret' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret)" [Multiplexor/top.cpp:28]   --->   Operation 131 'write' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_2)" [Multiplexor/top.cpp:28]   --->   Operation 132 'write' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:29]   --->   Operation 133 'br' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_2 : Operation 134 [1/2] (1.21ns)   --->   "%call_ret3 = call fastcc { i1, i5 } @leading_ones_brutefo(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:24]   --->   Operation 134 'call' 'call_ret3' <Predicate = (mode_read == 1)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue { i1, i5 } %call_ret3, 0" [Multiplexor/top.cpp:24]   --->   Operation 135 'extractvalue' 'tmp_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%leadone_out_V_ret2 = extractvalue { i1, i5 } %call_ret3, 1" [Multiplexor/top.cpp:24]   --->   Operation 136 'extractvalue' 'leadone_out_V_ret2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret2)" [Multiplexor/top.cpp:24]   --->   Operation 137 'write' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_1)" [Multiplexor/top.cpp:24]   --->   Operation 138 'write' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:25]   --->   Operation 139 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 140 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i1, i5 } @leading_ones(i32 %leadone_in_V_read)" [Multiplexor/top.cpp:20]   --->   Operation 140 'call' 'call_ret4' <Predicate = (mode_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp = extractvalue { i1, i5 } %call_ret4, 0" [Multiplexor/top.cpp:20]   --->   Operation 141 'extractvalue' 'tmp' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%leadone_out_V_ret4 = extractvalue { i1, i5 } %call_ret4, 1" [Multiplexor/top.cpp:20]   --->   Operation 142 'extractvalue' 'leadone_out_V_ret4' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret4)" [Multiplexor/top.cpp:20]   --->   Operation 143 'write' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp)" [Multiplexor/top.cpp:20]   --->   Operation 144 'write' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:21]   --->   Operation 145 'br' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_2 : Operation 146 [1/2] (8.41ns)   --->   "%call_ret1 = call fastcc i32 @max_algorithmic(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_6_read, i32 %max_in_7_read)" [Multiplexor/top.cpp:64]   --->   Operation 146 'call' 'call_ret1' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 8.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_out, i32 %call_ret1)" [Multiplexor/top.cpp:64]   --->   Operation 147 'write' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br label %13" [Multiplexor/top.cpp:65]   --->   Operation 148 'br' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [Multiplexor/top.cpp:67]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ leadone_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leadone_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ leadone_ret]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_in_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_sel_onehot_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_sel0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_sel1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_ret_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_in_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
spectopmodule_ln0    (spectopmodule) [ 000]
mode_read            (read         ) [ 011]
mux_s_read           (read         ) [ 000]
mux_sel1_V_read      (read         ) [ 000]
mux_sel0_V_read      (read         ) [ 000]
mux_sel_onehot_V_rea (read         ) [ 001]
leadone_in_V_read    (read         ) [ 001]
switch_ln18          (switch       ) [ 000]
max_in_0_read_1      (read         ) [ 001]
max_in_1_read_1      (read         ) [ 001]
max_in_2_read_1      (read         ) [ 001]
max_in_3_read_1      (read         ) [ 001]
max_in_4_read_1      (read         ) [ 001]
max_in_5_read_1      (read         ) [ 001]
max_in_6_read_1      (read         ) [ 001]
max_in_7_read_1      (read         ) [ 001]
mux_in_0_V_read_5    (read         ) [ 000]
mux_in_1_V_read_5    (read         ) [ 000]
mux_in_2_V_read_4    (read         ) [ 000]
mux_in_3_V_read_4    (read         ) [ 000]
mux_in_4_V_read_4    (read         ) [ 000]
mux_in_5_V_read_4    (read         ) [ 000]
mux_in_6_V_read_4    (read         ) [ 000]
mux_in_7_V_read_4    (read         ) [ 000]
op2_V_assign_5_s     (call         ) [ 000]
write_ln56           (write        ) [ 000]
br_ln57              (br           ) [ 000]
mux_in_0_V_read_4    (read         ) [ 000]
mux_in_1_V_read_4    (read         ) [ 000]
mux_in_2_V_read_3    (read         ) [ 000]
mux_in_3_V_read_3    (read         ) [ 000]
mux_in_4_V_read_3    (read         ) [ 000]
mux_in_5_V_read_3    (read         ) [ 000]
mux_in_6_V_read_3    (read         ) [ 000]
mux_in_7_V_read_3    (read         ) [ 000]
op2_V_assign_4_s     (call         ) [ 000]
write_ln52           (write        ) [ 000]
br_ln53              (br           ) [ 000]
mux_in_0_V_read_3    (read         ) [ 001]
mux_in_1_V_read_3    (read         ) [ 001]
mux_in_2_V_read_2    (read         ) [ 001]
mux_in_3_V_read_2    (read         ) [ 001]
mux_in_4_V_read_2    (read         ) [ 001]
mux_in_5_V_read_2    (read         ) [ 001]
mux_in_6_V_read_2    (read         ) [ 001]
mux_in_7_V_read_2    (read         ) [ 001]
mux_in_0_V_read_2    (read         ) [ 000]
mux_in_1_V_read_2    (read         ) [ 000]
mux_in_2_V_read_1    (read         ) [ 000]
mux_in_3_V_read_1    (read         ) [ 000]
mux_in_4_V_read_1    (read         ) [ 000]
mux_in_5_V_read_1    (read         ) [ 000]
mux_in_6_V_read_1    (read         ) [ 000]
mux_in_7_V_read_1    (read         ) [ 000]
op2_V_assign_2_s     (call         ) [ 000]
write_ln44           (write        ) [ 000]
br_ln45              (br           ) [ 000]
mux_in_0_V_read_1    (read         ) [ 000]
mux_in_1_V_read_1    (read         ) [ 000]
mux_in_2_V_read      (read         ) [ 000]
mux_in_3_V_read      (read         ) [ 000]
mux_in_4_V_read      (read         ) [ 000]
mux_in_5_V_read      (read         ) [ 000]
mux_in_6_V_read      (read         ) [ 000]
mux_in_7_V_read      (read         ) [ 000]
op2_V_assign_1_s     (call         ) [ 000]
write_ln40           (write        ) [ 000]
br_ln41              (br           ) [ 000]
mux_in_0_V_read      (read         ) [ 000]
mux_in_1_V_read      (read         ) [ 000]
op2_V_assign_s       (call         ) [ 000]
write_ln36           (write        ) [ 000]
br_ln37              (br           ) [ 000]
call_ret7            (call         ) [ 000]
tmp_3                (extractvalue ) [ 000]
leadone_out_V_ret5   (extractvalue ) [ 000]
write_ln32           (write        ) [ 000]
write_ln32           (write        ) [ 000]
br_ln33              (br           ) [ 000]
max_in_0_read        (read         ) [ 001]
max_in_1_read        (read         ) [ 001]
max_in_2_read        (read         ) [ 001]
max_in_3_read        (read         ) [ 001]
max_in_4_read        (read         ) [ 001]
max_in_5_read        (read         ) [ 001]
max_in_6_read        (read         ) [ 001]
max_in_7_read        (read         ) [ 001]
max_ret              (call         ) [ 000]
write_ln60           (write        ) [ 000]
br_ln61              (br           ) [ 000]
op2_V_assign_3_s     (call         ) [ 000]
write_ln48           (write        ) [ 000]
br_ln49              (br           ) [ 000]
call_ret             (call         ) [ 000]
tmp_2                (extractvalue ) [ 000]
leadone_out_V_ret    (extractvalue ) [ 000]
write_ln28           (write        ) [ 000]
write_ln28           (write        ) [ 000]
br_ln29              (br           ) [ 000]
call_ret3            (call         ) [ 000]
tmp_1                (extractvalue ) [ 000]
leadone_out_V_ret2   (extractvalue ) [ 000]
write_ln24           (write        ) [ 000]
write_ln24           (write        ) [ 000]
br_ln25              (br           ) [ 000]
call_ret4            (call         ) [ 000]
tmp                  (extractvalue ) [ 000]
leadone_out_V_ret4   (extractvalue ) [ 000]
write_ln20           (write        ) [ 000]
write_ln20           (write        ) [ 000]
br_ln21              (br           ) [ 000]
call_ret1            (call         ) [ 000]
write_ln64           (write        ) [ 000]
br_ln65              (br           ) [ 000]
ret_ln67             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="leadone_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leadone_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="leadone_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leadone_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="leadone_ret">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leadone_ret"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mux_in_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mux_in_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mux_in_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mux_in_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mux_in_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mux_in_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mux_in_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_in_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_sel_onehot_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_sel_onehot_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_sel0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_sel0_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mux_sel1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_sel1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mux_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mux_ret_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_ret_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_in_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_in_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="max_in_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="max_in_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_in_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="max_in_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="max_in_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="max_in_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="max_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mode">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_binary_opt"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_binary2onehot_op"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_onehot_if"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_onehot"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_binary"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_2to1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones_templat"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones_log2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones_brutefo"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_algorithmic"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="mode_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mux_s_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_s_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mux_sel1_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_sel1_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mux_sel0_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_sel0_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mux_sel_onehot_V_rea_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_sel_onehot_V_rea/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="leadone_in_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leadone_in_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_0_read_1/1 max_in_0_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_1_read_1/1 max_in_1_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_2_read_1/1 max_in_2_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_3_read_1/1 max_in_3_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_4_read_1/1 max_in_4_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_5_read_1/1 max_in_5_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_6_read_1/1 max_in_6_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_in_7_read_1/1 max_in_7_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_0_V_read_5/1 mux_in_0_V_read_4/1 mux_in_0_V_read_3/1 mux_in_0_V_read_2/1 mux_in_0_V_read_1/1 mux_in_0_V_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_1_V_read_5/1 mux_in_1_V_read_4/1 mux_in_1_V_read_3/1 mux_in_1_V_read_2/1 mux_in_1_V_read_1/1 mux_in_1_V_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_2_V_read_4/1 mux_in_2_V_read_3/1 mux_in_2_V_read_2/1 mux_in_2_V_read_1/1 mux_in_2_V_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_3_V_read_4/1 mux_in_3_V_read_3/1 mux_in_3_V_read_2/1 mux_in_3_V_read_1/1 mux_in_3_V_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_4_V_read_4/1 mux_in_4_V_read_3/1 mux_in_4_V_read_2/1 mux_in_4_V_read_1/1 mux_in_4_V_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_5_V_read_4/1 mux_in_5_V_read_3/1 mux_in_5_V_read_2/1 mux_in_5_V_read_1/1 mux_in_5_V_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_6_V_read_4/1 mux_in_6_V_read_3/1 mux_in_6_V_read_2/1 mux_in_6_V_read_1/1 mux_in_6_V_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_in_7_V_read_4/1 mux_in_7_V_read_3/1 mux_in_7_V_read_2/1 mux_in_7_V_read_1/1 mux_in_7_V_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/1 write_ln52/1 write_ln44/1 write_ln40/1 write_ln36/1 write_ln48/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/1 write_ln28/2 write_ln24/2 write_ln20/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/1 write_ln28/2 write_ln24/2 write_ln20/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 write_ln64/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_max_algorithmic_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="32" slack="0"/>
<pin id="289" dir="0" index="4" bw="32" slack="0"/>
<pin id="290" dir="0" index="5" bw="32" slack="0"/>
<pin id="291" dir="0" index="6" bw="32" slack="0"/>
<pin id="292" dir="0" index="7" bw="32" slack="0"/>
<pin id="293" dir="0" index="8" bw="32" slack="0"/>
<pin id="294" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_max_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="32" slack="0"/>
<pin id="310" dir="0" index="4" bw="32" slack="0"/>
<pin id="311" dir="0" index="5" bw="32" slack="0"/>
<pin id="312" dir="0" index="6" bw="32" slack="0"/>
<pin id="313" dir="0" index="7" bw="32" slack="0"/>
<pin id="314" dir="0" index="8" bw="32" slack="0"/>
<pin id="315" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_ret/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_mux_onehot_if_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="0" index="3" bw="8" slack="0"/>
<pin id="331" dir="0" index="4" bw="8" slack="0"/>
<pin id="332" dir="0" index="5" bw="8" slack="0"/>
<pin id="333" dir="0" index="6" bw="8" slack="0"/>
<pin id="334" dir="0" index="7" bw="8" slack="0"/>
<pin id="335" dir="0" index="8" bw="8" slack="0"/>
<pin id="336" dir="0" index="9" bw="8" slack="0"/>
<pin id="337" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_3_s/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="call_ret7_leading_ones_templat_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret7/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="op2_V_assign_2_s_mux_onehot_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="8" slack="0"/>
<pin id="360" dir="0" index="4" bw="8" slack="0"/>
<pin id="361" dir="0" index="5" bw="8" slack="0"/>
<pin id="362" dir="0" index="6" bw="8" slack="0"/>
<pin id="363" dir="0" index="7" bw="8" slack="0"/>
<pin id="364" dir="0" index="8" bw="8" slack="0"/>
<pin id="365" dir="0" index="9" bw="8" slack="0"/>
<pin id="366" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_2_s/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_leading_ones_brutefo_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_leading_ones_log2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="op2_V_assign_4_s_mux_binary2onehot_op_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="0" index="3" bw="8" slack="0"/>
<pin id="395" dir="0" index="4" bw="8" slack="0"/>
<pin id="396" dir="0" index="5" bw="8" slack="0"/>
<pin id="397" dir="0" index="6" bw="8" slack="0"/>
<pin id="398" dir="0" index="7" bw="8" slack="0"/>
<pin id="399" dir="0" index="8" bw="8" slack="0"/>
<pin id="400" dir="0" index="9" bw="3" slack="0"/>
<pin id="401" dir="0" index="10" bw="3" slack="0"/>
<pin id="402" dir="0" index="11" bw="1" slack="0"/>
<pin id="403" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_4_s/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_leading_ones_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="op2_V_assign_5_s_mux_binary_opt_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="8" slack="0"/>
<pin id="427" dir="0" index="3" bw="8" slack="0"/>
<pin id="428" dir="0" index="4" bw="8" slack="0"/>
<pin id="429" dir="0" index="5" bw="8" slack="0"/>
<pin id="430" dir="0" index="6" bw="8" slack="0"/>
<pin id="431" dir="0" index="7" bw="8" slack="0"/>
<pin id="432" dir="0" index="8" bw="8" slack="0"/>
<pin id="433" dir="0" index="9" bw="3" slack="0"/>
<pin id="434" dir="0" index="10" bw="3" slack="0"/>
<pin id="435" dir="0" index="11" bw="1" slack="0"/>
<pin id="436" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_5_s/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="op2_V_assign_1_s_mux_binary_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="0" index="3" bw="8" slack="0"/>
<pin id="455" dir="0" index="4" bw="8" slack="0"/>
<pin id="456" dir="0" index="5" bw="8" slack="0"/>
<pin id="457" dir="0" index="6" bw="8" slack="0"/>
<pin id="458" dir="0" index="7" bw="8" slack="0"/>
<pin id="459" dir="0" index="8" bw="8" slack="0"/>
<pin id="460" dir="0" index="9" bw="3" slack="0"/>
<pin id="461" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_1_s/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="op2_V_assign_s_mux_2to1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="0" index="3" bw="1" slack="0"/>
<pin id="478" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_s/1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_0_read_1 max_in_0_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_1_read_1 max_in_1_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_2_read_1 max_in_2_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_3_read_1 max_in_3_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_4_read_1 max_in_4_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_5_read_1 max_in_5_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_6_read_1 max_in_6_read "/>
</bind>
</comp>

<comp id="526" class="1005" name="reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_7_read_1 max_in_7_read "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="leadone_out_V_ret5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret5/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="leadone_out_V_ret_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="leadone_out_V_ret2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret2/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="leadone_out_V_ret4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret4/2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="mode_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="mux_sel_onehot_V_rea_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_sel_onehot_V_rea "/>
</bind>
</comp>

<comp id="581" class="1005" name="leadone_in_V_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="leadone_in_V_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="mux_in_0_V_read_3_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_0_V_read_3 "/>
</bind>
</comp>

<comp id="593" class="1005" name="mux_in_1_V_read_3_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_1_V_read_3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="mux_in_2_V_read_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_2_V_read_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mux_in_3_V_read_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_3_V_read_2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mux_in_4_V_read_2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_4_V_read_2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="mux_in_5_V_read_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_5_V_read_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="mux_in_6_V_read_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_6_V_read_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="mux_in_7_V_read_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mux_in_7_V_read_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="62" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="92" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="92" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="92" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="92" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="92" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="92" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="92" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="96" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="110" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="112" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="122" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="295"><net_src comp="284" pin="9"/><net_sink comp="277" pin=2"/></net>

<net id="296"><net_src comp="120" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="297"><net_src comp="160" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="298"><net_src comp="166" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="299"><net_src comp="172" pin="2"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="178" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="301"><net_src comp="184" pin="2"/><net_sink comp="284" pin=5"/></net>

<net id="302"><net_src comp="190" pin="2"/><net_sink comp="284" pin=6"/></net>

<net id="303"><net_src comp="196" pin="2"/><net_sink comp="284" pin=7"/></net>

<net id="304"><net_src comp="202" pin="2"/><net_sink comp="284" pin=8"/></net>

<net id="316"><net_src comp="305" pin="9"/><net_sink comp="277" pin=2"/></net>

<net id="317"><net_src comp="90" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="318"><net_src comp="160" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="319"><net_src comp="166" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="320"><net_src comp="172" pin="2"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="178" pin="2"/><net_sink comp="305" pin=4"/></net>

<net id="322"><net_src comp="184" pin="2"/><net_sink comp="305" pin=5"/></net>

<net id="323"><net_src comp="190" pin="2"/><net_sink comp="305" pin=6"/></net>

<net id="324"><net_src comp="196" pin="2"/><net_sink comp="305" pin=7"/></net>

<net id="325"><net_src comp="202" pin="2"/><net_sink comp="305" pin=8"/></net>

<net id="338"><net_src comp="326" pin="10"/><net_sink comp="256" pin=2"/></net>

<net id="339"><net_src comp="100" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="340"><net_src comp="208" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="341"><net_src comp="214" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="342"><net_src comp="220" pin="2"/><net_sink comp="326" pin=3"/></net>

<net id="343"><net_src comp="226" pin="2"/><net_sink comp="326" pin=4"/></net>

<net id="344"><net_src comp="232" pin="2"/><net_sink comp="326" pin=5"/></net>

<net id="345"><net_src comp="238" pin="2"/><net_sink comp="326" pin=6"/></net>

<net id="346"><net_src comp="244" pin="2"/><net_sink comp="326" pin=7"/></net>

<net id="347"><net_src comp="250" pin="2"/><net_sink comp="326" pin=8"/></net>

<net id="348"><net_src comp="148" pin="2"/><net_sink comp="326" pin=9"/></net>

<net id="353"><net_src comp="108" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="154" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="367"><net_src comp="102" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="368"><net_src comp="208" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="369"><net_src comp="214" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="370"><net_src comp="220" pin="2"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="226" pin="2"/><net_sink comp="355" pin=4"/></net>

<net id="372"><net_src comp="232" pin="2"/><net_sink comp="355" pin=5"/></net>

<net id="373"><net_src comp="238" pin="2"/><net_sink comp="355" pin=6"/></net>

<net id="374"><net_src comp="244" pin="2"/><net_sink comp="355" pin=7"/></net>

<net id="375"><net_src comp="250" pin="2"/><net_sink comp="355" pin=8"/></net>

<net id="376"><net_src comp="148" pin="2"/><net_sink comp="355" pin=9"/></net>

<net id="377"><net_src comp="355" pin="10"/><net_sink comp="256" pin=2"/></net>

<net id="382"><net_src comp="116" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="154" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="114" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="154" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="404"><net_src comp="98" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="208" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="406"><net_src comp="214" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="407"><net_src comp="220" pin="2"/><net_sink comp="390" pin=3"/></net>

<net id="408"><net_src comp="226" pin="2"/><net_sink comp="390" pin=4"/></net>

<net id="409"><net_src comp="232" pin="2"/><net_sink comp="390" pin=5"/></net>

<net id="410"><net_src comp="238" pin="2"/><net_sink comp="390" pin=6"/></net>

<net id="411"><net_src comp="244" pin="2"/><net_sink comp="390" pin=7"/></net>

<net id="412"><net_src comp="250" pin="2"/><net_sink comp="390" pin=8"/></net>

<net id="413"><net_src comp="142" pin="2"/><net_sink comp="390" pin=9"/></net>

<net id="414"><net_src comp="136" pin="2"/><net_sink comp="390" pin=10"/></net>

<net id="415"><net_src comp="130" pin="2"/><net_sink comp="390" pin=11"/></net>

<net id="416"><net_src comp="390" pin="12"/><net_sink comp="256" pin=2"/></net>

<net id="421"><net_src comp="118" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="154" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="437"><net_src comp="94" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="208" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="214" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="440"><net_src comp="220" pin="2"/><net_sink comp="423" pin=3"/></net>

<net id="441"><net_src comp="226" pin="2"/><net_sink comp="423" pin=4"/></net>

<net id="442"><net_src comp="232" pin="2"/><net_sink comp="423" pin=5"/></net>

<net id="443"><net_src comp="238" pin="2"/><net_sink comp="423" pin=6"/></net>

<net id="444"><net_src comp="244" pin="2"/><net_sink comp="423" pin=7"/></net>

<net id="445"><net_src comp="250" pin="2"/><net_sink comp="423" pin=8"/></net>

<net id="446"><net_src comp="142" pin="2"/><net_sink comp="423" pin=9"/></net>

<net id="447"><net_src comp="136" pin="2"/><net_sink comp="423" pin=10"/></net>

<net id="448"><net_src comp="130" pin="2"/><net_sink comp="423" pin=11"/></net>

<net id="449"><net_src comp="423" pin="12"/><net_sink comp="256" pin=2"/></net>

<net id="462"><net_src comp="104" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="463"><net_src comp="208" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="464"><net_src comp="214" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="465"><net_src comp="220" pin="2"/><net_sink comp="450" pin=3"/></net>

<net id="466"><net_src comp="226" pin="2"/><net_sink comp="450" pin=4"/></net>

<net id="467"><net_src comp="232" pin="2"/><net_sink comp="450" pin=5"/></net>

<net id="468"><net_src comp="238" pin="2"/><net_sink comp="450" pin=6"/></net>

<net id="469"><net_src comp="244" pin="2"/><net_sink comp="450" pin=7"/></net>

<net id="470"><net_src comp="250" pin="2"/><net_sink comp="450" pin=8"/></net>

<net id="471"><net_src comp="142" pin="2"/><net_sink comp="450" pin=9"/></net>

<net id="472"><net_src comp="450" pin="10"/><net_sink comp="256" pin=2"/></net>

<net id="479"><net_src comp="106" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="208" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="214" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="130" pin="2"/><net_sink comp="473" pin=3"/></net>

<net id="483"><net_src comp="473" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="487"><net_src comp="160" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="493"><net_src comp="166" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="499"><net_src comp="172" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="505"><net_src comp="178" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="511"><net_src comp="184" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="284" pin=5"/></net>

<net id="517"><net_src comp="190" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="523"><net_src comp="196" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="305" pin=7"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="284" pin=7"/></net>

<net id="529"><net_src comp="202" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="305" pin=8"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="284" pin=8"/></net>

<net id="535"><net_src comp="349" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="540"><net_src comp="349" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="545"><net_src comp="384" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="550"><net_src comp="384" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="555"><net_src comp="378" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="560"><net_src comp="378" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="565"><net_src comp="417" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="570"><net_src comp="417" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="575"><net_src comp="124" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="148" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="326" pin=9"/></net>

<net id="584"><net_src comp="154" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="591"><net_src comp="208" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="596"><net_src comp="214" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="601"><net_src comp="220" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="326" pin=3"/></net>

<net id="606"><net_src comp="226" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="611"><net_src comp="232" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="326" pin=5"/></net>

<net id="616"><net_src comp="238" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="326" pin=6"/></net>

<net id="621"><net_src comp="244" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="326" pin=7"/></net>

<net id="626"><net_src comp="250" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="326" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: leadone_out_V | {1 2 }
	Port: leadone_ret | {1 2 }
	Port: mux_ret_V | {1 2 }
	Port: max_out | {2 }
 - Input state : 
	Port: top : leadone_in_V | {1 }
	Port: top : mux_in_0_V | {1 }
	Port: top : mux_in_1_V | {1 }
	Port: top : mux_in_2_V | {1 }
	Port: top : mux_in_3_V | {1 }
	Port: top : mux_in_4_V | {1 }
	Port: top : mux_in_5_V | {1 }
	Port: top : mux_in_6_V | {1 }
	Port: top : mux_in_7_V | {1 }
	Port: top : mux_sel_onehot_V | {1 }
	Port: top : mux_sel0_V | {1 }
	Port: top : mux_sel1_V | {1 }
	Port: top : mux_s | {1 }
	Port: top : max_in_0 | {1 }
	Port: top : max_in_1 | {1 }
	Port: top : max_in_2 | {1 }
	Port: top : max_in_3 | {1 }
	Port: top : max_in_4 | {1 }
	Port: top : max_in_5 | {1 }
	Port: top : max_in_6 | {1 }
	Port: top : max_in_7 | {1 }
	Port: top : mode | {1 }
  - Chain level:
	State 1
		write_ln56 : 1
		write_ln52 : 1
		write_ln44 : 1
		write_ln40 : 1
		write_ln36 : 1
		tmp_3 : 1
		leadone_out_V_ret5 : 1
		write_ln32 : 2
		write_ln32 : 2
	State 2
		write_ln60 : 1
		write_ln48 : 1
		tmp_2 : 1
		leadone_out_V_ret : 1
		write_ln28 : 2
		write_ln28 : 2
		tmp_1 : 1
		leadone_out_V_ret2 : 1
		write_ln24 : 2
		write_ln24 : 2
		tmp : 1
		leadone_out_V_ret4 : 1
		write_ln20 : 2
		write_ln20 : 2
		write_ln64 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |          grp_max_algorithmic_fu_284          |    0    |   268   |   444   |
|          |                grp_max_fu_305                |    0    |    64   |   350   |
|          |           grp_mux_onehot_if_fu_326           |    0    |    8    |   200   |
|          |     call_ret7_leading_ones_templat_fu_349    |    0    |    13   |   181   |
|          |      op2_V_assign_2_s_mux_onehot_fu_355      |    0    |    0    |   166   |
|   call   |        grp_leading_ones_brutefo_fu_378       |  6.1176 |    54   |    83   |
|          |         grp_leading_ones_log2_fu_384         |    0    |    11   |   116   |
|          | op2_V_assign_4_s_mux_binary2onehot_op_fu_390 |    0    |    0    |    98   |
|          |            grp_leading_ones_fu_417           |  2.668  |    12   |    49   |
|          |    op2_V_assign_5_s_mux_binary_opt_fu_423    |    0    |    0    |    48   |
|          |      op2_V_assign_1_s_mux_binary_fu_450      |    0    |    0    |    45   |
|          |        op2_V_assign_s_mux_2to1_fu_473        |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|          |             mode_read_read_fu_124            |    0    |    0    |    0    |
|          |            mux_s_read_read_fu_130            |    0    |    0    |    0    |
|          |          mux_sel1_V_read_read_fu_136         |    0    |    0    |    0    |
|          |          mux_sel0_V_read_read_fu_142         |    0    |    0    |    0    |
|          |       mux_sel_onehot_V_rea_read_fu_148       |    0    |    0    |    0    |
|          |         leadone_in_V_read_read_fu_154        |    0    |    0    |    0    |
|          |                grp_read_fu_160               |    0    |    0    |    0    |
|          |                grp_read_fu_166               |    0    |    0    |    0    |
|          |                grp_read_fu_172               |    0    |    0    |    0    |
|          |                grp_read_fu_178               |    0    |    0    |    0    |
|   read   |                grp_read_fu_184               |    0    |    0    |    0    |
|          |                grp_read_fu_190               |    0    |    0    |    0    |
|          |                grp_read_fu_196               |    0    |    0    |    0    |
|          |                grp_read_fu_202               |    0    |    0    |    0    |
|          |                grp_read_fu_208               |    0    |    0    |    0    |
|          |                grp_read_fu_214               |    0    |    0    |    0    |
|          |                grp_read_fu_220               |    0    |    0    |    0    |
|          |                grp_read_fu_226               |    0    |    0    |    0    |
|          |                grp_read_fu_232               |    0    |    0    |    0    |
|          |                grp_read_fu_238               |    0    |    0    |    0    |
|          |                grp_read_fu_244               |    0    |    0    |    0    |
|          |                grp_read_fu_250               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               grp_write_fu_256               |    0    |    0    |    0    |
|   write  |               grp_write_fu_263               |    0    |    0    |    0    |
|          |               grp_write_fu_270               |    0    |    0    |    0    |
|          |               grp_write_fu_277               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_3_fu_532                 |    0    |    0    |    0    |
|          |           leadone_out_V_ret5_fu_537          |    0    |    0    |    0    |
|          |                 tmp_2_fu_542                 |    0    |    0    |    0    |
|extractvalue|           leadone_out_V_ret_fu_547           |    0    |    0    |    0    |
|          |                 tmp_1_fu_552                 |    0    |    0    |    0    |
|          |           leadone_out_V_ret2_fu_557          |    0    |    0    |    0    |
|          |                  tmp_fu_562                  |    0    |    0    |    0    |
|          |           leadone_out_V_ret4_fu_567          |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  8.7856 |   430   |   1788  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  leadone_in_V_read_reg_581 |   32   |
|      mode_read_reg_572     |   32   |
|  mux_in_0_V_read_3_reg_588 |    8   |
|  mux_in_1_V_read_3_reg_593 |    8   |
|  mux_in_2_V_read_2_reg_598 |    8   |
|  mux_in_3_V_read_2_reg_603 |    8   |
|  mux_in_4_V_read_2_reg_608 |    8   |
|  mux_in_5_V_read_2_reg_613 |    8   |
|  mux_in_6_V_read_2_reg_618 |    8   |
|  mux_in_7_V_read_2_reg_623 |    8   |
|mux_sel_onehot_V_rea_reg_576|    8   |
|           reg_484          |   32   |
|           reg_490          |   32   |
|           reg_496          |   32   |
|           reg_502          |   32   |
|           reg_508          |   32   |
|           reg_514          |   32   |
|           reg_520          |   32   |
|           reg_526          |   32   |
+----------------------------+--------+
|            Total           |   392  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_256        |  p2  |   6  |   8  |   48   ||    33   |
|         grp_write_fu_263        |  p2  |   4  |   5  |   20   ||    21   |
|         grp_write_fu_270        |  p2  |   4  |   1  |    4   ||    21   |
|         grp_write_fu_277        |  p2  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p2  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p3  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p4  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p5  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p6  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p7  |   2  |  32  |   64   ||    9    |
|    grp_max_algorithmic_fu_284   |  p8  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p2  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p3  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p4  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p5  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p6  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p7  |   2  |  32  |   64   ||    9    |
|          grp_max_fu_305         |  p8  |   2  |  32  |   64   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p2  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p3  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p4  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p5  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p6  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p7  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p8  |   2  |   8  |   16   ||    9    |
|     grp_mux_onehot_if_fu_326    |  p9  |   2  |   8  |   16   ||    9    |
| grp_leading_ones_brutefo_fu_378 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_leading_ones_log2_fu_384  |  p1  |   2  |  32  |   64   ||    9    |
|     grp_leading_ones_fu_417     |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  1496  ||  56.974 ||   336   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |   430  |  1788  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   56   |    -   |   336  |
|  Register |    -   |   392  |    -   |
+-----------+--------+--------+--------+
|   Total   |   65   |   822  |  2124  |
+-----------+--------+--------+--------+
