// Seed: 2162100185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_6;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input tri id_6
    , id_16,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    inout logic id_11,
    output supply1 id_12,
    output supply0 id_13
    , id_17,
    output uwire id_14
);
  initial id_11 = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16
  );
endmodule
