

================================================================
== Vitis HLS Report for 'backprop_Pipeline_RELU_loop1'
================================================================
* Date:           Wed Aug  6 20:24:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.531 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.760 us|  0.760 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_loop1  |       93|       93|        31|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_15 = alloca i32 1" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368]   --->   Operation 34 'alloca' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln34 = store i7 0, i7 %i_15" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368]   --->   Operation 35 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = load i7 %i_15" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 37 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln36 = icmp_eq  i7 %i, i7 64" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 38 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln36 = add i7 %i, i7 1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 40 'add' 'add_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.i.split, void %RELU.exit.exitStub" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 41 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 42 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%activations1_addr = getelementptr i64 %activations1, i64 0, i64 %zext_ln36" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 43 'getelementptr' 'activations1_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.71ns)   --->   "%activations1_load = load i6 %activations1_addr" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 44 'load' 'activations1_load' <Predicate = (!icmp_ln36)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln34 = store i7 %add_ln36, i7 %i_15" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368]   --->   Operation 45 'store' 'store_ln34' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 46 [1/2] (0.71ns)   --->   "%activations1_load = load i6 %activations1_addr" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 46 'load' 'activations1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 47 [4/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 47 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 48 [3/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 48 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %activations1_load" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 49 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.28ns)   --->   "%xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 50 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %xor_ln39" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 51 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [10/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 52 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.24>
ST_4 : Operation 53 [2/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 53 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [9/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 54 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 55 [1/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 55 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [8/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 56 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 57 [4/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 57 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [7/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 58 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 59 [3/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 59 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [6/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 60 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 61 [2/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 61 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [5/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 62 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 63 [1/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 63 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%dactivations1_addr = getelementptr i64 %dactivations1, i64 0, i64 %zext_ln36" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 64 'getelementptr' 'dactivations1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.71ns)   --->   "%store_ln38 = store i64 %mul_i, i6 %dactivations1_addr" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 65 'store' 'store_ln38' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 66 [4/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 66 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 67 [3/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 67 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 68 [2/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 68 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.24>
ST_12 : Operation 69 [1/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 69 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 70 [4/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 70 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 71 [3/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 71 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 72 [2/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 72 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 73 [1/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 73 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.22>
ST_17 : Operation 74 [14/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 74 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.22>
ST_18 : Operation 75 [13/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 75 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.22>
ST_19 : Operation 76 [12/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 76 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.22>
ST_20 : Operation 77 [11/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 77 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.22>
ST_21 : Operation 78 [10/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 78 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 79 [9/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 79 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 80 [8/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 80 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.22>
ST_24 : Operation 81 [7/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 81 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.22>
ST_25 : Operation 82 [6/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 82 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.22>
ST_26 : Operation 83 [5/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 83 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.22>
ST_27 : Operation 84 [4/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 84 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.22>
ST_28 : Operation 85 [3/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 85 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.22>
ST_29 : Operation 86 [2/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 86 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.22>
ST_30 : Operation 87 [1/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 87 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.71>
ST_31 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368]   --->   Operation 88 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 89 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 90 [1/1] (0.71ns)   --->   "%store_ln39 = store i64 %div_i, i6 %activations1_addr" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 90 'store' 'store_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_31 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 91 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.480ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln34', data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368 [4]  (0.387 ns)
	'load' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368) on local variable 'i', data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368 [7]  (0.000 ns)
	'add' operation 7 bit ('add_ln36', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368) [10]  (0.706 ns)
	'store' operation 0 bit ('store_ln34', data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368) of variable 'add_ln36', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368 on local variable 'i', data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:368 [29]  (0.387 ns)

 <State 2>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('activations1_load', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368) on array 'activations1' [17]  (0.714 ns)
	'dsub' operation 64 bit ('sub_i', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368) [18]  (4.334 ns)

 <State 3>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln39', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [23]  (0.289 ns)
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 4>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 5>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 6>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 7>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 8>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 9>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 10>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 11>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 12>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [25]  (5.242 ns)

 <State 13>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [26]  (4.334 ns)

 <State 14>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [26]  (4.334 ns)

 <State 15>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [26]  (4.334 ns)

 <State 16>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [26]  (4.334 ns)

 <State 17>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 18>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 19>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 20>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 21>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 22>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 23>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 24>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 25>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 26>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 27>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 28>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 29>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 30>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [27]  (5.222 ns)

 <State 31>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) of variable 'div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368 on array 'activations1' [28]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
