Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jan  8 14:55:22 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Mayo_keygen_wrapper_timing_summary_routed.rpt -pb Mayo_keygen_wrapper_timing_summary_routed.pb -rpx Mayo_keygen_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Mayo_keygen_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                70959        0.031        0.000                      0                70959        3.750        0.000                       0                 22780  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.007        0.000                      0                67792        0.031        0.000                      0                67792        3.750        0.000                       0                 22780  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.946        0.000                      0                 3167        0.642        0.000                      0                 3167  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[29][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 3.793ns (40.277%)  route 5.624ns (59.723%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.628    11.503    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.627 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1/O
                         net (fo=32, routed)          1.101    12.728    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1_n_0
    SLICE_X90Y47         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[29][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.623    12.802    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X90Y47         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[29][14]/C
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X90Y47         FDRE (Setup_fdre_C_D)       -0.028    12.735    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[29][14]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[26][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 3.793ns (40.724%)  route 5.521ns (59.276%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.628    11.503    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.627 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1/O
                         net (fo=32, routed)          0.997    12.624    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1_n_0
    SLICE_X83Y44         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[26][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.562    12.741    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X83Y44         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[26][14]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X83Y44         FDRE (Setup_fdre_C_D)       -0.067    12.635    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[26][14]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[22][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 3.793ns (40.582%)  route 5.554ns (59.418%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.628    11.503    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.627 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1/O
                         net (fo=32, routed)          1.030    12.657    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1_n_0
    SLICE_X86Y41         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[22][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.562    12.741    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X86Y41         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[22][14]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y41         FDRE (Setup_fdre_C_D)       -0.016    12.686    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[22][14]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[7][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.793ns (40.931%)  route 5.474ns (59.069%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.628    11.503    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.627 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1/O
                         net (fo=32, routed)          0.950    12.577    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1_n_0
    SLICE_X85Y46         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.562    12.741    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X85Y46         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[7][14]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X85Y46         FDRE (Setup_fdre_C_D)       -0.095    12.607    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[7][14]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 3.793ns (40.724%)  route 5.521ns (59.276%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.628    11.503    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.627 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1/O
                         net (fo=32, routed)          0.998    12.625    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1_n_0
    SLICE_X86Y49         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.564    12.743    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X86Y49         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][14]/C
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X86Y49         FDRE (Setup_fdre_C_D)       -0.045    12.659    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][14]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 3.793ns (40.954%)  route 5.469ns (59.046%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.623    11.498    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X89Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.622 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][46]_i_1/O
                         net (fo=32, routed)          0.950    12.572    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/p_1_in[46]
    SLICE_X84Y45         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.562    12.741    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X84Y45         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][46]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)       -0.095    12.607    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][46]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[17][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 3.793ns (40.749%)  route 5.515ns (59.251%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.628    11.503    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.627 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1/O
                         net (fo=32, routed)          0.992    12.619    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][14]_i_1_n_0
    SLICE_X85Y47         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[17][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.563    12.743    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X85Y47         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[17][14]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X85Y47         FDRE (Setup_fdre_C_D)       -0.043    12.660    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[17][14]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 4.824ns (50.791%)  route 4.674ns (49.209%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.875     3.169    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.041 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.107    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.532 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.736     9.268    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_0[0]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.124     9.392 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=5, routed)           0.498     9.890    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[9]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.014 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_add_dout[9]_INST_0/O
                         net (fo=4, routed)           0.816    10.830    Mayo_keygen_i/mayo_add_vectors_0/U0/i_memc_dout[9]
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.124    10.954 r  Mayo_keygen_i/mayo_add_vectors_0/U0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    10.954    Mayo_keygen_i/mayo_add_vectors_0/U0/i__carry_i_3__7_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.487 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.487    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_inferred__8/i__carry_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.802 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_inferred__8/i__carry__0/O[3]
                         net (fo=1, routed)           0.558    12.360    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0019_out[7]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.307    12.667 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0[15]_i_1/O
                         net (fo=1, routed)           0.000    12.667    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_in[15]
    SLICE_X61Y77         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.526    12.705    Mayo_keygen_i/mayo_add_vectors_0/U0/i_clk
    SLICE_X61Y77         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[15]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.032    12.712    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 4.831ns (50.634%)  route 4.710ns (49.366%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.875     3.169    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.041 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.107    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.532 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.736     9.268    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_0[0]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.124     9.392 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=5, routed)           0.498     9.890    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[9]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124    10.014 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_add_dout[9]_INST_0/O
                         net (fo=4, routed)           0.816    10.830    Mayo_keygen_i/mayo_add_vectors_0/U0/i_memc_dout[9]
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.124    10.954 r  Mayo_keygen_i/mayo_add_vectors_0/U0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    10.954    Mayo_keygen_i/mayo_add_vectors_0/U0/i__carry_i_3__7_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.487 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.487    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_inferred__8/i__carry_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.810 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_inferred__8/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    12.404    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0019_out[5]
    SLICE_X62Y80         LUT5 (Prop_lut5_I0_O)        0.306    12.710 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0[13]_i_1/O
                         net (fo=1, routed)           0.000    12.710    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp00_in[13]
    SLICE_X62Y80         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.529    12.708    Mayo_keygen_i/mayo_add_vectors_0/U0/i_clk
    SLICE_X62Y80         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[13]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.081    12.764    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 3.793ns (41.101%)  route 5.435ns (58.899%))
  Logic Levels:           5  (LUT2=2 LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       2.016     3.310    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.287     8.960    Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14][0]
    SLICE_X86Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.084 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.894     9.977    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[14]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.101 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[14]_INST_0/O
                         net (fo=1, routed)           0.649    10.751    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[14]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124    10.875 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[14]_INST_0/O
                         net (fo=2, routed)           0.623    11.498    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[14]
    SLICE_X89Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.622 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][46]_i_1/O
                         net (fo=32, routed)          0.917    12.539    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/p_1_in[46]
    SLICE_X87Y46         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.563    12.743    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X87Y46         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][46]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X87Y46         FDRE (Setup_fdre_C_D)       -0.095    12.608    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][46]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/mayo_sample_oil_space_0/U0/s_oil_space_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_din_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.762%)  route 0.180ns (46.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.548     0.884    Mayo_keygen_i/mayo_sample_oil_space_0/U0/i_clk
    SLICE_X50Y64         FDRE                                         r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/s_oil_space_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/s_oil_space_reg[22]/Q
                         net (fo=1, routed)           0.180     1.227    Mayo_keygen_i/mayo_sample_oil_space_0/U0/s_oil_space[22]
    SLICE_X49Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_din[22]_i_1/O
                         net (fo=1, routed)           0.000     1.272    Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_din[22]_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_din_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.819     1.185    Mayo_keygen_i/mayo_sample_oil_space_0/U0/i_clk
    SLICE_X49Y64         FDRE                                         r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_din_reg[22]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     1.241    Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_din_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][2][40]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[488]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.490%)  route 0.297ns (61.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.583     0.919    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X81Y94         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][2][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][2][40]/Q
                         net (fo=2, routed)           0.297     1.357    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[511]_0[40]
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.402 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[488]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[488]_i_1_n_0
    SLICE_X87Y101        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.940     1.306    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X87Y101        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[488]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X87Y101        FDCE (Hold_fdce_C_D)         0.091     1.362    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[488]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[671]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.857%)  route 0.303ns (59.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.579     0.915    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X66Y93         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164     1.079 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][31]/Q
                         net (fo=2, routed)           0.303     1.381    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[703]_0[31]
    SLICE_X62Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.426 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[671]_i_1/O
                         net (fo=1, routed)           0.000     1.426    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[671]_i_1_n_0
    SLICE_X62Y101        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[671]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.935     1.301    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X62Y101        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[671]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y101        FDCE (Hold_fdce_C_D)         0.120     1.386    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[671]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[700]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[636]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.880%)  route 0.278ns (57.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.580     0.916    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X66Y99         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[700]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     1.080 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[700]/Q
                         net (fo=3, routed)           0.278     1.358    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/p_1_in3361_in
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.403 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[636]_i_1/O
                         net (fo=1, routed)           0.000     1.403    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[636]_i_1_n_0
    SLICE_X80Y100        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.939     1.305    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X80Y100        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[636]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X80Y100        FDCE (Hold_fdce_C_D)         0.091     1.361    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[636]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[509]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[445]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.830%)  route 0.316ns (60.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.605     0.941    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X90Y91         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[509]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y91         FDCE (Prop_fdce_C_Q)         0.164     1.105 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[509]/Q
                         net (fo=3, routed)           0.316     1.420    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/p_1_in2410_in
    SLICE_X92Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.465 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[445]_i_1/O
                         net (fo=1, routed)           0.000     1.465    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[445]_i_1_n_0
    SLICE_X92Y100        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.963     1.329    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X92Y100        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[445]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X92Y100        FDCE (Hold_fdce_C_D)         0.121     1.415    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[445]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/mayo_add_vectors_0/U0/tmp2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_add_vectors_0/U0/bram1a_reg[o][o_din][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.422%)  route 0.223ns (54.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.548     0.884    Mayo_keygen_i/mayo_add_vectors_0/U0/i_clk
    SLICE_X52Y65         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  Mayo_keygen_i/mayo_add_vectors_0/U0/tmp2_reg[1]/Q
                         net (fo=2, routed)           0.223     1.248    Mayo_keygen_i/mayo_add_vectors_0/U0/tmp2_reg_n_0_[1]
    SLICE_X49Y62         LUT5 (Prop_lut5_I2_O)        0.045     1.293 r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram1a[o][o_din][1]_i_1/O
                         net (fo=1, routed)           0.000     1.293    Mayo_keygen_i/mayo_add_vectors_0/U0/bram1a[o][o_din][1]_i_1_n_0
    SLICE_X49Y62         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram1a_reg[o][o_din][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.820     1.186    Mayo_keygen_i/mayo_add_vectors_0/U0/i_clk
    SLICE_X49Y62         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram1a_reg[o][o_din][1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.091     1.242    Mayo_keygen_i/mayo_add_vectors_0/U0/bram1a_reg[o][o_din][1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.895%)  route 0.315ns (60.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.579     0.915    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X66Y94         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.164     1.079 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][32]/Q
                         net (fo=2, routed)           0.315     1.393    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[191]_0[32]
    SLICE_X58Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.438 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[160]_i_1/O
                         net (fo=1, routed)           0.000     1.438    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[160]_i_1_n_0
    SLICE_X58Y102        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.934     1.300    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X58Y102        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[160]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.120     1.385    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[160]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.419%)  route 0.232ns (52.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.563     0.899    Mayo_keygen_i/mayo_linear_combinat_0/U0/i_clk
    SLICE_X36Y47         FDRE                                         r  Mayo_keygen_i/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  Mayo_keygen_i/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[10]/Q
                         net (fo=1, routed)           0.232     1.294    Mayo_keygen_i/mayo_linear_combinat_0/U0/s_coeffs_addr[10]
    SLICE_X36Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.339 r  Mayo_keygen_i/mayo_linear_combinat_0/U0/bram0a[o][o_addr][10]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Mayo_keygen_i/mayo_linear_combinat_0/U0/bram0a[o][o_addr][10]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  Mayo_keygen_i/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.824     1.190    Mayo_keygen_i/mayo_linear_combinat_0/U0/i_clk
    SLICE_X36Y55         FDRE                                         r  Mayo_keygen_i/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][10]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.120     1.280    Mayo_keygen_i/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][10]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.000%)  route 0.317ns (63.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.583     0.919    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X88Y94         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][30]/Q
                         net (fo=2, routed)           0.317     1.376    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[191]_0[30]
    SLICE_X87Y104        LUT5 (Prop_lut5_I0_O)        0.045     1.421 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[158]_i_1/O
                         net (fo=1, routed)           0.000     1.421    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[158]_i_1_n_0
    SLICE_X87Y104        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.939     1.305    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X87Y104        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[158]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X87Y104        FDCE (Hold_fdce_C_D)         0.091     1.361    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[158]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[676]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[612]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.091%)  route 0.236ns (55.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.550     0.886    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X52Y88         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[676]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[676]/Q
                         net (fo=3, routed)           0.236     1.262    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/p_1_in3289_in
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.307 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[612]_i_1/O
                         net (fo=1, routed)           0.000     1.307    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[612]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[612]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.824     1.190    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X49Y93         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[612]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.092     1.247    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[612]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y19  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y19  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y14  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y14  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y16  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y16  Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   Mayo_keygen_i/BRAM_big1/BIG_BRAM512KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y56  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y56  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y56  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y56  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y54  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y54  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y54  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y54  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y54  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y54  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y59  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y59  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y59  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y59  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y64  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y64  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y64  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y64  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y56  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y56  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[554]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 0.704ns (9.017%)  route 7.103ns (90.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.945    10.747    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y101       FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[554]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.858    13.037    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y101       FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[554]/C
                         clock pessimism              0.129    13.166    
                         clock uncertainty           -0.154    13.012    
    SLICE_X108Y101       FDCE (Recov_fdce_C_CLR)     -0.319    12.693    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[554]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[617]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 0.704ns (9.017%)  route 7.103ns (90.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.945    10.747    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y101       FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[617]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.858    13.037    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y101       FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[617]/C
                         clock pessimism              0.129    13.166    
                         clock uncertainty           -0.154    13.012    
    SLICE_X108Y101       FDCE (Recov_fdce_C_CLR)     -0.319    12.693    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[617]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[618]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 0.704ns (9.017%)  route 7.103ns (90.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.945    10.747    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y101       FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[618]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.858    13.037    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y101       FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[618]/C
                         clock pessimism              0.129    13.166    
                         clock uncertainty           -0.154    13.012    
    SLICE_X108Y101       FDCE (Recov_fdce_C_CLR)     -0.319    12.693    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[618]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[397]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 0.704ns (9.186%)  route 6.960ns (90.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.802    10.604    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y103       FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[397]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.857    13.036    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y103       FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[397]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.319    12.692    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[397]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[204]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.704ns (9.553%)  route 6.665ns (90.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.507    10.309    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X109Y98        FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[204]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.684    12.863    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X109Y98        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[204]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.433    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[204]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[489]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.704ns (9.553%)  route 6.665ns (90.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.507    10.309    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X109Y98        FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[489]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.684    12.863    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X109Y98        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[489]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.433    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[489]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[553]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.704ns (9.553%)  route 6.665ns (90.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.507    10.309    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X109Y98        FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[553]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.684    12.863    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X109Y98        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[553]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.433    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[553]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[657]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.704ns (9.553%)  route 6.665ns (90.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.507    10.309    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X109Y98        FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[657]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.684    12.863    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X109Y98        FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[657]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.433    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[657]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[205]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 0.704ns (9.378%)  route 6.803ns (90.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.645    10.447    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X104Y105       FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[205]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.783    12.962    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X104Y105       FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[205]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X104Y105       FDCE (Recov_fdce_C_CLR)     -0.319    12.618    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[205]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[269]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 0.704ns (9.378%)  route 6.803ns (90.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.646     2.940    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y85         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.009     4.405    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.529 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.149     4.678    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.802 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.645    10.447    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X104Y105       FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[269]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       1.783    12.962    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X104Y105       FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[269]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X104Y105       FDCE (Recov_fdce_C_CLR)     -0.319    12.618    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[269]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  2.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.231ns (28.660%)  route 0.575ns (71.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.368     1.685    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y75         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.804     1.170    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y75         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.231ns (28.660%)  route 0.575ns (71.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.368     1.685    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y75         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.804     1.170    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y75         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__0/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__3/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.231ns (28.660%)  route 0.575ns (71.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.368     1.685    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y75         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.804     1.170    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y75         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__3/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__3
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__5/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.231ns (28.660%)  route 0.575ns (71.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.368     1.685    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y75         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.804     1.170    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y75         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__5/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__5
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.731%)  route 0.667ns (74.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.460     1.776    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y84         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y84         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[198]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.731%)  route 0.667ns (74.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.460     1.776    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y84         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y84         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[198]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[198]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.731%)  route 0.667ns (74.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.460     1.776    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y84         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y84         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[196]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.731%)  route 0.667ns (74.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.460     1.776    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y84         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[196]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y84         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[196]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[260]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.731%)  route 0.667ns (74.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.460     1.776    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y84         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[260]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y84         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[260]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[260]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[324]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.731%)  route 0.667ns (74.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.543     0.879    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X48Y76         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.158     1.177    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.049     1.271    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.316 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.460     1.776    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y84         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[324]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22780, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y84         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[324]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[324]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.723    





