vhdl xil_defaultlib  \
"../../../bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/sim/top_bd_rst_ps7_0_100M_0.vhd" \
"../../../bd/top_bd/ip/top_bd_axi_emc_0_0/sim/top_bd_axi_emc_0_0.vhd" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_c78a_psr_aclk_0.vhd" \
"../../../bd/top_bd/ip/top_bd_rst_ps7_0_50M_0/sim/top_bd_rst_ps7_0_50M_0.vhd" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/sim/clk_and_rst_proc_sys_reset_0_0.vhd" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_bram_ctrl_0_0/sim/axi_intc_axi_bram_ctrl_0_0.vhd" \
"../../../bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/sim/axi_intc_axi_uartlite_0_0.vhd" \

nosort
