{
  "module_name": "patch_cs8409-tables.c",
  "hash_id": "7868f16df462ae0bf79bcf475f67a7193558caf3d00a88eb37b1c68160b4a6ab",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/hda/patch_cs8409-tables.c",
  "human_readable_source": "\n \n\n#include \"patch_cs8409.h\"\n\n \n\nstatic const DECLARE_TLV_DB_SCALE(cs42l42_dac_db_scale, CS42L42_HP_VOL_REAL_MIN * 100, 100, 1);\n\nstatic const DECLARE_TLV_DB_SCALE(cs42l42_adc_db_scale, CS42L42_AMIC_VOL_REAL_MIN * 100, 100, 1);\n\nconst struct snd_kcontrol_new cs42l42_dac_volume_mixer = {\n\t.iface = SNDRV_CTL_ELEM_IFACE_MIXER,\n\t.index = 0,\n\t.subdevice = (HDA_SUBDEV_AMP_FLAG | HDA_SUBDEV_NID_FLAG),\n\t.access = (SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ),\n\t.info = cs42l42_volume_info,\n\t.get = cs42l42_volume_get,\n\t.put = cs42l42_volume_put,\n\t.tlv = { .p = cs42l42_dac_db_scale },\n\t.private_value = HDA_COMPOSE_AMP_VAL_OFS(CS8409_PIN_ASP1_TRANSMITTER_A, 3, CS8409_CODEC0,\n\t\t\t HDA_OUTPUT, CS42L42_VOL_DAC) | HDA_AMP_VAL_MIN_MUTE\n};\n\nconst struct snd_kcontrol_new cs42l42_adc_volume_mixer = {\n\t.iface = SNDRV_CTL_ELEM_IFACE_MIXER,\n\t.index = 0,\n\t.subdevice = (HDA_SUBDEV_AMP_FLAG | HDA_SUBDEV_NID_FLAG),\n\t.access = (SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ),\n\t.info = cs42l42_volume_info,\n\t.get = cs42l42_volume_get,\n\t.put = cs42l42_volume_put,\n\t.tlv = { .p = cs42l42_adc_db_scale },\n\t.private_value = HDA_COMPOSE_AMP_VAL_OFS(CS8409_PIN_ASP1_RECEIVER_A, 1, CS8409_CODEC0,\n\t\t\t HDA_INPUT, CS42L42_VOL_ADC) | HDA_AMP_VAL_MIN_MUTE\n};\n\nconst struct hda_pcm_stream cs42l42_48k_pcm_analog_playback = {\n\t.rates = SNDRV_PCM_RATE_48000,  \n};\n\nconst struct hda_pcm_stream cs42l42_48k_pcm_analog_capture = {\n\t.rates = SNDRV_PCM_RATE_48000,  \n};\n\n \n\nconst struct hda_verb cs8409_cs42l42_init_verbs[] = {\n\t{ CS8409_PIN_AFG, AC_VERB_SET_GPIO_WAKE_MASK, 0x0018 },\t\t \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_PROC_STATE, 0x0001 },\t \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_COEF_INDEX, 0x0002 },\t \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_PROC_COEF,  0x0080 },\t \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_COEF_INDEX, 0x005b },\t \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_PROC_COEF,  0x0200 },\t \n\t{}  \n};\n\nstatic const struct hda_pintbl cs8409_cs42l42_pincfgs[] = {\n\t{ CS8409_PIN_ASP1_TRANSMITTER_A, 0x042120f0 },\t \n\t{ CS8409_PIN_ASP1_RECEIVER_A, 0x04a12050 },\t \n\t{ CS8409_PIN_ASP2_TRANSMITTER_A, 0x901000f0 },\t \n\t{ CS8409_PIN_DMIC1_IN, 0x90a00090 },\t\t \n\t{}  \n};\n\nstatic const struct hda_pintbl cs8409_cs42l42_pincfgs_no_dmic[] = {\n\t{ CS8409_PIN_ASP1_TRANSMITTER_A, 0x042120f0 },\t \n\t{ CS8409_PIN_ASP1_RECEIVER_A, 0x04a12050 },\t \n\t{ CS8409_PIN_ASP2_TRANSMITTER_A, 0x901000f0 },\t \n\t{}  \n};\n\n \nstatic const struct cs8409_i2c_param cs42l42_init_reg_seq[] = {\n\t{ CS42L42_I2C_TIMEOUT, 0xB0 },\n\t{ CS42L42_ADC_CTL, 0x00 },\n\t{ 0x1D02, 0x06 },\n\t{ CS42L42_ADC_VOLUME, 0x9F },\n\t{ CS42L42_OSC_SWITCH, 0x01 },\n\t{ CS42L42_MCLK_CTL, 0x02 },\n\t{ CS42L42_SRC_CTL, 0x03 },\n\t{ CS42L42_MCLK_SRC_SEL, 0x00 },\n\t{ CS42L42_ASP_FRM_CFG, 0x13 },\n\t{ CS42L42_FSYNC_P_LOWER, 0xFF },\n\t{ CS42L42_FSYNC_P_UPPER, 0x00 },\n\t{ CS42L42_ASP_CLK_CFG, 0x20 },\n\t{ CS42L42_SPDIF_CLK_CFG, 0x0D },\n\t{ CS42L42_ASP_RX_DAI0_CH1_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH1_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH1_BIT_LSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_BIT_LSB, 0x20 },\n\t{ CS42L42_ASP_RX_DAI0_CH3_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH3_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH3_BIT_LSB, 0x80 },\n\t{ CS42L42_ASP_RX_DAI0_CH4_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH4_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH4_BIT_LSB, 0xA0 },\n\t{ CS42L42_ASP_RX_DAI0_EN, 0x0C },\n\t{ CS42L42_ASP_TX_CH_EN, 0x01 },\n\t{ CS42L42_ASP_TX_CH_AP_RES, 0x02 },\n\t{ CS42L42_ASP_TX_CH1_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_TX_CH1_BIT_LSB, 0x00 },\n\t{ CS42L42_ASP_TX_SZ_EN, 0x01 },\n\t{ CS42L42_PWR_CTL1, 0x0A },\n\t{ CS42L42_PWR_CTL2, 0x84 },\n\t{ CS42L42_MIXER_CHA_VOL, 0x3F },\n\t{ CS42L42_MIXER_CHB_VOL, 0x3F },\n\t{ CS42L42_MIXER_ADC_VOL, 0x3f },\n\t{ CS42L42_HP_CTL, 0x03 },\n\t{ CS42L42_MIC_DET_CTL1, 0xB6 },\n\t{ CS42L42_TIPSENSE_CTL, 0xC2 },\n\t{ CS42L42_HS_CLAMP_DISABLE, 0x01 },\n\t{ CS42L42_HS_SWITCH_CTL, 0xF3 },\n\t{ CS42L42_PWR_CTL3, 0x20 },\n\t{ CS42L42_RSENSE_CTL2, 0x00 },\n\t{ CS42L42_RSENSE_CTL3, 0x00 },\n\t{ CS42L42_TSENSE_CTL, 0x80 },\n\t{ CS42L42_HS_BIAS_CTL, 0xC0 },\n\t{ CS42L42_PWR_CTL1, 0x02 },\n\t{ CS42L42_ADC_OVFL_INT_MASK, 0xff },\n\t{ CS42L42_MIXER_INT_MASK, 0xff },\n\t{ CS42L42_SRC_INT_MASK, 0xff },\n\t{ CS42L42_ASP_RX_INT_MASK, 0xff },\n\t{ CS42L42_ASP_TX_INT_MASK, 0xff },\n\t{ CS42L42_CODEC_INT_MASK, 0xff },\n\t{ CS42L42_SRCPL_INT_MASK, 0xff },\n\t{ CS42L42_VPMON_INT_MASK, 0xff },\n\t{ CS42L42_PLL_LOCK_INT_MASK, 0xff },\n\t{ CS42L42_TSRS_PLUG_INT_MASK, 0xff },\n\t{ CS42L42_DET_INT1_MASK, 0xff },\n\t{ CS42L42_DET_INT2_MASK, 0xff },\n};\n\n \nconst struct cs8409_cir_param cs8409_cs42l42_hw_cfg[] = {\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG1, 0xb008 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG2, 0x0002 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG3, 0x0a80 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_TX_CTRL1, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_TX_CTRL2, 0x0820 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP2_A_TX_CTRL1, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP2_A_TX_CTRL2, 0x2800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_RX_CTRL1, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_RX_CTRL2, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP1_CLK_CTRL1, 0x8000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP1_CLK_CTRL2, 0x28ff },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP1_CLK_CTRL3, 0x0062 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP2_CLK_CTRL1, 0x801f },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP2_CLK_CTRL2, 0x283f },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP2_CLK_CTRL3, 0x805c },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DMIC_CFG, 0x0023 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_BEEP_CFG, 0x0000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG2, 0x0062 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG1, 0x9008 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PRE_SCALE_ATTN2, 0x0000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PAD_CFG_SLW_RATE_CTRL, 0xfc03 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, 0xc0, 0x9999 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, 0xc5, 0x0000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, 0xc0, 0x0000 },\n\t{}  \n};\n\nconst struct cs8409_cir_param cs8409_cs42l42_bullseye_atn[] = {\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_CTRL1, 0x4000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0x4000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_CTRL1, 0x4010 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0x0647 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc0c7 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0x0647 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc1c7 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0xf370 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc271 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0x1ef8 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc348 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0xc110 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc45a },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0x1f29 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc574 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0x1d7a },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc653 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0xc38c },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc714 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0x1ca3 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc8c7 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W1, 0xc38c },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0xc914 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PFE_COEF_W2, 0x0000 },\n\t{}  \n};\n\nstruct sub_codec cs8409_cs42l42_codec = {\n\t.addr = CS42L42_I2C_ADDR,\n\t.reset_gpio = CS8409_CS42L42_RESET,\n\t.irq_mask = CS8409_CS42L42_INT,\n\t.init_seq = cs42l42_init_reg_seq,\n\t.init_seq_num = ARRAY_SIZE(cs42l42_init_reg_seq),\n\t.hp_jack_in = 0,\n\t.mic_jack_in = 0,\n\t.paged = 1,\n\t.suspended = 1,\n\t.no_type_dect = 0,\n};\n\n \n\nconst struct hda_verb dolphin_init_verbs[] = {\n\t{ 0x01, AC_VERB_SET_GPIO_WAKE_MASK, DOLPHIN_WAKE },  \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_PROC_STATE, 0x0001 },  \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_COEF_INDEX, 0x0002 },  \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_PROC_COEF,  0x0080 },  \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_COEF_INDEX, 0x005b },  \n\t{ CS8409_PIN_VENDOR_WIDGET, AC_VERB_SET_PROC_COEF,  0x0200 },  \n\t{}  \n};\n\nstatic const struct hda_pintbl dolphin_pincfgs[] = {\n\t{ 0x24, 0x022210f0 },  \n\t{ 0x25, 0x010240f0 },  \n\t{ 0x34, 0x02a21050 },  \n\t{}  \n};\n\n \nstatic const struct cs8409_i2c_param dolphin_c0_init_reg_seq[] = {\n\t{ CS42L42_I2C_TIMEOUT, 0xB0 },\n\t{ CS42L42_ADC_CTL, 0x00 },\n\t{ 0x1D02, 0x06 },\n\t{ CS42L42_ADC_VOLUME, 0x9F },\n\t{ CS42L42_OSC_SWITCH, 0x01 },\n\t{ CS42L42_MCLK_CTL, 0x02 },\n\t{ CS42L42_SRC_CTL, 0x03 },\n\t{ CS42L42_MCLK_SRC_SEL, 0x00 },\n\t{ CS42L42_ASP_FRM_CFG, 0x13 },\n\t{ CS42L42_FSYNC_P_LOWER, 0xFF },\n\t{ CS42L42_FSYNC_P_UPPER, 0x00 },\n\t{ CS42L42_ASP_CLK_CFG, 0x20 },\n\t{ CS42L42_SPDIF_CLK_CFG, 0x0D },\n\t{ CS42L42_ASP_RX_DAI0_CH1_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH1_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH1_BIT_LSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_BIT_LSB, 0x20 },\n\t{ CS42L42_ASP_RX_DAI0_EN, 0x0C },\n\t{ CS42L42_ASP_TX_CH_EN, 0x01 },\n\t{ CS42L42_ASP_TX_CH_AP_RES, 0x02 },\n\t{ CS42L42_ASP_TX_CH1_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_TX_CH1_BIT_LSB, 0x00 },\n\t{ CS42L42_ASP_TX_SZ_EN, 0x01 },\n\t{ CS42L42_PWR_CTL1, 0x0A },\n\t{ CS42L42_PWR_CTL2, 0x84 },\n\t{ CS42L42_HP_CTL, 0x03 },\n\t{ CS42L42_MIXER_CHA_VOL, 0x3F },\n\t{ CS42L42_MIXER_CHB_VOL, 0x3F },\n\t{ CS42L42_MIXER_ADC_VOL, 0x3f },\n\t{ CS42L42_MIC_DET_CTL1, 0xB6 },\n\t{ CS42L42_TIPSENSE_CTL, 0xC2 },\n\t{ CS42L42_HS_CLAMP_DISABLE, 0x01 },\n\t{ CS42L42_HS_SWITCH_CTL, 0xF3 },\n\t{ CS42L42_PWR_CTL3, 0x20 },\n\t{ CS42L42_RSENSE_CTL2, 0x00 },\n\t{ CS42L42_RSENSE_CTL3, 0x00 },\n\t{ CS42L42_TSENSE_CTL, 0x80 },\n\t{ CS42L42_HS_BIAS_CTL, 0xC0 },\n\t{ CS42L42_PWR_CTL1, 0x02 },\n\t{ CS42L42_ADC_OVFL_INT_MASK, 0xff },\n\t{ CS42L42_MIXER_INT_MASK, 0xff },\n\t{ CS42L42_SRC_INT_MASK, 0xff },\n\t{ CS42L42_ASP_RX_INT_MASK, 0xff },\n\t{ CS42L42_ASP_TX_INT_MASK, 0xff },\n\t{ CS42L42_CODEC_INT_MASK, 0xff },\n\t{ CS42L42_SRCPL_INT_MASK, 0xff },\n\t{ CS42L42_VPMON_INT_MASK, 0xff },\n\t{ CS42L42_PLL_LOCK_INT_MASK, 0xff },\n\t{ CS42L42_TSRS_PLUG_INT_MASK, 0xff },\n\t{ CS42L42_DET_INT1_MASK, 0xff },\n\t{ CS42L42_DET_INT2_MASK, 0xff }\n};\n\nstatic const struct cs8409_i2c_param dolphin_c1_init_reg_seq[] = {\n\t{ CS42L42_I2C_TIMEOUT, 0xB0 },\n\t{ CS42L42_ADC_CTL, 0x00 },\n\t{ 0x1D02, 0x06 },\n\t{ CS42L42_ADC_VOLUME, 0x9F },\n\t{ CS42L42_OSC_SWITCH, 0x01 },\n\t{ CS42L42_MCLK_CTL, 0x02 },\n\t{ CS42L42_SRC_CTL, 0x03 },\n\t{ CS42L42_MCLK_SRC_SEL, 0x00 },\n\t{ CS42L42_ASP_FRM_CFG, 0x13 },\n\t{ CS42L42_FSYNC_P_LOWER, 0xFF },\n\t{ CS42L42_FSYNC_P_UPPER, 0x00 },\n\t{ CS42L42_ASP_CLK_CFG, 0x20 },\n\t{ CS42L42_SPDIF_CLK_CFG, 0x0D },\n\t{ CS42L42_ASP_RX_DAI0_CH1_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH1_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH1_BIT_LSB, 0x80 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_AP_RES, 0x02 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_RX_DAI0_CH2_BIT_LSB, 0xA0 },\n\t{ CS42L42_ASP_RX_DAI0_EN, 0x0C },\n\t{ CS42L42_ASP_TX_CH_EN, 0x00 },\n\t{ CS42L42_ASP_TX_CH_AP_RES, 0x02 },\n\t{ CS42L42_ASP_TX_CH1_BIT_MSB, 0x00 },\n\t{ CS42L42_ASP_TX_CH1_BIT_LSB, 0x00 },\n\t{ CS42L42_ASP_TX_SZ_EN, 0x00 },\n\t{ CS42L42_PWR_CTL1, 0x0E },\n\t{ CS42L42_PWR_CTL2, 0x84 },\n\t{ CS42L42_HP_CTL, 0x01 },\n\t{ CS42L42_MIXER_CHA_VOL, 0x3F },\n\t{ CS42L42_MIXER_CHB_VOL, 0x3F },\n\t{ CS42L42_MIXER_ADC_VOL, 0x3f },\n\t{ CS42L42_MIC_DET_CTL1, 0xB6 },\n\t{ CS42L42_TIPSENSE_CTL, 0xC2 },\n\t{ CS42L42_HS_CLAMP_DISABLE, 0x01 },\n\t{ CS42L42_HS_SWITCH_CTL, 0xF3 },\n\t{ CS42L42_PWR_CTL3, 0x20 },\n\t{ CS42L42_RSENSE_CTL2, 0x00 },\n\t{ CS42L42_RSENSE_CTL3, 0x00 },\n\t{ CS42L42_TSENSE_CTL, 0x80 },\n\t{ CS42L42_HS_BIAS_CTL, 0xC0 },\n\t{ CS42L42_PWR_CTL1, 0x06 },\n\t{ CS42L42_ADC_OVFL_INT_MASK, 0xff },\n\t{ CS42L42_MIXER_INT_MASK, 0xff },\n\t{ CS42L42_SRC_INT_MASK, 0xff },\n\t{ CS42L42_ASP_RX_INT_MASK, 0xff },\n\t{ CS42L42_ASP_TX_INT_MASK, 0xff },\n\t{ CS42L42_CODEC_INT_MASK, 0xff },\n\t{ CS42L42_SRCPL_INT_MASK, 0xff },\n\t{ CS42L42_VPMON_INT_MASK, 0xff },\n\t{ CS42L42_PLL_LOCK_INT_MASK, 0xff },\n\t{ CS42L42_TSRS_PLUG_INT_MASK, 0xff },\n\t{ CS42L42_DET_INT1_MASK, 0xff },\n\t{ CS42L42_DET_INT2_MASK, 0xff }\n};\n\n \nconst struct cs8409_cir_param dolphin_hw_cfg[] = {\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG1, 0xb008 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG2, 0x0002 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG3, 0x0a80 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_TX_CTRL1, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_TX_CTRL2, 0x0820 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_B_TX_CTRL1, 0x0880 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_B_TX_CTRL2, 0x08a0 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_RX_CTRL1, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, ASP1_A_RX_CTRL2, 0x0800 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP1_CLK_CTRL1, 0x8000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP1_CLK_CTRL2, 0x28ff },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_ASP1_CLK_CTRL3, 0x0062 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_BEEP_CFG, 0x0000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG2, 0x0022 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_DEV_CFG1, 0x9008 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, CS8409_PAD_CFG_SLW_RATE_CTRL, 0x5400 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, 0xc0, 0x9999 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, 0xc5, 0x0000 },\n\t \n\t{ CS8409_PIN_VENDOR_WIDGET, 0xc0, 0x0000 },\n\t{}  \n};\n\nstruct sub_codec dolphin_cs42l42_0 = {\n\t.addr = DOLPHIN_C0_I2C_ADDR,\n\t.reset_gpio = DOLPHIN_C0_RESET,\n\t.irq_mask = DOLPHIN_C0_INT,\n\t.init_seq = dolphin_c0_init_reg_seq,\n\t.init_seq_num = ARRAY_SIZE(dolphin_c0_init_reg_seq),\n\t.hp_jack_in = 0,\n\t.mic_jack_in = 0,\n\t.paged = 1,\n\t.suspended = 1,\n\t.no_type_dect = 0,\n};\n\nstruct sub_codec dolphin_cs42l42_1 = {\n\t.addr = DOLPHIN_C1_I2C_ADDR,\n\t.reset_gpio = DOLPHIN_C1_RESET,\n\t.irq_mask = DOLPHIN_C1_INT,\n\t.init_seq = dolphin_c1_init_reg_seq,\n\t.init_seq_num = ARRAY_SIZE(dolphin_c1_init_reg_seq),\n\t.hp_jack_in = 0,\n\t.mic_jack_in = 0,\n\t.paged = 1,\n\t.suspended = 1,\n\t.no_type_dect = 1,\n};\n\n \n\nconst struct snd_pci_quirk cs8409_fixup_tbl[] = {\n\tSND_PCI_QUIRK(0x1028, 0x0A11, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A12, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A23, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A24, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A25, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A29, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A2A, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A2B, \"Bullseye\", CS8409_BULLSEYE),\n\tSND_PCI_QUIRK(0x1028, 0x0A77, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A78, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A79, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A7A, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A7D, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A7E, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A7F, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0A80, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AB0, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0AB2, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0AB1, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0AB3, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0AB4, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0AB5, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0ACF, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0AD0, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0AD1, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0AD2, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0AD3, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0AD9, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0ADA, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0ADB, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0ADC, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0ADF, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AE0, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AE1, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AE2, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AE9, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AEA, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AEB, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AEC, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AED, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AEE, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AEF, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AF0, \"Cyborg\", CS8409_CYBORG),\n\tSND_PCI_QUIRK(0x1028, 0x0AF4, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0AF5, \"Warlock\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0B92, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0B93, \"Warlock MLK Dual Mic\", CS8409_WARLOCK_MLK_DUAL_MIC),\n\tSND_PCI_QUIRK(0x1028, 0x0B94, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0B95, \"Warlock MLK Dual Mic\", CS8409_WARLOCK_MLK_DUAL_MIC),\n\tSND_PCI_QUIRK(0x1028, 0x0B96, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0B97, \"Warlock MLK Dual Mic\", CS8409_WARLOCK_MLK_DUAL_MIC),\n\tSND_PCI_QUIRK(0x1028, 0x0BA5, \"Odin\", CS8409_ODIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BA6, \"Odin\", CS8409_ODIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BA8, \"Odin\", CS8409_ODIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BAA, \"Odin\", CS8409_ODIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BAE, \"Odin\", CS8409_ODIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BB2, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0BB3, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0BB4, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0BB5, \"Warlock N3 15 TGL-U Nuvoton EC\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0BB6, \"Warlock V3 15 TGL-U Nuvoton EC\", CS8409_WARLOCK),\n\tSND_PCI_QUIRK(0x1028, 0x0BB8, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0BB9, \"Warlock MLK Dual Mic\", CS8409_WARLOCK_MLK_DUAL_MIC),\n\tSND_PCI_QUIRK(0x1028, 0x0BBA, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0BBB, \"Warlock MLK Dual Mic\", CS8409_WARLOCK_MLK_DUAL_MIC),\n\tSND_PCI_QUIRK(0x1028, 0x0BBC, \"Warlock MLK\", CS8409_WARLOCK_MLK),\n\tSND_PCI_QUIRK(0x1028, 0x0BBD, \"Warlock MLK Dual Mic\", CS8409_WARLOCK_MLK_DUAL_MIC),\n\tSND_PCI_QUIRK(0x1028, 0x0BD4, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BD5, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BD6, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BD7, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0BD8, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C43, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C50, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C51, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C52, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C73, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C75, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C7D, \"Dolphin\", CS8409_DOLPHIN),\n\tSND_PCI_QUIRK(0x1028, 0x0C7F, \"Dolphin\", CS8409_DOLPHIN),\n\t{}  \n};\n\n \nconst struct hda_model_fixup cs8409_models[] = {\n\t{ .id = CS8409_BULLSEYE, .name = \"bullseye\" },\n\t{ .id = CS8409_WARLOCK, .name = \"warlock\" },\n\t{ .id = CS8409_WARLOCK_MLK, .name = \"warlock mlk\" },\n\t{ .id = CS8409_WARLOCK_MLK_DUAL_MIC, .name = \"warlock mlk dual mic\" },\n\t{ .id = CS8409_CYBORG, .name = \"cyborg\" },\n\t{ .id = CS8409_DOLPHIN, .name = \"dolphin\" },\n\t{ .id = CS8409_ODIN, .name = \"odin\" },\n\t{}\n};\n\nconst struct hda_fixup cs8409_fixups[] = {\n\t[CS8409_BULLSEYE] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = cs8409_cs42l42_pincfgs,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_FIXUPS,\n\t},\n\t[CS8409_WARLOCK] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = cs8409_cs42l42_pincfgs,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_FIXUPS,\n\t},\n\t[CS8409_WARLOCK_MLK] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = cs8409_cs42l42_pincfgs,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_FIXUPS,\n\t},\n\t[CS8409_WARLOCK_MLK_DUAL_MIC] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = cs8409_cs42l42_pincfgs,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_FIXUPS,\n\t},\n\t[CS8409_CYBORG] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = cs8409_cs42l42_pincfgs,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_FIXUPS,\n\t},\n\t[CS8409_FIXUPS] = {\n\t\t.type = HDA_FIXUP_FUNC,\n\t\t.v.func = cs8409_cs42l42_fixups,\n\t},\n\t[CS8409_DOLPHIN] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = dolphin_pincfgs,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_DOLPHIN_FIXUPS,\n\t},\n\t[CS8409_DOLPHIN_FIXUPS] = {\n\t\t.type = HDA_FIXUP_FUNC,\n\t\t.v.func = dolphin_fixups,\n\t},\n\t[CS8409_ODIN] = {\n\t\t.type = HDA_FIXUP_PINS,\n\t\t.v.pins = cs8409_cs42l42_pincfgs_no_dmic,\n\t\t.chained = true,\n\t\t.chain_id = CS8409_FIXUPS,\n\t},\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}