// Seed: 1778091400
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    inout id_3
);
  reg id_4;
  assign id_4 = id_0 & 1;
  logic id_5;
  defparam id_6.id_7 = id_4;
  always begin
    id_4 <= 1;
  end
  logic id_8;
  logic id_9;
endmodule
