Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul  1 03:54:56 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.563        0.000                      0                  648        0.151        0.000                      0                  648        4.500        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.563        0.000                      0                  648        0.151        0.000                      0                  648        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.642ns (16.435%)  route 3.264ns (83.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          2.195     7.775    button_sync[1]/RLC_SH
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.899 r  button_sync[1]/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           1.070     8.969    regA/SR[0]
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.506    14.835    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[3]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.532    regA/Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.642ns (17.039%)  route 3.126ns (82.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          2.195     7.775    button_sync[1]/RLC_SH
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.899 r  button_sync[1]/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.931     8.831    regA/SR[0]
    SLICE_X3Y87          FDRE                                         r  regA/Data_Out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.505    14.834    regA/Clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  regA/Data_Out_reg[2]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.626    regA/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.642ns (17.627%)  route 3.000ns (82.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          2.195     7.775    button_sync[1]/RLC_SH
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.899 r  button_sync[1]/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.806     8.705    regA/SR[0]
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[7]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.530    regA/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.642ns (18.323%)  route 2.862ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          2.195     7.775    button_sync[1]/RLC_SH
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.899 r  button_sync[1]/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.667     8.567    regA/SR[0]
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[4]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.530    regA/Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.642ns (18.323%)  route 2.862ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          2.195     7.775    button_sync[1]/RLC_SH
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.899 r  button_sync[1]/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.667     8.567    regA/SR[0]
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[5]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.530    regA/Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.642ns (18.323%)  route 2.862ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          2.195     7.775    button_sync[1]/RLC_SH
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124     7.899 r  button_sync[1]/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.667     8.567    regA/SR[0]
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[6]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.530    regA/Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 Din_sync[4]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_state/out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.952ns (23.494%)  route 3.100ns (76.506%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.549     5.057    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  Din_sync[4]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.456     5.513 r  Din_sync[4]/q_reg/Q
                         net (fo=7, routed)           1.576     7.089    regA/S[4]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.213 r  regA/out_i_7/O
                         net (fo=1, routed)           0.796     8.009    regA/out_i_7_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     8.133 r  regA/out_i_5/O
                         net (fo=1, routed)           0.292     8.425    regA/out_i_5_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.549 r  regA/out_i_2/O
                         net (fo=1, routed)           0.436     8.985    regA/out_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  regA/out_i_1/O
                         net (fo=1, routed)           0.000     9.109    x_state/out_reg_0
    SLICE_X0Y87          FDRE                                         r  x_state/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.505    14.834    x_state/Clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  x_state/out_reg/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.029    15.084    x_state/out_reg
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.955ns (27.214%)  route 2.554ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    control_unit/Clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  control_unit/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=3, routed)           0.849     6.397    control_unit/Q[4]
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.296     6.693 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.282     6.975    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.662     7.761    button_sync[1]/Data_Out_reg[7]
    SLICE_X8Y89          LUT2 (Prop_lut2_I1_O)        0.116     7.877 r  button_sync[1]/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.761     8.638    regB/Data_Out_reg[7]_0
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regB/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.409    14.645    regB/Data_Out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.955ns (27.214%)  route 2.554ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    control_unit/Clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  control_unit/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=3, routed)           0.849     6.397    control_unit/Q[4]
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.296     6.693 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.282     6.975    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.662     7.761    button_sync[1]/Data_Out_reg[7]
    SLICE_X8Y89          LUT2 (Prop_lut2_I1_O)        0.116     7.877 r  button_sync[1]/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.761     8.638    regB/Data_Out_reg[7]_0
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regB/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[6]_lopt_replica/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.409    14.645    regB/Data_Out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.955ns (27.214%)  route 2.554ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    control_unit/Clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.548 r  control_unit/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=3, routed)           0.849     6.397    control_unit/Q[4]
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.296     6.693 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.282     6.975    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.662     7.761    button_sync[1]/Data_Out_reg[7]
    SLICE_X8Y89          LUT2 (Prop_lut2_I1_O)        0.116     7.877 r  button_sync[1]/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.761     8.638    regB/Data_Out_reg[7]_0
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.504    14.833    regB/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[7]_lopt_replica/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.409    14.645    regB/Data_Out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Din_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.562     1.430    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  Din_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Din_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.098     1.670    Din_sync[0]/ff2
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.045     1.715 r  Din_sync[0]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.715    Din_sync[0]/q_i_1__0_n_0
    SLICE_X8Y88          FDRE                                         r  Din_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.945    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Din_sync[0]/q_reg/C
                         clock pessimism             -0.502     1.443    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.120     1.563    Din_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Din_sync[4]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.876%)  route 0.135ns (45.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.427    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  Din_sync[4]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  Din_sync[4]/ff1_reg/Q
                         net (fo=3, routed)           0.135     1.726    Din_sync[4]/ff1
    SLICE_X9Y83          FDRE                                         r  Din_sync[4]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.826     1.940    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  Din_sync[4]/ff2_reg/C
                         clock pessimism             -0.479     1.461    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.075     1.536    Din_sync[4]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Din_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.562     1.430    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Din_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148     1.578 r  Din_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.072     1.650    Din_sync[3]/ff2
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.098     1.748 r  Din_sync[3]/q_i_1__3/O
                         net (fo=1, routed)           0.000     1.748    Din_sync[3]/q_i_1__3_n_0
    SLICE_X8Y88          FDRE                                         r  Din_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.945    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Din_sync[3]/q_reg/C
                         clock pessimism             -0.515     1.430    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     1.551    Din_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.431    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.148     1.579 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.653    button_sync[0]/ff2
    SLICE_X8Y91          LUT4 (Prop_lut4_I1_O)        0.098     1.751 r  button_sync[0]/q_i_1__8/O
                         net (fo=1, routed)           0.000     1.751    button_sync[0]/q_i_1__8_n_0
    SLICE_X8Y91          FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.946    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.515     1.431    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.120     1.551    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Din_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.429    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  Din_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.148     1.577 r  Din_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.651    Din_sync[1]/ff2
    SLICE_X8Y87          LUT4 (Prop_lut4_I1_O)        0.098     1.749 r  Din_sync[1]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    Din_sync[1]/q_i_1__1_n_0
    SLICE_X8Y87          FDRE                                         r  Din_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.829     1.943    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  Din_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.429    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.120     1.549    Din_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    control_unit/Clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  control_unit/FSM_onehot_curr_state_reg[18]/Q
                         net (fo=2, routed)           0.069     1.655    control_unit/FSM_onehot_curr_state_reg_n_0_[18]
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.754 r  control_unit/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    control_unit/FSM_onehot_curr_state[0]_i_1_n_0
    SLICE_X5Y90          FDSE                                         r  control_unit/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.860     1.974    control_unit/Clk_IBUF_BUFG
    SLICE_X5Y90          FDSE                                         r  control_unit/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism             -0.516     1.458    
    SLICE_X5Y90          FDSE (Hold_fdse_C_D)         0.091     1.549    control_unit/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Din_sync[7]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[7]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.592     1.460    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Din_sync[7]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  Din_sync[7]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.657    Din_sync[7]/ff2
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.099     1.756 r  Din_sync[7]/q_i_1__7/O
                         net (fo=1, routed)           0.000     1.756    Din_sync[7]/q_i_1__7_n_0
    SLICE_X1Y90          FDRE                                         r  Din_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.862     1.976    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Din_sync[7]/q_reg/C
                         clock pessimism             -0.516     1.460    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091     1.551    Din_sync[7]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Din_sync[4]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.427    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  Din_sync[4]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.128     1.555 r  Din_sync[4]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.624    Din_sync[4]/ff2
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.099     1.723 r  Din_sync[4]/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.723    Din_sync[4]/q_i_1__4_n_0
    SLICE_X9Y83          FDRE                                         r  Din_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.826     1.940    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  Din_sync[4]/q_reg/C
                         clock pessimism             -0.513     1.427    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.091     1.518    Din_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Din_sync[5]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[5]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.558     1.426    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  Din_sync[5]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.128     1.554 r  Din_sync[5]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.623    Din_sync[5]/ff2
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.099     1.722 r  Din_sync[5]/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.722    Din_sync[5]/q_i_1__5_n_0
    SLICE_X9Y82          FDRE                                         r  Din_sync[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.825     1.939    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  Din_sync[5]/q_reg/C
                         clock pessimism             -0.513     1.426    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.091     1.517    Din_sync[5]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_state/out_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.841%)  route 0.159ns (46.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    x_state/Clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  x_state/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  x_state/out_reg/Q
                         net (fo=3, routed)           0.159     1.759    regA/Xval_OBUF
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  regA/Data_Out[7]_i_3/O
                         net (fo=1, routed)           0.000     1.804    regA/Data_Out_d[7]
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.858     1.972    regA/Clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[7]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.592    regA/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   Din_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y88   Din_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y88   Din_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y89   Din_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y89   Din_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y89   Din_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y89   Din_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   Din_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86   Din_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y88   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y89   Din_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regA/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.669ns  (logic 4.633ns (43.422%)  route 6.036ns (56.578%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.915     6.562    regA/Q[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.154     6.716 f  regA/hex_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.674     7.391    regB/hex_seg_OBUF[0]_inst_i_1_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.327     7.718 f  regB/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.936     8.654    regB/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.778 r  regB/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.510    12.288    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510    15.798 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.798    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.612ns  (logic 4.644ns (43.765%)  route 5.968ns (56.235%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[6]/Q
                         net (fo=12, routed)          1.078     6.725    regA/Q[6]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150     6.875 f  regA/hex_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.859     7.735    regB/hex_seg_OBUF[6]_inst_i_1_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.328     8.063 f  regB/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.818     8.880    regB/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124     9.004 r  regB/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.212    12.216    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    15.741 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.741    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 4.405ns (42.700%)  route 5.911ns (57.300%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[6]/Q
                         net (fo=12, routed)          1.078     6.725    regA/Q[6]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.849 f  regA/hex_seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.974     7.823    regB/hex_seg_OBUF[5]_inst_i_1_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  regB/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.647     8.594    regB/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.124     8.718 r  regB/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.212    11.930    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    15.444 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.444    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.633ns (45.630%)  route 5.520ns (54.370%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.623     5.131    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.649 f  regA/Data_Out_reg[3]/Q
                         net (fo=12, routed)          0.833     6.482    regA/Q[3]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.117     6.599 r  regA/hex_seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.843     7.442    regB/hex_seg_OBUF[4]_inst_i_1_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.348     7.790 r  regB/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.870     8.660    regB/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.124     8.784 r  regB/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.974    11.758    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    15.283 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.283    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.645ns (46.740%)  route 5.293ns (53.260%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.623     5.131    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.649 r  regA/Data_Out_reg[3]/Q
                         net (fo=12, routed)          1.058     6.707    regA/Q[3]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  regA/hex_seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.158     6.989    regB/hex_seg_OBUF[1]_inst_i_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.113 r  regB/hex_seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.701     7.815    button_sync[1]/hex_seg[1]_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.150     7.965 r  button_sync[1]/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.376    11.340    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.729    15.069 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.069    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.992ns  (logic 4.159ns (41.625%)  route 5.833ns (58.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          1.691     7.272    HexA/RLC_SH
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.396 r  HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.142    11.538    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.517    15.055 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.055    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.408ns (44.722%)  route 5.448ns (55.278%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  regA/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.915     6.562    regA/Q[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.686 f  regA/hex_seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.802     7.488    regB/hex_seg_OBUF[3]_inst_i_1_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  regB/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.636     8.248    regB/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.372 r  regB/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.095    11.467    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    14.985 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.985    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.656ns  (logic 4.090ns (42.363%)  route 5.565ns (57.637%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    HexA/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexA/counter_reg[16]/Q
                         net (fo=22, routed)          1.560     7.145    HexA/p_0_in[1]
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.269 r  HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.005    11.274    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510    14.785 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.785    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.409ns (47.037%)  route 4.965ns (52.963%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.104     6.751    regA/Q[7]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.875 r  regA/hex_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.665     7.540    regB/hex_seg_OBUF[2]_inst_i_1_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  regB/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.422     8.086    regB/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     8.210 r  regB/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.773    10.983    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    14.502 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.502    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 4.394ns (47.204%)  route 4.915ns (52.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.063    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 r  button_sync[1]/q_reg/Q
                         net (fo=58, routed)          1.691     7.272    HexA/RLC_SH
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.146     7.418 r  HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.224    10.642    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.730    14.372 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.372    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regB/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.361ns (80.728%)  route 0.325ns (19.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    regB/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regB/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  regB/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.325     1.924    lopt
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.145 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.145    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.356ns (80.315%)  route 0.332ns (19.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    regB/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regB/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  regB/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.932    lopt_1
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.146 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.146    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.373ns (76.164%)  route 0.430ns (23.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.589     1.457    regB/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.430     2.028    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.261 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.261    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.388ns (76.750%)  route 0.420ns (23.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.589     1.457    regB/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  regB/Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.420     2.019    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.265 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.265    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.386ns (76.234%)  route 0.432ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.588     1.456    regA/Clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  regA/Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  regA/Data_Out_reg[1]/Q
                         net (fo=11, routed)          0.432     2.029    Aval_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.274 r  Aval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.274    Aval[1]
    B18                                                               r  Aval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.429ns (77.231%)  route 0.421ns (22.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    regB/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regB/Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  regB/Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.421     2.008    lopt_4
    D16                  OBUF (Prop_obuf_I_O)         1.301     3.309 r  Bval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.309    Bval[4]
    D16                                                               r  Bval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.359ns (73.053%)  route 0.501ns (26.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    regB/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regB/Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  regB/Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.501     2.101    lopt_2
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.319 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.319    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.389ns (74.554%)  route 0.474ns (25.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.458    regA/Clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  regA/Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  regA/Data_Out_reg[2]/Q
                         net (fo=13, routed)          0.474     2.073    Aval_OBUF[2]
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.321 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.321    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.411ns (75.049%)  route 0.469ns (24.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.591     1.459    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  regA/Data_Out_reg[3]/Q
                         net (fo=12, routed)          0.469     2.093    Aval_OBUF[3]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.340 r  Aval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.340    Aval[3]
    B17                                                               r  Aval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.388ns (72.641%)  route 0.523ns (27.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.587     1.455    regA/Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  regA/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  regA/Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.523     2.119    Aval_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.366 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.366    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.462ns (29.737%)  route 3.453ns (70.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Run_IBUF_inst/O
                         net (fo=1, routed)           3.453     4.915    button_sync[0]/Run_IBUF
    SLICE_X8Y88          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.437     4.766    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Din_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 1.468ns (30.672%)  route 3.317ns (69.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           3.317     4.785    Din_sync[2]/SW_IBUF[0]
    SLICE_X4Y87          FDRE                                         r  Din_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.503     4.832    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  Din_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.465ns (32.597%)  route 3.030ns (67.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           3.030     4.495    Din_sync[0]/SW_IBUF[0]
    SLICE_X14Y86         FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.435     4.764    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            Din_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.490ns (33.320%)  route 2.982ns (66.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.982     4.473    Din_sync[3]/SW_IBUF[0]
    SLICE_X10Y83         FDRE                                         r  Din_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.434     4.763    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  Din_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            Din_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.489ns (33.307%)  route 2.982ns (66.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.982     4.472    Din_sync[5]/SW_IBUF[0]
    SLICE_X10Y82         FDRE                                         r  Din_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.433     4.762    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  Din_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            Din_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 1.465ns (33.743%)  route 2.876ns (66.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.876     4.341    Din_sync[4]/SW_IBUF[0]
    SLICE_X10Y83         FDRE                                         r  Din_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.434     4.763    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  Din_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            Din_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.476ns (34.100%)  route 2.853ns (65.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.853     4.329    Din_sync[7]/SW_IBUF[0]
    SLICE_X4Y90          FDRE                                         r  Din_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.505     4.834    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  Din_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            Din_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 1.466ns (35.326%)  route 2.683ns (64.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.683     4.149    Din_sync[6]/SW_IBUF[0]
    SLICE_X9Y77          FDRE                                         r  Din_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.426     4.755    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  Din_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Din_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.134ns  (logic 1.467ns (35.483%)  route 2.667ns (64.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           2.667     4.134    Din_sync[1]/SW_IBUF[0]
    SLICE_X12Y84         FDRE                                         r  Din_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.434     4.763    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  Din_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.456ns (36.490%)  route 2.535ns (63.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=1, routed)           2.535     3.991    button_sync[1]/Reset_Load_Clear_IBUF
    SLICE_X11Y84         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.435     4.764    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  button_sync[1]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.225ns (17.675%)  route 1.046ns (82.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=1, routed)           1.046     1.271    button_sync[1]/Reset_Load_Clear_IBUF
    SLICE_X11Y84         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.827     1.941    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            Din_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.234ns (16.359%)  route 1.194ns (83.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.194     1.428    Din_sync[6]/SW_IBUF[0]
    SLICE_X9Y77          FDRE                                         r  Din_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.820     1.934    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  Din_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Din_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.235ns (16.299%)  route 1.206ns (83.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.206     1.441    Din_sync[1]/SW_IBUF[0]
    SLICE_X12Y84         FDRE                                         r  Din_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.827     1.941    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  Din_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            Din_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.233ns (15.463%)  route 1.272ns (84.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.272     1.505    Din_sync[4]/SW_IBUF[0]
    SLICE_X10Y83         FDRE                                         r  Din_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.826     1.940    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  Din_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            Din_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.244ns (15.705%)  route 1.310ns (84.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.310     1.554    Din_sync[7]/SW_IBUF[0]
    SLICE_X4Y90          FDRE                                         r  Din_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.860     1.974    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  Din_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            Din_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.257ns (16.532%)  route 1.298ns (83.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.298     1.555    Din_sync[5]/SW_IBUF[0]
    SLICE_X10Y82         FDRE                                         r  Din_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.825     1.939    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  Din_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            Din_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.258ns (16.577%)  route 1.298ns (83.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.298     1.556    Din_sync[3]/SW_IBUF[0]
    SLICE_X10Y83         FDRE                                         r  Din_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.826     1.940    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  Din_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.233ns (14.746%)  route 1.349ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.349     1.582    Din_sync[0]/SW_IBUF[0]
    SLICE_X14Y86         FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.942    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.230ns (12.875%)  route 1.553ns (87.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Run_IBUF_inst/O
                         net (fo=1, routed)           1.553     1.783    button_sync[0]/Run_IBUF
    SLICE_X8Y88          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.945    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Din_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.236ns (13.100%)  route 1.563ns (86.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.563     1.799    Din_sync[2]/SW_IBUF[0]
    SLICE_X4Y87          FDRE                                         r  Din_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.858     1.971    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  Din_sync[2]/ff1_reg/C





