Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 13:54:42 2019
| Host         : DESKTOP-L2Q9UI1 running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
| Design       : Top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| BUFC-1      | Warning  | Input Buffer Connections                                    | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer Design/Pmod_OLED_pin1_iobuf/IBUF (in Design/Pmod_OLED_pin1_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer Design/Pmod_OLED_pin4_iobuf/IBUF (in Design/Pmod_OLED_pin4_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT Controleur/MEF/signe_x_i_2 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    insta_magnetic/entity_compteur_signal/iteration_detect/signe_x_reg {FDRE}

Related violations: <none>


