(kicad_pcb (version 20171130) (host pcbnew "(5.1.8)-1")

  (general
    (thickness 1.6)
    (drawings 14)
    (tracks 0)
    (zones 0)
    (modules 15)
    (nets 79)
  )

  (page B)
  (layers
    (0 F.Cu signal)
    (1 In1.Cu signal)
    (2 In2.Cu power)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.16)
    (user_trace_width 0.5)
    (user_trace_width 0.8)
    (user_trace_width 7)
    (trace_clearance 0.1524)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (via_size 0.3)
    (via_drill 0.254)
    (via_min_size 0.127)
    (via_min_drill 0.254)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (grid_origin 49.53 52.705)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 /SSD_Panel/E1)
  (net 2 /SSD_Panel/D1)
  (net 3 /SSD_Panel/DP1)
  (net 4 /SSD_Panel/C1)
  (net 5 /SSD_Panel/G1)
  (net 6 /SSD_Panel/DIG3)
  (net 7 /SSD_Panel/B1)
  (net 8 /SSD_Panel/DIG2)
  (net 9 /SSD_Panel/DIG1)
  (net 10 /SSD_Panel/F1)
  (net 11 /SSD_Panel/A1)
  (net 12 /SSD_Panel/DIG0)
  (net 13 /SSD_Panel/DIG4)
  (net 14 /SSD_Panel/DIG5)
  (net 15 /SSD_Panel/DIG6)
  (net 16 /SSD_Panel/DIG7)
  (net 17 /SSD_Panel/E2)
  (net 18 /SSD_Panel/D2)
  (net 19 /SSD_Panel/DP2)
  (net 20 /SSD_Panel/C2)
  (net 21 /SSD_Panel/G2)
  (net 22 /SSD_Panel/DIG11)
  (net 23 /SSD_Panel/B2)
  (net 24 /SSD_Panel/DIG10)
  (net 25 /SSD_Panel/DIG9)
  (net 26 /SSD_Panel/F2)
  (net 27 /SSD_Panel/A2)
  (net 28 /SSD_Panel/DIG8)
  (net 29 /SSD_Panel/DIG12)
  (net 30 /SSD_Panel/DIG13)
  (net 31 /SSD_Panel/DIG14)
  (net 32 /SSD_Panel/DIG15)
  (net 33 /SSD_Panel/E3)
  (net 34 /SSD_Panel/D3)
  (net 35 /SSD_Panel/DP3)
  (net 36 /SSD_Panel/C3)
  (net 37 /SSD_Panel/G3)
  (net 38 /SSD_Panel/DIG19)
  (net 39 /SSD_Panel/B3)
  (net 40 /SSD_Panel/DIG18)
  (net 41 /SSD_Panel/DIG17)
  (net 42 /SSD_Panel/F3)
  (net 43 /SSD_Panel/A3)
  (net 44 /SSD_Panel/DIG16)
  (net 45 /SSD_Panel/DIG20)
  (net 46 /SSD_Panel/DIG21)
  (net 47 /SSD_Panel/DIG22)
  (net 48 /SSD_Panel/DIG23)
  (net 49 /SSD_Panel/E4)
  (net 50 /SSD_Panel/D4)
  (net 51 /SSD_Panel/DP4)
  (net 52 /SSD_Panel/C4)
  (net 53 /SSD_Panel/G4)
  (net 54 /SSD_Panel/DIG27)
  (net 55 /SSD_Panel/B4)
  (net 56 /SSD_Panel/DIG26)
  (net 57 /SSD_Panel/DIG25)
  (net 58 /SSD_Panel/F4)
  (net 59 /SSD_Panel/A4)
  (net 60 /SSD_Panel/DIG24)
  (net 61 /SSD_Panel/DIG28)
  (net 62 /SSD_Panel/DIG29)
  (net 63 /SSD_Panel/DIG30)
  (net 64 /SSD_Panel/DIG31)
  (net 65 /SSD_Panel/VCC)
  (net 66 "Net-(J1-Pad2)")
  (net 67 /SSD_Panel/CLK)
  (net 68 /SSD_Panel/DATA)
  (net 69 /SSD_Panel/CCSEL)
  (net 70 "Net-(J1-Pad6)")
  (net 71 /SSD_Panel/LOAD)
  (net 72 /SSD_Panel/GND)
  (net 73 /SSD_Panel/ISET)
  (net 74 "Net-(R1-Pad2)")
  (net 75 "Net-(U1-Pad24)")
  (net 76 "Net-(U3-Pad24)")
  (net 77 "Net-(U4-Pad24)")
  (net 78 "Net-(U5-Pad24)")

  (net_class Default "This is the default net class."
    (clearance 0.1524)
    (trace_width 0.16)
    (via_dia 0.3)
    (via_drill 0.254)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net /SSD_Panel/A1)
    (add_net /SSD_Panel/A2)
    (add_net /SSD_Panel/A3)
    (add_net /SSD_Panel/A4)
    (add_net /SSD_Panel/B1)
    (add_net /SSD_Panel/B2)
    (add_net /SSD_Panel/B3)
    (add_net /SSD_Panel/B4)
    (add_net /SSD_Panel/C1)
    (add_net /SSD_Panel/C2)
    (add_net /SSD_Panel/C3)
    (add_net /SSD_Panel/C4)
    (add_net /SSD_Panel/CCSEL)
    (add_net /SSD_Panel/CLK)
    (add_net /SSD_Panel/D1)
    (add_net /SSD_Panel/D2)
    (add_net /SSD_Panel/D3)
    (add_net /SSD_Panel/D4)
    (add_net /SSD_Panel/DATA)
    (add_net /SSD_Panel/DIG0)
    (add_net /SSD_Panel/DIG1)
    (add_net /SSD_Panel/DIG10)
    (add_net /SSD_Panel/DIG11)
    (add_net /SSD_Panel/DIG12)
    (add_net /SSD_Panel/DIG13)
    (add_net /SSD_Panel/DIG14)
    (add_net /SSD_Panel/DIG15)
    (add_net /SSD_Panel/DIG16)
    (add_net /SSD_Panel/DIG17)
    (add_net /SSD_Panel/DIG18)
    (add_net /SSD_Panel/DIG19)
    (add_net /SSD_Panel/DIG2)
    (add_net /SSD_Panel/DIG20)
    (add_net /SSD_Panel/DIG21)
    (add_net /SSD_Panel/DIG22)
    (add_net /SSD_Panel/DIG23)
    (add_net /SSD_Panel/DIG24)
    (add_net /SSD_Panel/DIG25)
    (add_net /SSD_Panel/DIG26)
    (add_net /SSD_Panel/DIG27)
    (add_net /SSD_Panel/DIG28)
    (add_net /SSD_Panel/DIG29)
    (add_net /SSD_Panel/DIG3)
    (add_net /SSD_Panel/DIG30)
    (add_net /SSD_Panel/DIG31)
    (add_net /SSD_Panel/DIG4)
    (add_net /SSD_Panel/DIG5)
    (add_net /SSD_Panel/DIG6)
    (add_net /SSD_Panel/DIG7)
    (add_net /SSD_Panel/DIG8)
    (add_net /SSD_Panel/DIG9)
    (add_net /SSD_Panel/DP1)
    (add_net /SSD_Panel/DP2)
    (add_net /SSD_Panel/DP3)
    (add_net /SSD_Panel/DP4)
    (add_net /SSD_Panel/E1)
    (add_net /SSD_Panel/E2)
    (add_net /SSD_Panel/E3)
    (add_net /SSD_Panel/E4)
    (add_net /SSD_Panel/F1)
    (add_net /SSD_Panel/F2)
    (add_net /SSD_Panel/F3)
    (add_net /SSD_Panel/F4)
    (add_net /SSD_Panel/G1)
    (add_net /SSD_Panel/G2)
    (add_net /SSD_Panel/G3)
    (add_net /SSD_Panel/G4)
    (add_net /SSD_Panel/ISET)
    (add_net /SSD_Panel/LOAD)
    (add_net "Net-(J1-Pad2)")
    (add_net "Net-(J1-Pad6)")
    (add_net "Net-(R1-Pad2)")
    (add_net "Net-(U1-Pad24)")
    (add_net "Net-(U3-Pad24)")
    (add_net "Net-(U4-Pad24)")
    (add_net "Net-(U5-Pad24)")
  )

  (net_class Power ""
    (clearance 0.2)
    (trace_width 0.2)
    (via_dia 0.3)
    (via_drill 0.254)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net /SSD_Panel/GND)
    (add_net /SSD_Panel/VCC)
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBAAF)
    (at 52.07 161.925)
    (path /5FDA965E/5FDAFF45)
    (fp_text reference DS1 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 1 /SSD_Panel/E1))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 2 /SSD_Panel/D1))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 3 /SSD_Panel/DP1))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 4 /SSD_Panel/C1))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 5 /SSD_Panel/G1))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 6 /SSD_Panel/DIG3))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 7 /SSD_Panel/B1))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 8 /SSD_Panel/DIG2))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 9 /SSD_Panel/DIG1))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 10 /SSD_Panel/F1))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 11 /SSD_Panel/A1))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 12 /SSD_Panel/DIG0))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBACD)
    (at 143.51 161.925)
    (path /5FDA965E/5FDB2B9D)
    (fp_text reference DS2 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 13 /SSD_Panel/DIG4))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 11 /SSD_Panel/A1))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 10 /SSD_Panel/F1))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 14 /SSD_Panel/DIG5))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 15 /SSD_Panel/DIG6))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 7 /SSD_Panel/B1))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 16 /SSD_Panel/DIG7))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 5 /SSD_Panel/G1))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 4 /SSD_Panel/C1))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 3 /SSD_Panel/DP1))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 2 /SSD_Panel/D1))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 1 /SSD_Panel/E1))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBAEB)
    (at 52.07 117.475)
    (path /5FDA965E/5FDF6F92)
    (fp_text reference DS3 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 17 /SSD_Panel/E2))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 18 /SSD_Panel/D2))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 19 /SSD_Panel/DP2))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 20 /SSD_Panel/C2))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 21 /SSD_Panel/G2))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 22 /SSD_Panel/DIG11))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 23 /SSD_Panel/B2))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 24 /SSD_Panel/DIG10))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 25 /SSD_Panel/DIG9))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 26 /SSD_Panel/F2))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 27 /SSD_Panel/A2))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 28 /SSD_Panel/DIG8))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBB09)
    (at 143.51 117.475)
    (path /5FDA965E/5FDF6F98)
    (fp_text reference DS4 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 29 /SSD_Panel/DIG12))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 27 /SSD_Panel/A2))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 26 /SSD_Panel/F2))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 30 /SSD_Panel/DIG13))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 31 /SSD_Panel/DIG14))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 23 /SSD_Panel/B2))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 32 /SSD_Panel/DIG15))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 21 /SSD_Panel/G2))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 20 /SSD_Panel/C2))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 19 /SSD_Panel/DP2))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 18 /SSD_Panel/D2))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 17 /SSD_Panel/E2))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBB27)
    (at 52.07 73.025)
    (path /5FDA965E/5FDF8DD1)
    (fp_text reference DS5 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 33 /SSD_Panel/E3))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 34 /SSD_Panel/D3))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 35 /SSD_Panel/DP3))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 36 /SSD_Panel/C3))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 37 /SSD_Panel/G3))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 38 /SSD_Panel/DIG19))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 39 /SSD_Panel/B3))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 40 /SSD_Panel/DIG18))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 41 /SSD_Panel/DIG17))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 42 /SSD_Panel/F3))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 43 /SSD_Panel/A3))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 44 /SSD_Panel/DIG16))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBB45)
    (at 143.51 73.025)
    (path /5FDA965E/5FDF8DD7)
    (fp_text reference DS6 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 45 /SSD_Panel/DIG20))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 43 /SSD_Panel/A3))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 42 /SSD_Panel/F3))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 46 /SSD_Panel/DIG21))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 47 /SSD_Panel/DIG22))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 39 /SSD_Panel/B3))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 48 /SSD_Panel/DIG23))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 37 /SSD_Panel/G3))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 36 /SSD_Panel/C3))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 35 /SSD_Panel/DP3))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 34 /SSD_Panel/D3))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 33 /SSD_Panel/E3))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBB63)
    (at 52.07 28.575)
    (path /5FDA965E/5FDFC2C0)
    (fp_text reference DS7 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 49 /SSD_Panel/E4))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 50 /SSD_Panel/D4))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 51 /SSD_Panel/DP4))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 52 /SSD_Panel/C4))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 53 /SSD_Panel/G4))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 54 /SSD_Panel/DIG27))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 55 /SSD_Panel/B4))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 56 /SSD_Panel/DIG26))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 57 /SSD_Panel/DIG25))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 58 /SSD_Panel/F4))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 59 /SSD_Panel/A4))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 60 /SSD_Panel/DIG24))
  )

  (module Disarmed:D8041CD (layer F.Cu) (tedit 5FDAC01C) (tstamp 5FDBBB81)
    (at 143.51 28.575)
    (path /5FDA965E/5FDFC2C6)
    (fp_text reference DS8 (at 0 15.24) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value D8014CD (at 0.1 -14.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 0) (end 0 11) (layer Eco1.User) (width 0.12))
    (fp_line (start 0 0) (end 0 -11) (layer Eco1.User) (width 0.12))
    (fp_line (start 37.465 14.605) (end 37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 14.605) (end 37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start -37.465 -14.605) (end -37.465 14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 37.465 -14.605) (end -37.465 -14.605) (layer F.CrtYd) (width 0.12))
    (fp_line (start 36.83 13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 36.83 -13.97) (end 36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end 36.83 -13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start -36.83 -13.97) (end -36.83 13.97) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -12.85) (end -0.1 -12.85) (layer F.CrtYd) (width 0.12))
    (fp_line (start -7.62 11.43) (end -7.62 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -7.62 12.7) (end -6.35 12.7) (layer F.SilkS) (width 0.12))
    (fp_line (start -6.35 12.7) (end -7.62 11.43) (layer F.SilkS) (width 0.12))
    (pad 12 thru_hole circle (at -6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 61 /SSD_Panel/DIG28))
    (pad 11 thru_hole circle (at -3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 59 /SSD_Panel/A4))
    (pad 10 thru_hole circle (at -1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 58 /SSD_Panel/F4))
    (pad 9 thru_hole circle (at 1.27 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 62 /SSD_Panel/DIG29))
    (pad 8 thru_hole circle (at 3.81 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 63 /SSD_Panel/DIG30))
    (pad 7 thru_hole circle (at 6.35 -11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 55 /SSD_Panel/B4))
    (pad 6 thru_hole circle (at 6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 64 /SSD_Panel/DIG31))
    (pad 5 thru_hole circle (at 3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 53 /SSD_Panel/G4))
    (pad 4 thru_hole circle (at 1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 52 /SSD_Panel/C4))
    (pad 3 thru_hole circle (at -1.27 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 51 /SSD_Panel/DP4))
    (pad 2 thru_hole circle (at -3.81 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 50 /SSD_Panel/D4))
    (pad 1 thru_hole circle (at -6.35 11.43) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
      (net 49 /SSD_Panel/E4))
  )

  (module Connector_PinSocket_2.54mm:PinSocket_2x04_P2.54mm_Vertical (layer B.Cu) (tedit 5A19A422) (tstamp 5FDBBB9F)
    (at 66.04 187.325 270)
    (descr "Through hole straight socket strip, 2x04, 2.54mm pitch, double cols (from Kicad 4.0.7), script generated")
    (tags "Through hole socket strip THT 2x04 2.54mm double row")
    (path /5FDA965E/603CD958)
    (fp_text reference J1 (at -1.27 2.77 270) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text value Conn_02x04_Counter_Clockwise (at -1.27 -10.39 270) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start -4.34 -9.4) (end -4.34 1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start 1.76 -9.4) (end -4.34 -9.4) (layer B.CrtYd) (width 0.05))
    (fp_line (start 1.76 1.8) (end 1.76 -9.4) (layer B.CrtYd) (width 0.05))
    (fp_line (start -4.34 1.8) (end 1.76 1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start 0 1.33) (end 1.33 1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start 1.33 1.33) (end 1.33 0) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.27 1.33) (end -1.27 -1.27) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.27 -1.27) (end 1.33 -1.27) (layer B.SilkS) (width 0.12))
    (fp_line (start 1.33 -1.27) (end 1.33 -8.95) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.87 -8.95) (end 1.33 -8.95) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.87 1.33) (end -3.87 -8.95) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.87 1.33) (end -1.27 1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.81 -8.89) (end -3.81 1.27) (layer B.Fab) (width 0.1))
    (fp_line (start 1.27 -8.89) (end -3.81 -8.89) (layer B.Fab) (width 0.1))
    (fp_line (start 1.27 0.27) (end 1.27 -8.89) (layer B.Fab) (width 0.1))
    (fp_line (start 0.27 1.27) (end 1.27 0.27) (layer B.Fab) (width 0.1))
    (fp_line (start -3.81 1.27) (end 0.27 1.27) (layer B.Fab) (width 0.1))
    (fp_text user %R (at -1.27 -3.81) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 1 thru_hole rect (at 0 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (pad 2 thru_hole oval (at -2.54 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 66 "Net-(J1-Pad2)"))
    (pad 3 thru_hole oval (at 0 -2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 67 /SSD_Panel/CLK))
    (pad 4 thru_hole oval (at -2.54 -2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 68 /SSD_Panel/DATA))
    (pad 5 thru_hole oval (at 0 -5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 69 /SSD_Panel/CCSEL))
    (pad 6 thru_hole oval (at -2.54 -5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 70 "Net-(J1-Pad6)"))
    (pad 7 thru_hole oval (at 0 -7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 71 /SSD_Panel/LOAD))
    (pad 8 thru_hole oval (at -2.54 -7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (model ${KISYS3DMOD}/Connector_PinSocket_2.54mm.3dshapes/PinSocket_2x04_P2.54mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P15.24mm_Horizontal (layer F.Cu) (tedit 5AE5139B) (tstamp 5FDBBBB6)
    (at 109.22 183.515)
    (descr "Resistor, Axial_DIN0207 series, Axial, Horizontal, pin pitch=15.24mm, 0.25W = 1/4W, length*diameter=6.3*2.5mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
    (tags "Resistor Axial_DIN0207 series Axial Horizontal pin pitch 15.24mm 0.25W = 1/4W length 6.3mm diameter 2.5mm")
    (path /5FDA965E/603919FA)
    (fp_text reference R1 (at 7.62 -2.37) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 2k (at 7.62 2.37) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 16.29 -1.5) (end -1.05 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 16.29 1.5) (end 16.29 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.05 1.5) (end 16.29 1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.05 -1.5) (end -1.05 1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 14.2 0) (end 10.89 0) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.04 0) (end 4.35 0) (layer F.SilkS) (width 0.12))
    (fp_line (start 10.89 -1.37) (end 4.35 -1.37) (layer F.SilkS) (width 0.12))
    (fp_line (start 10.89 1.37) (end 10.89 -1.37) (layer F.SilkS) (width 0.12))
    (fp_line (start 4.35 1.37) (end 10.89 1.37) (layer F.SilkS) (width 0.12))
    (fp_line (start 4.35 -1.37) (end 4.35 1.37) (layer F.SilkS) (width 0.12))
    (fp_line (start 15.24 0) (end 10.77 0) (layer F.Fab) (width 0.1))
    (fp_line (start 0 0) (end 4.47 0) (layer F.Fab) (width 0.1))
    (fp_line (start 10.77 -1.25) (end 4.47 -1.25) (layer F.Fab) (width 0.1))
    (fp_line (start 10.77 1.25) (end 10.77 -1.25) (layer F.Fab) (width 0.1))
    (fp_line (start 4.47 1.25) (end 10.77 1.25) (layer F.Fab) (width 0.1))
    (fp_line (start 4.47 -1.25) (end 4.47 1.25) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 7.62 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 73 /SSD_Panel/ISET))
    (pad 2 thru_hole oval (at 15.24 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 74 "Net-(R1-Pad2)"))
    (model ${KISYS3DMOD}/Resistor_THT.3dshapes/R_Axial_DIN0207_L6.3mm_D2.5mm_P15.24mm_Horizontal.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DIP:DIP-24_W7.62mm (layer F.Cu) (tedit 5A02E8C5) (tstamp 5FDBBBE2)
    (at 93.98 147.955)
    (descr "24-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
    (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
    (path /5FDA965E/5FDAA591)
    (fp_text reference U1 (at 3.81 -2.33) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MAX7219 (at 3.81 30.27) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.7 -1.55) (end -1.1 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 29.5) (end 8.7 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.1 29.5) (end 8.7 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.1 -1.55) (end -1.1 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6.46 -1.33) (end 4.81 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 29.27) (end 6.46 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 29.27) (end 6.46 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 -1.33) (end 1.16 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.81 -1.33) (end 1.16 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.635 -0.27) (end 1.635 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 29.21) (end 0.635 -0.27) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 29.21) (end 0.635 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -1.27) (end 6.985 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 1.635 -1.27) (end 6.985 -1.27) (layer F.Fab) (width 0.1))
    (fp_arc (start 3.81 -1.33) (end 2.81 -1.33) (angle -180) (layer F.SilkS) (width 0.12))
    (fp_text user %R (at 3.81 13.97) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole rect (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 68 /SSD_Panel/DATA))
    (pad 13 thru_hole oval (at 7.62 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 67 /SSD_Panel/CLK))
    (pad 2 thru_hole oval (at 0 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 12 /SSD_Panel/DIG0))
    (pad 14 thru_hole oval (at 7.62 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 /SSD_Panel/A1))
    (pad 3 thru_hole oval (at 0 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 /SSD_Panel/DIG4))
    (pad 15 thru_hole oval (at 7.62 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 10 /SSD_Panel/F1))
    (pad 4 thru_hole oval (at 0 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 16 thru_hole oval (at 7.62 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 /SSD_Panel/B1))
    (pad 5 thru_hole oval (at 0 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 /SSD_Panel/DIG6))
    (pad 17 thru_hole oval (at 7.62 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 /SSD_Panel/G1))
    (pad 6 thru_hole oval (at 0 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 /SSD_Panel/DIG2))
    (pad 18 thru_hole oval (at 7.62 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 73 /SSD_Panel/ISET))
    (pad 7 thru_hole oval (at 0 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 /SSD_Panel/DIG3))
    (pad 19 thru_hole oval (at 7.62 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (pad 8 thru_hole oval (at 0 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 /SSD_Panel/DIG7))
    (pad 20 thru_hole oval (at 7.62 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 /SSD_Panel/C1))
    (pad 9 thru_hole oval (at 0 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 21 thru_hole oval (at 7.62 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /SSD_Panel/E1))
    (pad 10 thru_hole oval (at 0 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 /SSD_Panel/DIG5))
    (pad 22 thru_hole oval (at 7.62 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 3 /SSD_Panel/DP1))
    (pad 11 thru_hole oval (at 0 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 /SSD_Panel/DIG1))
    (pad 23 thru_hole oval (at 7.62 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 /SSD_Panel/D1))
    (pad 12 thru_hole oval (at 0 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 71 /SSD_Panel/LOAD))
    (pad 24 thru_hole oval (at 7.62 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 75 "Net-(U1-Pad24)"))
    (model ${KISYS3DMOD}/Package_DIP.3dshapes/DIP-24_W7.62mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DIP:DIP-8-16_W7.62mm (layer F.Cu) (tedit 5C71427E) (tstamp 5FDBBBFE)
    (at 132.08 189.865 90)
    (descr "16-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
    (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
    (path /5FDA965E/602EE2CA)
    (fp_text reference U2 (at 3.81 -2.33 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MCP41010 (at 3.81 20.11 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.67 -1.52) (end -1.06 -1.52) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.67 19.3) (end 8.67 -1.52) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.06 19.3) (end 8.67 19.3) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.06 -1.52) (end -1.06 19.3) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6.46 -1.33) (end 4.81 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 19.11) (end 6.46 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 19.11) (end 6.46 19.11) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 -1.33) (end 1.16 19.11) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.81 -1.33) (end 1.16 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.635 -0.27) (end 1.635 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 19.05) (end 0.635 -0.27) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 19.05) (end 0.635 19.05) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -1.27) (end 6.985 19.05) (layer F.Fab) (width 0.1))
    (fp_line (start 1.635 -1.27) (end 6.985 -1.27) (layer F.Fab) (width 0.1))
    (fp_arc (start 3.81 -1.33) (end 2.81 -1.33) (angle -180) (layer F.SilkS) (width 0.12))
    (fp_text user %R (at 3.81 8.89 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole rect (at 0 0 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 69 /SSD_Panel/CCSEL))
    (pad 5 thru_hole circle (at 7.62 17.78 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (pad 2 thru_hole circle (at 0 2.54 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 67 /SSD_Panel/CLK))
    (pad 6 thru_hole circle (at 7.62 15.24 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 74 "Net-(R1-Pad2)"))
    (pad 3 thru_hole circle (at 0 15.24 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 68 /SSD_Panel/DATA))
    (pad 7 thru_hole circle (at 7.62 2.54 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 4 thru_hole circle (at 0 17.78 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 8 thru_hole circle (at 7.62 0 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (model ${KISYS3DMOD}/Package_DIP.3dshapes/DIP-8-16_W7.62mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DIP:DIP-24_W7.62mm (layer F.Cu) (tedit 5A02E8C5) (tstamp 5FDBBC2A)
    (at 93.98 103.505)
    (descr "24-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
    (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
    (path /5FDA965E/5FDF6F9E)
    (fp_text reference U3 (at 3.81 -2.33) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MAX7219 (at 3.81 30.27) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 3.81 13.97) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_arc (start 3.81 -1.33) (end 2.81 -1.33) (angle -180) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.635 -1.27) (end 6.985 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -1.27) (end 6.985 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 29.21) (end 0.635 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 29.21) (end 0.635 -0.27) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.27) (end 1.635 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 2.81 -1.33) (end 1.16 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 -1.33) (end 1.16 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 29.27) (end 6.46 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 29.27) (end 6.46 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 -1.33) (end 4.81 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.1 -1.55) (end -1.1 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.1 29.5) (end 8.7 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 29.5) (end 8.7 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 -1.55) (end -1.1 -1.55) (layer F.CrtYd) (width 0.05))
    (pad 24 thru_hole oval (at 7.62 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 76 "Net-(U3-Pad24)"))
    (pad 12 thru_hole oval (at 0 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 71 /SSD_Panel/LOAD))
    (pad 23 thru_hole oval (at 7.62 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 /SSD_Panel/D2))
    (pad 11 thru_hole oval (at 0 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 /SSD_Panel/DIG9))
    (pad 22 thru_hole oval (at 7.62 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 /SSD_Panel/DP2))
    (pad 10 thru_hole oval (at 0 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 30 /SSD_Panel/DIG13))
    (pad 21 thru_hole oval (at 7.62 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 /SSD_Panel/E2))
    (pad 9 thru_hole oval (at 0 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 20 thru_hole oval (at 7.62 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 /SSD_Panel/C2))
    (pad 8 thru_hole oval (at 0 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 32 /SSD_Panel/DIG15))
    (pad 19 thru_hole oval (at 7.62 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (pad 7 thru_hole oval (at 0 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 /SSD_Panel/DIG11))
    (pad 18 thru_hole oval (at 7.62 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 73 /SSD_Panel/ISET))
    (pad 6 thru_hole oval (at 0 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 /SSD_Panel/DIG10))
    (pad 17 thru_hole oval (at 7.62 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 /SSD_Panel/G2))
    (pad 5 thru_hole oval (at 0 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 31 /SSD_Panel/DIG14))
    (pad 16 thru_hole oval (at 7.62 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 /SSD_Panel/B2))
    (pad 4 thru_hole oval (at 0 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 15 thru_hole oval (at 7.62 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 /SSD_Panel/F2))
    (pad 3 thru_hole oval (at 0 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 29 /SSD_Panel/DIG12))
    (pad 14 thru_hole oval (at 7.62 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 27 /SSD_Panel/A2))
    (pad 2 thru_hole oval (at 0 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 28 /SSD_Panel/DIG8))
    (pad 13 thru_hole oval (at 7.62 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 67 /SSD_Panel/CLK))
    (pad 1 thru_hole rect (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 75 "Net-(U1-Pad24)"))
    (model ${KISYS3DMOD}/Package_DIP.3dshapes/DIP-24_W7.62mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DIP:DIP-24_W7.62mm (layer F.Cu) (tedit 5A02E8C5) (tstamp 5FDBBC56)
    (at 93.98 59.055)
    (descr "24-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
    (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
    (path /5FDA965E/5FDF8DDD)
    (fp_text reference U4 (at 3.81 -2.33) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MAX7219 (at 3.81 30.27) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.7 -1.55) (end -1.1 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 29.5) (end 8.7 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.1 29.5) (end 8.7 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.1 -1.55) (end -1.1 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6.46 -1.33) (end 4.81 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 29.27) (end 6.46 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 29.27) (end 6.46 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 -1.33) (end 1.16 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.81 -1.33) (end 1.16 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.635 -0.27) (end 1.635 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 29.21) (end 0.635 -0.27) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 29.21) (end 0.635 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -1.27) (end 6.985 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 1.635 -1.27) (end 6.985 -1.27) (layer F.Fab) (width 0.1))
    (fp_arc (start 3.81 -1.33) (end 2.81 -1.33) (angle -180) (layer F.SilkS) (width 0.12))
    (fp_text user %R (at 3.81 13.97) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole rect (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 76 "Net-(U3-Pad24)"))
    (pad 13 thru_hole oval (at 7.62 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 67 /SSD_Panel/CLK))
    (pad 2 thru_hole oval (at 0 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 44 /SSD_Panel/DIG16))
    (pad 14 thru_hole oval (at 7.62 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 43 /SSD_Panel/A3))
    (pad 3 thru_hole oval (at 0 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 45 /SSD_Panel/DIG20))
    (pad 15 thru_hole oval (at 7.62 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 42 /SSD_Panel/F3))
    (pad 4 thru_hole oval (at 0 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 16 thru_hole oval (at 7.62 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 39 /SSD_Panel/B3))
    (pad 5 thru_hole oval (at 0 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 47 /SSD_Panel/DIG22))
    (pad 17 thru_hole oval (at 7.62 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 37 /SSD_Panel/G3))
    (pad 6 thru_hole oval (at 0 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 40 /SSD_Panel/DIG18))
    (pad 18 thru_hole oval (at 7.62 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 73 /SSD_Panel/ISET))
    (pad 7 thru_hole oval (at 0 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 38 /SSD_Panel/DIG19))
    (pad 19 thru_hole oval (at 7.62 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (pad 8 thru_hole oval (at 0 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 48 /SSD_Panel/DIG23))
    (pad 20 thru_hole oval (at 7.62 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 36 /SSD_Panel/C3))
    (pad 9 thru_hole oval (at 0 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 21 thru_hole oval (at 7.62 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 33 /SSD_Panel/E3))
    (pad 10 thru_hole oval (at 0 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 46 /SSD_Panel/DIG21))
    (pad 22 thru_hole oval (at 7.62 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 35 /SSD_Panel/DP3))
    (pad 11 thru_hole oval (at 0 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 41 /SSD_Panel/DIG17))
    (pad 23 thru_hole oval (at 7.62 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 34 /SSD_Panel/D3))
    (pad 12 thru_hole oval (at 0 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 71 /SSD_Panel/LOAD))
    (pad 24 thru_hole oval (at 7.62 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 77 "Net-(U4-Pad24)"))
    (model ${KISYS3DMOD}/Package_DIP.3dshapes/DIP-24_W7.62mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DIP:DIP-24_W7.62mm (layer F.Cu) (tedit 5A02E8C5) (tstamp 5FDBBC82)
    (at 93.98 14.605)
    (descr "24-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
    (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
    (path /5FDA965E/5FDFC2CC)
    (fp_text reference U5 (at 3.81 -2.33) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MAX7219 (at 3.81 30.27) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 3.81 13.97) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_arc (start 3.81 -1.33) (end 2.81 -1.33) (angle -180) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.635 -1.27) (end 6.985 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -1.27) (end 6.985 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 29.21) (end 0.635 29.21) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 29.21) (end 0.635 -0.27) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.27) (end 1.635 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 2.81 -1.33) (end 1.16 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 -1.33) (end 1.16 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.16 29.27) (end 6.46 29.27) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 29.27) (end 6.46 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.46 -1.33) (end 4.81 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.1 -1.55) (end -1.1 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.1 29.5) (end 8.7 29.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 29.5) (end 8.7 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start 8.7 -1.55) (end -1.1 -1.55) (layer F.CrtYd) (width 0.05))
    (pad 24 thru_hole oval (at 7.62 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 78 "Net-(U5-Pad24)"))
    (pad 12 thru_hole oval (at 0 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 71 /SSD_Panel/LOAD))
    (pad 23 thru_hole oval (at 7.62 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 50 /SSD_Panel/D4))
    (pad 11 thru_hole oval (at 0 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 57 /SSD_Panel/DIG25))
    (pad 22 thru_hole oval (at 7.62 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 51 /SSD_Panel/DP4))
    (pad 10 thru_hole oval (at 0 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 62 /SSD_Panel/DIG29))
    (pad 21 thru_hole oval (at 7.62 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 49 /SSD_Panel/E4))
    (pad 9 thru_hole oval (at 0 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 20 thru_hole oval (at 7.62 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 52 /SSD_Panel/C4))
    (pad 8 thru_hole oval (at 0 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 64 /SSD_Panel/DIG31))
    (pad 19 thru_hole oval (at 7.62 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 65 /SSD_Panel/VCC))
    (pad 7 thru_hole oval (at 0 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 54 /SSD_Panel/DIG27))
    (pad 18 thru_hole oval (at 7.62 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 73 /SSD_Panel/ISET))
    (pad 6 thru_hole oval (at 0 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 56 /SSD_Panel/DIG26))
    (pad 17 thru_hole oval (at 7.62 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 53 /SSD_Panel/G4))
    (pad 5 thru_hole oval (at 0 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 63 /SSD_Panel/DIG30))
    (pad 16 thru_hole oval (at 7.62 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 55 /SSD_Panel/B4))
    (pad 4 thru_hole oval (at 0 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 72 /SSD_Panel/GND))
    (pad 15 thru_hole oval (at 7.62 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 58 /SSD_Panel/F4))
    (pad 3 thru_hole oval (at 0 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 61 /SSD_Panel/DIG28))
    (pad 14 thru_hole oval (at 7.62 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 59 /SSD_Panel/A4))
    (pad 2 thru_hole oval (at 0 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 60 /SSD_Panel/DIG24))
    (pad 13 thru_hole oval (at 7.62 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 67 /SSD_Panel/CLK))
    (pad 1 thru_hole rect (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 77 "Net-(U4-Pad24)"))
    (model ${KISYS3DMOD}/Package_DIP.3dshapes/DIP-24_W7.62mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (gr_line (start 182.88 12.065) (end 12.7 12.065) (layer Edge.Cuts) (width 0.05) (tstamp 5FDBC44F))
  (gr_line (start 182.88 192.405) (end 182.88 12.065) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 12.7 192.405) (end 182.88 192.405) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 12.7 12.065) (end 12.7 192.405) (layer Edge.Cuts) (width 0.05))
  (gr_text "Revision 1" (at 33.02 188.595) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (gr_text "(c) Austen Higgins-Cassidy, 2020\nMillibyte Studios" (at 31.75 184.785) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (gr_text "Seven Segment Display Panel" (at 31.75 180.975) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (dimension 17.78 (width 0.15) (layer Dwgs.User)
    (gr_text "17.780 mm" (at 97.79 160.625) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 106.68 164.465) (xy 106.68 161.338579)))
    (feature2 (pts (xy 88.9 164.465) (xy 88.9 161.338579)))
    (crossbar (pts (xy 88.9 161.925) (xy 106.68 161.925)))
    (arrow1a (pts (xy 106.68 161.925) (xy 105.553496 162.511421)))
    (arrow1b (pts (xy 106.68 161.925) (xy 105.553496 161.338579)))
    (arrow2a (pts (xy 88.9 161.925) (xy 90.026504 162.511421)))
    (arrow2b (pts (xy 88.9 161.925) (xy 90.026504 161.338579)))
  )
  (dimension 17.78 (width 0.15) (layer Dwgs.User)
    (gr_text "17.780 mm" (at 97.79 114.905) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 106.68 118.745) (xy 106.68 115.618579)))
    (feature2 (pts (xy 88.9 118.745) (xy 88.9 115.618579)))
    (crossbar (pts (xy 88.9 116.205) (xy 106.68 116.205)))
    (arrow1a (pts (xy 106.68 116.205) (xy 105.553496 116.791421)))
    (arrow1b (pts (xy 106.68 116.205) (xy 105.553496 115.618579)))
    (arrow2a (pts (xy 88.9 116.205) (xy 90.026504 116.791421)))
    (arrow2b (pts (xy 88.9 116.205) (xy 90.026504 115.618579)))
  )
  (dimension 17.78 (width 0.15) (layer Dwgs.User)
    (gr_text "17.780 mm" (at 97.79 69.185) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 106.68 73.025) (xy 106.68 69.898579)))
    (feature2 (pts (xy 88.9 73.025) (xy 88.9 69.898579)))
    (crossbar (pts (xy 88.9 70.485) (xy 106.68 70.485)))
    (arrow1a (pts (xy 106.68 70.485) (xy 105.553496 71.071421)))
    (arrow1b (pts (xy 106.68 70.485) (xy 105.553496 69.898579)))
    (arrow2a (pts (xy 88.9 70.485) (xy 90.026504 71.071421)))
    (arrow2b (pts (xy 88.9 70.485) (xy 90.026504 69.898579)))
  )
  (dimension 17.78 (width 0.15) (layer Dwgs.User)
    (gr_text "17.780 mm" (at 97.79 23.465) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 106.68 27.305) (xy 106.68 24.178579)))
    (feature2 (pts (xy 88.9 27.305) (xy 88.9 24.178579)))
    (crossbar (pts (xy 88.9 24.765) (xy 106.68 24.765)))
    (arrow1a (pts (xy 106.68 24.765) (xy 105.553496 25.351421)))
    (arrow1b (pts (xy 106.68 24.765) (xy 105.553496 24.178579)))
    (arrow2a (pts (xy 88.9 24.765) (xy 90.026504 25.351421)))
    (arrow2b (pts (xy 88.9 24.765) (xy 90.026504 24.178579)))
  )
  (dimension 16.51 (width 0.15) (layer Dwgs.User)
    (gr_text "16.510 mm" (at 95.28 139.7 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 88.9 131.445) (xy 94.566421 131.445)))
    (feature2 (pts (xy 88.9 147.955) (xy 94.566421 147.955)))
    (crossbar (pts (xy 93.98 147.955) (xy 93.98 131.445)))
    (arrow1a (pts (xy 93.98 131.445) (xy 94.566421 132.571504)))
    (arrow1b (pts (xy 93.98 131.445) (xy 93.393579 132.571504)))
    (arrow2a (pts (xy 93.98 147.955) (xy 94.566421 146.828496)))
    (arrow2b (pts (xy 93.98 147.955) (xy 93.393579 146.828496)))
  )
  (dimension 16.51 (width 0.15) (layer Dwgs.User)
    (gr_text "16.510 mm" (at 94.01 95.25 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 88.9 86.995) (xy 93.296421 86.995)))
    (feature2 (pts (xy 88.9 103.505) (xy 93.296421 103.505)))
    (crossbar (pts (xy 92.71 103.505) (xy 92.71 86.995)))
    (arrow1a (pts (xy 92.71 86.995) (xy 93.296421 88.121504)))
    (arrow1b (pts (xy 92.71 86.995) (xy 92.123579 88.121504)))
    (arrow2a (pts (xy 92.71 103.505) (xy 93.296421 102.378496)))
    (arrow2b (pts (xy 92.71 103.505) (xy 92.123579 102.378496)))
  )
  (dimension 16.51 (width 0.15) (layer Dwgs.User)
    (gr_text "16.510 mm" (at 94.01 50.8 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 88.9 42.545) (xy 93.296421 42.545)))
    (feature2 (pts (xy 88.9 59.055) (xy 93.296421 59.055)))
    (crossbar (pts (xy 92.71 59.055) (xy 92.71 42.545)))
    (arrow1a (pts (xy 92.71 42.545) (xy 93.296421 43.671504)))
    (arrow1b (pts (xy 92.71 42.545) (xy 92.123579 43.671504)))
    (arrow2a (pts (xy 92.71 59.055) (xy 93.296421 57.928496)))
    (arrow2b (pts (xy 92.71 59.055) (xy 92.123579 57.928496)))
  )

)
