static void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_1 ) ;\r\nF_3 ( 10 ) ;\r\nV_2 [ 0 ] . V_3 = V_4 ;\r\nV_2 [ 0 ] . V_5 = V_4 + V_6 - 1 ;\r\nV_2 [ 1 ] . V_3 = F_5 ( 2 ) ;\r\nV_2 [ 1 ] . V_5 = F_5 ( 2 ) ;\r\n}\r\nstatic int F_6 ( void )\r\n{\r\nF_2 ( V_7 ) ;\r\nF_4 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( void )\r\n{\r\nreturn V_8 ;\r\n}\r\nstatic void T_1 F_8 ( void )\r\n{\r\nT_2 V_9 ;\r\nF_6 () ;\r\nV_10 . V_11 = L_1 ;\r\nV_2 [ 0 ] . V_3 = V_12 ;\r\nV_2 [ 0 ] . V_5 = V_12 + V_13 - 1 ;\r\nV_2 [ 1 ] . V_3 = F_5 ( 2 ) ;\r\nV_2 [ 1 ] . V_5 = F_5 ( 2 ) ;\r\nV_9 = F_9 ( V_14 ) ;\r\nif ( V_9 & V_15 )\r\nV_16 . V_17 = false ;\r\nelse\r\nV_16 . V_17 = true ;\r\nif ( V_8 == 1 )\r\nV_16 . V_18 = F_7 ;\r\nV_16 . V_19 = F_6 ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nT_2 V_9 ;\r\nV_10 . V_11 = L_2 ;\r\nV_2 [ 0 ] . V_3 = V_20 ;\r\nV_2 [ 0 ] . V_5 = V_20 + V_21 - 1 ;\r\nV_2 [ 1 ] . V_3 = F_11 ( 1 ) ;\r\nV_2 [ 1 ] . V_5 = F_11 ( 1 ) ;\r\nV_9 = F_9 ( V_22 ) ;\r\nif ( V_9 & V_23 )\r\nV_16 . V_17 = false ;\r\nelse\r\nV_16 . V_17 = true ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nT_2 V_9 ;\r\nV_10 . V_11 = L_3 ;\r\nV_2 [ 0 ] . V_3 = V_24 ;\r\nV_2 [ 0 ] . V_5 = V_24 + V_25 - 1 ;\r\nV_2 [ 1 ] . V_3 = F_11 ( 1 ) ;\r\nV_2 [ 1 ] . V_5 = F_11 ( 1 ) ;\r\nV_9 = F_9 ( V_26 ) ;\r\nif ( V_9 & V_27 )\r\nV_16 . V_17 = false ;\r\nelse\r\nV_16 . V_17 = true ;\r\n}\r\nvoid T_1 F_13 ( T_3 * V_28 )\r\n{\r\nif ( F_14 () )\r\nF_1 () ;\r\nelse if ( F_15 () )\r\nF_8 () ;\r\nelse if ( F_16 () )\r\nF_10 () ;\r\nelse if ( F_17 () )\r\nF_12 () ;\r\nelse\r\nF_18 () ;\r\nif ( V_28 )\r\nmemcpy ( V_16 . V_29 , V_28 ,\r\nsizeof( V_16 . V_29 ) ) ;\r\nF_19 ( & V_10 ) ;\r\n}
