<stg><name>top_kernel</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="64">
<![CDATA[
entry:1 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
entry:7 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_11_1, i24 %A, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:8 %store_ln29 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
entry:7 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_11_1, i24 %A, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln29 = br void %VITIS_LOOP_33_5

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_5:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_5:1 %icmp_ln29 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_33_5:2 %add_ln29 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_5:3 %br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_33_5.split, void %for.end69

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_33_5.split:0 %trunc_ln29 = trunc i7 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:3 %call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_5, i6 %trunc_ln29, i24 %p_loc, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:32 %store_ln29 = store i7 %add_ln29, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.end69:0 %ret_ln45 = ret

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:3 %call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_5, i6 %trunc_ln29, i24 %p_loc, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:4 %p_loc_load = load i24 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_33_5.split:5 %shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_33_5.split:6 %sext_ln38 = sext i40 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_33_5.split:7 %mul_ln38 = mul i81 %sext_ln38, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_33_5.split:8 %sub_ln38 = sub i81 0, i81 %mul_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:9 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:10 %tmp_397_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln38, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_397_cast"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:11 %tmp_398_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln38, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_398_cast4"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:12 %tmp_398_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln38, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_398_cast"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_33_5.split:13 %select_ln38_1 = select i1 %tmp_1, i17 %tmp_397_cast, i17 %tmp_398_cast

]]></Node>
<StgValue><ssdm name="select_ln38_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_33_5.split:14 %zext_ln38 = zext i17 %select_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_33_5.split:15 %sub_ln38_1 = sub i18 0, i18 %zext_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_33_5.split:16 %scale = select i1 %tmp_1, i18 %sub_ln38_1, i18 %tmp_398_cast4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:21 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_33_5.split:17 %sext_ln38_1 = sext i18 %scale

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:18 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln38_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_33_5.split:19 %sext_ln38_2 = sext i18 %scale

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_33_5.split:20 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln38_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:22 %or_ln38 = or i1 %tmp_389, i1 %tmp_390

]]></Node>
<StgValue><ssdm name="or_ln38"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:23 %xor_ln38 = xor i1 %tmp_388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln38"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:24 %and_ln38 = and i1 %or_ln38, i1 %xor_ln38

]]></Node>
<StgValue><ssdm name="and_ln38"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:25 %and_ln38_2 = and i1 %tmp_390, i1 %tmp_389

]]></Node>
<StgValue><ssdm name="and_ln38_2"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:26 %xor_ln38_1 = xor i1 %and_ln38_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln38_1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:27 %and_ln38_1 = and i1 %tmp_388, i1 %xor_ln38_1

]]></Node>
<StgValue><ssdm name="and_ln38_1"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_33_5.split:28 %select_ln38 = select i1 %and_ln38, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_33_5.split:29 %or_ln38_1 = or i1 %and_ln38, i1 %and_ln38_1

]]></Node>
<StgValue><ssdm name="or_ln38_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_33_5.split:30 %scale_1 = select i1 %or_ln38_1, i24 %select_ln38, i24 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:31 %call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_41_6, i6 %trunc_ln29, i24 %C, i24 %scale_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_33_5.split:1 %speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln29"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:31 %call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_41_6, i6 %trunc_ln29, i24 %C, i24 %scale_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_33_5.split:33 %br_ln29 = br void %VITIS_LOOP_33_5

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
