{
  "1. Half Adder": "A half adder takes two single-bit binary numbers (a and b) and outputs their sum (Sum) and carry (Carry Out). Module Name: half_adder Timescale: 1ns / 1ps Parameters: None Ports: Input: a, Input: b, Output: sum, Output: carry",
  "2. Full Adder": "A full adder takes three single-bit binary numbers (a, b, and cin) and outputs their sum (sum) and carry (cout). Module Name: full_adder Timescale: 1ns / 1ps Parameters: None Ports: Input: a, Input: b, Input: cin, Output: sum, Output: cout",
  "3. Parameterized Adder": "A parameterized adder that can add two WIDTH-bit binary numbers using an internal DSP adder of FPGA. Module Name: param_adder Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: a[WIDTH-1:0], Input: b[WIDTH-1:0], Output: sum[WIDTH-1:0], Output: carry",
  "4. Parameterized Subtractor": "A parameterized subtractor that can subtract two WIDTH-bit binary numbers using an internal DSP subtractor of FPGA. Module Name: param_subtractor Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: a[WIDTH-1:0], Input: b[WIDTH-1:0], Output: diff[WIDTH-1:0], Output: borrow",
  "5. Parameterized Multiplier": "A parameterized multiplier that can multiply two WIDTH-bit binary numbers using an internal DSP multiplier. Module Name: param_multiplier Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: a[WIDTH-1:0], Input: b[WIDTH-1:0], Output: product[2*WIDTH-1:0]",
  "6. Parameterized Divider": "A parameterized divider that can divide two WIDTH-bit binary numbers using an internal DSP divider. Module Name: param_divider Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: dividend[WIDTH-1:0], Input: divisor[WIDTH-1:0], Output: quotient[WIDTH-1:0], Output: remainder[WIDTH-1:0]",
  "7. 32-bit Register File": "A 32-bit register file with 32 registers. Module Name: reg_file_32bit Timescale: 1ns / 1ps Parameters: None Ports: Input: clk, Input: rst, Input: we, Input: read_addr1[4:0], Input: read_addr2[4:0], Input: write_addr[4:0], Input: write_data[31:0], Output: read_data1[31:0], Output: read_data2[31:0]",
  "8. Parameterized Shift Register": "A parameterized shift register that shifts data by one-bit position. Module Name: param_shift_reg Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: clk, Input: rst, Input: load, Input: data_in[WIDTH-1:0], Output: data_out[WIDTH-1:0]",
  "9. 4-bit ALU": "A 4-bit Arithmetic Logic Unit (ALU) that performs arithmetic and logical operations. Module Name: alu_4bit Timescale: 1ns / 1ps Parameters: None Ports: Input: a[3:0], Input: b[3:0], Input: ALU_Sel[2:0], Output: ALU_Result[3:0], Output: Zero, Output: Carry, Output: Overflow",
  "10. RAM": "A simple RAM module with parameterizable size. Module Name: ram_simple Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 8), ADDR_WIDTH (default: 8) Ports: Input: clk, Input: we, Input: addr[ADDR_WIDTH-1:0], Input: data_in[DATA_WIDTH-1:0], Output: data_out[DATA_WIDTH-1:0]",
  "11. ROM": "A simple ROM module with parameterizable size. Module Name: rom_simple Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 8), ADDR_WIDTH (default: 8) Ports: Input: addr[ADDR_WIDTH-1:0], Output: data_out[DATA_WIDTH-1:0]",
  "12. FSM (1100 pattern)": "A Mealy-based FSM that detects the '1100' pattern in a bitstream. Module Name: fsm_1100 Timescale: 1ns / 1ps Parameters: None Ports: Input: clk, Input: rst, Input: bit_in, Output: pattern_detected",
  "13. Fibonacci Number Generator": "A module to calculate the nth Fibonacci number. Module Name: fibonacci_gen Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: clk, Input: rst, Input: start, Input: n[WIDTH-1:0], Output: fib[WIDTH-1:0]",
  "14. Binary Adder Tree": "A binary adder tree to add five 16-bit numbers using pipelined stages. Module Name: binary_adder_tree Timescale: 1ns / 1ps Parameters: None Ports: Input: A[15:0], B[15:0], C[15:0], D[15:0], E[15:0], clk, Output: out[15:0]",
  "15. Ternary Adder Tree": "A ternary adder tree using pipelined ternary additions. Module Name: ternary_adder_tree Timescale: 1ns / 1ps Parameters: WIDTH (default: 16) Ports: Input: A[WIDTH-1:0], B[WIDTH-1:0], C[WIDTH-1:0], D[WIDTH-1:0], E[WIDTH-1:0], CLK, Output: OUT[WIDTH-1:0]",
  "16. Dual Clock Synchronous RAM": "A dual-clock synchronous RAM with separate read and write clocks. Module Name: ram_dual Timescale: 1ns / 1ps Parameters: None Ports: Input: data[7:0], read_addr[5:0], write_addr[5:0], we, read_clock, write_clock, Output: q[7:0]",
  "17. Single Clock Synchronous RAM": "A single-clock synchronous RAM using inferred block RAM. Module Name: ram_infer Timescale: 1ns / 1ps Parameters: None Ports: Input: data[7:0], read_addr[5:0], write_addr[5:0], we, clk, Output: q[7:0]",
  "18. RAM with Separate I/O Ports": "A RAM module with separate input and output ports. Module Name: ram_separate_io Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 8), ADDR_WIDTH (default: 8) Ports: Input: clk, Input: we, Input: addr[ADDR_WIDTH-1:0], Input: data_in[DATA_WIDTH-1:0], Output: data_out[DATA_WIDTH-1:0]",
  "19. Single-Port RAM": "A single-port RAM for read and write operations using a registered address. Module Name: single_port_ram Timescale: 1ns / 1ps Parameters: None Ports: Input: data[7:0], addr[5:0], we, clk, Output: q[7:0]",
  "20. Counter with Asynchronous Reset": "A counter with asynchronous reset and enable. Module Name: counter Timescale: 1ns / 1ps Parameters: None Ports: Input: clk, Input: reset, Input: ena, Output: result[7:0]",
  "21. Bidirectional Pin": "A module representing a bidirectional pin with control signals. Module Name: bidir_pin Timescale: 1ns / 1ps Parameters: WIDTH (default: 1) Ports: Inout: pin[WIDTH-1:0], Input: dir, Input: data_out[WIDTH-1:0], Output: data_in[WIDTH-1:0]",
  "22. UART (Universal Asynchronous Receiver-Transmitter)": "A Universal Asynchronous Receiver-Transmitter (UART) module. Module Name: uart_module Timescale: 1ns / 1ps Parameters: BAUD_RATE (default: 9600) Ports: Input: clk, Input: rst, Input: rx, Output: tx, Input: data_in[7:0], Output: data_out[7:0]",
  "23. FFT Module": "A Fast Fourier Transform (FFT) module for signal processing. Module Name: fft_module Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 16), FFT_POINTS (default: 1024) Ports: Input: clk, Input: rst, Input: start, Input: data_in[DATA_WIDTH-1:0], Output: data_out[DATA_WIDTH-1:0], Output: done",
  "24. Digital Filter": "A general digital filter module using configurable coefficients. Module Name: digital_filter Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 16), COEFF_WIDTH (default: 16), NUM_TAPS (default: 32) Ports: Input: clk, Input: rst, Input: data_in[DATA_WIDTH-1:0], Output: data_out[DATA_WIDTH-1:0], Input: coeff[NUM_TAPS-1:0][COEFF_WIDTH-1:0]",
  "25. BCD to Gray Converter": "A module that converts a Binary-Coded Decimal (BCD) number to a Gray code. Module Name: bcd_to_gray Timescale: 1ns / 1ps Parameters: BCD_WIDTH (default: 4), GRAY_WIDTH (default: 4) Ports: Input: bcd[BCD_WIDTH-1:0], Output: gray[GRAY_WIDTH-1:0]",
  "26. 7 Segment LCD": "A module to drive a 7-segment LED display to show hexadecimal digits. Module Name: seven_seg_display Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 4) Ports: Input: data[DATA_WIDTH-1:0], Output: seg[6:0]",
  "27. Gray Counter (Design 1)": "A Gray code counter that generates an 8-bit Gray code sequence. Module Name: gray_count Timescale: 1ns / 1ps Parameters: None Ports: Input: clk, Input: enable, Input: reset, Output: gray_count[7:0]",
  "28. Behavioral Counter (Design 2)": "A behavioral counter that increments on each clock cycle. Module Name: behav_counter Timescale: 1ns / 1ps Parameters: None Ports: Input: clk, Input: d[7:0], Input: load, Input: clear, Output: cnt",
  "29. Parameterized Comparator (Design 3)": "A parameterized comparator for comparing two WIDTH-bit binary numbers. Module Name: param_comparator Timescale: 1ns / 1ps Parameters: WIDTH (default: 8) Ports: Input: A[WIDTH-1:0], Input: B[WIDTH-1:0], Output: Equal, Output: Greater, Output: Less",
  "30. Modulation and Demodulation (Design 4)": "A module for modulation and demodulation of signals. Module Name: mod_demod Timescale: 1ns / 1ps Parameters: DATA_WIDTH (default: 16) Ports: Input: clk, Input: rst, Input: data_in[DATA_WIDTH-1:0], Output: modulated_signal[DATA_WIDTH-1:0], Output: demodulated_data[DATA_WIDTH-1:0]",
  "31. Parameterized Counter (Design 5)": "A parameterized counter that counts from 0 to MAX_COUNT. Module Name: param_counter Timescale: 1ns / 1ps Parameters: MAX_COUNT (default: 255) Ports: Input: clk, Input: rst, Output: count",
  "32. True Dual-Port RAM with a Single Clock (Design 6)": "A true dual-port RAM with single clock and separate read/write ports. Module Name: true_dpram_sclk Timescale: 1ns / 1ps Parameters: None Ports: Input: data_a[7:0], Input: data_b[7:0], Input: addr_a[5:0], Input: addr_b[5:0], Input: we_a, Input: we_b, Input: clk, Output: q_a[7:0], Output: q_b[7:0]",
  "33. 8x64 Shift Register with Taps": "An 8-bit by 64-bit shift register with taps at depths 16, 32, 48, and final output. Module Name: shift_8x64_taps Timescale: 1ns / 1ps Parameters: None Ports: Input: clk, Input: shift, Input: sr_in[7:0], Output: sr_tap_one[7:0], Output: sr_tap_two[7:0], Output: sr_tap_three[7:0], Output: sr_out[7:0]"
}
