{"vcs1":{"timestamp_begin":1746108644.156653115, "rt":5.63, "ut":5.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1746108649.856753107, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1746108650.183071269, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746108643.852229894}
{"VCS_COMP_START_TIME": 1746108643.852229894}
{"VCS_COMP_END_TIME": 1746108650.526876165}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379544}}
{"vcselab": {"peak_mem": 174924}}
