<profile>

<section name = "Vitis HLS Report for 'MatStream2AxiStream_2_s'" level="0">
<item name = "Date">Mon Jun 27 00:45:17 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LVI-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.258 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 518407, 80.000 ns, 5.184 ms, 8, 518407, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79">MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol, 3, 518402, 30.000 ns, 5.184 ms, 3, 518402, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 53, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 181, 1022, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 124, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79">MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol, 0, 0, 181, 1022, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_16ns_32_4_1_U305">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="op2_assign_fu_106_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1069_fu_119_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cols_bound_per_npc_blk_n">9, 2, 1, 2</column>
<column name="ldata1_blk_n">9, 2, 1, 2</column>
<column name="ldata1_din">9, 2, 64, 128</column>
<column name="ldata1_write">14, 3, 1, 3</column>
<column name="out_mat_data85_read">9, 2, 1, 2</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_175">32, 0, 32, 0</column>
<column name="cols_bound_per_npc_read_reg_144">32, 0, 32, 0</column>
<column name="empty_reg_150">16, 0, 16, 0</column>
<column name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg">1, 0, 1, 0</column>
<column name="last_blk_width_read_reg_165">4, 0, 4, 0</column>
<column name="op2_assign_reg_170">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="out_mat_data85_dout">in, 24, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_num_data_valid">in, 2, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_fifo_cap">in, 2, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_empty_n">in, 1, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_read">out, 1, ap_fifo, out_mat_data85, pointer</column>
<column name="ldata1_din">out, 64, ap_fifo, ldata1, pointer</column>
<column name="ldata1_num_data_valid">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_fifo_cap">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="rows_dout">in, 16, ap_fifo, rows, pointer</column>
<column name="rows_num_data_valid">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_fifo_cap">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_bound_per_npc_dout">in, 32, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_num_data_valid">in, 3, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_fifo_cap">in, 3, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_empty_n">in, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_read">out, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="last_blk_width">in, 4, ap_none, last_blk_width, pointer</column>
</table>
</item>
</section>
</profile>
