
examples/task_management/01_create_task/out/01_create_task.elf:     file format elf32-littlearm
examples/task_management/01_create_task/out/01_create_task.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0003a1

Program Header:
0x70000001 off    0x000147c8 vaddr 0x1a0047c8 paddr 0x1a0047c8 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a4 vaddr 0x100000a4 paddr 0x100000a4 align 2**16
         filesz 0x00000000 memsz 0x00002aac flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000047d0 memsz 0x000047d0 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0047d0 align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000047c4  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a0047d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          00002aac  100000a4  100000a4  000100a4  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a0047c4  1a0047c4  000147c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0047c8  1a0047c8  000147c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  10002b50  10002b50  000200a4  2**2
                  CONTENTS
 19 .debug_info   000253e6  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000051a0  00000000  00000000  0004548a  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000bf96  00000000  00000000  0004a62a  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000e08  00000000  00000000  000565c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001088  00000000  00000000  000573c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e44f  00000000  00000000  00058450  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0001652b  00000000  00000000  0006689f  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002f0b9  00000000  00000000  0007cdca  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000001d  00000000  00000000  000abe83  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000abea0  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002b38  00000000  00000000  000abed4  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a4 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0047c4 l    d  .init_array	00000000 .init_array
1a0047c8 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002b50 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 01_create_task.c
00000000 l    df *ABS*	00000000 system.c
100000a4 l     O .bss	00000004 heap_end.5869
00000000 l    df *ABS*	00000000 heap_4.c
1a0004f4 l     F .text	00000064 prvHeapInit
100000ac l     O .bss	00002000 ucHeap
1a000558 l     F .text	00000058 prvInsertBlockIntoFreeList
100000a8 l     O .bss	00000004 pxEnd
100020ac l     O .bss	00000004 xBlockAllocatedBit
100020b0 l     O .bss	00000004 xFreeBytesRemaining
100020b4 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020b8 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000724 l     F .text	0000001e prvIsQueueFull
1a000742 l     F .text	0000001a prvIsQueueEmpty
1a00075c l     F .text	00000076 prvCopyDataToQueue
1a0007d2 l     F .text	00000024 prvCopyDataFromQueue
1a0007f6 l     F .text	0000006e prvUnlockQueue
1a0008e8 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100020c0 l     O .bss	00000168 uxIdleTaskStack.10818
10002228 l     O .bss	000005a0 uxTimerTaskStack.10825
100027c8 l     O .bss	00000060 xIdleTaskTCB.10817
10002828 l     O .bss	00000060 xTimerTaskTCB.10824
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a000ee0 l     F .text	0000002c prvResetNextTaskUnblockTime
1a000f0c l     F .text	00000092 prvInitialiseNewTask
1a000fa0 l     F .text	00000068 prvInitialiseTaskLists
1a001008 l     F .text	000000ac prvAddNewTaskToReadyList
1a0010b4 l     F .text	00000038 prvDeleteTCB
1a0010ec l     F .text	0000004c prvCheckTasksWaitingTermination
1a001138 l     F .text	00000028 prvIdleTask
1a001160 l     F .text	00000098 prvAddCurrentTaskToDelayedList
1000288c l     O .bss	00000004 pxDelayedTaskList
10002890 l     O .bss	00000004 pxOverflowDelayedTaskList
10002894 l     O .bss	0000008c pxReadyTasksLists
10002920 l     O .bss	00000004 uxCurrentNumberOfTasks
10002924 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002928 l     O .bss	00000004 uxPendedTicks
1000292c l     O .bss	00000004 uxSchedulerSuspended
10002930 l     O .bss	00000004 uxTaskNumber
10002934 l     O .bss	00000004 uxTopReadyPriority
10002938 l     O .bss	00000014 xDelayedTaskList1
1000294c l     O .bss	00000014 xDelayedTaskList2
10002960 l     O .bss	00000004 xNextTaskUnblockTime
10002964 l     O .bss	00000004 xNumOfOverflows
10002968 l     O .bss	00000014 xPendingReadyList
1000297c l     O .bss	00000004 xSchedulerRunning
10002980 l     O .bss	00000014 xSuspendedTaskList
10002994 l     O .bss	00000014 xTasksWaitingTermination
100029a8 l     O .bss	00000004 xTickCount
100029ac l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a0018cc l     F .text	00000020 prvGetNextExpireTime
1a0018ec l     F .text	00000048 prvInsertTimerInActiveList
1a001934 l     F .text	00000070 prvCheckForValidListAndQueue
1a001ce4 l     F .text	00000016 prvTimerTask
1a001a74 l     F .text	00000078 prvSwitchTimerLists
1a001aec l     F .text	0000002c prvSampleTimeNow
1a001b18 l     F .text	00000060 prvProcessExpiredTimer
1a001b78 l     F .text	00000074 prvProcessTimerOrBlockTask
1a001bec l     F .text	000000f8 prvProcessReceivedCommands
100029b0 l     O .bss	00000004 pxCurrentTimerList
100029b4 l     O .bss	00000004 pxOverflowTimerList
100029b8 l     O .bss	000000a0 ucStaticTimerQueueStorage.11919
10002a58 l     O .bss	00000014 xActiveTimerList1
10002a6c l     O .bss	00000014 xActiveTimerList2
10002a80 l     O .bss	00000004 xLastTime.11868
10002a84 l     O .bss	00000050 xStaticTimerQueue.11918
10002ad4 l     O .bss	00000004 xTimerQueue
10002ad8 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a001cfc l     F .text	00000040 prvTaskExitError
1a001d3c l     F .text	00000022 prvPortStartFirstTask
1a001d64 l     F .text	0000000e vPortEnableVFP
1a001dd0 l       .text	00000000 pxCurrentTCBConst2
1a001eb0 l       .text	00000000 pxCurrentTCBConst
10002adc l     O .bss	00000001 ucMaxSysCallPriority
10002ae0 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board.c
1a0020a4 l     F .text	00000044 Board_LED_Init
1a0020e8 l     F .text	00000040 Board_TEC_Init
1a002128 l     F .text	00000040 Board_GPIO_Init
1a002168 l     F .text	00000030 Board_ADC_Init
1a002198 l     F .text	00000038 Board_SPI_Init
1a0021d0 l     F .text	00000024 Board_I2C_Init
1a0044d4 l     O .text	00000008 GpioButtons
1a0044dc l     O .text	0000000c GpioLeds
1a0044e8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004500 l     O .text	00000004 InitClkStates
1a004504 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002344 l     F .text	0000002c Chip_UART_GetIndex
1a004578 l     O .text	00000008 UART_BClock
1a004580 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0024a0 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0024b4 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002568 l     F .text	000000a0 pll_calc_divs
1a002608 l     F .text	0000010c pll_get_frac
1a002714 l     F .text	00000048 Chip_Clock_FindBaseClock
1a002980 l     F .text	00000022 Chip_Clock_GetDivRate
10002ae8 l     O .bss	00000008 audio_usb_pll_freq
1a004590 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0045fc l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002c5c l     F .text	00000014 Chip_SSP_GetClockIndex
1a002c70 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a002de8 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002af0 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a00359c l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a003958 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0047c8 l       .init_array	00000000 __init_array_end
1a0047c4 l       .bss_RAM5	00000000 __preinit_array_end
1a0047c4 l       .init_array	00000000 __init_array_start
1a0047c4 l       .bss_RAM5	00000000 __preinit_array_start
1a0027a8 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000440 g     F .text	00000012 _isatty_r
1a003c3c g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a000452 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a001e18 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a003c0c g     F .text	00000030 printf
1a00228a g     F .text	00000008 __stdio_init
10002b44 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a003d82 g     F .text	00000024 __sseek
1a00364c g     F .text	00000070 __sinit
1a003db0 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a000d70 g     F .text	00000052 vQueueWaitForMessageRestricted
1a0035f0 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a00255a g     F .text	0000000c Chip_ADC_SetResolution
1a0040ac g     F .text	0000000c __malloc_unlock
1a001eb4 g     F .text	0000002c SysTick_Handler
10002b45 g     O .bss	00000001 __lock___arc4random_mutex
1a00039c  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00222c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a001e50 g     F .text	00000064 PendSV_Handler
1a000b1c g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a0047d0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002888 g     O .bss	00000004 pxCurrentTCB
1a000436 g     F .text	0000000a _fstat_r
53ff74ee g       *ABS*	00000000 __valid_user_code_checksum
1a0047d0 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001750 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002a24 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a001f18 g     F .text	00000110 xPortStartScheduler
1a0037d6 g     F .text	0000001c memcpy
1a00165c g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0035e4 g     F .text	0000000c _cleanup_r
1a001ee0  w    F .text	00000038 vPortSetupTimerInterrupt
1a003138 g     F .text	00000000 .hidden __aeabi_uldivmod
10002b50 g       .noinit	00000000 _noinit
1a003d18 g     F .text	00000010 puts
1a0006b4 g     F .text	00000070 vPortFree
10002b3c g     O .bss	00000004 SystemCoreClock
1a002370 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002028 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a002aa0 g     F .text	0000004c Chip_Clock_GetRate
1a000dde g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0022cc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000300 g     F .text	00000020 vTaskToggleLeds
1a003168 g     F .text	000002aa .hidden __udivmoddi4
1a0004d4 g     F .text	00000020 _sbrk_r
1a0044d0 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00045c g     F .text	0000004e _read_r
1a000dd8 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000bec g     F .text	0000015c xQueueReceive
10002afc g     O .bss	00000040 xQueueRegistry
1a000e64 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0047c8 g       .ARM.exidx	00000000 __exidx_start
10002b46 g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
10002b47 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a00478c g     O .text	00000004 _global_impure_ptr
1a003788 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0005b0 g     F .text	00000104 pvPortMalloc
1a002248 g     F .text	00000030 Board_Init
1a00042a  w    F .text	00000002 _init
1a000dc2 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a001378 g     F .text	0000000c xTaskGetTickCount
1a00099c g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002b50 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0003a0 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002d58 g     F .text	0000003c Chip_I2C_SetClockRate
1a001818 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00275c g     F .text	0000004c Chip_Clock_EnableCrystal
10002b48 g     O .bss	00000001 __lock___malloc_recursive_mutex
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0016c4 g     F .text	0000008c xTaskRemoveFromEventList
1a000ea8  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a00472c g     O .text	00000020 __sf_fake_stderr
1a002d30 g     F .text	00000028 Chip_I2C_Init
1a0037d4 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002918 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a000320 g     F .text	00000036 vTaskBlinkLed
1a004644 g     O .text	000000e6 gpioPinsInit
1a000e7c  w    F .text	0000002c vAssertCalled
1a002c88 g     F .text	00000012 Chip_SSP_SetClockRate
1a00309a g     F .text	00000016 gpioToggle
1a003986 g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a00361c g     F .text	0000000c __sfp_lock_acquire
1a004000 g     F .text	00000000 memchr
1a001768 g     F .text	00000084 xTaskCheckForTimeOut
1a003804 g     F .text	000000a0 _free_r
1a0029fc g     F .text	00000028 Chip_Clock_GetBaseClock
100000a4 g       .bss	00000000 _bss
1a002528 g     F .text	00000032 Chip_ADC_SetSampleRate
10002ae4 g     O .bss	00000004 freeRtosInterruptCallback
1a001368 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002c9a g     F .text	0000003e Chip_SSP_SetBitRate
1a000e26 g     F .text	00000026 uxListRemove
1a002c58 g     F .text	00000002 Chip_GPIO_Init
1a0044fc g     O .text	00000004 OscRateIn
1a0011f8 g     F .text	00000072 xTaskCreateStatic
10002b50 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001594 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a00090a g     F .text	00000092 xQueueGenericCreateStatic
1a00168c g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a00042c g     F .text	0000000a _close_r
1a002e1c g     F .text	000001ac gpioInit
1a000e4c g     F .text	00000018 vApplicationGetIdleTaskMemory
1a001a08 g     F .text	0000006c xTimerGenericCommand
1a003e54 g     F .text	000000dc __swsetup_r
1a000ec4  w    F .text	0000001c vApplicationStackOverflowHook
1a003414  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0036bc g     F .text	0000008c __sfp
1a003640 g     F .text	0000000c __sinit_lock_release
1a003d28 g     F .text	00000022 __sread
1a0030b0 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0040a0 g     F .text	0000000c __malloc_lock
1a002218 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a003524 g     F .text	00000078 _fflush_r
1a00474c g     O .text	00000020 __sf_fake_stdin
1a0027c4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0037d2 g     F .text	00000002 __retarget_lock_acquire_recursive
1a0037f2 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000358 g     F .text	00000044 main
1a0037d0 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a000df4 g     F .text	00000032 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a001db0 g     F .text	00000024 SVC_Handler
1a003da6 g     F .text	00000008 __sclose
1a0019a4 g     F .text	00000064 xTimerCreateTimerTask
1a0038a4 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002a30 g     F .text	0000003c Chip_Clock_EnableOpts
1a002282 g     F .text	00000008 __stdio_getchar
1a0027e0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002898 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002d94 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a002fc8 g     F .text	0000006a gpioWrite
1a000428  w    F .text	00000002 _fini
1a003c0c g     F .text	00000030 iprintf
1a00149c g     F .text	000000f8 xTaskResumeAll
1a0012d4 g     F .text	00000094 vTaskStartScheduler
1a0024e8 g     F .text	00000040 Chip_ADC_Init
10002b40 g     O .bss	00000004 g_pUsbApi
1a002294 g     F .text	00000038 Board_SetupMuxing
1a0023c4 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0004aa g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0040b8 g     F .text	000000da _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a003418 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a0017ec g     F .text	0000000c vTaskMissedYield
10002b50 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002cd8 g     F .text	00000038 Chip_SSP_Init
1a000d48 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001384 g     F .text	00000118 xTaskIncrementTick
1a003f30 g     F .text	00000048 __swhatbuf_r
1a002084 g     F .text	00000020 DAC_IRQHandler
1a0021f4 g     F .text	00000024 Board_Debug_Init
1a002278 g     F .text	0000000a __stdio_putchar
1a000864 g     F .text	00000084 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a002d10 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10002b49 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a00126a g     F .text	00000068 xTaskCreate
1a002b00 g     F .text	00000158 Chip_SetupCoreClock
1a003d4a g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a0039ac g     F .text	00000260 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a003748 g     F .text	0000003e _fwalk_reent
1a002aec g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a003628 g     F .text	0000000c __sfp_lock_release
1a00476c g     O .text	00000020 __sf_fake_stdout
1a0017f8 g     F .text	00000020 xTaskGetSchedulerState
1a003414  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
10002b4a g     O .bss	00000001 __lock___dd_hash_mutex
1a003f78 g     F .text	00000080 __smakebuf_r
10002b4b g     O .bss	00000001 __lock___tz_mutex
1a001d78 g     F .text	0000002c pxPortInitialiseStack
1a004194 g     F .text	0000024c _printf_i
1a002a6c g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002af8 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003032 g     F .text	00000068 gpioRead
1a0030cc g     F .text	0000006c boardInit
1a001dd4 g     F .text	00000044 vPortEnterCritical
10002af4 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0039ac g     F .text	00000260 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a0029a4 g     F .text	00000058 Chip_Clock_SetBaseClock
1a002dcc g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10002b4c g     O .bss	00000001 __lock___sfp_recursive_mutex
1a003634 g     F .text	0000000c __sinit_lock_acquire
1a002338 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 a1 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a ee 74 ff 53     }............t.S
	...
1a00002c:	b1 1d 00 1a 85 01 00 1a 00 00 00 00 51 1e 00 1a     ............Q...
1a00003c:	b5 1e 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	85 20 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     . ..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	b1 30 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .0..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0047d0 	.word	0x1a0047d0
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a0047d0 	.word	0x1a0047d0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0047d0 	.word	0x1a0047d0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0047d0 	.word	0x1a0047d0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0047d0 	.word	0x1a0047d0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a4 	.word	0x100000a4
1a000154:	00002aac 	.word	0x00002aac
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:

}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <vTaskToggleLeds>:
}

/*-----------------------------------------------------------*/
/* Tarea que realiza un toggle del LEDR. */
void vTaskToggleLeds( void *pvParameters )
{
1a000300:	b500      	push	{lr}
1a000302:	b083      	sub	sp, #12
    volatile uint32_t ul; // Variable para loop for

    for( ;; )
    {
        gpioToggle(LEDR);
1a000304:	2028      	movs	r0, #40	; 0x28
1a000306:	f002 fec8 	bl	1a00309a <gpioToggle>

        for (ul = 0; ul < mainDELAY_LOOP_COUNT; ul++)
1a00030a:	2300      	movs	r3, #0
1a00030c:	9301      	str	r3, [sp, #4]
1a00030e:	9a01      	ldr	r2, [sp, #4]
1a000310:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
1a000314:	429a      	cmp	r2, r3
1a000316:	d2f5      	bcs.n	1a000304 <vTaskToggleLeds+0x4>
1a000318:	9b01      	ldr	r3, [sp, #4]
1a00031a:	3301      	adds	r3, #1
1a00031c:	9301      	str	r3, [sp, #4]
1a00031e:	e7f6      	b.n	1a00030e <vTaskToggleLeds+0xe>

1a000320 <vTaskBlinkLed>:
}

/*-----------------------------------------------------------*/
/* Tarea que realiza un toggle simulataneo de LED1 y LED2. */
void vTaskBlinkLed( void *pvParameters )
{
1a000320:	b500      	push	{lr}
1a000322:	b083      	sub	sp, #12
    gpioWrite( LED1, ON );
1a000324:	2101      	movs	r1, #1
1a000326:	202b      	movs	r0, #43	; 0x2b
1a000328:	f002 fe4e 	bl	1a002fc8 <gpioWrite>
    gpioWrite( LED2, OFF );
1a00032c:	2100      	movs	r1, #0
1a00032e:	202c      	movs	r0, #44	; 0x2c
1a000330:	f002 fe4a 	bl	1a002fc8 <gpioWrite>

    volatile uint32_t ul; // Variable para loop for

    for( ;; )
    {
        gpioToggle( LED1 );
1a000334:	202b      	movs	r0, #43	; 0x2b
1a000336:	f002 feb0 	bl	1a00309a <gpioToggle>
        gpioToggle( LED2 );
1a00033a:	202c      	movs	r0, #44	; 0x2c
1a00033c:	f002 fead 	bl	1a00309a <gpioToggle>

        for (ul = 0; ul < mainDELAY_LOOP_COUNT; ul++)
1a000340:	2300      	movs	r3, #0
1a000342:	9301      	str	r3, [sp, #4]
1a000344:	9a01      	ldr	r2, [sp, #4]
1a000346:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
1a00034a:	429a      	cmp	r2, r3
1a00034c:	d2f2      	bcs.n	1a000334 <vTaskBlinkLed+0x14>
1a00034e:	9b01      	ldr	r3, [sp, #4]
1a000350:	3301      	adds	r3, #1
1a000352:	9301      	str	r3, [sp, #4]
1a000354:	e7f6      	b.n	1a000344 <vTaskBlinkLed+0x24>
1a000356:	Address 0x000000001a000356 is out of bounds.


1a000358 <main>:
{
1a000358:	b500      	push	{lr}
1a00035a:	b083      	sub	sp, #12
    boardConfig();
1a00035c:	f002 feb6 	bl	1a0030cc <boardInit>
    xTaskCreate(
1a000360:	2400      	movs	r4, #0
1a000362:	9401      	str	r4, [sp, #4]
1a000364:	2501      	movs	r5, #1
1a000366:	9500      	str	r5, [sp, #0]
1a000368:	4623      	mov	r3, r4
1a00036a:	22b4      	movs	r2, #180	; 0xb4
1a00036c:	4907      	ldr	r1, [pc, #28]	; (1a00038c <main+0x34>)
1a00036e:	4808      	ldr	r0, [pc, #32]	; (1a000390 <main+0x38>)
1a000370:	f000 ff7b 	bl	1a00126a <xTaskCreate>
    xTaskCreate( 
1a000374:	9401      	str	r4, [sp, #4]
1a000376:	9500      	str	r5, [sp, #0]
1a000378:	4623      	mov	r3, r4
1a00037a:	22b4      	movs	r2, #180	; 0xb4
1a00037c:	4905      	ldr	r1, [pc, #20]	; (1a000394 <main+0x3c>)
1a00037e:	4806      	ldr	r0, [pc, #24]	; (1a000398 <main+0x40>)
1a000380:	f000 ff73 	bl	1a00126a <xTaskCreate>
    vTaskStartScheduler();
1a000384:	f000 ffa6 	bl	1a0012d4 <vTaskStartScheduler>
    for( ;; );
1a000388:	e7fe      	b.n	1a000388 <main+0x30>
1a00038a:	bf00      	nop
1a00038c:	1a0043e0 	.word	0x1a0043e0
1a000390:	1a000301 	.word	0x1a000301
1a000394:	1a0043f4 	.word	0x1a0043f4
1a000398:	1a000321 	.word	0x1a000321

1a00039c <initialise_monitor_handles>:
}
1a00039c:	4770      	bx	lr
1a00039e:	Address 0x000000001a00039e is out of bounds.


1a0003a0 <Reset_Handler>:
void Reset_Handler(void) {
1a0003a0:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0003a2:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0003a4:	4b19      	ldr	r3, [pc, #100]	; (1a00040c <Reset_Handler+0x6c>)
1a0003a6:	4a1a      	ldr	r2, [pc, #104]	; (1a000410 <Reset_Handler+0x70>)
1a0003a8:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0003aa:	3304      	adds	r3, #4
1a0003ac:	4a19      	ldr	r2, [pc, #100]	; (1a000414 <Reset_Handler+0x74>)
1a0003ae:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003b0:	2300      	movs	r3, #0
1a0003b2:	e005      	b.n	1a0003c0 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0003b4:	4a18      	ldr	r2, [pc, #96]	; (1a000418 <Reset_Handler+0x78>)
1a0003b6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0003ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003be:	3301      	adds	r3, #1
1a0003c0:	2b07      	cmp	r3, #7
1a0003c2:	d9f7      	bls.n	1a0003b4 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0003c4:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0003c6:	4b15      	ldr	r3, [pc, #84]	; (1a00041c <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0003c8:	e007      	b.n	1a0003da <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0003ca:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0003ce:	689a      	ldr	r2, [r3, #8]
1a0003d0:	6859      	ldr	r1, [r3, #4]
1a0003d2:	6818      	ldr	r0, [r3, #0]
1a0003d4:	f7ff fed9 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0003d8:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0003da:	4a11      	ldr	r2, [pc, #68]	; (1a000420 <Reset_Handler+0x80>)
1a0003dc:	4293      	cmp	r3, r2
1a0003de:	d3f4      	bcc.n	1a0003ca <Reset_Handler+0x2a>
1a0003e0:	e006      	b.n	1a0003f0 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0003e2:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0003e4:	6859      	ldr	r1, [r3, #4]
1a0003e6:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003ea:	f7ff fedd 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0003ee:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0003f0:	4a0c      	ldr	r2, [pc, #48]	; (1a000424 <Reset_Handler+0x84>)
1a0003f2:	4293      	cmp	r3, r2
1a0003f4:	d3f5      	bcc.n	1a0003e2 <Reset_Handler+0x42>
    SystemInit();
1a0003f6:	f002 fccd 	bl	1a002d94 <SystemInit>
    __libc_init_array();
1a0003fa:	f003 f9c5 	bl	1a003788 <__libc_init_array>
    initialise_monitor_handles();
1a0003fe:	f7ff ffcd 	bl	1a00039c <initialise_monitor_handles>
    main();
1a000402:	f7ff ffa9 	bl	1a000358 <main>
        __asm__ volatile("wfi");
1a000406:	bf30      	wfi
    while (1) {
1a000408:	e7fd      	b.n	1a000406 <Reset_Handler+0x66>
1a00040a:	bf00      	nop
1a00040c:	40053100 	.word	0x40053100
1a000410:	10df1000 	.word	0x10df1000
1a000414:	01dff7ff 	.word	0x01dff7ff
1a000418:	e000e280 	.word	0xe000e280
1a00041c:	1a000114 	.word	0x1a000114
1a000420:	1a000150 	.word	0x1a000150
1a000424:	1a000178 	.word	0x1a000178

1a000428 <_fini>:
void _fini(void) {}
1a000428:	4770      	bx	lr

1a00042a <_init>:
void _init(void) {}
1a00042a:	4770      	bx	lr

1a00042c <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a00042c:	2309      	movs	r3, #9
1a00042e:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000430:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000434:	4770      	bx	lr

1a000436 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000436:	2358      	movs	r3, #88	; 0x58
1a000438:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00043a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00043e:	4770      	bx	lr

1a000440 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000440:	2902      	cmp	r1, #2
1a000442:	d904      	bls.n	1a00044e <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000444:	2309      	movs	r3, #9
1a000446:	6003      	str	r3, [r0, #0]
       return -1;
1a000448:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00044c:	4770      	bx	lr
       return 1;
1a00044e:	2001      	movs	r0, #1
   }
}
1a000450:	4770      	bx	lr

1a000452 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000452:	2358      	movs	r3, #88	; 0x58
1a000454:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000456:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00045a:	4770      	bx	lr

1a00045c <_read_r>:
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a00045c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000460:	4606      	mov	r6, r0
  size_t i = 0;
  switch (fd) {
1a000462:	2902      	cmp	r1, #2
1a000464:	d81c      	bhi.n	1a0004a0 <_read_r+0x44>
1a000466:	4617      	mov	r7, r2
1a000468:	461d      	mov	r5, r3
  size_t i = 0;
1a00046a:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a00046c:	42ac      	cmp	r4, r5
1a00046e:	d211      	bcs.n	1a000494 <_read_r+0x38>
         int c = __stdio_getchar();
1a000470:	f001 ff07 	bl	1a002282 <__stdio_getchar>
         if( c != -1 ){
1a000474:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000478:	d0f8      	beq.n	1a00046c <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00047a:	f104 0801 	add.w	r8, r4, #1
1a00047e:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000480:	280d      	cmp	r0, #13
1a000482:	d003      	beq.n	1a00048c <_read_r+0x30>
1a000484:	280a      	cmp	r0, #10
1a000486:	d001      	beq.n	1a00048c <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000488:	4644      	mov	r4, r8
1a00048a:	e7ef      	b.n	1a00046c <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a00048c:	f001 fef9 	bl	1a002282 <__stdio_getchar>
               return i;
1a000490:	4640      	mov	r0, r8
1a000492:	e003      	b.n	1a00049c <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000494:	2313      	movs	r3, #19
1a000496:	6033      	str	r3, [r6, #0]
      return -1;
1a000498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a00049c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0004a0:	2313      	movs	r3, #19
1a0004a2:	6003      	str	r3, [r0, #0]
      return -1;
1a0004a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0004a8:	e7f8      	b.n	1a00049c <_read_r+0x40>

1a0004aa <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0004aa:	2902      	cmp	r1, #2
1a0004ac:	d80c      	bhi.n	1a0004c8 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0004ae:	b570      	push	{r4, r5, r6, lr}
1a0004b0:	4616      	mov	r6, r2
1a0004b2:	461d      	mov	r5, r3
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0004b4:	2400      	movs	r4, #0
1a0004b6:	42ac      	cmp	r4, r5
1a0004b8:	d204      	bcs.n	1a0004c4 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0004ba:	5d30      	ldrb	r0, [r6, r4]
1a0004bc:	f001 fedc 	bl	1a002278 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0004c0:	3401      	adds	r4, #1
1a0004c2:	e7f8      	b.n	1a0004b6 <_write_r+0xc>
       return n;
1a0004c4:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0004c6:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0004c8:	2313      	movs	r3, #19
1a0004ca:	6003      	str	r3, [r0, #0]
       return -1;
1a0004cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0004d0:	4770      	bx	lr
1a0004d2:	Address 0x000000001a0004d2 is out of bounds.


1a0004d4 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0004d4:	4b05      	ldr	r3, [pc, #20]	; (1a0004ec <_sbrk_r+0x18>)
1a0004d6:	681b      	ldr	r3, [r3, #0]
1a0004d8:	b123      	cbz	r3, 1a0004e4 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0004da:	4b04      	ldr	r3, [pc, #16]	; (1a0004ec <_sbrk_r+0x18>)
1a0004dc:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0004de:	4401      	add	r1, r0
1a0004e0:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0004e2:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0004e4:	4b01      	ldr	r3, [pc, #4]	; (1a0004ec <_sbrk_r+0x18>)
1a0004e6:	4a02      	ldr	r2, [pc, #8]	; (1a0004f0 <_sbrk_r+0x1c>)
1a0004e8:	601a      	str	r2, [r3, #0]
1a0004ea:	e7f6      	b.n	1a0004da <_sbrk_r+0x6>
1a0004ec:	100000a4 	.word	0x100000a4
1a0004f0:	10002b50 	.word	0x10002b50

1a0004f4 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a0004f4:	4a12      	ldr	r2, [pc, #72]	; (1a000540 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a0004f6:	f012 0f07 	tst.w	r2, #7
1a0004fa:	d01e      	beq.n	1a00053a <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a0004fc:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0004fe:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a000502:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a000506:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000508:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a00050a:	480e      	ldr	r0, [pc, #56]	; (1a000544 <prvHeapInit+0x50>)
1a00050c:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a00050e:	2100      	movs	r1, #0
1a000510:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a000512:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a000514:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000516:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a00051a:	480b      	ldr	r0, [pc, #44]	; (1a000548 <prvHeapInit+0x54>)
1a00051c:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a00051e:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000520:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000522:	1a99      	subs	r1, r3, r2
1a000524:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a000526:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000528:	4b08      	ldr	r3, [pc, #32]	; (1a00054c <prvHeapInit+0x58>)
1a00052a:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a00052c:	4b08      	ldr	r3, [pc, #32]	; (1a000550 <prvHeapInit+0x5c>)
1a00052e:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000530:	4b08      	ldr	r3, [pc, #32]	; (1a000554 <prvHeapInit+0x60>)
1a000532:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000536:	601a      	str	r2, [r3, #0]
}
1a000538:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a00053a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a00053e:	e7e4      	b.n	1a00050a <prvHeapInit+0x16>
1a000540:	100000ac 	.word	0x100000ac
1a000544:	100020b8 	.word	0x100020b8
1a000548:	100000a8 	.word	0x100000a8
1a00054c:	100020b4 	.word	0x100020b4
1a000550:	100020b0 	.word	0x100020b0
1a000554:	100020ac 	.word	0x100020ac

1a000558 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a000558:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00055a:	4b13      	ldr	r3, [pc, #76]	; (1a0005a8 <prvInsertBlockIntoFreeList+0x50>)
1a00055c:	461a      	mov	r2, r3
1a00055e:	681b      	ldr	r3, [r3, #0]
1a000560:	4283      	cmp	r3, r0
1a000562:	d3fb      	bcc.n	1a00055c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000564:	6851      	ldr	r1, [r2, #4]
1a000566:	1854      	adds	r4, r2, r1
1a000568:	4284      	cmp	r4, r0
1a00056a:	d00a      	beq.n	1a000582 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a00056c:	6841      	ldr	r1, [r0, #4]
1a00056e:	1844      	adds	r4, r0, r1
1a000570:	42a3      	cmp	r3, r4
1a000572:	d00b      	beq.n	1a00058c <prvInsertBlockIntoFreeList+0x34>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000574:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000576:	4290      	cmp	r0, r2
1a000578:	d000      	beq.n	1a00057c <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a00057a:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a00057c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000580:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a000582:	6840      	ldr	r0, [r0, #4]
1a000584:	4401      	add	r1, r0
1a000586:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a000588:	4610      	mov	r0, r2
1a00058a:	e7ef      	b.n	1a00056c <prvInsertBlockIntoFreeList+0x14>
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00058c:	4c07      	ldr	r4, [pc, #28]	; (1a0005ac <prvInsertBlockIntoFreeList+0x54>)
1a00058e:	6824      	ldr	r4, [r4, #0]
1a000590:	42a3      	cmp	r3, r4
1a000592:	d006      	beq.n	1a0005a2 <prvInsertBlockIntoFreeList+0x4a>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000594:	685b      	ldr	r3, [r3, #4]
1a000596:	4419      	add	r1, r3
1a000598:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a00059a:	6813      	ldr	r3, [r2, #0]
1a00059c:	681b      	ldr	r3, [r3, #0]
1a00059e:	6003      	str	r3, [r0, #0]
1a0005a0:	e7e9      	b.n	1a000576 <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a0005a2:	6004      	str	r4, [r0, #0]
1a0005a4:	e7e7      	b.n	1a000576 <prvInsertBlockIntoFreeList+0x1e>
1a0005a6:	bf00      	nop
1a0005a8:	100020b8 	.word	0x100020b8
1a0005ac:	100000a8 	.word	0x100000a8

1a0005b0 <pvPortMalloc>:
{
1a0005b0:	b570      	push	{r4, r5, r6, lr}
1a0005b2:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a0005b4:	f000 fed8 	bl	1a001368 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a0005b8:	4b39      	ldr	r3, [pc, #228]	; (1a0006a0 <pvPortMalloc+0xf0>)
1a0005ba:	681b      	ldr	r3, [r3, #0]
1a0005bc:	b19b      	cbz	r3, 1a0005e6 <pvPortMalloc+0x36>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a0005be:	4b39      	ldr	r3, [pc, #228]	; (1a0006a4 <pvPortMalloc+0xf4>)
1a0005c0:	681b      	ldr	r3, [r3, #0]
1a0005c2:	421c      	tst	r4, r3
1a0005c4:	d112      	bne.n	1a0005ec <pvPortMalloc+0x3c>
			if( xWantedSize > 0 )
1a0005c6:	b134      	cbz	r4, 1a0005d6 <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
1a0005c8:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a0005ca:	f014 0f07 	tst.w	r4, #7
1a0005ce:	d002      	beq.n	1a0005d6 <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0005d0:	f024 0407 	bic.w	r4, r4, #7
1a0005d4:	3408      	adds	r4, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a0005d6:	b1d4      	cbz	r4, 1a00060e <pvPortMalloc+0x5e>
1a0005d8:	4b33      	ldr	r3, [pc, #204]	; (1a0006a8 <pvPortMalloc+0xf8>)
1a0005da:	681b      	ldr	r3, [r3, #0]
1a0005dc:	42a3      	cmp	r3, r4
1a0005de:	d31a      	bcc.n	1a000616 <pvPortMalloc+0x66>
				pxBlock = xStart.pxNextFreeBlock;
1a0005e0:	4b32      	ldr	r3, [pc, #200]	; (1a0006ac <pvPortMalloc+0xfc>)
1a0005e2:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0005e4:	e01d      	b.n	1a000622 <pvPortMalloc+0x72>
			prvHeapInit();
1a0005e6:	f7ff ff85 	bl	1a0004f4 <prvHeapInit>
1a0005ea:	e7e8      	b.n	1a0005be <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
1a0005ec:	f000 ff56 	bl	1a00149c <xTaskResumeAll>
void *pvReturn = NULL;
1a0005f0:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a0005f2:	f000 fc59 	bl	1a000ea8 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a0005f6:	f016 0f07 	tst.w	r6, #7
1a0005fa:	d04f      	beq.n	1a00069c <pvPortMalloc+0xec>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0005fc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000600:	f383 8811 	msr	BASEPRI, r3
1a000604:	f3bf 8f6f 	isb	sy
1a000608:	f3bf 8f4f 	dsb	sy
1a00060c:	e7fe      	b.n	1a00060c <pvPortMalloc+0x5c>
	( void ) xTaskResumeAll();
1a00060e:	f000 ff45 	bl	1a00149c <xTaskResumeAll>
void *pvReturn = NULL;
1a000612:	2600      	movs	r6, #0
1a000614:	e7ed      	b.n	1a0005f2 <pvPortMalloc+0x42>
	( void ) xTaskResumeAll();
1a000616:	f000 ff41 	bl	1a00149c <xTaskResumeAll>
void *pvReturn = NULL;
1a00061a:	2600      	movs	r6, #0
1a00061c:	e7e9      	b.n	1a0005f2 <pvPortMalloc+0x42>
					pxPreviousBlock = pxBlock;
1a00061e:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a000620:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000622:	686a      	ldr	r2, [r5, #4]
1a000624:	42a2      	cmp	r2, r4
1a000626:	d202      	bcs.n	1a00062e <pvPortMalloc+0x7e>
1a000628:	682a      	ldr	r2, [r5, #0]
1a00062a:	2a00      	cmp	r2, #0
1a00062c:	d1f7      	bne.n	1a00061e <pvPortMalloc+0x6e>
				if( pxBlock != pxEnd )
1a00062e:	4a1c      	ldr	r2, [pc, #112]	; (1a0006a0 <pvPortMalloc+0xf0>)
1a000630:	6812      	ldr	r2, [r2, #0]
1a000632:	42aa      	cmp	r2, r5
1a000634:	d014      	beq.n	1a000660 <pvPortMalloc+0xb0>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000636:	681e      	ldr	r6, [r3, #0]
1a000638:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a00063a:	682a      	ldr	r2, [r5, #0]
1a00063c:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a00063e:	686b      	ldr	r3, [r5, #4]
1a000640:	1b1b      	subs	r3, r3, r4
1a000642:	2b10      	cmp	r3, #16
1a000644:	d914      	bls.n	1a000670 <pvPortMalloc+0xc0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000646:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000648:	f010 0f07 	tst.w	r0, #7
1a00064c:	d00c      	beq.n	1a000668 <pvPortMalloc+0xb8>
1a00064e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000652:	f383 8811 	msr	BASEPRI, r3
1a000656:	f3bf 8f6f 	isb	sy
1a00065a:	f3bf 8f4f 	dsb	sy
1a00065e:	e7fe      	b.n	1a00065e <pvPortMalloc+0xae>
	( void ) xTaskResumeAll();
1a000660:	f000 ff1c 	bl	1a00149c <xTaskResumeAll>
void *pvReturn = NULL;
1a000664:	2600      	movs	r6, #0
1a000666:	e7c4      	b.n	1a0005f2 <pvPortMalloc+0x42>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000668:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a00066a:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a00066c:	f7ff ff74 	bl	1a000558 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000670:	686a      	ldr	r2, [r5, #4]
1a000672:	490d      	ldr	r1, [pc, #52]	; (1a0006a8 <pvPortMalloc+0xf8>)
1a000674:	680b      	ldr	r3, [r1, #0]
1a000676:	1a9b      	subs	r3, r3, r2
1a000678:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a00067a:	490d      	ldr	r1, [pc, #52]	; (1a0006b0 <pvPortMalloc+0x100>)
1a00067c:	6809      	ldr	r1, [r1, #0]
1a00067e:	428b      	cmp	r3, r1
1a000680:	d201      	bcs.n	1a000686 <pvPortMalloc+0xd6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000682:	490b      	ldr	r1, [pc, #44]	; (1a0006b0 <pvPortMalloc+0x100>)
1a000684:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a000686:	4b07      	ldr	r3, [pc, #28]	; (1a0006a4 <pvPortMalloc+0xf4>)
1a000688:	681b      	ldr	r3, [r3, #0]
1a00068a:	4313      	orrs	r3, r2
1a00068c:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a00068e:	2300      	movs	r3, #0
1a000690:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000692:	f000 ff03 	bl	1a00149c <xTaskResumeAll>
		if( pvReturn == NULL )
1a000696:	2e00      	cmp	r6, #0
1a000698:	d1ad      	bne.n	1a0005f6 <pvPortMalloc+0x46>
1a00069a:	e7aa      	b.n	1a0005f2 <pvPortMalloc+0x42>
}
1a00069c:	4630      	mov	r0, r6
1a00069e:	bd70      	pop	{r4, r5, r6, pc}
1a0006a0:	100000a8 	.word	0x100000a8
1a0006a4:	100020ac 	.word	0x100020ac
1a0006a8:	100020b0 	.word	0x100020b0
1a0006ac:	100020b8 	.word	0x100020b8
1a0006b0:	100020b4 	.word	0x100020b4

1a0006b4 <vPortFree>:
	if( pv != NULL )
1a0006b4:	b380      	cbz	r0, 1a000718 <vPortFree+0x64>
{
1a0006b6:	b538      	push	{r3, r4, r5, lr}
1a0006b8:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a0006ba:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0006be:	f850 3c04 	ldr.w	r3, [r0, #-4]
1a0006c2:	4a16      	ldr	r2, [pc, #88]	; (1a00071c <vPortFree+0x68>)
1a0006c4:	6812      	ldr	r2, [r2, #0]
1a0006c6:	4213      	tst	r3, r2
1a0006c8:	d108      	bne.n	1a0006dc <vPortFree+0x28>
1a0006ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006ce:	f383 8811 	msr	BASEPRI, r3
1a0006d2:	f3bf 8f6f 	isb	sy
1a0006d6:	f3bf 8f4f 	dsb	sy
1a0006da:	e7fe      	b.n	1a0006da <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a0006dc:	f850 1c08 	ldr.w	r1, [r0, #-8]
1a0006e0:	b141      	cbz	r1, 1a0006f4 <vPortFree+0x40>
1a0006e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006e6:	f383 8811 	msr	BASEPRI, r3
1a0006ea:	f3bf 8f6f 	isb	sy
1a0006ee:	f3bf 8f4f 	dsb	sy
1a0006f2:	e7fe      	b.n	1a0006f2 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a0006f4:	ea23 0302 	bic.w	r3, r3, r2
1a0006f8:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
1a0006fc:	f000 fe34 	bl	1a001368 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000700:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000704:	4a06      	ldr	r2, [pc, #24]	; (1a000720 <vPortFree+0x6c>)
1a000706:	6813      	ldr	r3, [r2, #0]
1a000708:	440b      	add	r3, r1
1a00070a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a00070c:	4628      	mov	r0, r5
1a00070e:	f7ff ff23 	bl	1a000558 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a000712:	f000 fec3 	bl	1a00149c <xTaskResumeAll>
}
1a000716:	bd38      	pop	{r3, r4, r5, pc}
1a000718:	4770      	bx	lr
1a00071a:	bf00      	nop
1a00071c:	100020ac 	.word	0x100020ac
1a000720:	100020b0 	.word	0x100020b0

1a000724 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000724:	b510      	push	{r4, lr}
1a000726:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000728:	f001 fb54 	bl	1a001dd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a00072c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00072e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000730:	429a      	cmp	r2, r3
1a000732:	d004      	beq.n	1a00073e <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000734:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000736:	f001 fb6f 	bl	1a001e18 <vPortExitCritical>

	return xReturn;
}
1a00073a:	4620      	mov	r0, r4
1a00073c:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a00073e:	2401      	movs	r4, #1
1a000740:	e7f9      	b.n	1a000736 <prvIsQueueFull+0x12>

1a000742 <prvIsQueueEmpty>:
{
1a000742:	b510      	push	{r4, lr}
1a000744:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000746:	f001 fb45 	bl	1a001dd4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a00074a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00074c:	b923      	cbnz	r3, 1a000758 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a00074e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a000750:	f001 fb62 	bl	1a001e18 <vPortExitCritical>
}
1a000754:	4620      	mov	r0, r4
1a000756:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a000758:	2400      	movs	r4, #0
1a00075a:	e7f9      	b.n	1a000750 <prvIsQueueEmpty+0xe>

1a00075c <prvCopyDataToQueue>:
{
1a00075c:	b570      	push	{r4, r5, r6, lr}
1a00075e:	4604      	mov	r4, r0
1a000760:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000762:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000764:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000766:	b95a      	cbnz	r2, 1a000780 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000768:	6803      	ldr	r3, [r0, #0]
1a00076a:	b11b      	cbz	r3, 1a000774 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a00076c:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a00076e:	3601      	adds	r6, #1
1a000770:	63a6      	str	r6, [r4, #56]	; 0x38
}
1a000772:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000774:	6840      	ldr	r0, [r0, #4]
1a000776:	f001 f84f 	bl	1a001818 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a00077a:	2300      	movs	r3, #0
1a00077c:	6063      	str	r3, [r4, #4]
1a00077e:	e7f6      	b.n	1a00076e <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000780:	b96d      	cbnz	r5, 1a00079e <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000782:	6880      	ldr	r0, [r0, #8]
1a000784:	f003 f827 	bl	1a0037d6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000788:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a00078a:	68a3      	ldr	r3, [r4, #8]
1a00078c:	4413      	add	r3, r2
1a00078e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000790:	6862      	ldr	r2, [r4, #4]
1a000792:	4293      	cmp	r3, r2
1a000794:	d319      	bcc.n	1a0007ca <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000796:	6823      	ldr	r3, [r4, #0]
1a000798:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a00079a:	4628      	mov	r0, r5
1a00079c:	e7e7      	b.n	1a00076e <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00079e:	68c0      	ldr	r0, [r0, #12]
1a0007a0:	f003 f819 	bl	1a0037d6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a0007a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0007a6:	4251      	negs	r1, r2
1a0007a8:	68e3      	ldr	r3, [r4, #12]
1a0007aa:	1a9b      	subs	r3, r3, r2
1a0007ac:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0007ae:	6822      	ldr	r2, [r4, #0]
1a0007b0:	4293      	cmp	r3, r2
1a0007b2:	d202      	bcs.n	1a0007ba <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a0007b4:	6863      	ldr	r3, [r4, #4]
1a0007b6:	440b      	add	r3, r1
1a0007b8:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a0007ba:	2d02      	cmp	r5, #2
1a0007bc:	d001      	beq.n	1a0007c2 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a0007be:	2000      	movs	r0, #0
1a0007c0:	e7d5      	b.n	1a00076e <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0007c2:	b126      	cbz	r6, 1a0007ce <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a0007c4:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
1a0007c6:	2000      	movs	r0, #0
1a0007c8:	e7d1      	b.n	1a00076e <prvCopyDataToQueue+0x12>
1a0007ca:	4628      	mov	r0, r5
1a0007cc:	e7cf      	b.n	1a00076e <prvCopyDataToQueue+0x12>
1a0007ce:	2000      	movs	r0, #0
1a0007d0:	e7cd      	b.n	1a00076e <prvCopyDataToQueue+0x12>

1a0007d2 <prvCopyDataFromQueue>:
{
1a0007d2:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0007d4:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0007d6:	b16a      	cbz	r2, 1a0007f4 <prvCopyDataFromQueue+0x22>
{
1a0007d8:	b510      	push	{r4, lr}
1a0007da:	4608      	mov	r0, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a0007dc:	68d9      	ldr	r1, [r3, #12]
1a0007de:	4411      	add	r1, r2
1a0007e0:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a0007e2:	685c      	ldr	r4, [r3, #4]
1a0007e4:	42a1      	cmp	r1, r4
1a0007e6:	d301      	bcc.n	1a0007ec <prvCopyDataFromQueue+0x1a>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a0007e8:	6819      	ldr	r1, [r3, #0]
1a0007ea:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a0007ec:	68d9      	ldr	r1, [r3, #12]
1a0007ee:	f002 fff2 	bl	1a0037d6 <memcpy>
}
1a0007f2:	bd10      	pop	{r4, pc}
1a0007f4:	4770      	bx	lr

1a0007f6 <prvUnlockQueue>:
{
1a0007f6:	b538      	push	{r3, r4, r5, lr}
1a0007f8:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a0007fa:	f001 faeb 	bl	1a001dd4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a0007fe:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000802:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000804:	e003      	b.n	1a00080e <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000806:	f000 fff1 	bl	1a0017ec <vTaskMissedYield>
			--cTxLock;
1a00080a:	3c01      	subs	r4, #1
1a00080c:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a00080e:	2c00      	cmp	r4, #0
1a000810:	dd08      	ble.n	1a000824 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000812:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000814:	b133      	cbz	r3, 1a000824 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000816:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a00081a:	f000 ff53 	bl	1a0016c4 <xTaskRemoveFromEventList>
1a00081e:	2800      	cmp	r0, #0
1a000820:	d0f3      	beq.n	1a00080a <prvUnlockQueue+0x14>
1a000822:	e7f0      	b.n	1a000806 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000824:	23ff      	movs	r3, #255	; 0xff
1a000826:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a00082a:	f001 faf5 	bl	1a001e18 <vPortExitCritical>
	taskENTER_CRITICAL();
1a00082e:	f001 fad1 	bl	1a001dd4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000832:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000836:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000838:	e003      	b.n	1a000842 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a00083a:	f000 ffd7 	bl	1a0017ec <vTaskMissedYield>
				--cRxLock;
1a00083e:	3c01      	subs	r4, #1
1a000840:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000842:	2c00      	cmp	r4, #0
1a000844:	dd08      	ble.n	1a000858 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000846:	692b      	ldr	r3, [r5, #16]
1a000848:	b133      	cbz	r3, 1a000858 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00084a:	f105 0010 	add.w	r0, r5, #16
1a00084e:	f000 ff39 	bl	1a0016c4 <xTaskRemoveFromEventList>
1a000852:	2800      	cmp	r0, #0
1a000854:	d0f3      	beq.n	1a00083e <prvUnlockQueue+0x48>
1a000856:	e7f0      	b.n	1a00083a <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000858:	23ff      	movs	r3, #255	; 0xff
1a00085a:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a00085e:	f001 fadb 	bl	1a001e18 <vPortExitCritical>
}
1a000862:	bd38      	pop	{r3, r4, r5, pc}

1a000864 <xQueueGenericReset>:
{
1a000864:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a000866:	b1e0      	cbz	r0, 1a0008a2 <xQueueGenericReset+0x3e>
1a000868:	460d      	mov	r5, r1
1a00086a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a00086c:	f001 fab2 	bl	1a001dd4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000870:	6821      	ldr	r1, [r4, #0]
1a000872:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000874:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000876:	fb03 1002 	mla	r0, r3, r2, r1
1a00087a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a00087c:	2000      	movs	r0, #0
1a00087e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000880:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000882:	3a01      	subs	r2, #1
1a000884:	fb02 1303 	mla	r3, r2, r3, r1
1a000888:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a00088a:	23ff      	movs	r3, #255	; 0xff
1a00088c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000890:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000894:	b9ed      	cbnz	r5, 1a0008d2 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000896:	6923      	ldr	r3, [r4, #16]
1a000898:	b963      	cbnz	r3, 1a0008b4 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a00089a:	f001 fabd 	bl	1a001e18 <vPortExitCritical>
}
1a00089e:	2001      	movs	r0, #1
1a0008a0:	bd38      	pop	{r3, r4, r5, pc}
1a0008a2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008a6:	f383 8811 	msr	BASEPRI, r3
1a0008aa:	f3bf 8f6f 	isb	sy
1a0008ae:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0008b2:	e7fe      	b.n	1a0008b2 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0008b4:	f104 0010 	add.w	r0, r4, #16
1a0008b8:	f000 ff04 	bl	1a0016c4 <xTaskRemoveFromEventList>
1a0008bc:	2800      	cmp	r0, #0
1a0008be:	d0ec      	beq.n	1a00089a <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a0008c0:	4b08      	ldr	r3, [pc, #32]	; (1a0008e4 <xQueueGenericReset+0x80>)
1a0008c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0008c6:	601a      	str	r2, [r3, #0]
1a0008c8:	f3bf 8f4f 	dsb	sy
1a0008cc:	f3bf 8f6f 	isb	sy
1a0008d0:	e7e3      	b.n	1a00089a <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a0008d2:	f104 0010 	add.w	r0, r4, #16
1a0008d6:	f000 fa74 	bl	1a000dc2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a0008da:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0008de:	f000 fa70 	bl	1a000dc2 <vListInitialise>
1a0008e2:	e7da      	b.n	1a00089a <xQueueGenericReset+0x36>
1a0008e4:	e000ed04 	.word	0xe000ed04

1a0008e8 <prvInitialiseNewQueue>:
{
1a0008e8:	b538      	push	{r3, r4, r5, lr}
1a0008ea:	461d      	mov	r5, r3
1a0008ec:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a0008ee:	460b      	mov	r3, r1
1a0008f0:	b949      	cbnz	r1, 1a000906 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a0008f2:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a0008f4:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a0008f6:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a0008f8:	2101      	movs	r1, #1
1a0008fa:	4620      	mov	r0, r4
1a0008fc:	f7ff ffb2 	bl	1a000864 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000900:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a000904:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000906:	6022      	str	r2, [r4, #0]
1a000908:	e7f4      	b.n	1a0008f4 <prvInitialiseNewQueue+0xc>

1a00090a <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00090a:	b940      	cbnz	r0, 1a00091e <xQueueGenericCreateStatic+0x14>
1a00090c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000910:	f383 8811 	msr	BASEPRI, r3
1a000914:	f3bf 8f6f 	isb	sy
1a000918:	f3bf 8f4f 	dsb	sy
1a00091c:	e7fe      	b.n	1a00091c <xQueueGenericCreateStatic+0x12>
	{
1a00091e:	b530      	push	{r4, r5, lr}
1a000920:	b085      	sub	sp, #20
1a000922:	461c      	mov	r4, r3
1a000924:	4605      	mov	r5, r0
		configASSERT( pxStaticQueue != NULL );
1a000926:	b153      	cbz	r3, 1a00093e <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000928:	b192      	cbz	r2, 1a000950 <xQueueGenericCreateStatic+0x46>
1a00092a:	b989      	cbnz	r1, 1a000950 <xQueueGenericCreateStatic+0x46>
1a00092c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000930:	f383 8811 	msr	BASEPRI, r3
1a000934:	f3bf 8f6f 	isb	sy
1a000938:	f3bf 8f4f 	dsb	sy
1a00093c:	e7fe      	b.n	1a00093c <xQueueGenericCreateStatic+0x32>
1a00093e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000942:	f383 8811 	msr	BASEPRI, r3
1a000946:	f3bf 8f6f 	isb	sy
1a00094a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
1a00094e:	e7fe      	b.n	1a00094e <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000950:	b16a      	cbz	r2, 1a00096e <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000952:	2350      	movs	r3, #80	; 0x50
1a000954:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000956:	9b03      	ldr	r3, [sp, #12]
1a000958:	2b50      	cmp	r3, #80	; 0x50
1a00095a:	d013      	beq.n	1a000984 <xQueueGenericCreateStatic+0x7a>
1a00095c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000960:	f383 8811 	msr	BASEPRI, r3
1a000964:	f3bf 8f6f 	isb	sy
1a000968:	f3bf 8f4f 	dsb	sy
1a00096c:	e7fe      	b.n	1a00096c <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a00096e:	2900      	cmp	r1, #0
1a000970:	d0ef      	beq.n	1a000952 <xQueueGenericCreateStatic+0x48>
1a000972:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000976:	f383 8811 	msr	BASEPRI, r3
1a00097a:	f3bf 8f6f 	isb	sy
1a00097e:	f3bf 8f4f 	dsb	sy
1a000982:	e7fe      	b.n	1a000982 <xQueueGenericCreateStatic+0x78>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000984:	2301      	movs	r3, #1
1a000986:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00098a:	9400      	str	r4, [sp, #0]
1a00098c:	f89d 3020 	ldrb.w	r3, [sp, #32]
1a000990:	4628      	mov	r0, r5
1a000992:	f7ff ffa9 	bl	1a0008e8 <prvInitialiseNewQueue>
	}
1a000996:	4620      	mov	r0, r4
1a000998:	b005      	add	sp, #20
1a00099a:	bd30      	pop	{r4, r5, pc}

1a00099c <xQueueGenericSend>:
{
1a00099c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00099e:	b085      	sub	sp, #20
1a0009a0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a0009a2:	b188      	cbz	r0, 1a0009c8 <xQueueGenericSend+0x2c>
1a0009a4:	460e      	mov	r6, r1
1a0009a6:	461d      	mov	r5, r3
1a0009a8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0009aa:	b1b1      	cbz	r1, 1a0009da <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0009ac:	2d02      	cmp	r5, #2
1a0009ae:	d120      	bne.n	1a0009f2 <xQueueGenericSend+0x56>
1a0009b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0009b2:	2b01      	cmp	r3, #1
1a0009b4:	d01d      	beq.n	1a0009f2 <xQueueGenericSend+0x56>
1a0009b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009ba:	f383 8811 	msr	BASEPRI, r3
1a0009be:	f3bf 8f6f 	isb	sy
1a0009c2:	f3bf 8f4f 	dsb	sy
1a0009c6:	e7fe      	b.n	1a0009c6 <xQueueGenericSend+0x2a>
1a0009c8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009cc:	f383 8811 	msr	BASEPRI, r3
1a0009d0:	f3bf 8f6f 	isb	sy
1a0009d4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0009d8:	e7fe      	b.n	1a0009d8 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0009da:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a0009dc:	2b00      	cmp	r3, #0
1a0009de:	d0e5      	beq.n	1a0009ac <xQueueGenericSend+0x10>
1a0009e0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009e4:	f383 8811 	msr	BASEPRI, r3
1a0009e8:	f3bf 8f6f 	isb	sy
1a0009ec:	f3bf 8f4f 	dsb	sy
1a0009f0:	e7fe      	b.n	1a0009f0 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0009f2:	f000 ff01 	bl	1a0017f8 <xTaskGetSchedulerState>
1a0009f6:	4607      	mov	r7, r0
1a0009f8:	b958      	cbnz	r0, 1a000a12 <xQueueGenericSend+0x76>
1a0009fa:	9b01      	ldr	r3, [sp, #4]
1a0009fc:	2b00      	cmp	r3, #0
1a0009fe:	d044      	beq.n	1a000a8a <xQueueGenericSend+0xee>
1a000a00:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a04:	f383 8811 	msr	BASEPRI, r3
1a000a08:	f3bf 8f6f 	isb	sy
1a000a0c:	f3bf 8f4f 	dsb	sy
1a000a10:	e7fe      	b.n	1a000a10 <xQueueGenericSend+0x74>
1a000a12:	2700      	movs	r7, #0
1a000a14:	e039      	b.n	1a000a8a <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000a16:	462a      	mov	r2, r5
1a000a18:	4631      	mov	r1, r6
1a000a1a:	4620      	mov	r0, r4
1a000a1c:	f7ff fe9e 	bl	1a00075c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000a20:	6a62      	ldr	r2, [r4, #36]	; 0x24
1a000a22:	b96a      	cbnz	r2, 1a000a40 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a000a24:	b138      	cbz	r0, 1a000a36 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a000a26:	4b3c      	ldr	r3, [pc, #240]	; (1a000b18 <xQueueGenericSend+0x17c>)
1a000a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a2c:	601a      	str	r2, [r3, #0]
1a000a2e:	f3bf 8f4f 	dsb	sy
1a000a32:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000a36:	f001 f9ef 	bl	1a001e18 <vPortExitCritical>
				return pdPASS;
1a000a3a:	2001      	movs	r0, #1
}
1a000a3c:	b005      	add	sp, #20
1a000a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000a40:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000a44:	f000 fe3e 	bl	1a0016c4 <xTaskRemoveFromEventList>
1a000a48:	2800      	cmp	r0, #0
1a000a4a:	d0f4      	beq.n	1a000a36 <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a000a4c:	4b32      	ldr	r3, [pc, #200]	; (1a000b18 <xQueueGenericSend+0x17c>)
1a000a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a52:	601a      	str	r2, [r3, #0]
1a000a54:	f3bf 8f4f 	dsb	sy
1a000a58:	f3bf 8f6f 	isb	sy
1a000a5c:	e7eb      	b.n	1a000a36 <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a000a5e:	f001 f9db 	bl	1a001e18 <vPortExitCritical>
					return errQUEUE_FULL;
1a000a62:	2000      	movs	r0, #0
1a000a64:	e7ea      	b.n	1a000a3c <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000a66:	a802      	add	r0, sp, #8
1a000a68:	f000 fe72 	bl	1a001750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000a6c:	2701      	movs	r7, #1
1a000a6e:	e019      	b.n	1a000aa4 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a000a70:	2300      	movs	r3, #0
1a000a72:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000a76:	e021      	b.n	1a000abc <xQueueGenericSend+0x120>
1a000a78:	2300      	movs	r3, #0
1a000a7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000a7e:	e023      	b.n	1a000ac8 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a000a80:	4620      	mov	r0, r4
1a000a82:	f7ff feb8 	bl	1a0007f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000a86:	f000 fd09 	bl	1a00149c <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000a8a:	f001 f9a3 	bl	1a001dd4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000a8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000a90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000a92:	429a      	cmp	r2, r3
1a000a94:	d3bf      	bcc.n	1a000a16 <xQueueGenericSend+0x7a>
1a000a96:	2d02      	cmp	r5, #2
1a000a98:	d0bd      	beq.n	1a000a16 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000a9a:	9b01      	ldr	r3, [sp, #4]
1a000a9c:	2b00      	cmp	r3, #0
1a000a9e:	d0de      	beq.n	1a000a5e <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a000aa0:	2f00      	cmp	r7, #0
1a000aa2:	d0e0      	beq.n	1a000a66 <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a000aa4:	f001 f9b8 	bl	1a001e18 <vPortExitCritical>
		vTaskSuspendAll();
1a000aa8:	f000 fc5e 	bl	1a001368 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000aac:	f001 f992 	bl	1a001dd4 <vPortEnterCritical>
1a000ab0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000ab4:	b25b      	sxtb	r3, r3
1a000ab6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000aba:	d0d9      	beq.n	1a000a70 <xQueueGenericSend+0xd4>
1a000abc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000ac0:	b25b      	sxtb	r3, r3
1a000ac2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000ac6:	d0d7      	beq.n	1a000a78 <xQueueGenericSend+0xdc>
1a000ac8:	f001 f9a6 	bl	1a001e18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000acc:	a901      	add	r1, sp, #4
1a000ace:	a802      	add	r0, sp, #8
1a000ad0:	f000 fe4a 	bl	1a001768 <xTaskCheckForTimeOut>
1a000ad4:	b9c8      	cbnz	r0, 1a000b0a <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000ad6:	4620      	mov	r0, r4
1a000ad8:	f7ff fe24 	bl	1a000724 <prvIsQueueFull>
1a000adc:	2800      	cmp	r0, #0
1a000ade:	d0cf      	beq.n	1a000a80 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000ae0:	9901      	ldr	r1, [sp, #4]
1a000ae2:	f104 0010 	add.w	r0, r4, #16
1a000ae6:	f000 fdb9 	bl	1a00165c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000aea:	4620      	mov	r0, r4
1a000aec:	f7ff fe83 	bl	1a0007f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000af0:	f000 fcd4 	bl	1a00149c <xTaskResumeAll>
1a000af4:	2800      	cmp	r0, #0
1a000af6:	d1c8      	bne.n	1a000a8a <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a000af8:	4b07      	ldr	r3, [pc, #28]	; (1a000b18 <xQueueGenericSend+0x17c>)
1a000afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000afe:	601a      	str	r2, [r3, #0]
1a000b00:	f3bf 8f4f 	dsb	sy
1a000b04:	f3bf 8f6f 	isb	sy
1a000b08:	e7bf      	b.n	1a000a8a <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a000b0a:	4620      	mov	r0, r4
1a000b0c:	f7ff fe73 	bl	1a0007f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000b10:	f000 fcc4 	bl	1a00149c <xTaskResumeAll>
			return errQUEUE_FULL;
1a000b14:	2000      	movs	r0, #0
1a000b16:	e791      	b.n	1a000a3c <xQueueGenericSend+0xa0>
1a000b18:	e000ed04 	.word	0xe000ed04

1a000b1c <xQueueGenericSendFromISR>:
{
1a000b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a000b20:	b190      	cbz	r0, 1a000b48 <xQueueGenericSendFromISR+0x2c>
1a000b22:	4689      	mov	r9, r1
1a000b24:	4690      	mov	r8, r2
1a000b26:	461f      	mov	r7, r3
1a000b28:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000b2a:	b1b1      	cbz	r1, 1a000b5a <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000b2c:	2f02      	cmp	r7, #2
1a000b2e:	d120      	bne.n	1a000b72 <xQueueGenericSendFromISR+0x56>
1a000b30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000b32:	2b01      	cmp	r3, #1
1a000b34:	d01d      	beq.n	1a000b72 <xQueueGenericSendFromISR+0x56>
1a000b36:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b3a:	f383 8811 	msr	BASEPRI, r3
1a000b3e:	f3bf 8f6f 	isb	sy
1a000b42:	f3bf 8f4f 	dsb	sy
1a000b46:	e7fe      	b.n	1a000b46 <xQueueGenericSendFromISR+0x2a>
1a000b48:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b4c:	f383 8811 	msr	BASEPRI, r3
1a000b50:	f3bf 8f6f 	isb	sy
1a000b54:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a000b58:	e7fe      	b.n	1a000b58 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000b5a:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000b5c:	2b00      	cmp	r3, #0
1a000b5e:	d0e5      	beq.n	1a000b2c <xQueueGenericSendFromISR+0x10>
1a000b60:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b64:	f383 8811 	msr	BASEPRI, r3
1a000b68:	f3bf 8f6f 	isb	sy
1a000b6c:	f3bf 8f4f 	dsb	sy
1a000b70:	e7fe      	b.n	1a000b70 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000b72:	f001 fa59 	bl	1a002028 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000b76:	f3ef 8611 	mrs	r6, BASEPRI
1a000b7a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b7e:	f383 8811 	msr	BASEPRI, r3
1a000b82:	f3bf 8f6f 	isb	sy
1a000b86:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000b8a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000b8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000b8e:	429a      	cmp	r2, r3
1a000b90:	d306      	bcc.n	1a000ba0 <xQueueGenericSendFromISR+0x84>
1a000b92:	2f02      	cmp	r7, #2
1a000b94:	d004      	beq.n	1a000ba0 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a000b96:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000b98:	f386 8811 	msr	BASEPRI, r6
}
1a000b9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a000ba0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000ba4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000ba6:	463a      	mov	r2, r7
1a000ba8:	4649      	mov	r1, r9
1a000baa:	4620      	mov	r0, r4
1a000bac:	f7ff fdd6 	bl	1a00075c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000bb0:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000bb4:	d005      	beq.n	1a000bc2 <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000bb6:	1c6b      	adds	r3, r5, #1
1a000bb8:	b25b      	sxtb	r3, r3
1a000bba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000bbe:	2001      	movs	r0, #1
1a000bc0:	e7ea      	b.n	1a000b98 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000bc4:	b90b      	cbnz	r3, 1a000bca <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a000bc6:	2001      	movs	r0, #1
1a000bc8:	e7e6      	b.n	1a000b98 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000bca:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000bce:	f000 fd79 	bl	1a0016c4 <xTaskRemoveFromEventList>
1a000bd2:	b130      	cbz	r0, 1a000be2 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a000bd4:	f1b8 0f00 	cmp.w	r8, #0
1a000bd8:	d005      	beq.n	1a000be6 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000bda:	2001      	movs	r0, #1
1a000bdc:	f8c8 0000 	str.w	r0, [r8]
1a000be0:	e7da      	b.n	1a000b98 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a000be2:	2001      	movs	r0, #1
1a000be4:	e7d8      	b.n	1a000b98 <xQueueGenericSendFromISR+0x7c>
1a000be6:	2001      	movs	r0, #1
1a000be8:	e7d6      	b.n	1a000b98 <xQueueGenericSendFromISR+0x7c>
1a000bea:	Address 0x000000001a000bea is out of bounds.


1a000bec <xQueueReceive>:
{
1a000bec:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000bee:	b085      	sub	sp, #20
1a000bf0:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000bf2:	b190      	cbz	r0, 1a000c1a <xQueueReceive+0x2e>
1a000bf4:	460e      	mov	r6, r1
1a000bf6:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000bf8:	b1c1      	cbz	r1, 1a000c2c <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000bfa:	f000 fdfd 	bl	1a0017f8 <xTaskGetSchedulerState>
1a000bfe:	4607      	mov	r7, r0
1a000c00:	bb00      	cbnz	r0, 1a000c44 <xQueueReceive+0x58>
1a000c02:	9b01      	ldr	r3, [sp, #4]
1a000c04:	2b00      	cmp	r3, #0
1a000c06:	d05c      	beq.n	1a000cc2 <xQueueReceive+0xd6>
	__asm volatile
1a000c08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c0c:	f383 8811 	msr	BASEPRI, r3
1a000c10:	f3bf 8f6f 	isb	sy
1a000c14:	f3bf 8f4f 	dsb	sy
1a000c18:	e7fe      	b.n	1a000c18 <xQueueReceive+0x2c>
1a000c1a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c1e:	f383 8811 	msr	BASEPRI, r3
1a000c22:	f3bf 8f6f 	isb	sy
1a000c26:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a000c2a:	e7fe      	b.n	1a000c2a <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000c2c:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000c2e:	2b00      	cmp	r3, #0
1a000c30:	d0e3      	beq.n	1a000bfa <xQueueReceive+0xe>
1a000c32:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c36:	f383 8811 	msr	BASEPRI, r3
1a000c3a:	f3bf 8f6f 	isb	sy
1a000c3e:	f3bf 8f4f 	dsb	sy
1a000c42:	e7fe      	b.n	1a000c42 <xQueueReceive+0x56>
1a000c44:	2700      	movs	r7, #0
1a000c46:	e03c      	b.n	1a000cc2 <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000c48:	4631      	mov	r1, r6
1a000c4a:	4620      	mov	r0, r4
1a000c4c:	f7ff fdc1 	bl	1a0007d2 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000c50:	3d01      	subs	r5, #1
1a000c52:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000c54:	6923      	ldr	r3, [r4, #16]
1a000c56:	b923      	cbnz	r3, 1a000c62 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a000c58:	f001 f8de 	bl	1a001e18 <vPortExitCritical>
				return pdPASS;
1a000c5c:	2001      	movs	r0, #1
}
1a000c5e:	b005      	add	sp, #20
1a000c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000c62:	f104 0010 	add.w	r0, r4, #16
1a000c66:	f000 fd2d 	bl	1a0016c4 <xTaskRemoveFromEventList>
1a000c6a:	2800      	cmp	r0, #0
1a000c6c:	d0f4      	beq.n	1a000c58 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a000c6e:	4b35      	ldr	r3, [pc, #212]	; (1a000d44 <xQueueReceive+0x158>)
1a000c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c74:	601a      	str	r2, [r3, #0]
1a000c76:	f3bf 8f4f 	dsb	sy
1a000c7a:	f3bf 8f6f 	isb	sy
1a000c7e:	e7eb      	b.n	1a000c58 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a000c80:	f001 f8ca 	bl	1a001e18 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000c84:	2000      	movs	r0, #0
1a000c86:	e7ea      	b.n	1a000c5e <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000c88:	a802      	add	r0, sp, #8
1a000c8a:	f000 fd61 	bl	1a001750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000c8e:	2701      	movs	r7, #1
1a000c90:	e021      	b.n	1a000cd6 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a000c92:	2300      	movs	r3, #0
1a000c94:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000c98:	e029      	b.n	1a000cee <xQueueReceive+0x102>
1a000c9a:	2300      	movs	r3, #0
1a000c9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000ca0:	e02b      	b.n	1a000cfa <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a000ca2:	4620      	mov	r0, r4
1a000ca4:	f7ff fda7 	bl	1a0007f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000ca8:	f000 fbf8 	bl	1a00149c <xTaskResumeAll>
1a000cac:	e009      	b.n	1a000cc2 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a000cae:	4620      	mov	r0, r4
1a000cb0:	f7ff fda1 	bl	1a0007f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000cb4:	f000 fbf2 	bl	1a00149c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000cb8:	4620      	mov	r0, r4
1a000cba:	f7ff fd42 	bl	1a000742 <prvIsQueueEmpty>
1a000cbe:	2800      	cmp	r0, #0
1a000cc0:	d13d      	bne.n	1a000d3e <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a000cc2:	f001 f887 	bl	1a001dd4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000cc6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000cc8:	2d00      	cmp	r5, #0
1a000cca:	d1bd      	bne.n	1a000c48 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000ccc:	9b01      	ldr	r3, [sp, #4]
1a000cce:	2b00      	cmp	r3, #0
1a000cd0:	d0d6      	beq.n	1a000c80 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a000cd2:	2f00      	cmp	r7, #0
1a000cd4:	d0d8      	beq.n	1a000c88 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a000cd6:	f001 f89f 	bl	1a001e18 <vPortExitCritical>
		vTaskSuspendAll();
1a000cda:	f000 fb45 	bl	1a001368 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000cde:	f001 f879 	bl	1a001dd4 <vPortEnterCritical>
1a000ce2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000ce6:	b25b      	sxtb	r3, r3
1a000ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000cec:	d0d1      	beq.n	1a000c92 <xQueueReceive+0xa6>
1a000cee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000cf2:	b25b      	sxtb	r3, r3
1a000cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000cf8:	d0cf      	beq.n	1a000c9a <xQueueReceive+0xae>
1a000cfa:	f001 f88d 	bl	1a001e18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000cfe:	a901      	add	r1, sp, #4
1a000d00:	a802      	add	r0, sp, #8
1a000d02:	f000 fd31 	bl	1a001768 <xTaskCheckForTimeOut>
1a000d06:	2800      	cmp	r0, #0
1a000d08:	d1d1      	bne.n	1a000cae <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000d0a:	4620      	mov	r0, r4
1a000d0c:	f7ff fd19 	bl	1a000742 <prvIsQueueEmpty>
1a000d10:	2800      	cmp	r0, #0
1a000d12:	d0c6      	beq.n	1a000ca2 <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000d14:	9901      	ldr	r1, [sp, #4]
1a000d16:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000d1a:	f000 fc9f 	bl	1a00165c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000d1e:	4620      	mov	r0, r4
1a000d20:	f7ff fd69 	bl	1a0007f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000d24:	f000 fbba 	bl	1a00149c <xTaskResumeAll>
1a000d28:	2800      	cmp	r0, #0
1a000d2a:	d1ca      	bne.n	1a000cc2 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a000d2c:	4b05      	ldr	r3, [pc, #20]	; (1a000d44 <xQueueReceive+0x158>)
1a000d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000d32:	601a      	str	r2, [r3, #0]
1a000d34:	f3bf 8f4f 	dsb	sy
1a000d38:	f3bf 8f6f 	isb	sy
1a000d3c:	e7c1      	b.n	1a000cc2 <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a000d3e:	2000      	movs	r0, #0
1a000d40:	e78d      	b.n	1a000c5e <xQueueReceive+0x72>
1a000d42:	bf00      	nop
1a000d44:	e000ed04 	.word	0xe000ed04

1a000d48 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000d48:	2300      	movs	r3, #0
1a000d4a:	e000      	b.n	1a000d4e <vQueueAddToRegistry+0x6>
1a000d4c:	3301      	adds	r3, #1
1a000d4e:	2b07      	cmp	r3, #7
1a000d50:	d80b      	bhi.n	1a000d6a <vQueueAddToRegistry+0x22>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a000d52:	4a06      	ldr	r2, [pc, #24]	; (1a000d6c <vQueueAddToRegistry+0x24>)
1a000d54:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a000d58:	2a00      	cmp	r2, #0
1a000d5a:	d1f7      	bne.n	1a000d4c <vQueueAddToRegistry+0x4>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a000d5c:	4a03      	ldr	r2, [pc, #12]	; (1a000d6c <vQueueAddToRegistry+0x24>)
1a000d5e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a000d62:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a000d66:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a000d68:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a000d6a:	4770      	bx	lr
1a000d6c:	10002afc 	.word	0x10002afc

1a000d70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a000d70:	b570      	push	{r4, r5, r6, lr}
1a000d72:	4604      	mov	r4, r0
1a000d74:	460d      	mov	r5, r1
1a000d76:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a000d78:	f001 f82c 	bl	1a001dd4 <vPortEnterCritical>
1a000d7c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000d80:	b25b      	sxtb	r3, r3
1a000d82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d86:	d00d      	beq.n	1a000da4 <vQueueWaitForMessageRestricted+0x34>
1a000d88:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000d8c:	b25b      	sxtb	r3, r3
1a000d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d92:	d00b      	beq.n	1a000dac <vQueueWaitForMessageRestricted+0x3c>
1a000d94:	f001 f840 	bl	1a001e18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a000d98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000d9a:	b15b      	cbz	r3, 1a000db4 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a000d9c:	4620      	mov	r0, r4
1a000d9e:	f7ff fd2a 	bl	1a0007f6 <prvUnlockQueue>
	}
1a000da2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a000da4:	2300      	movs	r3, #0
1a000da6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000daa:	e7ed      	b.n	1a000d88 <vQueueWaitForMessageRestricted+0x18>
1a000dac:	2300      	movs	r3, #0
1a000dae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000db2:	e7ef      	b.n	1a000d94 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a000db4:	4632      	mov	r2, r6
1a000db6:	4629      	mov	r1, r5
1a000db8:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000dbc:	f000 fc66 	bl	1a00168c <vTaskPlaceOnEventListRestricted>
1a000dc0:	e7ec      	b.n	1a000d9c <vQueueWaitForMessageRestricted+0x2c>

1a000dc2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dc2:	f100 0308 	add.w	r3, r0, #8
1a000dc6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a000dc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000dcc:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dce:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dd0:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a000dd2:	2300      	movs	r3, #0
1a000dd4:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a000dd6:	4770      	bx	lr

1a000dd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a000dd8:	2300      	movs	r3, #0
1a000dda:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a000ddc:	4770      	bx	lr

1a000dde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a000dde:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a000de0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a000de2:	689a      	ldr	r2, [r3, #8]
1a000de4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a000de6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a000de8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000dea:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000dec:	6803      	ldr	r3, [r0, #0]
1a000dee:	3301      	adds	r3, #1
1a000df0:	6003      	str	r3, [r0, #0]
}
1a000df2:	4770      	bx	lr

1a000df4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a000df4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a000df6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a000df8:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000dfc:	d011      	beq.n	1a000e22 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dfe:	f100 0308 	add.w	r3, r0, #8
1a000e02:	461c      	mov	r4, r3
1a000e04:	685b      	ldr	r3, [r3, #4]
1a000e06:	681a      	ldr	r2, [r3, #0]
1a000e08:	42aa      	cmp	r2, r5
1a000e0a:	d9fa      	bls.n	1a000e02 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a000e0c:	6863      	ldr	r3, [r4, #4]
1a000e0e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a000e10:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a000e12:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a000e14:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000e16:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000e18:	6803      	ldr	r3, [r0, #0]
1a000e1a:	3301      	adds	r3, #1
1a000e1c:	6003      	str	r3, [r0, #0]
}
1a000e1e:	bc30      	pop	{r4, r5}
1a000e20:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
1a000e22:	6904      	ldr	r4, [r0, #16]
1a000e24:	e7f2      	b.n	1a000e0c <vListInsert+0x18>

1a000e26 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a000e26:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a000e28:	6841      	ldr	r1, [r0, #4]
1a000e2a:	6882      	ldr	r2, [r0, #8]
1a000e2c:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a000e2e:	6841      	ldr	r1, [r0, #4]
1a000e30:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a000e32:	685a      	ldr	r2, [r3, #4]
1a000e34:	4282      	cmp	r2, r0
1a000e36:	d006      	beq.n	1a000e46 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a000e38:	2200      	movs	r2, #0
1a000e3a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a000e3c:	681a      	ldr	r2, [r3, #0]
1a000e3e:	3a01      	subs	r2, #1
1a000e40:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a000e42:	6818      	ldr	r0, [r3, #0]
}
1a000e44:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a000e46:	6882      	ldr	r2, [r0, #8]
1a000e48:	605a      	str	r2, [r3, #4]
1a000e4a:	e7f5      	b.n	1a000e38 <uxListRemove+0x12>

1a000e4c <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a000e4c:	4b03      	ldr	r3, [pc, #12]	; (1a000e5c <vApplicationGetIdleTaskMemory+0x10>)
1a000e4e:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a000e50:	4b03      	ldr	r3, [pc, #12]	; (1a000e60 <vApplicationGetIdleTaskMemory+0x14>)
1a000e52:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a000e54:	235a      	movs	r3, #90	; 0x5a
1a000e56:	6013      	str	r3, [r2, #0]
}
1a000e58:	4770      	bx	lr
1a000e5a:	bf00      	nop
1a000e5c:	100027c8 	.word	0x100027c8
1a000e60:	100020c0 	.word	0x100020c0

1a000e64 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a000e64:	4b03      	ldr	r3, [pc, #12]	; (1a000e74 <vApplicationGetTimerTaskMemory+0x10>)
1a000e66:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a000e68:	4b03      	ldr	r3, [pc, #12]	; (1a000e78 <vApplicationGetTimerTaskMemory+0x14>)
1a000e6a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a000e6c:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a000e70:	6013      	str	r3, [r2, #0]
1a000e72:	4770      	bx	lr
1a000e74:	10002828 	.word	0x10002828
1a000e78:	10002228 	.word	0x10002228

1a000e7c <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a000e7c:	b510      	push	{r4, lr}
1a000e7e:	b082      	sub	sp, #8
1a000e80:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a000e82:	9001      	str	r0, [sp, #4]
1a000e84:	2300      	movs	r3, #0
1a000e86:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a000e88:	f000 ffa4 	bl	1a001dd4 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a000e8c:	9901      	ldr	r1, [sp, #4]
1a000e8e:	4622      	mov	r2, r4
1a000e90:	4804      	ldr	r0, [pc, #16]	; (1a000ea4 <vAssertCalled+0x28>)
1a000e92:	f002 febb 	bl	1a003c0c <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a000e96:	9b00      	ldr	r3, [sp, #0]
1a000e98:	2b00      	cmp	r3, #0
1a000e9a:	d0fc      	beq.n	1a000e96 <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a000e9c:	f000 ffbc 	bl	1a001e18 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a000ea0:	b002      	add	sp, #8
1a000ea2:	bd10      	pop	{r4, pc}
1a000ea4:	1a004404 	.word	0x1a004404

1a000ea8 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a000ea8:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a000eaa:	4804      	ldr	r0, [pc, #16]	; (1a000ebc <vApplicationMallocFailedHook+0x14>)
1a000eac:	f002 ff34 	bl	1a003d18 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a000eb0:	4903      	ldr	r1, [pc, #12]	; (1a000ec0 <vApplicationMallocFailedHook+0x18>)
1a000eb2:	202c      	movs	r0, #44	; 0x2c
1a000eb4:	f7ff ffe2 	bl	1a000e7c <vAssertCalled>
}
1a000eb8:	bd08      	pop	{r3, pc}
1a000eba:	bf00      	nop
1a000ebc:	1a004444 	.word	0x1a004444
1a000ec0:	1a004468 	.word	0x1a004468

1a000ec4 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a000ec4:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a000ec6:	4804      	ldr	r0, [pc, #16]	; (1a000ed8 <vApplicationStackOverflowHook+0x14>)
1a000ec8:	f002 fea0 	bl	1a003c0c <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a000ecc:	4903      	ldr	r1, [pc, #12]	; (1a000edc <vApplicationStackOverflowHook+0x18>)
1a000ece:	2050      	movs	r0, #80	; 0x50
1a000ed0:	f7ff ffd4 	bl	1a000e7c <vAssertCalled>
}
1a000ed4:	bd08      	pop	{r3, pc}
1a000ed6:	bf00      	nop
1a000ed8:	1a004488 	.word	0x1a004488
1a000edc:	1a004468 	.word	0x1a004468

1a000ee0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000ee0:	4b08      	ldr	r3, [pc, #32]	; (1a000f04 <prvResetNextTaskUnblockTime+0x24>)
1a000ee2:	681b      	ldr	r3, [r3, #0]
1a000ee4:	681b      	ldr	r3, [r3, #0]
1a000ee6:	b923      	cbnz	r3, 1a000ef2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a000ee8:	4b07      	ldr	r3, [pc, #28]	; (1a000f08 <prvResetNextTaskUnblockTime+0x28>)
1a000eea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000eee:	601a      	str	r2, [r3, #0]
1a000ef0:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000ef2:	4b04      	ldr	r3, [pc, #16]	; (1a000f04 <prvResetNextTaskUnblockTime+0x24>)
1a000ef4:	681b      	ldr	r3, [r3, #0]
1a000ef6:	68db      	ldr	r3, [r3, #12]
1a000ef8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000efa:	685a      	ldr	r2, [r3, #4]
1a000efc:	4b02      	ldr	r3, [pc, #8]	; (1a000f08 <prvResetNextTaskUnblockTime+0x28>)
1a000efe:	601a      	str	r2, [r3, #0]
	}
}
1a000f00:	4770      	bx	lr
1a000f02:	bf00      	nop
1a000f04:	1000288c 	.word	0x1000288c
1a000f08:	10002960 	.word	0x10002960

1a000f0c <prvInitialiseNewTask>:
{
1a000f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000f10:	4680      	mov	r8, r0
1a000f12:	460d      	mov	r5, r1
1a000f14:	4617      	mov	r7, r2
1a000f16:	4699      	mov	r9, r3
1a000f18:	9e08      	ldr	r6, [sp, #32]
1a000f1a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
1a000f1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000f20:	0092      	lsls	r2, r2, #2
1a000f22:	21a5      	movs	r1, #165	; 0xa5
1a000f24:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000f26:	f002 fc64 	bl	1a0037f2 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000f2a:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000f2c:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000f30:	3a01      	subs	r2, #1
1a000f32:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000f36:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000f3a:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f3c:	2200      	movs	r2, #0
1a000f3e:	2a0f      	cmp	r2, #15
1a000f40:	d807      	bhi.n	1a000f52 <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000f42:	5ca9      	ldrb	r1, [r5, r2]
1a000f44:	18a3      	adds	r3, r4, r2
1a000f46:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000f4a:	5cab      	ldrb	r3, [r5, r2]
1a000f4c:	b10b      	cbz	r3, 1a000f52 <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f4e:	3201      	adds	r2, #1
1a000f50:	e7f5      	b.n	1a000f3e <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000f52:	2300      	movs	r3, #0
1a000f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000f58:	2e06      	cmp	r6, #6
1a000f5a:	d900      	bls.n	1a000f5e <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000f5c:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000f5e:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000f60:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000f62:	2500      	movs	r5, #0
1a000f64:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000f66:	1d20      	adds	r0, r4, #4
1a000f68:	f7ff ff36 	bl	1a000dd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000f6c:	f104 0018 	add.w	r0, r4, #24
1a000f70:	f7ff ff32 	bl	1a000dd8 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000f74:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000f76:	f1c6 0607 	rsb	r6, r6, #7
1a000f7a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000f7c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000f7e:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000f80:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000f84:	464a      	mov	r2, r9
1a000f86:	4641      	mov	r1, r8
1a000f88:	4638      	mov	r0, r7
1a000f8a:	f000 fef5 	bl	1a001d78 <pxPortInitialiseStack>
1a000f8e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000f90:	f1ba 0f00 	cmp.w	sl, #0
1a000f94:	d001      	beq.n	1a000f9a <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000f96:	f8ca 4000 	str.w	r4, [sl]
}
1a000f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a000f9e:	Address 0x000000001a000f9e is out of bounds.


1a000fa0 <prvInitialiseTaskLists>:
{
1a000fa0:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000fa2:	2400      	movs	r4, #0
1a000fa4:	e007      	b.n	1a000fb6 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000fa6:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000faa:	0093      	lsls	r3, r2, #2
1a000fac:	480e      	ldr	r0, [pc, #56]	; (1a000fe8 <prvInitialiseTaskLists+0x48>)
1a000fae:	4418      	add	r0, r3
1a000fb0:	f7ff ff07 	bl	1a000dc2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000fb4:	3401      	adds	r4, #1
1a000fb6:	2c06      	cmp	r4, #6
1a000fb8:	d9f5      	bls.n	1a000fa6 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a000fba:	4d0c      	ldr	r5, [pc, #48]	; (1a000fec <prvInitialiseTaskLists+0x4c>)
1a000fbc:	4628      	mov	r0, r5
1a000fbe:	f7ff ff00 	bl	1a000dc2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000fc2:	4c0b      	ldr	r4, [pc, #44]	; (1a000ff0 <prvInitialiseTaskLists+0x50>)
1a000fc4:	4620      	mov	r0, r4
1a000fc6:	f7ff fefc 	bl	1a000dc2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000fca:	480a      	ldr	r0, [pc, #40]	; (1a000ff4 <prvInitialiseTaskLists+0x54>)
1a000fcc:	f7ff fef9 	bl	1a000dc2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000fd0:	4809      	ldr	r0, [pc, #36]	; (1a000ff8 <prvInitialiseTaskLists+0x58>)
1a000fd2:	f7ff fef6 	bl	1a000dc2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000fd6:	4809      	ldr	r0, [pc, #36]	; (1a000ffc <prvInitialiseTaskLists+0x5c>)
1a000fd8:	f7ff fef3 	bl	1a000dc2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000fdc:	4b08      	ldr	r3, [pc, #32]	; (1a001000 <prvInitialiseTaskLists+0x60>)
1a000fde:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000fe0:	4b08      	ldr	r3, [pc, #32]	; (1a001004 <prvInitialiseTaskLists+0x64>)
1a000fe2:	601c      	str	r4, [r3, #0]
}
1a000fe4:	bd38      	pop	{r3, r4, r5, pc}
1a000fe6:	bf00      	nop
1a000fe8:	10002894 	.word	0x10002894
1a000fec:	10002938 	.word	0x10002938
1a000ff0:	1000294c 	.word	0x1000294c
1a000ff4:	10002968 	.word	0x10002968
1a000ff8:	10002994 	.word	0x10002994
1a000ffc:	10002980 	.word	0x10002980
1a001000:	1000288c 	.word	0x1000288c
1a001004:	10002890 	.word	0x10002890

1a001008 <prvAddNewTaskToReadyList>:
{
1a001008:	b510      	push	{r4, lr}
1a00100a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a00100c:	f000 fee2 	bl	1a001dd4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a001010:	4a21      	ldr	r2, [pc, #132]	; (1a001098 <prvAddNewTaskToReadyList+0x90>)
1a001012:	6813      	ldr	r3, [r2, #0]
1a001014:	3301      	adds	r3, #1
1a001016:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001018:	4b20      	ldr	r3, [pc, #128]	; (1a00109c <prvAddNewTaskToReadyList+0x94>)
1a00101a:	681b      	ldr	r3, [r3, #0]
1a00101c:	b15b      	cbz	r3, 1a001036 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a00101e:	4b20      	ldr	r3, [pc, #128]	; (1a0010a0 <prvAddNewTaskToReadyList+0x98>)
1a001020:	681b      	ldr	r3, [r3, #0]
1a001022:	b96b      	cbnz	r3, 1a001040 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a001024:	4b1d      	ldr	r3, [pc, #116]	; (1a00109c <prvAddNewTaskToReadyList+0x94>)
1a001026:	681b      	ldr	r3, [r3, #0]
1a001028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00102a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00102c:	429a      	cmp	r2, r3
1a00102e:	d807      	bhi.n	1a001040 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a001030:	4b1a      	ldr	r3, [pc, #104]	; (1a00109c <prvAddNewTaskToReadyList+0x94>)
1a001032:	601c      	str	r4, [r3, #0]
1a001034:	e004      	b.n	1a001040 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a001036:	4b19      	ldr	r3, [pc, #100]	; (1a00109c <prvAddNewTaskToReadyList+0x94>)
1a001038:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a00103a:	6813      	ldr	r3, [r2, #0]
1a00103c:	2b01      	cmp	r3, #1
1a00103e:	d027      	beq.n	1a001090 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a001040:	4a18      	ldr	r2, [pc, #96]	; (1a0010a4 <prvAddNewTaskToReadyList+0x9c>)
1a001042:	6813      	ldr	r3, [r2, #0]
1a001044:	3301      	adds	r3, #1
1a001046:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a001048:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a00104a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a00104c:	2301      	movs	r3, #1
1a00104e:	4083      	lsls	r3, r0
1a001050:	4a15      	ldr	r2, [pc, #84]	; (1a0010a8 <prvAddNewTaskToReadyList+0xa0>)
1a001052:	6811      	ldr	r1, [r2, #0]
1a001054:	430b      	orrs	r3, r1
1a001056:	6013      	str	r3, [r2, #0]
1a001058:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00105c:	1d21      	adds	r1, r4, #4
1a00105e:	4b13      	ldr	r3, [pc, #76]	; (1a0010ac <prvAddNewTaskToReadyList+0xa4>)
1a001060:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a001064:	f7ff febb 	bl	1a000dde <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001068:	f000 fed6 	bl	1a001e18 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a00106c:	4b0c      	ldr	r3, [pc, #48]	; (1a0010a0 <prvAddNewTaskToReadyList+0x98>)
1a00106e:	681b      	ldr	r3, [r3, #0]
1a001070:	b16b      	cbz	r3, 1a00108e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a001072:	4b0a      	ldr	r3, [pc, #40]	; (1a00109c <prvAddNewTaskToReadyList+0x94>)
1a001074:	681b      	ldr	r3, [r3, #0]
1a001076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001078:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00107a:	429a      	cmp	r2, r3
1a00107c:	d207      	bcs.n	1a00108e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a00107e:	4b0c      	ldr	r3, [pc, #48]	; (1a0010b0 <prvAddNewTaskToReadyList+0xa8>)
1a001080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001084:	601a      	str	r2, [r3, #0]
1a001086:	f3bf 8f4f 	dsb	sy
1a00108a:	f3bf 8f6f 	isb	sy
}
1a00108e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a001090:	f7ff ff86 	bl	1a000fa0 <prvInitialiseTaskLists>
1a001094:	e7d4      	b.n	1a001040 <prvAddNewTaskToReadyList+0x38>
1a001096:	bf00      	nop
1a001098:	10002920 	.word	0x10002920
1a00109c:	10002888 	.word	0x10002888
1a0010a0:	1000297c 	.word	0x1000297c
1a0010a4:	10002930 	.word	0x10002930
1a0010a8:	10002934 	.word	0x10002934
1a0010ac:	10002894 	.word	0x10002894
1a0010b0:	e000ed04 	.word	0xe000ed04

1a0010b4 <prvDeleteTCB>:
	{
1a0010b4:	b510      	push	{r4, lr}
1a0010b6:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a0010b8:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a0010bc:	b163      	cbz	r3, 1a0010d8 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a0010be:	2b01      	cmp	r3, #1
1a0010c0:	d011      	beq.n	1a0010e6 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a0010c2:	2b02      	cmp	r3, #2
1a0010c4:	d00e      	beq.n	1a0010e4 <prvDeleteTCB+0x30>
1a0010c6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010ca:	f383 8811 	msr	BASEPRI, r3
1a0010ce:	f3bf 8f6f 	isb	sy
1a0010d2:	f3bf 8f4f 	dsb	sy
1a0010d6:	e7fe      	b.n	1a0010d6 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a0010d8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0010da:	f7ff faeb 	bl	1a0006b4 <vPortFree>
				vPortFree( pxTCB );
1a0010de:	4620      	mov	r0, r4
1a0010e0:	f7ff fae8 	bl	1a0006b4 <vPortFree>
	}
1a0010e4:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a0010e6:	f7ff fae5 	bl	1a0006b4 <vPortFree>
1a0010ea:	e7fb      	b.n	1a0010e4 <prvDeleteTCB+0x30>

1a0010ec <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0010ec:	4b0f      	ldr	r3, [pc, #60]	; (1a00112c <prvCheckTasksWaitingTermination+0x40>)
1a0010ee:	681b      	ldr	r3, [r3, #0]
1a0010f0:	b1d3      	cbz	r3, 1a001128 <prvCheckTasksWaitingTermination+0x3c>
{
1a0010f2:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a0010f4:	f000 fe6e 	bl	1a001dd4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a0010f8:	4b0d      	ldr	r3, [pc, #52]	; (1a001130 <prvCheckTasksWaitingTermination+0x44>)
1a0010fa:	68db      	ldr	r3, [r3, #12]
1a0010fc:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0010fe:	1d20      	adds	r0, r4, #4
1a001100:	f7ff fe91 	bl	1a000e26 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001104:	4a0b      	ldr	r2, [pc, #44]	; (1a001134 <prvCheckTasksWaitingTermination+0x48>)
1a001106:	6813      	ldr	r3, [r2, #0]
1a001108:	3b01      	subs	r3, #1
1a00110a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a00110c:	4a07      	ldr	r2, [pc, #28]	; (1a00112c <prvCheckTasksWaitingTermination+0x40>)
1a00110e:	6813      	ldr	r3, [r2, #0]
1a001110:	3b01      	subs	r3, #1
1a001112:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a001114:	f000 fe80 	bl	1a001e18 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001118:	4620      	mov	r0, r4
1a00111a:	f7ff ffcb 	bl	1a0010b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a00111e:	4b03      	ldr	r3, [pc, #12]	; (1a00112c <prvCheckTasksWaitingTermination+0x40>)
1a001120:	681b      	ldr	r3, [r3, #0]
1a001122:	2b00      	cmp	r3, #0
1a001124:	d1e6      	bne.n	1a0010f4 <prvCheckTasksWaitingTermination+0x8>
}
1a001126:	bd10      	pop	{r4, pc}
1a001128:	4770      	bx	lr
1a00112a:	bf00      	nop
1a00112c:	10002924 	.word	0x10002924
1a001130:	10002994 	.word	0x10002994
1a001134:	10002920 	.word	0x10002920

1a001138 <prvIdleTask>:
{
1a001138:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a00113a:	f7ff ffd7 	bl	1a0010ec <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a00113e:	4b06      	ldr	r3, [pc, #24]	; (1a001158 <prvIdleTask+0x20>)
1a001140:	681b      	ldr	r3, [r3, #0]
1a001142:	2b01      	cmp	r3, #1
1a001144:	d9f9      	bls.n	1a00113a <prvIdleTask+0x2>
				taskYIELD();
1a001146:	4b05      	ldr	r3, [pc, #20]	; (1a00115c <prvIdleTask+0x24>)
1a001148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00114c:	601a      	str	r2, [r3, #0]
1a00114e:	f3bf 8f4f 	dsb	sy
1a001152:	f3bf 8f6f 	isb	sy
1a001156:	e7f0      	b.n	1a00113a <prvIdleTask+0x2>
1a001158:	10002894 	.word	0x10002894
1a00115c:	e000ed04 	.word	0xe000ed04

1a001160 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001160:	b570      	push	{r4, r5, r6, lr}
1a001162:	4604      	mov	r4, r0
1a001164:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a001166:	4b1d      	ldr	r3, [pc, #116]	; (1a0011dc <prvAddCurrentTaskToDelayedList+0x7c>)
1a001168:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00116a:	4b1d      	ldr	r3, [pc, #116]	; (1a0011e0 <prvAddCurrentTaskToDelayedList+0x80>)
1a00116c:	6818      	ldr	r0, [r3, #0]
1a00116e:	3004      	adds	r0, #4
1a001170:	f7ff fe59 	bl	1a000e26 <uxListRemove>
1a001174:	b950      	cbnz	r0, 1a00118c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a001176:	4b1a      	ldr	r3, [pc, #104]	; (1a0011e0 <prvAddCurrentTaskToDelayedList+0x80>)
1a001178:	681b      	ldr	r3, [r3, #0]
1a00117a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00117c:	2301      	movs	r3, #1
1a00117e:	fa03 f202 	lsl.w	r2, r3, r2
1a001182:	4918      	ldr	r1, [pc, #96]	; (1a0011e4 <prvAddCurrentTaskToDelayedList+0x84>)
1a001184:	680b      	ldr	r3, [r1, #0]
1a001186:	ea23 0302 	bic.w	r3, r3, r2
1a00118a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00118c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001190:	d00d      	beq.n	1a0011ae <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001192:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001194:	4b12      	ldr	r3, [pc, #72]	; (1a0011e0 <prvAddCurrentTaskToDelayedList+0x80>)
1a001196:	681b      	ldr	r3, [r3, #0]
1a001198:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a00119a:	42a6      	cmp	r6, r4
1a00119c:	d910      	bls.n	1a0011c0 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00119e:	4b12      	ldr	r3, [pc, #72]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x88>)
1a0011a0:	6818      	ldr	r0, [r3, #0]
1a0011a2:	4b0f      	ldr	r3, [pc, #60]	; (1a0011e0 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011a4:	6819      	ldr	r1, [r3, #0]
1a0011a6:	3104      	adds	r1, #4
1a0011a8:	f7ff fe24 	bl	1a000df4 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a0011ac:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0011ae:	2d00      	cmp	r5, #0
1a0011b0:	d0ef      	beq.n	1a001192 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011b2:	4b0b      	ldr	r3, [pc, #44]	; (1a0011e0 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011b4:	6819      	ldr	r1, [r3, #0]
1a0011b6:	3104      	adds	r1, #4
1a0011b8:	480c      	ldr	r0, [pc, #48]	; (1a0011ec <prvAddCurrentTaskToDelayedList+0x8c>)
1a0011ba:	f7ff fe10 	bl	1a000dde <vListInsertEnd>
1a0011be:	e7f5      	b.n	1a0011ac <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011c0:	4b0b      	ldr	r3, [pc, #44]	; (1a0011f0 <prvAddCurrentTaskToDelayedList+0x90>)
1a0011c2:	6818      	ldr	r0, [r3, #0]
1a0011c4:	4b06      	ldr	r3, [pc, #24]	; (1a0011e0 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011c6:	6819      	ldr	r1, [r3, #0]
1a0011c8:	3104      	adds	r1, #4
1a0011ca:	f7ff fe13 	bl	1a000df4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a0011ce:	4b09      	ldr	r3, [pc, #36]	; (1a0011f4 <prvAddCurrentTaskToDelayedList+0x94>)
1a0011d0:	681b      	ldr	r3, [r3, #0]
1a0011d2:	42a3      	cmp	r3, r4
1a0011d4:	d9ea      	bls.n	1a0011ac <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a0011d6:	4b07      	ldr	r3, [pc, #28]	; (1a0011f4 <prvAddCurrentTaskToDelayedList+0x94>)
1a0011d8:	601c      	str	r4, [r3, #0]
}
1a0011da:	e7e7      	b.n	1a0011ac <prvAddCurrentTaskToDelayedList+0x4c>
1a0011dc:	100029a8 	.word	0x100029a8
1a0011e0:	10002888 	.word	0x10002888
1a0011e4:	10002934 	.word	0x10002934
1a0011e8:	10002890 	.word	0x10002890
1a0011ec:	10002980 	.word	0x10002980
1a0011f0:	1000288c 	.word	0x1000288c
1a0011f4:	10002960 	.word	0x10002960

1a0011f8 <xTaskCreateStatic>:
	{
1a0011f8:	b570      	push	{r4, r5, r6, lr}
1a0011fa:	b086      	sub	sp, #24
1a0011fc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a0011fe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001200:	b175      	cbz	r5, 1a001220 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a001202:	b1b4      	cbz	r4, 1a001232 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a001204:	2660      	movs	r6, #96	; 0x60
1a001206:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001208:	9e04      	ldr	r6, [sp, #16]
1a00120a:	2e60      	cmp	r6, #96	; 0x60
1a00120c:	d01a      	beq.n	1a001244 <xTaskCreateStatic+0x4c>
1a00120e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001212:	f383 8811 	msr	BASEPRI, r3
1a001216:	f3bf 8f6f 	isb	sy
1a00121a:	f3bf 8f4f 	dsb	sy
1a00121e:	e7fe      	b.n	1a00121e <xTaskCreateStatic+0x26>
1a001220:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001224:	f383 8811 	msr	BASEPRI, r3
1a001228:	f3bf 8f6f 	isb	sy
1a00122c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
1a001230:	e7fe      	b.n	1a001230 <xTaskCreateStatic+0x38>
1a001232:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001236:	f383 8811 	msr	BASEPRI, r3
1a00123a:	f3bf 8f6f 	isb	sy
1a00123e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
1a001242:	e7fe      	b.n	1a001242 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a001244:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a001246:	2502      	movs	r5, #2
1a001248:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a00124c:	2500      	movs	r5, #0
1a00124e:	9503      	str	r5, [sp, #12]
1a001250:	9402      	str	r4, [sp, #8]
1a001252:	ad05      	add	r5, sp, #20
1a001254:	9501      	str	r5, [sp, #4]
1a001256:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001258:	9500      	str	r5, [sp, #0]
1a00125a:	f7ff fe57 	bl	1a000f0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00125e:	4620      	mov	r0, r4
1a001260:	f7ff fed2 	bl	1a001008 <prvAddNewTaskToReadyList>
	}
1a001264:	9805      	ldr	r0, [sp, #20]
1a001266:	b006      	add	sp, #24
1a001268:	bd70      	pop	{r4, r5, r6, pc}

1a00126a <xTaskCreate>:
	{
1a00126a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00126e:	b085      	sub	sp, #20
1a001270:	4607      	mov	r7, r0
1a001272:	4688      	mov	r8, r1
1a001274:	4614      	mov	r4, r2
1a001276:	461e      	mov	r6, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001278:	0090      	lsls	r0, r2, #2
1a00127a:	f7ff f999 	bl	1a0005b0 <pvPortMalloc>
			if( pxStack != NULL )
1a00127e:	b300      	cbz	r0, 1a0012c2 <xTaskCreate+0x58>
1a001280:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001282:	2060      	movs	r0, #96	; 0x60
1a001284:	f7ff f994 	bl	1a0005b0 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001288:	4605      	mov	r5, r0
1a00128a:	b1b0      	cbz	r0, 1a0012ba <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
1a00128c:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a001290:	b1e5      	cbz	r5, 1a0012cc <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001292:	2300      	movs	r3, #0
1a001294:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001298:	9303      	str	r3, [sp, #12]
1a00129a:	9502      	str	r5, [sp, #8]
1a00129c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a00129e:	9301      	str	r3, [sp, #4]
1a0012a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a0012a2:	9300      	str	r3, [sp, #0]
1a0012a4:	4633      	mov	r3, r6
1a0012a6:	4622      	mov	r2, r4
1a0012a8:	4641      	mov	r1, r8
1a0012aa:	4638      	mov	r0, r7
1a0012ac:	f7ff fe2e 	bl	1a000f0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0012b0:	4628      	mov	r0, r5
1a0012b2:	f7ff fea9 	bl	1a001008 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0012b6:	2001      	movs	r0, #1
1a0012b8:	e005      	b.n	1a0012c6 <xTaskCreate+0x5c>
					vPortFree( pxStack );
1a0012ba:	4648      	mov	r0, r9
1a0012bc:	f7ff f9fa 	bl	1a0006b4 <vPortFree>
1a0012c0:	e7e6      	b.n	1a001290 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0012c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
1a0012c6:	b005      	add	sp, #20
1a0012c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0012cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a0012d0:	e7f9      	b.n	1a0012c6 <xTaskCreate+0x5c>
1a0012d2:	Address 0x000000001a0012d2 is out of bounds.


1a0012d4 <vTaskStartScheduler>:
{
1a0012d4:	b510      	push	{r4, lr}
1a0012d6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0012d8:	2400      	movs	r4, #0
1a0012da:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a0012dc:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a0012de:	aa07      	add	r2, sp, #28
1a0012e0:	a906      	add	r1, sp, #24
1a0012e2:	a805      	add	r0, sp, #20
1a0012e4:	f7ff fdb2 	bl	1a000e4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a0012e8:	9b05      	ldr	r3, [sp, #20]
1a0012ea:	9302      	str	r3, [sp, #8]
1a0012ec:	9b06      	ldr	r3, [sp, #24]
1a0012ee:	9301      	str	r3, [sp, #4]
1a0012f0:	9400      	str	r4, [sp, #0]
1a0012f2:	4623      	mov	r3, r4
1a0012f4:	9a07      	ldr	r2, [sp, #28]
1a0012f6:	4917      	ldr	r1, [pc, #92]	; (1a001354 <vTaskStartScheduler+0x80>)
1a0012f8:	4817      	ldr	r0, [pc, #92]	; (1a001358 <vTaskStartScheduler+0x84>)
1a0012fa:	f7ff ff7d 	bl	1a0011f8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a0012fe:	b148      	cbz	r0, 1a001314 <vTaskStartScheduler+0x40>
			xReturn = xTimerCreateTimerTask();
1a001300:	f000 fb50 	bl	1a0019a4 <xTimerCreateTimerTask>
1a001304:	4603      	mov	r3, r0
	if( xReturn == pdPASS )
1a001306:	2b01      	cmp	r3, #1
1a001308:	d006      	beq.n	1a001318 <vTaskStartScheduler+0x44>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a00130a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00130e:	d018      	beq.n	1a001342 <vTaskStartScheduler+0x6e>
}
1a001310:	b008      	add	sp, #32
1a001312:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001314:	2300      	movs	r3, #0
1a001316:	e7f6      	b.n	1a001306 <vTaskStartScheduler+0x32>
1a001318:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00131c:	f383 8811 	msr	BASEPRI, r3
1a001320:	f3bf 8f6f 	isb	sy
1a001324:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001328:	4b0c      	ldr	r3, [pc, #48]	; (1a00135c <vTaskStartScheduler+0x88>)
1a00132a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00132e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001330:	4b0b      	ldr	r3, [pc, #44]	; (1a001360 <vTaskStartScheduler+0x8c>)
1a001332:	2201      	movs	r2, #1
1a001334:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001336:	4b0b      	ldr	r3, [pc, #44]	; (1a001364 <vTaskStartScheduler+0x90>)
1a001338:	2200      	movs	r2, #0
1a00133a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a00133c:	f000 fdec 	bl	1a001f18 <xPortStartScheduler>
1a001340:	e7e6      	b.n	1a001310 <vTaskStartScheduler+0x3c>
1a001342:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001346:	f383 8811 	msr	BASEPRI, r3
1a00134a:	f3bf 8f6f 	isb	sy
1a00134e:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001352:	e7fe      	b.n	1a001352 <vTaskStartScheduler+0x7e>
1a001354:	1a0044b8 	.word	0x1a0044b8
1a001358:	1a001139 	.word	0x1a001139
1a00135c:	10002960 	.word	0x10002960
1a001360:	1000297c 	.word	0x1000297c
1a001364:	100029a8 	.word	0x100029a8

1a001368 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001368:	4a02      	ldr	r2, [pc, #8]	; (1a001374 <vTaskSuspendAll+0xc>)
1a00136a:	6813      	ldr	r3, [r2, #0]
1a00136c:	3301      	adds	r3, #1
1a00136e:	6013      	str	r3, [r2, #0]
}
1a001370:	4770      	bx	lr
1a001372:	bf00      	nop
1a001374:	1000292c 	.word	0x1000292c

1a001378 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001378:	4b01      	ldr	r3, [pc, #4]	; (1a001380 <xTaskGetTickCount+0x8>)
1a00137a:	6818      	ldr	r0, [r3, #0]
}
1a00137c:	4770      	bx	lr
1a00137e:	bf00      	nop
1a001380:	100029a8 	.word	0x100029a8

1a001384 <xTaskIncrementTick>:
{
1a001384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001386:	4b3a      	ldr	r3, [pc, #232]	; (1a001470 <xTaskIncrementTick+0xec>)
1a001388:	681b      	ldr	r3, [r3, #0]
1a00138a:	2b00      	cmp	r3, #0
1a00138c:	d164      	bne.n	1a001458 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00138e:	4b39      	ldr	r3, [pc, #228]	; (1a001474 <xTaskIncrementTick+0xf0>)
1a001390:	681d      	ldr	r5, [r3, #0]
1a001392:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001394:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001396:	b9c5      	cbnz	r5, 1a0013ca <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001398:	4b37      	ldr	r3, [pc, #220]	; (1a001478 <xTaskIncrementTick+0xf4>)
1a00139a:	681b      	ldr	r3, [r3, #0]
1a00139c:	681b      	ldr	r3, [r3, #0]
1a00139e:	b143      	cbz	r3, 1a0013b2 <xTaskIncrementTick+0x2e>
1a0013a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013a4:	f383 8811 	msr	BASEPRI, r3
1a0013a8:	f3bf 8f6f 	isb	sy
1a0013ac:	f3bf 8f4f 	dsb	sy
1a0013b0:	e7fe      	b.n	1a0013b0 <xTaskIncrementTick+0x2c>
1a0013b2:	4a31      	ldr	r2, [pc, #196]	; (1a001478 <xTaskIncrementTick+0xf4>)
1a0013b4:	6811      	ldr	r1, [r2, #0]
1a0013b6:	4b31      	ldr	r3, [pc, #196]	; (1a00147c <xTaskIncrementTick+0xf8>)
1a0013b8:	6818      	ldr	r0, [r3, #0]
1a0013ba:	6010      	str	r0, [r2, #0]
1a0013bc:	6019      	str	r1, [r3, #0]
1a0013be:	4a30      	ldr	r2, [pc, #192]	; (1a001480 <xTaskIncrementTick+0xfc>)
1a0013c0:	6813      	ldr	r3, [r2, #0]
1a0013c2:	3301      	adds	r3, #1
1a0013c4:	6013      	str	r3, [r2, #0]
1a0013c6:	f7ff fd8b 	bl	1a000ee0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0013ca:	4b2e      	ldr	r3, [pc, #184]	; (1a001484 <xTaskIncrementTick+0x100>)
1a0013cc:	681b      	ldr	r3, [r3, #0]
1a0013ce:	42ab      	cmp	r3, r5
1a0013d0:	d938      	bls.n	1a001444 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a0013d2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a0013d4:	4b2c      	ldr	r3, [pc, #176]	; (1a001488 <xTaskIncrementTick+0x104>)
1a0013d6:	681b      	ldr	r3, [r3, #0]
1a0013d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0013da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0013de:	009a      	lsls	r2, r3, #2
1a0013e0:	4b2a      	ldr	r3, [pc, #168]	; (1a00148c <xTaskIncrementTick+0x108>)
1a0013e2:	589b      	ldr	r3, [r3, r2]
1a0013e4:	2b01      	cmp	r3, #1
1a0013e6:	d93c      	bls.n	1a001462 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a0013e8:	2401      	movs	r4, #1
1a0013ea:	e03a      	b.n	1a001462 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a0013ec:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0013ee:	4b22      	ldr	r3, [pc, #136]	; (1a001478 <xTaskIncrementTick+0xf4>)
1a0013f0:	681b      	ldr	r3, [r3, #0]
1a0013f2:	681b      	ldr	r3, [r3, #0]
1a0013f4:	b343      	cbz	r3, 1a001448 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0013f6:	4b20      	ldr	r3, [pc, #128]	; (1a001478 <xTaskIncrementTick+0xf4>)
1a0013f8:	681b      	ldr	r3, [r3, #0]
1a0013fa:	68db      	ldr	r3, [r3, #12]
1a0013fc:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0013fe:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001400:	429d      	cmp	r5, r3
1a001402:	d326      	bcc.n	1a001452 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001404:	1d37      	adds	r7, r6, #4
1a001406:	4638      	mov	r0, r7
1a001408:	f7ff fd0d 	bl	1a000e26 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00140c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00140e:	b11b      	cbz	r3, 1a001418 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001410:	f106 0018 	add.w	r0, r6, #24
1a001414:	f7ff fd07 	bl	1a000e26 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001418:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00141a:	2201      	movs	r2, #1
1a00141c:	409a      	lsls	r2, r3
1a00141e:	491c      	ldr	r1, [pc, #112]	; (1a001490 <xTaskIncrementTick+0x10c>)
1a001420:	6808      	ldr	r0, [r1, #0]
1a001422:	4302      	orrs	r2, r0
1a001424:	600a      	str	r2, [r1, #0]
1a001426:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00142a:	009a      	lsls	r2, r3, #2
1a00142c:	4639      	mov	r1, r7
1a00142e:	4817      	ldr	r0, [pc, #92]	; (1a00148c <xTaskIncrementTick+0x108>)
1a001430:	4410      	add	r0, r2
1a001432:	f7ff fcd4 	bl	1a000dde <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001436:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001438:	4b13      	ldr	r3, [pc, #76]	; (1a001488 <xTaskIncrementTick+0x104>)
1a00143a:	681b      	ldr	r3, [r3, #0]
1a00143c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00143e:	429a      	cmp	r2, r3
1a001440:	d2d4      	bcs.n	1a0013ec <xTaskIncrementTick+0x68>
1a001442:	e7d4      	b.n	1a0013ee <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001444:	2400      	movs	r4, #0
1a001446:	e7d2      	b.n	1a0013ee <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001448:	4b0e      	ldr	r3, [pc, #56]	; (1a001484 <xTaskIncrementTick+0x100>)
1a00144a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00144e:	601a      	str	r2, [r3, #0]
					break;
1a001450:	e7c0      	b.n	1a0013d4 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001452:	4a0c      	ldr	r2, [pc, #48]	; (1a001484 <xTaskIncrementTick+0x100>)
1a001454:	6013      	str	r3, [r2, #0]
						break;
1a001456:	e7bd      	b.n	1a0013d4 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001458:	4a0e      	ldr	r2, [pc, #56]	; (1a001494 <xTaskIncrementTick+0x110>)
1a00145a:	6813      	ldr	r3, [r2, #0]
1a00145c:	3301      	adds	r3, #1
1a00145e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001460:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001462:	4b0d      	ldr	r3, [pc, #52]	; (1a001498 <xTaskIncrementTick+0x114>)
1a001464:	681b      	ldr	r3, [r3, #0]
1a001466:	b103      	cbz	r3, 1a00146a <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001468:	2401      	movs	r4, #1
}
1a00146a:	4620      	mov	r0, r4
1a00146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00146e:	bf00      	nop
1a001470:	1000292c 	.word	0x1000292c
1a001474:	100029a8 	.word	0x100029a8
1a001478:	1000288c 	.word	0x1000288c
1a00147c:	10002890 	.word	0x10002890
1a001480:	10002964 	.word	0x10002964
1a001484:	10002960 	.word	0x10002960
1a001488:	10002888 	.word	0x10002888
1a00148c:	10002894 	.word	0x10002894
1a001490:	10002934 	.word	0x10002934
1a001494:	10002928 	.word	0x10002928
1a001498:	100029ac 	.word	0x100029ac

1a00149c <xTaskResumeAll>:
{
1a00149c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a00149e:	4b34      	ldr	r3, [pc, #208]	; (1a001570 <xTaskResumeAll+0xd4>)
1a0014a0:	681b      	ldr	r3, [r3, #0]
1a0014a2:	b943      	cbnz	r3, 1a0014b6 <xTaskResumeAll+0x1a>
1a0014a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014a8:	f383 8811 	msr	BASEPRI, r3
1a0014ac:	f3bf 8f6f 	isb	sy
1a0014b0:	f3bf 8f4f 	dsb	sy
1a0014b4:	e7fe      	b.n	1a0014b4 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a0014b6:	f000 fc8d 	bl	1a001dd4 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a0014ba:	4b2d      	ldr	r3, [pc, #180]	; (1a001570 <xTaskResumeAll+0xd4>)
1a0014bc:	681a      	ldr	r2, [r3, #0]
1a0014be:	3a01      	subs	r2, #1
1a0014c0:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0014c2:	681b      	ldr	r3, [r3, #0]
1a0014c4:	2b00      	cmp	r3, #0
1a0014c6:	d14d      	bne.n	1a001564 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a0014c8:	4b2a      	ldr	r3, [pc, #168]	; (1a001574 <xTaskResumeAll+0xd8>)
1a0014ca:	681b      	ldr	r3, [r3, #0]
1a0014cc:	b90b      	cbnz	r3, 1a0014d2 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a0014ce:	2400      	movs	r4, #0
1a0014d0:	e049      	b.n	1a001566 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a0014d2:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a0014d4:	4b28      	ldr	r3, [pc, #160]	; (1a001578 <xTaskResumeAll+0xdc>)
1a0014d6:	681b      	ldr	r3, [r3, #0]
1a0014d8:	b31b      	cbz	r3, 1a001522 <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0014da:	4b27      	ldr	r3, [pc, #156]	; (1a001578 <xTaskResumeAll+0xdc>)
1a0014dc:	68db      	ldr	r3, [r3, #12]
1a0014de:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0014e0:	f104 0018 	add.w	r0, r4, #24
1a0014e4:	f7ff fc9f 	bl	1a000e26 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0014e8:	1d25      	adds	r5, r4, #4
1a0014ea:	4628      	mov	r0, r5
1a0014ec:	f7ff fc9b 	bl	1a000e26 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0014f0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a0014f2:	2301      	movs	r3, #1
1a0014f4:	4083      	lsls	r3, r0
1a0014f6:	4a21      	ldr	r2, [pc, #132]	; (1a00157c <xTaskResumeAll+0xe0>)
1a0014f8:	6811      	ldr	r1, [r2, #0]
1a0014fa:	430b      	orrs	r3, r1
1a0014fc:	6013      	str	r3, [r2, #0]
1a0014fe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001502:	4629      	mov	r1, r5
1a001504:	4b1e      	ldr	r3, [pc, #120]	; (1a001580 <xTaskResumeAll+0xe4>)
1a001506:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a00150a:	f7ff fc68 	bl	1a000dde <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00150e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001510:	4b1c      	ldr	r3, [pc, #112]	; (1a001584 <xTaskResumeAll+0xe8>)
1a001512:	681b      	ldr	r3, [r3, #0]
1a001514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001516:	429a      	cmp	r2, r3
1a001518:	d3dc      	bcc.n	1a0014d4 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a00151a:	4b1b      	ldr	r3, [pc, #108]	; (1a001588 <xTaskResumeAll+0xec>)
1a00151c:	2201      	movs	r2, #1
1a00151e:	601a      	str	r2, [r3, #0]
1a001520:	e7d8      	b.n	1a0014d4 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a001522:	b10c      	cbz	r4, 1a001528 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a001524:	f7ff fcdc 	bl	1a000ee0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001528:	4b18      	ldr	r3, [pc, #96]	; (1a00158c <xTaskResumeAll+0xf0>)
1a00152a:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a00152c:	b974      	cbnz	r4, 1a00154c <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a00152e:	4b16      	ldr	r3, [pc, #88]	; (1a001588 <xTaskResumeAll+0xec>)
1a001530:	681c      	ldr	r4, [r3, #0]
1a001532:	b1c4      	cbz	r4, 1a001566 <xTaskResumeAll+0xca>
					taskYIELD_IF_USING_PREEMPTION();
1a001534:	4b16      	ldr	r3, [pc, #88]	; (1a001590 <xTaskResumeAll+0xf4>)
1a001536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00153a:	601a      	str	r2, [r3, #0]
1a00153c:	f3bf 8f4f 	dsb	sy
1a001540:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001544:	2401      	movs	r4, #1
1a001546:	e00e      	b.n	1a001566 <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001548:	3c01      	subs	r4, #1
1a00154a:	d007      	beq.n	1a00155c <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a00154c:	f7ff ff1a 	bl	1a001384 <xTaskIncrementTick>
1a001550:	2800      	cmp	r0, #0
1a001552:	d0f9      	beq.n	1a001548 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001554:	4b0c      	ldr	r3, [pc, #48]	; (1a001588 <xTaskResumeAll+0xec>)
1a001556:	2201      	movs	r2, #1
1a001558:	601a      	str	r2, [r3, #0]
1a00155a:	e7f5      	b.n	1a001548 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a00155c:	4b0b      	ldr	r3, [pc, #44]	; (1a00158c <xTaskResumeAll+0xf0>)
1a00155e:	2200      	movs	r2, #0
1a001560:	601a      	str	r2, [r3, #0]
1a001562:	e7e4      	b.n	1a00152e <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a001564:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001566:	f000 fc57 	bl	1a001e18 <vPortExitCritical>
}
1a00156a:	4620      	mov	r0, r4
1a00156c:	bd38      	pop	{r3, r4, r5, pc}
1a00156e:	bf00      	nop
1a001570:	1000292c 	.word	0x1000292c
1a001574:	10002920 	.word	0x10002920
1a001578:	10002968 	.word	0x10002968
1a00157c:	10002934 	.word	0x10002934
1a001580:	10002894 	.word	0x10002894
1a001584:	10002888 	.word	0x10002888
1a001588:	100029ac 	.word	0x100029ac
1a00158c:	10002928 	.word	0x10002928
1a001590:	e000ed04 	.word	0xe000ed04

1a001594 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001594:	4b2c      	ldr	r3, [pc, #176]	; (1a001648 <vTaskSwitchContext+0xb4>)
1a001596:	681b      	ldr	r3, [r3, #0]
1a001598:	b11b      	cbz	r3, 1a0015a2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a00159a:	4b2c      	ldr	r3, [pc, #176]	; (1a00164c <vTaskSwitchContext+0xb8>)
1a00159c:	2201      	movs	r2, #1
1a00159e:	601a      	str	r2, [r3, #0]
1a0015a0:	4770      	bx	lr
{
1a0015a2:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0015a4:	4b29      	ldr	r3, [pc, #164]	; (1a00164c <vTaskSwitchContext+0xb8>)
1a0015a6:	2200      	movs	r2, #0
1a0015a8:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0015aa:	4b29      	ldr	r3, [pc, #164]	; (1a001650 <vTaskSwitchContext+0xbc>)
1a0015ac:	681b      	ldr	r3, [r3, #0]
1a0015ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0015b0:	681a      	ldr	r2, [r3, #0]
1a0015b2:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0015b6:	d103      	bne.n	1a0015c0 <vTaskSwitchContext+0x2c>
1a0015b8:	685a      	ldr	r2, [r3, #4]
1a0015ba:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0015be:	d01b      	beq.n	1a0015f8 <vTaskSwitchContext+0x64>
1a0015c0:	4b23      	ldr	r3, [pc, #140]	; (1a001650 <vTaskSwitchContext+0xbc>)
1a0015c2:	6818      	ldr	r0, [r3, #0]
1a0015c4:	6819      	ldr	r1, [r3, #0]
1a0015c6:	3134      	adds	r1, #52	; 0x34
1a0015c8:	f7ff fc7c 	bl	1a000ec4 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0015cc:	4b21      	ldr	r3, [pc, #132]	; (1a001654 <vTaskSwitchContext+0xc0>)
1a0015ce:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a0015d0:	fab3 f383 	clz	r3, r3
1a0015d4:	b2db      	uxtb	r3, r3
1a0015d6:	f1c3 031f 	rsb	r3, r3, #31
1a0015da:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0015de:	008a      	lsls	r2, r1, #2
1a0015e0:	491d      	ldr	r1, [pc, #116]	; (1a001658 <vTaskSwitchContext+0xc4>)
1a0015e2:	588a      	ldr	r2, [r1, r2]
1a0015e4:	b98a      	cbnz	r2, 1a00160a <vTaskSwitchContext+0x76>
	__asm volatile
1a0015e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015ea:	f383 8811 	msr	BASEPRI, r3
1a0015ee:	f3bf 8f6f 	isb	sy
1a0015f2:	f3bf 8f4f 	dsb	sy
1a0015f6:	e7fe      	b.n	1a0015f6 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0015f8:	689a      	ldr	r2, [r3, #8]
1a0015fa:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0015fe:	d1df      	bne.n	1a0015c0 <vTaskSwitchContext+0x2c>
1a001600:	68db      	ldr	r3, [r3, #12]
1a001602:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001606:	d1db      	bne.n	1a0015c0 <vTaskSwitchContext+0x2c>
1a001608:	e7e0      	b.n	1a0015cc <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00160a:	4913      	ldr	r1, [pc, #76]	; (1a001658 <vTaskSwitchContext+0xc4>)
1a00160c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
1a001610:	0082      	lsls	r2, r0, #2
1a001612:	440a      	add	r2, r1
1a001614:	6850      	ldr	r0, [r2, #4]
1a001616:	6840      	ldr	r0, [r0, #4]
1a001618:	6050      	str	r0, [r2, #4]
1a00161a:	eb03 0483 	add.w	r4, r3, r3, lsl #2
1a00161e:	00a2      	lsls	r2, r4, #2
1a001620:	4614      	mov	r4, r2
1a001622:	3208      	adds	r2, #8
1a001624:	4411      	add	r1, r2
1a001626:	4288      	cmp	r0, r1
1a001628:	d009      	beq.n	1a00163e <vTaskSwitchContext+0xaa>
1a00162a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00162e:	009a      	lsls	r2, r3, #2
1a001630:	4b09      	ldr	r3, [pc, #36]	; (1a001658 <vTaskSwitchContext+0xc4>)
1a001632:	4413      	add	r3, r2
1a001634:	685b      	ldr	r3, [r3, #4]
1a001636:	68da      	ldr	r2, [r3, #12]
1a001638:	4b05      	ldr	r3, [pc, #20]	; (1a001650 <vTaskSwitchContext+0xbc>)
1a00163a:	601a      	str	r2, [r3, #0]
}
1a00163c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00163e:	6840      	ldr	r0, [r0, #4]
1a001640:	4a05      	ldr	r2, [pc, #20]	; (1a001658 <vTaskSwitchContext+0xc4>)
1a001642:	4422      	add	r2, r4
1a001644:	6050      	str	r0, [r2, #4]
1a001646:	e7f0      	b.n	1a00162a <vTaskSwitchContext+0x96>
1a001648:	1000292c 	.word	0x1000292c
1a00164c:	100029ac 	.word	0x100029ac
1a001650:	10002888 	.word	0x10002888
1a001654:	10002934 	.word	0x10002934
1a001658:	10002894 	.word	0x10002894

1a00165c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a00165c:	b158      	cbz	r0, 1a001676 <vTaskPlaceOnEventList+0x1a>
{
1a00165e:	b510      	push	{r4, lr}
1a001660:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001662:	4b09      	ldr	r3, [pc, #36]	; (1a001688 <vTaskPlaceOnEventList+0x2c>)
1a001664:	6819      	ldr	r1, [r3, #0]
1a001666:	3118      	adds	r1, #24
1a001668:	f7ff fbc4 	bl	1a000df4 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a00166c:	2101      	movs	r1, #1
1a00166e:	4620      	mov	r0, r4
1a001670:	f7ff fd76 	bl	1a001160 <prvAddCurrentTaskToDelayedList>
}
1a001674:	bd10      	pop	{r4, pc}
1a001676:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00167a:	f383 8811 	msr	BASEPRI, r3
1a00167e:	f3bf 8f6f 	isb	sy
1a001682:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a001686:	e7fe      	b.n	1a001686 <vTaskPlaceOnEventList+0x2a>
1a001688:	10002888 	.word	0x10002888

1a00168c <vTaskPlaceOnEventListRestricted>:
	{
1a00168c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a00168e:	b170      	cbz	r0, 1a0016ae <vTaskPlaceOnEventListRestricted+0x22>
1a001690:	460c      	mov	r4, r1
1a001692:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001694:	4b0a      	ldr	r3, [pc, #40]	; (1a0016c0 <vTaskPlaceOnEventListRestricted+0x34>)
1a001696:	6819      	ldr	r1, [r3, #0]
1a001698:	3118      	adds	r1, #24
1a00169a:	f7ff fba0 	bl	1a000dde <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a00169e:	b10d      	cbz	r5, 1a0016a4 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a0016a0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0016a4:	4629      	mov	r1, r5
1a0016a6:	4620      	mov	r0, r4
1a0016a8:	f7ff fd5a 	bl	1a001160 <prvAddCurrentTaskToDelayedList>
	}
1a0016ac:	bd38      	pop	{r3, r4, r5, pc}
1a0016ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016b2:	f383 8811 	msr	BASEPRI, r3
1a0016b6:	f3bf 8f6f 	isb	sy
1a0016ba:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a0016be:	e7fe      	b.n	1a0016be <vTaskPlaceOnEventListRestricted+0x32>
1a0016c0:	10002888 	.word	0x10002888

1a0016c4 <xTaskRemoveFromEventList>:
{
1a0016c4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a0016c6:	68c3      	ldr	r3, [r0, #12]
1a0016c8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a0016ca:	b324      	cbz	r4, 1a001716 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a0016cc:	f104 0518 	add.w	r5, r4, #24
1a0016d0:	4628      	mov	r0, r5
1a0016d2:	f7ff fba8 	bl	1a000e26 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0016d6:	4b18      	ldr	r3, [pc, #96]	; (1a001738 <xTaskRemoveFromEventList+0x74>)
1a0016d8:	681b      	ldr	r3, [r3, #0]
1a0016da:	bb2b      	cbnz	r3, 1a001728 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0016dc:	1d25      	adds	r5, r4, #4
1a0016de:	4628      	mov	r0, r5
1a0016e0:	f7ff fba1 	bl	1a000e26 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0016e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a0016e6:	2301      	movs	r3, #1
1a0016e8:	4083      	lsls	r3, r0
1a0016ea:	4a14      	ldr	r2, [pc, #80]	; (1a00173c <xTaskRemoveFromEventList+0x78>)
1a0016ec:	6811      	ldr	r1, [r2, #0]
1a0016ee:	430b      	orrs	r3, r1
1a0016f0:	6013      	str	r3, [r2, #0]
1a0016f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0016f6:	4629      	mov	r1, r5
1a0016f8:	4b11      	ldr	r3, [pc, #68]	; (1a001740 <xTaskRemoveFromEventList+0x7c>)
1a0016fa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0016fe:	f7ff fb6e 	bl	1a000dde <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001702:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001704:	4b0f      	ldr	r3, [pc, #60]	; (1a001744 <xTaskRemoveFromEventList+0x80>)
1a001706:	681b      	ldr	r3, [r3, #0]
1a001708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00170a:	429a      	cmp	r2, r3
1a00170c:	d911      	bls.n	1a001732 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a00170e:	2001      	movs	r0, #1
1a001710:	4b0d      	ldr	r3, [pc, #52]	; (1a001748 <xTaskRemoveFromEventList+0x84>)
1a001712:	6018      	str	r0, [r3, #0]
1a001714:	e00e      	b.n	1a001734 <xTaskRemoveFromEventList+0x70>
1a001716:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00171a:	f383 8811 	msr	BASEPRI, r3
1a00171e:	f3bf 8f6f 	isb	sy
1a001722:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a001726:	e7fe      	b.n	1a001726 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001728:	4629      	mov	r1, r5
1a00172a:	4808      	ldr	r0, [pc, #32]	; (1a00174c <xTaskRemoveFromEventList+0x88>)
1a00172c:	f7ff fb57 	bl	1a000dde <vListInsertEnd>
1a001730:	e7e7      	b.n	1a001702 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a001732:	2000      	movs	r0, #0
}
1a001734:	bd38      	pop	{r3, r4, r5, pc}
1a001736:	bf00      	nop
1a001738:	1000292c 	.word	0x1000292c
1a00173c:	10002934 	.word	0x10002934
1a001740:	10002894 	.word	0x10002894
1a001744:	10002888 	.word	0x10002888
1a001748:	100029ac 	.word	0x100029ac
1a00174c:	10002968 	.word	0x10002968

1a001750 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001750:	4b03      	ldr	r3, [pc, #12]	; (1a001760 <vTaskInternalSetTimeOutState+0x10>)
1a001752:	681b      	ldr	r3, [r3, #0]
1a001754:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001756:	4b03      	ldr	r3, [pc, #12]	; (1a001764 <vTaskInternalSetTimeOutState+0x14>)
1a001758:	681b      	ldr	r3, [r3, #0]
1a00175a:	6043      	str	r3, [r0, #4]
}
1a00175c:	4770      	bx	lr
1a00175e:	bf00      	nop
1a001760:	10002964 	.word	0x10002964
1a001764:	100029a8 	.word	0x100029a8

1a001768 <xTaskCheckForTimeOut>:
{
1a001768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a00176a:	b1c8      	cbz	r0, 1a0017a0 <xTaskCheckForTimeOut+0x38>
1a00176c:	460c      	mov	r4, r1
1a00176e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001770:	b1f9      	cbz	r1, 1a0017b2 <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
1a001772:	f000 fb2f 	bl	1a001dd4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001776:	4b1b      	ldr	r3, [pc, #108]	; (1a0017e4 <xTaskCheckForTimeOut+0x7c>)
1a001778:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a00177a:	686b      	ldr	r3, [r5, #4]
1a00177c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a00177e:	6822      	ldr	r2, [r4, #0]
1a001780:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
1a001784:	d026      	beq.n	1a0017d4 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001786:	682f      	ldr	r7, [r5, #0]
1a001788:	4e17      	ldr	r6, [pc, #92]	; (1a0017e8 <xTaskCheckForTimeOut+0x80>)
1a00178a:	6836      	ldr	r6, [r6, #0]
1a00178c:	42b7      	cmp	r7, r6
1a00178e:	d001      	beq.n	1a001794 <xTaskCheckForTimeOut+0x2c>
1a001790:	428b      	cmp	r3, r1
1a001792:	d924      	bls.n	1a0017de <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001794:	4282      	cmp	r2, r0
1a001796:	d815      	bhi.n	1a0017c4 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001798:	2300      	movs	r3, #0
1a00179a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a00179c:	2401      	movs	r4, #1
1a00179e:	e01a      	b.n	1a0017d6 <xTaskCheckForTimeOut+0x6e>
1a0017a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017a4:	f383 8811 	msr	BASEPRI, r3
1a0017a8:	f3bf 8f6f 	isb	sy
1a0017ac:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a0017b0:	e7fe      	b.n	1a0017b0 <xTaskCheckForTimeOut+0x48>
1a0017b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017b6:	f383 8811 	msr	BASEPRI, r3
1a0017ba:	f3bf 8f6f 	isb	sy
1a0017be:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a0017c2:	e7fe      	b.n	1a0017c2 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a0017c4:	1a5b      	subs	r3, r3, r1
1a0017c6:	4413      	add	r3, r2
1a0017c8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a0017ca:	4628      	mov	r0, r5
1a0017cc:	f7ff ffc0 	bl	1a001750 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0017d0:	2400      	movs	r4, #0
1a0017d2:	e000      	b.n	1a0017d6 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a0017d4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0017d6:	f000 fb1f 	bl	1a001e18 <vPortExitCritical>
}
1a0017da:	4620      	mov	r0, r4
1a0017dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a0017de:	2401      	movs	r4, #1
1a0017e0:	e7f9      	b.n	1a0017d6 <xTaskCheckForTimeOut+0x6e>
1a0017e2:	bf00      	nop
1a0017e4:	100029a8 	.word	0x100029a8
1a0017e8:	10002964 	.word	0x10002964

1a0017ec <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a0017ec:	4b01      	ldr	r3, [pc, #4]	; (1a0017f4 <vTaskMissedYield+0x8>)
1a0017ee:	2201      	movs	r2, #1
1a0017f0:	601a      	str	r2, [r3, #0]
}
1a0017f2:	4770      	bx	lr
1a0017f4:	100029ac 	.word	0x100029ac

1a0017f8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a0017f8:	4b05      	ldr	r3, [pc, #20]	; (1a001810 <xTaskGetSchedulerState+0x18>)
1a0017fa:	681b      	ldr	r3, [r3, #0]
1a0017fc:	b133      	cbz	r3, 1a00180c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0017fe:	4b05      	ldr	r3, [pc, #20]	; (1a001814 <xTaskGetSchedulerState+0x1c>)
1a001800:	681b      	ldr	r3, [r3, #0]
1a001802:	b10b      	cbz	r3, 1a001808 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001804:	2000      	movs	r0, #0
	}
1a001806:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001808:	2002      	movs	r0, #2
1a00180a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a00180c:	2001      	movs	r0, #1
1a00180e:	4770      	bx	lr
1a001810:	1000297c 	.word	0x1000297c
1a001814:	1000292c 	.word	0x1000292c

1a001818 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001818:	2800      	cmp	r0, #0
1a00181a:	d04c      	beq.n	1a0018b6 <xTaskPriorityDisinherit+0x9e>
	{
1a00181c:	b538      	push	{r3, r4, r5, lr}
1a00181e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001820:	4b27      	ldr	r3, [pc, #156]	; (1a0018c0 <xTaskPriorityDisinherit+0xa8>)
1a001822:	681b      	ldr	r3, [r3, #0]
1a001824:	4283      	cmp	r3, r0
1a001826:	d008      	beq.n	1a00183a <xTaskPriorityDisinherit+0x22>
1a001828:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00182c:	f383 8811 	msr	BASEPRI, r3
1a001830:	f3bf 8f6f 	isb	sy
1a001834:	f3bf 8f4f 	dsb	sy
1a001838:	e7fe      	b.n	1a001838 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a00183a:	6d43      	ldr	r3, [r0, #84]	; 0x54
1a00183c:	b943      	cbnz	r3, 1a001850 <xTaskPriorityDisinherit+0x38>
1a00183e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001842:	f383 8811 	msr	BASEPRI, r3
1a001846:	f3bf 8f6f 	isb	sy
1a00184a:	f3bf 8f4f 	dsb	sy
1a00184e:	e7fe      	b.n	1a00184e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001850:	3b01      	subs	r3, #1
1a001852:	6543      	str	r3, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001854:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
1a001856:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a001858:	4291      	cmp	r1, r2
1a00185a:	d02e      	beq.n	1a0018ba <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a00185c:	b10b      	cbz	r3, 1a001862 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a00185e:	2000      	movs	r0, #0
	}
1a001860:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001862:	1d05      	adds	r5, r0, #4
1a001864:	4628      	mov	r0, r5
1a001866:	f7ff fade 	bl	1a000e26 <uxListRemove>
1a00186a:	b970      	cbnz	r0, 1a00188a <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a00186c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00186e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
1a001872:	009b      	lsls	r3, r3, #2
1a001874:	4913      	ldr	r1, [pc, #76]	; (1a0018c4 <xTaskPriorityDisinherit+0xac>)
1a001876:	58cb      	ldr	r3, [r1, r3]
1a001878:	b93b      	cbnz	r3, 1a00188a <xTaskPriorityDisinherit+0x72>
1a00187a:	2301      	movs	r3, #1
1a00187c:	fa03 f202 	lsl.w	r2, r3, r2
1a001880:	4911      	ldr	r1, [pc, #68]	; (1a0018c8 <xTaskPriorityDisinherit+0xb0>)
1a001882:	680b      	ldr	r3, [r1, #0]
1a001884:	ea23 0302 	bic.w	r3, r3, r2
1a001888:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a00188a:	6d20      	ldr	r0, [r4, #80]	; 0x50
1a00188c:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00188e:	f1c0 0307 	rsb	r3, r0, #7
1a001892:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001894:	2401      	movs	r4, #1
1a001896:	fa04 f300 	lsl.w	r3, r4, r0
1a00189a:	4a0b      	ldr	r2, [pc, #44]	; (1a0018c8 <xTaskPriorityDisinherit+0xb0>)
1a00189c:	6811      	ldr	r1, [r2, #0]
1a00189e:	430b      	orrs	r3, r1
1a0018a0:	6013      	str	r3, [r2, #0]
1a0018a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0018a6:	4629      	mov	r1, r5
1a0018a8:	4b06      	ldr	r3, [pc, #24]	; (1a0018c4 <xTaskPriorityDisinherit+0xac>)
1a0018aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0018ae:	f7ff fa96 	bl	1a000dde <vListInsertEnd>
					xReturn = pdTRUE;
1a0018b2:	4620      	mov	r0, r4
1a0018b4:	e7d4      	b.n	1a001860 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a0018b6:	2000      	movs	r0, #0
	}
1a0018b8:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a0018ba:	2000      	movs	r0, #0
1a0018bc:	e7d0      	b.n	1a001860 <xTaskPriorityDisinherit+0x48>
1a0018be:	bf00      	nop
1a0018c0:	10002888 	.word	0x10002888
1a0018c4:	10002894 	.word	0x10002894
1a0018c8:	10002934 	.word	0x10002934

1a0018cc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0018cc:	4b06      	ldr	r3, [pc, #24]	; (1a0018e8 <prvGetNextExpireTime+0x1c>)
1a0018ce:	681a      	ldr	r2, [r3, #0]
1a0018d0:	6813      	ldr	r3, [r2, #0]
1a0018d2:	fab3 f383 	clz	r3, r3
1a0018d6:	095b      	lsrs	r3, r3, #5
1a0018d8:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0018da:	b913      	cbnz	r3, 1a0018e2 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0018dc:	68d3      	ldr	r3, [r2, #12]
1a0018de:	6818      	ldr	r0, [r3, #0]
1a0018e0:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0018e2:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0018e4:	4770      	bx	lr
1a0018e6:	bf00      	nop
1a0018e8:	100029b0 	.word	0x100029b0

1a0018ec <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a0018ec:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a0018ee:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a0018f0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a0018f2:	4291      	cmp	r1, r2
1a0018f4:	d80c      	bhi.n	1a001910 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0018f6:	1ad2      	subs	r2, r2, r3
1a0018f8:	6983      	ldr	r3, [r0, #24]
1a0018fa:	429a      	cmp	r2, r3
1a0018fc:	d301      	bcc.n	1a001902 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a0018fe:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a001900:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001902:	1d01      	adds	r1, r0, #4
1a001904:	4b09      	ldr	r3, [pc, #36]	; (1a00192c <prvInsertTimerInActiveList+0x40>)
1a001906:	6818      	ldr	r0, [r3, #0]
1a001908:	f7ff fa74 	bl	1a000df4 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a00190c:	2000      	movs	r0, #0
1a00190e:	e7f7      	b.n	1a001900 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001910:	429a      	cmp	r2, r3
1a001912:	d201      	bcs.n	1a001918 <prvInsertTimerInActiveList+0x2c>
1a001914:	4299      	cmp	r1, r3
1a001916:	d206      	bcs.n	1a001926 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001918:	1d01      	adds	r1, r0, #4
1a00191a:	4b05      	ldr	r3, [pc, #20]	; (1a001930 <prvInsertTimerInActiveList+0x44>)
1a00191c:	6818      	ldr	r0, [r3, #0]
1a00191e:	f7ff fa69 	bl	1a000df4 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001922:	2000      	movs	r0, #0
1a001924:	e7ec      	b.n	1a001900 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a001926:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a001928:	e7ea      	b.n	1a001900 <prvInsertTimerInActiveList+0x14>
1a00192a:	bf00      	nop
1a00192c:	100029b4 	.word	0x100029b4
1a001930:	100029b0 	.word	0x100029b0

1a001934 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001934:	b530      	push	{r4, r5, lr}
1a001936:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001938:	f000 fa4c 	bl	1a001dd4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a00193c:	4b11      	ldr	r3, [pc, #68]	; (1a001984 <prvCheckForValidListAndQueue+0x50>)
1a00193e:	681b      	ldr	r3, [r3, #0]
1a001940:	b11b      	cbz	r3, 1a00194a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001942:	f000 fa69 	bl	1a001e18 <vPortExitCritical>
}
1a001946:	b003      	add	sp, #12
1a001948:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a00194a:	4d0f      	ldr	r5, [pc, #60]	; (1a001988 <prvCheckForValidListAndQueue+0x54>)
1a00194c:	4628      	mov	r0, r5
1a00194e:	f7ff fa38 	bl	1a000dc2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001952:	4c0e      	ldr	r4, [pc, #56]	; (1a00198c <prvCheckForValidListAndQueue+0x58>)
1a001954:	4620      	mov	r0, r4
1a001956:	f7ff fa34 	bl	1a000dc2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a00195a:	4b0d      	ldr	r3, [pc, #52]	; (1a001990 <prvCheckForValidListAndQueue+0x5c>)
1a00195c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a00195e:	4b0d      	ldr	r3, [pc, #52]	; (1a001994 <prvCheckForValidListAndQueue+0x60>)
1a001960:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001962:	2300      	movs	r3, #0
1a001964:	9300      	str	r3, [sp, #0]
1a001966:	4b0c      	ldr	r3, [pc, #48]	; (1a001998 <prvCheckForValidListAndQueue+0x64>)
1a001968:	4a0c      	ldr	r2, [pc, #48]	; (1a00199c <prvCheckForValidListAndQueue+0x68>)
1a00196a:	2110      	movs	r1, #16
1a00196c:	200a      	movs	r0, #10
1a00196e:	f7fe ffcc 	bl	1a00090a <xQueueGenericCreateStatic>
1a001972:	4b04      	ldr	r3, [pc, #16]	; (1a001984 <prvCheckForValidListAndQueue+0x50>)
1a001974:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001976:	2800      	cmp	r0, #0
1a001978:	d0e3      	beq.n	1a001942 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a00197a:	4909      	ldr	r1, [pc, #36]	; (1a0019a0 <prvCheckForValidListAndQueue+0x6c>)
1a00197c:	f7ff f9e4 	bl	1a000d48 <vQueueAddToRegistry>
1a001980:	e7df      	b.n	1a001942 <prvCheckForValidListAndQueue+0xe>
1a001982:	bf00      	nop
1a001984:	10002ad4 	.word	0x10002ad4
1a001988:	10002a58 	.word	0x10002a58
1a00198c:	10002a6c 	.word	0x10002a6c
1a001990:	100029b0 	.word	0x100029b0
1a001994:	100029b4 	.word	0x100029b4
1a001998:	10002a84 	.word	0x10002a84
1a00199c:	100029b8 	.word	0x100029b8
1a0019a0:	1a0044c0 	.word	0x1a0044c0

1a0019a4 <xTimerCreateTimerTask>:
{
1a0019a4:	b510      	push	{r4, lr}
1a0019a6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a0019a8:	f7ff ffc4 	bl	1a001934 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a0019ac:	4b12      	ldr	r3, [pc, #72]	; (1a0019f8 <xTimerCreateTimerTask+0x54>)
1a0019ae:	681b      	ldr	r3, [r3, #0]
1a0019b0:	b1cb      	cbz	r3, 1a0019e6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a0019b2:	2400      	movs	r4, #0
1a0019b4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a0019b6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a0019b8:	aa07      	add	r2, sp, #28
1a0019ba:	a906      	add	r1, sp, #24
1a0019bc:	a805      	add	r0, sp, #20
1a0019be:	f7ff fa51 	bl	1a000e64 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a0019c2:	9b05      	ldr	r3, [sp, #20]
1a0019c4:	9302      	str	r3, [sp, #8]
1a0019c6:	9b06      	ldr	r3, [sp, #24]
1a0019c8:	9301      	str	r3, [sp, #4]
1a0019ca:	2304      	movs	r3, #4
1a0019cc:	9300      	str	r3, [sp, #0]
1a0019ce:	4623      	mov	r3, r4
1a0019d0:	9a07      	ldr	r2, [sp, #28]
1a0019d2:	490a      	ldr	r1, [pc, #40]	; (1a0019fc <xTimerCreateTimerTask+0x58>)
1a0019d4:	480a      	ldr	r0, [pc, #40]	; (1a001a00 <xTimerCreateTimerTask+0x5c>)
1a0019d6:	f7ff fc0f 	bl	1a0011f8 <xTaskCreateStatic>
1a0019da:	4a0a      	ldr	r2, [pc, #40]	; (1a001a04 <xTimerCreateTimerTask+0x60>)
1a0019dc:	6010      	str	r0, [r2, #0]
			if( xTimerTaskHandle != NULL )
1a0019de:	b110      	cbz	r0, 1a0019e6 <xTimerCreateTimerTask+0x42>
}
1a0019e0:	2001      	movs	r0, #1
1a0019e2:	b008      	add	sp, #32
1a0019e4:	bd10      	pop	{r4, pc}
1a0019e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019ea:	f383 8811 	msr	BASEPRI, r3
1a0019ee:	f3bf 8f6f 	isb	sy
1a0019f2:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
1a0019f6:	e7fe      	b.n	1a0019f6 <xTimerCreateTimerTask+0x52>
1a0019f8:	10002ad4 	.word	0x10002ad4
1a0019fc:	1a0044c8 	.word	0x1a0044c8
1a001a00:	1a001ce5 	.word	0x1a001ce5
1a001a04:	10002ad8 	.word	0x10002ad8

1a001a08 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a001a08:	b1c0      	cbz	r0, 1a001a3c <xTimerGenericCommand+0x34>
{
1a001a0a:	b510      	push	{r4, lr}
1a001a0c:	b084      	sub	sp, #16
1a001a0e:	4614      	mov	r4, r2
1a001a10:	461a      	mov	r2, r3
1a001a12:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
1a001a14:	4816      	ldr	r0, [pc, #88]	; (1a001a70 <xTimerGenericCommand+0x68>)
1a001a16:	6800      	ldr	r0, [r0, #0]
1a001a18:	b338      	cbz	r0, 1a001a6a <xTimerGenericCommand+0x62>
		xMessage.xMessageID = xCommandID;
1a001a1a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001a1c:	9401      	str	r4, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001a1e:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001a20:	2905      	cmp	r1, #5
1a001a22:	dc1c      	bgt.n	1a001a5e <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001a24:	f7ff fee8 	bl	1a0017f8 <xTaskGetSchedulerState>
1a001a28:	2802      	cmp	r0, #2
1a001a2a:	d010      	beq.n	1a001a4e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001a2c:	2300      	movs	r3, #0
1a001a2e:	461a      	mov	r2, r3
1a001a30:	4669      	mov	r1, sp
1a001a32:	480f      	ldr	r0, [pc, #60]	; (1a001a70 <xTimerGenericCommand+0x68>)
1a001a34:	6800      	ldr	r0, [r0, #0]
1a001a36:	f7fe ffb1 	bl	1a00099c <xQueueGenericSend>
1a001a3a:	e014      	b.n	1a001a66 <xTimerGenericCommand+0x5e>
1a001a3c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a40:	f383 8811 	msr	BASEPRI, r3
1a001a44:	f3bf 8f6f 	isb	sy
1a001a48:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a001a4c:	e7fe      	b.n	1a001a4c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001a4e:	2300      	movs	r3, #0
1a001a50:	9a06      	ldr	r2, [sp, #24]
1a001a52:	4669      	mov	r1, sp
1a001a54:	4806      	ldr	r0, [pc, #24]	; (1a001a70 <xTimerGenericCommand+0x68>)
1a001a56:	6800      	ldr	r0, [r0, #0]
1a001a58:	f7fe ffa0 	bl	1a00099c <xQueueGenericSend>
1a001a5c:	e003      	b.n	1a001a66 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001a5e:	2300      	movs	r3, #0
1a001a60:	4669      	mov	r1, sp
1a001a62:	f7ff f85b 	bl	1a000b1c <xQueueGenericSendFromISR>
}
1a001a66:	b004      	add	sp, #16
1a001a68:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
1a001a6a:	2000      	movs	r0, #0
	return xReturn;
1a001a6c:	e7fb      	b.n	1a001a66 <xTimerGenericCommand+0x5e>
1a001a6e:	bf00      	nop
1a001a70:	10002ad4 	.word	0x10002ad4

1a001a74 <prvSwitchTimerLists>:
{
1a001a74:	b570      	push	{r4, r5, r6, lr}
1a001a76:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001a78:	4b1a      	ldr	r3, [pc, #104]	; (1a001ae4 <prvSwitchTimerLists+0x70>)
1a001a7a:	681b      	ldr	r3, [r3, #0]
1a001a7c:	681a      	ldr	r2, [r3, #0]
1a001a7e:	b352      	cbz	r2, 1a001ad6 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001a80:	68db      	ldr	r3, [r3, #12]
1a001a82:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001a84:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001a86:	1d25      	adds	r5, r4, #4
1a001a88:	4628      	mov	r0, r5
1a001a8a:	f7ff f9cc 	bl	1a000e26 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001a8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001a90:	4620      	mov	r0, r4
1a001a92:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001a94:	69e3      	ldr	r3, [r4, #28]
1a001a96:	2b01      	cmp	r3, #1
1a001a98:	d1ee      	bne.n	1a001a78 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001a9a:	69a3      	ldr	r3, [r4, #24]
1a001a9c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a001a9e:	429e      	cmp	r6, r3
1a001aa0:	d207      	bcs.n	1a001ab2 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001aa2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001aa4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001aa6:	4629      	mov	r1, r5
1a001aa8:	4b0e      	ldr	r3, [pc, #56]	; (1a001ae4 <prvSwitchTimerLists+0x70>)
1a001aaa:	6818      	ldr	r0, [r3, #0]
1a001aac:	f7ff f9a2 	bl	1a000df4 <vListInsert>
1a001ab0:	e7e2      	b.n	1a001a78 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001ab2:	2100      	movs	r1, #0
1a001ab4:	9100      	str	r1, [sp, #0]
1a001ab6:	460b      	mov	r3, r1
1a001ab8:	4632      	mov	r2, r6
1a001aba:	4620      	mov	r0, r4
1a001abc:	f7ff ffa4 	bl	1a001a08 <xTimerGenericCommand>
				configASSERT( xResult );
1a001ac0:	2800      	cmp	r0, #0
1a001ac2:	d1d9      	bne.n	1a001a78 <prvSwitchTimerLists+0x4>
1a001ac4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ac8:	f383 8811 	msr	BASEPRI, r3
1a001acc:	f3bf 8f6f 	isb	sy
1a001ad0:	f3bf 8f4f 	dsb	sy
1a001ad4:	e7fe      	b.n	1a001ad4 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a001ad6:	4a04      	ldr	r2, [pc, #16]	; (1a001ae8 <prvSwitchTimerLists+0x74>)
1a001ad8:	6810      	ldr	r0, [r2, #0]
1a001ada:	4902      	ldr	r1, [pc, #8]	; (1a001ae4 <prvSwitchTimerLists+0x70>)
1a001adc:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a001ade:	6013      	str	r3, [r2, #0]
}
1a001ae0:	b002      	add	sp, #8
1a001ae2:	bd70      	pop	{r4, r5, r6, pc}
1a001ae4:	100029b0 	.word	0x100029b0
1a001ae8:	100029b4 	.word	0x100029b4

1a001aec <prvSampleTimeNow>:
{
1a001aec:	b538      	push	{r3, r4, r5, lr}
1a001aee:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a001af0:	f7ff fc42 	bl	1a001378 <xTaskGetTickCount>
1a001af4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a001af6:	4b07      	ldr	r3, [pc, #28]	; (1a001b14 <prvSampleTimeNow+0x28>)
1a001af8:	681b      	ldr	r3, [r3, #0]
1a001afa:	4283      	cmp	r3, r0
1a001afc:	d805      	bhi.n	1a001b0a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a001afe:	2300      	movs	r3, #0
1a001b00:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a001b02:	4b04      	ldr	r3, [pc, #16]	; (1a001b14 <prvSampleTimeNow+0x28>)
1a001b04:	601c      	str	r4, [r3, #0]
}
1a001b06:	4620      	mov	r0, r4
1a001b08:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a001b0a:	f7ff ffb3 	bl	1a001a74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a001b0e:	2301      	movs	r3, #1
1a001b10:	602b      	str	r3, [r5, #0]
1a001b12:	e7f6      	b.n	1a001b02 <prvSampleTimeNow+0x16>
1a001b14:	10002a80 	.word	0x10002a80

1a001b18 <prvProcessExpiredTimer>:
{
1a001b18:	b570      	push	{r4, r5, r6, lr}
1a001b1a:	b082      	sub	sp, #8
1a001b1c:	4605      	mov	r5, r0
1a001b1e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001b20:	4b14      	ldr	r3, [pc, #80]	; (1a001b74 <prvProcessExpiredTimer+0x5c>)
1a001b22:	681b      	ldr	r3, [r3, #0]
1a001b24:	68db      	ldr	r3, [r3, #12]
1a001b26:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001b28:	1d20      	adds	r0, r4, #4
1a001b2a:	f7ff f97c 	bl	1a000e26 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001b2e:	69e3      	ldr	r3, [r4, #28]
1a001b30:	2b01      	cmp	r3, #1
1a001b32:	d004      	beq.n	1a001b3e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001b34:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001b36:	4620      	mov	r0, r4
1a001b38:	4798      	blx	r3
}
1a001b3a:	b002      	add	sp, #8
1a001b3c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a001b3e:	69a1      	ldr	r1, [r4, #24]
1a001b40:	462b      	mov	r3, r5
1a001b42:	4632      	mov	r2, r6
1a001b44:	4429      	add	r1, r5
1a001b46:	4620      	mov	r0, r4
1a001b48:	f7ff fed0 	bl	1a0018ec <prvInsertTimerInActiveList>
1a001b4c:	2800      	cmp	r0, #0
1a001b4e:	d0f1      	beq.n	1a001b34 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001b50:	2100      	movs	r1, #0
1a001b52:	9100      	str	r1, [sp, #0]
1a001b54:	460b      	mov	r3, r1
1a001b56:	462a      	mov	r2, r5
1a001b58:	4620      	mov	r0, r4
1a001b5a:	f7ff ff55 	bl	1a001a08 <xTimerGenericCommand>
			configASSERT( xResult );
1a001b5e:	2800      	cmp	r0, #0
1a001b60:	d1e8      	bne.n	1a001b34 <prvProcessExpiredTimer+0x1c>
1a001b62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b66:	f383 8811 	msr	BASEPRI, r3
1a001b6a:	f3bf 8f6f 	isb	sy
1a001b6e:	f3bf 8f4f 	dsb	sy
1a001b72:	e7fe      	b.n	1a001b72 <prvProcessExpiredTimer+0x5a>
1a001b74:	100029b0 	.word	0x100029b0

1a001b78 <prvProcessTimerOrBlockTask>:
{
1a001b78:	b570      	push	{r4, r5, r6, lr}
1a001b7a:	b082      	sub	sp, #8
1a001b7c:	4606      	mov	r6, r0
1a001b7e:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a001b80:	f7ff fbf2 	bl	1a001368 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001b84:	a801      	add	r0, sp, #4
1a001b86:	f7ff ffb1 	bl	1a001aec <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a001b8a:	9b01      	ldr	r3, [sp, #4]
1a001b8c:	bb1b      	cbnz	r3, 1a001bd6 <prvProcessTimerOrBlockTask+0x5e>
1a001b8e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001b90:	b90c      	cbnz	r4, 1a001b96 <prvProcessTimerOrBlockTask+0x1e>
1a001b92:	42b0      	cmp	r0, r6
1a001b94:	d218      	bcs.n	1a001bc8 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a001b96:	b12c      	cbz	r4, 1a001ba4 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001b98:	4b11      	ldr	r3, [pc, #68]	; (1a001be0 <prvProcessTimerOrBlockTask+0x68>)
1a001b9a:	681b      	ldr	r3, [r3, #0]
1a001b9c:	681c      	ldr	r4, [r3, #0]
1a001b9e:	fab4 f484 	clz	r4, r4
1a001ba2:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001ba4:	4622      	mov	r2, r4
1a001ba6:	1b71      	subs	r1, r6, r5
1a001ba8:	4b0e      	ldr	r3, [pc, #56]	; (1a001be4 <prvProcessTimerOrBlockTask+0x6c>)
1a001baa:	6818      	ldr	r0, [r3, #0]
1a001bac:	f7ff f8e0 	bl	1a000d70 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a001bb0:	f7ff fc74 	bl	1a00149c <xTaskResumeAll>
1a001bb4:	b988      	cbnz	r0, 1a001bda <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a001bb6:	4b0c      	ldr	r3, [pc, #48]	; (1a001be8 <prvProcessTimerOrBlockTask+0x70>)
1a001bb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001bbc:	601a      	str	r2, [r3, #0]
1a001bbe:	f3bf 8f4f 	dsb	sy
1a001bc2:	f3bf 8f6f 	isb	sy
1a001bc6:	e008      	b.n	1a001bda <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a001bc8:	f7ff fc68 	bl	1a00149c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a001bcc:	4629      	mov	r1, r5
1a001bce:	4630      	mov	r0, r6
1a001bd0:	f7ff ffa2 	bl	1a001b18 <prvProcessExpiredTimer>
1a001bd4:	e001      	b.n	1a001bda <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a001bd6:	f7ff fc61 	bl	1a00149c <xTaskResumeAll>
}
1a001bda:	b002      	add	sp, #8
1a001bdc:	bd70      	pop	{r4, r5, r6, pc}
1a001bde:	bf00      	nop
1a001be0:	100029b4 	.word	0x100029b4
1a001be4:	10002ad4 	.word	0x10002ad4
1a001be8:	e000ed04 	.word	0xe000ed04

1a001bec <prvProcessReceivedCommands>:
{
1a001bec:	b510      	push	{r4, lr}
1a001bee:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001bf0:	e006      	b.n	1a001c00 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a001bf2:	9907      	ldr	r1, [sp, #28]
1a001bf4:	9806      	ldr	r0, [sp, #24]
1a001bf6:	9b05      	ldr	r3, [sp, #20]
1a001bf8:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a001bfa:	9b04      	ldr	r3, [sp, #16]
1a001bfc:	2b00      	cmp	r3, #0
1a001bfe:	da0b      	bge.n	1a001c18 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001c00:	2200      	movs	r2, #0
1a001c02:	a904      	add	r1, sp, #16
1a001c04:	4b36      	ldr	r3, [pc, #216]	; (1a001ce0 <prvProcessReceivedCommands+0xf4>)
1a001c06:	6818      	ldr	r0, [r3, #0]
1a001c08:	f7fe fff0 	bl	1a000bec <xQueueReceive>
1a001c0c:	2800      	cmp	r0, #0
1a001c0e:	d065      	beq.n	1a001cdc <prvProcessReceivedCommands+0xf0>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a001c10:	9b04      	ldr	r3, [sp, #16]
1a001c12:	2b00      	cmp	r3, #0
1a001c14:	daf1      	bge.n	1a001bfa <prvProcessReceivedCommands+0xe>
1a001c16:	e7ec      	b.n	1a001bf2 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a001c18:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a001c1a:	6963      	ldr	r3, [r4, #20]
1a001c1c:	b113      	cbz	r3, 1a001c24 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001c1e:	1d20      	adds	r0, r4, #4
1a001c20:	f7ff f901 	bl	1a000e26 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001c24:	a803      	add	r0, sp, #12
1a001c26:	f7ff ff61 	bl	1a001aec <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a001c2a:	9b04      	ldr	r3, [sp, #16]
1a001c2c:	2b09      	cmp	r3, #9
1a001c2e:	d8e7      	bhi.n	1a001c00 <prvProcessReceivedCommands+0x14>
1a001c30:	a201      	add	r2, pc, #4	; (adr r2, 1a001c38 <prvProcessReceivedCommands+0x4c>)
1a001c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a001c36:	bf00      	nop
1a001c38:	1a001c61 	.word	0x1a001c61
1a001c3c:	1a001c61 	.word	0x1a001c61
1a001c40:	1a001c61 	.word	0x1a001c61
1a001c44:	1a001c01 	.word	0x1a001c01
1a001c48:	1a001ca7 	.word	0x1a001ca7
1a001c4c:	1a001ccd 	.word	0x1a001ccd
1a001c50:	1a001c61 	.word	0x1a001c61
1a001c54:	1a001c61 	.word	0x1a001c61
1a001c58:	1a001c01 	.word	0x1a001c01
1a001c5c:	1a001ca7 	.word	0x1a001ca7
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a001c60:	9b05      	ldr	r3, [sp, #20]
1a001c62:	69a1      	ldr	r1, [r4, #24]
1a001c64:	4602      	mov	r2, r0
1a001c66:	4419      	add	r1, r3
1a001c68:	4620      	mov	r0, r4
1a001c6a:	f7ff fe3f 	bl	1a0018ec <prvInsertTimerInActiveList>
1a001c6e:	2800      	cmp	r0, #0
1a001c70:	d0c6      	beq.n	1a001c00 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001c74:	4620      	mov	r0, r4
1a001c76:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001c78:	69e3      	ldr	r3, [r4, #28]
1a001c7a:	2b01      	cmp	r3, #1
1a001c7c:	d1c0      	bne.n	1a001c00 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001c7e:	69a2      	ldr	r2, [r4, #24]
1a001c80:	2100      	movs	r1, #0
1a001c82:	9100      	str	r1, [sp, #0]
1a001c84:	460b      	mov	r3, r1
1a001c86:	9805      	ldr	r0, [sp, #20]
1a001c88:	4402      	add	r2, r0
1a001c8a:	4620      	mov	r0, r4
1a001c8c:	f7ff febc 	bl	1a001a08 <xTimerGenericCommand>
							configASSERT( xResult );
1a001c90:	2800      	cmp	r0, #0
1a001c92:	d1b5      	bne.n	1a001c00 <prvProcessReceivedCommands+0x14>
1a001c94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c98:	f383 8811 	msr	BASEPRI, r3
1a001c9c:	f3bf 8f6f 	isb	sy
1a001ca0:	f3bf 8f4f 	dsb	sy
1a001ca4:	e7fe      	b.n	1a001ca4 <prvProcessReceivedCommands+0xb8>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001ca6:	9905      	ldr	r1, [sp, #20]
1a001ca8:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001caa:	b131      	cbz	r1, 1a001cba <prvProcessReceivedCommands+0xce>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a001cac:	4603      	mov	r3, r0
1a001cae:	4602      	mov	r2, r0
1a001cb0:	4401      	add	r1, r0
1a001cb2:	4620      	mov	r0, r4
1a001cb4:	f7ff fe1a 	bl	1a0018ec <prvInsertTimerInActiveList>
					break;
1a001cb8:	e7a2      	b.n	1a001c00 <prvProcessReceivedCommands+0x14>
1a001cba:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cbe:	f383 8811 	msr	BASEPRI, r3
1a001cc2:	f3bf 8f6f 	isb	sy
1a001cc6:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001cca:	e7fe      	b.n	1a001cca <prvProcessReceivedCommands+0xde>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a001ccc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a001cd0:	2b00      	cmp	r3, #0
1a001cd2:	d195      	bne.n	1a001c00 <prvProcessReceivedCommands+0x14>
							vPortFree( pxTimer );
1a001cd4:	4620      	mov	r0, r4
1a001cd6:	f7fe fced 	bl	1a0006b4 <vPortFree>
1a001cda:	e791      	b.n	1a001c00 <prvProcessReceivedCommands+0x14>
}
1a001cdc:	b008      	add	sp, #32
1a001cde:	bd10      	pop	{r4, pc}
1a001ce0:	10002ad4 	.word	0x10002ad4

1a001ce4 <prvTimerTask>:
{
1a001ce4:	b500      	push	{lr}
1a001ce6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001ce8:	a801      	add	r0, sp, #4
1a001cea:	f7ff fdef 	bl	1a0018cc <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a001cee:	9901      	ldr	r1, [sp, #4]
1a001cf0:	f7ff ff42 	bl	1a001b78 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a001cf4:	f7ff ff7a 	bl	1a001bec <prvProcessReceivedCommands>
	for( ;; )
1a001cf8:	e7f6      	b.n	1a001ce8 <prvTimerTask+0x4>
1a001cfa:	Address 0x000000001a001cfa is out of bounds.


1a001cfc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a001cfc:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a001cfe:	2300      	movs	r3, #0
1a001d00:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a001d02:	4b0d      	ldr	r3, [pc, #52]	; (1a001d38 <prvTaskExitError+0x3c>)
1a001d04:	681b      	ldr	r3, [r3, #0]
1a001d06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001d0a:	d008      	beq.n	1a001d1e <prvTaskExitError+0x22>
1a001d0c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d10:	f383 8811 	msr	BASEPRI, r3
1a001d14:	f3bf 8f6f 	isb	sy
1a001d18:	f3bf 8f4f 	dsb	sy
1a001d1c:	e7fe      	b.n	1a001d1c <prvTaskExitError+0x20>
1a001d1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d22:	f383 8811 	msr	BASEPRI, r3
1a001d26:	f3bf 8f6f 	isb	sy
1a001d2a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a001d2e:	9b01      	ldr	r3, [sp, #4]
1a001d30:	2b00      	cmp	r3, #0
1a001d32:	d0fc      	beq.n	1a001d2e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a001d34:	b002      	add	sp, #8
1a001d36:	4770      	bx	lr
1a001d38:	10000000 	.word	0x10000000

1a001d3c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a001d3c:	4808      	ldr	r0, [pc, #32]	; (1a001d60 <prvPortStartFirstTask+0x24>)
1a001d3e:	6800      	ldr	r0, [r0, #0]
1a001d40:	6800      	ldr	r0, [r0, #0]
1a001d42:	f380 8808 	msr	MSP, r0
1a001d46:	f04f 0000 	mov.w	r0, #0
1a001d4a:	f380 8814 	msr	CONTROL, r0
1a001d4e:	b662      	cpsie	i
1a001d50:	b661      	cpsie	f
1a001d52:	f3bf 8f4f 	dsb	sy
1a001d56:	f3bf 8f6f 	isb	sy
1a001d5a:	df00      	svc	0
1a001d5c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a001d5e:	0000      	.short	0x0000
1a001d60:	e000ed08 	.word	0xe000ed08

1a001d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a001d64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a001d74 <vPortEnableVFP+0x10>
1a001d68:	6801      	ldr	r1, [r0, #0]
1a001d6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a001d6e:	6001      	str	r1, [r0, #0]
1a001d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a001d72:	0000      	.short	0x0000
1a001d74:	e000ed88 	.word	0xe000ed88

1a001d78 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a001d78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a001d7c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a001d80:	f021 0101 	bic.w	r1, r1, #1
1a001d84:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a001d88:	4b05      	ldr	r3, [pc, #20]	; (1a001da0 <pxPortInitialiseStack+0x28>)
1a001d8a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a001d8e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a001d92:	f06f 0302 	mvn.w	r3, #2
1a001d96:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a001d9a:	3844      	subs	r0, #68	; 0x44
1a001d9c:	4770      	bx	lr
1a001d9e:	bf00      	nop
1a001da0:	1a001cfd 	.word	0x1a001cfd
1a001da4:	ffffffff 	.word	0xffffffff
1a001da8:	ffffffff 	.word	0xffffffff
1a001dac:	ffffffff 	.word	0xffffffff

1a001db0 <SVC_Handler>:
	__asm volatile (
1a001db0:	4b07      	ldr	r3, [pc, #28]	; (1a001dd0 <pxCurrentTCBConst2>)
1a001db2:	6819      	ldr	r1, [r3, #0]
1a001db4:	6808      	ldr	r0, [r1, #0]
1a001db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001dba:	f380 8809 	msr	PSP, r0
1a001dbe:	f3bf 8f6f 	isb	sy
1a001dc2:	f04f 0000 	mov.w	r0, #0
1a001dc6:	f380 8811 	msr	BASEPRI, r0
1a001dca:	4770      	bx	lr
1a001dcc:	f3af 8000 	nop.w

1a001dd0 <pxCurrentTCBConst2>:
1a001dd0:	10002888 	.word	0x10002888

1a001dd4 <vPortEnterCritical>:
1a001dd4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dd8:	f383 8811 	msr	BASEPRI, r3
1a001ddc:	f3bf 8f6f 	isb	sy
1a001de0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a001de4:	4a0a      	ldr	r2, [pc, #40]	; (1a001e10 <vPortEnterCritical+0x3c>)
1a001de6:	6813      	ldr	r3, [r2, #0]
1a001de8:	3301      	adds	r3, #1
1a001dea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a001dec:	2b01      	cmp	r3, #1
1a001dee:	d000      	beq.n	1a001df2 <vPortEnterCritical+0x1e>
}
1a001df0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a001df2:	4b08      	ldr	r3, [pc, #32]	; (1a001e14 <vPortEnterCritical+0x40>)
1a001df4:	681b      	ldr	r3, [r3, #0]
1a001df6:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001dfa:	d0f9      	beq.n	1a001df0 <vPortEnterCritical+0x1c>
1a001dfc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e00:	f383 8811 	msr	BASEPRI, r3
1a001e04:	f3bf 8f6f 	isb	sy
1a001e08:	f3bf 8f4f 	dsb	sy
1a001e0c:	e7fe      	b.n	1a001e0c <vPortEnterCritical+0x38>
1a001e0e:	bf00      	nop
1a001e10:	10000000 	.word	0x10000000
1a001e14:	e000ed04 	.word	0xe000ed04

1a001e18 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a001e18:	4b09      	ldr	r3, [pc, #36]	; (1a001e40 <vPortExitCritical+0x28>)
1a001e1a:	681b      	ldr	r3, [r3, #0]
1a001e1c:	b943      	cbnz	r3, 1a001e30 <vPortExitCritical+0x18>
1a001e1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e22:	f383 8811 	msr	BASEPRI, r3
1a001e26:	f3bf 8f6f 	isb	sy
1a001e2a:	f3bf 8f4f 	dsb	sy
1a001e2e:	e7fe      	b.n	1a001e2e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a001e30:	3b01      	subs	r3, #1
1a001e32:	4a03      	ldr	r2, [pc, #12]	; (1a001e40 <vPortExitCritical+0x28>)
1a001e34:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a001e36:	b90b      	cbnz	r3, 1a001e3c <vPortExitCritical+0x24>
	__asm volatile
1a001e38:	f383 8811 	msr	BASEPRI, r3
}
1a001e3c:	4770      	bx	lr
1a001e3e:	bf00      	nop
1a001e40:	10000000 	.word	0x10000000
1a001e44:	ffffffff 	.word	0xffffffff
1a001e48:	ffffffff 	.word	0xffffffff
1a001e4c:	ffffffff 	.word	0xffffffff

1a001e50 <PendSV_Handler>:
	__asm volatile
1a001e50:	f3ef 8009 	mrs	r0, PSP
1a001e54:	f3bf 8f6f 	isb	sy
1a001e58:	4b15      	ldr	r3, [pc, #84]	; (1a001eb0 <pxCurrentTCBConst>)
1a001e5a:	681a      	ldr	r2, [r3, #0]
1a001e5c:	f01e 0f10 	tst.w	lr, #16
1a001e60:	bf08      	it	eq
1a001e62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a001e66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001e6a:	6010      	str	r0, [r2, #0]
1a001e6c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a001e70:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a001e74:	f380 8811 	msr	BASEPRI, r0
1a001e78:	f3bf 8f4f 	dsb	sy
1a001e7c:	f3bf 8f6f 	isb	sy
1a001e80:	f7ff fb88 	bl	1a001594 <vTaskSwitchContext>
1a001e84:	f04f 0000 	mov.w	r0, #0
1a001e88:	f380 8811 	msr	BASEPRI, r0
1a001e8c:	bc09      	pop	{r0, r3}
1a001e8e:	6819      	ldr	r1, [r3, #0]
1a001e90:	6808      	ldr	r0, [r1, #0]
1a001e92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001e96:	f01e 0f10 	tst.w	lr, #16
1a001e9a:	bf08      	it	eq
1a001e9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a001ea0:	f380 8809 	msr	PSP, r0
1a001ea4:	f3bf 8f6f 	isb	sy
1a001ea8:	4770      	bx	lr
1a001eaa:	bf00      	nop
1a001eac:	f3af 8000 	nop.w

1a001eb0 <pxCurrentTCBConst>:
1a001eb0:	10002888 	.word	0x10002888

1a001eb4 <SysTick_Handler>:
{
1a001eb4:	b508      	push	{r3, lr}
	__asm volatile
1a001eb6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001eba:	f383 8811 	msr	BASEPRI, r3
1a001ebe:	f3bf 8f6f 	isb	sy
1a001ec2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a001ec6:	f7ff fa5d 	bl	1a001384 <xTaskIncrementTick>
1a001eca:	b118      	cbz	r0, 1a001ed4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a001ecc:	4b03      	ldr	r3, [pc, #12]	; (1a001edc <SysTick_Handler+0x28>)
1a001ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001ed2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a001ed4:	2300      	movs	r3, #0
1a001ed6:	f383 8811 	msr	BASEPRI, r3
}
1a001eda:	bd08      	pop	{r3, pc}
1a001edc:	e000ed04 	.word	0xe000ed04

1a001ee0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a001ee0:	4a08      	ldr	r2, [pc, #32]	; (1a001f04 <vPortSetupTimerInterrupt+0x24>)
1a001ee2:	2300      	movs	r3, #0
1a001ee4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a001ee6:	4908      	ldr	r1, [pc, #32]	; (1a001f08 <vPortSetupTimerInterrupt+0x28>)
1a001ee8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a001eea:	4b08      	ldr	r3, [pc, #32]	; (1a001f0c <vPortSetupTimerInterrupt+0x2c>)
1a001eec:	681b      	ldr	r3, [r3, #0]
1a001eee:	4908      	ldr	r1, [pc, #32]	; (1a001f10 <vPortSetupTimerInterrupt+0x30>)
1a001ef0:	fba1 1303 	umull	r1, r3, r1, r3
1a001ef4:	099b      	lsrs	r3, r3, #6
1a001ef6:	3b01      	subs	r3, #1
1a001ef8:	4906      	ldr	r1, [pc, #24]	; (1a001f14 <vPortSetupTimerInterrupt+0x34>)
1a001efa:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a001efc:	2307      	movs	r3, #7
1a001efe:	6013      	str	r3, [r2, #0]
}
1a001f00:	4770      	bx	lr
1a001f02:	bf00      	nop
1a001f04:	e000e010 	.word	0xe000e010
1a001f08:	e000e018 	.word	0xe000e018
1a001f0c:	10002b3c 	.word	0x10002b3c
1a001f10:	10624dd3 	.word	0x10624dd3
1a001f14:	e000e014 	.word	0xe000e014

1a001f18 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a001f18:	4b3a      	ldr	r3, [pc, #232]	; (1a002004 <xPortStartScheduler+0xec>)
1a001f1a:	681a      	ldr	r2, [r3, #0]
1a001f1c:	4b3a      	ldr	r3, [pc, #232]	; (1a002008 <xPortStartScheduler+0xf0>)
1a001f1e:	429a      	cmp	r2, r3
1a001f20:	d029      	beq.n	1a001f76 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a001f22:	4b38      	ldr	r3, [pc, #224]	; (1a002004 <xPortStartScheduler+0xec>)
1a001f24:	681a      	ldr	r2, [r3, #0]
1a001f26:	4b39      	ldr	r3, [pc, #228]	; (1a00200c <xPortStartScheduler+0xf4>)
1a001f28:	429a      	cmp	r2, r3
1a001f2a:	d02d      	beq.n	1a001f88 <xPortStartScheduler+0x70>
{
1a001f2c:	b510      	push	{r4, lr}
1a001f2e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a001f30:	4b37      	ldr	r3, [pc, #220]	; (1a002010 <xPortStartScheduler+0xf8>)
1a001f32:	781a      	ldrb	r2, [r3, #0]
1a001f34:	b2d2      	uxtb	r2, r2
1a001f36:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a001f38:	22ff      	movs	r2, #255	; 0xff
1a001f3a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a001f3c:	781b      	ldrb	r3, [r3, #0]
1a001f3e:	b2db      	uxtb	r3, r3
1a001f40:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a001f44:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001f48:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a001f4c:	4a31      	ldr	r2, [pc, #196]	; (1a002014 <xPortStartScheduler+0xfc>)
1a001f4e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a001f50:	4b31      	ldr	r3, [pc, #196]	; (1a002018 <xPortStartScheduler+0x100>)
1a001f52:	2207      	movs	r2, #7
1a001f54:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a001f56:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001f5a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001f5e:	d01c      	beq.n	1a001f9a <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a001f60:	4a2d      	ldr	r2, [pc, #180]	; (1a002018 <xPortStartScheduler+0x100>)
1a001f62:	6813      	ldr	r3, [r2, #0]
1a001f64:	3b01      	subs	r3, #1
1a001f66:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a001f68:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001f6c:	005b      	lsls	r3, r3, #1
1a001f6e:	b2db      	uxtb	r3, r3
1a001f70:	f88d 3003 	strb.w	r3, [sp, #3]
1a001f74:	e7ef      	b.n	1a001f56 <xPortStartScheduler+0x3e>
	__asm volatile
1a001f76:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f7a:	f383 8811 	msr	BASEPRI, r3
1a001f7e:	f3bf 8f6f 	isb	sy
1a001f82:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a001f86:	e7fe      	b.n	1a001f86 <xPortStartScheduler+0x6e>
1a001f88:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f8c:	f383 8811 	msr	BASEPRI, r3
1a001f90:	f3bf 8f6f 	isb	sy
1a001f94:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a001f98:	e7fe      	b.n	1a001f98 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a001f9a:	4b1f      	ldr	r3, [pc, #124]	; (1a002018 <xPortStartScheduler+0x100>)
1a001f9c:	681b      	ldr	r3, [r3, #0]
1a001f9e:	2b04      	cmp	r3, #4
1a001fa0:	d008      	beq.n	1a001fb4 <xPortStartScheduler+0x9c>
1a001fa2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fa6:	f383 8811 	msr	BASEPRI, r3
1a001faa:	f3bf 8f6f 	isb	sy
1a001fae:	f3bf 8f4f 	dsb	sy
1a001fb2:	e7fe      	b.n	1a001fb2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a001fb4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a001fb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a001fba:	4a17      	ldr	r2, [pc, #92]	; (1a002018 <xPortStartScheduler+0x100>)
1a001fbc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a001fbe:	9b01      	ldr	r3, [sp, #4]
1a001fc0:	b2db      	uxtb	r3, r3
1a001fc2:	4a13      	ldr	r2, [pc, #76]	; (1a002010 <xPortStartScheduler+0xf8>)
1a001fc4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a001fc6:	4b15      	ldr	r3, [pc, #84]	; (1a00201c <xPortStartScheduler+0x104>)
1a001fc8:	681a      	ldr	r2, [r3, #0]
1a001fca:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a001fce:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a001fd0:	681a      	ldr	r2, [r3, #0]
1a001fd2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a001fd6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a001fd8:	f7ff ff82 	bl	1a001ee0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a001fdc:	2400      	movs	r4, #0
1a001fde:	4b10      	ldr	r3, [pc, #64]	; (1a002020 <xPortStartScheduler+0x108>)
1a001fe0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a001fe2:	f7ff febf 	bl	1a001d64 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a001fe6:	4a0f      	ldr	r2, [pc, #60]	; (1a002024 <xPortStartScheduler+0x10c>)
1a001fe8:	6813      	ldr	r3, [r2, #0]
1a001fea:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a001fee:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a001ff0:	f7ff fea4 	bl	1a001d3c <prvPortStartFirstTask>
	vTaskSwitchContext();
1a001ff4:	f7ff face 	bl	1a001594 <vTaskSwitchContext>
	prvTaskExitError();
1a001ff8:	f7ff fe80 	bl	1a001cfc <prvTaskExitError>
}
1a001ffc:	4620      	mov	r0, r4
1a001ffe:	b002      	add	sp, #8
1a002000:	bd10      	pop	{r4, pc}
1a002002:	bf00      	nop
1a002004:	e000ed00 	.word	0xe000ed00
1a002008:	410fc271 	.word	0x410fc271
1a00200c:	410fc270 	.word	0x410fc270
1a002010:	e000e400 	.word	0xe000e400
1a002014:	10002adc 	.word	0x10002adc
1a002018:	10002ae0 	.word	0x10002ae0
1a00201c:	e000ed20 	.word	0xe000ed20
1a002020:	10000000 	.word	0x10000000
1a002024:	e000ef34 	.word	0xe000ef34

1a002028 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002028:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00202c:	2b0f      	cmp	r3, #15
1a00202e:	d90f      	bls.n	1a002050 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002030:	4a10      	ldr	r2, [pc, #64]	; (1a002074 <vPortValidateInterruptPriority+0x4c>)
1a002032:	5c9b      	ldrb	r3, [r3, r2]
1a002034:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002036:	4a10      	ldr	r2, [pc, #64]	; (1a002078 <vPortValidateInterruptPriority+0x50>)
1a002038:	7812      	ldrb	r2, [r2, #0]
1a00203a:	429a      	cmp	r2, r3
1a00203c:	d908      	bls.n	1a002050 <vPortValidateInterruptPriority+0x28>
1a00203e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002042:	f383 8811 	msr	BASEPRI, r3
1a002046:	f3bf 8f6f 	isb	sy
1a00204a:	f3bf 8f4f 	dsb	sy
1a00204e:	e7fe      	b.n	1a00204e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002050:	4b0a      	ldr	r3, [pc, #40]	; (1a00207c <vPortValidateInterruptPriority+0x54>)
1a002052:	681b      	ldr	r3, [r3, #0]
1a002054:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002058:	4a09      	ldr	r2, [pc, #36]	; (1a002080 <vPortValidateInterruptPriority+0x58>)
1a00205a:	6812      	ldr	r2, [r2, #0]
1a00205c:	4293      	cmp	r3, r2
1a00205e:	d908      	bls.n	1a002072 <vPortValidateInterruptPriority+0x4a>
1a002060:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002064:	f383 8811 	msr	BASEPRI, r3
1a002068:	f3bf 8f6f 	isb	sy
1a00206c:	f3bf 8f4f 	dsb	sy
1a002070:	e7fe      	b.n	1a002070 <vPortValidateInterruptPriority+0x48>
	}
1a002072:	4770      	bx	lr
1a002074:	e000e3f0 	.word	0xe000e3f0
1a002078:	10002adc 	.word	0x10002adc
1a00207c:	e000ed0c 	.word	0xe000ed0c
1a002080:	10002ae0 	.word	0x10002ae0

1a002084 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a002084:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a002086:	4b05      	ldr	r3, [pc, #20]	; (1a00209c <DAC_IRQHandler+0x18>)
1a002088:	2201      	movs	r2, #1
1a00208a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a00208e:	4b04      	ldr	r3, [pc, #16]	; (1a0020a0 <DAC_IRQHandler+0x1c>)
1a002090:	681b      	ldr	r3, [r3, #0]
1a002092:	b113      	cbz	r3, 1a00209a <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a002094:	4b02      	ldr	r3, [pc, #8]	; (1a0020a0 <DAC_IRQHandler+0x1c>)
1a002096:	681b      	ldr	r3, [r3, #0]
1a002098:	4798      	blx	r3
   }
}
1a00209a:	bd08      	pop	{r3, pc}
1a00209c:	e000e100 	.word	0xe000e100
1a0020a0:	10002ae4 	.word	0x10002ae4

1a0020a4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0020a4:	2200      	movs	r2, #0
1a0020a6:	2a05      	cmp	r2, #5
1a0020a8:	d819      	bhi.n	1a0020de <Board_LED_Init+0x3a>
{
1a0020aa:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0020ac:	490c      	ldr	r1, [pc, #48]	; (1a0020e0 <Board_LED_Init+0x3c>)
1a0020ae:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0020b2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0020b6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0020b8:	4b0a      	ldr	r3, [pc, #40]	; (1a0020e4 <Board_LED_Init+0x40>)
1a0020ba:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0020be:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0020c2:	2001      	movs	r0, #1
1a0020c4:	40a0      	lsls	r0, r4
1a0020c6:	4301      	orrs	r1, r0
1a0020c8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0020cc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0020d0:	2100      	movs	r1, #0
1a0020d2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0020d4:	3201      	adds	r2, #1
1a0020d6:	2a05      	cmp	r2, #5
1a0020d8:	d9e8      	bls.n	1a0020ac <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0020da:	bc70      	pop	{r4, r5, r6}
1a0020dc:	4770      	bx	lr
1a0020de:	4770      	bx	lr
1a0020e0:	1a0044dc 	.word	0x1a0044dc
1a0020e4:	400f4000 	.word	0x400f4000

1a0020e8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0020e8:	2300      	movs	r3, #0
1a0020ea:	2b03      	cmp	r3, #3
1a0020ec:	d816      	bhi.n	1a00211c <Board_TEC_Init+0x34>
{
1a0020ee:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0020f0:	490b      	ldr	r1, [pc, #44]	; (1a002120 <Board_TEC_Init+0x38>)
1a0020f2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0020f6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0020fa:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0020fc:	4c09      	ldr	r4, [pc, #36]	; (1a002124 <Board_TEC_Init+0x3c>)
1a0020fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002102:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002106:	2001      	movs	r0, #1
1a002108:	40a8      	lsls	r0, r5
1a00210a:	ea21 0100 	bic.w	r1, r1, r0
1a00210e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002112:	3301      	adds	r3, #1
1a002114:	2b03      	cmp	r3, #3
1a002116:	d9eb      	bls.n	1a0020f0 <Board_TEC_Init+0x8>
   }
}
1a002118:	bc30      	pop	{r4, r5}
1a00211a:	4770      	bx	lr
1a00211c:	4770      	bx	lr
1a00211e:	bf00      	nop
1a002120:	1a0044d4 	.word	0x1a0044d4
1a002124:	400f4000 	.word	0x400f4000

1a002128 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002128:	2300      	movs	r3, #0
1a00212a:	2b08      	cmp	r3, #8
1a00212c:	d816      	bhi.n	1a00215c <Board_GPIO_Init+0x34>
{
1a00212e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002130:	490b      	ldr	r1, [pc, #44]	; (1a002160 <Board_GPIO_Init+0x38>)
1a002132:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002136:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00213a:	784d      	ldrb	r5, [r1, #1]
1a00213c:	4c09      	ldr	r4, [pc, #36]	; (1a002164 <Board_GPIO_Init+0x3c>)
1a00213e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002142:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002146:	2001      	movs	r0, #1
1a002148:	40a8      	lsls	r0, r5
1a00214a:	ea21 0100 	bic.w	r1, r1, r0
1a00214e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002152:	3301      	adds	r3, #1
1a002154:	2b08      	cmp	r3, #8
1a002156:	d9eb      	bls.n	1a002130 <Board_GPIO_Init+0x8>
   }
}
1a002158:	bc30      	pop	{r4, r5}
1a00215a:	4770      	bx	lr
1a00215c:	4770      	bx	lr
1a00215e:	bf00      	nop
1a002160:	1a0044e8 	.word	0x1a0044e8
1a002164:	400f4000 	.word	0x400f4000

1a002168 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002168:	b510      	push	{r4, lr}
1a00216a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a00216c:	4c08      	ldr	r4, [pc, #32]	; (1a002190 <Board_ADC_Init+0x28>)
1a00216e:	4669      	mov	r1, sp
1a002170:	4620      	mov	r0, r4
1a002172:	f000 f9b9 	bl	1a0024e8 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002176:	4a07      	ldr	r2, [pc, #28]	; (1a002194 <Board_ADC_Init+0x2c>)
1a002178:	4669      	mov	r1, sp
1a00217a:	4620      	mov	r0, r4
1a00217c:	f000 f9d4 	bl	1a002528 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002180:	2200      	movs	r2, #0
1a002182:	4669      	mov	r1, sp
1a002184:	4620      	mov	r0, r4
1a002186:	f000 f9e8 	bl	1a00255a <Chip_ADC_SetResolution>
}
1a00218a:	b002      	add	sp, #8
1a00218c:	bd10      	pop	{r4, pc}
1a00218e:	bf00      	nop
1a002190:	400e3000 	.word	0x400e3000
1a002194:	00061a80 	.word	0x00061a80

1a002198 <Board_SPI_Init>:
{
1a002198:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00219a:	4c0b      	ldr	r4, [pc, #44]	; (1a0021c8 <Board_SPI_Init+0x30>)
1a00219c:	4620      	mov	r0, r4
1a00219e:	f000 fd9b 	bl	1a002cd8 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0021a2:	6863      	ldr	r3, [r4, #4]
1a0021a4:	f023 0304 	bic.w	r3, r3, #4
1a0021a8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0021aa:	6823      	ldr	r3, [r4, #0]
1a0021ac:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0021b0:	f043 0307 	orr.w	r3, r3, #7
1a0021b4:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0021b6:	4905      	ldr	r1, [pc, #20]	; (1a0021cc <Board_SPI_Init+0x34>)
1a0021b8:	4620      	mov	r0, r4
1a0021ba:	f000 fd6e 	bl	1a002c9a <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0021be:	6863      	ldr	r3, [r4, #4]
1a0021c0:	f043 0302 	orr.w	r3, r3, #2
1a0021c4:	6063      	str	r3, [r4, #4]
}
1a0021c6:	bd10      	pop	{r4, pc}
1a0021c8:	400c5000 	.word	0x400c5000
1a0021cc:	000186a0 	.word	0x000186a0

1a0021d0 <Board_I2C_Init>:
{
1a0021d0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0021d2:	2000      	movs	r0, #0
1a0021d4:	f000 fdac 	bl	1a002d30 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0021d8:	4b04      	ldr	r3, [pc, #16]	; (1a0021ec <Board_I2C_Init+0x1c>)
1a0021da:	f640 0208 	movw	r2, #2056	; 0x808
1a0021de:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0021e2:	4903      	ldr	r1, [pc, #12]	; (1a0021f0 <Board_I2C_Init+0x20>)
1a0021e4:	2000      	movs	r0, #0
1a0021e6:	f000 fdb7 	bl	1a002d58 <Chip_I2C_SetClockRate>
}
1a0021ea:	bd08      	pop	{r3, pc}
1a0021ec:	40086000 	.word	0x40086000
1a0021f0:	000f4240 	.word	0x000f4240

1a0021f4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0021f4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a0021f6:	4c07      	ldr	r4, [pc, #28]	; (1a002214 <Board_Debug_Init+0x20>)
1a0021f8:	4620      	mov	r0, r4
1a0021fa:	f000 f8b9 	bl	1a002370 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0021fe:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002202:	4620      	mov	r0, r4
1a002204:	f000 f8de 	bl	1a0023c4 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002208:	2303      	movs	r3, #3
1a00220a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00220c:	2301      	movs	r3, #1
1a00220e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002210:	bd10      	pop	{r4, pc}
1a002212:	bf00      	nop
1a002214:	400c1000 	.word	0x400c1000

1a002218 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002218:	4b03      	ldr	r3, [pc, #12]	; (1a002228 <Board_UARTPutChar+0x10>)
1a00221a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00221c:	f013 0f20 	tst.w	r3, #32
1a002220:	d0fa      	beq.n	1a002218 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002222:	4b01      	ldr	r3, [pc, #4]	; (1a002228 <Board_UARTPutChar+0x10>)
1a002224:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002226:	4770      	bx	lr
1a002228:	400c1000 	.word	0x400c1000

1a00222c <Board_UARTGetChar>:
	return pUART->LSR;
1a00222c:	4b05      	ldr	r3, [pc, #20]	; (1a002244 <Board_UARTGetChar+0x18>)
1a00222e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002230:	f013 0f01 	tst.w	r3, #1
1a002234:	d003      	beq.n	1a00223e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002236:	4b03      	ldr	r3, [pc, #12]	; (1a002244 <Board_UARTGetChar+0x18>)
1a002238:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00223a:	b2c0      	uxtb	r0, r0
1a00223c:	4770      	bx	lr
   }
   return EOF;
1a00223e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002242:	4770      	bx	lr
1a002244:	400c1000 	.word	0x400c1000

1a002248 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002248:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00224a:	f7ff ffd3 	bl	1a0021f4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00224e:	4809      	ldr	r0, [pc, #36]	; (1a002274 <Board_Init+0x2c>)
1a002250:	f000 fd02 	bl	1a002c58 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002254:	f7ff ff68 	bl	1a002128 <Board_GPIO_Init>
   Board_ADC_Init();
1a002258:	f7ff ff86 	bl	1a002168 <Board_ADC_Init>
   Board_SPI_Init();
1a00225c:	f7ff ff9c 	bl	1a002198 <Board_SPI_Init>
   Board_I2C_Init();
1a002260:	f7ff ffb6 	bl	1a0021d0 <Board_I2C_Init>

   Board_LED_Init();
1a002264:	f7ff ff1e 	bl	1a0020a4 <Board_LED_Init>
   Board_TEC_Init();
1a002268:	f7ff ff3e 	bl	1a0020e8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00226c:	f000 fc3e 	bl	1a002aec <SystemCoreClockUpdate>
}
1a002270:	bd08      	pop	{r3, pc}
1a002272:	bf00      	nop
1a002274:	400f4000 	.word	0x400f4000

1a002278 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002278:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00227a:	b2c0      	uxtb	r0, r0
1a00227c:	f7ff ffcc 	bl	1a002218 <Board_UARTPutChar>
}
1a002280:	bd08      	pop	{r3, pc}

1a002282 <__stdio_getchar>:

int __stdio_getchar()
{
1a002282:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002284:	f7ff ffd2 	bl	1a00222c <Board_UARTGetChar>
}
1a002288:	bd08      	pop	{r3, pc}

1a00228a <__stdio_init>:

void __stdio_init()
{
1a00228a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00228c:	f7ff ffb2 	bl	1a0021f4 <Board_Debug_Init>
1a002290:	bd08      	pop	{r3, pc}
1a002292:	Address 0x000000001a002292 is out of bounds.


1a002294 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002294:	2300      	movs	r3, #0
1a002296:	2b1c      	cmp	r3, #28
1a002298:	d812      	bhi.n	1a0022c0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00229a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00229c:	4a09      	ldr	r2, [pc, #36]	; (1a0022c4 <Board_SetupMuxing+0x30>)
1a00229e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0022a2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0022a6:	784a      	ldrb	r2, [r1, #1]
1a0022a8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0022aa:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0022ae:	4906      	ldr	r1, [pc, #24]	; (1a0022c8 <Board_SetupMuxing+0x34>)
1a0022b0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0022b4:	3301      	adds	r3, #1
1a0022b6:	2b1c      	cmp	r3, #28
1a0022b8:	d9f0      	bls.n	1a00229c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0022ba:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0022be:	4770      	bx	lr
1a0022c0:	4770      	bx	lr
1a0022c2:	bf00      	nop
1a0022c4:	1a004504 	.word	0x1a004504
1a0022c8:	40086000 	.word	0x40086000

1a0022cc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0022cc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0022ce:	4a17      	ldr	r2, [pc, #92]	; (1a00232c <Board_SetupClocking+0x60>)
1a0022d0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0022d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0022d8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0022dc:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0022e0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0022e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0022e8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0022ec:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0022f0:	2201      	movs	r2, #1
1a0022f2:	490f      	ldr	r1, [pc, #60]	; (1a002330 <Board_SetupClocking+0x64>)
1a0022f4:	2006      	movs	r0, #6
1a0022f6:	f000 fc03 	bl	1a002b00 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0022fa:	2400      	movs	r4, #0
1a0022fc:	b14c      	cbz	r4, 1a002312 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0022fe:	4b0b      	ldr	r3, [pc, #44]	; (1a00232c <Board_SetupClocking+0x60>)
1a002300:	685a      	ldr	r2, [r3, #4]
1a002302:	f022 020c 	bic.w	r2, r2, #12
1a002306:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002308:	685a      	ldr	r2, [r3, #4]
1a00230a:	f042 0203 	orr.w	r2, r2, #3
1a00230e:	605a      	str	r2, [r3, #4]
}
1a002310:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002312:	4808      	ldr	r0, [pc, #32]	; (1a002334 <Board_SetupClocking+0x68>)
1a002314:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002318:	2301      	movs	r3, #1
1a00231a:	788a      	ldrb	r2, [r1, #2]
1a00231c:	7849      	ldrb	r1, [r1, #1]
1a00231e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002322:	f000 fb3f 	bl	1a0029a4 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002326:	3401      	adds	r4, #1
1a002328:	e7e8      	b.n	1a0022fc <Board_SetupClocking+0x30>
1a00232a:	bf00      	nop
1a00232c:	40043000 	.word	0x40043000
1a002330:	0c28cb00 	.word	0x0c28cb00
1a002334:	1a004500 	.word	0x1a004500

1a002338 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002338:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00233a:	f7ff ffab 	bl	1a002294 <Board_SetupMuxing>
    Board_SetupClocking();
1a00233e:	f7ff ffc5 	bl	1a0022cc <Board_SetupClocking>
}
1a002342:	bd08      	pop	{r3, pc}

1a002344 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002344:	4b09      	ldr	r3, [pc, #36]	; (1a00236c <Chip_UART_GetIndex+0x28>)
1a002346:	4298      	cmp	r0, r3
1a002348:	d00b      	beq.n	1a002362 <Chip_UART_GetIndex+0x1e>
1a00234a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00234e:	4298      	cmp	r0, r3
1a002350:	d009      	beq.n	1a002366 <Chip_UART_GetIndex+0x22>
1a002352:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002356:	4298      	cmp	r0, r3
1a002358:	d001      	beq.n	1a00235e <Chip_UART_GetIndex+0x1a>
1a00235a:	2000      	movs	r0, #0
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a00235c:	4770      	bx	lr
			return 1;
1a00235e:	2001      	movs	r0, #1
1a002360:	4770      	bx	lr
			return 2;
1a002362:	2002      	movs	r0, #2
1a002364:	4770      	bx	lr
			return 3;
1a002366:	2003      	movs	r0, #3
1a002368:	4770      	bx	lr
1a00236a:	bf00      	nop
1a00236c:	400c1000 	.word	0x400c1000

1a002370 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002370:	b530      	push	{r4, r5, lr}
1a002372:	b083      	sub	sp, #12
1a002374:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002376:	f7ff ffe5 	bl	1a002344 <Chip_UART_GetIndex>
1a00237a:	2301      	movs	r3, #1
1a00237c:	461a      	mov	r2, r3
1a00237e:	4619      	mov	r1, r3
1a002380:	4d0e      	ldr	r5, [pc, #56]	; (1a0023bc <Chip_UART_Init+0x4c>)
1a002382:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002386:	f000 fb53 	bl	1a002a30 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00238a:	2307      	movs	r3, #7
1a00238c:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00238e:	2300      	movs	r3, #0
1a002390:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002392:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002394:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002396:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002398:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00239a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a00239c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00239e:	4b08      	ldr	r3, [pc, #32]	; (1a0023c0 <Chip_UART_Init+0x50>)
1a0023a0:	429c      	cmp	r4, r3
1a0023a2:	d006      	beq.n	1a0023b2 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0023a4:	2303      	movs	r3, #3
1a0023a6:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0023a8:	2310      	movs	r3, #16
1a0023aa:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0023ac:	9b01      	ldr	r3, [sp, #4]
}
1a0023ae:	b003      	add	sp, #12
1a0023b0:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0023b2:	2300      	movs	r3, #0
1a0023b4:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0023b6:	69a3      	ldr	r3, [r4, #24]
1a0023b8:	9301      	str	r3, [sp, #4]
1a0023ba:	e7f3      	b.n	1a0023a4 <Chip_UART_Init+0x34>
1a0023bc:	1a004580 	.word	0x1a004580
1a0023c0:	40082000 	.word	0x40082000

1a0023c4 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0023c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0023c8:	b083      	sub	sp, #12
1a0023ca:	9001      	str	r0, [sp, #4]
1a0023cc:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0023ce:	f7ff ffb9 	bl	1a002344 <Chip_UART_GetIndex>
1a0023d2:	4b32      	ldr	r3, [pc, #200]	; (1a00249c <Chip_UART_SetBaudFDR+0xd8>)
1a0023d4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0023d8:	f000 fb62 	bl	1a002aa0 <Chip_Clock_GetRate>
1a0023dc:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0023de:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0023e2:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0023e4:	f04f 0b00 	mov.w	fp, #0
1a0023e8:	46a2      	mov	sl, r4
1a0023ea:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0023ec:	e02a      	b.n	1a002444 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0023ee:	4242      	negs	r2, r0
				div ++;
1a0023f0:	1c4b      	adds	r3, r1, #1
1a0023f2:	e017      	b.n	1a002424 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0023f4:	b30a      	cbz	r2, 1a00243a <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0023f6:	4617      	mov	r7, r2
			sd = d;
1a0023f8:	46ab      	mov	fp, r5
			sm = m;
1a0023fa:	46a2      	mov	sl, r4
			sdiv = div;
1a0023fc:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0023fe:	3501      	adds	r5, #1
1a002400:	42ac      	cmp	r4, r5
1a002402:	d91e      	bls.n	1a002442 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002404:	0933      	lsrs	r3, r6, #4
1a002406:	0730      	lsls	r0, r6, #28
1a002408:	fba4 0100 	umull	r0, r1, r4, r0
1a00240c:	fb04 1103 	mla	r1, r4, r3, r1
1a002410:	1962      	adds	r2, r4, r5
1a002412:	fb08 f202 	mul.w	r2, r8, r2
1a002416:	2300      	movs	r3, #0
1a002418:	f000 fe8e 	bl	1a003138 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a00241c:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00241e:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a002420:	2800      	cmp	r0, #0
1a002422:	dbe4      	blt.n	1a0023ee <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002424:	4297      	cmp	r7, r2
1a002426:	d3ea      	bcc.n	1a0023fe <Chip_UART_SetBaudFDR+0x3a>
1a002428:	2b00      	cmp	r3, #0
1a00242a:	d0e8      	beq.n	1a0023fe <Chip_UART_SetBaudFDR+0x3a>
1a00242c:	0c19      	lsrs	r1, r3, #16
1a00242e:	d1e6      	bne.n	1a0023fe <Chip_UART_SetBaudFDR+0x3a>
1a002430:	2b02      	cmp	r3, #2
1a002432:	d8df      	bhi.n	1a0023f4 <Chip_UART_SetBaudFDR+0x30>
1a002434:	2d00      	cmp	r5, #0
1a002436:	d0dd      	beq.n	1a0023f4 <Chip_UART_SetBaudFDR+0x30>
1a002438:	e7e1      	b.n	1a0023fe <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00243a:	4617      	mov	r7, r2
			sd = d;
1a00243c:	46ab      	mov	fp, r5
			sm = m;
1a00243e:	46a2      	mov	sl, r4
			sdiv = div;
1a002440:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002442:	3401      	adds	r4, #1
1a002444:	b11f      	cbz	r7, 1a00244e <Chip_UART_SetBaudFDR+0x8a>
1a002446:	2c0f      	cmp	r4, #15
1a002448:	d801      	bhi.n	1a00244e <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00244a:	2500      	movs	r5, #0
1a00244c:	e7d8      	b.n	1a002400 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00244e:	f1b9 0f00 	cmp.w	r9, #0
1a002452:	d01e      	beq.n	1a002492 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002454:	9a01      	ldr	r2, [sp, #4]
1a002456:	4611      	mov	r1, r2
1a002458:	68d3      	ldr	r3, [r2, #12]
1a00245a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00245e:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a002460:	fa5f f389 	uxtb.w	r3, r9
1a002464:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a002466:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00246a:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00246c:	68d3      	ldr	r3, [r2, #12]
1a00246e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002472:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002474:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002478:	b2db      	uxtb	r3, r3
1a00247a:	f00b 020f 	and.w	r2, fp, #15
1a00247e:	4313      	orrs	r3, r2
1a002480:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002482:	0933      	lsrs	r3, r6, #4
1a002484:	fb0a f303 	mul.w	r3, sl, r3
1a002488:	44da      	add	sl, fp
1a00248a:	fb09 f90a 	mul.w	r9, r9, sl
1a00248e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002492:	4648      	mov	r0, r9
1a002494:	b003      	add	sp, #12
1a002496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00249a:	bf00      	nop
1a00249c:	1a004578 	.word	0x1a004578

1a0024a0 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0024a0:	4b03      	ldr	r3, [pc, #12]	; (1a0024b0 <Chip_ADC_GetClockIndex+0x10>)
1a0024a2:	4298      	cmp	r0, r3
1a0024a4:	d001      	beq.n	1a0024aa <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0024a6:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0024a8:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0024aa:	2004      	movs	r0, #4
1a0024ac:	4770      	bx	lr
1a0024ae:	bf00      	nop
1a0024b0:	400e4000 	.word	0x400e4000

1a0024b4 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0024b4:	b570      	push	{r4, r5, r6, lr}
1a0024b6:	460d      	mov	r5, r1
1a0024b8:	4614      	mov	r4, r2
1a0024ba:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0024bc:	f7ff fff0 	bl	1a0024a0 <Chip_ADC_GetClockIndex>
1a0024c0:	f000 faee 	bl	1a002aa0 <Chip_Clock_GetRate>
	if (burstMode) {
1a0024c4:	b155      	cbz	r5, 1a0024dc <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a0024c6:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0024ca:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0024ce:	0064      	lsls	r4, r4, #1
1a0024d0:	fbb0 f0f4 	udiv	r0, r0, r4
1a0024d4:	b2c0      	uxtb	r0, r0
1a0024d6:	3801      	subs	r0, #1
	return div;
}
1a0024d8:	b2c0      	uxtb	r0, r0
1a0024da:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a0024dc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0024e0:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0024e4:	e7f1      	b.n	1a0024ca <getClkDiv+0x16>
1a0024e6:	Address 0x000000001a0024e6 is out of bounds.


1a0024e8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0024e8:	b538      	push	{r3, r4, r5, lr}
1a0024ea:	4605      	mov	r5, r0
1a0024ec:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0024ee:	f7ff ffd7 	bl	1a0024a0 <Chip_ADC_GetClockIndex>
1a0024f2:	2301      	movs	r3, #1
1a0024f4:	461a      	mov	r2, r3
1a0024f6:	4619      	mov	r1, r3
1a0024f8:	f000 fa9a 	bl	1a002a30 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0024fc:	2100      	movs	r1, #0
1a0024fe:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002500:	4a08      	ldr	r2, [pc, #32]	; (1a002524 <Chip_ADC_Init+0x3c>)
1a002502:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002504:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002506:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002508:	230b      	movs	r3, #11
1a00250a:	4628      	mov	r0, r5
1a00250c:	f7ff ffd2 	bl	1a0024b4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002510:	0200      	lsls	r0, r0, #8
1a002512:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002516:	7923      	ldrb	r3, [r4, #4]
1a002518:	045b      	lsls	r3, r3, #17
1a00251a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a00251e:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a002520:	602b      	str	r3, [r5, #0]
}
1a002522:	bd38      	pop	{r3, r4, r5, pc}
1a002524:	00061a80 	.word	0x00061a80

1a002528 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002528:	b570      	push	{r4, r5, r6, lr}
1a00252a:	4605      	mov	r5, r0
1a00252c:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00252e:	6804      	ldr	r4, [r0, #0]
1a002530:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002534:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002538:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00253a:	790b      	ldrb	r3, [r1, #4]
1a00253c:	f1c3 030b 	rsb	r3, r3, #11
1a002540:	b2db      	uxtb	r3, r3
1a002542:	7949      	ldrb	r1, [r1, #5]
1a002544:	f7ff ffb6 	bl	1a0024b4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002548:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00254c:	7933      	ldrb	r3, [r6, #4]
1a00254e:	045b      	lsls	r3, r3, #17
1a002550:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002554:	4323      	orrs	r3, r4
	pADC->CR = cr;
1a002556:	602b      	str	r3, [r5, #0]
}
1a002558:	bd70      	pop	{r4, r5, r6, pc}

1a00255a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00255a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00255c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00255e:	680a      	ldr	r2, [r1, #0]
1a002560:	f7ff ffe2 	bl	1a002528 <Chip_ADC_SetSampleRate>
}
1a002564:	bd08      	pop	{r3, pc}
1a002566:	Address 0x000000001a002566 is out of bounds.


1a002568 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002568:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00256a:	680b      	ldr	r3, [r1, #0]
1a00256c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002570:	d002      	beq.n	1a002578 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002576:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002578:	4607      	mov	r7, r0
1a00257a:	2501      	movs	r5, #1
1a00257c:	e03a      	b.n	1a0025f4 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00257e:	694b      	ldr	r3, [r1, #20]
1a002580:	fb03 f302 	mul.w	r3, r3, r2
1a002584:	fbb3 f3f5 	udiv	r3, r3, r5
1a002588:	e01c      	b.n	1a0025c4 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a00258a:	461c      	mov	r4, r3
	if (val < 0)
1a00258c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002590:	d427      	bmi.n	1a0025e2 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002592:	4567      	cmp	r7, ip
1a002594:	d906      	bls.n	1a0025a4 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a002596:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002598:	1c77      	adds	r7, r6, #1
1a00259a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00259c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00259e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0025a0:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0025a2:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a0025a4:	3201      	adds	r2, #1
1a0025a6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0025aa:	dc1d      	bgt.n	1a0025e8 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a0025ac:	680c      	ldr	r4, [r1, #0]
1a0025ae:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0025b2:	d0e4      	beq.n	1a00257e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0025b4:	1c73      	adds	r3, r6, #1
1a0025b6:	fa02 fc03 	lsl.w	ip, r2, r3
1a0025ba:	694b      	ldr	r3, [r1, #20]
1a0025bc:	fb03 f30c 	mul.w	r3, r3, ip
1a0025c0:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0025c4:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a002600 <pll_calc_divs+0x98>
1a0025c8:	4563      	cmp	r3, ip
1a0025ca:	d9eb      	bls.n	1a0025a4 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0025cc:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a002604 <pll_calc_divs+0x9c>
1a0025d0:	4563      	cmp	r3, ip
1a0025d2:	d809      	bhi.n	1a0025e8 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a0025d4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0025d8:	d1d7      	bne.n	1a00258a <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a0025da:	1c74      	adds	r4, r6, #1
1a0025dc:	fa23 f404 	lsr.w	r4, r3, r4
1a0025e0:	e7d4      	b.n	1a00258c <pll_calc_divs+0x24>
		return -val;
1a0025e2:	f1cc 0c00 	rsb	ip, ip, #0
1a0025e6:	e7d4      	b.n	1a002592 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a0025e8:	3601      	adds	r6, #1
1a0025ea:	2e03      	cmp	r6, #3
1a0025ec:	dc01      	bgt.n	1a0025f2 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a0025ee:	2201      	movs	r2, #1
1a0025f0:	e7d9      	b.n	1a0025a6 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a0025f2:	3501      	adds	r5, #1
1a0025f4:	2d04      	cmp	r5, #4
1a0025f6:	dc01      	bgt.n	1a0025fc <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a0025f8:	2600      	movs	r6, #0
1a0025fa:	e7f6      	b.n	1a0025ea <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a0025fc:	bcf0      	pop	{r4, r5, r6, r7}
1a0025fe:	4770      	bx	lr
1a002600:	094c5eff 	.word	0x094c5eff
1a002604:	1312d000 	.word	0x1312d000

1a002608 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002608:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00260a:	b099      	sub	sp, #100	; 0x64
1a00260c:	4605      	mov	r5, r0
1a00260e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002610:	225c      	movs	r2, #92	; 0x5c
1a002612:	2100      	movs	r1, #0
1a002614:	a801      	add	r0, sp, #4
1a002616:	f001 f8ec 	bl	1a0037f2 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00261a:	2380      	movs	r3, #128	; 0x80
1a00261c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00261e:	6963      	ldr	r3, [r4, #20]
1a002620:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002622:	7923      	ldrb	r3, [r4, #4]
1a002624:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002628:	4669      	mov	r1, sp
1a00262a:	4628      	mov	r0, r5
1a00262c:	f7ff ff9c 	bl	1a002568 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002630:	9b06      	ldr	r3, [sp, #24]
1a002632:	42ab      	cmp	r3, r5
1a002634:	d027      	beq.n	1a002686 <pll_get_frac+0x7e>
	if (val < 0)
1a002636:	1aeb      	subs	r3, r5, r3
1a002638:	d42e      	bmi.n	1a002698 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00263a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00263c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00263e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002642:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002644:	6963      	ldr	r3, [r4, #20]
1a002646:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002648:	7923      	ldrb	r3, [r4, #4]
1a00264a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00264e:	a910      	add	r1, sp, #64	; 0x40
1a002650:	4628      	mov	r0, r5
1a002652:	f7ff ff89 	bl	1a002568 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002656:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002658:	42ab      	cmp	r3, r5
1a00265a:	d01f      	beq.n	1a00269c <pll_get_frac+0x94>
	if (val < 0)
1a00265c:	1aeb      	subs	r3, r5, r3
1a00265e:	d425      	bmi.n	1a0026ac <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002660:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002662:	4b2b      	ldr	r3, [pc, #172]	; (1a002710 <pll_get_frac+0x108>)
1a002664:	429d      	cmp	r5, r3
1a002666:	d923      	bls.n	1a0026b0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002668:	980e      	ldr	r0, [sp, #56]	; 0x38
	if (val < 0)
1a00266a:	1a2d      	subs	r5, r5, r0
1a00266c:	d433      	bmi.n	1a0026d6 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00266e:	42ae      	cmp	r6, r5
1a002670:	dc3b      	bgt.n	1a0026ea <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002672:	42be      	cmp	r6, r7
1a002674:	dc31      	bgt.n	1a0026da <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002676:	466d      	mov	r5, sp
1a002678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00267a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00267c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002680:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002684:	e006      	b.n	1a002694 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002686:	466d      	mov	r5, sp
1a002688:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00268a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00268c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002690:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002694:	b019      	add	sp, #100	; 0x64
1a002696:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002698:	425b      	negs	r3, r3
1a00269a:	e7ce      	b.n	1a00263a <pll_get_frac+0x32>
		*ppll = pll[2];
1a00269c:	ad10      	add	r5, sp, #64	; 0x40
1a00269e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0026a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0026a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0026a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0026aa:	e7f3      	b.n	1a002694 <pll_get_frac+0x8c>
		return -val;
1a0026ac:	425b      	negs	r3, r3
1a0026ae:	e7d7      	b.n	1a002660 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0026b0:	2340      	movs	r3, #64	; 0x40
1a0026b2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0026b4:	6963      	ldr	r3, [r4, #20]
1a0026b6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0026b8:	a908      	add	r1, sp, #32
1a0026ba:	4628      	mov	r0, r5
1a0026bc:	f7ff ff54 	bl	1a002568 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0026c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0026c2:	42ab      	cmp	r3, r5
1a0026c4:	d1d0      	bne.n	1a002668 <pll_get_frac+0x60>
			*ppll = pll[1];
1a0026c6:	ad08      	add	r5, sp, #32
1a0026c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0026ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0026cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0026d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0026d4:	e7de      	b.n	1a002694 <pll_get_frac+0x8c>
		return -val;
1a0026d6:	426d      	negs	r5, r5
1a0026d8:	e7c9      	b.n	1a00266e <pll_get_frac+0x66>
			*ppll = pll[2];
1a0026da:	ad10      	add	r5, sp, #64	; 0x40
1a0026dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0026de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0026e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0026e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0026e8:	e7d4      	b.n	1a002694 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0026ea:	42af      	cmp	r7, r5
1a0026ec:	db07      	blt.n	1a0026fe <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0026ee:	ad08      	add	r5, sp, #32
1a0026f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0026f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0026f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0026f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0026fc:	e7ca      	b.n	1a002694 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0026fe:	ad10      	add	r5, sp, #64	; 0x40
1a002700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002704:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002708:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00270c:	e7c2      	b.n	1a002694 <pll_get_frac+0x8c>
1a00270e:	bf00      	nop
1a002710:	068e7780 	.word	0x068e7780

1a002714 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002714:	b430      	push	{r4, r5}
1a002716:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002718:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00271a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00271c:	e000      	b.n	1a002720 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00271e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002720:	281c      	cmp	r0, #28
1a002722:	d117      	bne.n	1a002754 <Chip_Clock_FindBaseClock+0x40>
1a002724:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002728:	490b      	ldr	r1, [pc, #44]	; (1a002758 <Chip_Clock_FindBaseClock+0x44>)
1a00272a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
1a00272e:	7911      	ldrb	r1, [r2, #4]
1a002730:	4281      	cmp	r1, r0
1a002732:	d00f      	beq.n	1a002754 <Chip_Clock_FindBaseClock+0x40>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002734:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002738:	4c07      	ldr	r4, [pc, #28]	; (1a002758 <Chip_Clock_FindBaseClock+0x44>)
1a00273a:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
1a00273e:	42aa      	cmp	r2, r5
1a002740:	d8ed      	bhi.n	1a00271e <Chip_Clock_FindBaseClock+0xa>
1a002742:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002746:	eb04 0242 	add.w	r2, r4, r2, lsl #1
1a00274a:	8852      	ldrh	r2, [r2, #2]
1a00274c:	42aa      	cmp	r2, r5
1a00274e:	d3e6      	bcc.n	1a00271e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002750:	4608      	mov	r0, r1
1a002752:	e7e5      	b.n	1a002720 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002754:	bc30      	pop	{r4, r5}
1a002756:	4770      	bx	lr
1a002758:	1a004590 	.word	0x1a004590

1a00275c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00275c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00275e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002762:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002764:	4a0d      	ldr	r2, [pc, #52]	; (1a00279c <Chip_Clock_EnableCrystal+0x40>)
1a002766:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002768:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00276c:	6992      	ldr	r2, [r2, #24]
1a00276e:	428a      	cmp	r2, r1
1a002770:	d001      	beq.n	1a002776 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002772:	4a0a      	ldr	r2, [pc, #40]	; (1a00279c <Chip_Clock_EnableCrystal+0x40>)
1a002774:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002776:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00277a:	4a09      	ldr	r2, [pc, #36]	; (1a0027a0 <Chip_Clock_EnableCrystal+0x44>)
1a00277c:	6811      	ldr	r1, [r2, #0]
1a00277e:	4a09      	ldr	r2, [pc, #36]	; (1a0027a4 <Chip_Clock_EnableCrystal+0x48>)
1a002780:	4291      	cmp	r1, r2
1a002782:	d901      	bls.n	1a002788 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002784:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002788:	4a04      	ldr	r2, [pc, #16]	; (1a00279c <Chip_Clock_EnableCrystal+0x40>)
1a00278a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a00278c:	9b01      	ldr	r3, [sp, #4]
1a00278e:	1e5a      	subs	r2, r3, #1
1a002790:	9201      	str	r2, [sp, #4]
1a002792:	2b00      	cmp	r3, #0
1a002794:	d1fa      	bne.n	1a00278c <Chip_Clock_EnableCrystal+0x30>
}
1a002796:	b002      	add	sp, #8
1a002798:	4770      	bx	lr
1a00279a:	bf00      	nop
1a00279c:	40050000 	.word	0x40050000
1a0027a0:	1a0044fc 	.word	0x1a0044fc
1a0027a4:	01312cff 	.word	0x01312cff

1a0027a8 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0027a8:	3012      	adds	r0, #18
1a0027aa:	4b05      	ldr	r3, [pc, #20]	; (1a0027c0 <Chip_Clock_GetDividerSource+0x18>)
1a0027ac:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0027b0:	f010 0f01 	tst.w	r0, #1
1a0027b4:	d102      	bne.n	1a0027bc <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0027b6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0027ba:	4770      	bx	lr
		return CLKINPUT_PD;
1a0027bc:	2011      	movs	r0, #17
}
1a0027be:	4770      	bx	lr
1a0027c0:	40050000 	.word	0x40050000

1a0027c4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0027c4:	f100 0212 	add.w	r2, r0, #18
1a0027c8:	4b03      	ldr	r3, [pc, #12]	; (1a0027d8 <Chip_Clock_GetDividerDivisor+0x14>)
1a0027ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0027ce:	4b03      	ldr	r3, [pc, #12]	; (1a0027dc <Chip_Clock_GetDividerDivisor+0x18>)
1a0027d0:	5c18      	ldrb	r0, [r3, r0]
}
1a0027d2:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0027d6:	4770      	bx	lr
1a0027d8:	40050000 	.word	0x40050000
1a0027dc:	1a004588 	.word	0x1a004588

1a0027e0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0027e0:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0027e2:	2810      	cmp	r0, #16
1a0027e4:	d80a      	bhi.n	1a0027fc <Chip_Clock_GetClockInputHz+0x1c>
1a0027e6:	e8df f000 	tbb	[pc, r0]
1a0027ea:	0b44      	.short	0x0b44
1a0027ec:	0921180d 	.word	0x0921180d
1a0027f0:	2d2a2724 	.word	0x2d2a2724
1a0027f4:	34300909 	.word	0x34300909
1a0027f8:	3c38      	.short	0x3c38
1a0027fa:	40          	.byte	0x40
1a0027fb:	00          	.byte	0x00
	uint32_t rate = 0;
1a0027fc:	2000      	movs	r0, #0
	default:
		break;
	}

	return rate;
}
1a0027fe:	bd08      	pop	{r3, pc}
		rate = CGU_IRC_FREQ;
1a002800:	481e      	ldr	r0, [pc, #120]	; (1a00287c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002802:	e7fc      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002804:	4b1e      	ldr	r3, [pc, #120]	; (1a002880 <Chip_Clock_GetClockInputHz+0xa0>)
1a002806:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00280a:	f003 0307 	and.w	r3, r3, #7
1a00280e:	2b04      	cmp	r3, #4
1a002810:	d001      	beq.n	1a002816 <Chip_Clock_GetClockInputHz+0x36>
			rate = 25000000;
1a002812:	481c      	ldr	r0, [pc, #112]	; (1a002884 <Chip_Clock_GetClockInputHz+0xa4>)
1a002814:	e7f3      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
	uint32_t rate = 0;
1a002816:	2000      	movs	r0, #0
1a002818:	e7f1      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00281a:	4b19      	ldr	r3, [pc, #100]	; (1a002880 <Chip_Clock_GetClockInputHz+0xa0>)
1a00281c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002820:	f003 0307 	and.w	r3, r3, #7
1a002824:	2b04      	cmp	r3, #4
1a002826:	d027      	beq.n	1a002878 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002828:	4816      	ldr	r0, [pc, #88]	; (1a002884 <Chip_Clock_GetClockInputHz+0xa4>)
1a00282a:	e7e8      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = ExtRateIn;
1a00282c:	4b16      	ldr	r3, [pc, #88]	; (1a002888 <Chip_Clock_GetClockInputHz+0xa8>)
1a00282e:	6818      	ldr	r0, [r3, #0]
		break;
1a002830:	e7e5      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = OscRateIn;
1a002832:	4b16      	ldr	r3, [pc, #88]	; (1a00288c <Chip_Clock_GetClockInputHz+0xac>)
1a002834:	6818      	ldr	r0, [r3, #0]
		break;
1a002836:	e7e2      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002838:	4b15      	ldr	r3, [pc, #84]	; (1a002890 <Chip_Clock_GetClockInputHz+0xb0>)
1a00283a:	6818      	ldr	r0, [r3, #0]
		break;
1a00283c:	e7df      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00283e:	4b14      	ldr	r3, [pc, #80]	; (1a002890 <Chip_Clock_GetClockInputHz+0xb0>)
1a002840:	6858      	ldr	r0, [r3, #4]
		break;
1a002842:	e7dc      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetMainPLLHz();
1a002844:	f000 f868 	bl	1a002918 <Chip_Clock_GetMainPLLHz>
		break;
1a002848:	e7d9      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00284a:	2100      	movs	r1, #0
1a00284c:	f000 f898 	bl	1a002980 <Chip_Clock_GetDivRate>
		break;
1a002850:	e7d5      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002852:	2101      	movs	r1, #1
1a002854:	f000 f894 	bl	1a002980 <Chip_Clock_GetDivRate>
		break;
1a002858:	e7d1      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00285a:	2102      	movs	r1, #2
1a00285c:	f000 f890 	bl	1a002980 <Chip_Clock_GetDivRate>
		break;
1a002860:	e7cd      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002862:	2103      	movs	r1, #3
1a002864:	f000 f88c 	bl	1a002980 <Chip_Clock_GetDivRate>
		break;
1a002868:	e7c9      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00286a:	2104      	movs	r1, #4
1a00286c:	f000 f888 	bl	1a002980 <Chip_Clock_GetDivRate>
		break;
1a002870:	e7c5      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
		rate = CRYSTAL_32K_FREQ_IN;
1a002872:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a002876:	e7c2      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
			rate = 50000000; /* RMII uses 50 MHz */
1a002878:	4806      	ldr	r0, [pc, #24]	; (1a002894 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00287a:	e7c0      	b.n	1a0027fe <Chip_Clock_GetClockInputHz+0x1e>
1a00287c:	00b71b00 	.word	0x00b71b00
1a002880:	40043000 	.word	0x40043000
1a002884:	017d7840 	.word	0x017d7840
1a002888:	1a0044d0 	.word	0x1a0044d0
1a00288c:	1a0044fc 	.word	0x1a0044fc
1a002890:	10002ae8 	.word	0x10002ae8
1a002894:	02faf080 	.word	0x02faf080

1a002898 <Chip_Clock_CalcMainPLLValue>:
{
1a002898:	b538      	push	{r3, r4, r5, lr}
1a00289a:	4605      	mov	r5, r0
1a00289c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00289e:	7908      	ldrb	r0, [r1, #4]
1a0028a0:	f7ff ff9e 	bl	1a0027e0 <Chip_Clock_GetClockInputHz>
1a0028a4:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0028a6:	4b19      	ldr	r3, [pc, #100]	; (1a00290c <Chip_Clock_CalcMainPLLValue+0x74>)
1a0028a8:	442b      	add	r3, r5
1a0028aa:	4a19      	ldr	r2, [pc, #100]	; (1a002910 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0028ac:	4293      	cmp	r3, r2
1a0028ae:	d821      	bhi.n	1a0028f4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0028b0:	b318      	cbz	r0, 1a0028fa <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0028b2:	2380      	movs	r3, #128	; 0x80
1a0028b4:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0028b6:	2300      	movs	r3, #0
1a0028b8:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0028ba:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a0028bc:	fbb5 f3f0 	udiv	r3, r5, r0
1a0028c0:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0028c2:	4a14      	ldr	r2, [pc, #80]	; (1a002914 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0028c4:	4295      	cmp	r5, r2
1a0028c6:	d903      	bls.n	1a0028d0 <Chip_Clock_CalcMainPLLValue+0x38>
1a0028c8:	fb03 f000 	mul.w	r0, r3, r0
1a0028cc:	42a8      	cmp	r0, r5
1a0028ce:	d007      	beq.n	1a0028e0 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0028d0:	4621      	mov	r1, r4
1a0028d2:	4628      	mov	r0, r5
1a0028d4:	f7ff fe98 	bl	1a002608 <pll_get_frac>
		if (!ppll->nsel) {
1a0028d8:	68a3      	ldr	r3, [r4, #8]
1a0028da:	b18b      	cbz	r3, 1a002900 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0028dc:	3b01      	subs	r3, #1
1a0028de:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0028e0:	6923      	ldr	r3, [r4, #16]
1a0028e2:	b183      	cbz	r3, 1a002906 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0028e4:	68e2      	ldr	r2, [r4, #12]
1a0028e6:	b10a      	cbz	r2, 1a0028ec <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0028e8:	3a01      	subs	r2, #1
1a0028ea:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0028ec:	3b01      	subs	r3, #1
1a0028ee:	6123      	str	r3, [r4, #16]
	return 0;
1a0028f0:	2000      	movs	r0, #0
}
1a0028f2:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0028f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0028f8:	e7fb      	b.n	1a0028f2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0028fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0028fe:	e7f8      	b.n	1a0028f2 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002904:	e7f5      	b.n	1a0028f2 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002906:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00290a:	e7f2      	b.n	1a0028f2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00290c:	ff6b3a10 	.word	0xff6b3a10
1a002910:	0b940510 	.word	0x0b940510
1a002914:	094c5eff 	.word	0x094c5eff

1a002918 <Chip_Clock_GetMainPLLHz>:
{
1a002918:	b570      	push	{r4, r5, r6, lr}
1a00291a:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a00291c:	4d16      	ldr	r5, [pc, #88]	; (1a002978 <Chip_Clock_GetMainPLLHz+0x60>)
1a00291e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002920:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002924:	f7ff ff5c 	bl	1a0027e0 <Chip_Clock_GetClockInputHz>
1a002928:	4606      	mov	r6, r0
	const uint8_t ptab[] = {1, 2, 4, 8};
1a00292a:	4a14      	ldr	r2, [pc, #80]	; (1a00297c <Chip_Clock_GetMainPLLHz+0x64>)
1a00292c:	9201      	str	r2, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00292e:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a002930:	f010 0001 	ands.w	r0, r0, #1
1a002934:	d01d      	beq.n	1a002972 <Chip_Clock_GetMainPLLHz+0x5a>
	msel = (PLLReg >> 16) & 0xFF;
1a002936:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00293a:	f3c4 3101 	ubfx	r1, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00293e:	f3c4 2501 	ubfx	r5, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002942:	f3c4 1080 	ubfx	r0, r4, #6, #1
	m = msel + 1;
1a002946:	3201      	adds	r2, #1
	n = nsel + 1;
1a002948:	3101      	adds	r1, #1
	p = ptab[psel];
1a00294a:	ab02      	add	r3, sp, #8
1a00294c:	441d      	add	r5, r3
1a00294e:	f815 3c04 	ldrb.w	r3, [r5, #-4]
	if (direct || fbsel) {
1a002952:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002956:	d108      	bne.n	1a00296a <Chip_Clock_GetMainPLLHz+0x52>
1a002958:	b938      	cbnz	r0, 1a00296a <Chip_Clock_GetMainPLLHz+0x52>
	return (m / (2 * p)) * (freq / n);
1a00295a:	0058      	lsls	r0, r3, #1
1a00295c:	fbb2 f2f0 	udiv	r2, r2, r0
1a002960:	fbb6 f0f1 	udiv	r0, r6, r1
1a002964:	fb00 f002 	mul.w	r0, r0, r2
1a002968:	e003      	b.n	1a002972 <Chip_Clock_GetMainPLLHz+0x5a>
		return m * (freq / n);
1a00296a:	fbb6 f0f1 	udiv	r0, r6, r1
1a00296e:	fb02 f000 	mul.w	r0, r2, r0
}
1a002972:	b002      	add	sp, #8
1a002974:	bd70      	pop	{r4, r5, r6, pc}
1a002976:	bf00      	nop
1a002978:	40050000 	.word	0x40050000
1a00297c:	08040201 	.word	0x08040201

1a002980 <Chip_Clock_GetDivRate>:
{
1a002980:	b538      	push	{r3, r4, r5, lr}
1a002982:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002984:	4608      	mov	r0, r1
1a002986:	f7ff ff0f 	bl	1a0027a8 <Chip_Clock_GetDividerSource>
1a00298a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00298c:	4620      	mov	r0, r4
1a00298e:	f7ff ff19 	bl	1a0027c4 <Chip_Clock_GetDividerDivisor>
1a002992:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002994:	4628      	mov	r0, r5
1a002996:	f7ff ff23 	bl	1a0027e0 <Chip_Clock_GetClockInputHz>
1a00299a:	3401      	adds	r4, #1
}
1a00299c:	fbb0 f0f4 	udiv	r0, r0, r4
1a0029a0:	bd38      	pop	{r3, r4, r5, pc}
1a0029a2:	Address 0x000000001a0029a2 is out of bounds.


1a0029a4 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0029a4:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0029a6:	f100 0416 	add.w	r4, r0, #22
1a0029aa:	00a4      	lsls	r4, r4, #2
1a0029ac:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0029b0:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0029b4:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a0029b6:	281b      	cmp	r0, #27
1a0029b8:	d813      	bhi.n	1a0029e2 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a0029ba:	2911      	cmp	r1, #17
1a0029bc:	d01a      	beq.n	1a0029f4 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0029be:	4d0e      	ldr	r5, [pc, #56]	; (1a0029f8 <Chip_Clock_SetBaseClock+0x54>)
1a0029c0:	4025      	ands	r5, r4

			if (autoblocken) {
1a0029c2:	b10a      	cbz	r2, 1a0029c8 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0029c4:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a0029c8:	b10b      	cbz	r3, 1a0029ce <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0029ca:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0029ce:	ea45 6101 	orr.w	r1, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0029d2:	3016      	adds	r0, #22
1a0029d4:	0080      	lsls	r0, r0, #2
1a0029d6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0029da:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0029de:	6041      	str	r1, [r0, #4]
1a0029e0:	e008      	b.n	1a0029f4 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0029e2:	f044 0401 	orr.w	r4, r4, #1
1a0029e6:	3016      	adds	r0, #22
1a0029e8:	0080      	lsls	r0, r0, #2
1a0029ea:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0029ee:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0029f2:	6044      	str	r4, [r0, #4]
	}
}
1a0029f4:	bc30      	pop	{r4, r5}
1a0029f6:	4770      	bx	lr
1a0029f8:	e0fff7fe 	.word	0xe0fff7fe

1a0029fc <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0029fc:	281b      	cmp	r0, #27
1a0029fe:	d80d      	bhi.n	1a002a1c <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002a00:	f100 0316 	add.w	r3, r0, #22
1a002a04:	009b      	lsls	r3, r3, #2
1a002a06:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a002a0a:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
1a002a0e:	6858      	ldr	r0, [r3, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002a10:	f010 0f01 	tst.w	r0, #1
1a002a14:	d104      	bne.n	1a002a20 <Chip_Clock_GetBaseClock+0x24>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002a16:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002a1a:	4770      	bx	lr
		return CLKINPUT_PD;
1a002a1c:	2011      	movs	r0, #17
1a002a1e:	4770      	bx	lr
		return CLKINPUT_PD;
1a002a20:	2011      	movs	r0, #17
}
1a002a22:	4770      	bx	lr

1a002a24 <Chip_Clock_GetBaseClocktHz>:
{
1a002a24:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002a26:	f7ff ffe9 	bl	1a0029fc <Chip_Clock_GetBaseClock>
1a002a2a:	f7ff fed9 	bl	1a0027e0 <Chip_Clock_GetClockInputHz>
}
1a002a2e:	bd08      	pop	{r3, pc}

1a002a30 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002a30:	b971      	cbnz	r1, 1a002a50 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a002a32:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002a34:	b10a      	cbz	r2, 1a002a3a <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002a36:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002a3a:	2b02      	cmp	r3, #2
1a002a3c:	d00a      	beq.n	1a002a54 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002a3e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002a42:	d30a      	bcc.n	1a002a5a <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002a44:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002a48:	4b06      	ldr	r3, [pc, #24]	; (1a002a64 <Chip_Clock_EnableOpts+0x34>)
1a002a4a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002a4e:	4770      	bx	lr
		reg |= (1 << 1);
1a002a50:	2103      	movs	r1, #3
1a002a52:	e7ef      	b.n	1a002a34 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002a54:	f041 0120 	orr.w	r1, r1, #32
1a002a58:	e7f1      	b.n	1a002a3e <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002a5a:	3020      	adds	r0, #32
1a002a5c:	4b02      	ldr	r3, [pc, #8]	; (1a002a68 <Chip_Clock_EnableOpts+0x38>)
1a002a5e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002a62:	4770      	bx	lr
1a002a64:	40052000 	.word	0x40052000
1a002a68:	40051000 	.word	0x40051000

1a002a6c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002a6c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002a70:	d309      	bcc.n	1a002a86 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002a72:	4a09      	ldr	r2, [pc, #36]	; (1a002a98 <Chip_Clock_Enable+0x2c>)
1a002a74:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002a78:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002a7c:	f043 0301 	orr.w	r3, r3, #1
1a002a80:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002a84:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002a86:	4a05      	ldr	r2, [pc, #20]	; (1a002a9c <Chip_Clock_Enable+0x30>)
1a002a88:	3020      	adds	r0, #32
1a002a8a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002a8e:	f043 0301 	orr.w	r3, r3, #1
1a002a92:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002a96:	4770      	bx	lr
1a002a98:	40052000 	.word	0x40052000
1a002a9c:	40051000 	.word	0x40051000

1a002aa0 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002aa0:	b510      	push	{r4, lr}
1a002aa2:	4603      	mov	r3, r0
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002aa4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002aa8:	d308      	bcc.n	1a002abc <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002aaa:	f5a0 7291 	sub.w	r2, r0, #290	; 0x122
1a002aae:	490d      	ldr	r1, [pc, #52]	; (1a002ae4 <Chip_Clock_GetRate+0x44>)
1a002ab0:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002ab4:	f014 0001 	ands.w	r0, r4, #1
1a002ab8:	d106      	bne.n	1a002ac8 <Chip_Clock_GetRate+0x28>
	else {
		rate = 0;
	}

	return rate;
}
1a002aba:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002abc:	f100 0220 	add.w	r2, r0, #32
1a002ac0:	4909      	ldr	r1, [pc, #36]	; (1a002ae8 <Chip_Clock_GetRate+0x48>)
1a002ac2:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
1a002ac6:	e7f5      	b.n	1a002ab4 <Chip_Clock_GetRate+0x14>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002ac8:	4618      	mov	r0, r3
1a002aca:	f7ff fe23 	bl	1a002714 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002ace:	f7ff ffa9 	bl	1a002a24 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002ad2:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a002ad6:	d103      	bne.n	1a002ae0 <Chip_Clock_GetRate+0x40>
			div = 1;
1a002ad8:	2301      	movs	r3, #1
		rate = rate / div;
1a002ada:	fbb0 f0f3 	udiv	r0, r0, r3
	return rate;
1a002ade:	e7ec      	b.n	1a002aba <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a002ae0:	2302      	movs	r3, #2
1a002ae2:	e7fa      	b.n	1a002ada <Chip_Clock_GetRate+0x3a>
1a002ae4:	40052000 	.word	0x40052000
1a002ae8:	40051000 	.word	0x40051000

1a002aec <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002aec:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002aee:	2069      	movs	r0, #105	; 0x69
1a002af0:	f7ff ffd6 	bl	1a002aa0 <Chip_Clock_GetRate>
1a002af4:	4b01      	ldr	r3, [pc, #4]	; (1a002afc <SystemCoreClockUpdate+0x10>)
1a002af6:	6018      	str	r0, [r3, #0]
}
1a002af8:	bd08      	pop	{r3, pc}
1a002afa:	bf00      	nop
1a002afc:	10002b3c 	.word	0x10002b3c

1a002b00 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002b00:	b570      	push	{r4, r5, r6, lr}
1a002b02:	b08a      	sub	sp, #40	; 0x28
1a002b04:	4605      	mov	r5, r0
1a002b06:	460e      	mov	r6, r1
1a002b08:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002b0a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002b0e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002b10:	2806      	cmp	r0, #6
1a002b12:	d018      	beq.n	1a002b46 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a002b14:	2300      	movs	r3, #0
1a002b16:	2201      	movs	r2, #1
1a002b18:	4629      	mov	r1, r5
1a002b1a:	2004      	movs	r0, #4
1a002b1c:	f7ff ff42 	bl	1a0029a4 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002b20:	4a4a      	ldr	r2, [pc, #296]	; (1a002c4c <Chip_SetupCoreClock+0x14c>)
1a002b22:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a002b24:	f043 0301 	orr.w	r3, r3, #1
1a002b28:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002b2a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002b2e:	a901      	add	r1, sp, #4
1a002b30:	4630      	mov	r0, r6
1a002b32:	f7ff feb1 	bl	1a002898 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a002b36:	4b46      	ldr	r3, [pc, #280]	; (1a002c50 <Chip_SetupCoreClock+0x150>)
1a002b38:	429e      	cmp	r6, r3
1a002b3a:	d916      	bls.n	1a002b6a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002b3c:	9b01      	ldr	r3, [sp, #4]
1a002b3e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002b42:	d003      	beq.n	1a002b4c <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a002b44:	e7fe      	b.n	1a002b44 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a002b46:	f7ff fe09 	bl	1a00275c <Chip_Clock_EnableCrystal>
1a002b4a:	e7e3      	b.n	1a002b14 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a002b4c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002b50:	d005      	beq.n	1a002b5e <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a002b52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002b56:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002b58:	2500      	movs	r5, #0
			direct = 1;
1a002b5a:	2601      	movs	r6, #1
1a002b5c:	e007      	b.n	1a002b6e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002b5e:	9b04      	ldr	r3, [sp, #16]
1a002b60:	3301      	adds	r3, #1
1a002b62:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002b64:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002b66:	2600      	movs	r6, #0
1a002b68:	e001      	b.n	1a002b6e <Chip_SetupCoreClock+0x6e>
1a002b6a:	2500      	movs	r5, #0
1a002b6c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002b6e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002b72:	9b01      	ldr	r3, [sp, #4]
1a002b74:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002b78:	9a05      	ldr	r2, [sp, #20]
1a002b7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002b7e:	9a03      	ldr	r2, [sp, #12]
1a002b80:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002b84:	9a04      	ldr	r2, [sp, #16]
1a002b86:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002b8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002b8e:	4a2f      	ldr	r2, [pc, #188]	; (1a002c4c <Chip_SetupCoreClock+0x14c>)
1a002b90:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002b92:	4b2e      	ldr	r3, [pc, #184]	; (1a002c4c <Chip_SetupCoreClock+0x14c>)
1a002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002b96:	f013 0f01 	tst.w	r3, #1
1a002b9a:	d0fa      	beq.n	1a002b92 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002b9c:	2300      	movs	r3, #0
1a002b9e:	2201      	movs	r2, #1
1a002ba0:	2109      	movs	r1, #9
1a002ba2:	2004      	movs	r0, #4
1a002ba4:	f7ff fefe 	bl	1a0029a4 <Chip_Clock_SetBaseClock>

	if (direct) {
1a002ba8:	b306      	cbz	r6, 1a002bec <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002baa:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002bae:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002bb2:	1e5a      	subs	r2, r3, #1
1a002bb4:	9209      	str	r2, [sp, #36]	; 0x24
1a002bb6:	2b00      	cmp	r3, #0
1a002bb8:	d1fa      	bne.n	1a002bb0 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002bba:	9b01      	ldr	r3, [sp, #4]
1a002bbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002bc0:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002bc2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002bc6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002bca:	9a05      	ldr	r2, [sp, #20]
1a002bcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002bd0:	9a03      	ldr	r2, [sp, #12]
1a002bd2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002bd6:	9a04      	ldr	r2, [sp, #16]
1a002bd8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002bdc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002be0:	4a1a      	ldr	r2, [pc, #104]	; (1a002c4c <Chip_SetupCoreClock+0x14c>)
1a002be2:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002be4:	2c00      	cmp	r4, #0
1a002be6:	d12e      	bne.n	1a002c46 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002be8:	b00a      	add	sp, #40	; 0x28
1a002bea:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002bec:	2d00      	cmp	r5, #0
1a002bee:	d0f9      	beq.n	1a002be4 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002bf0:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002bf4:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002bf8:	1e5a      	subs	r2, r3, #1
1a002bfa:	9209      	str	r2, [sp, #36]	; 0x24
1a002bfc:	2b00      	cmp	r3, #0
1a002bfe:	d1fa      	bne.n	1a002bf6 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002c00:	9b04      	ldr	r3, [sp, #16]
1a002c02:	1e5a      	subs	r2, r3, #1
1a002c04:	9204      	str	r2, [sp, #16]
1a002c06:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002c0a:	9b01      	ldr	r3, [sp, #4]
1a002c0c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002c10:	9905      	ldr	r1, [sp, #20]
1a002c12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002c16:	9903      	ldr	r1, [sp, #12]
1a002c18:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002c1c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002c20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002c24:	4a09      	ldr	r2, [pc, #36]	; (1a002c4c <Chip_SetupCoreClock+0x14c>)
1a002c26:	6453      	str	r3, [r2, #68]	; 0x44
}
1a002c28:	e7dc      	b.n	1a002be4 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002c2a:	480a      	ldr	r0, [pc, #40]	; (1a002c54 <Chip_SetupCoreClock+0x154>)
1a002c2c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002c30:	78cb      	ldrb	r3, [r1, #3]
1a002c32:	788a      	ldrb	r2, [r1, #2]
1a002c34:	7849      	ldrb	r1, [r1, #1]
1a002c36:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002c3a:	f7ff feb3 	bl	1a0029a4 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002c3e:	3401      	adds	r4, #1
1a002c40:	2c11      	cmp	r4, #17
1a002c42:	d9f2      	bls.n	1a002c2a <Chip_SetupCoreClock+0x12a>
1a002c44:	e7d0      	b.n	1a002be8 <Chip_SetupCoreClock+0xe8>
1a002c46:	2400      	movs	r4, #0
1a002c48:	e7fa      	b.n	1a002c40 <Chip_SetupCoreClock+0x140>
1a002c4a:	bf00      	nop
1a002c4c:	40050000 	.word	0x40050000
1a002c50:	068e7780 	.word	0x068e7780
1a002c54:	1a0045fc 	.word	0x1a0045fc

1a002c58 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a002c58:	4770      	bx	lr
1a002c5a:	Address 0x000000001a002c5a is out of bounds.


1a002c5c <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002c5c:	4b03      	ldr	r3, [pc, #12]	; (1a002c6c <Chip_SSP_GetClockIndex+0x10>)
1a002c5e:	4298      	cmp	r0, r3
1a002c60:	d001      	beq.n	1a002c66 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002c62:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002c64:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002c66:	20a5      	movs	r0, #165	; 0xa5
1a002c68:	4770      	bx	lr
1a002c6a:	bf00      	nop
1a002c6c:	400c5000 	.word	0x400c5000

1a002c70 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002c70:	4b04      	ldr	r3, [pc, #16]	; (1a002c84 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002c72:	4298      	cmp	r0, r3
1a002c74:	d002      	beq.n	1a002c7c <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002c76:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002c7a:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002c7c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002c80:	4770      	bx	lr
1a002c82:	bf00      	nop
1a002c84:	400c5000 	.word	0x400c5000

1a002c88 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002c88:	6803      	ldr	r3, [r0, #0]
1a002c8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002c8e:	0209      	lsls	r1, r1, #8
1a002c90:	b289      	uxth	r1, r1
1a002c92:	4319      	orrs	r1, r3
1a002c94:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a002c96:	6102      	str	r2, [r0, #16]
}
1a002c98:	4770      	bx	lr

1a002c9a <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002c9a:	b570      	push	{r4, r5, r6, lr}
1a002c9c:	4606      	mov	r6, r0
1a002c9e:	460c      	mov	r4, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002ca0:	f7ff ffe6 	bl	1a002c70 <Chip_SSP_GetPeriphClockIndex>
1a002ca4:	f7ff fefc 	bl	1a002aa0 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002ca8:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002caa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a002cae:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002cb0:	e000      	b.n	1a002cb4 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002cb2:	4629      	mov	r1, r5
	while (cmp_clk > bitRate) {
1a002cb4:	42a3      	cmp	r3, r4
1a002cb6:	d90b      	bls.n	1a002cd0 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002cb8:	1c4d      	adds	r5, r1, #1
1a002cba:	fb01 2302 	mla	r3, r1, r2, r2
1a002cbe:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002cc2:	429c      	cmp	r4, r3
1a002cc4:	d2f6      	bcs.n	1a002cb4 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002cc6:	2dff      	cmp	r5, #255	; 0xff
1a002cc8:	d9f3      	bls.n	1a002cb2 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002cca:	3202      	adds	r2, #2
				cr0_div = 0;
1a002ccc:	2100      	movs	r1, #0
1a002cce:	e7f1      	b.n	1a002cb4 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002cd0:	4630      	mov	r0, r6
1a002cd2:	f7ff ffd9 	bl	1a002c88 <Chip_SSP_SetClockRate>
}
1a002cd6:	bd70      	pop	{r4, r5, r6, pc}

1a002cd8 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002cd8:	b510      	push	{r4, lr}
1a002cda:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002cdc:	f7ff ffbe 	bl	1a002c5c <Chip_SSP_GetClockIndex>
1a002ce0:	f7ff fec4 	bl	1a002a6c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002ce4:	4620      	mov	r0, r4
1a002ce6:	f7ff ffc3 	bl	1a002c70 <Chip_SSP_GetPeriphClockIndex>
1a002cea:	f7ff febf 	bl	1a002a6c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002cee:	6863      	ldr	r3, [r4, #4]
1a002cf0:	f023 0304 	bic.w	r3, r3, #4
1a002cf4:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002cf6:	6823      	ldr	r3, [r4, #0]
1a002cf8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002cfc:	f043 0307 	orr.w	r3, r3, #7
1a002d00:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002d02:	4902      	ldr	r1, [pc, #8]	; (1a002d0c <Chip_SSP_Init+0x34>)
1a002d04:	4620      	mov	r0, r4
1a002d06:	f7ff ffc8 	bl	1a002c9a <Chip_SSP_SetBitRate>
}
1a002d0a:	bd10      	pop	{r4, pc}
1a002d0c:	000186a0 	.word	0x000186a0

1a002d10 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002d10:	2901      	cmp	r1, #1
1a002d12:	d109      	bne.n	1a002d28 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a002d14:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a002d18:	4b04      	ldr	r3, [pc, #16]	; (1a002d2c <Chip_I2C_EventHandler+0x1c>)
1a002d1a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a002d1e:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002d20:	7d13      	ldrb	r3, [r2, #20]
1a002d22:	b2db      	uxtb	r3, r3
1a002d24:	2b04      	cmp	r3, #4
1a002d26:	d0fb      	beq.n	1a002d20 <Chip_I2C_EventHandler+0x10>
}
1a002d28:	4770      	bx	lr
1a002d2a:	bf00      	nop
1a002d2c:	10000004 	.word	0x10000004

1a002d30 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002d30:	b570      	push	{r4, r5, r6, lr}
1a002d32:	4604      	mov	r4, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002d34:	4e07      	ldr	r6, [pc, #28]	; (1a002d54 <Chip_I2C_Init+0x24>)
1a002d36:	00c5      	lsls	r5, r0, #3
1a002d38:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a002d3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
1a002d40:	8898      	ldrh	r0, [r3, #4]
1a002d42:	f7ff fe93 	bl	1a002a6c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002d46:	1b2c      	subs	r4, r5, r4
1a002d48:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
1a002d4c:	226c      	movs	r2, #108	; 0x6c
1a002d4e:	619a      	str	r2, [r3, #24]
}
1a002d50:	bd70      	pop	{r4, r5, r6, pc}
1a002d52:	bf00      	nop
1a002d54:	10000004 	.word	0x10000004

1a002d58 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002d5c:	4604      	mov	r4, r0
1a002d5e:	4688      	mov	r8, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002d60:	4d0b      	ldr	r5, [pc, #44]	; (1a002d90 <Chip_I2C_SetClockRate+0x38>)
1a002d62:	00c6      	lsls	r6, r0, #3
1a002d64:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a002d68:	009f      	lsls	r7, r3, #2
1a002d6a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
1a002d6e:	8898      	ldrh	r0, [r3, #4]
1a002d70:	f7ff fe96 	bl	1a002aa0 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002d74:	fbb0 f1f8 	udiv	r1, r0, r8
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002d78:	59eb      	ldr	r3, [r5, r7]
1a002d7a:	084a      	lsrs	r2, r1, #1
1a002d7c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002d7e:	1b34      	subs	r4, r6, r4
1a002d80:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
1a002d84:	6918      	ldr	r0, [r3, #16]
1a002d86:	1a09      	subs	r1, r1, r0
1a002d88:	6159      	str	r1, [r3, #20]
}
1a002d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002d8e:	bf00      	nop
1a002d90:	10000004 	.word	0x10000004

1a002d94 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002d94:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002d96:	4a0b      	ldr	r2, [pc, #44]	; (1a002dc4 <SystemInit+0x30>)
1a002d98:	4b0b      	ldr	r3, [pc, #44]	; (1a002dc8 <SystemInit+0x34>)
1a002d9a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002d9c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002da0:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002da2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002da6:	2b20      	cmp	r3, #32
1a002da8:	d004      	beq.n	1a002db4 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a002daa:	f7ff fac5 	bl	1a002338 <Board_SystemInit>
   Board_Init();
1a002dae:	f7ff fa4b 	bl	1a002248 <Board_Init>
}
1a002db2:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002db4:	4a04      	ldr	r2, [pc, #16]	; (1a002dc8 <SystemInit+0x34>)
1a002db6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002dba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002dbe:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002dc2:	e7f2      	b.n	1a002daa <SystemInit+0x16>
1a002dc4:	1a000000 	.word	0x1a000000
1a002dc8:	e000ed00 	.word	0xe000ed00

1a002dcc <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a002dcc:	4b04      	ldr	r3, [pc, #16]	; (1a002de0 <cyclesCounterInit+0x14>)
1a002dce:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a002dd0:	4a04      	ldr	r2, [pc, #16]	; (1a002de4 <cyclesCounterInit+0x18>)
1a002dd2:	6813      	ldr	r3, [r2, #0]
1a002dd4:	f043 0301 	orr.w	r3, r3, #1
1a002dd8:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a002dda:	2001      	movs	r0, #1
1a002ddc:	4770      	bx	lr
1a002dde:	bf00      	nop
1a002de0:	1000003c 	.word	0x1000003c
1a002de4:	e0001000 	.word	0xe0001000

1a002de8 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a002de8:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a002dea:	4d0b      	ldr	r5, [pc, #44]	; (1a002e18 <gpioObtainPinInit+0x30>)
1a002dec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a002df0:	182c      	adds	r4, r5, r0
1a002df2:	5628      	ldrsb	r0, [r5, r0]
1a002df4:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a002df6:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a002dfa:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a002dfc:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a002e00:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a002e02:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a002e06:	9b02      	ldr	r3, [sp, #8]
1a002e08:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a002e0a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a002e0e:	9b03      	ldr	r3, [sp, #12]
1a002e10:	701a      	strb	r2, [r3, #0]
}
1a002e12:	bc30      	pop	{r4, r5}
1a002e14:	4770      	bx	lr
1a002e16:	bf00      	nop
1a002e18:	1a004644 	.word	0x1a004644

1a002e1c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a002e1c:	f110 0f02 	cmn.w	r0, #2
1a002e20:	f000 80c6 	beq.w	1a002fb0 <gpioInit+0x194>
{
1a002e24:	b570      	push	{r4, r5, r6, lr}
1a002e26:	b084      	sub	sp, #16
1a002e28:	460c      	mov	r4, r1
	  return FALSE;
   }
   if( pin == GND ){
1a002e2a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002e2e:	f000 80c1 	beq.w	1a002fb4 <gpioInit+0x198>
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002e32:	2300      	movs	r3, #0
1a002e34:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002e38:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002e3c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002e40:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002e44:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002e48:	f10d 030b 	add.w	r3, sp, #11
1a002e4c:	9301      	str	r3, [sp, #4]
1a002e4e:	ab03      	add	r3, sp, #12
1a002e50:	9300      	str	r3, [sp, #0]
1a002e52:	f10d 030d 	add.w	r3, sp, #13
1a002e56:	f10d 020e 	add.w	r2, sp, #14
1a002e5a:	f10d 010f 	add.w	r1, sp, #15
1a002e5e:	f7ff ffc3 	bl	1a002de8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a002e62:	2c05      	cmp	r4, #5
1a002e64:	f200 80a9 	bhi.w	1a002fba <gpioInit+0x19e>
1a002e68:	e8df f004 	tbb	[pc, r4]
1a002e6c:	44268008 	.word	0x44268008
1a002e70:	0362      	.short	0x0362

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a002e72:	4853      	ldr	r0, [pc, #332]	; (1a002fc0 <gpioInit+0x1a4>)
1a002e74:	f7ff fef0 	bl	1a002c58 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a002e78:	2001      	movs	r0, #1
      break;
1a002e7a:	e09c      	b.n	1a002fb6 <gpioInit+0x19a>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a002e7c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002e80:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002e84:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002e88:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002e8c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002e90:	494c      	ldr	r1, [pc, #304]	; (1a002fc4 <gpioInit+0x1a8>)
1a002e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002e96:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002e9a:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002e9e:	2001      	movs	r0, #1
1a002ea0:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a002ea4:	4c46      	ldr	r4, [pc, #280]	; (1a002fc0 <gpioInit+0x1a4>)
1a002ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002eaa:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002eae:	ea22 0201 	bic.w	r2, r2, r1
1a002eb2:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002eb6:	e07e      	b.n	1a002fb6 <gpioInit+0x19a>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a002eb8:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002ebc:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002ec0:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002ec4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a002ec8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002ecc:	493d      	ldr	r1, [pc, #244]	; (1a002fc4 <gpioInit+0x1a8>)
1a002ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002ed2:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002ed6:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002eda:	2001      	movs	r0, #1
1a002edc:	fa00 f102 	lsl.w	r1, r0, r2
1a002ee0:	4c37      	ldr	r4, [pc, #220]	; (1a002fc0 <gpioInit+0x1a4>)
1a002ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002ee6:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002eea:	ea22 0201 	bic.w	r2, r2, r1
1a002eee:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002ef2:	e060      	b.n	1a002fb6 <gpioInit+0x19a>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a002ef4:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002ef8:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002efc:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002f00:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a002f04:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002f08:	492e      	ldr	r1, [pc, #184]	; (1a002fc4 <gpioInit+0x1a8>)
1a002f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002f0e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002f12:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002f16:	2001      	movs	r0, #1
1a002f18:	fa00 f102 	lsl.w	r1, r0, r2
1a002f1c:	4c28      	ldr	r4, [pc, #160]	; (1a002fc0 <gpioInit+0x1a4>)
1a002f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002f22:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002f26:	ea22 0201 	bic.w	r2, r2, r1
1a002f2a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002f2e:	e042      	b.n	1a002fb6 <gpioInit+0x19a>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a002f30:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002f34:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002f38:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002f3c:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a002f40:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002f44:	491f      	ldr	r1, [pc, #124]	; (1a002fc4 <gpioInit+0x1a8>)
1a002f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002f4a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002f4e:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002f52:	2001      	movs	r0, #1
1a002f54:	fa00 f102 	lsl.w	r1, r0, r2
1a002f58:	4c19      	ldr	r4, [pc, #100]	; (1a002fc0 <gpioInit+0x1a4>)
1a002f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002f5e:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002f62:	ea22 0201 	bic.w	r2, r2, r1
1a002f66:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002f6a:	e024      	b.n	1a002fb6 <gpioInit+0x19a>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a002f6c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002f70:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002f74:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002f78:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002f7c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002f80:	4910      	ldr	r1, [pc, #64]	; (1a002fc4 <gpioInit+0x1a8>)
1a002f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a002f86:	f89d 000c 	ldrb.w	r0, [sp, #12]
1a002f8a:	f99d 100b 	ldrsb.w	r1, [sp, #11]
1a002f8e:	2201      	movs	r2, #1
1a002f90:	408a      	lsls	r2, r1
		pGPIO->DIR[portNum] |= bitValue;
1a002f92:	4b0b      	ldr	r3, [pc, #44]	; (1a002fc0 <gpioInit+0x1a4>)
1a002f94:	f500 6500 	add.w	r5, r0, #2048	; 0x800
1a002f98:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a002f9c:	4332      	orrs	r2, r6
1a002f9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a002fa2:	b2c9      	uxtb	r1, r1
	pGPIO->B[port][pin] = setting;
1a002fa4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002fa8:	2200      	movs	r2, #0
1a002faa:	545a      	strb	r2, [r3, r1]
   bool_t ret_val     = 1;
1a002fac:	4620      	mov	r0, r4
}
1a002fae:	e002      	b.n	1a002fb6 <gpioInit+0x19a>
	  return FALSE;
1a002fb0:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a002fb2:	4770      	bx	lr
	  return FALSE;
1a002fb4:	2000      	movs	r0, #0
}
1a002fb6:	b004      	add	sp, #16
1a002fb8:	bd70      	pop	{r4, r5, r6, pc}
   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002fba:	2000      	movs	r0, #0
1a002fbc:	e7fb      	b.n	1a002fb6 <gpioInit+0x19a>
1a002fbe:	bf00      	nop
1a002fc0:	400f4000 	.word	0x400f4000
1a002fc4:	40086000 	.word	0x40086000

1a002fc8 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a002fc8:	f110 0f02 	cmn.w	r0, #2
1a002fcc:	d02d      	beq.n	1a00302a <gpioWrite+0x62>
{
1a002fce:	b510      	push	{r4, lr}
1a002fd0:	b084      	sub	sp, #16
1a002fd2:	460c      	mov	r4, r1
	  return FALSE;
   }
   if( pin == GND ){
1a002fd4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002fd8:	d029      	beq.n	1a00302e <gpioWrite+0x66>
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002fda:	2300      	movs	r3, #0
1a002fdc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002fe0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002fe4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002fe8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002fec:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002ff0:	f10d 030b 	add.w	r3, sp, #11
1a002ff4:	9301      	str	r3, [sp, #4]
1a002ff6:	ab03      	add	r3, sp, #12
1a002ff8:	9300      	str	r3, [sp, #0]
1a002ffa:	f10d 030d 	add.w	r3, sp, #13
1a002ffe:	f10d 020e 	add.w	r2, sp, #14
1a003002:	f10d 010f 	add.w	r1, sp, #15
1a003006:	f7ff feef 	bl	1a002de8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00300a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00300e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a003012:	1e21      	subs	r1, r4, #0
1a003014:	bf18      	it	ne
1a003016:	2101      	movne	r1, #1
	pGPIO->B[port][pin] = setting;
1a003018:	015b      	lsls	r3, r3, #5
1a00301a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00301e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003022:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a003024:	2001      	movs	r0, #1
}
1a003026:	b004      	add	sp, #16
1a003028:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00302a:	2000      	movs	r0, #0
}
1a00302c:	4770      	bx	lr
	  return FALSE;
1a00302e:	2000      	movs	r0, #0
1a003030:	e7f9      	b.n	1a003026 <gpioWrite+0x5e>

1a003032 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a003032:	f110 0f02 	cmn.w	r0, #2
1a003036:	d02c      	beq.n	1a003092 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a003038:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00303c:	d02b      	beq.n	1a003096 <gpioRead+0x64>
{
1a00303e:	b500      	push	{lr}
1a003040:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003042:	2300      	movs	r3, #0
1a003044:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003048:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00304c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003050:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003054:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003058:	f10d 030b 	add.w	r3, sp, #11
1a00305c:	9301      	str	r3, [sp, #4]
1a00305e:	ab03      	add	r3, sp, #12
1a003060:	9300      	str	r3, [sp, #0]
1a003062:	f10d 030d 	add.w	r3, sp, #13
1a003066:	f10d 020e 	add.w	r2, sp, #14
1a00306a:	f10d 010f 	add.w	r1, sp, #15
1a00306e:	f7ff febb 	bl	1a002de8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a003072:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a003076:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a00307a:	015b      	lsls	r3, r3, #5
1a00307c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003080:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003084:	5c98      	ldrb	r0, [r3, r2]
1a003086:	3800      	subs	r0, #0
1a003088:	bf18      	it	ne
1a00308a:	2001      	movne	r0, #1

   return ret_val;
}
1a00308c:	b005      	add	sp, #20
1a00308e:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a003092:	2001      	movs	r0, #1
1a003094:	4770      	bx	lr
      return FALSE;
1a003096:	2000      	movs	r0, #0
}
1a003098:	4770      	bx	lr

1a00309a <gpioToggle>:
{
1a00309a:	b510      	push	{r4, lr}
1a00309c:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a00309e:	f7ff ffc8 	bl	1a003032 <gpioRead>
1a0030a2:	fab0 f180 	clz	r1, r0
1a0030a6:	0949      	lsrs	r1, r1, #5
1a0030a8:	4620      	mov	r0, r4
1a0030aa:	f7ff ff8d 	bl	1a002fc8 <gpioWrite>
}
1a0030ae:	bd10      	pop	{r4, pc}

1a0030b0 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a0030b0:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a0030b2:	4b04      	ldr	r3, [pc, #16]	; (1a0030c4 <USB0_IRQHandler+0x14>)
1a0030b4:	681b      	ldr	r3, [r3, #0]
1a0030b6:	681b      	ldr	r3, [r3, #0]
1a0030b8:	68db      	ldr	r3, [r3, #12]
1a0030ba:	4a03      	ldr	r2, [pc, #12]	; (1a0030c8 <USB0_IRQHandler+0x18>)
1a0030bc:	6810      	ldr	r0, [r2, #0]
1a0030be:	4798      	blx	r3
}
1a0030c0:	bd08      	pop	{r3, pc}
1a0030c2:	bf00      	nop
1a0030c4:	10002b40 	.word	0x10002b40
1a0030c8:	10002af0 	.word	0x10002af0

1a0030cc <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0030cc:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0030ce:	f7ff fd0d 	bl	1a002aec <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0030d2:	4b18      	ldr	r3, [pc, #96]	; (1a003134 <boardInit+0x68>)
1a0030d4:	6818      	ldr	r0, [r3, #0]
1a0030d6:	f7ff fe79 	bl	1a002dcc <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0030da:	2105      	movs	r1, #5
1a0030dc:	2000      	movs	r0, #0
1a0030de:	f7ff fe9d 	bl	1a002e1c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0030e2:	2100      	movs	r1, #0
1a0030e4:	2024      	movs	r0, #36	; 0x24
1a0030e6:	f7ff fe99 	bl	1a002e1c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0030ea:	2100      	movs	r1, #0
1a0030ec:	2025      	movs	r0, #37	; 0x25
1a0030ee:	f7ff fe95 	bl	1a002e1c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0030f2:	2100      	movs	r1, #0
1a0030f4:	2026      	movs	r0, #38	; 0x26
1a0030f6:	f7ff fe91 	bl	1a002e1c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0030fa:	2100      	movs	r1, #0
1a0030fc:	2027      	movs	r0, #39	; 0x27
1a0030fe:	f7ff fe8d 	bl	1a002e1c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a003102:	2101      	movs	r1, #1
1a003104:	2028      	movs	r0, #40	; 0x28
1a003106:	f7ff fe89 	bl	1a002e1c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a00310a:	2101      	movs	r1, #1
1a00310c:	2029      	movs	r0, #41	; 0x29
1a00310e:	f7ff fe85 	bl	1a002e1c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a003112:	2101      	movs	r1, #1
1a003114:	202a      	movs	r0, #42	; 0x2a
1a003116:	f7ff fe81 	bl	1a002e1c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a00311a:	2101      	movs	r1, #1
1a00311c:	202b      	movs	r0, #43	; 0x2b
1a00311e:	f7ff fe7d 	bl	1a002e1c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a003122:	2101      	movs	r1, #1
1a003124:	202c      	movs	r0, #44	; 0x2c
1a003126:	f7ff fe79 	bl	1a002e1c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a00312a:	2101      	movs	r1, #1
1a00312c:	202d      	movs	r0, #45	; 0x2d
1a00312e:	f7ff fe75 	bl	1a002e1c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a003132:	bd08      	pop	{r3, pc}
1a003134:	10002b3c 	.word	0x10002b3c

1a003138 <__aeabi_uldivmod>:
1a003138:	b953      	cbnz	r3, 1a003150 <__aeabi_uldivmod+0x18>
1a00313a:	b94a      	cbnz	r2, 1a003150 <__aeabi_uldivmod+0x18>
1a00313c:	2900      	cmp	r1, #0
1a00313e:	bf08      	it	eq
1a003140:	2800      	cmpeq	r0, #0
1a003142:	bf1c      	itt	ne
1a003144:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a003148:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a00314c:	f000 b962 	b.w	1a003414 <__aeabi_idiv0>
1a003150:	f1ad 0c08 	sub.w	ip, sp, #8
1a003154:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a003158:	f000 f806 	bl	1a003168 <__udivmoddi4>
1a00315c:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003160:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003164:	b004      	add	sp, #16
1a003166:	4770      	bx	lr

1a003168 <__udivmoddi4>:
1a003168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00316c:	9e09      	ldr	r6, [sp, #36]	; 0x24
1a00316e:	468a      	mov	sl, r1
1a003170:	468e      	mov	lr, r1
1a003172:	4615      	mov	r5, r2
1a003174:	4604      	mov	r4, r0
1a003176:	4619      	mov	r1, r3
1a003178:	2b00      	cmp	r3, #0
1a00317a:	f040 80ca 	bne.w	1a003312 <__udivmoddi4+0x1aa>
1a00317e:	4552      	cmp	r2, sl
1a003180:	fab2 f782 	clz	r7, r2
1a003184:	d947      	bls.n	1a003216 <__udivmoddi4+0xae>
1a003186:	b14f      	cbz	r7, 1a00319c <__udivmoddi4+0x34>
1a003188:	f1c7 0820 	rsb	r8, r7, #32
1a00318c:	fa0a f307 	lsl.w	r3, sl, r7
1a003190:	fa20 f808 	lsr.w	r8, r0, r8
1a003194:	40bd      	lsls	r5, r7
1a003196:	ea48 0e03 	orr.w	lr, r8, r3
1a00319a:	40bc      	lsls	r4, r7
1a00319c:	ea4f 4915 	mov.w	r9, r5, lsr #16
1a0031a0:	fa1f f885 	uxth.w	r8, r5
1a0031a4:	fbbe fbf9 	udiv	fp, lr, r9
1a0031a8:	0c22      	lsrs	r2, r4, #16
1a0031aa:	fb09 e31b 	mls	r3, r9, fp, lr
1a0031ae:	fb0b fc08 	mul.w	ip, fp, r8
1a0031b2:	ea42 4a03 	orr.w	sl, r2, r3, lsl #16
1a0031b6:	45d4      	cmp	ip, sl
1a0031b8:	d929      	bls.n	1a00320e <__udivmoddi4+0xa6>
1a0031ba:	eb15 0a0a 	adds.w	sl, r5, sl
1a0031be:	f10b 30ff 	add.w	r0, fp, #4294967295	; 0xffffffff
1a0031c2:	d204      	bcs.n	1a0031ce <__udivmoddi4+0x66>
1a0031c4:	45d4      	cmp	ip, sl
1a0031c6:	d902      	bls.n	1a0031ce <__udivmoddi4+0x66>
1a0031c8:	f1ab 0002 	sub.w	r0, fp, #2
1a0031cc:	44aa      	add	sl, r5
1a0031ce:	ebaa 0a0c 	sub.w	sl, sl, ip
1a0031d2:	b2a4      	uxth	r4, r4
1a0031d4:	fbba f3f9 	udiv	r3, sl, r9
1a0031d8:	fb09 aa13 	mls	sl, r9, r3, sl
1a0031dc:	fb03 f808 	mul.w	r8, r3, r8
1a0031e0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
1a0031e4:	45a0      	cmp	r8, r4
1a0031e6:	d914      	bls.n	1a003212 <__udivmoddi4+0xaa>
1a0031e8:	192c      	adds	r4, r5, r4
1a0031ea:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a0031ee:	d203      	bcs.n	1a0031f8 <__udivmoddi4+0x90>
1a0031f0:	45a0      	cmp	r8, r4
1a0031f2:	d901      	bls.n	1a0031f8 <__udivmoddi4+0x90>
1a0031f4:	1e9a      	subs	r2, r3, #2
1a0031f6:	442c      	add	r4, r5
1a0031f8:	eba4 0408 	sub.w	r4, r4, r8
1a0031fc:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
1a003200:	b11e      	cbz	r6, 1a00320a <__udivmoddi4+0xa2>
1a003202:	40fc      	lsrs	r4, r7
1a003204:	2300      	movs	r3, #0
1a003206:	6034      	str	r4, [r6, #0]
1a003208:	6073      	str	r3, [r6, #4]
1a00320a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00320e:	4658      	mov	r0, fp
1a003210:	e7dd      	b.n	1a0031ce <__udivmoddi4+0x66>
1a003212:	461a      	mov	r2, r3
1a003214:	e7f0      	b.n	1a0031f8 <__udivmoddi4+0x90>
1a003216:	b902      	cbnz	r2, 1a00321a <__udivmoddi4+0xb2>
1a003218:	deff      	udf	#255	; 0xff
1a00321a:	bb9f      	cbnz	r7, 1a003284 <__udivmoddi4+0x11c>
1a00321c:	ebaa 0302 	sub.w	r3, sl, r2
1a003220:	2101      	movs	r1, #1
1a003222:	ea4f 4c15 	mov.w	ip, r5, lsr #16
1a003226:	b2aa      	uxth	r2, r5
1a003228:	fbb3 fefc 	udiv	lr, r3, ip
1a00322c:	0c20      	lsrs	r0, r4, #16
1a00322e:	fb0c 331e 	mls	r3, ip, lr, r3
1a003232:	fb0e f802 	mul.w	r8, lr, r2
1a003236:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
1a00323a:	4598      	cmp	r8, r3
1a00323c:	d965      	bls.n	1a00330a <__udivmoddi4+0x1a2>
1a00323e:	18eb      	adds	r3, r5, r3
1a003240:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
1a003244:	d204      	bcs.n	1a003250 <__udivmoddi4+0xe8>
1a003246:	4598      	cmp	r8, r3
1a003248:	d902      	bls.n	1a003250 <__udivmoddi4+0xe8>
1a00324a:	f1ae 0002 	sub.w	r0, lr, #2
1a00324e:	442b      	add	r3, r5
1a003250:	eba3 0308 	sub.w	r3, r3, r8
1a003254:	b2a4      	uxth	r4, r4
1a003256:	fbb3 fefc 	udiv	lr, r3, ip
1a00325a:	fb0c 331e 	mls	r3, ip, lr, r3
1a00325e:	fb0e f202 	mul.w	r2, lr, r2
1a003262:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003266:	42a2      	cmp	r2, r4
1a003268:	d951      	bls.n	1a00330e <__udivmoddi4+0x1a6>
1a00326a:	192c      	adds	r4, r5, r4
1a00326c:	f10e 33ff 	add.w	r3, lr, #4294967295	; 0xffffffff
1a003270:	d204      	bcs.n	1a00327c <__udivmoddi4+0x114>
1a003272:	42a2      	cmp	r2, r4
1a003274:	d902      	bls.n	1a00327c <__udivmoddi4+0x114>
1a003276:	f1ae 0302 	sub.w	r3, lr, #2
1a00327a:	442c      	add	r4, r5
1a00327c:	1aa4      	subs	r4, r4, r2
1a00327e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a003282:	e7bd      	b.n	1a003200 <__udivmoddi4+0x98>
1a003284:	f1c7 0820 	rsb	r8, r7, #32
1a003288:	fa2a f908 	lsr.w	r9, sl, r8
1a00328c:	40bd      	lsls	r5, r7
1a00328e:	fa20 f808 	lsr.w	r8, r0, r8
1a003292:	fa0a f307 	lsl.w	r3, sl, r7
1a003296:	ea48 0203 	orr.w	r2, r8, r3
1a00329a:	ea4f 4c15 	mov.w	ip, r5, lsr #16
1a00329e:	b2ab      	uxth	r3, r5
1a0032a0:	fbb9 fefc 	udiv	lr, r9, ip
1a0032a4:	0c11      	lsrs	r1, r2, #16
1a0032a6:	fb0c 901e 	mls	r0, ip, lr, r9
1a0032aa:	fb0e f803 	mul.w	r8, lr, r3
1a0032ae:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
1a0032b2:	4580      	cmp	r8, r0
1a0032b4:	fa04 f407 	lsl.w	r4, r4, r7
1a0032b8:	d923      	bls.n	1a003302 <__udivmoddi4+0x19a>
1a0032ba:	1828      	adds	r0, r5, r0
1a0032bc:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
1a0032c0:	d204      	bcs.n	1a0032cc <__udivmoddi4+0x164>
1a0032c2:	4580      	cmp	r8, r0
1a0032c4:	d902      	bls.n	1a0032cc <__udivmoddi4+0x164>
1a0032c6:	f1ae 0102 	sub.w	r1, lr, #2
1a0032ca:	4428      	add	r0, r5
1a0032cc:	eba0 0008 	sub.w	r0, r0, r8
1a0032d0:	b292      	uxth	r2, r2
1a0032d2:	fbb0 fefc 	udiv	lr, r0, ip
1a0032d6:	fb0c 001e 	mls	r0, ip, lr, r0
1a0032da:	fb0e f803 	mul.w	r8, lr, r3
1a0032de:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
1a0032e2:	4598      	cmp	r8, r3
1a0032e4:	d90f      	bls.n	1a003306 <__udivmoddi4+0x19e>
1a0032e6:	18eb      	adds	r3, r5, r3
1a0032e8:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
1a0032ec:	d204      	bcs.n	1a0032f8 <__udivmoddi4+0x190>
1a0032ee:	4598      	cmp	r8, r3
1a0032f0:	d902      	bls.n	1a0032f8 <__udivmoddi4+0x190>
1a0032f2:	f1ae 0202 	sub.w	r2, lr, #2
1a0032f6:	442b      	add	r3, r5
1a0032f8:	eba3 0308 	sub.w	r3, r3, r8
1a0032fc:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
1a003300:	e78f      	b.n	1a003222 <__udivmoddi4+0xba>
1a003302:	4671      	mov	r1, lr
1a003304:	e7e2      	b.n	1a0032cc <__udivmoddi4+0x164>
1a003306:	4672      	mov	r2, lr
1a003308:	e7f6      	b.n	1a0032f8 <__udivmoddi4+0x190>
1a00330a:	4670      	mov	r0, lr
1a00330c:	e7a0      	b.n	1a003250 <__udivmoddi4+0xe8>
1a00330e:	4673      	mov	r3, lr
1a003310:	e7b4      	b.n	1a00327c <__udivmoddi4+0x114>
1a003312:	4553      	cmp	r3, sl
1a003314:	d905      	bls.n	1a003322 <__udivmoddi4+0x1ba>
1a003316:	b10e      	cbz	r6, 1a00331c <__udivmoddi4+0x1b4>
1a003318:	e9c6 0a00 	strd	r0, sl, [r6]
1a00331c:	2100      	movs	r1, #0
1a00331e:	4608      	mov	r0, r1
1a003320:	e773      	b.n	1a00320a <__udivmoddi4+0xa2>
1a003322:	fab3 f883 	clz	r8, r3
1a003326:	f1b8 0f00 	cmp.w	r8, #0
1a00332a:	d110      	bne.n	1a00334e <__udivmoddi4+0x1e6>
1a00332c:	4553      	cmp	r3, sl
1a00332e:	d301      	bcc.n	1a003334 <__udivmoddi4+0x1cc>
1a003330:	4282      	cmp	r2, r0
1a003332:	d80a      	bhi.n	1a00334a <__udivmoddi4+0x1e2>
1a003334:	1a84      	subs	r4, r0, r2
1a003336:	eb6a 0303 	sbc.w	r3, sl, r3
1a00333a:	2001      	movs	r0, #1
1a00333c:	469e      	mov	lr, r3
1a00333e:	2e00      	cmp	r6, #0
1a003340:	d065      	beq.n	1a00340e <__udivmoddi4+0x2a6>
1a003342:	e9c6 4e00 	strd	r4, lr, [r6]
1a003346:	2100      	movs	r1, #0
1a003348:	e75f      	b.n	1a00320a <__udivmoddi4+0xa2>
1a00334a:	4640      	mov	r0, r8
1a00334c:	e7f7      	b.n	1a00333e <__udivmoddi4+0x1d6>
1a00334e:	f1c8 0920 	rsb	r9, r8, #32
1a003352:	fa03 f308 	lsl.w	r3, r3, r8
1a003356:	fa22 f709 	lsr.w	r7, r2, r9
1a00335a:	431f      	orrs	r7, r3
1a00335c:	fa20 f409 	lsr.w	r4, r0, r9
1a003360:	fa0a f308 	lsl.w	r3, sl, r8
1a003364:	fa2a f509 	lsr.w	r5, sl, r9
1a003368:	431c      	orrs	r4, r3
1a00336a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a00336e:	fa02 fc08 	lsl.w	ip, r2, r8
1a003372:	fa00 fe08 	lsl.w	lr, r0, r8
1a003376:	fbb5 f2fa 	udiv	r2, r5, sl
1a00337a:	b2bb      	uxth	r3, r7
1a00337c:	fb0a 5012 	mls	r0, sl, r2, r5
1a003380:	0c25      	lsrs	r5, r4, #16
1a003382:	fb02 f103 	mul.w	r1, r2, r3
1a003386:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
1a00338a:	42a9      	cmp	r1, r5
1a00338c:	d93b      	bls.n	1a003406 <__udivmoddi4+0x29e>
1a00338e:	197d      	adds	r5, r7, r5
1a003390:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
1a003394:	d203      	bcs.n	1a00339e <__udivmoddi4+0x236>
1a003396:	42a9      	cmp	r1, r5
1a003398:	d901      	bls.n	1a00339e <__udivmoddi4+0x236>
1a00339a:	1e90      	subs	r0, r2, #2
1a00339c:	443d      	add	r5, r7
1a00339e:	1a6d      	subs	r5, r5, r1
1a0033a0:	b2a4      	uxth	r4, r4
1a0033a2:	fbb5 f2fa 	udiv	r2, r5, sl
1a0033a6:	fb0a 5512 	mls	r5, sl, r2, r5
1a0033aa:	4353      	muls	r3, r2
1a0033ac:	ea44 4105 	orr.w	r1, r4, r5, lsl #16
1a0033b0:	428b      	cmp	r3, r1
1a0033b2:	d92a      	bls.n	1a00340a <__udivmoddi4+0x2a2>
1a0033b4:	1879      	adds	r1, r7, r1
1a0033b6:	f102 34ff 	add.w	r4, r2, #4294967295	; 0xffffffff
1a0033ba:	d203      	bcs.n	1a0033c4 <__udivmoddi4+0x25c>
1a0033bc:	428b      	cmp	r3, r1
1a0033be:	d901      	bls.n	1a0033c4 <__udivmoddi4+0x25c>
1a0033c0:	1e94      	subs	r4, r2, #2
1a0033c2:	4439      	add	r1, r7
1a0033c4:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
1a0033c8:	fba0 450c 	umull	r4, r5, r0, ip
1a0033cc:	1ac9      	subs	r1, r1, r3
1a0033ce:	42a9      	cmp	r1, r5
1a0033d0:	4623      	mov	r3, r4
1a0033d2:	462a      	mov	r2, r5
1a0033d4:	d302      	bcc.n	1a0033dc <__udivmoddi4+0x274>
1a0033d6:	d106      	bne.n	1a0033e6 <__udivmoddi4+0x27e>
1a0033d8:	45a6      	cmp	lr, r4
1a0033da:	d204      	bcs.n	1a0033e6 <__udivmoddi4+0x27e>
1a0033dc:	ebb4 030c 	subs.w	r3, r4, ip
1a0033e0:	eb65 0207 	sbc.w	r2, r5, r7
1a0033e4:	3801      	subs	r0, #1
1a0033e6:	b196      	cbz	r6, 1a00340e <__udivmoddi4+0x2a6>
1a0033e8:	ebbe 0403 	subs.w	r4, lr, r3
1a0033ec:	eb61 0e02 	sbc.w	lr, r1, r2
1a0033f0:	fa0e f909 	lsl.w	r9, lr, r9
1a0033f4:	fa24 f308 	lsr.w	r3, r4, r8
1a0033f8:	ea49 0303 	orr.w	r3, r9, r3
1a0033fc:	fa2e f108 	lsr.w	r1, lr, r8
1a003400:	e9c6 3100 	strd	r3, r1, [r6]
1a003404:	e79f      	b.n	1a003346 <__udivmoddi4+0x1de>
1a003406:	4610      	mov	r0, r2
1a003408:	e7c9      	b.n	1a00339e <__udivmoddi4+0x236>
1a00340a:	4614      	mov	r4, r2
1a00340c:	e7da      	b.n	1a0033c4 <__udivmoddi4+0x25c>
1a00340e:	4631      	mov	r1, r6
1a003410:	e6fb      	b.n	1a00320a <__udivmoddi4+0xa2>
1a003412:	Address 0x000000001a003412 is out of bounds.


1a003414 <__aeabi_idiv0>:
1a003414:	4770      	bx	lr
1a003416:	bf00      	nop

1a003418 <__sflush_r>:
1a003418:	898a      	ldrh	r2, [r1, #12]
1a00341a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00341e:	4605      	mov	r5, r0
1a003420:	0710      	lsls	r0, r2, #28
1a003422:	460c      	mov	r4, r1
1a003424:	d458      	bmi.n	1a0034d8 <__sflush_r+0xc0>
1a003426:	684b      	ldr	r3, [r1, #4]
1a003428:	2b00      	cmp	r3, #0
1a00342a:	dc05      	bgt.n	1a003438 <__sflush_r+0x20>
1a00342c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a00342e:	2b00      	cmp	r3, #0
1a003430:	dc02      	bgt.n	1a003438 <__sflush_r+0x20>
1a003432:	2000      	movs	r0, #0
1a003434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00343a:	2e00      	cmp	r6, #0
1a00343c:	d0f9      	beq.n	1a003432 <__sflush_r+0x1a>
1a00343e:	2300      	movs	r3, #0
1a003440:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a003444:	682f      	ldr	r7, [r5, #0]
1a003446:	602b      	str	r3, [r5, #0]
1a003448:	d032      	beq.n	1a0034b0 <__sflush_r+0x98>
1a00344a:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a00344c:	89a3      	ldrh	r3, [r4, #12]
1a00344e:	075a      	lsls	r2, r3, #29
1a003450:	d505      	bpl.n	1a00345e <__sflush_r+0x46>
1a003452:	6863      	ldr	r3, [r4, #4]
1a003454:	1ac0      	subs	r0, r0, r3
1a003456:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a003458:	b10b      	cbz	r3, 1a00345e <__sflush_r+0x46>
1a00345a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00345c:	1ac0      	subs	r0, r0, r3
1a00345e:	2300      	movs	r3, #0
1a003460:	4602      	mov	r2, r0
1a003462:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a003464:	6a21      	ldr	r1, [r4, #32]
1a003466:	4628      	mov	r0, r5
1a003468:	47b0      	blx	r6
1a00346a:	1c43      	adds	r3, r0, #1
1a00346c:	89a3      	ldrh	r3, [r4, #12]
1a00346e:	d106      	bne.n	1a00347e <__sflush_r+0x66>
1a003470:	6829      	ldr	r1, [r5, #0]
1a003472:	291d      	cmp	r1, #29
1a003474:	d82c      	bhi.n	1a0034d0 <__sflush_r+0xb8>
1a003476:	4a2a      	ldr	r2, [pc, #168]	; (1a003520 <__sflush_r+0x108>)
1a003478:	40ca      	lsrs	r2, r1
1a00347a:	07d6      	lsls	r6, r2, #31
1a00347c:	d528      	bpl.n	1a0034d0 <__sflush_r+0xb8>
1a00347e:	2200      	movs	r2, #0
1a003480:	6062      	str	r2, [r4, #4]
1a003482:	04d9      	lsls	r1, r3, #19
1a003484:	6922      	ldr	r2, [r4, #16]
1a003486:	6022      	str	r2, [r4, #0]
1a003488:	d504      	bpl.n	1a003494 <__sflush_r+0x7c>
1a00348a:	1c42      	adds	r2, r0, #1
1a00348c:	d101      	bne.n	1a003492 <__sflush_r+0x7a>
1a00348e:	682b      	ldr	r3, [r5, #0]
1a003490:	b903      	cbnz	r3, 1a003494 <__sflush_r+0x7c>
1a003492:	6560      	str	r0, [r4, #84]	; 0x54
1a003494:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003496:	602f      	str	r7, [r5, #0]
1a003498:	2900      	cmp	r1, #0
1a00349a:	d0ca      	beq.n	1a003432 <__sflush_r+0x1a>
1a00349c:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0034a0:	4299      	cmp	r1, r3
1a0034a2:	d002      	beq.n	1a0034aa <__sflush_r+0x92>
1a0034a4:	4628      	mov	r0, r5
1a0034a6:	f000 f9ad 	bl	1a003804 <_free_r>
1a0034aa:	2000      	movs	r0, #0
1a0034ac:	6360      	str	r0, [r4, #52]	; 0x34
1a0034ae:	e7c1      	b.n	1a003434 <__sflush_r+0x1c>
1a0034b0:	6a21      	ldr	r1, [r4, #32]
1a0034b2:	2301      	movs	r3, #1
1a0034b4:	4628      	mov	r0, r5
1a0034b6:	47b0      	blx	r6
1a0034b8:	1c41      	adds	r1, r0, #1
1a0034ba:	d1c7      	bne.n	1a00344c <__sflush_r+0x34>
1a0034bc:	682b      	ldr	r3, [r5, #0]
1a0034be:	2b00      	cmp	r3, #0
1a0034c0:	d0c4      	beq.n	1a00344c <__sflush_r+0x34>
1a0034c2:	2b1d      	cmp	r3, #29
1a0034c4:	d001      	beq.n	1a0034ca <__sflush_r+0xb2>
1a0034c6:	2b16      	cmp	r3, #22
1a0034c8:	d101      	bne.n	1a0034ce <__sflush_r+0xb6>
1a0034ca:	602f      	str	r7, [r5, #0]
1a0034cc:	e7b1      	b.n	1a003432 <__sflush_r+0x1a>
1a0034ce:	89a3      	ldrh	r3, [r4, #12]
1a0034d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0034d4:	81a3      	strh	r3, [r4, #12]
1a0034d6:	e7ad      	b.n	1a003434 <__sflush_r+0x1c>
1a0034d8:	690f      	ldr	r7, [r1, #16]
1a0034da:	2f00      	cmp	r7, #0
1a0034dc:	d0a9      	beq.n	1a003432 <__sflush_r+0x1a>
1a0034de:	0793      	lsls	r3, r2, #30
1a0034e0:	680e      	ldr	r6, [r1, #0]
1a0034e2:	bf08      	it	eq
1a0034e4:	694b      	ldreq	r3, [r1, #20]
1a0034e6:	600f      	str	r7, [r1, #0]
1a0034e8:	bf18      	it	ne
1a0034ea:	2300      	movne	r3, #0
1a0034ec:	eba6 0807 	sub.w	r8, r6, r7
1a0034f0:	608b      	str	r3, [r1, #8]
1a0034f2:	f1b8 0f00 	cmp.w	r8, #0
1a0034f6:	dd9c      	ble.n	1a003432 <__sflush_r+0x1a>
1a0034f8:	6a21      	ldr	r1, [r4, #32]
1a0034fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0034fc:	4643      	mov	r3, r8
1a0034fe:	463a      	mov	r2, r7
1a003500:	4628      	mov	r0, r5
1a003502:	47b0      	blx	r6
1a003504:	2800      	cmp	r0, #0
1a003506:	dc06      	bgt.n	1a003516 <__sflush_r+0xfe>
1a003508:	89a3      	ldrh	r3, [r4, #12]
1a00350a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00350e:	81a3      	strh	r3, [r4, #12]
1a003510:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003514:	e78e      	b.n	1a003434 <__sflush_r+0x1c>
1a003516:	4407      	add	r7, r0
1a003518:	eba8 0800 	sub.w	r8, r8, r0
1a00351c:	e7e9      	b.n	1a0034f2 <__sflush_r+0xda>
1a00351e:	bf00      	nop
1a003520:	20400001 	.word	0x20400001

1a003524 <_fflush_r>:
1a003524:	b538      	push	{r3, r4, r5, lr}
1a003526:	690b      	ldr	r3, [r1, #16]
1a003528:	4605      	mov	r5, r0
1a00352a:	460c      	mov	r4, r1
1a00352c:	b913      	cbnz	r3, 1a003534 <_fflush_r+0x10>
1a00352e:	2500      	movs	r5, #0
1a003530:	4628      	mov	r0, r5
1a003532:	bd38      	pop	{r3, r4, r5, pc}
1a003534:	b118      	cbz	r0, 1a00353e <_fflush_r+0x1a>
1a003536:	6983      	ldr	r3, [r0, #24]
1a003538:	b90b      	cbnz	r3, 1a00353e <_fflush_r+0x1a>
1a00353a:	f000 f887 	bl	1a00364c <__sinit>
1a00353e:	4b14      	ldr	r3, [pc, #80]	; (1a003590 <_fflush_r+0x6c>)
1a003540:	429c      	cmp	r4, r3
1a003542:	d11b      	bne.n	1a00357c <_fflush_r+0x58>
1a003544:	686c      	ldr	r4, [r5, #4]
1a003546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00354a:	2b00      	cmp	r3, #0
1a00354c:	d0ef      	beq.n	1a00352e <_fflush_r+0xa>
1a00354e:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a003550:	07d0      	lsls	r0, r2, #31
1a003552:	d404      	bmi.n	1a00355e <_fflush_r+0x3a>
1a003554:	0599      	lsls	r1, r3, #22
1a003556:	d402      	bmi.n	1a00355e <_fflush_r+0x3a>
1a003558:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00355a:	f000 f93a 	bl	1a0037d2 <__retarget_lock_acquire_recursive>
1a00355e:	4628      	mov	r0, r5
1a003560:	4621      	mov	r1, r4
1a003562:	f7ff ff59 	bl	1a003418 <__sflush_r>
1a003566:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a003568:	07da      	lsls	r2, r3, #31
1a00356a:	4605      	mov	r5, r0
1a00356c:	d4e0      	bmi.n	1a003530 <_fflush_r+0xc>
1a00356e:	89a3      	ldrh	r3, [r4, #12]
1a003570:	059b      	lsls	r3, r3, #22
1a003572:	d4dd      	bmi.n	1a003530 <_fflush_r+0xc>
1a003574:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003576:	f000 f92d 	bl	1a0037d4 <__retarget_lock_release_recursive>
1a00357a:	e7d9      	b.n	1a003530 <_fflush_r+0xc>
1a00357c:	4b05      	ldr	r3, [pc, #20]	; (1a003594 <_fflush_r+0x70>)
1a00357e:	429c      	cmp	r4, r3
1a003580:	d101      	bne.n	1a003586 <_fflush_r+0x62>
1a003582:	68ac      	ldr	r4, [r5, #8]
1a003584:	e7df      	b.n	1a003546 <_fflush_r+0x22>
1a003586:	4b04      	ldr	r3, [pc, #16]	; (1a003598 <_fflush_r+0x74>)
1a003588:	429c      	cmp	r4, r3
1a00358a:	bf08      	it	eq
1a00358c:	68ec      	ldreq	r4, [r5, #12]
1a00358e:	e7da      	b.n	1a003546 <_fflush_r+0x22>
1a003590:	1a00474c 	.word	0x1a00474c
1a003594:	1a00476c 	.word	0x1a00476c
1a003598:	1a00472c 	.word	0x1a00472c

1a00359c <std>:
1a00359c:	2300      	movs	r3, #0
1a00359e:	b510      	push	{r4, lr}
1a0035a0:	4604      	mov	r4, r0
1a0035a2:	e9c0 3300 	strd	r3, r3, [r0]
1a0035a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a0035aa:	6083      	str	r3, [r0, #8]
1a0035ac:	8181      	strh	r1, [r0, #12]
1a0035ae:	6643      	str	r3, [r0, #100]	; 0x64
1a0035b0:	81c2      	strh	r2, [r0, #14]
1a0035b2:	6183      	str	r3, [r0, #24]
1a0035b4:	4619      	mov	r1, r3
1a0035b6:	2208      	movs	r2, #8
1a0035b8:	305c      	adds	r0, #92	; 0x5c
1a0035ba:	f000 f91a 	bl	1a0037f2 <memset>
1a0035be:	4b05      	ldr	r3, [pc, #20]	; (1a0035d4 <std+0x38>)
1a0035c0:	6263      	str	r3, [r4, #36]	; 0x24
1a0035c2:	4b05      	ldr	r3, [pc, #20]	; (1a0035d8 <std+0x3c>)
1a0035c4:	62a3      	str	r3, [r4, #40]	; 0x28
1a0035c6:	4b05      	ldr	r3, [pc, #20]	; (1a0035dc <std+0x40>)
1a0035c8:	62e3      	str	r3, [r4, #44]	; 0x2c
1a0035ca:	4b05      	ldr	r3, [pc, #20]	; (1a0035e0 <std+0x44>)
1a0035cc:	6224      	str	r4, [r4, #32]
1a0035ce:	6323      	str	r3, [r4, #48]	; 0x30
1a0035d0:	bd10      	pop	{r4, pc}
1a0035d2:	bf00      	nop
1a0035d4:	1a003d29 	.word	0x1a003d29
1a0035d8:	1a003d4b 	.word	0x1a003d4b
1a0035dc:	1a003d83 	.word	0x1a003d83
1a0035e0:	1a003da7 	.word	0x1a003da7

1a0035e4 <_cleanup_r>:
1a0035e4:	4901      	ldr	r1, [pc, #4]	; (1a0035ec <_cleanup_r+0x8>)
1a0035e6:	f000 b8af 	b.w	1a003748 <_fwalk_reent>
1a0035ea:	bf00      	nop
1a0035ec:	1a003525 	.word	0x1a003525

1a0035f0 <__sfmoreglue>:
1a0035f0:	b570      	push	{r4, r5, r6, lr}
1a0035f2:	1e4a      	subs	r2, r1, #1
1a0035f4:	2568      	movs	r5, #104	; 0x68
1a0035f6:	4355      	muls	r5, r2
1a0035f8:	460e      	mov	r6, r1
1a0035fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0035fe:	f000 f951 	bl	1a0038a4 <_malloc_r>
1a003602:	4604      	mov	r4, r0
1a003604:	b140      	cbz	r0, 1a003618 <__sfmoreglue+0x28>
1a003606:	2100      	movs	r1, #0
1a003608:	e9c0 1600 	strd	r1, r6, [r0]
1a00360c:	300c      	adds	r0, #12
1a00360e:	60a0      	str	r0, [r4, #8]
1a003610:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003614:	f000 f8ed 	bl	1a0037f2 <memset>
1a003618:	4620      	mov	r0, r4
1a00361a:	bd70      	pop	{r4, r5, r6, pc}

1a00361c <__sfp_lock_acquire>:
1a00361c:	4801      	ldr	r0, [pc, #4]	; (1a003624 <__sfp_lock_acquire+0x8>)
1a00361e:	f000 b8d8 	b.w	1a0037d2 <__retarget_lock_acquire_recursive>
1a003622:	bf00      	nop
1a003624:	10002b4c 	.word	0x10002b4c

1a003628 <__sfp_lock_release>:
1a003628:	4801      	ldr	r0, [pc, #4]	; (1a003630 <__sfp_lock_release+0x8>)
1a00362a:	f000 b8d3 	b.w	1a0037d4 <__retarget_lock_release_recursive>
1a00362e:	bf00      	nop
1a003630:	10002b4c 	.word	0x10002b4c

1a003634 <__sinit_lock_acquire>:
1a003634:	4801      	ldr	r0, [pc, #4]	; (1a00363c <__sinit_lock_acquire+0x8>)
1a003636:	f000 b8cc 	b.w	1a0037d2 <__retarget_lock_acquire_recursive>
1a00363a:	bf00      	nop
1a00363c:	10002b47 	.word	0x10002b47

1a003640 <__sinit_lock_release>:
1a003640:	4801      	ldr	r0, [pc, #4]	; (1a003648 <__sinit_lock_release+0x8>)
1a003642:	f000 b8c7 	b.w	1a0037d4 <__retarget_lock_release_recursive>
1a003646:	bf00      	nop
1a003648:	10002b47 	.word	0x10002b47

1a00364c <__sinit>:
1a00364c:	b510      	push	{r4, lr}
1a00364e:	4604      	mov	r4, r0
1a003650:	f7ff fff0 	bl	1a003634 <__sinit_lock_acquire>
1a003654:	69a3      	ldr	r3, [r4, #24]
1a003656:	b11b      	cbz	r3, 1a003660 <__sinit+0x14>
1a003658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00365c:	f7ff bff0 	b.w	1a003640 <__sinit_lock_release>
1a003660:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a003664:	6523      	str	r3, [r4, #80]	; 0x50
1a003666:	4b13      	ldr	r3, [pc, #76]	; (1a0036b4 <__sinit+0x68>)
1a003668:	4a13      	ldr	r2, [pc, #76]	; (1a0036b8 <__sinit+0x6c>)
1a00366a:	681b      	ldr	r3, [r3, #0]
1a00366c:	62a2      	str	r2, [r4, #40]	; 0x28
1a00366e:	42a3      	cmp	r3, r4
1a003670:	bf04      	itt	eq
1a003672:	2301      	moveq	r3, #1
1a003674:	61a3      	streq	r3, [r4, #24]
1a003676:	4620      	mov	r0, r4
1a003678:	f000 f820 	bl	1a0036bc <__sfp>
1a00367c:	6060      	str	r0, [r4, #4]
1a00367e:	4620      	mov	r0, r4
1a003680:	f000 f81c 	bl	1a0036bc <__sfp>
1a003684:	60a0      	str	r0, [r4, #8]
1a003686:	4620      	mov	r0, r4
1a003688:	f000 f818 	bl	1a0036bc <__sfp>
1a00368c:	2200      	movs	r2, #0
1a00368e:	60e0      	str	r0, [r4, #12]
1a003690:	2104      	movs	r1, #4
1a003692:	6860      	ldr	r0, [r4, #4]
1a003694:	f7ff ff82 	bl	1a00359c <std>
1a003698:	68a0      	ldr	r0, [r4, #8]
1a00369a:	2201      	movs	r2, #1
1a00369c:	2109      	movs	r1, #9
1a00369e:	f7ff ff7d 	bl	1a00359c <std>
1a0036a2:	68e0      	ldr	r0, [r4, #12]
1a0036a4:	2202      	movs	r2, #2
1a0036a6:	2112      	movs	r1, #18
1a0036a8:	f7ff ff78 	bl	1a00359c <std>
1a0036ac:	2301      	movs	r3, #1
1a0036ae:	61a3      	str	r3, [r4, #24]
1a0036b0:	e7d2      	b.n	1a003658 <__sinit+0xc>
1a0036b2:	bf00      	nop
1a0036b4:	1a00478c 	.word	0x1a00478c
1a0036b8:	1a0035e5 	.word	0x1a0035e5

1a0036bc <__sfp>:
1a0036bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0036be:	4607      	mov	r7, r0
1a0036c0:	f7ff ffac 	bl	1a00361c <__sfp_lock_acquire>
1a0036c4:	4b1e      	ldr	r3, [pc, #120]	; (1a003740 <__sfp+0x84>)
1a0036c6:	681e      	ldr	r6, [r3, #0]
1a0036c8:	69b3      	ldr	r3, [r6, #24]
1a0036ca:	b913      	cbnz	r3, 1a0036d2 <__sfp+0x16>
1a0036cc:	4630      	mov	r0, r6
1a0036ce:	f7ff ffbd 	bl	1a00364c <__sinit>
1a0036d2:	3648      	adds	r6, #72	; 0x48
1a0036d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0036d8:	3b01      	subs	r3, #1
1a0036da:	d503      	bpl.n	1a0036e4 <__sfp+0x28>
1a0036dc:	6833      	ldr	r3, [r6, #0]
1a0036de:	b30b      	cbz	r3, 1a003724 <__sfp+0x68>
1a0036e0:	6836      	ldr	r6, [r6, #0]
1a0036e2:	e7f7      	b.n	1a0036d4 <__sfp+0x18>
1a0036e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0036e8:	b9d5      	cbnz	r5, 1a003720 <__sfp+0x64>
1a0036ea:	4b16      	ldr	r3, [pc, #88]	; (1a003744 <__sfp+0x88>)
1a0036ec:	60e3      	str	r3, [r4, #12]
1a0036ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a0036f2:	6665      	str	r5, [r4, #100]	; 0x64
1a0036f4:	f000 f86c 	bl	1a0037d0 <__retarget_lock_init_recursive>
1a0036f8:	f7ff ff96 	bl	1a003628 <__sfp_lock_release>
1a0036fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a003700:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a003704:	6025      	str	r5, [r4, #0]
1a003706:	61a5      	str	r5, [r4, #24]
1a003708:	2208      	movs	r2, #8
1a00370a:	4629      	mov	r1, r5
1a00370c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003710:	f000 f86f 	bl	1a0037f2 <memset>
1a003714:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a003718:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a00371c:	4620      	mov	r0, r4
1a00371e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003720:	3468      	adds	r4, #104	; 0x68
1a003722:	e7d9      	b.n	1a0036d8 <__sfp+0x1c>
1a003724:	2104      	movs	r1, #4
1a003726:	4638      	mov	r0, r7
1a003728:	f7ff ff62 	bl	1a0035f0 <__sfmoreglue>
1a00372c:	4604      	mov	r4, r0
1a00372e:	6030      	str	r0, [r6, #0]
1a003730:	2800      	cmp	r0, #0
1a003732:	d1d5      	bne.n	1a0036e0 <__sfp+0x24>
1a003734:	f7ff ff78 	bl	1a003628 <__sfp_lock_release>
1a003738:	230c      	movs	r3, #12
1a00373a:	603b      	str	r3, [r7, #0]
1a00373c:	e7ee      	b.n	1a00371c <__sfp+0x60>
1a00373e:	bf00      	nop
1a003740:	1a00478c 	.word	0x1a00478c
1a003744:	ffff0001 	.word	0xffff0001

1a003748 <_fwalk_reent>:
1a003748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00374c:	4606      	mov	r6, r0
1a00374e:	4688      	mov	r8, r1
1a003750:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a003754:	2700      	movs	r7, #0
1a003756:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
1a00375a:	f1b9 0901 	subs.w	r9, r9, #1
1a00375e:	d505      	bpl.n	1a00376c <_fwalk_reent+0x24>
1a003760:	6824      	ldr	r4, [r4, #0]
1a003762:	2c00      	cmp	r4, #0
1a003764:	d1f7      	bne.n	1a003756 <_fwalk_reent+0xe>
1a003766:	4638      	mov	r0, r7
1a003768:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00376c:	89ab      	ldrh	r3, [r5, #12]
1a00376e:	2b01      	cmp	r3, #1
1a003770:	d907      	bls.n	1a003782 <_fwalk_reent+0x3a>
1a003772:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a003776:	3301      	adds	r3, #1
1a003778:	d003      	beq.n	1a003782 <_fwalk_reent+0x3a>
1a00377a:	4629      	mov	r1, r5
1a00377c:	4630      	mov	r0, r6
1a00377e:	47c0      	blx	r8
1a003780:	4307      	orrs	r7, r0
1a003782:	3568      	adds	r5, #104	; 0x68
1a003784:	e7e9      	b.n	1a00375a <_fwalk_reent+0x12>
1a003786:	Address 0x000000001a003786 is out of bounds.


1a003788 <__libc_init_array>:
1a003788:	b570      	push	{r4, r5, r6, lr}
1a00378a:	4d0d      	ldr	r5, [pc, #52]	; (1a0037c0 <__libc_init_array+0x38>)
1a00378c:	4c0d      	ldr	r4, [pc, #52]	; (1a0037c4 <__libc_init_array+0x3c>)
1a00378e:	1b64      	subs	r4, r4, r5
1a003790:	10a4      	asrs	r4, r4, #2
1a003792:	2600      	movs	r6, #0
1a003794:	42a6      	cmp	r6, r4
1a003796:	d109      	bne.n	1a0037ac <__libc_init_array+0x24>
1a003798:	4d0b      	ldr	r5, [pc, #44]	; (1a0037c8 <__libc_init_array+0x40>)
1a00379a:	4c0c      	ldr	r4, [pc, #48]	; (1a0037cc <__libc_init_array+0x44>)
1a00379c:	f7fc fe45 	bl	1a00042a <_init>
1a0037a0:	1b64      	subs	r4, r4, r5
1a0037a2:	10a4      	asrs	r4, r4, #2
1a0037a4:	2600      	movs	r6, #0
1a0037a6:	42a6      	cmp	r6, r4
1a0037a8:	d105      	bne.n	1a0037b6 <__libc_init_array+0x2e>
1a0037aa:	bd70      	pop	{r4, r5, r6, pc}
1a0037ac:	f855 3b04 	ldr.w	r3, [r5], #4
1a0037b0:	4798      	blx	r3
1a0037b2:	3601      	adds	r6, #1
1a0037b4:	e7ee      	b.n	1a003794 <__libc_init_array+0xc>
1a0037b6:	f855 3b04 	ldr.w	r3, [r5], #4
1a0037ba:	4798      	blx	r3
1a0037bc:	3601      	adds	r6, #1
1a0037be:	e7f2      	b.n	1a0037a6 <__libc_init_array+0x1e>
1a0037c0:	1a0047c4 	.word	0x1a0047c4
1a0037c4:	1a0047c4 	.word	0x1a0047c4
1a0037c8:	1a0047c4 	.word	0x1a0047c4
1a0037cc:	1a0047c8 	.word	0x1a0047c8

1a0037d0 <__retarget_lock_init_recursive>:
1a0037d0:	4770      	bx	lr

1a0037d2 <__retarget_lock_acquire_recursive>:
1a0037d2:	4770      	bx	lr

1a0037d4 <__retarget_lock_release_recursive>:
1a0037d4:	4770      	bx	lr

1a0037d6 <memcpy>:
1a0037d6:	440a      	add	r2, r1
1a0037d8:	4291      	cmp	r1, r2
1a0037da:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0037de:	d100      	bne.n	1a0037e2 <memcpy+0xc>
1a0037e0:	4770      	bx	lr
1a0037e2:	b510      	push	{r4, lr}
1a0037e4:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0037e8:	f803 4f01 	strb.w	r4, [r3, #1]!
1a0037ec:	4291      	cmp	r1, r2
1a0037ee:	d1f9      	bne.n	1a0037e4 <memcpy+0xe>
1a0037f0:	bd10      	pop	{r4, pc}

1a0037f2 <memset>:
1a0037f2:	4402      	add	r2, r0
1a0037f4:	4603      	mov	r3, r0
1a0037f6:	4293      	cmp	r3, r2
1a0037f8:	d100      	bne.n	1a0037fc <memset+0xa>
1a0037fa:	4770      	bx	lr
1a0037fc:	f803 1b01 	strb.w	r1, [r3], #1
1a003800:	e7f9      	b.n	1a0037f6 <memset+0x4>
1a003802:	Address 0x000000001a003802 is out of bounds.


1a003804 <_free_r>:
1a003804:	b537      	push	{r0, r1, r2, r4, r5, lr}
1a003806:	2900      	cmp	r1, #0
1a003808:	d048      	beq.n	1a00389c <_free_r+0x98>
1a00380a:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a00380e:	9001      	str	r0, [sp, #4]
1a003810:	2b00      	cmp	r3, #0
1a003812:	f1a1 0404 	sub.w	r4, r1, #4
1a003816:	bfb8      	it	lt
1a003818:	18e4      	addlt	r4, r4, r3
1a00381a:	f000 fc41 	bl	1a0040a0 <__malloc_lock>
1a00381e:	4a20      	ldr	r2, [pc, #128]	; (1a0038a0 <_free_r+0x9c>)
1a003820:	9801      	ldr	r0, [sp, #4]
1a003822:	6813      	ldr	r3, [r2, #0]
1a003824:	4615      	mov	r5, r2
1a003826:	b933      	cbnz	r3, 1a003836 <_free_r+0x32>
1a003828:	6063      	str	r3, [r4, #4]
1a00382a:	6014      	str	r4, [r2, #0]
1a00382c:	b003      	add	sp, #12
1a00382e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1a003832:	f000 bc3b 	b.w	1a0040ac <__malloc_unlock>
1a003836:	42a3      	cmp	r3, r4
1a003838:	d90b      	bls.n	1a003852 <_free_r+0x4e>
1a00383a:	6821      	ldr	r1, [r4, #0]
1a00383c:	1862      	adds	r2, r4, r1
1a00383e:	4293      	cmp	r3, r2
1a003840:	bf04      	itt	eq
1a003842:	681a      	ldreq	r2, [r3, #0]
1a003844:	685b      	ldreq	r3, [r3, #4]
1a003846:	6063      	str	r3, [r4, #4]
1a003848:	bf04      	itt	eq
1a00384a:	1852      	addeq	r2, r2, r1
1a00384c:	6022      	streq	r2, [r4, #0]
1a00384e:	602c      	str	r4, [r5, #0]
1a003850:	e7ec      	b.n	1a00382c <_free_r+0x28>
1a003852:	461a      	mov	r2, r3
1a003854:	685b      	ldr	r3, [r3, #4]
1a003856:	b10b      	cbz	r3, 1a00385c <_free_r+0x58>
1a003858:	42a3      	cmp	r3, r4
1a00385a:	d9fa      	bls.n	1a003852 <_free_r+0x4e>
1a00385c:	6811      	ldr	r1, [r2, #0]
1a00385e:	1855      	adds	r5, r2, r1
1a003860:	42a5      	cmp	r5, r4
1a003862:	d10b      	bne.n	1a00387c <_free_r+0x78>
1a003864:	6824      	ldr	r4, [r4, #0]
1a003866:	4421      	add	r1, r4
1a003868:	1854      	adds	r4, r2, r1
1a00386a:	42a3      	cmp	r3, r4
1a00386c:	6011      	str	r1, [r2, #0]
1a00386e:	d1dd      	bne.n	1a00382c <_free_r+0x28>
1a003870:	681c      	ldr	r4, [r3, #0]
1a003872:	685b      	ldr	r3, [r3, #4]
1a003874:	6053      	str	r3, [r2, #4]
1a003876:	4421      	add	r1, r4
1a003878:	6011      	str	r1, [r2, #0]
1a00387a:	e7d7      	b.n	1a00382c <_free_r+0x28>
1a00387c:	d902      	bls.n	1a003884 <_free_r+0x80>
1a00387e:	230c      	movs	r3, #12
1a003880:	6003      	str	r3, [r0, #0]
1a003882:	e7d3      	b.n	1a00382c <_free_r+0x28>
1a003884:	6825      	ldr	r5, [r4, #0]
1a003886:	1961      	adds	r1, r4, r5
1a003888:	428b      	cmp	r3, r1
1a00388a:	bf04      	itt	eq
1a00388c:	6819      	ldreq	r1, [r3, #0]
1a00388e:	685b      	ldreq	r3, [r3, #4]
1a003890:	6063      	str	r3, [r4, #4]
1a003892:	bf04      	itt	eq
1a003894:	1949      	addeq	r1, r1, r5
1a003896:	6021      	streq	r1, [r4, #0]
1a003898:	6054      	str	r4, [r2, #4]
1a00389a:	e7c7      	b.n	1a00382c <_free_r+0x28>
1a00389c:	b003      	add	sp, #12
1a00389e:	bd30      	pop	{r4, r5, pc}
1a0038a0:	10002af4 	.word	0x10002af4

1a0038a4 <_malloc_r>:
1a0038a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0038a6:	1ccd      	adds	r5, r1, #3
1a0038a8:	f025 0503 	bic.w	r5, r5, #3
1a0038ac:	3508      	adds	r5, #8
1a0038ae:	2d0c      	cmp	r5, #12
1a0038b0:	bf38      	it	cc
1a0038b2:	250c      	movcc	r5, #12
1a0038b4:	2d00      	cmp	r5, #0
1a0038b6:	4606      	mov	r6, r0
1a0038b8:	db01      	blt.n	1a0038be <_malloc_r+0x1a>
1a0038ba:	42a9      	cmp	r1, r5
1a0038bc:	d903      	bls.n	1a0038c6 <_malloc_r+0x22>
1a0038be:	230c      	movs	r3, #12
1a0038c0:	6033      	str	r3, [r6, #0]
1a0038c2:	2000      	movs	r0, #0
1a0038c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0038c6:	f000 fbeb 	bl	1a0040a0 <__malloc_lock>
1a0038ca:	4921      	ldr	r1, [pc, #132]	; (1a003950 <_malloc_r+0xac>)
1a0038cc:	680a      	ldr	r2, [r1, #0]
1a0038ce:	4614      	mov	r4, r2
1a0038d0:	b99c      	cbnz	r4, 1a0038fa <_malloc_r+0x56>
1a0038d2:	4f20      	ldr	r7, [pc, #128]	; (1a003954 <_malloc_r+0xb0>)
1a0038d4:	683b      	ldr	r3, [r7, #0]
1a0038d6:	b923      	cbnz	r3, 1a0038e2 <_malloc_r+0x3e>
1a0038d8:	4621      	mov	r1, r4
1a0038da:	4630      	mov	r0, r6
1a0038dc:	f7fc fdfa 	bl	1a0004d4 <_sbrk_r>
1a0038e0:	6038      	str	r0, [r7, #0]
1a0038e2:	4629      	mov	r1, r5
1a0038e4:	4630      	mov	r0, r6
1a0038e6:	f7fc fdf5 	bl	1a0004d4 <_sbrk_r>
1a0038ea:	1c43      	adds	r3, r0, #1
1a0038ec:	d123      	bne.n	1a003936 <_malloc_r+0x92>
1a0038ee:	230c      	movs	r3, #12
1a0038f0:	6033      	str	r3, [r6, #0]
1a0038f2:	4630      	mov	r0, r6
1a0038f4:	f000 fbda 	bl	1a0040ac <__malloc_unlock>
1a0038f8:	e7e3      	b.n	1a0038c2 <_malloc_r+0x1e>
1a0038fa:	6823      	ldr	r3, [r4, #0]
1a0038fc:	1b5b      	subs	r3, r3, r5
1a0038fe:	d417      	bmi.n	1a003930 <_malloc_r+0x8c>
1a003900:	2b0b      	cmp	r3, #11
1a003902:	d903      	bls.n	1a00390c <_malloc_r+0x68>
1a003904:	6023      	str	r3, [r4, #0]
1a003906:	441c      	add	r4, r3
1a003908:	6025      	str	r5, [r4, #0]
1a00390a:	e004      	b.n	1a003916 <_malloc_r+0x72>
1a00390c:	6863      	ldr	r3, [r4, #4]
1a00390e:	42a2      	cmp	r2, r4
1a003910:	bf0c      	ite	eq
1a003912:	600b      	streq	r3, [r1, #0]
1a003914:	6053      	strne	r3, [r2, #4]
1a003916:	4630      	mov	r0, r6
1a003918:	f000 fbc8 	bl	1a0040ac <__malloc_unlock>
1a00391c:	f104 000b 	add.w	r0, r4, #11
1a003920:	1d23      	adds	r3, r4, #4
1a003922:	f020 0007 	bic.w	r0, r0, #7
1a003926:	1ac2      	subs	r2, r0, r3
1a003928:	d0cc      	beq.n	1a0038c4 <_malloc_r+0x20>
1a00392a:	1a1b      	subs	r3, r3, r0
1a00392c:	50a3      	str	r3, [r4, r2]
1a00392e:	e7c9      	b.n	1a0038c4 <_malloc_r+0x20>
1a003930:	4622      	mov	r2, r4
1a003932:	6864      	ldr	r4, [r4, #4]
1a003934:	e7cc      	b.n	1a0038d0 <_malloc_r+0x2c>
1a003936:	1cc4      	adds	r4, r0, #3
1a003938:	f024 0403 	bic.w	r4, r4, #3
1a00393c:	42a0      	cmp	r0, r4
1a00393e:	d0e3      	beq.n	1a003908 <_malloc_r+0x64>
1a003940:	1a21      	subs	r1, r4, r0
1a003942:	4630      	mov	r0, r6
1a003944:	f7fc fdc6 	bl	1a0004d4 <_sbrk_r>
1a003948:	3001      	adds	r0, #1
1a00394a:	d1dd      	bne.n	1a003908 <_malloc_r+0x64>
1a00394c:	e7cf      	b.n	1a0038ee <_malloc_r+0x4a>
1a00394e:	bf00      	nop
1a003950:	10002af4 	.word	0x10002af4
1a003954:	10002af8 	.word	0x10002af8

1a003958 <__sfputc_r>:
1a003958:	6893      	ldr	r3, [r2, #8]
1a00395a:	3b01      	subs	r3, #1
1a00395c:	2b00      	cmp	r3, #0
1a00395e:	b410      	push	{r4}
1a003960:	6093      	str	r3, [r2, #8]
1a003962:	da08      	bge.n	1a003976 <__sfputc_r+0x1e>
1a003964:	6994      	ldr	r4, [r2, #24]
1a003966:	42a3      	cmp	r3, r4
1a003968:	db01      	blt.n	1a00396e <__sfputc_r+0x16>
1a00396a:	290a      	cmp	r1, #10
1a00396c:	d103      	bne.n	1a003976 <__sfputc_r+0x1e>
1a00396e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003972:	f000 ba1d 	b.w	1a003db0 <__swbuf_r>
1a003976:	6813      	ldr	r3, [r2, #0]
1a003978:	1c58      	adds	r0, r3, #1
1a00397a:	6010      	str	r0, [r2, #0]
1a00397c:	7019      	strb	r1, [r3, #0]
1a00397e:	4608      	mov	r0, r1
1a003980:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003984:	4770      	bx	lr

1a003986 <__sfputs_r>:
1a003986:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003988:	4606      	mov	r6, r0
1a00398a:	460f      	mov	r7, r1
1a00398c:	4614      	mov	r4, r2
1a00398e:	18d5      	adds	r5, r2, r3
1a003990:	42ac      	cmp	r4, r5
1a003992:	d101      	bne.n	1a003998 <__sfputs_r+0x12>
1a003994:	2000      	movs	r0, #0
1a003996:	e007      	b.n	1a0039a8 <__sfputs_r+0x22>
1a003998:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00399c:	463a      	mov	r2, r7
1a00399e:	4630      	mov	r0, r6
1a0039a0:	f7ff ffda 	bl	1a003958 <__sfputc_r>
1a0039a4:	1c43      	adds	r3, r0, #1
1a0039a6:	d1f3      	bne.n	1a003990 <__sfputs_r+0xa>
1a0039a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0039aa:	Address 0x000000001a0039aa is out of bounds.


1a0039ac <_vfiprintf_r>:
1a0039ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0039b0:	460d      	mov	r5, r1
1a0039b2:	b09d      	sub	sp, #116	; 0x74
1a0039b4:	4614      	mov	r4, r2
1a0039b6:	4698      	mov	r8, r3
1a0039b8:	4606      	mov	r6, r0
1a0039ba:	b118      	cbz	r0, 1a0039c4 <_vfiprintf_r+0x18>
1a0039bc:	6983      	ldr	r3, [r0, #24]
1a0039be:	b90b      	cbnz	r3, 1a0039c4 <_vfiprintf_r+0x18>
1a0039c0:	f7ff fe44 	bl	1a00364c <__sinit>
1a0039c4:	4b89      	ldr	r3, [pc, #548]	; (1a003bec <_vfiprintf_r+0x240>)
1a0039c6:	429d      	cmp	r5, r3
1a0039c8:	d11b      	bne.n	1a003a02 <_vfiprintf_r+0x56>
1a0039ca:	6875      	ldr	r5, [r6, #4]
1a0039cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0039ce:	07d9      	lsls	r1, r3, #31
1a0039d0:	d405      	bmi.n	1a0039de <_vfiprintf_r+0x32>
1a0039d2:	89ab      	ldrh	r3, [r5, #12]
1a0039d4:	059a      	lsls	r2, r3, #22
1a0039d6:	d402      	bmi.n	1a0039de <_vfiprintf_r+0x32>
1a0039d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0039da:	f7ff fefa 	bl	1a0037d2 <__retarget_lock_acquire_recursive>
1a0039de:	89ab      	ldrh	r3, [r5, #12]
1a0039e0:	071b      	lsls	r3, r3, #28
1a0039e2:	d501      	bpl.n	1a0039e8 <_vfiprintf_r+0x3c>
1a0039e4:	692b      	ldr	r3, [r5, #16]
1a0039e6:	b9eb      	cbnz	r3, 1a003a24 <_vfiprintf_r+0x78>
1a0039e8:	4629      	mov	r1, r5
1a0039ea:	4630      	mov	r0, r6
1a0039ec:	f000 fa32 	bl	1a003e54 <__swsetup_r>
1a0039f0:	b1c0      	cbz	r0, 1a003a24 <_vfiprintf_r+0x78>
1a0039f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0039f4:	07dc      	lsls	r4, r3, #31
1a0039f6:	d50e      	bpl.n	1a003a16 <_vfiprintf_r+0x6a>
1a0039f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0039fc:	b01d      	add	sp, #116	; 0x74
1a0039fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003a02:	4b7b      	ldr	r3, [pc, #492]	; (1a003bf0 <_vfiprintf_r+0x244>)
1a003a04:	429d      	cmp	r5, r3
1a003a06:	d101      	bne.n	1a003a0c <_vfiprintf_r+0x60>
1a003a08:	68b5      	ldr	r5, [r6, #8]
1a003a0a:	e7df      	b.n	1a0039cc <_vfiprintf_r+0x20>
1a003a0c:	4b79      	ldr	r3, [pc, #484]	; (1a003bf4 <_vfiprintf_r+0x248>)
1a003a0e:	429d      	cmp	r5, r3
1a003a10:	bf08      	it	eq
1a003a12:	68f5      	ldreq	r5, [r6, #12]
1a003a14:	e7da      	b.n	1a0039cc <_vfiprintf_r+0x20>
1a003a16:	89ab      	ldrh	r3, [r5, #12]
1a003a18:	0598      	lsls	r0, r3, #22
1a003a1a:	d4ed      	bmi.n	1a0039f8 <_vfiprintf_r+0x4c>
1a003a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003a1e:	f7ff fed9 	bl	1a0037d4 <__retarget_lock_release_recursive>
1a003a22:	e7e9      	b.n	1a0039f8 <_vfiprintf_r+0x4c>
1a003a24:	2300      	movs	r3, #0
1a003a26:	9309      	str	r3, [sp, #36]	; 0x24
1a003a28:	2320      	movs	r3, #32
1a003a2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a003a2e:	f8cd 800c 	str.w	r8, [sp, #12]
1a003a32:	2330      	movs	r3, #48	; 0x30
1a003a34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 1a003bf8 <_vfiprintf_r+0x24c>
1a003a38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a003a3c:	f04f 0901 	mov.w	r9, #1
1a003a40:	4623      	mov	r3, r4
1a003a42:	469a      	mov	sl, r3
1a003a44:	f813 2b01 	ldrb.w	r2, [r3], #1
1a003a48:	b10a      	cbz	r2, 1a003a4e <_vfiprintf_r+0xa2>
1a003a4a:	2a25      	cmp	r2, #37	; 0x25
1a003a4c:	d1f9      	bne.n	1a003a42 <_vfiprintf_r+0x96>
1a003a4e:	ebba 0b04 	subs.w	fp, sl, r4
1a003a52:	d00b      	beq.n	1a003a6c <_vfiprintf_r+0xc0>
1a003a54:	465b      	mov	r3, fp
1a003a56:	4622      	mov	r2, r4
1a003a58:	4629      	mov	r1, r5
1a003a5a:	4630      	mov	r0, r6
1a003a5c:	f7ff ff93 	bl	1a003986 <__sfputs_r>
1a003a60:	3001      	adds	r0, #1
1a003a62:	f000 80aa 	beq.w	1a003bba <_vfiprintf_r+0x20e>
1a003a66:	9a09      	ldr	r2, [sp, #36]	; 0x24
1a003a68:	445a      	add	r2, fp
1a003a6a:	9209      	str	r2, [sp, #36]	; 0x24
1a003a6c:	f89a 3000 	ldrb.w	r3, [sl]
1a003a70:	2b00      	cmp	r3, #0
1a003a72:	f000 80a2 	beq.w	1a003bba <_vfiprintf_r+0x20e>
1a003a76:	2300      	movs	r3, #0
1a003a78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a003a7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a003a80:	f10a 0a01 	add.w	sl, sl, #1
1a003a84:	9304      	str	r3, [sp, #16]
1a003a86:	9307      	str	r3, [sp, #28]
1a003a88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a003a8c:	931a      	str	r3, [sp, #104]	; 0x68
1a003a8e:	4654      	mov	r4, sl
1a003a90:	2205      	movs	r2, #5
1a003a92:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003a96:	4858      	ldr	r0, [pc, #352]	; (1a003bf8 <_vfiprintf_r+0x24c>)
1a003a98:	f000 fab2 	bl	1a004000 <memchr>
1a003a9c:	9a04      	ldr	r2, [sp, #16]
1a003a9e:	b9d8      	cbnz	r0, 1a003ad8 <_vfiprintf_r+0x12c>
1a003aa0:	06d1      	lsls	r1, r2, #27
1a003aa2:	bf44      	itt	mi
1a003aa4:	2320      	movmi	r3, #32
1a003aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1a003aaa:	0713      	lsls	r3, r2, #28
1a003aac:	bf44      	itt	mi
1a003aae:	232b      	movmi	r3, #43	; 0x2b
1a003ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1a003ab4:	f89a 3000 	ldrb.w	r3, [sl]
1a003ab8:	2b2a      	cmp	r3, #42	; 0x2a
1a003aba:	d015      	beq.n	1a003ae8 <_vfiprintf_r+0x13c>
1a003abc:	9a07      	ldr	r2, [sp, #28]
1a003abe:	4654      	mov	r4, sl
1a003ac0:	2000      	movs	r0, #0
1a003ac2:	f04f 0c0a 	mov.w	ip, #10
1a003ac6:	4621      	mov	r1, r4
1a003ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
1a003acc:	3b30      	subs	r3, #48	; 0x30
1a003ace:	2b09      	cmp	r3, #9
1a003ad0:	d94e      	bls.n	1a003b70 <_vfiprintf_r+0x1c4>
1a003ad2:	b1b0      	cbz	r0, 1a003b02 <_vfiprintf_r+0x156>
1a003ad4:	9207      	str	r2, [sp, #28]
1a003ad6:	e014      	b.n	1a003b02 <_vfiprintf_r+0x156>
1a003ad8:	eba0 0308 	sub.w	r3, r0, r8
1a003adc:	fa09 f303 	lsl.w	r3, r9, r3
1a003ae0:	4313      	orrs	r3, r2
1a003ae2:	9304      	str	r3, [sp, #16]
1a003ae4:	46a2      	mov	sl, r4
1a003ae6:	e7d2      	b.n	1a003a8e <_vfiprintf_r+0xe2>
1a003ae8:	9b03      	ldr	r3, [sp, #12]
1a003aea:	1d19      	adds	r1, r3, #4
1a003aec:	681b      	ldr	r3, [r3, #0]
1a003aee:	9103      	str	r1, [sp, #12]
1a003af0:	2b00      	cmp	r3, #0
1a003af2:	bfbb      	ittet	lt
1a003af4:	425b      	neglt	r3, r3
1a003af6:	f042 0202 	orrlt.w	r2, r2, #2
1a003afa:	9307      	strge	r3, [sp, #28]
1a003afc:	9307      	strlt	r3, [sp, #28]
1a003afe:	bfb8      	it	lt
1a003b00:	9204      	strlt	r2, [sp, #16]
1a003b02:	7823      	ldrb	r3, [r4, #0]
1a003b04:	2b2e      	cmp	r3, #46	; 0x2e
1a003b06:	d10c      	bne.n	1a003b22 <_vfiprintf_r+0x176>
1a003b08:	7863      	ldrb	r3, [r4, #1]
1a003b0a:	2b2a      	cmp	r3, #42	; 0x2a
1a003b0c:	d135      	bne.n	1a003b7a <_vfiprintf_r+0x1ce>
1a003b0e:	9b03      	ldr	r3, [sp, #12]
1a003b10:	1d1a      	adds	r2, r3, #4
1a003b12:	681b      	ldr	r3, [r3, #0]
1a003b14:	9203      	str	r2, [sp, #12]
1a003b16:	2b00      	cmp	r3, #0
1a003b18:	bfb8      	it	lt
1a003b1a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a003b1e:	3402      	adds	r4, #2
1a003b20:	9305      	str	r3, [sp, #20]
1a003b22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 1a003c08 <_vfiprintf_r+0x25c>
1a003b26:	7821      	ldrb	r1, [r4, #0]
1a003b28:	2203      	movs	r2, #3
1a003b2a:	4650      	mov	r0, sl
1a003b2c:	f000 fa68 	bl	1a004000 <memchr>
1a003b30:	b140      	cbz	r0, 1a003b44 <_vfiprintf_r+0x198>
1a003b32:	2340      	movs	r3, #64	; 0x40
1a003b34:	eba0 000a 	sub.w	r0, r0, sl
1a003b38:	fa03 f000 	lsl.w	r0, r3, r0
1a003b3c:	9b04      	ldr	r3, [sp, #16]
1a003b3e:	4303      	orrs	r3, r0
1a003b40:	3401      	adds	r4, #1
1a003b42:	9304      	str	r3, [sp, #16]
1a003b44:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003b48:	482c      	ldr	r0, [pc, #176]	; (1a003bfc <_vfiprintf_r+0x250>)
1a003b4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a003b4e:	2206      	movs	r2, #6
1a003b50:	f000 fa56 	bl	1a004000 <memchr>
1a003b54:	2800      	cmp	r0, #0
1a003b56:	d03f      	beq.n	1a003bd8 <_vfiprintf_r+0x22c>
1a003b58:	4b29      	ldr	r3, [pc, #164]	; (1a003c00 <_vfiprintf_r+0x254>)
1a003b5a:	bb1b      	cbnz	r3, 1a003ba4 <_vfiprintf_r+0x1f8>
1a003b5c:	9b03      	ldr	r3, [sp, #12]
1a003b5e:	3307      	adds	r3, #7
1a003b60:	f023 0307 	bic.w	r3, r3, #7
1a003b64:	3308      	adds	r3, #8
1a003b66:	9303      	str	r3, [sp, #12]
1a003b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003b6a:	443b      	add	r3, r7
1a003b6c:	9309      	str	r3, [sp, #36]	; 0x24
1a003b6e:	e767      	b.n	1a003a40 <_vfiprintf_r+0x94>
1a003b70:	fb0c 3202 	mla	r2, ip, r2, r3
1a003b74:	460c      	mov	r4, r1
1a003b76:	2001      	movs	r0, #1
1a003b78:	e7a5      	b.n	1a003ac6 <_vfiprintf_r+0x11a>
1a003b7a:	2300      	movs	r3, #0
1a003b7c:	3401      	adds	r4, #1
1a003b7e:	9305      	str	r3, [sp, #20]
1a003b80:	4619      	mov	r1, r3
1a003b82:	f04f 0c0a 	mov.w	ip, #10
1a003b86:	4620      	mov	r0, r4
1a003b88:	f810 2b01 	ldrb.w	r2, [r0], #1
1a003b8c:	3a30      	subs	r2, #48	; 0x30
1a003b8e:	2a09      	cmp	r2, #9
1a003b90:	d903      	bls.n	1a003b9a <_vfiprintf_r+0x1ee>
1a003b92:	2b00      	cmp	r3, #0
1a003b94:	d0c5      	beq.n	1a003b22 <_vfiprintf_r+0x176>
1a003b96:	9105      	str	r1, [sp, #20]
1a003b98:	e7c3      	b.n	1a003b22 <_vfiprintf_r+0x176>
1a003b9a:	fb0c 2101 	mla	r1, ip, r1, r2
1a003b9e:	4604      	mov	r4, r0
1a003ba0:	2301      	movs	r3, #1
1a003ba2:	e7f0      	b.n	1a003b86 <_vfiprintf_r+0x1da>
1a003ba4:	ab03      	add	r3, sp, #12
1a003ba6:	9300      	str	r3, [sp, #0]
1a003ba8:	462a      	mov	r2, r5
1a003baa:	4b16      	ldr	r3, [pc, #88]	; (1a003c04 <_vfiprintf_r+0x258>)
1a003bac:	a904      	add	r1, sp, #16
1a003bae:	4630      	mov	r0, r6
1a003bb0:	f3af 8000 	nop.w
1a003bb4:	4607      	mov	r7, r0
1a003bb6:	1c78      	adds	r0, r7, #1
1a003bb8:	d1d6      	bne.n	1a003b68 <_vfiprintf_r+0x1bc>
1a003bba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a003bbc:	07d9      	lsls	r1, r3, #31
1a003bbe:	d405      	bmi.n	1a003bcc <_vfiprintf_r+0x220>
1a003bc0:	89ab      	ldrh	r3, [r5, #12]
1a003bc2:	059a      	lsls	r2, r3, #22
1a003bc4:	d402      	bmi.n	1a003bcc <_vfiprintf_r+0x220>
1a003bc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003bc8:	f7ff fe04 	bl	1a0037d4 <__retarget_lock_release_recursive>
1a003bcc:	89ab      	ldrh	r3, [r5, #12]
1a003bce:	065b      	lsls	r3, r3, #25
1a003bd0:	f53f af12 	bmi.w	1a0039f8 <_vfiprintf_r+0x4c>
1a003bd4:	9809      	ldr	r0, [sp, #36]	; 0x24
1a003bd6:	e711      	b.n	1a0039fc <_vfiprintf_r+0x50>
1a003bd8:	ab03      	add	r3, sp, #12
1a003bda:	9300      	str	r3, [sp, #0]
1a003bdc:	462a      	mov	r2, r5
1a003bde:	4b09      	ldr	r3, [pc, #36]	; (1a003c04 <_vfiprintf_r+0x258>)
1a003be0:	a904      	add	r1, sp, #16
1a003be2:	4630      	mov	r0, r6
1a003be4:	f000 fad6 	bl	1a004194 <_printf_i>
1a003be8:	e7e4      	b.n	1a003bb4 <_vfiprintf_r+0x208>
1a003bea:	bf00      	nop
1a003bec:	1a00474c 	.word	0x1a00474c
1a003bf0:	1a00476c 	.word	0x1a00476c
1a003bf4:	1a00472c 	.word	0x1a00472c
1a003bf8:	1a004790 	.word	0x1a004790
1a003bfc:	1a00479a 	.word	0x1a00479a
1a003c00:	00000000 	.word	0x00000000
1a003c04:	1a003987 	.word	0x1a003987
1a003c08:	1a004796 	.word	0x1a004796

1a003c0c <iprintf>:
1a003c0c:	b40f      	push	{r0, r1, r2, r3}
1a003c0e:	4b0a      	ldr	r3, [pc, #40]	; (1a003c38 <iprintf+0x2c>)
1a003c10:	b513      	push	{r0, r1, r4, lr}
1a003c12:	681c      	ldr	r4, [r3, #0]
1a003c14:	b124      	cbz	r4, 1a003c20 <iprintf+0x14>
1a003c16:	69a3      	ldr	r3, [r4, #24]
1a003c18:	b913      	cbnz	r3, 1a003c20 <iprintf+0x14>
1a003c1a:	4620      	mov	r0, r4
1a003c1c:	f7ff fd16 	bl	1a00364c <__sinit>
1a003c20:	ab05      	add	r3, sp, #20
1a003c22:	9a04      	ldr	r2, [sp, #16]
1a003c24:	68a1      	ldr	r1, [r4, #8]
1a003c26:	9301      	str	r3, [sp, #4]
1a003c28:	4620      	mov	r0, r4
1a003c2a:	f7ff febf 	bl	1a0039ac <_vfiprintf_r>
1a003c2e:	b002      	add	sp, #8
1a003c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003c34:	b004      	add	sp, #16
1a003c36:	4770      	bx	lr
1a003c38:	10000040 	.word	0x10000040

1a003c3c <_puts_r>:
1a003c3c:	b570      	push	{r4, r5, r6, lr}
1a003c3e:	460e      	mov	r6, r1
1a003c40:	4605      	mov	r5, r0
1a003c42:	b118      	cbz	r0, 1a003c4c <_puts_r+0x10>
1a003c44:	6983      	ldr	r3, [r0, #24]
1a003c46:	b90b      	cbnz	r3, 1a003c4c <_puts_r+0x10>
1a003c48:	f7ff fd00 	bl	1a00364c <__sinit>
1a003c4c:	69ab      	ldr	r3, [r5, #24]
1a003c4e:	68ac      	ldr	r4, [r5, #8]
1a003c50:	b913      	cbnz	r3, 1a003c58 <_puts_r+0x1c>
1a003c52:	4628      	mov	r0, r5
1a003c54:	f7ff fcfa 	bl	1a00364c <__sinit>
1a003c58:	4b2c      	ldr	r3, [pc, #176]	; (1a003d0c <_puts_r+0xd0>)
1a003c5a:	429c      	cmp	r4, r3
1a003c5c:	d120      	bne.n	1a003ca0 <_puts_r+0x64>
1a003c5e:	686c      	ldr	r4, [r5, #4]
1a003c60:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a003c62:	07db      	lsls	r3, r3, #31
1a003c64:	d405      	bmi.n	1a003c72 <_puts_r+0x36>
1a003c66:	89a3      	ldrh	r3, [r4, #12]
1a003c68:	0598      	lsls	r0, r3, #22
1a003c6a:	d402      	bmi.n	1a003c72 <_puts_r+0x36>
1a003c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003c6e:	f7ff fdb0 	bl	1a0037d2 <__retarget_lock_acquire_recursive>
1a003c72:	89a3      	ldrh	r3, [r4, #12]
1a003c74:	0719      	lsls	r1, r3, #28
1a003c76:	d51d      	bpl.n	1a003cb4 <_puts_r+0x78>
1a003c78:	6923      	ldr	r3, [r4, #16]
1a003c7a:	b1db      	cbz	r3, 1a003cb4 <_puts_r+0x78>
1a003c7c:	3e01      	subs	r6, #1
1a003c7e:	68a3      	ldr	r3, [r4, #8]
1a003c80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a003c84:	3b01      	subs	r3, #1
1a003c86:	60a3      	str	r3, [r4, #8]
1a003c88:	bb39      	cbnz	r1, 1a003cda <_puts_r+0x9e>
1a003c8a:	2b00      	cmp	r3, #0
1a003c8c:	da38      	bge.n	1a003d00 <_puts_r+0xc4>
1a003c8e:	4622      	mov	r2, r4
1a003c90:	210a      	movs	r1, #10
1a003c92:	4628      	mov	r0, r5
1a003c94:	f000 f88c 	bl	1a003db0 <__swbuf_r>
1a003c98:	3001      	adds	r0, #1
1a003c9a:	d011      	beq.n	1a003cc0 <_puts_r+0x84>
1a003c9c:	250a      	movs	r5, #10
1a003c9e:	e011      	b.n	1a003cc4 <_puts_r+0x88>
1a003ca0:	4b1b      	ldr	r3, [pc, #108]	; (1a003d10 <_puts_r+0xd4>)
1a003ca2:	429c      	cmp	r4, r3
1a003ca4:	d101      	bne.n	1a003caa <_puts_r+0x6e>
1a003ca6:	68ac      	ldr	r4, [r5, #8]
1a003ca8:	e7da      	b.n	1a003c60 <_puts_r+0x24>
1a003caa:	4b1a      	ldr	r3, [pc, #104]	; (1a003d14 <_puts_r+0xd8>)
1a003cac:	429c      	cmp	r4, r3
1a003cae:	bf08      	it	eq
1a003cb0:	68ec      	ldreq	r4, [r5, #12]
1a003cb2:	e7d5      	b.n	1a003c60 <_puts_r+0x24>
1a003cb4:	4621      	mov	r1, r4
1a003cb6:	4628      	mov	r0, r5
1a003cb8:	f000 f8cc 	bl	1a003e54 <__swsetup_r>
1a003cbc:	2800      	cmp	r0, #0
1a003cbe:	d0dd      	beq.n	1a003c7c <_puts_r+0x40>
1a003cc0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
1a003cc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a003cc6:	07da      	lsls	r2, r3, #31
1a003cc8:	d405      	bmi.n	1a003cd6 <_puts_r+0x9a>
1a003cca:	89a3      	ldrh	r3, [r4, #12]
1a003ccc:	059b      	lsls	r3, r3, #22
1a003cce:	d402      	bmi.n	1a003cd6 <_puts_r+0x9a>
1a003cd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003cd2:	f7ff fd7f 	bl	1a0037d4 <__retarget_lock_release_recursive>
1a003cd6:	4628      	mov	r0, r5
1a003cd8:	bd70      	pop	{r4, r5, r6, pc}
1a003cda:	2b00      	cmp	r3, #0
1a003cdc:	da04      	bge.n	1a003ce8 <_puts_r+0xac>
1a003cde:	69a2      	ldr	r2, [r4, #24]
1a003ce0:	429a      	cmp	r2, r3
1a003ce2:	dc06      	bgt.n	1a003cf2 <_puts_r+0xb6>
1a003ce4:	290a      	cmp	r1, #10
1a003ce6:	d004      	beq.n	1a003cf2 <_puts_r+0xb6>
1a003ce8:	6823      	ldr	r3, [r4, #0]
1a003cea:	1c5a      	adds	r2, r3, #1
1a003cec:	6022      	str	r2, [r4, #0]
1a003cee:	7019      	strb	r1, [r3, #0]
1a003cf0:	e7c5      	b.n	1a003c7e <_puts_r+0x42>
1a003cf2:	4622      	mov	r2, r4
1a003cf4:	4628      	mov	r0, r5
1a003cf6:	f000 f85b 	bl	1a003db0 <__swbuf_r>
1a003cfa:	3001      	adds	r0, #1
1a003cfc:	d1bf      	bne.n	1a003c7e <_puts_r+0x42>
1a003cfe:	e7df      	b.n	1a003cc0 <_puts_r+0x84>
1a003d00:	6823      	ldr	r3, [r4, #0]
1a003d02:	250a      	movs	r5, #10
1a003d04:	1c5a      	adds	r2, r3, #1
1a003d06:	6022      	str	r2, [r4, #0]
1a003d08:	701d      	strb	r5, [r3, #0]
1a003d0a:	e7db      	b.n	1a003cc4 <_puts_r+0x88>
1a003d0c:	1a00474c 	.word	0x1a00474c
1a003d10:	1a00476c 	.word	0x1a00476c
1a003d14:	1a00472c 	.word	0x1a00472c

1a003d18 <puts>:
1a003d18:	4b02      	ldr	r3, [pc, #8]	; (1a003d24 <puts+0xc>)
1a003d1a:	4601      	mov	r1, r0
1a003d1c:	6818      	ldr	r0, [r3, #0]
1a003d1e:	f7ff bf8d 	b.w	1a003c3c <_puts_r>
1a003d22:	bf00      	nop
1a003d24:	10000040 	.word	0x10000040

1a003d28 <__sread>:
1a003d28:	b510      	push	{r4, lr}
1a003d2a:	460c      	mov	r4, r1
1a003d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003d30:	f7fc fb94 	bl	1a00045c <_read_r>
1a003d34:	2800      	cmp	r0, #0
1a003d36:	bfab      	itete	ge
1a003d38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a003d3a:	89a3      	ldrhlt	r3, [r4, #12]
1a003d3c:	181b      	addge	r3, r3, r0
1a003d3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a003d42:	bfac      	ite	ge
1a003d44:	6563      	strge	r3, [r4, #84]	; 0x54
1a003d46:	81a3      	strhlt	r3, [r4, #12]
1a003d48:	bd10      	pop	{r4, pc}

1a003d4a <__swrite>:
1a003d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003d4e:	461f      	mov	r7, r3
1a003d50:	898b      	ldrh	r3, [r1, #12]
1a003d52:	05db      	lsls	r3, r3, #23
1a003d54:	4605      	mov	r5, r0
1a003d56:	460c      	mov	r4, r1
1a003d58:	4616      	mov	r6, r2
1a003d5a:	d505      	bpl.n	1a003d68 <__swrite+0x1e>
1a003d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003d60:	2302      	movs	r3, #2
1a003d62:	2200      	movs	r2, #0
1a003d64:	f7fc fb75 	bl	1a000452 <_lseek_r>
1a003d68:	89a3      	ldrh	r3, [r4, #12]
1a003d6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a003d6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a003d72:	81a3      	strh	r3, [r4, #12]
1a003d74:	4632      	mov	r2, r6
1a003d76:	463b      	mov	r3, r7
1a003d78:	4628      	mov	r0, r5
1a003d7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a003d7e:	f7fc bb94 	b.w	1a0004aa <_write_r>

1a003d82 <__sseek>:
1a003d82:	b510      	push	{r4, lr}
1a003d84:	460c      	mov	r4, r1
1a003d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003d8a:	f7fc fb62 	bl	1a000452 <_lseek_r>
1a003d8e:	1c43      	adds	r3, r0, #1
1a003d90:	89a3      	ldrh	r3, [r4, #12]
1a003d92:	bf15      	itete	ne
1a003d94:	6560      	strne	r0, [r4, #84]	; 0x54
1a003d96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a003d9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a003d9e:	81a3      	strheq	r3, [r4, #12]
1a003da0:	bf18      	it	ne
1a003da2:	81a3      	strhne	r3, [r4, #12]
1a003da4:	bd10      	pop	{r4, pc}

1a003da6 <__sclose>:
1a003da6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003daa:	f7fc bb3f 	b.w	1a00042c <_close_r>
1a003dae:	Address 0x000000001a003dae is out of bounds.


1a003db0 <__swbuf_r>:
1a003db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003db2:	460e      	mov	r6, r1
1a003db4:	4614      	mov	r4, r2
1a003db6:	4605      	mov	r5, r0
1a003db8:	b118      	cbz	r0, 1a003dc2 <__swbuf_r+0x12>
1a003dba:	6983      	ldr	r3, [r0, #24]
1a003dbc:	b90b      	cbnz	r3, 1a003dc2 <__swbuf_r+0x12>
1a003dbe:	f7ff fc45 	bl	1a00364c <__sinit>
1a003dc2:	4b21      	ldr	r3, [pc, #132]	; (1a003e48 <__swbuf_r+0x98>)
1a003dc4:	429c      	cmp	r4, r3
1a003dc6:	d12b      	bne.n	1a003e20 <__swbuf_r+0x70>
1a003dc8:	686c      	ldr	r4, [r5, #4]
1a003dca:	69a3      	ldr	r3, [r4, #24]
1a003dcc:	60a3      	str	r3, [r4, #8]
1a003dce:	89a3      	ldrh	r3, [r4, #12]
1a003dd0:	071a      	lsls	r2, r3, #28
1a003dd2:	d52f      	bpl.n	1a003e34 <__swbuf_r+0x84>
1a003dd4:	6923      	ldr	r3, [r4, #16]
1a003dd6:	b36b      	cbz	r3, 1a003e34 <__swbuf_r+0x84>
1a003dd8:	6923      	ldr	r3, [r4, #16]
1a003dda:	6820      	ldr	r0, [r4, #0]
1a003ddc:	1ac0      	subs	r0, r0, r3
1a003dde:	6963      	ldr	r3, [r4, #20]
1a003de0:	b2f6      	uxtb	r6, r6
1a003de2:	4283      	cmp	r3, r0
1a003de4:	4637      	mov	r7, r6
1a003de6:	dc04      	bgt.n	1a003df2 <__swbuf_r+0x42>
1a003de8:	4621      	mov	r1, r4
1a003dea:	4628      	mov	r0, r5
1a003dec:	f7ff fb9a 	bl	1a003524 <_fflush_r>
1a003df0:	bb30      	cbnz	r0, 1a003e40 <__swbuf_r+0x90>
1a003df2:	68a3      	ldr	r3, [r4, #8]
1a003df4:	3b01      	subs	r3, #1
1a003df6:	60a3      	str	r3, [r4, #8]
1a003df8:	6823      	ldr	r3, [r4, #0]
1a003dfa:	1c5a      	adds	r2, r3, #1
1a003dfc:	6022      	str	r2, [r4, #0]
1a003dfe:	701e      	strb	r6, [r3, #0]
1a003e00:	6963      	ldr	r3, [r4, #20]
1a003e02:	3001      	adds	r0, #1
1a003e04:	4283      	cmp	r3, r0
1a003e06:	d004      	beq.n	1a003e12 <__swbuf_r+0x62>
1a003e08:	89a3      	ldrh	r3, [r4, #12]
1a003e0a:	07db      	lsls	r3, r3, #31
1a003e0c:	d506      	bpl.n	1a003e1c <__swbuf_r+0x6c>
1a003e0e:	2e0a      	cmp	r6, #10
1a003e10:	d104      	bne.n	1a003e1c <__swbuf_r+0x6c>
1a003e12:	4621      	mov	r1, r4
1a003e14:	4628      	mov	r0, r5
1a003e16:	f7ff fb85 	bl	1a003524 <_fflush_r>
1a003e1a:	b988      	cbnz	r0, 1a003e40 <__swbuf_r+0x90>
1a003e1c:	4638      	mov	r0, r7
1a003e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003e20:	4b0a      	ldr	r3, [pc, #40]	; (1a003e4c <__swbuf_r+0x9c>)
1a003e22:	429c      	cmp	r4, r3
1a003e24:	d101      	bne.n	1a003e2a <__swbuf_r+0x7a>
1a003e26:	68ac      	ldr	r4, [r5, #8]
1a003e28:	e7cf      	b.n	1a003dca <__swbuf_r+0x1a>
1a003e2a:	4b09      	ldr	r3, [pc, #36]	; (1a003e50 <__swbuf_r+0xa0>)
1a003e2c:	429c      	cmp	r4, r3
1a003e2e:	bf08      	it	eq
1a003e30:	68ec      	ldreq	r4, [r5, #12]
1a003e32:	e7ca      	b.n	1a003dca <__swbuf_r+0x1a>
1a003e34:	4621      	mov	r1, r4
1a003e36:	4628      	mov	r0, r5
1a003e38:	f000 f80c 	bl	1a003e54 <__swsetup_r>
1a003e3c:	2800      	cmp	r0, #0
1a003e3e:	d0cb      	beq.n	1a003dd8 <__swbuf_r+0x28>
1a003e40:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a003e44:	e7ea      	b.n	1a003e1c <__swbuf_r+0x6c>
1a003e46:	bf00      	nop
1a003e48:	1a00474c 	.word	0x1a00474c
1a003e4c:	1a00476c 	.word	0x1a00476c
1a003e50:	1a00472c 	.word	0x1a00472c

1a003e54 <__swsetup_r>:
1a003e54:	4b32      	ldr	r3, [pc, #200]	; (1a003f20 <__swsetup_r+0xcc>)
1a003e56:	b570      	push	{r4, r5, r6, lr}
1a003e58:	681d      	ldr	r5, [r3, #0]
1a003e5a:	4606      	mov	r6, r0
1a003e5c:	460c      	mov	r4, r1
1a003e5e:	b125      	cbz	r5, 1a003e6a <__swsetup_r+0x16>
1a003e60:	69ab      	ldr	r3, [r5, #24]
1a003e62:	b913      	cbnz	r3, 1a003e6a <__swsetup_r+0x16>
1a003e64:	4628      	mov	r0, r5
1a003e66:	f7ff fbf1 	bl	1a00364c <__sinit>
1a003e6a:	4b2e      	ldr	r3, [pc, #184]	; (1a003f24 <__swsetup_r+0xd0>)
1a003e6c:	429c      	cmp	r4, r3
1a003e6e:	d10f      	bne.n	1a003e90 <__swsetup_r+0x3c>
1a003e70:	686c      	ldr	r4, [r5, #4]
1a003e72:	89a3      	ldrh	r3, [r4, #12]
1a003e74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a003e78:	0719      	lsls	r1, r3, #28
1a003e7a:	d42c      	bmi.n	1a003ed6 <__swsetup_r+0x82>
1a003e7c:	06dd      	lsls	r5, r3, #27
1a003e7e:	d411      	bmi.n	1a003ea4 <__swsetup_r+0x50>
1a003e80:	2309      	movs	r3, #9
1a003e82:	6033      	str	r3, [r6, #0]
1a003e84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
1a003e88:	81a3      	strh	r3, [r4, #12]
1a003e8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003e8e:	e03e      	b.n	1a003f0e <__swsetup_r+0xba>
1a003e90:	4b25      	ldr	r3, [pc, #148]	; (1a003f28 <__swsetup_r+0xd4>)
1a003e92:	429c      	cmp	r4, r3
1a003e94:	d101      	bne.n	1a003e9a <__swsetup_r+0x46>
1a003e96:	68ac      	ldr	r4, [r5, #8]
1a003e98:	e7eb      	b.n	1a003e72 <__swsetup_r+0x1e>
1a003e9a:	4b24      	ldr	r3, [pc, #144]	; (1a003f2c <__swsetup_r+0xd8>)
1a003e9c:	429c      	cmp	r4, r3
1a003e9e:	bf08      	it	eq
1a003ea0:	68ec      	ldreq	r4, [r5, #12]
1a003ea2:	e7e6      	b.n	1a003e72 <__swsetup_r+0x1e>
1a003ea4:	0758      	lsls	r0, r3, #29
1a003ea6:	d512      	bpl.n	1a003ece <__swsetup_r+0x7a>
1a003ea8:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003eaa:	b141      	cbz	r1, 1a003ebe <__swsetup_r+0x6a>
1a003eac:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a003eb0:	4299      	cmp	r1, r3
1a003eb2:	d002      	beq.n	1a003eba <__swsetup_r+0x66>
1a003eb4:	4630      	mov	r0, r6
1a003eb6:	f7ff fca5 	bl	1a003804 <_free_r>
1a003eba:	2300      	movs	r3, #0
1a003ebc:	6363      	str	r3, [r4, #52]	; 0x34
1a003ebe:	89a3      	ldrh	r3, [r4, #12]
1a003ec0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a003ec4:	81a3      	strh	r3, [r4, #12]
1a003ec6:	2300      	movs	r3, #0
1a003ec8:	6063      	str	r3, [r4, #4]
1a003eca:	6923      	ldr	r3, [r4, #16]
1a003ecc:	6023      	str	r3, [r4, #0]
1a003ece:	89a3      	ldrh	r3, [r4, #12]
1a003ed0:	f043 0308 	orr.w	r3, r3, #8
1a003ed4:	81a3      	strh	r3, [r4, #12]
1a003ed6:	6923      	ldr	r3, [r4, #16]
1a003ed8:	b94b      	cbnz	r3, 1a003eee <__swsetup_r+0x9a>
1a003eda:	89a3      	ldrh	r3, [r4, #12]
1a003edc:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a003ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a003ee4:	d003      	beq.n	1a003eee <__swsetup_r+0x9a>
1a003ee6:	4621      	mov	r1, r4
1a003ee8:	4630      	mov	r0, r6
1a003eea:	f000 f845 	bl	1a003f78 <__smakebuf_r>
1a003eee:	89a0      	ldrh	r0, [r4, #12]
1a003ef0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a003ef4:	f010 0301 	ands.w	r3, r0, #1
1a003ef8:	d00a      	beq.n	1a003f10 <__swsetup_r+0xbc>
1a003efa:	2300      	movs	r3, #0
1a003efc:	60a3      	str	r3, [r4, #8]
1a003efe:	6963      	ldr	r3, [r4, #20]
1a003f00:	425b      	negs	r3, r3
1a003f02:	61a3      	str	r3, [r4, #24]
1a003f04:	6923      	ldr	r3, [r4, #16]
1a003f06:	b943      	cbnz	r3, 1a003f1a <__swsetup_r+0xc6>
1a003f08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
1a003f0c:	d1ba      	bne.n	1a003e84 <__swsetup_r+0x30>
1a003f0e:	bd70      	pop	{r4, r5, r6, pc}
1a003f10:	0781      	lsls	r1, r0, #30
1a003f12:	bf58      	it	pl
1a003f14:	6963      	ldrpl	r3, [r4, #20]
1a003f16:	60a3      	str	r3, [r4, #8]
1a003f18:	e7f4      	b.n	1a003f04 <__swsetup_r+0xb0>
1a003f1a:	2000      	movs	r0, #0
1a003f1c:	e7f7      	b.n	1a003f0e <__swsetup_r+0xba>
1a003f1e:	bf00      	nop
1a003f20:	10000040 	.word	0x10000040
1a003f24:	1a00474c 	.word	0x1a00474c
1a003f28:	1a00476c 	.word	0x1a00476c
1a003f2c:	1a00472c 	.word	0x1a00472c

1a003f30 <__swhatbuf_r>:
1a003f30:	b570      	push	{r4, r5, r6, lr}
1a003f32:	460e      	mov	r6, r1
1a003f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003f38:	2900      	cmp	r1, #0
1a003f3a:	b096      	sub	sp, #88	; 0x58
1a003f3c:	4614      	mov	r4, r2
1a003f3e:	461d      	mov	r5, r3
1a003f40:	da07      	bge.n	1a003f52 <__swhatbuf_r+0x22>
1a003f42:	2300      	movs	r3, #0
1a003f44:	602b      	str	r3, [r5, #0]
1a003f46:	89b3      	ldrh	r3, [r6, #12]
1a003f48:	061a      	lsls	r2, r3, #24
1a003f4a:	d410      	bmi.n	1a003f6e <__swhatbuf_r+0x3e>
1a003f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a003f50:	e00e      	b.n	1a003f70 <__swhatbuf_r+0x40>
1a003f52:	466a      	mov	r2, sp
1a003f54:	f7fc fa6f 	bl	1a000436 <_fstat_r>
1a003f58:	2800      	cmp	r0, #0
1a003f5a:	dbf2      	blt.n	1a003f42 <__swhatbuf_r+0x12>
1a003f5c:	9a01      	ldr	r2, [sp, #4]
1a003f5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a003f62:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a003f66:	425a      	negs	r2, r3
1a003f68:	415a      	adcs	r2, r3
1a003f6a:	602a      	str	r2, [r5, #0]
1a003f6c:	e7ee      	b.n	1a003f4c <__swhatbuf_r+0x1c>
1a003f6e:	2340      	movs	r3, #64	; 0x40
1a003f70:	2000      	movs	r0, #0
1a003f72:	6023      	str	r3, [r4, #0]
1a003f74:	b016      	add	sp, #88	; 0x58
1a003f76:	bd70      	pop	{r4, r5, r6, pc}

1a003f78 <__smakebuf_r>:
1a003f78:	898b      	ldrh	r3, [r1, #12]
1a003f7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a003f7c:	079d      	lsls	r5, r3, #30
1a003f7e:	4606      	mov	r6, r0
1a003f80:	460c      	mov	r4, r1
1a003f82:	d507      	bpl.n	1a003f94 <__smakebuf_r+0x1c>
1a003f84:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a003f88:	6023      	str	r3, [r4, #0]
1a003f8a:	6123      	str	r3, [r4, #16]
1a003f8c:	2301      	movs	r3, #1
1a003f8e:	6163      	str	r3, [r4, #20]
1a003f90:	b002      	add	sp, #8
1a003f92:	bd70      	pop	{r4, r5, r6, pc}
1a003f94:	ab01      	add	r3, sp, #4
1a003f96:	466a      	mov	r2, sp
1a003f98:	f7ff ffca 	bl	1a003f30 <__swhatbuf_r>
1a003f9c:	9900      	ldr	r1, [sp, #0]
1a003f9e:	4605      	mov	r5, r0
1a003fa0:	4630      	mov	r0, r6
1a003fa2:	f7ff fc7f 	bl	1a0038a4 <_malloc_r>
1a003fa6:	b948      	cbnz	r0, 1a003fbc <__smakebuf_r+0x44>
1a003fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003fac:	059a      	lsls	r2, r3, #22
1a003fae:	d4ef      	bmi.n	1a003f90 <__smakebuf_r+0x18>
1a003fb0:	f023 0303 	bic.w	r3, r3, #3
1a003fb4:	f043 0302 	orr.w	r3, r3, #2
1a003fb8:	81a3      	strh	r3, [r4, #12]
1a003fba:	e7e3      	b.n	1a003f84 <__smakebuf_r+0xc>
1a003fbc:	4b0d      	ldr	r3, [pc, #52]	; (1a003ff4 <__smakebuf_r+0x7c>)
1a003fbe:	62b3      	str	r3, [r6, #40]	; 0x28
1a003fc0:	89a3      	ldrh	r3, [r4, #12]
1a003fc2:	6020      	str	r0, [r4, #0]
1a003fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003fc8:	81a3      	strh	r3, [r4, #12]
1a003fca:	9b00      	ldr	r3, [sp, #0]
1a003fcc:	6163      	str	r3, [r4, #20]
1a003fce:	9b01      	ldr	r3, [sp, #4]
1a003fd0:	6120      	str	r0, [r4, #16]
1a003fd2:	b15b      	cbz	r3, 1a003fec <__smakebuf_r+0x74>
1a003fd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a003fd8:	4630      	mov	r0, r6
1a003fda:	f7fc fa31 	bl	1a000440 <_isatty_r>
1a003fde:	b128      	cbz	r0, 1a003fec <__smakebuf_r+0x74>
1a003fe0:	89a3      	ldrh	r3, [r4, #12]
1a003fe2:	f023 0303 	bic.w	r3, r3, #3
1a003fe6:	f043 0301 	orr.w	r3, r3, #1
1a003fea:	81a3      	strh	r3, [r4, #12]
1a003fec:	89a0      	ldrh	r0, [r4, #12]
1a003fee:	4305      	orrs	r5, r0
1a003ff0:	81a5      	strh	r5, [r4, #12]
1a003ff2:	e7cd      	b.n	1a003f90 <__smakebuf_r+0x18>
1a003ff4:	1a0035e5 	.word	0x1a0035e5
1a003ff8:	ffffffff 	.word	0xffffffff
1a003ffc:	ffffffff 	.word	0xffffffff

1a004000 <memchr>:
1a004000:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004004:	2a10      	cmp	r2, #16
1a004006:	db2b      	blt.n	1a004060 <memchr+0x60>
1a004008:	f010 0f07 	tst.w	r0, #7
1a00400c:	d008      	beq.n	1a004020 <memchr+0x20>
1a00400e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004012:	3a01      	subs	r2, #1
1a004014:	428b      	cmp	r3, r1
1a004016:	d02d      	beq.n	1a004074 <memchr+0x74>
1a004018:	f010 0f07 	tst.w	r0, #7
1a00401c:	b342      	cbz	r2, 1a004070 <memchr+0x70>
1a00401e:	d1f6      	bne.n	1a00400e <memchr+0xe>
1a004020:	b4f0      	push	{r4, r5, r6, r7}
1a004022:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004026:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00402a:	f022 0407 	bic.w	r4, r2, #7
1a00402e:	f07f 0700 	mvns.w	r7, #0
1a004032:	2300      	movs	r3, #0
1a004034:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004038:	3c08      	subs	r4, #8
1a00403a:	ea85 0501 	eor.w	r5, r5, r1
1a00403e:	ea86 0601 	eor.w	r6, r6, r1
1a004042:	fa85 f547 	uadd8	r5, r5, r7
1a004046:	faa3 f587 	sel	r5, r3, r7
1a00404a:	fa86 f647 	uadd8	r6, r6, r7
1a00404e:	faa5 f687 	sel	r6, r5, r7
1a004052:	b98e      	cbnz	r6, 1a004078 <memchr+0x78>
1a004054:	d1ee      	bne.n	1a004034 <memchr+0x34>
1a004056:	bcf0      	pop	{r4, r5, r6, r7}
1a004058:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00405c:	f002 0207 	and.w	r2, r2, #7
1a004060:	b132      	cbz	r2, 1a004070 <memchr+0x70>
1a004062:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004066:	3a01      	subs	r2, #1
1a004068:	ea83 0301 	eor.w	r3, r3, r1
1a00406c:	b113      	cbz	r3, 1a004074 <memchr+0x74>
1a00406e:	d1f8      	bne.n	1a004062 <memchr+0x62>
1a004070:	2000      	movs	r0, #0
1a004072:	4770      	bx	lr
1a004074:	3801      	subs	r0, #1
1a004076:	4770      	bx	lr
1a004078:	2d00      	cmp	r5, #0
1a00407a:	bf06      	itte	eq
1a00407c:	4635      	moveq	r5, r6
1a00407e:	3803      	subeq	r0, #3
1a004080:	3807      	subne	r0, #7
1a004082:	f015 0f01 	tst.w	r5, #1
1a004086:	d107      	bne.n	1a004098 <memchr+0x98>
1a004088:	3001      	adds	r0, #1
1a00408a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00408e:	bf02      	ittt	eq
1a004090:	3001      	addeq	r0, #1
1a004092:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004096:	3001      	addeq	r0, #1
1a004098:	bcf0      	pop	{r4, r5, r6, r7}
1a00409a:	3801      	subs	r0, #1
1a00409c:	4770      	bx	lr
1a00409e:	bf00      	nop

1a0040a0 <__malloc_lock>:
1a0040a0:	4801      	ldr	r0, [pc, #4]	; (1a0040a8 <__malloc_lock+0x8>)
1a0040a2:	f7ff bb96 	b.w	1a0037d2 <__retarget_lock_acquire_recursive>
1a0040a6:	bf00      	nop
1a0040a8:	10002b48 	.word	0x10002b48

1a0040ac <__malloc_unlock>:
1a0040ac:	4801      	ldr	r0, [pc, #4]	; (1a0040b4 <__malloc_unlock+0x8>)
1a0040ae:	f7ff bb91 	b.w	1a0037d4 <__retarget_lock_release_recursive>
1a0040b2:	bf00      	nop
1a0040b4:	10002b48 	.word	0x10002b48

1a0040b8 <_printf_common>:
1a0040b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0040bc:	4616      	mov	r6, r2
1a0040be:	4699      	mov	r9, r3
1a0040c0:	688a      	ldr	r2, [r1, #8]
1a0040c2:	690b      	ldr	r3, [r1, #16]
1a0040c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0040c8:	4293      	cmp	r3, r2
1a0040ca:	bfb8      	it	lt
1a0040cc:	4613      	movlt	r3, r2
1a0040ce:	6033      	str	r3, [r6, #0]
1a0040d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0040d4:	4607      	mov	r7, r0
1a0040d6:	460c      	mov	r4, r1
1a0040d8:	b10a      	cbz	r2, 1a0040de <_printf_common+0x26>
1a0040da:	3301      	adds	r3, #1
1a0040dc:	6033      	str	r3, [r6, #0]
1a0040de:	6823      	ldr	r3, [r4, #0]
1a0040e0:	0699      	lsls	r1, r3, #26
1a0040e2:	bf42      	ittt	mi
1a0040e4:	6833      	ldrmi	r3, [r6, #0]
1a0040e6:	3302      	addmi	r3, #2
1a0040e8:	6033      	strmi	r3, [r6, #0]
1a0040ea:	6825      	ldr	r5, [r4, #0]
1a0040ec:	f015 0506 	ands.w	r5, r5, #6
1a0040f0:	d106      	bne.n	1a004100 <_printf_common+0x48>
1a0040f2:	f104 0a19 	add.w	sl, r4, #25
1a0040f6:	68e3      	ldr	r3, [r4, #12]
1a0040f8:	6832      	ldr	r2, [r6, #0]
1a0040fa:	1a9b      	subs	r3, r3, r2
1a0040fc:	42ab      	cmp	r3, r5
1a0040fe:	dc26      	bgt.n	1a00414e <_printf_common+0x96>
1a004100:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
1a004104:	1e13      	subs	r3, r2, #0
1a004106:	6822      	ldr	r2, [r4, #0]
1a004108:	bf18      	it	ne
1a00410a:	2301      	movne	r3, #1
1a00410c:	0692      	lsls	r2, r2, #26
1a00410e:	d42b      	bmi.n	1a004168 <_printf_common+0xb0>
1a004110:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004114:	4649      	mov	r1, r9
1a004116:	4638      	mov	r0, r7
1a004118:	47c0      	blx	r8
1a00411a:	3001      	adds	r0, #1
1a00411c:	d01e      	beq.n	1a00415c <_printf_common+0xa4>
1a00411e:	6823      	ldr	r3, [r4, #0]
1a004120:	68e5      	ldr	r5, [r4, #12]
1a004122:	6832      	ldr	r2, [r6, #0]
1a004124:	f003 0306 	and.w	r3, r3, #6
1a004128:	2b04      	cmp	r3, #4
1a00412a:	bf08      	it	eq
1a00412c:	1aad      	subeq	r5, r5, r2
1a00412e:	68a3      	ldr	r3, [r4, #8]
1a004130:	6922      	ldr	r2, [r4, #16]
1a004132:	bf0c      	ite	eq
1a004134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a004138:	2500      	movne	r5, #0
1a00413a:	4293      	cmp	r3, r2
1a00413c:	bfc4      	itt	gt
1a00413e:	1a9b      	subgt	r3, r3, r2
1a004140:	18ed      	addgt	r5, r5, r3
1a004142:	2600      	movs	r6, #0
1a004144:	341a      	adds	r4, #26
1a004146:	42b5      	cmp	r5, r6
1a004148:	d11a      	bne.n	1a004180 <_printf_common+0xc8>
1a00414a:	2000      	movs	r0, #0
1a00414c:	e008      	b.n	1a004160 <_printf_common+0xa8>
1a00414e:	2301      	movs	r3, #1
1a004150:	4652      	mov	r2, sl
1a004152:	4649      	mov	r1, r9
1a004154:	4638      	mov	r0, r7
1a004156:	47c0      	blx	r8
1a004158:	3001      	adds	r0, #1
1a00415a:	d103      	bne.n	1a004164 <_printf_common+0xac>
1a00415c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004164:	3501      	adds	r5, #1
1a004166:	e7c6      	b.n	1a0040f6 <_printf_common+0x3e>
1a004168:	18e1      	adds	r1, r4, r3
1a00416a:	1c5a      	adds	r2, r3, #1
1a00416c:	2030      	movs	r0, #48	; 0x30
1a00416e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004172:	4422      	add	r2, r4
1a004174:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a004178:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a00417c:	3302      	adds	r3, #2
1a00417e:	e7c7      	b.n	1a004110 <_printf_common+0x58>
1a004180:	2301      	movs	r3, #1
1a004182:	4622      	mov	r2, r4
1a004184:	4649      	mov	r1, r9
1a004186:	4638      	mov	r0, r7
1a004188:	47c0      	blx	r8
1a00418a:	3001      	adds	r0, #1
1a00418c:	d0e6      	beq.n	1a00415c <_printf_common+0xa4>
1a00418e:	3601      	adds	r6, #1
1a004190:	e7d9      	b.n	1a004146 <_printf_common+0x8e>
1a004192:	Address 0x000000001a004192 is out of bounds.


1a004194 <_printf_i>:
1a004194:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
1a004198:	460c      	mov	r4, r1
1a00419a:	4691      	mov	r9, r2
1a00419c:	7e27      	ldrb	r7, [r4, #24]
1a00419e:	990c      	ldr	r1, [sp, #48]	; 0x30
1a0041a0:	2f78      	cmp	r7, #120	; 0x78
1a0041a2:	4680      	mov	r8, r0
1a0041a4:	469a      	mov	sl, r3
1a0041a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a0041aa:	d807      	bhi.n	1a0041bc <_printf_i+0x28>
1a0041ac:	2f62      	cmp	r7, #98	; 0x62
1a0041ae:	d80a      	bhi.n	1a0041c6 <_printf_i+0x32>
1a0041b0:	2f00      	cmp	r7, #0
1a0041b2:	f000 80d8 	beq.w	1a004366 <_printf_i+0x1d2>
1a0041b6:	2f58      	cmp	r7, #88	; 0x58
1a0041b8:	f000 80a3 	beq.w	1a004302 <_printf_i+0x16e>
1a0041bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
1a0041c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
1a0041c4:	e03a      	b.n	1a00423c <_printf_i+0xa8>
1a0041c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
1a0041ca:	2b15      	cmp	r3, #21
1a0041cc:	d8f6      	bhi.n	1a0041bc <_printf_i+0x28>
1a0041ce:	a001      	add	r0, pc, #4	; (adr r0, 1a0041d4 <_printf_i+0x40>)
1a0041d0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
1a0041d4:	1a00422d 	.word	0x1a00422d
1a0041d8:	1a004241 	.word	0x1a004241
1a0041dc:	1a0041bd 	.word	0x1a0041bd
1a0041e0:	1a0041bd 	.word	0x1a0041bd
1a0041e4:	1a0041bd 	.word	0x1a0041bd
1a0041e8:	1a0041bd 	.word	0x1a0041bd
1a0041ec:	1a004241 	.word	0x1a004241
1a0041f0:	1a0041bd 	.word	0x1a0041bd
1a0041f4:	1a0041bd 	.word	0x1a0041bd
1a0041f8:	1a0041bd 	.word	0x1a0041bd
1a0041fc:	1a0041bd 	.word	0x1a0041bd
1a004200:	1a00434d 	.word	0x1a00434d
1a004204:	1a004271 	.word	0x1a004271
1a004208:	1a00432f 	.word	0x1a00432f
1a00420c:	1a0041bd 	.word	0x1a0041bd
1a004210:	1a0041bd 	.word	0x1a0041bd
1a004214:	1a00436f 	.word	0x1a00436f
1a004218:	1a0041bd 	.word	0x1a0041bd
1a00421c:	1a004271 	.word	0x1a004271
1a004220:	1a0041bd 	.word	0x1a0041bd
1a004224:	1a0041bd 	.word	0x1a0041bd
1a004228:	1a004337 	.word	0x1a004337
1a00422c:	680b      	ldr	r3, [r1, #0]
1a00422e:	1d1a      	adds	r2, r3, #4
1a004230:	681b      	ldr	r3, [r3, #0]
1a004232:	600a      	str	r2, [r1, #0]
1a004234:	f104 0642 	add.w	r6, r4, #66	; 0x42
1a004238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a00423c:	2301      	movs	r3, #1
1a00423e:	e0a3      	b.n	1a004388 <_printf_i+0x1f4>
1a004240:	6825      	ldr	r5, [r4, #0]
1a004242:	6808      	ldr	r0, [r1, #0]
1a004244:	062e      	lsls	r6, r5, #24
1a004246:	f100 0304 	add.w	r3, r0, #4
1a00424a:	d50a      	bpl.n	1a004262 <_printf_i+0xce>
1a00424c:	6805      	ldr	r5, [r0, #0]
1a00424e:	600b      	str	r3, [r1, #0]
1a004250:	2d00      	cmp	r5, #0
1a004252:	da03      	bge.n	1a00425c <_printf_i+0xc8>
1a004254:	232d      	movs	r3, #45	; 0x2d
1a004256:	426d      	negs	r5, r5
1a004258:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a00425c:	485e      	ldr	r0, [pc, #376]	; (1a0043d8 <_printf_i+0x244>)
1a00425e:	230a      	movs	r3, #10
1a004260:	e019      	b.n	1a004296 <_printf_i+0x102>
1a004262:	f015 0f40 	tst.w	r5, #64	; 0x40
1a004266:	6805      	ldr	r5, [r0, #0]
1a004268:	600b      	str	r3, [r1, #0]
1a00426a:	bf18      	it	ne
1a00426c:	b22d      	sxthne	r5, r5
1a00426e:	e7ef      	b.n	1a004250 <_printf_i+0xbc>
1a004270:	680b      	ldr	r3, [r1, #0]
1a004272:	6825      	ldr	r5, [r4, #0]
1a004274:	1d18      	adds	r0, r3, #4
1a004276:	6008      	str	r0, [r1, #0]
1a004278:	0628      	lsls	r0, r5, #24
1a00427a:	d501      	bpl.n	1a004280 <_printf_i+0xec>
1a00427c:	681d      	ldr	r5, [r3, #0]
1a00427e:	e002      	b.n	1a004286 <_printf_i+0xf2>
1a004280:	0669      	lsls	r1, r5, #25
1a004282:	d5fb      	bpl.n	1a00427c <_printf_i+0xe8>
1a004284:	881d      	ldrh	r5, [r3, #0]
1a004286:	4854      	ldr	r0, [pc, #336]	; (1a0043d8 <_printf_i+0x244>)
1a004288:	2f6f      	cmp	r7, #111	; 0x6f
1a00428a:	bf0c      	ite	eq
1a00428c:	2308      	moveq	r3, #8
1a00428e:	230a      	movne	r3, #10
1a004290:	2100      	movs	r1, #0
1a004292:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004296:	6866      	ldr	r6, [r4, #4]
1a004298:	60a6      	str	r6, [r4, #8]
1a00429a:	2e00      	cmp	r6, #0
1a00429c:	bfa2      	ittt	ge
1a00429e:	6821      	ldrge	r1, [r4, #0]
1a0042a0:	f021 0104 	bicge.w	r1, r1, #4
1a0042a4:	6021      	strge	r1, [r4, #0]
1a0042a6:	b90d      	cbnz	r5, 1a0042ac <_printf_i+0x118>
1a0042a8:	2e00      	cmp	r6, #0
1a0042aa:	d04d      	beq.n	1a004348 <_printf_i+0x1b4>
1a0042ac:	4616      	mov	r6, r2
1a0042ae:	fbb5 f1f3 	udiv	r1, r5, r3
1a0042b2:	fb03 5711 	mls	r7, r3, r1, r5
1a0042b6:	5dc7      	ldrb	r7, [r0, r7]
1a0042b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
1a0042bc:	462f      	mov	r7, r5
1a0042be:	42bb      	cmp	r3, r7
1a0042c0:	460d      	mov	r5, r1
1a0042c2:	d9f4      	bls.n	1a0042ae <_printf_i+0x11a>
1a0042c4:	2b08      	cmp	r3, #8
1a0042c6:	d10b      	bne.n	1a0042e0 <_printf_i+0x14c>
1a0042c8:	6823      	ldr	r3, [r4, #0]
1a0042ca:	07df      	lsls	r7, r3, #31
1a0042cc:	d508      	bpl.n	1a0042e0 <_printf_i+0x14c>
1a0042ce:	6923      	ldr	r3, [r4, #16]
1a0042d0:	6861      	ldr	r1, [r4, #4]
1a0042d2:	4299      	cmp	r1, r3
1a0042d4:	bfde      	ittt	le
1a0042d6:	2330      	movle	r3, #48	; 0x30
1a0042d8:	f806 3c01 	strble.w	r3, [r6, #-1]
1a0042dc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
1a0042e0:	1b92      	subs	r2, r2, r6
1a0042e2:	6122      	str	r2, [r4, #16]
1a0042e4:	f8cd a000 	str.w	sl, [sp]
1a0042e8:	464b      	mov	r3, r9
1a0042ea:	aa03      	add	r2, sp, #12
1a0042ec:	4621      	mov	r1, r4
1a0042ee:	4640      	mov	r0, r8
1a0042f0:	f7ff fee2 	bl	1a0040b8 <_printf_common>
1a0042f4:	3001      	adds	r0, #1
1a0042f6:	d14c      	bne.n	1a004392 <_printf_i+0x1fe>
1a0042f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0042fc:	b004      	add	sp, #16
1a0042fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004302:	4835      	ldr	r0, [pc, #212]	; (1a0043d8 <_printf_i+0x244>)
1a004304:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
1a004308:	6823      	ldr	r3, [r4, #0]
1a00430a:	680e      	ldr	r6, [r1, #0]
1a00430c:	061f      	lsls	r7, r3, #24
1a00430e:	f856 5b04 	ldr.w	r5, [r6], #4
1a004312:	600e      	str	r6, [r1, #0]
1a004314:	d514      	bpl.n	1a004340 <_printf_i+0x1ac>
1a004316:	07d9      	lsls	r1, r3, #31
1a004318:	bf44      	itt	mi
1a00431a:	f043 0320 	orrmi.w	r3, r3, #32
1a00431e:	6023      	strmi	r3, [r4, #0]
1a004320:	b91d      	cbnz	r5, 1a00432a <_printf_i+0x196>
1a004322:	6823      	ldr	r3, [r4, #0]
1a004324:	f023 0320 	bic.w	r3, r3, #32
1a004328:	6023      	str	r3, [r4, #0]
1a00432a:	2310      	movs	r3, #16
1a00432c:	e7b0      	b.n	1a004290 <_printf_i+0xfc>
1a00432e:	6823      	ldr	r3, [r4, #0]
1a004330:	f043 0320 	orr.w	r3, r3, #32
1a004334:	6023      	str	r3, [r4, #0]
1a004336:	2378      	movs	r3, #120	; 0x78
1a004338:	4828      	ldr	r0, [pc, #160]	; (1a0043dc <_printf_i+0x248>)
1a00433a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00433e:	e7e3      	b.n	1a004308 <_printf_i+0x174>
1a004340:	065e      	lsls	r6, r3, #25
1a004342:	bf48      	it	mi
1a004344:	b2ad      	uxthmi	r5, r5
1a004346:	e7e6      	b.n	1a004316 <_printf_i+0x182>
1a004348:	4616      	mov	r6, r2
1a00434a:	e7bb      	b.n	1a0042c4 <_printf_i+0x130>
1a00434c:	680b      	ldr	r3, [r1, #0]
1a00434e:	6826      	ldr	r6, [r4, #0]
1a004350:	6960      	ldr	r0, [r4, #20]
1a004352:	1d1d      	adds	r5, r3, #4
1a004354:	600d      	str	r5, [r1, #0]
1a004356:	0635      	lsls	r5, r6, #24
1a004358:	681b      	ldr	r3, [r3, #0]
1a00435a:	d501      	bpl.n	1a004360 <_printf_i+0x1cc>
1a00435c:	6018      	str	r0, [r3, #0]
1a00435e:	e002      	b.n	1a004366 <_printf_i+0x1d2>
1a004360:	0671      	lsls	r1, r6, #25
1a004362:	d5fb      	bpl.n	1a00435c <_printf_i+0x1c8>
1a004364:	8018      	strh	r0, [r3, #0]
1a004366:	2300      	movs	r3, #0
1a004368:	6123      	str	r3, [r4, #16]
1a00436a:	4616      	mov	r6, r2
1a00436c:	e7ba      	b.n	1a0042e4 <_printf_i+0x150>
1a00436e:	680b      	ldr	r3, [r1, #0]
1a004370:	1d1a      	adds	r2, r3, #4
1a004372:	600a      	str	r2, [r1, #0]
1a004374:	681e      	ldr	r6, [r3, #0]
1a004376:	6862      	ldr	r2, [r4, #4]
1a004378:	2100      	movs	r1, #0
1a00437a:	4630      	mov	r0, r6
1a00437c:	f7ff fe40 	bl	1a004000 <memchr>
1a004380:	b108      	cbz	r0, 1a004386 <_printf_i+0x1f2>
1a004382:	1b80      	subs	r0, r0, r6
1a004384:	6060      	str	r0, [r4, #4]
1a004386:	6863      	ldr	r3, [r4, #4]
1a004388:	6123      	str	r3, [r4, #16]
1a00438a:	2300      	movs	r3, #0
1a00438c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004390:	e7a8      	b.n	1a0042e4 <_printf_i+0x150>
1a004392:	6923      	ldr	r3, [r4, #16]
1a004394:	4632      	mov	r2, r6
1a004396:	4649      	mov	r1, r9
1a004398:	4640      	mov	r0, r8
1a00439a:	47d0      	blx	sl
1a00439c:	3001      	adds	r0, #1
1a00439e:	d0ab      	beq.n	1a0042f8 <_printf_i+0x164>
1a0043a0:	6823      	ldr	r3, [r4, #0]
1a0043a2:	079b      	lsls	r3, r3, #30
1a0043a4:	d413      	bmi.n	1a0043ce <_printf_i+0x23a>
1a0043a6:	68e0      	ldr	r0, [r4, #12]
1a0043a8:	9b03      	ldr	r3, [sp, #12]
1a0043aa:	4298      	cmp	r0, r3
1a0043ac:	bfb8      	it	lt
1a0043ae:	4618      	movlt	r0, r3
1a0043b0:	e7a4      	b.n	1a0042fc <_printf_i+0x168>
1a0043b2:	2301      	movs	r3, #1
1a0043b4:	4632      	mov	r2, r6
1a0043b6:	4649      	mov	r1, r9
1a0043b8:	4640      	mov	r0, r8
1a0043ba:	47d0      	blx	sl
1a0043bc:	3001      	adds	r0, #1
1a0043be:	d09b      	beq.n	1a0042f8 <_printf_i+0x164>
1a0043c0:	3501      	adds	r5, #1
1a0043c2:	68e3      	ldr	r3, [r4, #12]
1a0043c4:	9903      	ldr	r1, [sp, #12]
1a0043c6:	1a5b      	subs	r3, r3, r1
1a0043c8:	42ab      	cmp	r3, r5
1a0043ca:	dcf2      	bgt.n	1a0043b2 <_printf_i+0x21e>
1a0043cc:	e7eb      	b.n	1a0043a6 <_printf_i+0x212>
1a0043ce:	2500      	movs	r5, #0
1a0043d0:	f104 0619 	add.w	r6, r4, #25
1a0043d4:	e7f5      	b.n	1a0043c2 <_printf_i+0x22e>
1a0043d6:	bf00      	nop
1a0043d8:	1a0047a1 	.word	0x1a0047a1
1a0043dc:	1a0047b2 	.word	0x1a0047b2
1a0043e0:	6b736154 	.word	0x6b736154
1a0043e4:	676f5420 	.word	0x676f5420
1a0043e8:	20656c67 	.word	0x20656c67
1a0043ec:	7364654c 	.word	0x7364654c
1a0043f0:	00000000 	.word	0x00000000
1a0043f4:	6b736154 	.word	0x6b736154
1a0043f8:	696c4220 	.word	0x696c4220
1a0043fc:	4c206b6e 	.word	0x4c206b6e
1a004400:	ff006465 	.word	0xff006465
1a004404:	41760a0d 	.word	0x41760a0d
1a004408:	72657373 	.word	0x72657373
1a00440c:	6c614374 	.word	0x6c614374
1a004410:	2864656c 	.word	0x2864656c
1a004414:	200a0d29 	.word	0x200a0d29
1a004418:	4c4c2020 	.word	0x4c4c2020
1a00441c:	20656e69 	.word	0x20656e69
1a004420:	626d754e 	.word	0x626d754e
1a004424:	3d207265 	.word	0x3d207265
1a004428:	0d642520 	.word	0x0d642520
1a00442c:	2020200a 	.word	0x2020200a
1a004430:	656c6946 	.word	0x656c6946
1a004434:	6d614e20 	.word	0x6d614e20
1a004438:	203d2065 	.word	0x203d2065
1a00443c:	0a0d7325 	.word	0x0a0d7325
1a004440:	ff000a0d 	.word	0xff000a0d
1a004444:	6c707041 	.word	0x6c707041
1a004448:	74616369 	.word	0x74616369
1a00444c:	206e6f69 	.word	0x206e6f69
1a004450:	6c6c614d 	.word	0x6c6c614d
1a004454:	4620636f 	.word	0x4620636f
1a004458:	656c6961 	.word	0x656c6961
1a00445c:	6f482064 	.word	0x6f482064
1a004460:	0d216b6f 	.word	0x0d216b6f
1a004464:	00000000 	.word	0x00000000
1a004468:	7362696c 	.word	0x7362696c
1a00446c:	6572662f 	.word	0x6572662f
1a004470:	6f747265 	.word	0x6f747265
1a004474:	6f732f73 	.word	0x6f732f73
1a004478:	65637275 	.word	0x65637275
1a00447c:	6f6f682f 	.word	0x6f6f682f
1a004480:	632e736b 	.word	0x632e736b
1a004484:	ffffff00 	.word	0xffffff00
1a004488:	70410a0d 	.word	0x70410a0d
1a00448c:	63696c70 	.word	0x63696c70
1a004490:	6f697461 	.word	0x6f697461
1a004494:	7453206e 	.word	0x7453206e
1a004498:	206b6361 	.word	0x206b6361
1a00449c:	7265764f 	.word	0x7265764f
1a0044a0:	776f6c66 	.word	0x776f6c66
1a0044a4:	6f202121 	.word	0x6f202121
1a0044a8:	6154206e 	.word	0x6154206e
1a0044ac:	203a6b73 	.word	0x203a6b73
1a0044b0:	0a0d7325 	.word	0x0a0d7325
1a0044b4:	ffffff00 	.word	0xffffff00
1a0044b8:	454c4449 	.word	0x454c4449
1a0044bc:	ffffff00 	.word	0xffffff00
1a0044c0:	51726d54 	.word	0x51726d54
1a0044c4:	ffffff00 	.word	0xffffff00
1a0044c8:	20726d54 	.word	0x20726d54
1a0044cc:	00637653 	.word	0x00637653

1a0044d0 <ExtRateIn>:
1a0044d0:	00000000                                ....

1a0044d4 <GpioButtons>:
1a0044d4:	08000400 09010900                       ........

1a0044dc <GpioLeds>:
1a0044dc:	01050005 0e000205 0c010b01              ............

1a0044e8 <GpioPorts>:
1a0044e8:	03030003 0f050403 05031005 07030603     ................
1a0044f8:	ffff0802                                ....

1a0044fc <OscRateIn>:
1a0044fc:	00b71b00                                ....

1a004500 <InitClkStates>:
1a004500:	01010f01                                ....

1a004504 <pinmuxing>:
1a004504:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004514:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004524:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004534:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004544:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004554:	00d50301 00d50401 00160107 00560207     ..............V.
1a004564:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004574:	00570206                                ..W.

1a004578 <UART_BClock>:
1a004578:	01a201c2 01620182                       ......b.

1a004580 <UART_PClock>:
1a004580:	00820081 00a200a1 0f0f0f03 ffff00ff     ................

1a004590 <periph_to_base>:
1a004590:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0045a0:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a0045b0:	000100e0 01000100 01200003 00060120     .......... . ...
1a0045c0:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0045d0:	01820013 00120182 01a201a2 01c20011     ................
1a0045e0:	001001c2 01e201e2 0202000f 000e0202     ................
1a0045f0:	02220222 0223000d 001c0223              "."...#.#...

1a0045fc <InitClkStates>:
1a0045fc:	00010100 00010909 0001090a 01010701     ................
1a00460c:	00010902 00010906 0101090c 0001090d     ................
1a00461c:	0001090e 0001090f 00010910 00010911     ................
1a00462c:	00010912 00010913 00011114 00011119     ................
1a00463c:	0001111a 0001111b                       ........

1a004644 <gpioPinsInit>:
1a004644:	02000104 00050701 05010d03 04080100     ................
1a004654:	02020002 02000304 00000403 04070002     ................
1a004664:	030c0300 09050402 05040103 04030208     ................
1a004674:	04020305 06040504 0802000c 03000b06     ................
1a004684:	00090607 07060503 060f0504 03030004     ................
1a004694:	02000404 00050404 06040502 04060200     ................
1a0046a4:	0c050408 05040a04 0003010e 14010a00     ................
1a0046b4:	010f0000 0d000012 00001101 0010010c     ................
1a0046c4:	07070300 000f0300 01000001 00000000     ................
1a0046d4:	000a0600 08060603 06100504 04030005     ................
1a0046e4:	03000106 04090400 04010d05 010b0000     ................
1a0046f4:	0200000f 00000001 00010104 02010800     ................
1a004704:	01090000 09010006 05040002 04010200     ................
1a004714:	02020105 02020504 0e00000a 01000b02     ................
1a004724:	000c020b ffff0c01                       ........

1a00472c <__sf_fake_stderr>:
	...

1a00474c <__sf_fake_stdin>:
	...

1a00476c <__sf_fake_stdout>:
	...

1a00478c <_global_impure_ptr>:
1a00478c:	10000044 2b302d23 6c680020 6665004c     D...#-0+ .hlL.ef
1a00479c:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a0047ac:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a0047bc:	64636261 ff006665                       abcdef..
