Timing Analyzer report for toolflow
Tue Nov 19 19:13:12 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; toolflow                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.1%      ;
;     Processor 3            ;  27.5%      ;
;     Processor 4            ;   9.3%      ;
;     Processors 5-16        ;   3.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Tue Nov 19 19:12:59 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 61.08 MHz ; 61.08 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 3.629 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.332 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; iCLK  ; 3.989 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.526 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.628 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.629 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 16.268     ;
; 3.657 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.261     ;
; 3.757 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.133     ; 16.108     ;
; 3.904 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.977     ;
; 3.930 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.953     ;
; 3.985 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.895     ;
; 4.034 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.884     ;
; 4.054 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.829     ;
; 4.066 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 15.840     ;
; 4.089 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[13]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.828     ;
; 4.147 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.770     ;
; 4.153 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.728     ;
; 4.172 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 15.724     ;
; 4.172 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.709     ;
; 4.194 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.707     ;
; 4.197 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.146     ; 15.655     ;
; 4.209 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 15.661     ;
; 4.213 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.710     ;
; 4.215 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.134     ; 15.649     ;
; 4.232 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 15.657     ;
; 4.241 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 15.652     ;
; 4.247 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.318     ;
; 4.254 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 15.635     ;
; 4.256 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.646     ;
; 4.283 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.439     ; 15.276     ;
; 4.284 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.133     ; 15.581     ;
; 4.291 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.138     ; 15.569     ;
; 4.302 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 15.573     ;
; 4.303 ; fetch_logic:fetch_component|s_PC[4]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.578     ;
; 4.322 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.590     ;
; 4.325 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 15.580     ;
; 4.325 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 15.542     ;
; 4.326 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 15.231     ;
; 4.344 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[9]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.584     ;
; 4.346 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 15.539     ;
; 4.347 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.554     ;
; 4.348 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.532     ;
; 4.360 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.145     ; 15.493     ;
; 4.360 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 15.519     ;
; 4.381 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.139     ; 15.478     ;
; 4.385 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[2]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.533     ;
; 4.394 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 15.499     ;
; 4.402 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 15.468     ;
; 4.405 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.422     ; 15.171     ;
; 4.415 ; fetch_logic:fetch_component|s_PC[5]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.466     ;
; 4.430 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[2]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.451     ;
; 4.436 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.481     ;
; 4.437 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.446     ;
; 4.440 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 15.154     ;
; 4.440 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.477     ;
; 4.441 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 15.429     ;
; 4.447 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 15.441     ;
; 4.448 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.120     ; 15.430     ;
; 4.448 ; fetch_logic:fetch_component|s_PC[9]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.140     ; 15.410     ;
; 4.449 ; fetch_logic:fetch_component|s_PC[9]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.156     ; 15.393     ;
; 4.450 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.120     ; 15.428     ;
; 4.464 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.454     ;
; 4.468 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 15.432     ;
; 4.488 ; fetch_logic:fetch_component|s_PC[2]                                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 15.418     ;
; 4.507 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 15.369     ;
; 4.510 ; fetch_logic:fetch_component|s_PC[8]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.157     ; 15.331     ;
; 4.511 ; fetch_logic:fetch_component|s_PC[9]                                                     ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 15.360     ;
; 4.520 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.381     ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.377     ;
; 4.527 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 15.340     ;
; 4.528 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 15.342     ;
; 4.528 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.355     ;
; 4.528 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 15.360     ;
; 4.543 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 15.346     ;
; 4.551 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 15.342     ;
; 4.567 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 15.326     ;
; 4.571 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 15.374     ;
; 4.571 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 15.322     ;
; 4.572 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 15.305     ;
; 4.588 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 15.283     ;
; 4.591 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 14.987     ;
; 4.593 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 15.353     ;
; 4.595 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.406     ; 14.997     ;
; 4.599 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 15.340     ;
; 4.600 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 15.288     ;
; 4.604 ; fetch_logic:fetch_component|s_PC[4]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.277     ;
; 4.606 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 15.334     ;
; 4.614 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 15.291     ;
; 4.621 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 15.279     ;
; 4.622 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 15.266     ;
; 4.622 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 15.289     ;
; 4.626 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.275     ;
; 4.633 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.427     ; 14.938     ;
; 4.635 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 15.270     ;
; 4.639 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.244     ;
; 4.644 ; fetch_logic:fetch_component|s_PC[8]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 15.231     ;
; 4.646 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.255     ;
; 4.653 ; fetch_logic:fetch_component|s_PC[7]                                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 15.245     ;
; 4.654 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.229     ;
; 4.668 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 14.889     ;
; 4.679 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.204     ;
; 4.680 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.237     ;
; 4.681 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.202     ;
; 4.684 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 15.192     ;
; 4.686 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 15.203     ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 0.994      ;
; 0.340 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.003      ;
; 0.349 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.011      ;
; 0.352 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.014      ;
; 0.354 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.022      ;
; 0.356 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.019      ;
; 0.359 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.027      ;
; 0.361 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.023      ;
; 0.366 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.028      ;
; 0.366 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.029      ;
; 0.367 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.029      ;
; 0.368 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.030      ;
; 0.373 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.029      ;
; 0.374 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:5:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.023      ;
; 0.376 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.039      ;
; 0.379 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.041      ;
; 0.386 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.048      ;
; 0.392 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.055      ;
; 0.395 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.057      ;
; 0.399 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.062      ;
; 0.403 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.064      ;
; 0.405 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.066      ;
; 0.415 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.071      ;
; 0.428 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q         ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.439 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.705      ;
; 0.452 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:22:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:30:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:25:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.719      ;
; 0.468 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.734      ;
; 0.554 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.822      ;
; 0.558 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 1.262      ;
; 0.560 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[27]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.825      ;
; 0.561 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[25]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.828      ;
; 0.562 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[7]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.828      ;
; 0.565 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[14]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.831      ;
; 0.575 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[1]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[16]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.842      ;
; 0.581 ; fetch_logic:fetch_component|s_PC[31]                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.853      ;
; 0.593 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.858      ;
; 0.597 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:24:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.864      ;
; 0.600 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.259      ;
; 0.600 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.869      ;
; 0.601 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q      ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.868      ;
; 0.606 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.872      ;
; 0.606 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.608 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.875      ;
; 0.615 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.881      ;
; 0.619 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.278      ;
; 0.621 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.888      ;
; 0.623 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.888      ;
; 0.624 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.889      ;
; 0.624 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.889      ;
; 0.628 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:18:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.894      ;
; 0.628 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:23:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:23:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.895      ;
; 0.631 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.896      ;
; 0.633 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.898      ;
; 0.646 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[30]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.661 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[10]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[29]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[18]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[6]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.930      ;
; 0.665 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[20]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[21]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.310      ;
; 0.668 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.337      ;
; 0.674 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.940      ;
; 0.681 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:12:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.340      ;
; 0.682 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.347      ;
; 0.689 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.418      ; 1.329      ;
; 0.694 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:14:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.353      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.989 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 15.895     ;
; 3.993 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.887     ;
; 4.000 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.922     ;
; 4.000 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.922     ;
; 4.000 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.922     ;
; 4.036 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 15.840     ;
; 4.040 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 15.832     ;
; 4.071 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.867     ;
; 4.071 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.867     ;
; 4.071 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.867     ;
; 4.155 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 15.742     ;
; 4.202 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 15.687     ;
; 4.242 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 15.629     ;
; 4.246 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 15.621     ;
; 4.253 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.656     ;
; 4.253 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.656     ;
; 4.253 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.656     ;
; 4.263 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 15.620     ;
; 4.267 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 15.612     ;
; 4.272 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.637     ;
; 4.274 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.647     ;
; 4.274 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.647     ;
; 4.274 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.647     ;
; 4.303 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 15.607     ;
; 4.319 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.582     ;
; 4.323 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.132     ; 15.543     ;
; 4.327 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.136     ; 15.535     ;
; 4.334 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.570     ;
; 4.334 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.570     ;
; 4.334 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.570     ;
; 4.346 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 15.530     ;
; 4.350 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.552     ;
; 4.350 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 15.522     ;
; 4.355 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.568     ;
; 4.355 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.558     ;
; 4.376 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.541     ;
; 4.376 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.541     ;
; 4.381 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.557     ;
; 4.381 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.557     ;
; 4.381 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.557     ;
; 4.402 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 15.503     ;
; 4.408 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 15.476     ;
; 4.421 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 15.463     ;
; 4.423 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.486     ;
; 4.423 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.486     ;
; 4.425 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.455     ;
; 4.426 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 15.513     ;
; 4.429 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 15.467     ;
; 4.432 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.490     ;
; 4.432 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.490     ;
; 4.432 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.490     ;
; 4.489 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 15.390     ;
; 4.512 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 15.377     ;
; 4.525 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 15.371     ;
; 4.546 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 15.362     ;
; 4.548 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.333     ;
; 4.552 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 15.325     ;
; 4.555 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.347     ;
; 4.555 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.347     ;
; 4.555 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.347     ;
; 4.556 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 15.341     ;
; 4.559 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.360     ;
; 4.559 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.360     ;
; 4.559 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.360     ;
; 4.566 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:2:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 15.337     ;
; 4.570 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:12:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 15.361     ;
; 4.574 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.348     ;
; 4.577 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.332     ;
; 4.587 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 15.310     ;
; 4.593 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 10.000       ; 2.979      ; 8.384      ;
; 4.593 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 10.000       ; 2.979      ; 8.384      ;
; 4.593 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 10.000       ; 2.979      ; 8.384      ;
; 4.593 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 10.000       ; 2.979      ; 8.384      ;
; 4.597 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:8:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.335     ;
; 4.602 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 15.292     ;
; 4.602 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 15.292     ;
; 4.602 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 15.292     ;
; 4.606 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 15.285     ;
; 4.608 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 15.302     ;
; 4.608 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 15.292     ;
; 4.613 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:2:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 15.282     ;
; 4.629 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.272     ;
; 4.629 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.275     ;
; 4.629 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.275     ;
; 4.629 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.293     ;
; 4.629 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.283     ;
; 4.637 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.255     ;
; 4.641 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:12:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 15.306     ;
; 4.645 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 15.293     ;
; 4.650 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.266     ;
; 4.650 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.266     ;
; 4.660 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.242     ;
; 4.668 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:8:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 15.280     ;
; 4.689 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 15.216     ;
; 4.689 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 15.206     ;
; 4.700 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 15.235     ;
; 4.704 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.205     ;
; 4.710 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 15.189     ;
; 4.710 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 15.189     ;
; 4.712 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 15.193     ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.526 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 0.000        ; 3.080      ; 5.792      ;
; 2.526 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 0.000        ; 3.080      ; 5.792      ;
; 2.855 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 6.120      ;
; 3.014 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 0.000        ; 3.068      ; 6.268      ;
; 3.014 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 0.000        ; 3.068      ; 6.268      ;
; 3.014 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[23]                              ; iCLK         ; iCLK        ; 0.000        ; 3.068      ; 6.268      ;
; 3.072 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[26]                              ; iCLK         ; iCLK        ; 0.000        ; 3.092      ; 6.350      ;
; 3.163 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[10]                              ; iCLK         ; iCLK        ; 0.000        ; 3.065      ; 6.414      ;
; 3.163 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 0.000        ; 3.065      ; 6.414      ;
; 3.189 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 6.425      ;
; 3.367 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 0.000        ; 3.074      ; 6.627      ;
; 3.367 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[17]                              ; iCLK         ; iCLK        ; 0.000        ; 3.074      ; 6.627      ;
; 3.386 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 0.000        ; 3.057      ; 6.629      ;
; 3.463 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[1]                               ; iCLK         ; iCLK        ; 0.000        ; 3.063      ; 6.712      ;
; 3.463 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[22]                              ; iCLK         ; iCLK        ; 0.000        ; 3.063      ; 6.712      ;
; 3.463 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[18]                              ; iCLK         ; iCLK        ; 0.000        ; 3.063      ; 6.712      ;
; 3.463 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[0]                               ; iCLK         ; iCLK        ; 0.000        ; 3.063      ; 6.712      ;
; 3.463 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 0.000        ; 3.063      ; 6.712      ;
; 3.542 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[28]                              ; iCLK         ; iCLK        ; 0.000        ; 3.064      ; 6.792      ;
; 3.542 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[29]                              ; iCLK         ; iCLK        ; 0.000        ; 3.064      ; 6.792      ;
; 3.542 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[30]                              ; iCLK         ; iCLK        ; 0.000        ; 3.064      ; 6.792      ;
; 3.542 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[31]                              ; iCLK         ; iCLK        ; 0.000        ; 3.064      ; 6.792      ;
; 3.557 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 0.000        ; 3.074      ; 6.817      ;
; 3.592 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 0.000        ; 3.038      ; 6.816      ;
; 3.607 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[19]                              ; iCLK         ; iCLK        ; 0.000        ; 3.087      ; 6.880      ;
; 3.860 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 0.000        ; 3.080      ; 7.126      ;
; 3.872 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 7.137      ;
; 4.276 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 0.000        ; 3.115      ; 7.577      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.496 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 4.770      ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 4.807      ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:15:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 4.802      ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:20:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 4.807      ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 4.802      ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 4.802      ;
; 4.524 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 4.802      ;
; 4.729 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 0.000        ; 3.092      ; 8.007      ;
; 4.729 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 0.000        ; 3.092      ; 8.007      ;
; 4.729 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 0.000        ; 3.092      ; 8.007      ;
; 4.729 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 0.000        ; 3.092      ; 8.007      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:27:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 5.004      ;
; 4.825 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.104      ; 5.115      ;
; 4.825 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.104      ; 5.115      ;
; 4.858 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:14:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.106      ; 5.150      ;
; 4.864 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:10:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 5.163      ;
; 5.014 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 5.296      ;
; 5.017 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 5.299      ;
; 5.078 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.109      ; 5.373      ;
; 5.143 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:31:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.128      ; 5.457      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 5.484      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
; 5.238 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 5.512      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.393 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 65.93 MHz ; 65.93 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 4.832 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.343 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 4.917 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 2.314 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.648 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.832 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.096     ;
; 4.989 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 14.916     ;
; 5.052 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 14.825     ;
; 5.092 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 14.804     ;
; 5.205 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 14.689     ;
; 5.215 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.677     ;
; 5.335 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 14.561     ;
; 5.381 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.546     ;
; 5.383 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 14.535     ;
; 5.393 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[13]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.535     ;
; 5.401 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 14.511     ;
; 5.428 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.482     ;
; 5.432 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 14.472     ;
; 5.441 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.381     ; 14.177     ;
; 5.456 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 14.444     ;
; 5.458 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 14.418     ;
; 5.461 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 14.422     ;
; 5.468 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.458     ;
; 5.469 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 14.433     ;
; 5.472 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 14.422     ;
; 5.473 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.419     ;
; 5.486 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.135     ; 14.378     ;
; 5.493 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 14.404     ;
; 5.504 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 14.419     ;
; 5.533 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 14.373     ;
; 5.535 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 14.377     ;
; 5.544 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.067     ;
; 5.554 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.055     ;
; 5.558 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 14.338     ;
; 5.583 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 14.349     ;
; 5.585 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 14.293     ;
; 5.597 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 14.275     ;
; 5.602 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 14.291     ;
; 5.604 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 14.287     ;
; 5.604 ; fetch_logic:fetch_component|s_PC[9]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 14.268     ;
; 5.608 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.120     ; 14.271     ;
; 5.609 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 14.306     ;
; 5.621 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 14.268     ;
; 5.624 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 14.267     ;
; 5.632 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.371     ; 13.996     ;
; 5.633 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.133     ; 14.233     ;
; 5.643 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[2]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.285     ;
; 5.652 ; fetch_logic:fetch_component|s_PC[2]                                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 14.266     ;
; 5.666 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.120     ; 14.213     ;
; 5.667 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 14.239     ;
; 5.670 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 14.242     ;
; 5.674 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 14.238     ;
; 5.678 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.355     ; 13.966     ;
; 5.688 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 14.183     ;
; 5.694 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 14.207     ;
; 5.697 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.231     ;
; 5.699 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 14.254     ;
; 5.703 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[9]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 14.237     ;
; 5.704 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 14.179     ;
; 5.706 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[2]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 14.188     ;
; 5.708 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 14.244     ;
; 5.719 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 14.239     ;
; 5.722 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 14.160     ;
; 5.728 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 14.229     ;
; 5.741 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.186     ;
; 5.741 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 14.158     ;
; 5.752 ; fetch_logic:fetch_component|s_PC[4]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 14.141     ;
; 5.766 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.358     ; 13.875     ;
; 5.774 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 14.138     ;
; 5.776 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 14.135     ;
; 5.778 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.148     ;
; 5.780 ; fetch_logic:fetch_component|s_PC[9]                                                     ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 14.102     ;
; 5.782 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 13.844     ;
; 5.783 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 14.113     ;
; 5.786 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 14.107     ;
; 5.792 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 14.091     ;
; 5.794 ; fetch_logic:fetch_component|s_PC[7]                                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 14.117     ;
; 5.796 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 14.091     ;
; 5.802 ; fetch_logic:fetch_component|s_PC[7]                                                     ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 14.089     ;
; 5.802 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 14.104     ;
; 5.806 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 14.100     ;
; 5.806 ; fetch_logic:fetch_component|s_PC[9]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.146     ; 14.047     ;
; 5.827 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.101     ;
; 5.829 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.093     ;
; 5.831 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 14.068     ;
; 5.834 ; fetch_logic:fetch_component|s_PC[4]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 14.060     ;
; 5.835 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 14.071     ;
; 5.841 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 14.040     ;
; 5.846 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[2]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 14.055     ;
; 5.847 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 14.069     ;
; 5.848 ; fetch_logic:fetch_component|s_PC[6]                                                     ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 14.041     ;
; 5.849 ; fetch_logic:fetch_component|s_PC[5]                                                     ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 14.044     ;
; 5.853 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 14.100     ;
; 5.854 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 14.036     ;
; 5.866 ; fetch_logic:fetch_component|s_PC[8]                                                     ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.145     ; 13.988     ;
; 5.868 ; fetch_logic:fetch_component|s_PC[2]                                                     ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 14.033     ;
; 5.873 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 14.085     ;
; 5.875 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 14.024     ;
; 5.882 ; fetch_logic:fetch_component|s_PC[3]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 14.051     ;
; 5.889 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 13.719     ;
; 5.902 ; fetch_logic:fetch_component|s_PC[8]                                                     ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 13.992     ;
; 5.910 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 14.001     ;
; 5.911 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 14.004     ;
; 5.914 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 13.998     ;
; 5.920 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q                       ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 13.973     ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.936      ;
; 0.343 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.938      ;
; 0.349 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 0.947      ;
; 0.349 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.942      ;
; 0.354 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.949      ;
; 0.358 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.951      ;
; 0.360 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.953      ;
; 0.362 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 0.960      ;
; 0.362 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.957      ;
; 0.368 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.957      ;
; 0.370 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:5:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 0.950      ;
; 0.373 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.966      ;
; 0.373 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.966      ;
; 0.375 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.968      ;
; 0.377 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.970      ;
; 0.377 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.972      ;
; 0.387 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 0.979      ;
; 0.391 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.984      ;
; 0.392 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.987      ;
; 0.395 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q         ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.993      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.642      ;
; 0.399 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.992      ;
; 0.400 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 0.994      ;
; 0.404 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.994      ;
; 0.417 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:22:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:30:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.659      ;
; 0.419 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:25:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.660      ;
; 0.433 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.674      ;
; 0.508 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.510 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.753      ;
; 0.511 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.143      ;
; 0.513 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[27]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.755      ;
; 0.515 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[25]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[7]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.758      ;
; 0.519 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[14]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.761      ;
; 0.527 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[16]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[1]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.770      ;
; 0.536 ; fetch_logic:fetch_component|s_PC[31]                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.785      ;
; 0.546 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:24:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.789      ;
; 0.546 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.788      ;
; 0.548 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q      ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.551 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.553 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.799      ;
; 0.558 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.799      ;
; 0.563 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.805      ;
; 0.567 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.157      ;
; 0.567 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.810      ;
; 0.570 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.811      ;
; 0.571 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.811      ;
; 0.571 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.812      ;
; 0.571 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.812      ;
; 0.573 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:18:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.816      ;
; 0.575 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:23:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:23:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.817      ;
; 0.578 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.819      ;
; 0.581 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.171      ;
; 0.591 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[30]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.834      ;
; 0.605 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[18]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[10]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[29]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[20]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[6]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.851      ;
; 0.609 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[21]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.852      ;
; 0.620 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.861      ;
; 0.625 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.202      ;
; 0.637 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.238      ;
; 0.641 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.882      ;
; 0.655 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.253      ;
; 0.657 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:17:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[17]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.900      ;
; 0.657 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[9]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.901      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.917 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 10.000       ; 2.706      ; 7.788      ;
; 4.917 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 10.000       ; 2.706      ; 7.788      ;
; 4.917 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 10.000       ; 2.706      ; 7.788      ;
; 4.917 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 10.000       ; 2.706      ; 7.788      ;
; 5.226 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 14.664     ;
; 5.230 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 14.666     ;
; 5.248 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.687     ;
; 5.248 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.687     ;
; 5.248 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.687     ;
; 5.342 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 10.000       ; 2.728      ; 7.385      ;
; 5.358 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 14.526     ;
; 5.358 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.552     ;
; 5.362 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 14.528     ;
; 5.401 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.549     ;
; 5.401 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.549     ;
; 5.401 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.549     ;
; 5.433 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 14.487     ;
; 5.454 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 14.467     ;
; 5.490 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 14.414     ;
; 5.519 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 14.411     ;
; 5.519 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 14.411     ;
; 5.565 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 14.349     ;
; 5.566 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 14.311     ;
; 5.570 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 14.313     ;
; 5.579 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.356     ;
; 5.586 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 14.329     ;
; 5.586 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.340     ;
; 5.588 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.334     ;
; 5.588 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.334     ;
; 5.588 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.334     ;
; 5.601 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 14.288     ;
; 5.605 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 14.290     ;
; 5.611 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 14.260     ;
; 5.615 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 14.262     ;
; 5.623 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 14.311     ;
; 5.623 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 14.311     ;
; 5.623 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 14.311     ;
; 5.633 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 14.283     ;
; 5.633 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 14.283     ;
; 5.633 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 14.283     ;
; 5.651 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 14.273     ;
; 5.651 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 14.273     ;
; 5.660 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 14.224     ;
; 5.664 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 14.226     ;
; 5.698 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 14.199     ;
; 5.703 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.247     ;
; 5.703 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.247     ;
; 5.703 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.247     ;
; 5.706 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 14.207     ;
; 5.706 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 14.207     ;
; 5.706 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 14.207     ;
; 5.718 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 14.202     ;
; 5.721 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:2:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 14.195     ;
; 5.721 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.214     ;
; 5.724 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 6.969      ;
; 5.730 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:12:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 14.213     ;
; 5.732 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.218     ;
; 5.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 14.176     ;
; 5.739 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 14.151     ;
; 5.743 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 14.153     ;
; 5.743 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 14.148     ;
; 5.743 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 6.951      ;
; 5.746 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 14.141     ;
; 5.750 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 14.143     ;
; 5.756 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:8:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 14.188     ;
; 5.761 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.174     ;
; 5.761 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.174     ;
; 5.761 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 14.174     ;
; 5.768 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 14.164     ;
; 5.768 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 14.164     ;
; 5.768 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 14.164     ;
; 5.773 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 14.134     ;
; 5.792 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 14.112     ;
; 5.794 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 14.114     ;
; 5.808 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 14.111     ;
; 5.818 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 14.127     ;
; 5.818 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 14.083     ;
; 5.829 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 14.091     ;
; 5.838 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 14.069     ;
; 5.838 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 14.069     ;
; 5.838 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 14.069     ;
; 5.839 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 14.063     ;
; 5.853 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:2:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.057     ;
; 5.859 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 14.058     ;
; 5.859 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 14.058     ;
; 5.867 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 14.047     ;
; 5.871 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.039     ;
; 5.874 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 14.076     ;
; 5.878 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 14.029     ;
; 5.883 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:12:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 14.075     ;
; 5.888 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 14.027     ;
; 5.894 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.035     ;
; 5.894 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.035     ;
; 5.904 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 14.007     ;
; 5.904 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 14.007     ;
; 5.909 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:8:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 14.050     ;
; 5.919 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.003     ;
; 5.924 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.005     ;
; 5.926 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 13.987     ;
; 5.929 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 13.989     ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.314 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.280      ;
; 2.314 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.280      ;
; 2.613 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 5.578      ;
; 2.750 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 0.000        ; 2.784      ; 5.705      ;
; 2.750 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 0.000        ; 2.784      ; 5.705      ;
; 2.750 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[23]                              ; iCLK         ; iCLK        ; 0.000        ; 2.784      ; 5.705      ;
; 2.801 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[26]                              ; iCLK         ; iCLK        ; 0.000        ; 2.806      ; 5.778      ;
; 2.892 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[10]                              ; iCLK         ; iCLK        ; 0.000        ; 2.779      ; 5.842      ;
; 2.892 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 0.000        ; 2.779      ; 5.842      ;
; 2.918 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 5.853      ;
; 3.061 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 0.000        ; 2.790      ; 6.022      ;
; 3.061 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[17]                              ; iCLK         ; iCLK        ; 0.000        ; 2.790      ; 6.022      ;
; 3.095 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 0.000        ; 2.771      ; 6.037      ;
; 3.157 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[1]                               ; iCLK         ; iCLK        ; 0.000        ; 2.778      ; 6.106      ;
; 3.157 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[22]                              ; iCLK         ; iCLK        ; 0.000        ; 2.778      ; 6.106      ;
; 3.157 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[18]                              ; iCLK         ; iCLK        ; 0.000        ; 2.778      ; 6.106      ;
; 3.157 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[0]                               ; iCLK         ; iCLK        ; 0.000        ; 2.778      ; 6.106      ;
; 3.157 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 0.000        ; 2.778      ; 6.106      ;
; 3.230 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[28]                              ; iCLK         ; iCLK        ; 0.000        ; 2.779      ; 6.180      ;
; 3.230 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[29]                              ; iCLK         ; iCLK        ; 0.000        ; 2.779      ; 6.180      ;
; 3.230 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[30]                              ; iCLK         ; iCLK        ; 0.000        ; 2.779      ; 6.180      ;
; 3.230 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[31]                              ; iCLK         ; iCLK        ; 0.000        ; 2.779      ; 6.180      ;
; 3.239 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 0.000        ; 2.789      ; 6.199      ;
; 3.285 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[19]                              ; iCLK         ; iCLK        ; 0.000        ; 2.803      ; 6.259      ;
; 3.288 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 0.000        ; 2.754      ; 6.213      ;
; 3.512 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 6.478      ;
; 3.522 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 6.487      ;
; 3.889 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 0.000        ; 2.829      ; 6.889      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.100 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.348      ;
; 4.136 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 4.394      ;
; 4.136 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:20:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 4.394      ;
; 4.138 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:15:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 4.390      ;
; 4.138 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 4.390      ;
; 4.138 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 4.390      ;
; 4.138 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 4.390      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:27:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.295 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 4.537      ;
; 4.305 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 0.000        ; 2.807      ; 7.283      ;
; 4.305 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 0.000        ; 2.807      ; 7.283      ;
; 4.305 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 0.000        ; 2.807      ; 7.283      ;
; 4.305 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 0.000        ; 2.807      ; 7.283      ;
; 4.394 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 4.657      ;
; 4.394 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 4.657      ;
; 4.430 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:14:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.095      ; 4.696      ;
; 4.446 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:10:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 4.719      ;
; 4.548 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 4.805      ;
; 4.551 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 4.808      ;
; 4.618 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 4.888      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.705 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 4.953      ;
; 4.707 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:31:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.117      ; 4.995      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
; 4.733 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 4.959      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.805 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 11.261 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.134 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 7.047 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.433 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.373 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.261 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 8.639      ;
; 11.300 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.620      ;
; 11.338 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.604      ;
; 11.464 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 8.450      ;
; 11.475 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.436      ;
; 11.480 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[23]                              ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.440      ;
; 11.503 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 8.416      ;
; 11.541 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.401      ;
; 11.551 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 8.333      ;
; 11.566 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.379      ;
; 11.567 ; fetch_logic:fetch_component|s_PC[4]                               ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.348      ;
; 11.569 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 8.356      ;
; 11.586 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.360      ;
; 11.588 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 8.363      ;
; 11.602 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.318      ;
; 11.608 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 8.291      ;
; 11.619 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 8.279      ;
; 11.625 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.322      ;
; 11.629 ; fetch_logic:fetch_component|s_PC[5]                               ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.286      ;
; 11.667 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.274      ;
; 11.669 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[23]                              ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 8.235      ;
; 11.675 ; fetch_logic:fetch_component|s_PC[9]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 8.220      ;
; 11.675 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 8.214      ;
; 11.676 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 8.237      ;
; 11.679 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.232      ;
; 11.680 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 8.213      ;
; 11.685 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[10]                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 8.229      ;
; 11.689 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[22]                              ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.689 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.254      ;
; 11.690 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 8.209      ;
; 11.699 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.242      ;
; 11.699 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 8.211      ;
; 11.705 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 8.192      ;
; 11.705 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.210      ;
; 11.711 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[22]                              ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.207      ;
; 11.712 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 8.193      ;
; 11.731 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.215      ;
; 11.732 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 8.187      ;
; 11.735 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.191      ;
; 11.736 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 8.191      ;
; 11.744 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 20.000       ; -0.025     ; 8.218      ;
; 11.751 ; fetch_logic:fetch_component|s_PC[4]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.160      ;
; 11.762 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.181      ;
; 11.766 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.174      ;
; 11.772 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[10]                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 8.126      ;
; 11.776 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.166      ;
; 11.779 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 8.137      ;
; 11.783 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.164      ;
; 11.784 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[18]                              ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 8.129      ;
; 11.794 ; fetch_logic:fetch_component|s_PC[2]                               ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.152      ;
; 11.798 ; fetch_logic:fetch_component|s_PC[8]                               ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 8.112      ;
; 11.799 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.148      ;
; 11.800 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.140      ;
; 11.809 ; fetch_logic:fetch_component|s_PC[5]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.102      ;
; 11.818 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 8.086      ;
; 11.824 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.096      ;
; 11.828 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.111      ;
; 11.831 ; fetch_logic:fetch_component|s_PC[8]                               ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 8.047      ;
; 11.832 ; fetch_logic:fetch_component|s_PC[9]                               ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 8.045      ;
; 11.834 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.084      ;
; 11.835 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.111      ;
; 11.839 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.101      ;
; 11.839 ; fetch_logic:fetch_component|s_PC[9]                               ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.076      ;
; 11.849 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.094      ;
; 11.853 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.058      ;
; 11.854 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.089      ;
; 11.860 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 8.053      ;
; 11.863 ; fetch_logic:fetch_component|s_PC[7]                               ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.071      ;
; 11.867 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.074      ;
; 11.870 ; fetch_logic:fetch_component|s_PC[9]                               ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 8.033      ;
; 11.872 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 8.032      ;
; 11.880 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.061      ;
; 11.893 ; fetch_logic:fetch_component|s_PC[9]                               ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 8.001      ;
; 11.893 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.053      ;
; 11.897 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 8.022      ;
; 11.897 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.026      ;
; 11.904 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 8.027      ;
; 11.908 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.039      ;
; 11.908 ; fetch_logic:fetch_component|s_PC[8]                               ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.003      ;
; 11.911 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.035      ;
; 11.915 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.008      ;
; 11.915 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.015      ;
; 11.917 ; fetch_logic:fetch_component|s_PC[3]                               ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.035      ;
; 11.926 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.014      ;
; 11.929 ; fetch_logic:fetch_component|s_PC[6]                               ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 7.981      ;
; 11.931 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.009      ;
; 11.932 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[17]                              ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 7.993      ;
; 11.932 ; fetch_logic:fetch_component|s_PC[2]                               ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 7.987      ;
; 11.935 ; fetch_logic:fetch_component|s_PC[8]                               ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 7.949      ;
; 11.936 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[17]                              ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 7.990      ;
; 11.938 ; fetch_logic:fetch_component|s_PC[8]                               ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.008      ;
; 11.941 ; fetch_logic:fetch_component|s_PC[9]                               ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 7.942      ;
; 11.944 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 7.963      ;
; 11.946 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[26]                              ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.987      ;
; 11.946 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.976      ;
; 11.947 ; fetch_logic:fetch_component|s_PC[8]                               ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 7.964      ;
; 11.962 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 7.952      ;
; 11.968 ; fetch_logic:fetch_component|s_PC[9]                               ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 7.929      ;
; 11.970 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 7.953      ;
; 11.971 ; fetch_logic:fetch_component|s_PC[7]                               ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 7.923      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.462      ;
; 0.137 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.466      ;
; 0.143 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.476      ;
; 0.149 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.479      ;
; 0.153 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.483      ;
; 0.156 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.483      ;
; 0.158 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.487      ;
; 0.160 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:5:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.482      ;
; 0.166 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.495      ;
; 0.175 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.502      ;
; 0.188 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q         ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.317      ;
; 0.196 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.320      ;
; 0.200 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:22:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:30:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:25:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.326      ;
; 0.204 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.327      ;
; 0.211 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.335      ;
; 0.225 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.251      ; 0.580      ;
; 0.251 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; fetch_logic:fetch_component|s_PC[31]                                     ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.384      ;
; 0.254 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[27]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[25]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[7]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.379      ;
; 0.256 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.380      ;
; 0.257 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[14]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.585      ;
; 0.259 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[16]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:24:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[1]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.385      ;
; 0.262 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.591      ;
; 0.264 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q      ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.393      ;
; 0.272 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.396      ;
; 0.273 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.398      ;
; 0.275 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.400      ;
; 0.277 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:18:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:23:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:23:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.404      ;
; 0.281 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.405      ;
; 0.281 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.405      ;
; 0.293 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.627      ;
; 0.296 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[30]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 0.605      ;
; 0.303 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[29]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[20]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[18]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[10]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[21]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.639      ;
; 0.304 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q         ; fetch_logic:fetch_component|s_PC[6]                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.429      ;
; 0.310 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.434      ;
; 0.312 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:12:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.639      ;
; 0.318 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:14:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.645      ;
; 0.320 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q        ; fetch_logic:fetch_component|s_PC[13]                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.445      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.047  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[8]                               ; iCLK         ; iCLK        ; 10.000       ; 1.596      ; 4.536      ;
; 7.047  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[6]                               ; iCLK         ; iCLK        ; 10.000       ; 1.596      ; 4.536      ;
; 7.047  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[4]                               ; iCLK         ; iCLK        ; 10.000       ; 1.596      ; 4.536      ;
; 7.047  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[5]                               ; iCLK         ; iCLK        ; 10.000       ; 1.596      ; 4.536      ;
; 7.297  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 10.000       ; 1.611      ; 4.301      ;
; 7.506  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 10.000       ; 1.580      ; 4.061      ;
; 7.514  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 10.000       ; 1.581      ; 4.054      ;
; 7.613  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 10.000       ; 1.543      ; 3.917      ;
; 7.654  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[19]                              ; iCLK         ; iCLK        ; 10.000       ; 1.585      ; 3.918      ;
; 7.667  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 10.000       ; 1.575      ; 3.895      ;
; 7.675  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[28]                              ; iCLK         ; iCLK        ; 10.000       ; 1.563      ; 3.875      ;
; 7.675  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[29]                              ; iCLK         ; iCLK        ; 10.000       ; 1.563      ; 3.875      ;
; 7.675  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[30]                              ; iCLK         ; iCLK        ; 10.000       ; 1.563      ; 3.875      ;
; 7.675  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[31]                              ; iCLK         ; iCLK        ; 10.000       ; 1.563      ; 3.875      ;
; 7.714  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[1]                               ; iCLK         ; iCLK        ; 10.000       ; 1.562      ; 3.835      ;
; 7.714  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[22]                              ; iCLK         ; iCLK        ; 10.000       ; 1.562      ; 3.835      ;
; 7.714  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[18]                              ; iCLK         ; iCLK        ; 10.000       ; 1.562      ; 3.835      ;
; 7.714  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[0]                               ; iCLK         ; iCLK        ; 10.000       ; 1.562      ; 3.835      ;
; 7.714  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 10.000       ; 1.562      ; 3.835      ;
; 7.736  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 10.000       ; 1.554      ; 3.805      ;
; 7.776  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 10.000       ; 1.575      ; 3.786      ;
; 7.776  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[17]                              ; iCLK         ; iCLK        ; 10.000       ; 1.575      ; 3.786      ;
; 7.841  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 10.000       ; 1.549      ; 3.695      ;
; 7.874  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[10]                              ; iCLK         ; iCLK        ; 10.000       ; 1.563      ; 3.676      ;
; 7.874  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 10.000       ; 1.563      ; 3.676      ;
; 7.925  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[26]                              ; iCLK         ; iCLK        ; 10.000       ; 1.586      ; 3.648      ;
; 7.950  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 10.000       ; 1.569      ; 3.606      ;
; 7.950  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 10.000       ; 1.569      ; 3.606      ;
; 7.950  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[23]                              ; iCLK         ; iCLK        ; 10.000       ; 1.569      ; 3.606      ;
; 8.034  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 10.000       ; 1.576      ; 3.529      ;
; 8.202  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 10.000       ; 1.576      ; 3.361      ;
; 8.202  ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 10.000       ; 1.576      ; 3.361      ;
; 11.506 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.418      ;
; 11.513 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.405      ;
; 11.536 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.424      ;
; 11.536 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.424      ;
; 11.536 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.424      ;
; 11.583 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.338      ;
; 11.590 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.325      ;
; 11.621 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.315      ;
; 11.628 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.344      ;
; 11.628 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.344      ;
; 11.628 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.344      ;
; 11.685 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.263      ;
; 11.698 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 8.235      ;
; 11.707 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.240      ;
; 11.714 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 8.190      ;
; 11.721 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 8.177      ;
; 11.732 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.179      ;
; 11.738 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.222      ;
; 11.738 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 8.215      ;
; 11.739 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 8.166      ;
; 11.744 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.196      ;
; 11.744 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.196      ;
; 11.744 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.196      ;
; 11.757 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.031     ; 8.199      ;
; 11.757 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.031     ; 8.199      ;
; 11.762 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.183      ;
; 11.762 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.185      ;
; 11.762 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.185      ;
; 11.762 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.185      ;
; 11.784 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.160      ;
; 11.796 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.128      ;
; 11.803 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.115      ;
; 11.815 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.135      ;
; 11.826 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.134      ;
; 11.826 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.134      ;
; 11.826 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.134      ;
; 11.829 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 8.087      ;
; 11.830 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.142      ;
; 11.834 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 8.119      ;
; 11.834 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 8.119      ;
; 11.847 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.096      ;
; 11.847 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.096      ;
; 11.847 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.096      ;
; 11.847 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.076      ;
; 11.852 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:12:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 8.112      ;
; 11.859 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:2:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.086      ;
; 11.863 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.058      ;
; 11.866 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:8:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 8.098      ;
; 11.870 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.045      ;
; 11.874 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:25:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.031     ; 8.082      ;
; 11.880 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.044      ;
; 11.887 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.031      ;
; 11.893 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 8.035      ;
; 11.908 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.064      ;
; 11.908 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.064      ;
; 11.908 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.015     ; 8.064      ;
; 11.909 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.014      ;
; 11.910 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.050      ;
; 11.910 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.050      ;
; 11.910 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.027     ; 8.050      ;
; 11.911 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 8.024      ;
; 11.911 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.025      ;
; 11.915 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 8.012      ;
; 11.916 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 8.001      ;
; 11.924 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.016      ;
; 11.924 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.016      ;
; 11.924 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.016      ;
; 11.933 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 8.031      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.433 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[25]                              ; iCLK         ; iCLK        ; 0.000        ; 1.637      ; 3.154      ;
; 1.433 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[24]                              ; iCLK         ; iCLK        ; 0.000        ; 1.637      ; 3.154      ;
; 1.618 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[13]                              ; iCLK         ; iCLK        ; 0.000        ; 1.637      ; 3.339      ;
; 1.706 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[20]                              ; iCLK         ; iCLK        ; 0.000        ; 1.630      ; 3.420      ;
; 1.706 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[21]                              ; iCLK         ; iCLK        ; 0.000        ; 1.630      ; 3.420      ;
; 1.706 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[23]                              ; iCLK         ; iCLK        ; 0.000        ; 1.630      ; 3.420      ;
; 1.736 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[26]                              ; iCLK         ; iCLK        ; 0.000        ; 1.648      ; 3.468      ;
; 1.818 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[10]                              ; iCLK         ; iCLK        ; 0.000        ; 1.624      ; 3.526      ;
; 1.818 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[11]                              ; iCLK         ; iCLK        ; 0.000        ; 1.624      ; 3.526      ;
; 1.850 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[14]                              ; iCLK         ; iCLK        ; 0.000        ; 1.609      ; 3.543      ;
; 1.897 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[16]                              ; iCLK         ; iCLK        ; 0.000        ; 1.636      ; 3.617      ;
; 1.897 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[17]                              ; iCLK         ; iCLK        ; 0.000        ; 1.636      ; 3.617      ;
; 1.958 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[15]                              ; iCLK         ; iCLK        ; 0.000        ; 1.614      ; 3.656      ;
; 1.971 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[1]                               ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.678      ;
; 1.971 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[22]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.678      ;
; 1.971 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[18]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.678      ;
; 1.971 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[0]                               ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.678      ;
; 1.971 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[12]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.678      ;
; 2.009 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[3]                               ; iCLK         ; iCLK        ; 0.000        ; 1.636      ; 3.729      ;
; 2.028 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[28]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.735      ;
; 2.028 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[29]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.735      ;
; 2.028 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[30]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.735      ;
; 2.028 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[31]                              ; iCLK         ; iCLK        ; 0.000        ; 1.623      ; 3.735      ;
; 2.054 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[19]                              ; iCLK         ; iCLK        ; 0.000        ; 1.646      ; 3.784      ;
; 2.097 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[27]                              ; iCLK         ; iCLK        ; 0.000        ; 1.602      ; 3.783      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.144 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 2.263      ;
; 2.158 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.286      ;
; 2.158 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:20:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.286      ;
; 2.159 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:15:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 2.283      ;
; 2.159 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 2.283      ;
; 2.159 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 2.283      ;
; 2.159 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 2.283      ;
; 2.177 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[2]                               ; iCLK         ; iCLK        ; 0.000        ; 1.642      ; 3.903      ;
; 2.182 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[7]                               ; iCLK         ; iCLK        ; 0.000        ; 1.641      ; 3.907      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:27:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.244 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 2.357      ;
; 2.297 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 2.428      ;
; 2.297 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 2.428      ;
; 2.317 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:14:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 2.455      ;
; 2.327 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:10:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.472      ;
; 2.392 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.520      ;
; 2.395 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 2.523      ;
; 2.411 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 2.552      ;
; 2.425 ; iCLK                                                              ; fetch_logic:fetch_component|s_PC[9]                               ; iCLK         ; iCLK        ; 0.000        ; 1.673      ; 4.182      ;
; 2.450 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:31:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.606      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.516 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 2.618      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.523 ; reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI|s_Q            ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 2.660      ;
; 2.529 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI|s_Q ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 2.658      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.289 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 3.629 ; 0.134 ; 3.989    ; 1.433   ; 9.373               ;
;  iCLK            ; 3.629 ; 0.134 ; 3.989    ; 1.433   ; 9.373               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1201163  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1201163  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 313440   ; 32       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 313440   ; 32       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 395257 ; 395257 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 6415   ; 6415   ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 19 19:12:56 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.629               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 iCLK 
Info (332146): Worst-case recovery slack is 3.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.989               0.000 iCLK 
Info (332146): Worst-case removal slack is 2.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.526               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.628               0.000 iCLK 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.393 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.629
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.629 
    Info (332115): ===================================================================
    Info (332115): From Node    : fetch_logic:fetch_component|s_PC[7]
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[15]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.079      3.079  R        clock network delay
    Info (332115):      3.311      0.232     uTco  fetch_logic:fetch_component|s_PC[7]
    Info (332115):      3.311      0.000 FF  CELL  fetch_component|s_PC[7]|q
    Info (332115):      5.171      1.860 FF    IC  s_IMemAddr[7]~5|datad
    Info (332115):      5.296      0.125 FF  CELL  s_IMemAddr[7]~5|combout
    Info (332115):      7.990      2.694 FF    IC  IMem|ram~49573|dataa
    Info (332115):      8.414      0.424 FF  CELL  IMem|ram~49573|combout
    Info (332115):      8.693      0.279 FF    IC  IMem|ram~49574|dataa
    Info (332115):      9.117      0.424 FF  CELL  IMem|ram~49574|combout
    Info (332115):     10.067      0.950 FF    IC  IMem|ram~49577|datac
    Info (332115):     10.348      0.281 FF  CELL  IMem|ram~49577|combout
    Info (332115):     10.617      0.269 FF    IC  IMem|ram~49580|datab
    Info (332115):     11.042      0.425 FF  CELL  IMem|ram~49580|combout
    Info (332115):     11.788      0.746 FF    IC  IMem|ram~49591|dataa
    Info (332115):     12.212      0.424 FF  CELL  IMem|ram~49591|combout
    Info (332115):     13.921      1.709 FF    IC  IMem|ram~49602|datad
    Info (332115):     14.071      0.150 FR  CELL  IMem|ram~49602|combout
    Info (332115):     14.274      0.203 RR    IC  IMem|ram~49645|datad
    Info (332115):     14.429      0.155 RR  CELL  IMem|ram~49645|combout
    Info (332115):     14.664      0.235 RR    IC  IMem|ram~49688|dataa
    Info (332115):     15.092      0.428 RF  CELL  IMem|ram~49688|combout
    Info (332115):     17.150      2.058 FF    IC  IMem|ram~49689|datad
    Info (332115):     17.275      0.125 FF  CELL  IMem|ram~49689|combout
    Info (332115):     17.501      0.226 FF    IC  IMem|ram~49860|datad
    Info (332115):     17.651      0.150 FR  CELL  IMem|ram~49860|combout
    Info (332115):     19.105      1.454 RR    IC  fetch_component|s_next_PC[15]~49|datad
    Info (332115):     19.260      0.155 RR  CELL  fetch_component|s_next_PC[15]~49|combout
    Info (332115):     19.260      0.000 RR    IC  fetch_component|s_PC[15]|d
    Info (332115):     19.347      0.087 RR  CELL  fetch_logic:fetch_component|s_PC[15]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.946      2.946  R        clock network delay
    Info (332115):     22.978      0.032           clock pessimism removed
    Info (332115):     22.958     -0.020           clock uncertainty
    Info (332115):     22.976      0.018     uTsu  fetch_logic:fetch_component|s_PC[15]
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.347
    Info (332115): Data Required Time :    22.976
    Info (332115): Slack              :     3.629 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.332 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.935      2.935  R        clock network delay
    Info (332115):      3.167      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q
    Info (332115):      3.167      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:11:REGI|s_Q|q
    Info (332115):      3.857      0.690 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a6|portadatain[5]
    Info (332115):      3.929      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.407      3.407  R        clock network delay
    Info (332115):      3.375     -0.032           clock pessimism removed
    Info (332115):      3.375      0.000           clock uncertainty
    Info (332115):      3.597      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.929
    Info (332115): Data Required Time :     3.597
    Info (332115): Slack              :     0.332 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.989
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.989 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q
    Info (332115): To Node      : IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.084      3.084  R        clock network delay
    Info (332115):      3.316      0.232     uTco  IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI|s_Q
    Info (332115):      3.316      0.000 FF  CELL  IF_ID_Reg_Inst|reg_Inst|\G_n_reg:21:REGI|s_Q|q
    Info (332115):      5.557      2.241 FF    IC  regFile|Mux1|Mux29~15|datac
    Info (332115):      5.838      0.281 FF  CELL  regFile|Mux1|Mux29~15|combout
    Info (332115):      6.885      1.047 FF    IC  regFile|Mux1|Mux29~16|datad
    Info (332115):      7.010      0.125 FF  CELL  regFile|Mux1|Mux29~16|combout
    Info (332115):      7.426      0.416 FF    IC  regFile|Mux1|Mux29~17|datab
    Info (332115):      7.830      0.404 FF  CELL  regFile|Mux1|Mux29~17|combout
    Info (332115):      8.471      0.641 FF    IC  regFile|Mux1|Mux29~18|datab
    Info (332115):      8.896      0.425 FF  CELL  regFile|Mux1|Mux29~18|combout
    Info (332115):      9.123      0.227 FF    IC  regFile|Mux1|Mux29~22|datad
    Info (332115):      9.248      0.125 FF  CELL  regFile|Mux1|Mux29~22|combout
    Info (332115):     10.953      1.705 FF    IC  regFile|Mux1|Mux29~25|datab
    Info (332115):     11.378      0.425 FF  CELL  regFile|Mux1|Mux29~25|combout
    Info (332115):     13.069      1.691 FF    IC  branch_logic_inst|Equal0~1|datac
    Info (332115):     13.350      0.281 FF  CELL  branch_logic_inst|Equal0~1|combout
    Info (332115):     13.582      0.232 FF    IC  branch_logic_inst|Equal0~4|datac
    Info (332115):     13.863      0.281 FF  CELL  branch_logic_inst|Equal0~4|combout
    Info (332115):     14.135      0.272 FF    IC  branch_logic_inst|Equal0~20|datab
    Info (332115):     14.485      0.350 FF  CELL  branch_logic_inst|Equal0~20|combout
    Info (332115):     14.711      0.226 FF    IC  IF_ID_Reg_Inst|s_RST~1|datad
    Info (332115):     14.836      0.125 FF  CELL  IF_ID_Reg_Inst|s_RST~1|combout
    Info (332115):     15.474      0.638 FF    IC  IF_ID_Reg_Inst|s_RST~2|datac
    Info (332115):     15.754      0.280 FF  CELL  IF_ID_Reg_Inst|s_RST~2|combout
    Info (332115):     18.198      2.444 FF    IC  IF_ID_Reg_Inst|reg_Inst|\G_n_reg:29:REGI|s_Q|clrn
    Info (332115):     18.979      0.781 FR  CELL  IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.962      2.962  R        clock network delay
    Info (332115):     22.970      0.008           clock pessimism removed
    Info (332115):     22.950     -0.020           clock uncertainty
    Info (332115):     22.968      0.018     uTsu  IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.979
    Info (332115): Data Required Time :    22.968
    Info (332115): Slack              :     3.989 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.526
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.526 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[25]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R        iCLK
    Info (332115):      0.000      0.000 RR    IC  iCLK~input|i
    Info (332115):      0.730      0.730 RR  CELL  iCLK~input|o
    Info (332115):      4.302      3.572 RR    IC  fetch_component|process_0~0|datab
    Info (332115):      4.649      0.347 RF  CELL  fetch_component|process_0~0|combout
    Info (332115):      5.053      0.404 FF    IC  fetch_component|s_PC[25]|clrn
    Info (332115):      5.792      0.739 FR  CELL  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.080      0.000           clock uncertainty
    Info (332115):      3.266      0.186      uTh  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.792
    Info (332115): Data Required Time :     3.266
    Info (332115): Slack              :     2.526 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 4.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.832               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 iCLK 
Info (332146): Worst-case recovery slack is 4.917
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.917               0.000 iCLK 
Info (332146): Worst-case removal slack is 2.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.314               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 iCLK 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.805 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.832
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.832 
    Info (332115): ===================================================================
    Info (332115): From Node    : fetch_logic:fetch_component|s_PC[7]
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[25]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.794      2.794  R        clock network delay
    Info (332115):      3.007      0.213     uTco  fetch_logic:fetch_component|s_PC[7]
    Info (332115):      3.007      0.000 RR  CELL  fetch_component|s_PC[7]|q
    Info (332115):      4.744      1.737 RR    IC  s_IMemAddr[7]~5|datad
    Info (332115):      4.888      0.144 RR  CELL  s_IMemAddr[7]~5|combout
    Info (332115):      6.897      2.009 RR    IC  IMem|ram~46161|datad
    Info (332115):      7.041      0.144 RR  CELL  IMem|ram~46161|combout
    Info (332115):      8.301      1.260 RR    IC  IMem|ram~46162|dataa
    Info (332115):      8.681      0.380 RR  CELL  IMem|ram~46162|combout
    Info (332115):      9.717      1.036 RR    IC  IMem|ram~46170|datab
    Info (332115):     10.081      0.364 RR  CELL  IMem|ram~46170|combout
    Info (332115):     11.575      1.494 RR    IC  IMem|ram~46181|datac
    Info (332115):     11.840      0.265 RR  CELL  IMem|ram~46181|combout
    Info (332115):     12.030      0.190 RR    IC  IMem|ram~46192|datad
    Info (332115):     12.174      0.144 RR  CELL  IMem|ram~46192|combout
    Info (332115):     12.393      0.219 RR    IC  IMem|ram~46235|dataa
    Info (332115):     12.760      0.367 RR  CELL  IMem|ram~46235|combout
    Info (332115):     12.980      0.220 RR    IC  IMem|ram~46278|dataa
    Info (332115):     13.360      0.380 RR  CELL  IMem|ram~46278|combout
    Info (332115):     15.332      1.972 RR    IC  IMem|ram~46279|datad
    Info (332115):     15.476      0.144 RR  CELL  IMem|ram~46279|combout
    Info (332115):     15.664      0.188 RR    IC  IMem|ram~46450|datad
    Info (332115):     15.808      0.144 RR  CELL  IMem|ram~46450|combout
    Info (332115):     17.139      1.331 RR    IC  fetch_component|s_next_PC[25]~28|datad
    Info (332115):     17.283      0.144 RR  CELL  fetch_component|s_next_PC[25]~28|combout
    Info (332115):     17.666      0.383 RR    IC  fetch_component|s_next_PC[25]~29|datad
    Info (332115):     17.810      0.144 RR  CELL  fetch_component|s_next_PC[25]~29|combout
    Info (332115):     17.810      0.000 RR    IC  fetch_component|s_PC[25]|d
    Info (332115):     17.890      0.080 RR  CELL  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.695      2.695  R        clock network delay
    Info (332115):     22.723      0.028           clock pessimism removed
    Info (332115):     22.703     -0.020           clock uncertainty
    Info (332115):     22.722      0.019     uTsu  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.890
    Info (332115): Data Required Time :    22.722
    Info (332115): Slack              :     4.832 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.343 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.662      2.662  R        clock network delay
    Info (332115):      2.875      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q
    Info (332115):      2.875      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:11:REGI|s_Q|q
    Info (332115):      3.525      0.650 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a6|portadatain[5]
    Info (332115):      3.598      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.082      3.082  R        clock network delay
    Info (332115):      3.054     -0.028           clock pessimism removed
    Info (332115):      3.054      0.000           clock uncertainty
    Info (332115):      3.255      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.598
    Info (332115): Data Required Time :     3.255
    Info (332115): Slack              :     0.343 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.917
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.917 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[8]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.798      0.798 FF  CELL  iCLK~input|o
    Info (332115):     14.183      3.385 FF    IC  fetch_component|process_0~0|datab
    Info (332115):     14.526      0.343 FR  CELL  fetch_component|process_0~0|combout
    Info (332115):     17.098      2.572 RR    IC  fetch_component|s_PC[8]|clrn
    Info (332115):     17.788      0.690 RF  CELL  fetch_logic:fetch_component|s_PC[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.706      2.706  R        clock network delay
    Info (332115):     22.686     -0.020           clock uncertainty
    Info (332115):     22.705      0.019     uTsu  fetch_logic:fetch_component|s_PC[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.788
    Info (332115): Data Required Time :    22.705
    Info (332115): Slack              :     4.917 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.314
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.314 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[25]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R        iCLK
    Info (332115):      0.000      0.000 RR    IC  iCLK~input|i
    Info (332115):      0.714      0.714 RR  CELL  iCLK~input|o
    Info (332115):      3.936      3.222 RR    IC  fetch_component|process_0~0|datab
    Info (332115):      4.254      0.318 RF  CELL  fetch_component|process_0~0|combout
    Info (332115):      4.617      0.363 FF    IC  fetch_component|s_PC[25]|clrn
    Info (332115):      5.280      0.663 FR  CELL  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.795      2.795  R        clock network delay
    Info (332115):      2.795      0.000           clock uncertainty
    Info (332115):      2.966      0.171      uTh  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.280
    Info (332115): Data Required Time :     2.966
    Info (332115): Slack              :     2.314 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 11.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.261               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 iCLK 
Info (332146): Worst-case recovery slack is 7.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.047               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.433               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.373               0.000 iCLK 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.289 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.261
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.261 
    Info (332115): ===================================================================
    Info (332115): From Node    : fetch_logic:fetch_component|s_PC[7]
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[14]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.641      1.641  R        clock network delay
    Info (332115):      1.746      0.105     uTco  fetch_logic:fetch_component|s_PC[7]
    Info (332115):      1.746      0.000 FF  CELL  fetch_component|s_PC[7]|q
    Info (332115):      2.742      0.996 FF    IC  s_IMemAddr[7]~5|datad
    Info (332115):      2.805      0.063 FF  CELL  s_IMemAddr[7]~5|combout
    Info (332115):      4.245      1.440 FF    IC  IMem|ram~50058|dataa
    Info (332115):      4.449      0.204 FF  CELL  IMem|ram~50058|combout
    Info (332115):      4.985      0.536 FF    IC  IMem|ram~50059|dataa
    Info (332115):      5.189      0.204 FF  CELL  IMem|ram~50059|combout
    Info (332115):      5.896      0.707 FF    IC  IMem|ram~50060|datab
    Info (332115):      6.070      0.174 FF  CELL  IMem|ram~50060|combout
    Info (332115):      6.206      0.136 FF    IC  IMem|ram~50061|dataa
    Info (332115):      6.399      0.193 FF  CELL  IMem|ram~50061|combout
    Info (332115):      7.181      0.782 FF    IC  IMem|ram~50072|datad
    Info (332115):      7.244      0.063 FF  CELL  IMem|ram~50072|combout
    Info (332115):      7.625      0.381 FF    IC  IMem|ram~50200|datad
    Info (332115):      7.688      0.063 FF  CELL  IMem|ram~50200|combout
    Info (332115):      8.577      0.889 FF    IC  IMem|ram~50371|datad
    Info (332115):      8.640      0.063 FF  CELL  IMem|ram~50371|combout
    Info (332115):      8.748      0.108 FF    IC  IMem|ram~50542|datad
    Info (332115):      8.811      0.063 FF  CELL  IMem|ram~50542|combout
    Info (332115):      9.925      1.114 FF    IC  fetch_component|s_next_PC[14]~50|datac
    Info (332115):     10.058      0.133 FF  CELL  fetch_component|s_next_PC[14]~50|combout
    Info (332115):     10.167      0.109 FF    IC  fetch_component|s_next_PC[14]~51|datad
    Info (332115):     10.230      0.063 FF  CELL  fetch_component|s_next_PC[14]~51|combout
    Info (332115):     10.230      0.000 FF    IC  fetch_component|s_PC[14]|d
    Info (332115):     10.280      0.050 FF  CELL  fetch_logic:fetch_component|s_PC[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.549      1.549  R        clock network delay
    Info (332115):     21.554      0.005           clock pessimism removed
    Info (332115):     21.534     -0.020           clock uncertainty
    Info (332115):     21.541      0.007     uTsu  fetch_logic:fetch_component|s_PC[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.280
    Info (332115): Data Required Time :    21.541
    Info (332115): Slack              :    11.261 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.134 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.548      1.548  R        clock network delay
    Info (332115):      1.653      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q
    Info (332115):      1.653      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:11:REGI|s_Q|q
    Info (332115):      1.974      0.321 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a6|portadatain[5]
    Info (332115):      2.010      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.792      1.792  R        clock network delay
    Info (332115):      1.772     -0.020           clock pessimism removed
    Info (332115):      1.772      0.000           clock uncertainty
    Info (332115):      1.876      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.010
    Info (332115): Data Required Time :     1.876
    Info (332115): Slack              :     0.134 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.047
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.047 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[8]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.748      0.748 FF  CELL  iCLK~input|o
    Info (332115):     12.597      1.849 FF    IC  fetch_component|process_0~0|datab
    Info (332115):     12.789      0.192 FR  CELL  fetch_component|process_0~0|combout
    Info (332115):     14.150      1.361 RR    IC  fetch_component|s_PC[8]|clrn
    Info (332115):     14.536      0.386 RF  CELL  fetch_logic:fetch_component|s_PC[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.596      1.596  R        clock network delay
    Info (332115):     21.576     -0.020           clock uncertainty
    Info (332115):     21.583      0.007     uTsu  fetch_logic:fetch_component|s_PC[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.536
    Info (332115): Data Required Time :    21.583
    Info (332115): Slack              :     7.047 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.433
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.433 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[25]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R        iCLK
    Info (332115):      0.000      0.000 RR    IC  iCLK~input|i
    Info (332115):      0.368      0.368 RR  CELL  iCLK~input|o
    Info (332115):      2.425      2.057 RR    IC  fetch_component|process_0~0|datab
    Info (332115):      2.586      0.161 RF  CELL  fetch_component|process_0~0|combout
    Info (332115):      2.788      0.202 FF    IC  fetch_component|s_PC[25]|clrn
    Info (332115):      3.154      0.366 FR  CELL  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.637      1.637  R        clock network delay
    Info (332115):      1.637      0.000           clock uncertainty
    Info (332115):      1.721      0.084      uTh  fetch_logic:fetch_component|s_PC[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.154
    Info (332115): Data Required Time :     1.721
    Info (332115): Slack              :     1.433 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1128 megabytes
    Info: Processing ended: Tue Nov 19 19:13:12 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:27


