 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : system_top
Version: K-2015.06
Date   : Fri Sep  2 02:36:15 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: UO_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  UO_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.99 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.34 f
  U0_ALU/div_52/U61/Y (CLKMX2X2M)                         0.24      12.58 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.34 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.98 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      14.98 f
  U0_ALU/U43/Y (AOI222X1M)                                0.41      15.39 r
  U0_ALU/U40/Y (AOI31X2M)                                 0.14      15.53 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.30


  Startpoint: UO_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  UO_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.99 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.34 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      12.34 f
  U0_ALU/U47/Y (AOI222X1M)                                0.31      12.64 r
  U0_ALU/U44/Y (AOI31X2M)                                 0.14      12.78 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.78 f
  data arrival time                                                 12.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -12.78
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: UO_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  UO_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00       9.67 f
  U0_ALU/U51/Y (AOI222X1M)                                0.44      10.11 r
  U0_ALU/U48/Y (AOI31X2M)                                 0.14      10.25 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.25 f
  data arrival time                                                 10.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.58


  Startpoint: UO_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  UO_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_0)            0.00       7.35 f
  U0_ALU/U55/Y (AOI222X1M)                                0.44       7.79 r
  U0_ALU/U52/Y (AOI31X2M)                                 0.14       7.93 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.93 f
  data arrival time                                                  7.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                       11.90


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.23 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.40 f
  U0_ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                     0.12       6.52 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.52 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.52 r
  U0_ALU/U4/Y (OAI2BB1X2M)                                0.15       6.67 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.67 r
  data arrival time                                                  6.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                       13.03


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.26 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.26 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.26 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.13       6.39 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                       13.31


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.95 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.95 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.95 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.15       6.10 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                       13.59


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.71 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.71 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.71 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.12       5.84 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.84 r
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.86


  Startpoint: UO_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  UO_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_0)            0.00       5.30 f
  U0_ALU/U59/Y (AOI222X1M)                                0.43       5.73 r
  U0_ALU/U56/Y (AOI31X2M)                                 0.14       5.87 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.96


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.29 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.29 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.29 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.15       5.44 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       14.25


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U113/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U4/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_3/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U12/Y (CLKXOR2X2M)                       0.30       4.74 r
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U33/Y (NOR2X1M)                     0.06       4.80 f
  U0_ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.20       5.01 f
  U0_ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.20 r
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.20 r
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.20 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.12       5.32 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.32 r
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.38


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U7/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_49/U28/Y (INVX2M)                           0.08       4.53 r
  U0_ALU/mult_49/U27/Y (XNOR2X2M)                         0.17       4.70 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.70 r
  U0_ALU/mult_49/FS_1/U7/Y (INVX2M)                       0.06       4.76 f
  U0_ALU/mult_49/FS_1/U8/Y (INVX2M)                       0.05       4.81 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.81 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.81 r
  U0_ALU/U62/Y (AOI2BB2XLM)                               0.11       4.92 f
  U0_ALU/U60/Y (AOI21X2M)                                 0.17       5.09 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.09 r
  data arrival time                                                  5.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.31      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                       14.60


  Startpoint: UO_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U7/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_49/U22/Y (AND2X2M)                          0.20       4.65 f
  U0_ALU/mult_49/FS_1/B[7] (ALU_DW01_add_1)               0.00       4.65 f
  U0_ALU/mult_49/FS_1/U6/Y (INVX2M)                       0.06       4.71 r
  U0_ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                     0.15       4.86 r
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.86 r
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.86 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.15       5.01 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: UO_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[1] (RegFile)                            0.00       0.38 r
  U0_ALU/A[1] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U39/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.87 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.56       4.43 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.43 f
  U0_ALU/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.58 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.58 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.58 f
  U0_ALU/U70/Y (AOI22X1M)                                 0.19       4.76 r
  U0_ALU/U67/Y (AOI31X2M)                                 0.11       4.88 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.88 f
  data arrival time                                                  4.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                       14.96


  Startpoint: UO_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.38       0.38 r
  UO_RegFile/REG0[1] (RegFile)                            0.00       0.38 r
  U0_ALU/A[1] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U39/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.88 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.88 f
  U0_ALU/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.03 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.03 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.03 f
  U0_ALU/U78/Y (AOI222X1M)                                0.25       4.27 r
  U0_ALU/U75/Y (AOI31X2M)                                 0.14       4.41 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.41 f
  data arrival time                                                  4.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.41
  --------------------------------------------------------------------------
  slack (MET)                                                       15.42


  Startpoint: UO_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UO_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  UO_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  UO_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.22       2.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.14 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.45 f
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.26       3.70 f
  U0_ALU/div_52/quotient[5] (ALU_DW_div_uns_0)            0.00       3.70 f
  U0_ALU/U66/Y (AOI222X1M)                                0.42       4.12 r
  U0_ALU/U63/Y (AOI31X2M)                                 0.14       4.26 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.26 f
  data arrival time                                                  4.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                       15.57


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_CTRL_TOP/U0_CTRL_RX/U39/Y (INVX2M)                   0.11       0.56 f
  U0_CTRL_TOP/U0_CTRL_RX/U37/Y (NOR3X2M)                  0.27       0.83 r
  U0_CTRL_TOP/U0_CTRL_RX/U38/Y (NAND2X2M)                 0.23       1.06 f
  U0_CTRL_TOP/U0_CTRL_RX/U27/Y (NOR2X2M)                  0.21       1.27 r
  U0_CTRL_TOP/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       1.27 r
  U0_CTRL_TOP/ALU_EN (SYS_CTRL)                           0.00       1.27 r
  U0_ALU/EN (ALU)                                         0.00       1.27 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.27 r
  data arrival time                                                  1.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.33      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                       18.41


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U9/Y (INVX2M)                                0.84       3.39 r
  UO_RegFile/U100/Y (MX4X1M)                              0.49       3.89 f
  UO_RegFile/U73/Y (MX4X1M)                               0.34       4.23 f
  UO_RegFile/U72/Y (AO22X1M)                              0.32       4.55 f
  UO_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.55 f
  data arrival time                                                  4.55

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.55
  --------------------------------------------------------------------------
  slack (MET)                                                       15.09


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U9/Y (INVX2M)                                0.84       3.39 r
  UO_RegFile/U99/Y (MX4X1M)                               0.49       3.89 f
  UO_RegFile/U69/Y (MX4X1M)                               0.34       4.23 f
  UO_RegFile/U68/Y (AO22X1M)                              0.32       4.55 f
  UO_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.55 f
  data arrival time                                                  4.55

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.55
  --------------------------------------------------------------------------
  slack (MET)                                                       15.09


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U9/Y (INVX2M)                                0.84       3.39 r
  UO_RegFile/U98/Y (MX4X1M)                               0.49       3.89 f
  UO_RegFile/U65/Y (MX4X1M)                               0.34       4.23 f
  UO_RegFile/U64/Y (AO22X1M)                              0.32       4.55 f
  UO_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.55 f
  data arrival time                                                  4.55

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.55
  --------------------------------------------------------------------------
  slack (MET)                                                       15.09


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U9/Y (INVX2M)                                0.84       3.39 r
  UO_RegFile/U107/Y (MX4X1M)                              0.49       3.89 f
  UO_RegFile/U105/Y (MX4X1M)                              0.34       4.23 f
  UO_RegFile/U104/Y (AO22X1M)                             0.32       4.55 f
  UO_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.55 f
  data arrival time                                                  4.55

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.55
  --------------------------------------------------------------------------
  slack (MET)                                                       15.09


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U97/Y (MX4X1M)                               0.40       3.31 f
  UO_RegFile/U61/Y (MX4X1M)                               0.34       3.65 f
  UO_RegFile/U60/Y (AO22X1M)                              0.32       3.97 f
  UO_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       3.97 f
  data arrival time                                                  3.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                       15.67


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U86/Y (MX4X1M)                               0.40       3.31 f
  UO_RegFile/U85/Y (MX4X1M)                               0.31       3.61 f
  UO_RegFile/U84/Y (AO22X1M)                              0.32       3.93 f
  UO_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.70


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U82/Y (MX4X1M)                               0.40       3.31 f
  UO_RegFile/U81/Y (MX4X1M)                               0.31       3.61 f
  UO_RegFile/U80/Y (AO22X1M)                              0.32       3.93 f
  UO_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       15.70


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.40 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.40 r
  U0_CTRL_TOP/RF_Address[1] (SYS_CTRL)                    0.00       1.40 r
  U2/Y (BUFX2M)                                           0.60       2.01 r
  UO_RegFile/Address[1] (RegFile)                         0.00       2.01 r
  UO_RegFile/U237/Y (INVX2M)                              0.15       2.16 f
  UO_RegFile/U11/Y (BUFX2M)                               0.17       2.33 f
  UO_RegFile/U10/Y (INVX2M)                               0.37       2.71 r
  UO_RegFile/U101/Y (MX4X1M)                              0.29       2.99 f
  UO_RegFile/U77/Y (MX4X1M)                               0.34       3.33 f
  UO_RegFile/U76/Y (AO22X1M)                              0.32       3.65 f
  UO_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.98


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U112/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][1]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U111/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][0]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U113/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][2]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U114/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][3]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U115/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][4]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U116/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][5]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U117/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][6]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U29/Y (NAND2X2M)                             0.24       3.30 r
  UO_RegFile/U118/Y (OAI2BB2X1M)                          0.19       3.49 r
  UO_RegFile/regArr_reg[0][7]/D (DFFRQX2M)                0.00       3.49 r
  data arrival time                                                  3.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[0][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       16.00


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U21/Y (NAND2X2M)                             0.23       3.29 r
  UO_RegFile/U130/Y (OAI2BB2X1M)                          0.19       3.48 r
  UO_RegFile/regArr_reg[4][3]/D (DFFRQX2M)                0.00       3.48 r
  data arrival time                                                  3.48

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[4][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                       16.01


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U21/Y (NAND2X2M)                             0.23       3.29 r
  UO_RegFile/U129/Y (OAI2BB2X1M)                          0.19       3.48 r
  UO_RegFile/regArr_reg[4][2]/D (DFFRQX2M)                0.00       3.48 r
  data arrival time                                                  3.48

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                       16.01


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U21/Y (NAND2X2M)                             0.23       3.29 r
  UO_RegFile/U128/Y (OAI2BB2X1M)                          0.19       3.48 r
  UO_RegFile/regArr_reg[4][1]/D (DFFRQX2M)                0.00       3.48 r
  data arrival time                                                  3.48

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                       16.01


  Startpoint: U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UO_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_CTRL_TOP/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_CTRL_TOP/U0_CTRL_RX/U7/Y (NOR4X1M)                   0.56       1.07 r
  U0_CTRL_TOP/U0_CTRL_RX/U16/Y (NOR2X2M)                  0.21       1.28 f
  U0_CTRL_TOP/U0_CTRL_RX/U42/Y (OAI21X2M)                 0.17       1.45 r
  U0_CTRL_TOP/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_CTRL_TOP/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.89       2.33 r
  UO_RegFile/Address[0] (RegFile)                         0.00       2.33 r
  UO_RegFile/U108/Y (INVX2M)                              0.22       2.55 f
  UO_RegFile/U43/Y (INVX2M)                               0.35       2.90 r
  UO_RegFile/U12/Y (NOR2BX2M)                             0.15       3.06 f
  UO_RegFile/U21/Y (NAND2X2M)                             0.23       3.29 r
  UO_RegFile/U127/Y (OAI2BB2X1M)                          0.19       3.48 r
  UO_RegFile/regArr_reg[4][0]/D (DFFRQX2M)                0.00       3.48 r
  data arrival time                                                  3.48

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  UO_RegFile/regArr_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                       16.01


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  RX_IN (in)                                              0.03     217.03 f
  U0_UART/RX_IN_DATA (UART_TOP)                           0.00     217.03 f
  U0_UART/RX_module/RX_IN (UART_Rx)                       0.00     217.03 f
  U0_UART/RX_module/U0_FSM/RX_in (FSM)                    0.00     217.03 f
  U0_UART/RX_module/U0_FSM/U17/Y (INVX2M)                 0.07     217.10 r
  U0_UART/RX_module/U0_FSM/U16/Y (AOI2BB2XLM)             0.10     217.20 f
  U0_UART/RX_module/U0_FSM/U14/Y (OAI221X1M)              0.18     217.37 r
  U0_UART/RX_module/U0_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00     217.37 r
  data arrival time                                                217.37

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.34    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                               -217.37
  --------------------------------------------------------------------------
  slack (MET)                                                      867.09


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_data_sampling/register_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  RX_IN (in)                                              0.04     217.04 r
  U0_UART/RX_IN_DATA (UART_TOP)                           0.00     217.04 r
  U0_UART/RX_module/RX_IN (UART_Rx)                       0.00     217.04 r
  U0_UART/RX_module/U0_data_sampling/data_in (data_sampling)
                                                          0.00     217.04 r
  U0_UART/RX_module/U0_data_sampling/U43/Y (CLKINVX1M)
                                                          0.08     217.12 f
  U0_UART/RX_module/U0_data_sampling/U31/Y (MXI2X1M)      0.12     217.25 r
  U0_UART/RX_module/U0_data_sampling/register_reg[1]/D (DFFRQX2M)
                                                          0.00     217.25 r
  data arrival time                                                217.25

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_data_sampling/register_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.32    1084.48
  data required time                                              1084.48
  --------------------------------------------------------------------------
  data required time                                              1084.48
  data arrival time                                               -217.25
  --------------------------------------------------------------------------
  slack (MET)                                                      867.24


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_data_sampling/register_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  RX_IN (in)                                              0.04     217.04 r
  U0_UART/RX_IN_DATA (UART_TOP)                           0.00     217.04 r
  U0_UART/RX_module/RX_IN (UART_Rx)                       0.00     217.04 r
  U0_UART/RX_module/U0_data_sampling/data_in (data_sampling)
                                                          0.00     217.04 r
  U0_UART/RX_module/U0_data_sampling/U43/Y (CLKINVX1M)
                                                          0.08     217.12 f
  U0_UART/RX_module/U0_data_sampling/U40/Y (MXI2X1M)      0.12     217.25 r
  U0_UART/RX_module/U0_data_sampling/register_reg[0]/D (DFFRQX2M)
                                                          0.00     217.25 r
  data arrival time                                                217.25

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_data_sampling/register_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.32    1084.48
  data required time                                              1084.48
  --------------------------------------------------------------------------
  data required time                                              1084.48
  data arrival time                                               -217.25
  --------------------------------------------------------------------------
  slack (MET)                                                      867.24


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_data_sampling/register_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  RX_IN (in)                                              0.04     217.04 r
  U0_UART/RX_IN_DATA (UART_TOP)                           0.00     217.04 r
  U0_UART/RX_module/RX_IN (UART_Rx)                       0.00     217.04 r
  U0_UART/RX_module/U0_data_sampling/data_in (data_sampling)
                                                          0.00     217.04 r
  U0_UART/RX_module/U0_data_sampling/U21/Y (CLKMX2X2M)
                                                          0.17     217.21 r
  U0_UART/RX_module/U0_data_sampling/register_reg[2]/D (DFFRQX2M)
                                                          0.00     217.21 r
  data arrival time                                                217.21

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_data_sampling/register_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -217.21
  --------------------------------------------------------------------------
  slack (MET)                                                      867.29


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U5/Y (AOI21X2M)
                                                          0.26       2.86 r
  U0_UART/RX_module/U0_edge_bit_counter/U9/Y (AOI21X2M)
                                                          0.09       2.95 f
  U0_UART/RX_module/U0_edge_bit_counter/U14/Y (OAI21X2M)
                                                          0.09       3.05 r
  U0_UART/RX_module/U0_edge_bit_counter/U11/Y (AOI32X1M)
                                                          0.11       3.16 f
  U0_UART/RX_module/U0_edge_bit_counter/U10/Y (INVX2M)
                                                          0.08       3.24 r
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       3.24 r
  data arrival time                                                  3.24

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.26


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U3/Y (NOR2X2M)
                                                          0.22       2.82 r
  U0_UART/RX_module/U0_edge_bit_counter/U6/Y (NOR3X2M)
                                                          0.11       2.93 f
  U0_UART/RX_module/U0_edge_bit_counter/U20/Y (AO22X1M)
                                                          0.42       3.35 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       3.35 f
  data arrival time                                                  3.35

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.17    1084.63
  data required time                                              1084.63
  --------------------------------------------------------------------------
  data required time                                              1084.63
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.28


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U3/Y (NOR2X2M)
                                                          0.22       2.82 r
  U0_UART/RX_module/U0_edge_bit_counter/U6/Y (NOR3X2M)
                                                          0.11       2.93 f
  U0_UART/RX_module/U0_edge_bit_counter/U24/Y (AO22X1M)
                                                          0.42       3.35 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.35 f
  data arrival time                                                  3.35

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.17    1084.63
  data required time                                              1084.63
  --------------------------------------------------------------------------
  data required time                                              1084.63
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.28


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U3/Y (NOR2X2M)
                                                          0.22       2.82 r
  U0_UART/RX_module/U0_edge_bit_counter/U6/Y (NOR3X2M)
                                                          0.11       2.93 f
  U0_UART/RX_module/U0_edge_bit_counter/U23/Y (AO22X1M)
                                                          0.42       3.35 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       3.35 f
  data arrival time                                                  3.35

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.17    1084.63
  data required time                                              1084.63
  --------------------------------------------------------------------------
  data required time                                              1084.63
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.28


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U3/Y (NOR2X2M)
                                                          0.22       2.82 r
  U0_UART/RX_module/U0_edge_bit_counter/U6/Y (NOR3X2M)
                                                          0.11       2.93 f
  U0_UART/RX_module/U0_edge_bit_counter/U21/Y (AO22X1M)
                                                          0.42       3.35 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       3.35 f
  data arrival time                                                  3.35

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.17    1084.63
  data required time                                              1084.63
  --------------------------------------------------------------------------
  data required time                                              1084.63
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.28


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U3/Y (NOR2X2M)
                                                          0.22       2.82 r
  U0_UART/RX_module/U0_edge_bit_counter/U6/Y (NOR3X2M)
                                                          0.11       2.93 f
  U0_UART/RX_module/U0_edge_bit_counter/U22/Y (AO22X1M)
                                                          0.42       3.35 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       3.35 f
  data arrival time                                                  3.35

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.17    1084.63
  data required time                                              1084.63
  --------------------------------------------------------------------------
  data required time                                              1084.63
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.28


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U5/Y (AOI21X2M)
                                                          0.26       2.86 r
  U0_UART/RX_module/U0_edge_bit_counter/U9/Y (AOI21X2M)
                                                          0.09       2.95 f
  U0_UART/RX_module/U0_edge_bit_counter/U14/Y (OAI21X2M)
                                                          0.09       3.05 r
  U0_UART/RX_module/U0_edge_bit_counter/U19/Y (AOI21X2M)
                                                          0.07       3.12 f
  U0_UART/RX_module/U0_edge_bit_counter/U17/Y (OAI21X2M)
                                                          0.13       3.25 r
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       3.25 r
  data arrival time                                                  3.25

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.25    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.30


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/stp_chk_en (FSM)               0.00       1.91 r
  U0_UART/RX_module/U0_stop_check/stop_check_en (stop_check)
                                                          0.00       1.91 r
  U0_UART/RX_module/U0_stop_check/U2/Y (NOR2BX2M)         0.18       2.09 r
  U0_UART/RX_module/U0_stop_check/stop_err (stop_check)
                                                          0.00       2.09 r
  U0_UART/RX_module/U0_FSM/stp_err (FSM)                  0.00       2.09 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.11       2.20 f
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.20 f
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.20 f
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.27       2.47 r
  U0_UART/RX_module/U0_edge_bit_counter/U5/Y (AOI21X2M)
                                                          0.18       2.66 f
  U0_UART/RX_module/U0_edge_bit_counter/U8/Y (NOR3X2M)
                                                          0.28       2.94 r
  U0_UART/RX_module/U0_edge_bit_counter/U15/Y (OAI2BB2X1M)
                                                          0.19       3.13 r
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       3.13 r
  data arrival time                                                  3.13

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.35


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.47 r
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.11       0.58 f
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.24       0.82 f
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.26       1.08 r
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.12       1.20 f
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.31       1.51 r
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.17       1.68 f
  U0_UART/RX_module/U0_FSM/U4/Y (NOR3X2M)                 0.23       1.91 r
  U0_UART/RX_module/U0_FSM/U3/Y (NOR3BX2M)                0.50       2.40 r
  U0_UART/RX_module/U0_FSM/data_valid (FSM)               0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/data_valid (edge_bit_counter)
                                                          0.00       2.40 r
  U0_UART/RX_module/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.20       2.60 f
  U0_UART/RX_module/U0_edge_bit_counter/U5/Y (AOI21X2M)
                                                          0.26       2.86 r
  U0_UART/RX_module/U0_edge_bit_counter/U13/Y (INVX2M)
                                                          0.07       2.93 f
  U0_UART/RX_module/U0_edge_bit_counter/U12/Y (OAI32X1M)
                                                          0.12       3.05 r
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.35    1084.45
  data required time                                              1084.45
  --------------------------------------------------------------------------
  data required time                                              1084.45
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.40


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U64/Y (NAND2BX1M)              0.10       0.64 r
  U0_UART/RX_module/U0_FSM/U65/Y (AOI2BB1X1M)             0.16       0.79 r
  U0_UART/RX_module/U0_FSM/U66/Y (AOI221XLM)              0.08       0.87 f
  U0_UART/RX_module/U0_FSM/U67/Y (AOI221XLM)              0.29       1.16 r
  U0_UART/RX_module/U0_FSM/U68/Y (AOI221XLM)              0.13       1.29 f
  U0_UART/RX_module/U0_FSM/U11/Y (AOI2B1X1M)              0.27       1.56 r
  U0_UART/RX_module/U0_FSM/U21/Y (NOR3X2M)                0.10       1.66 f
  U0_UART/RX_module/U0_FSM/strt_chk_en (FSM)              0.00       1.66 f
  U0_UART/RX_module/U0_strt_check/strt_check_en (strt_check)
                                                          0.00       1.66 f
  U0_UART/RX_module/U0_strt_check/U2/Y (AND2X2M)          0.15       1.81 f
  U0_UART/RX_module/U0_strt_check/strt_err (strt_check)
                                                          0.00       1.81 f
  U0_UART/RX_module/U0_FSM/strt_err (FSM)                 0.00       1.81 f
  U0_UART/RX_module/U0_FSM/U20/Y (NAND4BX1M)              0.32       2.12 f
  U0_UART/RX_module/U0_FSM/U32/Y (OAI211X2M)              0.21       2.34 r
  U0_UART/RX_module/U0_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       2.34 r
  data arrival time                                                  2.34

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.32    1084.48
  data required time                                              1084.48
  --------------------------------------------------------------------------
  data required time                                              1084.48
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.14


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_deserializer/register_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U57/Y (NOR2BX1M)               0.21       0.74 f
  U0_UART/RX_module/U0_FSM/U58/Y (OAI2B2X1M)              0.21       0.95 r
  U0_UART/RX_module/U0_FSM/U59/Y (NAND3BX1M)              0.15       1.10 f
  U0_UART/RX_module/U0_FSM/U63/Y (NOR4X1M)                0.27       1.37 r
  U0_UART/RX_module/U0_FSM/U6/Y (INVX2M)                  0.11       1.48 f
  U0_UART/RX_module/U0_FSM/U27/Y (NOR4X1M)                0.26       1.74 r
  U0_UART/RX_module/U0_FSM/deser_en (FSM)                 0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/deser_en (deserializer)
                                                          0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/U20/Y (BUFX2M)        0.25       1.99 r
  U0_UART/RX_module/U0_deserializer/U11/Y (INVX2M)        0.12       2.11 f
  U0_UART/RX_module/U0_deserializer/U8/Y (OAI22X1M)       0.13       2.23 r
  U0_UART/RX_module/U0_deserializer/register_reg[5]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_deserializer/register_reg[5]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.33    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.24


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_deserializer/register_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U57/Y (NOR2BX1M)               0.21       0.74 f
  U0_UART/RX_module/U0_FSM/U58/Y (OAI2B2X1M)              0.21       0.95 r
  U0_UART/RX_module/U0_FSM/U59/Y (NAND3BX1M)              0.15       1.10 f
  U0_UART/RX_module/U0_FSM/U63/Y (NOR4X1M)                0.27       1.37 r
  U0_UART/RX_module/U0_FSM/U6/Y (INVX2M)                  0.11       1.48 f
  U0_UART/RX_module/U0_FSM/U27/Y (NOR4X1M)                0.26       1.74 r
  U0_UART/RX_module/U0_FSM/deser_en (FSM)                 0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/deser_en (deserializer)
                                                          0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/U20/Y (BUFX2M)        0.25       1.99 r
  U0_UART/RX_module/U0_deserializer/U11/Y (INVX2M)        0.12       2.11 f
  U0_UART/RX_module/U0_deserializer/U7/Y (OAI22X1M)       0.13       2.23 r
  U0_UART/RX_module/U0_deserializer/register_reg[4]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_deserializer/register_reg[4]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.33    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.24


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_deserializer/register_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U57/Y (NOR2BX1M)               0.21       0.74 f
  U0_UART/RX_module/U0_FSM/U58/Y (OAI2B2X1M)              0.21       0.95 r
  U0_UART/RX_module/U0_FSM/U59/Y (NAND3BX1M)              0.15       1.10 f
  U0_UART/RX_module/U0_FSM/U63/Y (NOR4X1M)                0.27       1.37 r
  U0_UART/RX_module/U0_FSM/U6/Y (INVX2M)                  0.11       1.48 f
  U0_UART/RX_module/U0_FSM/U27/Y (NOR4X1M)                0.26       1.74 r
  U0_UART/RX_module/U0_FSM/deser_en (FSM)                 0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/deser_en (deserializer)
                                                          0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/U20/Y (BUFX2M)        0.25       1.99 r
  U0_UART/RX_module/U0_deserializer/U11/Y (INVX2M)        0.12       2.11 f
  U0_UART/RX_module/U0_deserializer/U6/Y (OAI22X1M)       0.13       2.23 r
  U0_UART/RX_module/U0_deserializer/register_reg[3]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_deserializer/register_reg[3]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.33    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.24


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_deserializer/register_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U57/Y (NOR2BX1M)               0.21       0.74 f
  U0_UART/RX_module/U0_FSM/U58/Y (OAI2B2X1M)              0.21       0.95 r
  U0_UART/RX_module/U0_FSM/U59/Y (NAND3BX1M)              0.15       1.10 f
  U0_UART/RX_module/U0_FSM/U63/Y (NOR4X1M)                0.27       1.37 r
  U0_UART/RX_module/U0_FSM/U6/Y (INVX2M)                  0.11       1.48 f
  U0_UART/RX_module/U0_FSM/U27/Y (NOR4X1M)                0.26       1.74 r
  U0_UART/RX_module/U0_FSM/deser_en (FSM)                 0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/deser_en (deserializer)
                                                          0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/U20/Y (BUFX2M)        0.25       1.99 r
  U0_UART/RX_module/U0_deserializer/U11/Y (INVX2M)        0.12       2.11 f
  U0_UART/RX_module/U0_deserializer/U5/Y (OAI22X1M)       0.13       2.23 r
  U0_UART/RX_module/U0_deserializer/register_reg[2]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_deserializer/register_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.33    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.24


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_deserializer/register_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U57/Y (NOR2BX1M)               0.21       0.74 f
  U0_UART/RX_module/U0_FSM/U58/Y (OAI2B2X1M)              0.21       0.95 r
  U0_UART/RX_module/U0_FSM/U59/Y (NAND3BX1M)              0.15       1.10 f
  U0_UART/RX_module/U0_FSM/U63/Y (NOR4X1M)                0.27       1.37 r
  U0_UART/RX_module/U0_FSM/U6/Y (INVX2M)                  0.11       1.48 f
  U0_UART/RX_module/U0_FSM/U27/Y (NOR4X1M)                0.26       1.74 r
  U0_UART/RX_module/U0_FSM/deser_en (FSM)                 0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/deser_en (deserializer)
                                                          0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/U20/Y (BUFX2M)        0.25       1.99 r
  U0_UART/RX_module/U0_deserializer/U11/Y (INVX2M)        0.12       2.11 f
  U0_UART/RX_module/U0_deserializer/U4/Y (OAI22X1M)       0.13       2.23 r
  U0_UART/RX_module/U0_deserializer/register_reg[1]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_deserializer/register_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.33    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.24


  Startpoint: U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_module/U0_deserializer/register_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/RX_module/U0_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/RX_module/U0_FSM/edge_cnt[0] (FSM)              0.00       0.54 f
  U0_UART/RX_module/U0_FSM/U57/Y (NOR2BX1M)               0.21       0.74 f
  U0_UART/RX_module/U0_FSM/U58/Y (OAI2B2X1M)              0.21       0.95 r
  U0_UART/RX_module/U0_FSM/U59/Y (NAND3BX1M)              0.15       1.10 f
  U0_UART/RX_module/U0_FSM/U63/Y (NOR4X1M)                0.27       1.37 r
  U0_UART/RX_module/U0_FSM/U6/Y (INVX2M)                  0.11       1.48 f
  U0_UART/RX_module/U0_FSM/U27/Y (NOR4X1M)                0.26       1.74 r
  U0_UART/RX_module/U0_FSM/deser_en (FSM)                 0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/deser_en (deserializer)
                                                          0.00       1.74 r
  U0_UART/RX_module/U0_deserializer/U20/Y (BUFX2M)        0.25       1.99 r
  U0_UART/RX_module/U0_deserializer/U11/Y (INVX2M)        0.12       2.11 f
  U0_UART/RX_module/U0_deserializer/U3/Y (OAI22X1M)       0.13       2.23 r
  U0_UART/RX_module/U0_deserializer/register_reg[0]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/RX_module/U0_deserializer/register_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.33    1084.47
  data required time                                              1084.47
  --------------------------------------------------------------------------
  data required time                                              1084.47
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.24


  Startpoint: U0_UART/TX_module/FSM_Module/PS_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/PS_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_module/FSM_Module/PS_reg[0]/Q (DFFRQX2M)     0.51       0.51 f
  U0_UART/TX_module/FSM_Module/U6/Y (AND2X2M)             0.17       0.68 f
  U0_UART/TX_module/FSM_Module/mux_sel[0] (Tx_FSM)        0.00       0.68 f
  U0_UART/TX_module/MUX_Module/mux_sel[0] (mux)           0.00       0.68 f
  U0_UART/TX_module/MUX_Module/U3/Y (AND3X2M)             0.18       0.86 f
  U0_UART/TX_module/MUX_Module/U6/Y (NOR2XLM)             0.42       1.29 r
  U0_UART/TX_module/MUX_Module/U4/Y (INVX8M)              0.53       1.82 f
  U0_UART/TX_module/MUX_Module/TX_OUT (mux)               0.00       1.82 f
  U0_UART/TX_module/TX_OUT (UART_TX)                      0.00       1.82 f
  U0_UART/TX_out_DATA (UART_TOP)                          0.00       1.82 f
  TX_OUT (out)                                            0.00       1.82 f
  data arrival time                                                  1.82

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  output external delay                                -217.00    8463.00
  data required time                                              8463.00
  --------------------------------------------------------------------------
  data required time                                              8463.00
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8461.18


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U31/Y (AO22X1M)     0.19       1.47 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[7]/D (DFFRQX2M)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U18/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[1]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U16/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[0]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U28/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[6]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U26/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[5]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U24/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[4]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U22/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[3]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/TX_module/FSM_Module/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/INT_REG_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/TX_module/FSM_Module/busy_reg/Q (DFFRQX2M)      0.51       0.51 f
  U0_UART/TX_module/FSM_Module/busy (Tx_FSM)              0.00       0.51 f
  U0_UART/TX_module/serializer_Module/busy (Serializer)
                                                          0.00       0.51 f
  U0_UART/TX_module/serializer_Module/U8/Y (NOR2BX2M)     0.35       0.86 r
  U0_UART/TX_module/serializer_Module/U3/Y (NOR2X2M)      0.19       1.06 f
  U0_UART/TX_module/serializer_Module/U5/Y (NOR2X2M)      0.23       1.29 r
  U0_UART/TX_module/serializer_Module/U20/Y (OAI2BB1X2M)
                                                          0.16       1.45 r
  U0_UART/TX_module/serializer_Module/INT_REG_reg[2]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/INT_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_Data_Sync_of_TX/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/Parity_Calc_Module/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Data_Sync_of_TX/sync_bus_reg[5]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Data_Sync_of_TX/sync_bus_reg[5]/Q (DFFRQX2M)         0.47       0.47 f
  U0_Data_Sync_of_TX/sync_bus[5] (data_synchronizer_1)
                                                          0.00       0.47 f
  U0_UART/TX_IN_DATA[5] (UART_TOP)                        0.00       0.47 f
  U0_UART/TX_module/P_DATA[5] (UART_TX)                   0.00       0.47 f
  U0_UART/TX_module/Parity_Calc_Module/P_DATA[5] (parity_calc)
                                                          0.00       0.47 f
  U0_UART/TX_module/Parity_Calc_Module/U4/Y (XOR3XLM)     0.49       0.96 f
  U0_UART/TX_module/Parity_Calc_Module/U8/Y (XOR3XLM)     0.51       1.47 f
  U0_UART/TX_module/Parity_Calc_Module/U6/Y (OAI2BB2X1M)
                                                          0.14       1.62 r
  U0_UART/TX_module/Parity_Calc_Module/par_bit_reg/D (DFFQX2M)
                                                          0.00       1.62 r
  data arrival time                                                  1.62

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/Parity_Calc_Module/par_bit_reg/CK (DFFQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.12    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.26


  Startpoint: U0_UART/TX_module/FSM_Module/PS_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/FSM_Module/PS_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/PS_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_module/FSM_Module/PS_reg[1]/Q (DFFRQX2M)     0.42       0.42 r
  U0_UART/TX_module/FSM_Module/U5/Y (NAND2X2M)            0.11       0.53 f
  U0_UART/TX_module/FSM_Module/U9/Y (NOR2X2M)             0.22       0.75 r
  U0_UART/TX_module/FSM_Module/U8/Y (INVX2M)              0.07       0.82 f
  U0_UART/TX_module/FSM_Module/U7/Y (OAI33X2M)            0.34       1.16 r
  U0_UART/TX_module/FSM_Module/PS_reg[0]/D (DFFRQX2M)     0.00       1.16 r
  data arrival time                                                  1.16

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/FSM_Module/PS_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.36    8679.64
  data required time                                              8679.64
  --------------------------------------------------------------------------
  data required time                                              8679.64
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.48


  Startpoint: U0_UART/TX_module/FSM_Module/PS_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/PS_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_module/FSM_Module/PS_reg[1]/Q (DFFRQX2M)     0.42       0.42 r
  U0_UART/TX_module/FSM_Module/U5/Y (NAND2X2M)            0.11       0.53 f
  U0_UART/TX_module/FSM_Module/U9/Y (NOR2X2M)             0.22       0.75 r
  U0_UART/TX_module/FSM_Module/ser_en (Tx_FSM)            0.00       0.75 r
  U0_UART/TX_module/serializer_Module/ser_en (Serializer)
                                                          0.00       0.75 r
  U0_UART/TX_module/serializer_Module/U13/Y (AOI21X2M)
                                                          0.10       0.85 f
  U0_UART/TX_module/serializer_Module/U10/Y (OAI31X1M)
                                                          0.24       1.09 r
  U0_UART/TX_module/serializer_Module/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.09 r
  data arrival time                                                  1.09

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.33    8679.67
  data required time                                              8679.67
  --------------------------------------------------------------------------
  data required time                                              8679.67
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.58


  Startpoint: U0_UART/TX_module/FSM_Module/PS_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/PS_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_module/FSM_Module/PS_reg[1]/Q (DFFRQX2M)     0.42       0.42 r
  U0_UART/TX_module/FSM_Module/U5/Y (NAND2X2M)            0.11       0.53 f
  U0_UART/TX_module/FSM_Module/U9/Y (NOR2X2M)             0.22       0.75 r
  U0_UART/TX_module/FSM_Module/ser_en (Tx_FSM)            0.00       0.75 r
  U0_UART/TX_module/serializer_Module/ser_en (Serializer)
                                                          0.00       0.75 r
  U0_UART/TX_module/serializer_Module/U6/Y (INVX2M)       0.09       0.84 f
  U0_UART/TX_module/serializer_Module/U9/Y (OAI32X1M)     0.23       1.07 r
  U0_UART/TX_module/serializer_Module/Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.07 r
  data arrival time                                                  1.07

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.35    8679.65
  data required time                                              8679.65
  --------------------------------------------------------------------------
  data required time                                              8679.65
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.58


  Startpoint: U0_UART/TX_module/FSM_Module/PS_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/serializer_Module/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/PS_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_module/FSM_Module/PS_reg[1]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART/TX_module/FSM_Module/U5/Y (NAND2X2M)            0.11       0.61 r
  U0_UART/TX_module/FSM_Module/U9/Y (NOR2X2M)             0.09       0.70 f
  U0_UART/TX_module/FSM_Module/ser_en (Tx_FSM)            0.00       0.70 f
  U0_UART/TX_module/serializer_Module/ser_en (Serializer)
                                                          0.00       0.70 f
  U0_UART/TX_module/serializer_Module/U13/Y (AOI21X2M)
                                                          0.19       0.89 r
  U0_UART/TX_module/serializer_Module/U14/Y (XNOR2X2M)
                                                          0.13       1.02 r
  U0_UART/TX_module/serializer_Module/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.02 r
  data arrival time                                                  1.02

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/serializer_Module/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.32    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.66


  Startpoint: U0_UART/TX_module/FSM_Module/PS_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_module/FSM_Module/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_module/FSM_Module/PS_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_module/FSM_Module/PS_reg[0]/Q (DFFRQX2M)     0.51       0.51 f
  U0_UART/TX_module/FSM_Module/U12/Y (OR2X2M)             0.20       0.71 f
  U0_UART/TX_module/FSM_Module/U10/Y (OAI31X1M)           0.23       0.94 r
  U0_UART/TX_module/FSM_Module/busy_reg/D (DFFRQX2M)      0.00       0.94 r
  data arrival time                                                  0.94

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/TX_module/FSM_Module/busy_reg/CK (DFFRQX2M)     0.00    8680.00 r
  library setup time                                     -0.33    8679.67
  data required time                                              8679.67
  --------------------------------------------------------------------------
  data required time                                              8679.67
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.74


  Startpoint: U0_Data_Sync_of_TX/ff_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_Data_Sync_of_TX/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Data_Sync_of_TX/ff_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_Data_Sync_of_TX/ff_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_Data_Sync_of_TX/U4/Y (NAND2BX2M)                     0.21       0.66 f
  U0_Data_Sync_of_TX/U3/Y (INVX2M)                        0.13       0.80 r
  U0_Data_Sync_of_TX/U6/Y (AO22X1M)                       0.16       0.95 r
  U0_Data_Sync_of_TX/sync_bus_reg[1]/D (DFFRQX2M)         0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_Data_Sync_of_TX/sync_bus_reg[1]/CK (DFFRQX2M)        0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.74


  Startpoint: U0_Data_Sync_of_TX/ff_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_Data_Sync_of_TX/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Data_Sync_of_TX/ff_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_Data_Sync_of_TX/ff_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_Data_Sync_of_TX/U4/Y (NAND2BX2M)                     0.21       0.66 f
  U0_Data_Sync_of_TX/U3/Y (INVX2M)                        0.13       0.80 r
  U0_Data_Sync_of_TX/U9/Y (AO22X1M)                       0.16       0.95 r
  U0_Data_Sync_of_TX/sync_bus_reg[4]/D (DFFRQX2M)         0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_Data_Sync_of_TX/sync_bus_reg[4]/CK (DFFRQX2M)        0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.74


  Startpoint: U0_Data_Sync_of_TX/ff_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_Data_Sync_of_TX/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Data_Sync_of_TX/ff_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_Data_Sync_of_TX/ff_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_Data_Sync_of_TX/U4/Y (NAND2BX2M)                     0.21       0.66 f
  U0_Data_Sync_of_TX/U3/Y (INVX2M)                        0.13       0.80 r
  U0_Data_Sync_of_TX/U5/Y (AO22X1M)                       0.16       0.95 r
  U0_Data_Sync_of_TX/sync_bus_reg[0]/D (DFFRQX2M)         0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_Data_Sync_of_TX/sync_bus_reg[0]/CK (DFFRQX2M)        0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.74


  Startpoint: U0_Data_Sync_of_TX/ff_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_Data_Sync_of_TX/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Data_Sync_of_TX/ff_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_Data_Sync_of_TX/ff_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_Data_Sync_of_TX/U4/Y (NAND2BX2M)                     0.21       0.66 f
  U0_Data_Sync_of_TX/U3/Y (INVX2M)                        0.13       0.80 r
  U0_Data_Sync_of_TX/U8/Y (AO22X1M)                       0.16       0.95 r
  U0_Data_Sync_of_TX/sync_bus_reg[3]/D (DFFRQX2M)         0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_Data_Sync_of_TX/sync_bus_reg[3]/CK (DFFRQX2M)        0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.74


  Startpoint: U0_Data_Sync_of_TX/ff_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_Data_Sync_of_TX/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Data_Sync_of_TX/ff_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_Data_Sync_of_TX/ff_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_Data_Sync_of_TX/U4/Y (NAND2BX2M)                     0.21       0.66 f
  U0_Data_Sync_of_TX/U3/Y (INVX2M)                        0.13       0.80 r
  U0_Data_Sync_of_TX/U7/Y (AO22X1M)                       0.16       0.95 r
  U0_Data_Sync_of_TX/sync_bus_reg[2]/D (DFFRQX2M)         0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_Data_Sync_of_TX/sync_bus_reg[2]/CK (DFFRQX2M)        0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.74


1
