# Loading project spriteMove
# reading /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project testDebounce
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.testDebounc -t ns
# vsim work.testDebounc -t ns 
# Start time: 13:24:01 on Jul 10,2019
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
add wave -position insertpoint sim:/testDebounc/*
vsim -t ns work.debounce work.testDebounc
# End time: 13:25:00 on Jul 10,2019, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -t ns work.debounce work.testDebounc 
# Start time: 13:25:00 on Jul 10,2019
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
# Loading work.testDebounc
add wave -position insertpoint sim:/debounce/*
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
# Loading work.testDebounc
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
restart
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
restart
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of debounce.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
# Loading work.testDebounc
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
# Loading work.testDebounc
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
vsim -t ns work.debounce
# End time: 13:43:03 on Jul 10,2019, Elapsed time: 0:18:03
# Errors: 0, Warnings: 6
# vsim -t ns work.debounce 
# Start time: 13:43:03 on Jul 10,2019
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
add wave -position insertpoint sim:/debounce/*
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
restart
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of testDebounce.v was successful.
# Compile of clock_div.v was successful.
# Compile of debounce.v was successful.
# Compile of flip_flopD.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/debounce/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run -continue
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run -all
# Load canceled
restart
vsim -t ns work.testDebounc
# End time: 13:54:43 on Jul 10,2019, Elapsed time: 0:11:40
# Errors: 1, Warnings: 7
# vsim -t ns work.testDebounc 
# Start time: 13:54:43 on Jul 10,2019
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
add wave -position insertpoint sim:/testDebounc/*
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
add wave -position insertpoint  \
sim:/testDebounc/debounce_inst/D1 \
sim:/testDebounc/debounce_inst/D2 \
sim:/testDebounc/debounce_inst/clk_enable
restart
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
run
restart
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
restart
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
restart
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# 2 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.flip_flopD
# Warning in wave window restart: (vish-4014) No objects found matching '/testDebounc/debounce_inst/D1'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testDebounc/debounce_inst/D2'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testDebounc/debounce_inst/clk_enable'. 
add wave -position insertpoint sim:/testDebounc/*
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.flip_flopD
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
vsim -t ns work.testDebounc
# End time: 14:28:28 on Jul 10,2019, Elapsed time: 0:33:45
# Errors: 3, Warnings: 9
# vsim -t ns work.testDebounc 
# Start time: 14:28:28 on Jul 10,2019
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
add wave -position insertpoint sim:/testDebounc/*
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# x
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
add wave -position insertpoint  \
sim:/testDebounc/debounce_inst/div_inst/slow_clk
restart
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
add wave -position insertpoint  \
sim:/testDebounc/debounce_inst/div_inst/counter
restart
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/testDebounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module testDebounc
# 
# Top level modules:
# 	testDebounc
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/debounce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/clock_div.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# 
# 
# vlog -work work -stats=none /home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/testbenchs/module_debounce/flip_flopD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module flip_flopD
# 
# Top level modules:
# 	flip_flopD
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testDebounc
# Loading work.debounce
# Loading work.flip_flopD
# Loading work.clock_div
force -freeze sim:/testDebounc/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# 0
# 
# End time: 14:54:06 on Jul 10,2019, Elapsed time: 0:25:38
# Errors: 0, Warnings: 10
