E:/_University/_ThietKeSo/ThuyetTrinhTGK/test_half_adder_gate.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/_University/_ThietKeSo/ThuyetTrinhTGK/test_half_adder_gate.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): E:/_University/_ThietKeSo/ThuyetTrinhTGK/test_half_adder_gate.vhd(2): (vcom-1491) Empty source files.

} {} {}} E:/_University/_ThietKeSo/ThuyetTrinhTGK/half_adder_gate.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/_University/_ThietKeSo/ThuyetTrinhTGK/half_adder_gate.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error (suppressible): E:/_University/_ThietKeSo/ThuyetTrinhTGK/half_adder_gate.vhd(2): (vcom-1491) Empty source files.

} {} {}}
