{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729075668116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729075668116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 18:47:47 2024 " "Processing started: Wed Oct 16 18:47:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729075668116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729075668116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Comparator1 -c Digital_Comparator1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Comparator1 -c Digital_Comparator1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729075668116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729075668396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729075668396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/digital_comparator1/rtl/digital_comparator1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/digital_comparator1/rtl/digital_comparator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Comparator1 " "Found entity 1: Digital_Comparator1" {  } { { "../RTL/Digital_Comparator1.v" "" { Text "D:/FPGA/Digital_Comparator1/RTL/Digital_Comparator1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729075675771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729075675771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/digital_comparator1/sim/tb_digital_comparator1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/digital_comparator1/sim/tb_digital_comparator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Digital_Comparator1 " "Found entity 1: tb_Digital_Comparator1" {  } { { "../Sim/tb_Digital_Comparator1.v" "" { Text "D:/FPGA/Digital_Comparator1/Sim/tb_Digital_Comparator1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729075675773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729075675773 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a Digital_Comparator1.v(11) " "Verilog HDL error at Digital_Comparator1.v(11): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/Digital_Comparator1.v" "" { Text "D:/FPGA/Digital_Comparator1/RTL/Digital_Comparator1.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1729075675773 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b Digital_Comparator1.v(11) " "Verilog HDL error at Digital_Comparator1.v(11): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/Digital_Comparator1.v" "" { Text "D:/FPGA/Digital_Comparator1/RTL/Digital_Comparator1.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1729075675773 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a Digital_Comparator1.v(13) " "Verilog HDL error at Digital_Comparator1.v(13): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/Digital_Comparator1.v" "" { Text "D:/FPGA/Digital_Comparator1/RTL/Digital_Comparator1.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1729075675773 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b Digital_Comparator1.v(13) " "Verilog HDL error at Digital_Comparator1.v(13): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/Digital_Comparator1.v" "" { Text "D:/FPGA/Digital_Comparator1/RTL/Digital_Comparator1.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1729075675773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729075675855 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 16 18:47:55 2024 " "Processing ended: Wed Oct 16 18:47:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729075675855 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729075675855 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729075675855 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729075675855 ""}
