// Seed: 2086092194
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2
);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd56
) (
    output supply0 id_0,
    output tri0 id_1,
    output wire id_2,
    output supply0 id_3,
    inout uwire id_4
    , id_17,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    input tri _id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wand id_12
    , id_18,
    input uwire id_13,
    output wand id_14,
    input wand id_15
);
  logic [id_8 : -1 'b0] id_19;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_3
  );
endmodule
