Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Wed Aug 29 19:31:44 2018
| Host             : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.708        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.566        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.3         |
| Junction Temperature (C) | 44.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.119 |       18 |       --- |             --- |
| Slice Logic              |     0.020 |    28649 |       --- |             --- |
|   LUT as Logic           |     0.015 |     8437 |     53200 |           15.86 |
|   Register               |     0.002 |    15561 |    106400 |           14.63 |
|   CARRY4                 |     0.001 |      524 |     13300 |            3.94 |
|   LUT as Shift Register  |    <0.001 |      525 |     17400 |            3.02 |
|   F7/F8 Muxes            |    <0.001 |      334 |     53200 |            0.63 |
|   LUT as Distributed RAM |    <0.001 |       44 |     17400 |            0.25 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1282 |       --- |             --- |
| Signals                  |     0.033 |    21139 |       --- |             --- |
| Block RAM                |     0.021 |     20.5 |       140 |           14.64 |
| MMCM                     |     0.120 |        1 |         4 |           25.00 |
| DSPs                     |     0.006 |       12 |       220 |            5.45 |
| I/O                      |     0.039 |      103 |       125 |           82.40 |
| PS7                      |     1.208 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     1.708 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.214 |       0.198 |      0.015 |
| Vccaux    |       1.800 |     0.090 |       0.075 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.014 |       0.013 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.922 |       0.892 |      0.030 |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |
| Vccpll    |       1.800 |     0.022 |       0.019 |      0.003 |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_3                                                                                 | base_i/processing_system7_0/inst/FCLK_CLK3                           |             5.0 |
| clk_out1_base_clk_wiz_0_0                                                                  | base_i/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0                      |            83.3 |
| clkfbout_base_clk_wiz_0_0                                                                  | base_i/clk_wiz_0/inst/clkfbout_base_clk_wiz_0_0                      |            55.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| eth0_clk125                                                                                | ETH0_CLK125                                                          |             8.0 |
| eth0_rgmii_rxclk                                                                           | ETH0_RGMII_rxc                                                       |             8.0 |
| eth1_clk125                                                                                | ETH1_CLK125                                                          |             8.0 |
| eth1_rgmii_rxclk                                                                           | ETH1_RGMII_rxc                                                       |             8.0 |
| hdmi_rxclk                                                                                 | HDMI_RX_PCLK                                                         |             6.1 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| base_wrapper                                                                       |     1.566 |
|   ETH0_MDIO_mdio_iobuf                                                             |    <0.001 |
|   ETH1_MDIO_mdio_iobuf                                                             |    <0.001 |
|   base_i                                                                           |     1.547 |
|     audio                                                                          |     0.009 |
|       system_ila_0                                                                 |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_lib                                                                  |     0.009 |
|             inst                                                                   |     0.009 |
|               ila_core_inst                                                        |     0.009 |
|                 ila_trace_memory_inst                                              |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 u_ila_cap_ctrl                                                     |    <0.001 |
|                   U_CDONE                                                          |    <0.001 |
|                   U_NS0                                                            |    <0.001 |
|                   U_NS1                                                            |    <0.001 |
|                   u_cap_addrgen                                                    |    <0.001 |
|                     U_CMPRESET                                                     |    <0.001 |
|                     u_cap_sample_counter                                           |    <0.001 |
|                       U_SCE                                                        |    <0.001 |
|                       U_SCMPCE                                                     |    <0.001 |
|                       U_SCRST                                                      |    <0.001 |
|                       u_scnt_cmp                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                     u_cap_window_counter                                           |    <0.001 |
|                       U_WCE                                                        |    <0.001 |
|                       U_WHCMPCE                                                    |    <0.001 |
|                       U_WLCMPCE                                                    |    <0.001 |
|                       u_wcnt_hcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                       u_wcnt_lcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                 u_ila_regs                                                         |     0.007 |
|                   MU_SRL[0].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                   U_XSDB_SLAVE                                                     |     0.002 |
|                   reg_15                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_16                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_17                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_18                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_19                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_1a                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_6                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_7                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_8                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_80                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_81                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_82                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_83                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_84                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_85                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_887                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_88d                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_890                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_9                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_srl_fff                                                      |    <0.001 |
|                   reg_stream_ffd                                                   |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_stream_ffe                                                   |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 u_ila_reset_ctrl                                                   |    <0.001 |
|                   arm_detection_inst                                               |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                   halt_detection_inst                                              |    <0.001 |
|                 u_trig                                                             |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   U_TM                                                             |    <0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                 xsdb_memory_read_inst                                              |    <0.001 |
|     axi_interconnect_0                                                             |     0.011 |
|       s00_couplers                                                                 |     0.009 |
|         auto_pc                                                                    |     0.009 |
|           inst                                                                     |     0.009 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.009 |
|               RD.ar_channel_0                                                      |     0.002 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.002 |
|                 rd_data_fifo_0                                                     |     0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.003 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |     0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |     0.003 |
|         inst                                                                       |     0.003 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.003 |
|             addr_arbiter_inst                                                      |     0.002 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     clk_wiz_0                                                                      |     0.120 |
|       inst                                                                         |     0.120 |
|     ethernet                                                                       |     0.033 |
|       gmii_to_rgmii_0                                                              |     0.016 |
|         U0                                                                         |     0.016 |
|           i_base_gmii_to_rgmii_0_0_clocking                                        |     0.000 |
|           i_base_gmii_to_rgmii_0_0_resets                                          |    <0.001 |
|             idelayctrl_reset_gen                                                   |    <0.001 |
|           i_gmii_to_rgmii_block                                                    |     0.016 |
|             base_gmii_to_rgmii_0_0_core                                            |     0.008 |
|               i_gmii_to_rgmii                                                      |     0.008 |
|                 i_MANAGEMENT                                                       |    <0.001 |
|                   MDIO_INTERFACE_1                                                 |    <0.001 |
|                   SYNC_MDC                                                         |    <0.001 |
|                   SYNC_MDIO_IN                                                     |    <0.001 |
|                 i_gmii_to_rgmii                                                    |     0.007 |
|                   i_reset_sync_tx_reset                                            |    <0.001 |
|                   i_sync_rx_dv                                                     |    <0.001 |
|                   i_sync_rx_er                                                     |    <0.001 |
|                 i_reset_sync_mgmt_reset                                            |    <0.001 |
|                 i_reset_sync_rx_reset                                              |    <0.001 |
|                 i_reset_sync_tx_reset                                              |    <0.001 |
|       gmii_to_rgmii_1                                                              |     0.016 |
|         U0                                                                         |     0.016 |
|           base_gmii_to_rgmii_1_0_core                                              |     0.008 |
|             i_gmii_to_rgmii                                                        |     0.008 |
|               i_MANAGEMENT                                                         |    <0.001 |
|                 MDIO_INTERFACE_1                                                   |    <0.001 |
|                 SYNC_MDC                                                           |    <0.001 |
|                 SYNC_MDIO_IN                                                       |    <0.001 |
|               i_gmii_to_rgmii                                                      |     0.008 |
|                 i_reset_sync_tx_reset                                              |    <0.001 |
|                 i_sync_rx_dv                                                       |    <0.001 |
|                 i_sync_rx_er                                                       |    <0.001 |
|               i_reset_sync_mgmt_reset                                              |    <0.001 |
|               i_reset_sync_rx_reset                                                |    <0.001 |
|               i_reset_sync_tx_reset                                                |    <0.001 |
|       proc_sys_reset_200MHz                                                        |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|     hdmi                                                                           |     0.159 |
|       hdmi_rx_ila                                                                  |     0.014 |
|         inst                                                                       |     0.014 |
|           ila_lib                                                                  |     0.014 |
|             inst                                                                   |     0.014 |
|               ila_core_inst                                                        |     0.014 |
|                 ila_trace_memory_inst                                              |     0.003 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |     0.003 |
|                     inst_blk_mem_gen                                               |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |     0.003 |
|                         valid.cstr                                                 |     0.003 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[1].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[2].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[3].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 u_ila_cap_ctrl                                                     |     0.002 |
|                   U_CDONE                                                          |    <0.001 |
|                   U_NS0                                                            |    <0.001 |
|                   U_NS1                                                            |    <0.001 |
|                   u_cap_addrgen                                                    |     0.002 |
|                     U_CMPRESET                                                     |    <0.001 |
|                     u_cap_sample_counter                                           |    <0.001 |
|                       U_SCE                                                        |    <0.001 |
|                       U_SCMPCE                                                     |    <0.001 |
|                       U_SCRST                                                      |    <0.001 |
|                       u_scnt_cmp                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                     u_cap_window_counter                                           |    <0.001 |
|                       U_WCE                                                        |    <0.001 |
|                       U_WHCMPCE                                                    |    <0.001 |
|                       U_WLCMPCE                                                    |    <0.001 |
|                       u_wcnt_hcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                       u_wcnt_lcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                 u_ila_regs                                                         |     0.007 |
|                   MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                             |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                   U_XSDB_SLAVE                                                     |     0.002 |
|                   reg_15                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_16                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_17                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_18                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_19                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_1a                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_6                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_7                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_8                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_80                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_81                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_82                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_83                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_84                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_85                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_887                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_88d                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_890                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_9                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_srl_fff                                                      |    <0.001 |
|                   reg_stream_ffd                                                   |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_stream_ffe                                                   |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 u_ila_reset_ctrl                                                   |    <0.001 |
|                   arm_detection_inst                                               |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                   halt_detection_inst                                              |    <0.001 |
|                 u_trig                                                             |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   U_TM                                                             |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                 xsdb_memory_read_inst                                              |    <0.001 |
|       hdmi_tx_ila                                                                  |     0.013 |
|         inst                                                                       |     0.013 |
|           ila_lib                                                                  |     0.013 |
|             inst                                                                   |     0.013 |
|               ila_core_inst                                                        |     0.013 |
|                 ila_trace_memory_inst                                              |     0.003 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |     0.003 |
|                     inst_blk_mem_gen                                               |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |     0.003 |
|                         valid.cstr                                                 |     0.003 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[1].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[2].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[3].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 u_ila_cap_ctrl                                                     |     0.002 |
|                   U_CDONE                                                          |    <0.001 |
|                   U_NS0                                                            |    <0.001 |
|                   U_NS1                                                            |    <0.001 |
|                   u_cap_addrgen                                                    |     0.002 |
|                     U_CMPRESET                                                     |    <0.001 |
|                     u_cap_sample_counter                                           |    <0.001 |
|                       U_SCE                                                        |    <0.001 |
|                       U_SCMPCE                                                     |    <0.001 |
|                       U_SCRST                                                      |    <0.001 |
|                       u_scnt_cmp                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                     u_cap_window_counter                                           |    <0.001 |
|                       U_WCE                                                        |    <0.001 |
|                       U_WHCMPCE                                                    |    <0.001 |
|                       U_WLCMPCE                                                    |    <0.001 |
|                       u_wcnt_hcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                       u_wcnt_lcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                 u_ila_regs                                                         |     0.007 |
|                   MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                             |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                   U_XSDB_SLAVE                                                     |     0.002 |
|                   reg_15                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_16                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_17                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_18                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_19                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_1a                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_6                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_7                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_8                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_80                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_81                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_82                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_83                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_84                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_85                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_887                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_88d                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_890                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_9                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_srl_fff                                                      |    <0.001 |
|                   reg_stream_ffd                                                   |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_stream_ffe                                                   |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 u_ila_reset_ctrl                                                   |    <0.001 |
|                   arm_detection_inst                                               |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                   halt_detection_inst                                              |    <0.001 |
|                 u_trig                                                             |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   U_TM                                                             |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                 xsdb_memory_read_inst                                              |    <0.001 |
|       proc_sys_reset_rx_pclk                                                       |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|       stream_ila                                                                   |     0.028 |
|         inst                                                                       |     0.028 |
|           g_inst                                                                   |     0.000 |
|           ila_lib                                                                  |     0.028 |
|             inst                                                                   |     0.028 |
|               ila_core_inst                                                        |     0.028 |
|                 ila_trace_memory_inst                                              |     0.010 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |     0.010 |
|                     inst_blk_mem_gen                                               |     0.010 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |     0.010 |
|                         valid.cstr                                                 |     0.010 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[1].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[2].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[3].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[4].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[5].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[6].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[7].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                 u_ila_cap_ctrl                                                     |     0.002 |
|                   U_CDONE                                                          |    <0.001 |
|                   U_NS0                                                            |    <0.001 |
|                   U_NS1                                                            |    <0.001 |
|                   u_cap_addrgen                                                    |     0.002 |
|                     U_CMPRESET                                                     |    <0.001 |
|                     u_cap_sample_counter                                           |    <0.001 |
|                       U_SCE                                                        |    <0.001 |
|                       U_SCMPCE                                                     |    <0.001 |
|                       U_SCRST                                                      |    <0.001 |
|                       u_scnt_cmp                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                     u_cap_window_counter                                           |    <0.001 |
|                       U_WCE                                                        |    <0.001 |
|                       U_WHCMPCE                                                    |    <0.001 |
|                       U_WLCMPCE                                                    |    <0.001 |
|                       u_wcnt_hcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                       u_wcnt_lcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                 u_ila_regs                                                         |     0.011 |
|                   MU_SRL[0].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                            |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                            |    <0.001 |
|                   MU_SRL[12].mu_srl_reg                                            |    <0.001 |
|                   MU_SRL[13].mu_srl_reg                                            |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                             |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                   U_XSDB_SLAVE                                                     |     0.003 |
|                   reg_15                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_16                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_17                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_18                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_19                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_1a                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_6                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_7                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_8                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_80                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_81                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_82                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_83                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_84                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_85                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_887                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_88d                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_890                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_9                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_srl_fff                                                      |    <0.001 |
|                   reg_stream_ffd                                                   |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_stream_ffe                                                   |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 u_ila_reset_ctrl                                                   |    <0.001 |
|                   arm_detection_inst                                               |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                   halt_detection_inst                                              |    <0.001 |
|                 u_trig                                                             |     0.003 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   U_TM                                                             |     0.002 |
|                     N_DDR_MODE.G_NMU[0].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                       |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                       |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[12].U_M                                       |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[13].U_M                                       |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                 xsdb_memory_read_inst                                              |    <0.001 |
|       v_axi4s_vid_out_0                                                            |     0.005 |
|         inst                                                                       |     0.005 |
|           COUPLER_INST                                                             |     0.004 |
|             generate_async_fifo.FIFO_INST                                          |     0.004 |
|               XPM_FIFO_ASYNC_INST                                                  |     0.004 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                               |     0.004 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                    |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                        |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                        |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                     |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                 |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                    |    <0.001 |
|                   gen_fwft.rdpp1_inst                                              |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                  |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                      |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                    |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                    |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26                    |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                     |    <0.001 |
|                   rdp_inst                                                         |    <0.001 |
|                   rdpp1_inst                                                       |    <0.001 |
|                   rst_d1_inst                                                      |    <0.001 |
|                   wrp_inst                                                         |    <0.001 |
|                   wrpp1_inst                                                       |    <0.001 |
|                   wrpp2_inst                                                       |    <0.001 |
|                   xpm_fifo_rst_inst                                                |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                        |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                        |    <0.001 |
|           FORMATTER_INST                                                           |    <0.001 |
|           SYNC_INST                                                                |    <0.001 |
|       v_tpg_0                                                                      |     0.036 |
|         inst                                                                       |     0.036 |
|           AXIvideo2MultiPixStr_U0                                                  |     0.004 |
|             grp_reg_unsigned_short_s_fu_339                                        |    <0.001 |
|             grp_reg_unsigned_short_s_fu_345                                        |    <0.001 |
|           MultiPixStream2AXIvi_U0                                                  |     0.003 |
|             grp_reg_unsigned_short_s_fu_257                                        |    <0.001 |
|             grp_reg_unsigned_short_s_fu_263                                        |    <0.001 |
|           bckgndYUV_V_val_0_V_U                                                    |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           bckgndYUV_V_val_1_V_U                                                    |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           bckgndYUV_V_val_2_V_U                                                    |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           ovrlayYUV_V_val_0_V_U                                                    |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           ovrlayYUV_V_val_1_V_U                                                    |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           ovrlayYUV_V_val_2_V_U                                                    |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           srcYUV_V_val_0_V_U                                                       |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           srcYUV_V_val_1_V_U                                                       |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           srcYUV_V_val_2_V_U                                                       |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                      |    <0.001 |
|           tpgBackground_U0                                                         |     0.016 |
|             call_ret13_tpgPatternVerticalHo_fu_933                                 |    <0.001 |
|             call_ret15_tpgPRBS_fu_990                                              |    <0.001 |
|             call_ret16_tpgPatternDPColorRam_fu_910                                 |    <0.001 |
|             call_ret2_tpgPatternHorizontal_fu_1003                                 |    <0.001 |
|             call_ret3_tpgPatternVerticalRa_fu_921                                  |    <0.001 |
|             grp_tpgPatternCheckerBoa_fu_799                                        |    <0.001 |
|               tpgBarSelYuv_y389_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                          |    <0.001 |
|               tpgCheckerBoardArray_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerocq_rom_U                          |    <0.001 |
|             grp_tpgPatternColorBars_fu_886                                         |    <0.001 |
|               tpgBarSelRgb_b_U                                                     |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                          |    <0.001 |
|               tpgBarSelRgb_r_U                                                     |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorcud_rom_U                          |    <0.001 |
|               tpgBarSelYuv_u_U                                                     |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckertde_rom_U                          |    <0.001 |
|               tpgBarSelYuv_v_U                                                     |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckersc4_rom_U                          |    <0.001 |
|               tpgBarSelYuv_y_U                                                     |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                          |    <0.001 |
|             grp_tpgPatternCrossHatch_fu_865                                        |    <0.001 |
|               grp_reg_ap_uint_10_s_fu_192                                          |    <0.001 |
|               whiYuv_1_U                                                           |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                          |    <0.001 |
|             grp_tpgPatternDPColorSqu_fu_734                                        |    <0.001 |
|               DPtpgBarArray_U                                                      |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorbkb_rom_U                          |    <0.001 |
|               DPtpgBarSelRgb_CEA_g_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U                          |    <0.001 |
|               DPtpgBarSelRgb_CEA_r_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U                          |    <0.001 |
|               DPtpgBarSelRgb_VESA_1_U                                              |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                          |    <0.001 |
|               DPtpgBarSelRgb_VESA_s_U                                              |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorcud_rom_U                          |    <0.001 |
|               DPtpgBarSelYuv_601_u_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorkbM_rom_U                          |    <0.001 |
|               DPtpgBarSelYuv_601_v_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorlbW_rom_U                          |    <0.001 |
|               DPtpgBarSelYuv_601_y_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoribs_rom_U                          |    <0.001 |
|               DPtpgBarSelYuv_709_u_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColormb6_rom_U                          |    <0.001 |
|               DPtpgBarSelYuv_709_v_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorncg_rom_U                          |    <0.001 |
|               DPtpgBarSelYuv_709_y_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorjbC_rom_U                          |    <0.001 |
|             grp_tpgPatternRainbow_fu_725                                           |     0.001 |
|               tpgSinTableArray_9bi_U                                               |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U                          |    <0.001 |
|               v_tpg_mac_muladd_Bew_U58                                             |    <0.001 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U                      |    <0.001 |
|             grp_tpgPatternSolidBlack_fu_981                                        |    <0.001 |
|               blkYuv_U                                                             |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U                          |    <0.001 |
|             grp_tpgPatternSolidBlue_fu_945                                         |    <0.001 |
|               bluYuv_U                                                             |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U                          |    <0.001 |
|             grp_tpgPatternSolidGreen_fu_954                                        |    <0.001 |
|               grnYuv_U                                                             |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternSolidGrYie_rom_U                          |    <0.001 |
|             grp_tpgPatternSolidRed_fu_963                                          |    <0.001 |
|               redYuv_U                                                             |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternSolidReZio_rom_U                          |    <0.001 |
|             grp_tpgPatternSolidWhite_fu_972                                        |    <0.001 |
|               whiYuv_U                                                             |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                          |    <0.001 |
|             grp_tpgPatternTartanColo_fu_832                                        |    <0.001 |
|               tpgBarSelRgb_b394_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                          |    <0.001 |
|               tpgBarSelRgb_r390_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorcud_rom_U                          |    <0.001 |
|               tpgBarSelYuv_u386_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckertde_rom_U                          |    <0.001 |
|               tpgBarSelYuv_v384_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckersc4_rom_U                          |    <0.001 |
|               tpgBarSelYuv_y388_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                          |    <0.001 |
|               tpgTartanBarArray_U                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternTartanCEe0_rom_U                          |    <0.001 |
|             grp_tpgPatternZonePlate_fu_779                                         |     0.007 |
|               tpgSinTableArray_U                                                   |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U                          |    <0.001 |
|               v_tpg_mac_muladd_Ngs_U85                                             |     0.003 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U                      |     0.003 |
|           tpgForeground_U0                                                         |     0.005 |
|             grp_tpgPatternBox_fu_352                                               |     0.002 |
|             grp_tpgPatternCrossHair_fu_379                                         |    <0.001 |
|               whiYuv_2_U                                                           |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U                          |    <0.001 |
|           v_tpg_CTRL_s_axi_U                                                       |     0.005 |
|       v_vid_in_axi4s_0                                                             |     0.012 |
|         inst                                                                       |     0.012 |
|           COUPLER_INST                                                             |     0.011 |
|             generate_async_fifo.FIFO_INST                                          |     0.011 |
|               XPM_FIFO_ASYNC_INST                                                  |     0.011 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                               |     0.011 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                    |     0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                        |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                        |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                    |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                  |     0.006 |
|                   rdp_inst                                                         |    <0.001 |
|                   rdpp1_inst                                                       |    <0.001 |
|                   rst_d1_inst                                                      |    <0.001 |
|                   wrp_inst                                                         |    <0.001 |
|                   wrpp1_inst                                                       |    <0.001 |
|                   wrpp2_inst                                                       |    <0.001 |
|                   xpm_fifo_rst_inst                                                |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                        |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                        |    <0.001 |
|           FORMATTER_INST                                                           |    <0.001 |
|       vcc                                                                          |     0.000 |
|       vtc_det                                                                      |     0.030 |
|         U0                                                                         |     0.030 |
|           U_TC_TOP                                                                 |     0.009 |
|             GEN_DETECTION.U_tc_DET                                                 |     0.009 |
|           U_VIDEO_CTRL                                                             |     0.020 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                    |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|                 I_DECODER                                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                          |     0.006 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                     |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                      |     0.003 |
|       vtc_gen                                                                      |     0.022 |
|         U0                                                                         |     0.022 |
|           U_TC_TOP                                                                 |     0.002 |
|             GEN_GENERATOR.U_TC_GEN                                                 |     0.002 |
|           U_VIDEO_CTRL                                                             |     0.020 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                    |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|                 I_DECODER                                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                          |     0.005 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                     |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                      |     0.003 |
|     proc_sys_reset_150MHz                                                          |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     processing_system7_0                                                           |     1.215 |
|       inst                                                                         |     1.215 |
|     xlconcat_0                                                                     |     0.000 |
|   dbg_hub                                                                          |     0.004 |
|     inst                                                                           |     0.004 |
|       BSCANID.u_xsdbm_id                                                           |     0.004 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.004 |
|           U_ICON_INTERFACE                                                         |     0.003 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


