Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Oct 29 17:40:42 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file camera_top_level_timing_summary_routed.rpt -pb camera_top_level_timing_summary_routed.pb -rpx camera_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : camera_top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.241        0.000                      0                   28        0.280        0.000                      0                   28        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.241        0.000                      0                   28        0.280        0.000                      0                   28        7.192        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.241ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.724    -0.816    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  timer_uut/counter_reg[19]/Q
                         net (fo=3, routed)           0.836     0.476    timer_uut/counter[19]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.600 r  timer_uut/counter[25]_i_8/O
                         net (fo=1, routed)           0.957     1.557    timer_uut/counter[25]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.124     1.681 r  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          1.393     3.074    timer_uut/counter[25]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     3.198 r  timer_uut/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.198    timer_uut/counter[1]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.601    13.965    timer_uut/clk_out1
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[1]/C
                         clock pessimism              0.575    14.541    
                         clock uncertainty           -0.130    14.411    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.029    14.440    timer_uut/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 11.241    

Slack (MET) :             11.241ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.618%)  route 3.188ns (79.382%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.724    -0.816    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  timer_uut/counter_reg[19]/Q
                         net (fo=3, routed)           0.836     0.476    timer_uut/counter[19]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.600 r  timer_uut/counter[25]_i_8/O
                         net (fo=1, routed)           0.957     1.557    timer_uut/counter[25]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.124     1.681 r  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          1.395     3.076    timer_uut/counter[25]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     3.200 r  timer_uut/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.200    timer_uut/counter[2]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.601    13.965    timer_uut/clk_out1
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[2]/C
                         clock pessimism              0.575    14.541    
                         clock uncertainty           -0.130    14.411    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.031    14.442    timer_uut/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                 11.241    

Slack (MET) :             11.252ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.828ns (20.642%)  route 3.183ns (79.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.721    -0.819    timer_uut/clk_out1
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  timer_uut/counter_reg[2]/Q
                         net (fo=3, routed)           0.977     0.614    timer_uut/counter[2]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     0.738 r  timer_uut/counter[25]_i_9/O
                         net (fo=2, routed)           1.007     1.745    timer_uut/counter[25]_i_9_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.869 r  timer_uut/counter[25]_i_5/O
                         net (fo=25, routed)          1.200     3.069    timer_uut/counter[25]_i_5_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     3.193 r  timer_uut/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     3.193    timer_uut/counter[24]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  timer_uut/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.604    13.968    timer_uut/clk_out1
    SLICE_X3Y92          FDRE                                         r  timer_uut/counter_reg[24]/C
                         clock pessimism              0.575    14.544    
                         clock uncertainty           -0.130    14.414    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.031    14.445    timer_uut/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                 11.252    

Slack (MET) :             11.270ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/one_hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.754%)  route 3.162ns (79.246%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.724    -0.816    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  timer_uut/counter_reg[19]/Q
                         net (fo=3, routed)           0.836     0.476    timer_uut/counter[19]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.600 f  timer_uut/counter[25]_i_8/O
                         net (fo=1, routed)           0.957     1.557    timer_uut/counter[25]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.124     1.681 f  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          1.369     3.050    timer_uut/counter[25]_i_4_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.174 r  timer_uut/one_hz_i_1/O
                         net (fo=1, routed)           0.000     3.174    timer_uut/one_hz_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  timer_uut/one_hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.603    13.967    timer_uut/clk_out1
    SLICE_X0Y89          FDRE                                         r  timer_uut/one_hz_reg/C
                         clock pessimism              0.575    14.543    
                         clock uncertainty           -0.130    14.413    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.031    14.444    timer_uut/one_hz_reg
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 11.270    

Slack (MET) :             11.339ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 2.288ns (58.323%)  route 1.635ns (41.677%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 13.969 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.723    -0.817    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.945     0.547    timer_uut/counter[0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     1.317 r  timer_uut/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.317    timer_uut/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.434 r  timer_uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.434    timer_uut/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.551 r  timer_uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.551    timer_uut/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.668 r  timer_uut/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.668    timer_uut/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.785 r  timer_uut/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.785    timer_uut/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.902 r  timer_uut/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    timer_uut/counter0_carry__4_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.121 r  timer_uut/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.690     2.811    timer_uut/data0[25]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.295     3.106 r  timer_uut/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.106    timer_uut/counter[25]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  timer_uut/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.605    13.969    timer_uut/clk_out1
    SLICE_X3Y93          FDRE                                         r  timer_uut/counter_reg[25]/C
                         clock pessimism              0.575    14.545    
                         clock uncertainty           -0.130    14.415    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.031    14.446    timer_uut/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                 11.339    

Slack (MET) :             11.361ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.061ns (27.213%)  route 2.838ns (72.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 13.969 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.723    -0.817    timer_uut/clk_out1
    SLICE_X3Y89          FDRE                                         r  timer_uut/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 f  timer_uut/counter_reg[12]/Q
                         net (fo=3, routed)           0.786     0.425    timer_uut/counter[12]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.149     0.574 r  timer_uut/counter[25]_i_6/O
                         net (fo=1, routed)           0.416     0.990    timer_uut/counter[25]_i_6_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.332     1.322 r  timer_uut/counter[25]_i_2/O
                         net (fo=26, routed)          1.636     2.958    timer_uut/counter[25]_i_2_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.082 r  timer_uut/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     3.082    timer_uut/counter[21]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  timer_uut/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.605    13.969    timer_uut/clk_out1
    SLICE_X3Y93          FDRE                                         r  timer_uut/counter_reg[21]/C
                         clock pessimism              0.575    14.545    
                         clock uncertainty           -0.130    14.415    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.029    14.444    timer_uut/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 11.361    

Slack (MET) :             11.408ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.512%)  route 3.021ns (78.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.724    -0.816    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  timer_uut/counter_reg[19]/Q
                         net (fo=3, routed)           0.836     0.476    timer_uut/counter[19]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.600 r  timer_uut/counter[25]_i_8/O
                         net (fo=1, routed)           0.957     1.557    timer_uut/counter[25]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.124     1.681 r  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          1.228     2.909    timer_uut/counter[25]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     3.033 r  timer_uut/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.033    timer_uut/counter[3]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.601    13.965    timer_uut/clk_out1
    SLICE_X3Y87          FDRE                                         r  timer_uut/counter_reg[3]/C
                         clock pessimism              0.575    14.541    
                         clock uncertainty           -0.130    14.411    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.031    14.442    timer_uut/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 11.408    

Slack (MET) :             11.409ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.524%)  route 3.019ns (78.476%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.724    -0.816    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  timer_uut/counter_reg[19]/Q
                         net (fo=3, routed)           0.836     0.476    timer_uut/counter[19]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.600 r  timer_uut/counter[25]_i_8/O
                         net (fo=1, routed)           0.957     1.557    timer_uut/counter[25]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.124     1.681 r  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          1.226     2.907    timer_uut/counter[25]_i_4_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     3.031 r  timer_uut/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.031    timer_uut/counter[5]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  timer_uut/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.602    13.966    timer_uut/clk_out1
    SLICE_X3Y88          FDRE                                         r  timer_uut/counter_reg[5]/C
                         clock pessimism              0.575    14.542    
                         clock uncertainty           -0.130    14.412    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.029    14.441    timer_uut/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 11.409    

Slack (MET) :             11.409ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.513%)  route 3.021ns (78.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.724    -0.816    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  timer_uut/counter_reg[19]/Q
                         net (fo=3, routed)           0.836     0.476    timer_uut/counter[19]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.600 r  timer_uut/counter[25]_i_8/O
                         net (fo=1, routed)           0.957     1.557    timer_uut/counter[25]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.124     1.681 r  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          1.228     2.909    timer_uut/counter[25]_i_4_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     3.033 r  timer_uut/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.033    timer_uut/counter[6]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  timer_uut/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.602    13.966    timer_uut/clk_out1
    SLICE_X3Y88          FDRE                                         r  timer_uut/counter_reg[6]/C
                         clock pessimism              0.575    14.542    
                         clock uncertainty           -0.130    14.412    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.031    14.443    timer_uut/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 11.409    

Slack (MET) :             11.412ns  (required time - arrival time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 2.045ns (53.142%)  route 1.803ns (46.858%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.723    -0.817    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.945     0.547    timer_uut/counter[0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     1.317 r  timer_uut/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.317    timer_uut/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.434 r  timer_uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.434    timer_uut/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.551 r  timer_uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.551    timer_uut/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.866 r  timer_uut/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.859     2.725    timer_uut/data0[16]
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.307     3.032 r  timer_uut/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     3.032    timer_uut/counter[16]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  timer_uut/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          1.603    13.967    timer_uut/clk_out1
    SLICE_X3Y90          FDRE                                         r  timer_uut/counter_reg[16]/C
                         clock pessimism              0.575    14.543    
                         clock uncertainty           -0.130    14.413    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.031    14.444    timer_uut/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                 11.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 one_second_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            one_second_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    clk_65mhz
    SLICE_X0Y89          FDRE                                         r  one_second_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  one_second_pulse_reg/Q
                         net (fo=2, routed)           0.185    -0.236    timer_uut/led16_b_OBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045    -0.191 r  timer_uut/one_second_pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.191    timer_uut_n_0
    SLICE_X0Y89          FDRE                                         r  one_second_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.875    -0.798    clk_65mhz
    SLICE_X0Y89          FDRE                                         r  one_second_pulse_reg/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.091    -0.471    one_second_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.853%)  route 0.146ns (39.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.146    -0.288    timer_uut/counter[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.099    -0.189 r  timer_uut/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    timer_uut/counter[11]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.875    -0.798    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[11]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091    -0.471    timer_uut/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 timer_uut/one_hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/one_hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X0Y89          FDRE                                         r  timer_uut/one_hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  timer_uut/one_hz_reg/Q
                         net (fo=2, routed)           0.236    -0.186    timer_uut/one_hz
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.141 r  timer_uut/one_hz_i_1/O
                         net (fo=1, routed)           0.000    -0.141    timer_uut/one_hz_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  timer_uut/one_hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.875    -0.798    timer_uut/clk_out1
    SLICE_X0Y89          FDRE                                         r  timer_uut/one_hz_reg/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.092    -0.470    timer_uut/one_hz_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.227ns (48.869%)  route 0.238ns (51.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.238    -0.197    timer_uut/counter[0]
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.099    -0.098 r  timer_uut/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    timer_uut/counter[13]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  timer_uut/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.876    -0.797    timer_uut/clk_out1
    SLICE_X1Y90          FDRE                                         r  timer_uut/counter_reg[13]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091    -0.454    timer_uut/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.227ns (49.560%)  route 0.231ns (50.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.231    -0.203    timer_uut/counter[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.099    -0.104 r  timer_uut/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    timer_uut/counter[10]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.875    -0.798    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[10]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.092    -0.470    timer_uut/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.273%)  route 0.264ns (53.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.264    -0.171    timer_uut/counter[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.099    -0.072 r  timer_uut/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    timer_uut/counter[12]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  timer_uut/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.875    -0.798    timer_uut/clk_out1
    SLICE_X3Y89          FDRE                                         r  timer_uut/counter_reg[12]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.091    -0.455    timer_uut/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.227ns (44.691%)  route 0.281ns (55.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.281    -0.153    timer_uut/counter[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.099    -0.054 r  timer_uut/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    timer_uut/counter[16]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  timer_uut/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.876    -0.797    timer_uut/clk_out1
    SLICE_X3Y90          FDRE                                         r  timer_uut/counter_reg[16]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.092    -0.453    timer_uut/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.227ns (44.602%)  route 0.282ns (55.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.282    -0.152    timer_uut/counter[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.099    -0.053 r  timer_uut/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    timer_uut/counter[18]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.876    -0.797    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[18]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092    -0.453    timer_uut/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.515%)  route 0.283ns (55.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.602    -0.562    timer_uut/clk_out1
    SLICE_X1Y89          FDRE                                         r  timer_uut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  timer_uut/counter_reg[0]/Q
                         net (fo=29, routed)          0.283    -0.151    timer_uut/counter[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.099    -0.052 r  timer_uut/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    timer_uut/counter[17]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.876    -0.797    timer_uut/clk_out1
    SLICE_X3Y91          FDRE                                         r  timer_uut/counter_reg[17]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091    -0.454    timer_uut/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 timer_uut/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer_uut/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.850%)  route 0.273ns (54.150%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.603    -0.561    timer_uut/clk_out1
    SLICE_X3Y92          FDRE                                         r  timer_uut/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  timer_uut/counter_reg[22]/Q
                         net (fo=3, routed)           0.145    -0.275    timer_uut/counter[22]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  timer_uut/counter[25]_i_4/O
                         net (fo=26, routed)          0.128    -0.102    timer_uut/counter[25]_i_4_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.045    -0.057 r  timer_uut/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    timer_uut/counter[24]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  timer_uut/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=28, routed)          0.876    -0.797    timer_uut/clk_out1
    SLICE_X3Y92          FDRE                                         r  timer_uut/counter_reg[24]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092    -0.469    timer_uut/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y89      one_second_pulse_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y89      timer_uut/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y89      timer_uut/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y89      timer_uut/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y89      timer_uut/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y90      timer_uut/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y90      timer_uut/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y90      timer_uut/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y89      one_second_pulse_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y89      one_second_pulse_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      timer_uut/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      timer_uut/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y89      one_second_pulse_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y89      one_second_pulse_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y89      timer_uut/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      timer_uut/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      timer_uut/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



