<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A64 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for A64</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"></td><td class="lr" colspan="5">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
          <ins>0000x</ins><del>0000</del>
        </td><td class="iformname"><a href="#reserved">Reserved</a></td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>00011</ins><del>0001</del>
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>0010x</ins><del>0010</del>
        </td><td class="iformname"><a href="#sve">SVE encodings</a></td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>0011x</ins><del>0011</del>
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>100xx</ins><del>100x</del>
        </td><td class="iformname"><a href="#dpimm">Data Processing -- Immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>101xx</ins><del>101x</del>
        </td><td class="iformname"><a href="#control">Branches, Exception Generating and System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>x1x0x</ins><del>x1x0</del>
        </td><td class="iformname"><a href="#ldst">Loads and Stores</a></td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>x101x</ins><del>x101</del>
        </td><td class="iformname"><a href="#dpreg">Data Processing -- Register</a></td></tr><tr class="instructiontable"><td class="bitfield">
          <ins>x111x</ins><del>x111</del>
        </td><td class="iformname"><a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a></td></tr></table></div><hr/><h2><a id="reserved" name="reserved"></a>Reserved</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="4">0000</td><td class="lr" colspan="9">op1</td><td class="lr" colspan="16"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            000000000
          </td><td class="iformname"><a href="udf_perm_undef.html">UDF</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            != 000000000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            != 000
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="sve" name="sve"></a>SVE encodings</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="4">0010</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1"></td><td class="lr" colspan="5">op2</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op3</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            x1xxxx
          </td><td class="iformname"><a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="iformname"><a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#sve_int_pred_red">SVE Integer Reduction</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="iformname"><a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            101xxx
          </td><td class="iformname"><a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="iformname"><a href="#sve_int_bin_cons_arit_0">SVE integer add/subtract vectors (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            0100xx
          </td><td class="iformname"><a href="#sve_index">SVE Index Generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            0101xx
          </td><td class="iformname"><a href="#sve_alloca">SVE Stack Allocation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            011xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="iformname"><a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            1010xx
          </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_a">SVE address generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            1011xx
          </td><td class="iformname"><a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname"><a href="#sve_countelt">SVE Element Count</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            00xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_maskimm">SVE Bitwise Immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            01xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#sve_perm_unpred">SVE Permute Vector - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            010xxx
          </td><td class="iformname"><a href="#sve_perm_predicates">SVE Permute Predicate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            011xxx
          </td><td class="iformname"><a href="#sve_int_perm_bin_perm_zz">SVE permute vector elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="iformname"><a href="#sve_perm_pred">SVE Permute Vector - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname"><a href="sel_z_p_zz.html">SEL (vectors)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="iformname"><a href="#sve_perm_extract">SVE Permute Vector - Extract</a></td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            11
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="iformname"><a href="#sve_int_perm_bin_long_perm_zz">SVE permute vector segments</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpvec">SVE Integer Compare - Vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ucmp_vi">SVE integer compare with unsigned immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            x0xxxx
          </td><td class="iformname"><a href="#sve_int_scmp_vi">SVE integer compare with signed immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            00xxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="iformname"><a href="#sve_int_pred_log">SVE predicate logical operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            00xxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname"><a href="#sve_pred_gen_b">SVE Propagate Break</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="iformname"><a href="#sve_pred_gen_c">SVE Partition Break</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname"><a href="#sve_pred_gen_d">SVE Predicate Misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            00xxxx
          </td><td class="iformname"><a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname"><a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            100xx
          </td><td class="bitfield">
            10xxxx
          </td><td class="iformname"><a href="#sve_int_pcount_pred">SVE predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            101xx
          </td><td class="bitfield">
            1000xx
          </td><td class="iformname"><a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            101xx
          </td><td class="bitfield">
            1001xx
          </td><td class="iformname"><a href="#sve_pred_wrffr">SVE Write FFR</a></td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            101xx
          </td><td class="bitfield">
            101xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            11xxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="iformname"><a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            1xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="iformname"><a href="#sve_intx_constructive">SVE Misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="iformname"><a href="fcmla_z_p_zzz.html">FCMLA (vectors)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            00x1x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            00000
          </td><td class="bitfield">
            100xxx
          </td><td class="iformname"><a href="fcadd_z_p_zz.html">FCADD</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            00000
          </td><td class="bitfield">
            101xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            00000
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            00001
          </td><td class="bitfield">
            1xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0010x
          </td><td class="bitfield">
            100xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0010x
          </td><td class="bitfield">
            101xxx
          </td><td class="iformname"><a href="#sve_fp_fcvt2">SVE floating-point convert precision odd elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0010x
          </td><td class="bitfield">
            11xxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            1xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            x0x01x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            00000x
          </td><td class="iformname"><a href="#sve_fp_fma_by_indexed_elem">SVE floating-point multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            0001xx
          </td><td class="iformname"><a href="#sve_fp_fcmla_by_indexed_elem">SVE floating-point complex multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            001000
          </td><td class="iformname"><a href="#sve_fp_fmul_by_indexed_elem">SVE floating-point multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            001001
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            0011xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            01x0xx
          </td><td class="iformname"><a href="#sve_fp_fma_long_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            01x1xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            10x00x
          </td><td class="iformname"><a href="#sve_fp_fma_long">SVE Floating Point Widening Multiply-Add</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            10x1xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            110xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            111000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            111001
          </td><td class="iformname"><a href="#sve_fp_fmmla">SVE floating point matrix multiply accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            11101x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            1111xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            x1xxxx
          </td><td class="iformname"><a href="#sve_fp_3op_p_pd">SVE floating-point compare vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="iformname"><a href="#sve_fp_3op_u_zd">SVE floating-point arithmetic (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="iformname"><a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            101xxx
          </td><td class="iformname"><a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            000xx
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#sve_fp_fast_red">SVE floating-point recursive reduction</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            001xx
          </td><td class="bitfield">
            0010xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            001xx
          </td><td class="bitfield">
            0011xx
          </td><td class="iformname"><a href="#sve_fp_unary_unpred">SVE Floating Point Unary Operations - Unpredicated</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            010xx
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#sve_fp_cmpzero">SVE Floating Point Compare - with Zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            011xx
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#sve_fp_2op_p_vd">SVE floating-point serial reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a></td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcld">SVE Memory - Contiguous Load</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem64">SVE Memory - 64-bit Gather</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            0x0xxx
          </td><td class="iformname"><a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            0x1xxx
          </td><td class="iformname"><a href="#sve_memst_nt">SVE Memory - Non-temporal and Multi-register Store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            1x0xxx
          </td><td class="iformname"><a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            101xxx
          </td><td class="iformname"><a href="#sve_memst_ss2">SVE Memory - Scatter</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            111xxx
          </td><td class="iformname"><a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a></td></tr></table></div><hr/><h2><a id="sve_int_muladd_pred" name="sve_int_muladd_pred"></a>SVE Integer Multiply-Add - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="5"></td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="14"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mlas_vvv_pred">SVE integer multiply-accumulate writing addend (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_mladdsub_vvv_pred">SVE integer multiply-add writing multiplicand (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_mlas_vvv_pred"><a id="sve_int_mlas_vvv_pred" name="sve_int_mlas_vvv_pred"></a><h3 class="iclass">SVE integer multiply-accumulate writing addend (predicated)</h3><p>These instructions are under <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_mlas_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mla_z_p_zzz.html" id="mla_z_p_zzz" name="mla_z_p_zzz">MLA</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="mls_z_p_zzz.html" id="mls_z_p_zzz" name="mls_z_p_zzz">MLS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_mladdsub_vvv_pred"><a id="sve_int_mladdsub_vvv_pred" name="sve_int_mladdsub_vvv_pred"></a><h3 class="iclass">SVE integer multiply-add writing multiplicand (predicated)</h3><p>These instructions are under <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Za</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_mladdsub_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mad_z_p_zzz.html" id="mad_z_p_zzz" name="mad_z_p_zzz">MAD</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="msb_z_p_zzz.html" id="msb_z_p_zzz" name="msb_z_p_zzz">MSB</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_bin" name="sve_int_pred_bin"></a>SVE Integer Binary Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">000</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_0">SVE integer add/subtract vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_1">SVE integer min/max/difference (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_2">SVE integer multiply vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_int_bin_pred_div">SVE integer divide vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_bin_pred_log">SVE bitwise logical operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_bin_pred_arit_0"><a id="sve_int_bin_pred_arit_0" name="sve_int_bin_pred_arit_0"></a><h3 class="iclass">SVE integer add/subtract vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="add_z_p_zz.html" id="add_z_p_zz" name="add_z_p_zz">ADD (vectors, predicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="sub_z_p_zz.html" id="sub_z_p_zz" name="sub_z_p_zz">SUB (vectors, predicated)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="subr_z_p_zz.html" id="subr_z_p_zz" name="subr_z_p_zz">SUBR (vectors)</a></td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_pred_arit_1"><a id="sve_int_bin_pred_arit_1" name="sve_int_bin_pred_arit_1"></a><h3 class="iclass">SVE integer min/max/difference (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="smax_z_p_zz.html" id="smax_z_p_zz" name="smax_z_p_zz">SMAX (vectors)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="umax_z_p_zz.html" id="umax_z_p_zz" name="umax_z_p_zz">UMAX (vectors)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="smin_z_p_zz.html" id="smin_z_p_zz" name="smin_z_p_zz">SMIN (vectors)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="umin_z_p_zz.html" id="umin_z_p_zz" name="umin_z_p_zz">UMIN (vectors)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sabd_z_p_zz.html" id="sabd_z_p_zz" name="sabd_z_p_zz">SABD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="uabd_z_p_zz.html" id="uabd_z_p_zz" name="uabd_z_p_zz">UABD</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_pred_arit_2"><a id="sve_int_bin_pred_arit_2" name="sve_int_bin_pred_arit_2"></a><h3 class="iclass">SVE integer multiply vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_arit_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="mul_z_p_zz.html" id="mul_z_p_zz" name="mul_z_p_zz">MUL (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smulh_z_p_zz.html" id="smulh_z_p_zz" name="smulh_z_p_zz">SMULH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="umulh_z_p_zz.html" id="umulh_z_p_zz" name="umulh_z_p_zz">UMULH</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_pred_div"><a id="sve_int_bin_pred_div" name="sve_int_bin_pred_div"></a><h3 class="iclass">SVE integer divide vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">R</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sdiv_z_p_zz.html" id="sdiv_z_p_zz" name="sdiv_z_p_zz">SDIV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="udiv_z_p_zz.html" id="udiv_z_p_zz" name="udiv_z_p_zz">UDIV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sdivr_z_p_zz.html" id="sdivr_z_p_zz" name="sdivr_z_p_zz">SDIVR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="udivr_z_p_zz.html" id="udivr_z_p_zz" name="udivr_z_p_zz">UDIVR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_pred_log"><a id="sve_int_bin_pred_log" name="sve_int_bin_pred_log"></a><h3 class="iclass">SVE bitwise logical operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="orr_z_p_zz.html" id="orr_z_p_zz" name="orr_z_p_zz">ORR (vectors, predicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="eor_z_p_zz.html" id="eor_z_p_zz" name="eor_z_p_zz">EOR (vectors, predicated)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="and_z_p_zz.html" id="and_z_p_zz" name="and_z_p_zz">AND (vectors, predicated)</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="bic_z_p_zz.html" id="bic_z_p_zz" name="bic_z_p_zz">BIC (vectors, predicated)</a></td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_red" name="sve_int_pred_red"></a>SVE Integer Reduction</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"></td><td class="lr" colspan="3">001</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_int_reduce_0">SVE integer add reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_int_reduce_1">SVE integer min/max reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_movprfx_pred">SVE constructive prefix (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_reduce_2">SVE bitwise logical reduction (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_reduce_0"><a id="sve_int_reduce_0" name="sve_int_reduce_0"></a><h3 class="iclass">SVE integer add reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_reduce_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="saddv_r_p_z.html" id="saddv_r_p_z" name="saddv_r_p_z">SADDV</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="uaddv_r_p_z.html" id="uaddv_r_p_z" name="uaddv_r_p_z">UADDV</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_reduce_1"><a id="sve_int_reduce_1" name="sve_int_reduce_1"></a><h3 class="iclass">SVE integer min/max reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_reduce_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="smaxv_r_p_z.html" id="smaxv_r_p_z" name="smaxv_r_p_z">SMAXV</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="umaxv_r_p_z.html" id="umaxv_r_p_z" name="umaxv_r_p_z">UMAXV</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="sminv_r_p_z.html" id="sminv_r_p_z" name="sminv_r_p_z">SMINV</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="uminv_r_p_z.html" id="uminv_r_p_z" name="uminv_r_p_z">UMINV</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_movprfx_pred"><a id="sve_int_movprfx_pred" name="sve_int_movprfx_pred"></a><h3 class="iclass">SVE constructive prefix (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">M</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_movprfx_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="movprfx_z_p_z.html" id="movprfx_z_p_z" name="movprfx_z_p_z">MOVPRFX (predicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_reduce_2"><a id="sve_int_reduce_2" name="sve_int_reduce_2"></a><h3 class="iclass">SVE bitwise logical reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_reduce_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="orv_r_p_z.html" id="orv_r_p_z" name="orv_r_p_z">ORV</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="eorv_r_p_z.html" id="eorv_r_p_z" name="eorv_r_p_z">EORV</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="andv_r_p_z.html" id="andv_r_p_z" name="andv_r_p_z">ANDV</a></td></tr><tr><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_shift" name="sve_int_pred_shift"></a>SVE Bitwise Shift - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"></td><td class="lr" colspan="3">100</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_0">SVE bitwise shift by immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_1">SVE bitwise shift by vector (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_2">SVE bitwise shift by wide elements (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_bin_pred_shift_0"><a id="sve_int_bin_pred_shift_0" name="sve_int_bin_pred_shift_0"></a><h3 class="iclass">SVE bitwise shift by immediate (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_shift_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asr_z_p_zi.html" id="asr_z_p_zi" name="asr_z_p_zi">ASR (immediate, predicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsr_z_p_zi.html" id="lsr_z_p_zi" name="lsr_z_p_zi">LSR (immediate, predicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lsl_z_p_zi.html" id="lsl_z_p_zi" name="lsl_z_p_zi">LSL (immediate, predicated)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asrd_z_p_zi.html" id="asrd_z_p_zi" name="asrd_z_p_zi">ASRD</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_pred_shift_1"><a id="sve_int_bin_pred_shift_1" name="sve_int_bin_pred_shift_1"></a><h3 class="iclass">SVE bitwise shift by vector (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_shift_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asr_z_p_zz.html" id="asr_z_p_zz" name="asr_z_p_zz">ASR (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsr_z_p_zz.html" id="lsr_z_p_zz" name="lsr_z_p_zz">LSR (vectors)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lsl_z_p_zz.html" id="lsl_z_p_zz" name="lsl_z_p_zz">LSL (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asrr_z_p_zz.html" id="asrr_z_p_zz" name="asrr_z_p_zz">ASRR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsrr_z_p_zz.html" id="lsrr_z_p_zz" name="lsrr_z_p_zz">LSRR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lslr_z_p_zz.html" id="lslr_z_p_zz" name="lslr_z_p_zz">LSLR</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_pred_shift_2"><a id="sve_int_bin_pred_shift_2" name="sve_int_bin_pred_shift_2"></a><h3 class="iclass">SVE bitwise shift by wide elements (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_pred_shift_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="asr_z_p_zw.html" id="asr_z_p_zw" name="asr_z_p_zw">ASR (wide elements, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="lsr_z_p_zw.html" id="lsr_z_p_zw" name="lsr_z_p_zw">LSR (wide elements, predicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="lsl_z_p_zw.html" id="lsl_z_p_zw" name="lsl_z_p_zw">LSL (wide elements, predicated)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_un" name="sve_int_pred_un"></a>SVE Integer Unary Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"></td><td class="lr" colspan="3">101</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_0">SVE integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_1">SVE bitwise unary operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_un_pred_arit_0"><a id="sve_int_un_pred_arit_0" name="sve_int_un_pred_arit_0"></a><h3 class="iclass">SVE integer unary operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_un_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="sxtb_z_p_z.html" id="sxtb_z_p_z" name="sxtb_z_p_z">SXTB, SXTH, SXTW</a>
            —
            <a href="sxtb_z_p_z.html#sxtb_z_p_z_">SXTB</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="uxtb_z_p_z.html" id="uxtb_z_p_z" name="uxtb_z_p_z">UXTB, UXTH, UXTW</a>
            —
            <a href="uxtb_z_p_z.html#uxtb_z_p_z_">UXTB</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="sxtb_z_p_z.html" id="sxtb_z_p_z" name="sxtb_z_p_z">SXTB, SXTH, SXTW</a>
            —
            <a href="sxtb_z_p_z.html#sxth_z_p_z_">SXTH</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="uxtb_z_p_z.html" id="uxtb_z_p_z" name="uxtb_z_p_z">UXTB, UXTH, UXTW</a>
            —
            <a href="uxtb_z_p_z.html#uxth_z_p_z_">UXTH</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="sxtb_z_p_z.html" id="sxtb_z_p_z" name="sxtb_z_p_z">SXTB, SXTH, SXTW</a>
            —
            <a href="sxtb_z_p_z.html#sxtw_z_p_z_">SXTW</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uxtb_z_p_z.html" id="uxtb_z_p_z" name="uxtb_z_p_z">UXTB, UXTH, UXTW</a>
            —
            <a href="uxtb_z_p_z.html#uxtw_z_p_z_">UXTW</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="abs_z_p_z.html" id="abs_z_p_z" name="abs_z_p_z">ABS</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="neg_z_p_z.html" id="neg_z_p_z" name="neg_z_p_z">NEG</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_un_pred_arit_1"><a id="sve_int_un_pred_arit_1" name="sve_int_un_pred_arit_1"></a><h3 class="iclass">SVE bitwise unary operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_un_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="cls_z_p_z.html" id="cls_z_p_z" name="cls_z_p_z">CLS</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="clz_z_p_z.html" id="clz_z_p_z" name="clz_z_p_z">CLZ</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="cnt_z_p_z.html" id="cnt_z_p_z" name="cnt_z_p_z">CNT</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="cnot_z_p_z.html" id="cnot_z_p_z" name="cnot_z_p_z">CNOT</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fabs_z_p_z.html" id="fabs_z_p_z" name="fabs_z_p_z">FABS</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fneg_z_p_z.html" id="fneg_z_p_z" name="fneg_z_p_z">FNEG</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="not_z_p_z.html" id="not_z_p_z" name="not_z_p_z">NOT (vector)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_cons_arit_0"><a id="sve_int_bin_cons_arit_0" name="sve_int_bin_cons_arit_0"></a><h3 class="iclass">SVE integer add/subtract vectors (unpredicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="add_z_zz.html" id="add_z_zz" name="add_z_zz">ADD (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="sub_z_zz.html" id="sub_z_zz" name="sub_z_zz">SUB (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="sqadd_z_zz.html" id="sqadd_z_zz" name="sqadd_z_zz">SQADD (vectors)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uqadd_z_zz.html" id="uqadd_z_zz" name="uqadd_z_zz">UQADD (vectors)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="sqsub_z_zz.html" id="sqsub_z_zz" name="sqsub_z_zz">SQSUB (vectors)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="uqsub_z_zz.html" id="uqsub_z_zz" name="uqsub_z_zz">UQSUB (vectors)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_logical" name="sve_int_unpred_logical"></a>SVE Bitwise Logical - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">001</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_int_bin_cons_log">SVE bitwise logical operations (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_bin_cons_log"><a id="sve_int_bin_cons_log" name="sve_int_bin_cons_log"></a><h3 class="iclass">SVE bitwise logical operations (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="and_z_zz.html" id="and_z_zz" name="and_z_zz">AND (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="orr_z_zz.html" id="orr_z_zz" name="orr_z_zz">ORR (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="eor_z_zz.html" id="eor_z_zz" name="eor_z_zz">EOR (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="bic_z_zz.html" id="bic_z_zz" name="bic_z_zz">BIC (vectors, unpredicated)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_index" name="sve_index"></a>SVE Index Generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="4">0100</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="index_z_ii.html">INDEX (immediates)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="index_z_ri.html">INDEX (scalar, immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="index_z_ir.html">INDEX (immediate, scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="index_z_rr.html">INDEX (scalars)</a></td></tr></table></div><hr/><h2><a id="sve_alloca" name="sve_alloca"></a>SVE Stack Allocation</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="4">0101</td><td class="lr">op1</td><td class="lr" colspan="11"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_arith_vl">SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_read_vl_a">SVE stack frame size</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_arith_vl"><a id="sve_int_arith_vl" name="sve_int_arith_vl"></a><h3 class="iclass">SVE stack frame adjustment</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_arith_vl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="addvl_r_ri.html" id="addvl_r_ri" name="addvl_r_ri">ADDVL</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="addpl_r_ri.html" id="addpl_r_ri" name="addpl_r_ri">ADDPL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_read_vl_a"><a id="sve_int_read_vl_a" name="sve_int_read_vl_a"></a><h3 class="iclass">SVE stack frame size</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_read_vl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="rdvl_r_i.html" id="rdvl_r_i" name="rdvl_r_i">RDVL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_shift" name="sve_int_unpred_shift"></a>SVE Bitwise Shift - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">100</td><td class="lr">op0</td><td class="lr" colspan="12"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_a">SVE bitwise shift by wide elements (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_b">SVE bitwise shift by immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_bin_cons_shift_a"><a id="sve_int_bin_cons_shift_a" name="sve_int_bin_cons_shift_a"></a><h3 class="iclass">SVE bitwise shift by wide elements (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_shift_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="asr_z_zw.html" id="asr_z_zw" name="asr_z_zw">ASR (wide elements, unpredicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="lsr_z_zw.html" id="lsr_z_zw" name="lsr_z_zw">LSR (wide elements, unpredicated)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="lsl_z_zw.html" id="lsl_z_zw" name="lsl_z_zw">LSL (wide elements, unpredicated)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_cons_shift_b"><a id="sve_int_bin_cons_shift_b" name="sve_int_bin_cons_shift_b"></a><h3 class="iclass">SVE bitwise shift by immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_shift_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="asr_z_zi.html" id="asr_z_zi" name="asr_z_zi">ASR (immediate, unpredicated)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="lsr_z_zi.html" id="lsr_z_zi" name="lsr_z_zi">LSR (immediate, unpredicated)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="lsl_z_zi.html" id="lsl_z_zi" name="lsl_z_zi">LSL (immediate, unpredicated)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_cons_misc_0_a"><a id="sve_int_bin_cons_misc_0_a" name="sve_int_bin_cons_misc_0_a"></a><h3 class="iclass">SVE address generation</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_misc_0_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="adr_z_az.html" id="adr_z_az" name="adr_z_az">ADR</a>
            —
            <a href="adr_z_az.html#adr_z_az_d_s32_scaled">Unpacked 32-bit signed offsets</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="adr_z_az.html" id="adr_z_az" name="adr_z_az">ADR</a>
            —
            <a href="adr_z_az.html#adr_z_az_d_u32_scaled">Unpacked 32-bit unsigned offsets</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname"><a href="adr_z_az.html" id="adr_z_az" name="adr_z_az">ADR</a>
            —
            <a href="adr_z_az.html#adr_z_az_sd_same_scaled">Packed offsets</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_misc" name="sve_int_unpred_misc"></a>SVE Integer Misc - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="4">1011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_b">SVE floating-point trig select coefficient</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_c">SVE floating-point exponential accelerator</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_d">SVE constructive prefix (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_bin_cons_misc_0_b"><a id="sve_int_bin_cons_misc_0_b" name="sve_int_bin_cons_misc_0_b"></a><h3 class="iclass">SVE floating-point trig select coefficient</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_misc_0_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ftssel_z_zz.html" id="ftssel_z_zz" name="ftssel_z_zz">FTSSEL</a></td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_cons_misc_0_c"><a id="sve_int_bin_cons_misc_0_c" name="sve_int_bin_cons_misc_0_c"></a><h3 class="iclass">SVE floating-point exponential accelerator</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_misc_0_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00000</td><td class="iformname"><a href="fexpa_z_z.html" id="fexpa_z_z" name="fexpa_z_z">FEXPA</a></td></tr><tr><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_bin_cons_misc_0_d"><a id="sve_int_bin_cons_misc_0_d" name="sve_int_bin_cons_misc_0_d"></a><h3 class="iclass">SVE constructive prefix (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_bin_cons_misc_0_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="movprfx_z_z.html" id="movprfx_z_z" name="movprfx_z_z">MOVPRFX (unpredicated)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_countelt" name="sve_countelt"></a>SVE Element Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="4"></td><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_countvlv0">SVE saturating inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_count">SVE element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_countvlv1">SVE inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_pred_pattern_a">SVE inc/dec register by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              x01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_pred_pattern_b">SVE saturating inc/dec register by element count</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_countvlv0"><a id="sve_int_countvlv0" name="sve_int_countvlv0"></a><h3 class="iclass">SVE saturating inc/dec vector by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_countvlv0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqinch_z_zs.html" id="sqinch_z_zs" name="sqinch_z_zs">SQINCH (vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqinch_z_zs.html" id="uqinch_z_zs" name="uqinch_z_zs">UQINCH (vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdech_z_zs.html" id="sqdech_z_zs" name="sqdech_z_zs">SQDECH (vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdech_z_zs.html" id="uqdech_z_zs" name="uqdech_z_zs">UQDECH (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincw_z_zs.html" id="sqincw_z_zs" name="sqincw_z_zs">SQINCW (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincw_z_zs.html" id="uqincw_z_zs" name="uqincw_z_zs">UQINCW (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecw_z_zs.html" id="sqdecw_z_zs" name="sqdecw_z_zs">SQDECW (vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecw_z_zs.html" id="uqdecw_z_zs" name="uqdecw_z_zs">UQDECW (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincd_z_zs.html" id="sqincd_z_zs" name="sqincd_z_zs">SQINCD (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincd_z_zs.html" id="uqincd_z_zs" name="uqincd_z_zs">UQINCD (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecd_z_zs.html" id="sqdecd_z_zs" name="sqdecd_z_zs">SQDECD (vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecd_z_zs.html" id="uqdecd_z_zs" name="uqdecd_z_zs">UQDECD (vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_count"><a id="sve_int_count" name="sve_int_count"></a><h3 class="iclass">SVE element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_count"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html" id="cntb_r_s" name="cntb_r_s">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cntb_r_s_">CNTB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html" id="cntb_r_s" name="cntb_r_s">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cnth_r_s_">CNTH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html" id="cntb_r_s" name="cntb_r_s">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cntw_r_s_">CNTW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="cntb_r_s.html" id="cntb_r_s" name="cntb_r_s">CNTB, CNTD, CNTH, CNTW</a>
            —
            <a href="cntb_r_s.html#cntd_r_s_">CNTD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_countvlv1"><a id="sve_int_countvlv1" name="sve_int_countvlv1"></a><h3 class="iclass">SVE inc/dec vector by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_countvlv1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="incd_z_zs.html" id="incd_z_zs" name="incd_z_zs">INCD, INCH, INCW (vector)</a>
            —
            <a href="incd_z_zs.html#inch_z_zs_">INCH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="decd_z_zs.html" id="decd_z_zs" name="decd_z_zs">DECD, DECH, DECW (vector)</a>
            —
            <a href="decd_z_zs.html#dech_z_zs_">DECH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="incd_z_zs.html" id="incd_z_zs" name="incd_z_zs">INCD, INCH, INCW (vector)</a>
            —
            <a href="incd_z_zs.html#incw_z_zs_">INCW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="decd_z_zs.html" id="decd_z_zs" name="decd_z_zs">DECD, DECH, DECW (vector)</a>
            —
            <a href="decd_z_zs.html#decw_z_zs_">DECW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="incd_z_zs.html" id="incd_z_zs" name="incd_z_zs">INCD, INCH, INCW (vector)</a>
            —
            <a href="incd_z_zs.html#incd_z_zs_">INCD</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="decd_z_zs.html" id="decd_z_zs" name="decd_z_zs">DECD, DECH, DECW (vector)</a>
            —
            <a href="decd_z_zs.html#decd_z_zs_">DECD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_pred_pattern_a"><a id="sve_int_pred_pattern_a" name="sve_int_pred_pattern_a"></a><h3 class="iclass">SVE inc/dec register by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_pred_pattern_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html" id="incb_r_rs" name="incb_r_rs">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#incb_r_rs_">INCB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html" id="decb_r_rs" name="decb_r_rs">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#decb_r_rs_">DECB</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html" id="incb_r_rs" name="incb_r_rs">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#inch_r_rs_">INCH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html" id="decb_r_rs" name="decb_r_rs">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#dech_r_rs_">DECH</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html" id="incb_r_rs" name="incb_r_rs">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#incw_r_rs_">INCW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html" id="decb_r_rs" name="decb_r_rs">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#decw_r_rs_">DECW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="incb_r_rs.html" id="incb_r_rs" name="incb_r_rs">INCB, INCD, INCH, INCW (scalar)</a>
            —
            <a href="incb_r_rs.html#incd_r_rs_">INCD</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="decb_r_rs.html" id="decb_r_rs" name="decb_r_rs">DECB, DECD, DECH, DECW (scalar)</a>
            —
            <a href="decb_r_rs.html#decd_r_rs_">DECD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_pred_pattern_b"><a id="sve_int_pred_pattern_b" name="sve_int_pred_pattern_b"></a><h3 class="iclass">SVE saturating inc/dec register by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">sf</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_pred_pattern_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincb_r_rs.html" id="sqincb_r_rs" name="sqincb_r_rs">SQINCB</a>
            —
            <a href="sqincb_r_rs.html#sqincb_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincb_r_rs.html" id="uqincb_r_rs" name="uqincb_r_rs">UQINCB</a>
            —
            <a href="uqincb_r_rs.html#uqincb_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecb_r_rs.html" id="sqdecb_r_rs" name="sqdecb_r_rs">SQDECB</a>
            —
            <a href="sqdecb_r_rs.html#sqdecb_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecb_r_rs.html" id="uqdecb_r_rs" name="uqdecb_r_rs">UQDECB</a>
            —
            <a href="uqdecb_r_rs.html#uqdecb_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincb_r_rs.html" id="sqincb_r_rs" name="sqincb_r_rs">SQINCB</a>
            —
            <a href="sqincb_r_rs.html#sqincb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincb_r_rs.html" id="uqincb_r_rs" name="uqincb_r_rs">UQINCB</a>
            —
            <a href="uqincb_r_rs.html#uqincb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecb_r_rs.html" id="sqdecb_r_rs" name="sqdecb_r_rs">SQDECB</a>
            —
            <a href="sqdecb_r_rs.html#sqdecb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecb_r_rs.html" id="uqdecb_r_rs" name="uqdecb_r_rs">UQDECB</a>
            —
            <a href="uqdecb_r_rs.html#uqdecb_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqinch_r_rs.html" id="sqinch_r_rs" name="sqinch_r_rs">SQINCH (scalar)</a>
            —
            <a href="sqinch_r_rs.html#sqinch_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqinch_r_rs.html" id="uqinch_r_rs" name="uqinch_r_rs">UQINCH (scalar)</a>
            —
            <a href="uqinch_r_rs.html#uqinch_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdech_r_rs.html" id="sqdech_r_rs" name="sqdech_r_rs">SQDECH (scalar)</a>
            —
            <a href="sqdech_r_rs.html#sqdech_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdech_r_rs.html" id="uqdech_r_rs" name="uqdech_r_rs">UQDECH (scalar)</a>
            —
            <a href="uqdech_r_rs.html#uqdech_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqinch_r_rs.html" id="sqinch_r_rs" name="sqinch_r_rs">SQINCH (scalar)</a>
            —
            <a href="sqinch_r_rs.html#sqinch_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqinch_r_rs.html" id="uqinch_r_rs" name="uqinch_r_rs">UQINCH (scalar)</a>
            —
            <a href="uqinch_r_rs.html#uqinch_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdech_r_rs.html" id="sqdech_r_rs" name="sqdech_r_rs">SQDECH (scalar)</a>
            —
            <a href="sqdech_r_rs.html#sqdech_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdech_r_rs.html" id="uqdech_r_rs" name="uqdech_r_rs">UQDECH (scalar)</a>
            —
            <a href="uqdech_r_rs.html#uqdech_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincw_r_rs.html" id="sqincw_r_rs" name="sqincw_r_rs">SQINCW (scalar)</a>
            —
            <a href="sqincw_r_rs.html#sqincw_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincw_r_rs.html" id="uqincw_r_rs" name="uqincw_r_rs">UQINCW (scalar)</a>
            —
            <a href="uqincw_r_rs.html#uqincw_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecw_r_rs.html" id="sqdecw_r_rs" name="sqdecw_r_rs">SQDECW (scalar)</a>
            —
            <a href="sqdecw_r_rs.html#sqdecw_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecw_r_rs.html" id="uqdecw_r_rs" name="uqdecw_r_rs">UQDECW (scalar)</a>
            —
            <a href="uqdecw_r_rs.html#uqdecw_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincw_r_rs.html" id="sqincw_r_rs" name="sqincw_r_rs">SQINCW (scalar)</a>
            —
            <a href="sqincw_r_rs.html#sqincw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincw_r_rs.html" id="uqincw_r_rs" name="uqincw_r_rs">UQINCW (scalar)</a>
            —
            <a href="uqincw_r_rs.html#uqincw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecw_r_rs.html" id="sqdecw_r_rs" name="sqdecw_r_rs">SQDECW (scalar)</a>
            —
            <a href="sqdecw_r_rs.html#sqdecw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecw_r_rs.html" id="uqdecw_r_rs" name="uqdecw_r_rs">UQDECW (scalar)</a>
            —
            <a href="uqdecw_r_rs.html#uqdecw_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincd_r_rs.html" id="sqincd_r_rs" name="sqincd_r_rs">SQINCD (scalar)</a>
            —
            <a href="sqincd_r_rs.html#sqincd_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincd_r_rs.html" id="uqincd_r_rs" name="uqincd_r_rs">UQINCD (scalar)</a>
            —
            <a href="uqincd_r_rs.html#uqincd_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecd_r_rs.html" id="sqdecd_r_rs" name="sqdecd_r_rs">SQDECD (scalar)</a>
            —
            <a href="sqdecd_r_rs.html#sqdecd_r_rs_sx">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecd_r_rs.html" id="uqdecd_r_rs" name="uqdecd_r_rs">UQDECD (scalar)</a>
            —
            <a href="uqdecd_r_rs.html#uqdecd_r_rs_uw">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincd_r_rs.html" id="sqincd_r_rs" name="sqincd_r_rs">SQINCD (scalar)</a>
            —
            <a href="sqincd_r_rs.html#sqincd_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqincd_r_rs.html" id="uqincd_r_rs" name="uqincd_r_rs">UQINCD (scalar)</a>
            —
            <a href="uqincd_r_rs.html#uqincd_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecd_r_rs.html" id="sqdecd_r_rs" name="sqdecd_r_rs">SQDECD (scalar)</a>
            —
            <a href="sqdecd_r_rs.html#sqdecd_r_rs_x">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uqdecd_r_rs.html" id="uqdecd_r_rs" name="uqdecd_r_rs">UQDECD (scalar)</a>
            —
            <a href="uqdecd_r_rs.html#uqdecd_r_rs_x">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_maskimm" name="sve_maskimm"></a>SVE Bitwise Immediate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">00</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="18"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="dupm_z_i.html">DUPM</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_int_log_imm">SVE bitwise logical with immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_log_imm"><a id="sve_int_log_imm" name="sve_int_log_imm"></a><h3 class="iclass">SVE bitwise logical with immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_maskimm">SVE Bitwise Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13">imm13</td><td class="lr" colspan="5">Zdn</td></tr><tr class="secondrow"><td colspan="8"></td><td class="droppedname" colspan="2">opc</td><td colspan="4"></td><td colspan="13"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 11 &amp;&amp; opc != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_int_log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="orr_z_zi.html" id="orr_z_zi" name="orr_z_zi">ORR (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="eor_z_zi.html" id="eor_z_zi" name="eor_z_zi">EOR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="and_z_zi.html" id="and_z_zi" name="and_z_zi">AND (immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_pred" name="sve_wideimm_pred"></a>SVE Integer Wide Immediate - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"></td><td class="lr" colspan="3">op0</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#sve_int_dup_imm_pred">SVE copy integer immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><a href="fcpy_z_p_i.html">FCPY</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_dup_imm_pred"><a id="sve_int_dup_imm_pred" name="sve_int_dup_imm_pred"></a><h3 class="iclass">SVE copy integer immediate (predicated)</h3><p>These instructions are under <a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr">M</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_dup_imm_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="cpy_z_o_i.html" id="cpy_z_o_i" name="cpy_z_o_i">CPY (immediate, zeroing)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="cpy_z_p_i.html" id="cpy_z_p_i" name="cpy_z_p_i">CPY (immediate, merging)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_unpred" name="sve_perm_unpred"></a>SVE Permute Vector - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="3">001</td><td class="lr">op3</td><td class="lr" colspan="2">op4</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="dup_z_r.html">DUP (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="insr_z_r.html">INSR (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_perm_unpk">SVE unpack vector elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="insr_z_v.html">INSR (SIMD&amp;FP scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="rev_z_z.html">REV (vector)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="dup_z_zi.html">DUP (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="tbl_z_zz.html">TBL</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_perm_unpk"><a id="sve_int_perm_unpk" name="sve_int_perm_unpk"></a><h3 class="iclass">SVE unpack vector elements</h3><p>These instructions are under <a href="#sve_perm_unpred">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr">H</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_unpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sunpkhi_z_z.html" id="sunpkhi_z_z" name="sunpkhi_z_z">SUNPKHI, SUNPKLO</a>
            —
            <a href="sunpkhi_z_z.html#sunpklo_z_z_">SUNPKLO</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sunpkhi_z_z.html" id="sunpkhi_z_z" name="sunpkhi_z_z">SUNPKHI, SUNPKLO</a>
            —
            <a href="sunpkhi_z_z.html#sunpkhi_z_z_">SUNPKHI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uunpkhi_z_z.html" id="uunpkhi_z_z" name="uunpkhi_z_z">UUNPKHI, UUNPKLO</a>
            —
            <a href="uunpkhi_z_z.html#uunpklo_z_z_">UUNPKLO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uunpkhi_z_z.html" id="uunpkhi_z_z" name="uunpkhi_z_z">UUNPKHI, UUNPKLO</a>
            —
            <a href="uunpkhi_z_z.html#uunpkhi_z_z_">UUNPKHI</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_predicates" name="sve_perm_predicates"></a>SVE Permute Predicate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="3">010</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_punpk">SVE unpack predicate elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_perm_pp">SVE permute predicate elements</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10100
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="rev_p_p.html">REV (predicate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10101
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              x100
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              xx10
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x1x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_perm_punpk"><a id="sve_int_perm_punpk" name="sve_int_perm_punpk"></a><h3 class="iclass">SVE unpack predicate elements</h3><p>These instructions are under <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_punpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="punpkhi_p_p.html" id="punpkhi_p_p" name="punpkhi_p_p">PUNPKHI, PUNPKLO</a>
            —
            <a href="punpkhi_p_p.html#punpklo_p_p_">PUNPKLO</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="punpkhi_p_p.html" id="punpkhi_p_p" name="punpkhi_p_p">PUNPKHI, PUNPKLO</a>
            —
            <a href="punpkhi_p_p.html#punpkhi_p_p_">PUNPKHI</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_bin_perm_pp"><a id="sve_int_perm_bin_perm_pp" name="sve_int_perm_bin_perm_pp"></a><h3 class="iclass">SVE permute predicate elements</h3><p>These instructions are under <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_bin_perm_pp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="zip1_p_pp.html" id="zip1_p_pp" name="zip1_p_pp">ZIP1, ZIP2 (predicates)</a>
            —
            <a href="zip1_p_pp.html#zip1_p_pp_">ZIP1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="zip1_p_pp.html" id="zip1_p_pp" name="zip1_p_pp">ZIP1, ZIP2 (predicates)</a>
            —
            <a href="zip1_p_pp.html#zip2_p_pp_">ZIP2</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="uzp1_p_pp.html" id="uzp1_p_pp" name="uzp1_p_pp">UZP1, UZP2 (predicates)</a>
            —
            <a href="uzp1_p_pp.html#uzp1_p_pp_">UZP1</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="uzp1_p_pp.html" id="uzp1_p_pp" name="uzp1_p_pp">UZP1, UZP2 (predicates)</a>
            —
            <a href="uzp1_p_pp.html#uzp2_p_pp_">UZP2</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="trn1_p_pp.html" id="trn1_p_pp" name="trn1_p_pp">TRN1, TRN2 (predicates)</a>
            —
            <a href="trn1_p_pp.html#trn1_p_pp_">TRN1</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="trn1_p_pp.html" id="trn1_p_pp" name="trn1_p_pp">TRN1, TRN2 (predicates)</a>
            —
            <a href="trn1_p_pp.html#trn2_p_pp_">TRN2</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_bin_perm_zz"><a id="sve_int_perm_bin_perm_zz" name="sve_int_perm_bin_perm_zz"></a><h3 class="iclass">SVE permute vector elements</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_bin_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="zip1_z_zz.html" id="zip1_z_zz" name="zip1_z_zz">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip1_z_zz_">ZIP1</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="zip1_z_zz.html" id="zip1_z_zz" name="zip1_z_zz">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip2_z_zz_">ZIP2</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="uzp1_z_zz.html" id="uzp1_z_zz" name="uzp1_z_zz">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp1_z_zz_">UZP1</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="uzp1_z_zz.html" id="uzp1_z_zz" name="uzp1_z_zz">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp2_z_zz_">UZP2</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="trn1_z_zz.html" id="trn1_z_zz" name="trn1_z_zz">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn1_z_zz_">TRN1</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="trn1_z_zz.html" id="trn1_z_zz" name="trn1_z_zz">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn2_z_zz_">TRN2</a></td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_pred" name="sve_perm_pred"></a>SVE Permute Vector - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><ins>00000101</ins></td><td class="lr" colspan="2"></td><td class="lr" colspan="1"><ins>1</ins></td><td class="lr"><ins>op0</ins></td><td class="lr" colspan="3"><ins>op1</ins></td><td class="lr"><ins>op2</ins></td><td class="lr" colspan="2"><ins>10</ins></td><td class="lr"><ins>op3</ins></td><td class="lr" colspan="13"></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><del>00000101</del></td><td class="lr"><del>op0</del></td><td class="lr" colspan="1"></td><td class="lr" colspan="1"><del>1</del></td><td class="lr"><del>op1</del></td><td class="lr" colspan="3"><del>op2</del></td><td class="lr"><del>op3</del></td><td class="lr" colspan="2"><del>10</del></td><td class="lr"><del>op4</del></td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4"><ins>Decode fields</ins></th><th rowspan="2"><ins>
            Instruction details
          </ins></th></tr><tr><th class="bitfields"><ins>op0</ins></th><th class="bitfields"><ins>op1</ins></th><th class="bitfields"><ins>op2</ins></th><th class="bitfields"><ins>op3</ins></th></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="cpy_z_p_v.html"><ins>CPY (SIMD&amp;FP scalar)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="compact_z_p_z.html"><ins>COMPACT</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><a href="#sve_int_perm_last_r"><ins>SVE extract element to general register</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              001
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#sve_int_perm_last_v"><ins>SVE extract element to SIMD&amp;FP scalar register</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              01x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#sve_int_perm_rev"><ins>SVE reverse within elements</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              01x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><a href="cpy_z_p_r.html"><ins>CPY (scalar)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#sve_int_perm_clast_zz"><ins>SVE conditionally broadcast element to vector</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#sve_int_perm_clast_vz"><ins>SVE conditionally extract element to SIMD&amp;FP scalar</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              110
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="splice_z_p_zz.html"><ins>SPLICE</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              110
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              110
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              111
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              111
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              x01
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><a href="#sve_int_perm_clast_rz"><ins>SVE conditionally extract element to general register</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              != 000
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr></table><table class="instructiontable"><tr><th colspan="5"><del>Decode fields</del></th><th rowspan="2"><del>
            Instruction details
          </del></th></tr><tr><th class="bitfields"><del>op0</del></th><th class="bitfields"><del>op1</del></th><th class="bitfields"><del>op2</del></th><th class="bitfields"><del>op3</del></th><th class="bitfields"><del>op4</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="compact_z_p_z.html"><del>COMPACT</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="cpy_z_p_v.html"><del>CPY (SIMD&amp;FP scalar)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><a href="#sve_int_perm_last_r"><del>SVE extract element to general register</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              001
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#sve_int_perm_last_v"><del>SVE extract element to SIMD&amp;FP scalar register</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              01x
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#sve_int_perm_rev"><del>SVE reverse within elements</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              01x
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><a href="cpy_z_p_r.html"><del>CPY (scalar)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#sve_int_perm_clast_zz"><del>SVE conditionally broadcast element to vector</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              101
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#sve_int_perm_clast_vz"><del>SVE conditionally extract element to SIMD&amp;FP scalar</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="splice_z_p_zz.html"><del>SPLICE</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              x01
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><a href="#sve_int_perm_clast_rz"><del>SVE conditionally extract element to general register</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              != 000
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr></table></div><hr/><div class="iclass" id="sve_int_perm_last_r"><a id="sve_int_perm_last_r" name="sve_int_perm_last_r"></a><h3 class="iclass">SVE extract element to general register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_last_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="lasta_r_p_z.html" id="lasta_r_p_z" name="lasta_r_p_z">LASTA (scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="lastb_r_p_z.html" id="lastb_r_p_z" name="lastb_r_p_z">LASTB (scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_last_v"><a id="sve_int_perm_last_v" name="sve_int_perm_last_v"></a><h3 class="iclass">SVE extract element to SIMD&amp;FP scalar register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_last_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="lasta_v_p_z.html" id="lasta_v_p_z" name="lasta_v_p_z">LASTA (SIMD&amp;FP scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="lastb_v_p_z.html" id="lastb_v_p_z" name="lastb_v_p_z">LASTB (SIMD&amp;FP scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_rev"><a id="sve_int_perm_rev" name="sve_int_perm_rev"></a><h3 class="iclass">SVE reverse within elements</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_rev"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="revb_z_z.html" id="revb_z_z" name="revb_z_z">REVB, REVH, REVW</a>
            —
            <a href="revb_z_z.html#revb_z_z_">REVB</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="revb_z_z.html" id="revb_z_z" name="revb_z_z">REVB, REVH, REVW</a>
            —
            <a href="revb_z_z.html#revh_z_z_">REVH</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="revb_z_z.html" id="revb_z_z" name="revb_z_z">REVB, REVH, REVW</a>
            —
            <a href="revb_z_z.html#revw_z_z_">REVW</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="rbit_z_p_z.html" id="rbit_z_p_z" name="rbit_z_p_z">RBIT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_clast_zz"><a id="sve_int_perm_clast_zz" name="sve_int_perm_clast_zz"></a><h3 class="iclass">SVE conditionally broadcast element to vector</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_clast_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="clasta_z_p_zz.html" id="clasta_z_p_zz" name="clasta_z_p_zz">CLASTA (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="clastb_z_p_zz.html" id="clastb_z_p_zz" name="clastb_z_p_zz">CLASTB (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_clast_vz"><a id="sve_int_perm_clast_vz" name="sve_int_perm_clast_vz"></a><h3 class="iclass">SVE conditionally extract element to SIMD&amp;FP scalar</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_clast_vz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="clasta_v_p_z.html" id="clasta_v_p_z" name="clasta_v_p_z">CLASTA (SIMD&amp;FP scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="clastb_v_p_z.html" id="clastb_v_p_z" name="clastb_v_p_z">CLASTB (SIMD&amp;FP scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_perm_clast_rz"><a id="sve_int_perm_clast_rz" name="sve_int_perm_clast_rz"></a><h3 class="iclass">SVE conditionally extract element to general register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_clast_rz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="clasta_r_p_z.html" id="clasta_r_p_z" name="clasta_r_p_z">CLASTA (scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="clastb_r_p_z.html" id="clastb_r_p_z" name="clastb_r_p_z">CLASTB (scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_extract" name="sve_perm_extract"></a>SVE Permute Vector - Extract</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">000001010</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">000</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="ext_z_zi.html">EXT</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_perm_bin_long_perm_zz"><a id="sve_int_perm_bin_long_perm_zz" name="sve_int_perm_bin_long_perm_zz"></a><h3 class="iclass">SVE permute vector segments</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_perm_bin_long_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="zip1_z_zz.html" id="zip1_z_zz" name="zip1_z_zz">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip1_z_zz_q">ZIP1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="zip1_z_zz.html" id="zip1_z_zz" name="zip1_z_zz">ZIP1, ZIP2 (vectors)</a>
            —
            <a href="zip1_z_zz.html#zip2_z_zz_q">ZIP2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="uzp1_z_zz.html" id="uzp1_z_zz" name="uzp1_z_zz">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp1_z_zz_q">UZP1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="uzp1_z_zz.html" id="uzp1_z_zz" name="uzp1_z_zz">UZP1, UZP2 (vectors)</a>
            —
            <a href="uzp1_z_zz.html#uzp2_z_zz_q">UZP2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="trn1_z_zz.html" id="trn1_z_zz" name="trn1_z_zz">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn1_z_zz_q">TRN1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="trn1_z_zz.html" id="trn1_z_zz" name="trn1_z_zz">TRN1, TRN2 (vectors)</a>
            —
            <a href="trn1_z_zz.html#trn2_z_zz_q">TRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpvec" name="sve_cmpvec"></a>SVE Integer Compare - Vectors</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="6"></td><td class="lr">op0</td><td class="lr" colspan="14"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_cmp_0">SVE integer compare vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_cmp_1">SVE integer compare with wide elements</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_cmp_0"><a id="sve_int_cmp_0" name="sve_int_cmp_0"></a><h3 class="iclass">SVE integer compare vectors</h3><p>These instructions are under <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_cmp_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zz.html" id="cmpeq_p_p_zz" name="cmpeq_p_p_zz">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmphs_p_p_zz_">CMPHS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zz.html" id="cmpeq_p_p_zz" name="cmpeq_p_p_zz">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmphi_p_p_zz_">CMPHI</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpeq_p_p_zw_">CMPEQ</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpne_p_p_zw_">CMPNE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zz.html" id="cmpeq_p_p_zz" name="cmpeq_p_p_zz">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpge_p_p_zz_">CMPGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zz.html" id="cmpeq_p_p_zz" name="cmpeq_p_p_zz">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpgt_p_p_zz_">CMPGT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zz.html" id="cmpeq_p_p_zz" name="cmpeq_p_p_zz">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpeq_p_p_zz_">CMPEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zz.html" id="cmpeq_p_p_zz" name="cmpeq_p_p_zz">CMP&lt;cc> (vectors)</a>
            —
            <a href="cmpeq_p_p_zz.html#cmpne_p_p_zz_">CMPNE</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_cmp_1"><a id="sve_int_cmp_1" name="sve_int_cmp_1"></a><h3 class="iclass">SVE integer compare with wide elements</h3><p>These instructions are under <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">U</td><td class="lr">1</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_cmp_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpge_p_p_zw_">CMPGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpgt_p_p_zw_">CMPGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmplt_p_p_zw_">CMPLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmple_p_p_zw_">CMPLE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmphs_p_p_zw_">CMPHS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmphi_p_p_zw_">CMPHI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmplo_p_p_zw_">CMPLO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zw.html" id="cmpeq_p_p_zw" name="cmpeq_p_p_zw">CMP&lt;cc> (wide elements)</a>
            —
            <a href="cmpeq_p_p_zw.html#cmpls_p_p_zw_">CMPLS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_ucmp_vi"><a id="sve_int_ucmp_vi" name="sve_int_ucmp_vi"></a><h3 class="iclass">SVE integer compare with unsigned immediate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="7">imm7</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_ucmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmphs_p_p_zi_">CMPHS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmphi_p_p_zi_">CMPHI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmplo_p_p_zi_">CMPLO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpls_p_p_zi_">CMPLS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_scmp_vi"><a id="sve_int_scmp_vi" name="sve_int_scmp_vi"></a><h3 class="iclass">SVE integer compare with signed immediate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">imm5</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_scmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpge_p_p_zi_">CMPGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpgt_p_p_zi_">CMPGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmplt_p_p_zi_">CMPLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmple_p_p_zi_">CMPLE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpeq_p_p_zi_">CMPEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cmpeq_p_p_zi.html" id="cmpeq_p_p_zi" name="cmpeq_p_p_zi">CMP&lt;cc> (immediate)</a>
            —
            <a href="cmpeq_p_p_zi.html#cmpne_p_p_zi_">CMPNE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_pred_log"><a id="sve_int_pred_log" name="sve_int_pred_log"></a><h3 class="iclass">SVE predicate logical operations</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">o2</td><td class="lr" colspan="4">Pn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="and_p_p_pp.html" id="and_p_p_pp" name="and_p_p_pp">AND, ANDS (predicates)</a>
            —
            <a href="and_p_p_pp.html#and_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bic_p_p_pp.html" id="bic_p_p_pp" name="bic_p_p_pp">BIC, BICS (predicates)</a>
            —
            <a href="bic_p_p_pp.html#bic_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="eor_p_p_pp.html" id="eor_p_p_pp" name="eor_p_p_pp">EOR, EORS (predicates)</a>
            —
            <a href="eor_p_p_pp.html#eor_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sel_p_p_pp.html" id="sel_p_p_pp" name="sel_p_p_pp">SEL (predicates)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="and_p_p_pp.html" id="and_p_p_pp" name="and_p_p_pp">AND, ANDS (predicates)</a>
            —
            <a href="and_p_p_pp.html#ands_p_p_pp_z">setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bic_p_p_pp.html" id="bic_p_p_pp" name="bic_p_p_pp">BIC, BICS (predicates)</a>
            —
            <a href="bic_p_p_pp.html#bics_p_p_pp_z">setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="eor_p_p_pp.html" id="eor_p_p_pp" name="eor_p_p_pp">EOR, EORS (predicates)</a>
            —
            <a href="eor_p_p_pp.html#eors_p_p_pp_z">setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="orr_p_p_pp.html" id="orr_p_p_pp" name="orr_p_p_pp">ORR, ORRS (predicates)</a>
            —
            <a href="orr_p_p_pp.html#orr_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="orn_p_p_pp.html" id="orn_p_p_pp" name="orn_p_p_pp">ORN, ORNS (predicates)</a>
            —
            <a href="orn_p_p_pp.html#orn_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="nor_p_p_pp.html" id="nor_p_p_pp" name="nor_p_p_pp">NOR, NORS</a>
            —
            <a href="nor_p_p_pp.html#nor_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="nand_p_p_pp.html" id="nand_p_p_pp" name="nand_p_p_pp">NAND, NANDS</a>
            —
            <a href="nand_p_p_pp.html#nand_p_p_pp_z">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="orr_p_p_pp.html" id="orr_p_p_pp" name="orr_p_p_pp">ORR, ORRS (predicates)</a>
            —
            <a href="orr_p_p_pp.html#orrs_p_p_pp_z">setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="orn_p_p_pp.html" id="orn_p_p_pp" name="orn_p_p_pp">ORN, ORNS (predicates)</a>
            —
            <a href="orn_p_p_pp.html#orns_p_p_pp_z">setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="nor_p_p_pp.html" id="nor_p_p_pp" name="nor_p_p_pp">NOR, NORS</a>
            —
            <a href="nor_p_p_pp.html#nors_p_p_pp_z">setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="nand_p_p_pp.html" id="nand_p_p_pp" name="nand_p_p_pp">NAND, NANDS</a>
            —
            <a href="nand_p_p_pp.html#nands_p_p_pp_z">setting the condition flags</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_b" name="sve_pred_gen_b"></a>SVE Propagate Break</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">00</td><td class="lr" colspan="4"></td><td class="lr" colspan="2">11</td><td class="lr" colspan="4"></td><td class="lr">op0</td><td class="lr" colspan="9"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkp">SVE propagate break from previous partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_brkp"><a id="sve_int_brkp" name="sve_int_brkp"></a><h3 class="iclass">SVE propagate break from previous partition</h3><p>These instructions are under <a href="#sve_pred_gen_b">SVE Propagate Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">B</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_brkp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="brkpa_p_p_pp.html" id="brkpa_p_p_pp" name="brkpa_p_p_pp">BRKPA, BRKPAS</a>
            —
            <a href="brkpa_p_p_pp.html#brkpa_p_p_pp_">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="brkpb_p_p_pp.html" id="brkpb_p_p_pp" name="brkpb_p_p_pp">BRKPB, BRKPBS</a>
            —
            <a href="brkpb_p_p_pp.html#brkpb_p_p_pp_">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="brkpa_p_p_pp.html" id="brkpa_p_p_pp" name="brkpa_p_p_pp">BRKPA, BRKPAS</a>
            —
            <a href="brkpa_p_p_pp.html#brkpas_p_p_pp_">setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="brkpb_p_p_pp.html" id="brkpb_p_p_pp" name="brkpb_p_p_pp">BRKPB, BRKPBS</a>
            —
            <a href="brkpb_p_p_pp.html#brkpbs_p_p_pp_">setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_c" name="sve_pred_gen_c"></a>SVE Partition Break</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">01</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"></td><td class="lr">op2</td><td class="lr" colspan="4"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkn">SVE propagate break to next partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xx1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_break">SVE partition break condition</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_brkn"><a id="sve_int_brkn" name="sve_int_brkn"></a><h3 class="iclass">SVE propagate break to next partition</h3><p>These instructions are under <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pdm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_brkn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="brkn_p_p_pp.html" id="brkn_p_p_pp" name="brkn_p_p_pp">BRKN, BRKNS</a>
            —
            <a href="brkn_p_p_pp.html#brkn_p_p_pp_">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="brkn_p_p_pp.html" id="brkn_p_p_pp" name="brkn_p_p_pp">BRKN, BRKNS</a>
            —
            <a href="brkn_p_p_pp.html#brkns_p_p_pp_">setting the condition flags</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_break"><a id="sve_int_break" name="sve_int_break"></a><h3 class="iclass">SVE partition break condition</h3><p>These instructions are under <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">M</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_break"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="brka_p_p_p.html" id="brka_p_p_p" name="brka_p_p_p">BRKA, BRKAS</a>
            —
            <a href="brka_p_p_p.html#brka_p_p_p_">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="brka_p_p_p.html" id="brka_p_p_p" name="brka_p_p_p">BRKA, BRKAS</a>
            —
            <a href="brka_p_p_p.html#brkas_p_p_p_z">setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="brkb_p_p_p.html" id="brkb_p_p_p" name="brkb_p_p_p">BRKB, BRKBS</a>
            —
            <a href="brkb_p_p_p.html#brkb_p_p_p_">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="brkb_p_p_p.html" id="brkb_p_p_p" name="brkb_p_p_p">BRKB, BRKBS</a>
            —
            <a href="brkb_p_p_p.html#brkbs_p_p_p_z">setting the condition flags</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_d" name="sve_pred_gen_d"></a>SVE Predicate Misc</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">01</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">op3</td><td class="lr">op4</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptest">SVE predicate test</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0100
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x10
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfirst">SVE predicate first active</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfalse">SVE predicate zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr">SVE predicate read from FFR (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="pnext_p_p_p.html">PNEXT</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr_2">SVE predicate read from FFR (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptrue">SVE predicate initialize</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_ptest"><a id="sve_int_ptest" name="sve_int_ptest"></a><h3 class="iclass">SVE predicate test</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_ptest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ptest_p_p.html" id="ptest_p_p" name="ptest_p_p">PTEST</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_pfirst"><a id="sve_int_pfirst" name="sve_int_pfirst"></a><h3 class="iclass">SVE predicate first active</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_pfirst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="pfirst_p_p_p.html" id="pfirst_p_p_p" name="pfirst_p_p_p">PFIRST</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_pfalse"><a id="sve_int_pfalse" name="sve_int_pfalse"></a><h3 class="iclass">SVE predicate zero</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_pfalse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="pfalse_p.html" id="pfalse_p" name="pfalse_p">PFALSE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_rdffr"><a id="sve_int_rdffr" name="sve_int_rdffr"></a><h3 class="iclass">SVE predicate read from FFR (predicated)</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_rdffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rdffr_p_p_f.html" id="rdffr_p_p_f" name="rdffr_p_p_f">RDFFR, RDFFRS (predicated)</a>
            —
            <a href="rdffr_p_p_f.html#rdffr_p_p_f_">not setting the condition flags</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="rdffr_p_p_f.html" id="rdffr_p_p_f" name="rdffr_p_p_f">RDFFR, RDFFRS (predicated)</a>
            —
            <a href="rdffr_p_p_f.html#rdffrs_p_p_f_">setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_rdffr_2"><a id="sve_int_rdffr_2" name="sve_int_rdffr_2"></a><h3 class="iclass">SVE predicate read from FFR (unpredicated)</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_rdffr_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="rdffr_p_f.html" id="rdffr_p_f" name="rdffr_p_f">RDFFR (unpredicated)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_ptrue"><a id="sve_int_ptrue" name="sve_int_ptrue"></a><h3 class="iclass">SVE predicate initialize</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">pattern</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_ptrue"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="ptrue_p_s.html" id="ptrue_p_s" name="ptrue_p_s">PTRUE, PTRUES</a>
            —
            <a href="ptrue_p_s.html#ptrue_p_s_">not setting the condition flags</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ptrue_p_s.html" id="ptrue_p_s" name="ptrue_p_s">PTRUE, PTRUES</a>
            —
            <a href="ptrue_p_s.html#ptrues_p_s_">setting the condition flags</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpgpr" name="sve_cmpgpr"></a>SVE Integer Compare - Scalars</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="2">00</td><td class="lr">op0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="6"></td><td class="lr" colspan="4">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr">SVE integer compare scalar count and limit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_int_cterm">SVE conditionally terminate scalars</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_while_rr"><a id="sve_int_while_rr" name="sve_int_while_rr"></a><h3 class="iclass">SVE integer compare scalar count and limit</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">sf</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">eq</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_while_rr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelt_p_p_rr.html" id="whilelt_p_p_rr" name="whilelt_p_p_rr">WHILELT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilele_p_p_rr.html" id="whilele_p_p_rr" name="whilele_p_p_rr">WHILELE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="whilelo_p_p_rr.html" id="whilelo_p_p_rr" name="whilelo_p_p_rr">WHILELO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="whilels_p_p_rr.html" id="whilels_p_p_rr" name="whilels_p_p_rr">WHILELS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_cterm"><a id="sve_int_cterm" name="sve_int_cterm"></a><h3 class="iclass">SVE conditionally terminate scalars</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">ne</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_cterm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ctermeq_rr.html" id="ctermeq_rr" name="ctermeq_rr">CTERMEQ, CTERMNE</a>
            —
            <a href="ctermeq_rr.html#ctermeq_rr_">CTERMEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ctermeq_rr.html" id="ctermeq_rr" name="ctermeq_rr">CTERMEQ, CTERMNE</a>
            —
            <a href="ctermeq_rr.html#ctermne_rr_">CTERMNE</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_unpred" name="sve_wideimm_unpred"></a>SVE Integer Wide Immediate - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="2">11</td><td class="lr" colspan="14"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm0">SVE integer add/subtract immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm1">SVE integer min/max immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm2">SVE integer multiply immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_dup_imm">SVE broadcast integer immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_dup_fpimm">SVE broadcast floating-point immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_arith_imm0"><a id="sve_int_arith_imm0" name="sve_int_arith_imm0"></a><h3 class="iclass">SVE integer add/subtract immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_arith_imm0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="add_z_zi.html" id="add_z_zi" name="add_z_zi">ADD (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="sub_z_zi.html" id="sub_z_zi" name="sub_z_zi">SUB (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="subr_z_zi.html" id="subr_z_zi" name="subr_z_zi">SUBR (immediate)</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="sqadd_z_zi.html" id="sqadd_z_zi" name="sqadd_z_zi">SQADD (immediate)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uqadd_z_zi.html" id="uqadd_z_zi" name="uqadd_z_zi">UQADD (immediate)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="sqsub_z_zi.html" id="sqsub_z_zi" name="sqsub_z_zi">SQSUB (immediate)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="uqsub_z_zi.html" id="uqsub_z_zi" name="uqsub_z_zi">UQSUB (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_arith_imm1"><a id="sve_int_arith_imm1" name="sve_int_arith_imm1"></a><h3 class="iclass">SVE integer min/max immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_arith_imm1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="smax_z_zi.html" id="smax_z_zi" name="smax_z_zi">SMAX (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="umax_z_zi.html" id="umax_z_zi" name="umax_z_zi">UMAX (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><a href="smin_z_zi.html" id="smin_z_zi" name="smin_z_zi">SMIN (immediate)</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><a href="umin_z_zi.html" id="umin_z_zi" name="umin_z_zi">UMIN (immediate)</a></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_arith_imm2"><a id="sve_int_arith_imm2" name="sve_int_arith_imm2"></a><h3 class="iclass">SVE integer multiply immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_arith_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="mul_z_zi.html" id="mul_z_zi" name="mul_z_zi">MUL (immediate)</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_dup_imm"><a id="sve_int_dup_imm" name="sve_int_dup_imm"></a><h3 class="iclass">SVE broadcast integer immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_dup_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="dup_z_i.html" id="dup_z_i" name="dup_z_i">DUP (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_dup_fpimm"><a id="sve_int_dup_fpimm" name="sve_int_dup_fpimm"></a><h3 class="iclass">SVE broadcast floating-point immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_dup_fpimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fdup_z_i.html" id="fdup_z_i" name="fdup_z_i">FDUP</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_pcount_pred"><a id="sve_int_pcount_pred" name="sve_int_pcount_pred"></a><h3 class="iclass">SVE predicate count</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pg</td><td class="lr">o2</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_pcount_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="cntp_r_p_p.html" id="cntp_r_p_p" name="cntp_r_p_p">CNTP</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_b" name="sve_pred_count_b"></a>SVE Inc/Dec by Predicate Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">101</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="4">1000</td><td class="lr">op1</td><td class="lr" colspan="11"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v_sat">SVE saturating inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r_sat">SVE saturating inc/dec register by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v">SVE inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r">SVE inc/dec register by predicate count</a></td></tr></table></div><hr/><div class="iclass" id="sve_int_count_v_sat"><a id="sve_int_count_v_sat" name="sve_int_count_v_sat"></a><h3 class="iclass">SVE saturating inc/dec vector by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_count_v_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sqincp_z_p_z.html" id="sqincp_z_p_z" name="sqincp_z_p_z">SQINCP (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uqincp_z_p_z.html" id="uqincp_z_p_z" name="uqincp_z_p_z">UQINCP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sqdecp_z_p_z.html" id="sqdecp_z_p_z" name="sqdecp_z_p_z">SQDECP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="uqdecp_z_p_z.html" id="uqdecp_z_p_z" name="uqdecp_z_p_z">UQDECP (vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_count_r_sat"><a id="sve_int_count_r_sat" name="sve_int_count_r_sat"></a><h3 class="iclass">SVE saturating inc/dec register by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">sf</td><td class="lr">op</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_count_r_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqincp_r_p_r.html" id="sqincp_r_p_r" name="sqincp_r_p_r">SQINCP (scalar)</a>
            —
            <a href="sqincp_r_p_r.html#sqincp_r_p_r_sx">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqincp_r_p_r.html" id="sqincp_r_p_r" name="sqincp_r_p_r">SQINCP (scalar)</a>
            —
            <a href="sqincp_r_p_r.html#sqincp_r_p_r_x">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uqincp_r_p_r.html" id="uqincp_r_p_r" name="uqincp_r_p_r">UQINCP (scalar)</a>
            —
            <a href="uqincp_r_p_r.html#uqincp_r_p_r_uw">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uqincp_r_p_r.html" id="uqincp_r_p_r" name="uqincp_r_p_r">UQINCP (scalar)</a>
            —
            <a href="uqincp_r_p_r.html#uqincp_r_p_r_x">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecp_r_p_r.html" id="sqdecp_r_p_r" name="sqdecp_r_p_r">SQDECP (scalar)</a>
            —
            <a href="sqdecp_r_p_r.html#sqdecp_r_p_r_sx">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sqdecp_r_p_r.html" id="sqdecp_r_p_r" name="sqdecp_r_p_r">SQDECP (scalar)</a>
            —
            <a href="sqdecp_r_p_r.html#sqdecp_r_p_r_x">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uqdecp_r_p_r.html" id="uqdecp_r_p_r" name="uqdecp_r_p_r">UQDECP (scalar)</a>
            —
            <a href="uqdecp_r_p_r.html#uqdecp_r_p_r_uw">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uqdecp_r_p_r.html" id="uqdecp_r_p_r" name="uqdecp_r_p_r">UQDECP (scalar)</a>
            —
            <a href="uqdecp_r_p_r.html#uqdecp_r_p_r_x">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_count_v"><a id="sve_int_count_v" name="sve_int_count_v"></a><h3 class="iclass">SVE inc/dec vector by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_count_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="incp_z_p_z.html" id="incp_z_p_z" name="incp_z_p_z">INCP (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="decp_z_p_z.html" id="decp_z_p_z" name="decp_z_p_z">DECP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_count_r"><a id="sve_int_count_r" name="sve_int_count_r"></a><h3 class="iclass">SVE inc/dec register by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_count_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="incp_r_p_r.html" id="incp_r_p_r" name="incp_r_p_r">INCP (scalar)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="decp_r_p_r.html" id="decp_r_p_r" name="decp_r_p_r">DECP (scalar)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_wrffr" name="sve_pred_wrffr"></a>SVE Write FFR</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">101</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">1001</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="4">op3</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_wrffr">SVE FFR write from predicate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_setffr">SVE FFR initialise</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1xxx
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1xx
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xx1x
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_int_wrffr"><a id="sve_int_wrffr" name="sve_int_wrffr"></a><h3 class="iclass">SVE FFR write from predicate</h3><p>These instructions are under <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_wrffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="wrffr_f_p.html" id="wrffr_f_p" name="wrffr_f_p">WRFFR</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_int_setffr"><a id="sve_int_setffr" name="sve_int_setffr"></a><h3 class="iclass">SVE FFR initialise</h3><p>These instructions are under <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_int_setffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="setffr_f.html" id="setffr_f" name="setffr_f">SETFFR</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_muladd_unpred" name="sve_intx_muladd_unpred"></a>SVE Integer Multiply-Add - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="5"></td><td class="lr" colspan="1">0</td><td class="lr">op0</td><td class="lr" colspan="3">op1</td><td class="lr">op2</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot">SVE integer dot product (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_mixed_dot">SVE mixed sign dot product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_intx_dot"><a id="sve_intx_dot" name="sve_intx_dot"></a><h3 class="iclass">SVE integer dot product (unpredicated)</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_intx_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sdot_z_zzz.html" id="sdot_z_zzz" name="sdot_z_zzz">SDOT (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="udot_z_zzz.html" id="udot_z_zzz" name="udot_z_zzz">UDOT (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_intx_mixed_dot"><a id="sve_intx_mixed_dot" name="sve_intx_mixed_dot"></a><h3 class="iclass">SVE mixed sign dot product</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_intx_mixed_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="usdot_z_zzz.html" id="usdot_z_zzz" name="usdot_z_zzz">USDOT (vectors)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_by_indexed_elem" name="sve_intx_by_indexed_elem"></a>SVE Multiply - Indexed</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="11"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_intx_dot_by_indexed_elem">SVE integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_intx_mixed_dot_by_indexed_elem">SVE mixed sign dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_intx_dot_by_indexed_elem"><a id="sve_intx_dot_by_indexed_elem" name="sve_intx_dot_by_indexed_elem"></a><h3 class="iclass">SVE integer dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_intx_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="sdot_z_zzzi.html" id="sdot_z_zzzi" name="sdot_z_zzzi">SDOT (indexed)</a>
            —
            <a href="sdot_z_zzzi.html#sdot_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="udot_z_zzzi.html" id="udot_z_zzzi" name="udot_z_zzzi">UDOT (indexed)</a>
            —
            <a href="udot_z_zzzi.html#udot_z_zzzi_s">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="sdot_z_zzzi.html" id="sdot_z_zzzi" name="sdot_z_zzzi">SDOT (indexed)</a>
            —
            <a href="sdot_z_zzzi.html#sdot_z_zzzi_d">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="udot_z_zzzi.html" id="udot_z_zzzi" name="udot_z_zzzi">UDOT (indexed)</a>
            —
            <a href="udot_z_zzzi.html#udot_z_zzzi_d">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_intx_mixed_dot_by_indexed_elem"><a id="sve_intx_mixed_dot_by_indexed_elem" name="sve_intx_mixed_dot_by_indexed_elem"></a><h3 class="iclass">SVE mixed sign dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_intx_mixed_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="usdot_z_zzzi.html" id="usdot_z_zzzi" name="usdot_z_zzzi">USDOT (indexed)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="sudot_z_zzzi.html" id="sudot_z_zzzi" name="sudot_z_zzzi">SUDOT</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_constructive" name="sve_intx_constructive"></a>SVE Misc</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="5"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              010x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="iformname"><a href="#sve_intx_mmla">SVE integer matrix multiply accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1xxx
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_intx_mmla"><a id="sve_intx_mmla" name="sve_intx_mmla"></a><h3 class="iclass">SVE integer matrix multiply accumulate</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">uns</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_intx_mmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">uns</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="smmla_z_zzz.html" id="smmla_z_zzz" name="smmla_z_zzz">SMMLA</a></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="usmmla_z_zzz.html" id="usmmla_z_zzz" name="usmmla_z_zzz">USMMLA</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ummla_z_zzz.html" id="ummla_z_zzz" name="ummla_z_zzz">UMMLA</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fcvt2"><a id="sve_fp_fcvt2" name="sve_fp_fcvt2"></a><h3 class="iclass">SVE floating-point convert precision odd elements</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fcvt2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="bfcvtnt_z_p_z.html" id="bfcvtnt_z_p_z" name="bfcvtnt_z_p_z">BFCVTNT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fma_by_indexed_elem"><a id="sve_fp_fma_by_indexed_elem" name="sve_fp_fma_by_indexed_elem"></a><h3 class="iclass">SVE floating-point multiply-add (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fma_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_z_zzzi.html" id="fmla_z_zzzi" name="fmla_z_zzzi">FMLA (indexed)</a>
            —
            <a href="fmla_z_zzzi.html#fmla_z_zzzi_h">half-precision</a></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_z_zzzi.html" id="fmls_z_zzzi" name="fmls_z_zzzi">FMLS (indexed)</a>
            —
            <a href="fmls_z_zzzi.html#fmls_z_zzzi_h">half-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_z_zzzi.html" id="fmla_z_zzzi" name="fmla_z_zzzi">FMLA (indexed)</a>
            —
            <a href="fmla_z_zzzi.html#fmla_z_zzzi_s">single-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_z_zzzi.html" id="fmls_z_zzzi" name="fmls_z_zzzi">FMLS (indexed)</a>
            —
            <a href="fmls_z_zzzi.html#fmls_z_zzzi_s">single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fmla_z_zzzi.html" id="fmla_z_zzzi" name="fmla_z_zzzi">FMLA (indexed)</a>
            —
            <a href="fmla_z_zzzi.html#fmla_z_zzzi_d">double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fmls_z_zzzi.html" id="fmls_z_zzzi" name="fmls_z_zzzi">FMLS (indexed)</a>
            —
            <a href="fmls_z_zzzi.html#fmls_z_zzzi_d">double-precision</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fcmla_by_indexed_elem"><a id="sve_fp_fcmla_by_indexed_elem" name="sve_fp_fcmla_by_indexed_elem"></a><h3 class="iclass">SVE floating-point complex multiply-add (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fcmla_z_zzzi.html" id="fcmla_z_zzzi" name="fcmla_z_zzzi">FCMLA (indexed)</a>
            —
            <a href="fcmla_z_zzzi.html#fcmla_z_zzzi_h">half-precision</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fcmla_z_zzzi.html" id="fcmla_z_zzzi" name="fcmla_z_zzzi">FCMLA (indexed)</a>
            —
            <a href="fcmla_z_zzzi.html#fcmla_z_zzzi_s">single-precision</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fmul_by_indexed_elem"><a id="sve_fp_fmul_by_indexed_elem" name="sve_fp_fmul_by_indexed_elem"></a><h3 class="iclass">SVE floating-point multiply (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fmul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname"><a href="fmul_z_zzi.html" id="fmul_z_zzi" name="fmul_z_zzi">FMUL (indexed)</a>
            —
            <a href="fmul_z_zzi.html#fmul_z_zzi_h">half-precision</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fmul_z_zzi.html" id="fmul_z_zzi" name="fmul_z_zzi">FMUL (indexed)</a>
            —
            <a href="fmul_z_zzi.html#fmul_z_zzi_s">single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fmul_z_zzi.html" id="fmul_z_zzi" name="fmul_z_zzi">FMUL (indexed)</a>
            —
            <a href="fmul_z_zzi.html#fmul_z_zzi_d">double-precision</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_long_by_indexed_elem" name="sve_fp_fma_long_by_indexed_elem"></a>SVE Floating Point Widening Multiply-Add - Indexed</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100100</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="2">01</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_fp_fdot_by_indexed_elem">SVE BFloat16 floating-point dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long_by_indexed_elem">SVE floating-point multiply-add long (indexed)</a></td></tr></table></div><hr/><div class="iclass" id="sve_fp_fma_long_by_indexed_elem"><a id="sve_fp_fma_long_by_indexed_elem" name="sve_fp_fma_long_by_indexed_elem"></a><h3 class="iclass">SVE floating-point multiply-add long (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fma_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlalb_z_zzzi.html" id="bfmlalb_z_zzzi" name="bfmlalb_z_zzzi">BFMLALB (indexed)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlalt_z_zzzi.html" id="bfmlalt_z_zzzi" name="bfmlalt_z_zzzi">BFMLALT (indexed)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fdot_by_indexed_elem"><a id="sve_fp_fdot_by_indexed_elem" name="sve_fp_fdot_by_indexed_elem"></a><h3 class="iclass">SVE BFloat16 floating-point dot product (indexed)</h3><p>These instructions are under <a href="#sve_fp_fma_long_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bfdot_z_zzzi.html" id="bfdot_z_zzzi" name="bfdot_z_zzzi">BFDOT (indexed)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fma_long_by_indexed_elem"><a id="sve_fp_fma_long_by_indexed_elem" name="sve_fp_fma_long_by_indexed_elem"></a><h3 class="iclass">SVE floating-point multiply-add long (indexed)</h3><p>These instructions are under <a href="#sve_fp_fma_long_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fma_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlalb_z_zzzi.html" id="bfmlalb_z_zzzi" name="bfmlalb_z_zzzi">BFMLALB (indexed)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlalt_z_zzzi.html" id="bfmlalt_z_zzzi" name="bfmlalt_z_zzzi">BFMLALT (indexed)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_long" name="sve_fp_fma_long"></a>SVE Floating Point Widening Multiply-Add</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100100</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr" colspan="2">10</td><td class="lr">op1</td><td class="lr" colspan="2">00</td><td class="lr">op2</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_fdot">SVE BFloat16 floating-point dot product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long">SVE floating-point multiply-add long</a></td></tr></table></div><hr/><div class="iclass" id="sve_fp_fma_long"><a id="sve_fp_fma_long" name="sve_fp_fma_long"></a><h3 class="iclass">SVE floating-point multiply-add long</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fma_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlalb_z_zzz.html" id="bfmlalb_z_zzz" name="bfmlalb_z_zzz">BFMLALB (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlalt_z_zzz.html" id="bfmlalt_z_zzz" name="bfmlalt_z_zzz">BFMLALT (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fdot"><a id="sve_fp_fdot" name="sve_fp_fdot"></a><h3 class="iclass">SVE BFloat16 floating-point dot product</h3><p>These instructions are under <a href="#sve_fp_fma_long">SVE Floating Point Widening Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fdot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bfdot_z_zzz.html" id="bfdot_z_zzz" name="bfdot_z_zzz">BFDOT (vectors)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fma_long"><a id="sve_fp_fma_long" name="sve_fp_fma_long"></a><h3 class="iclass">SVE floating-point multiply-add long</h3><p>These instructions are under <a href="#sve_fp_fma_long">SVE Floating Point Widening Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fma_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="bfmlalb_z_zzz.html" id="bfmlalb_z_zzz" name="bfmlalb_z_zzz">BFMLALB (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="bfmlalt_z_zzz.html" id="bfmlalt_z_zzz" name="bfmlalt_z_zzz">BFMLALT (vectors)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fmmla"><a id="sve_fp_fmmla" name="sve_fp_fmmla"></a><h3 class="iclass">SVE floating point matrix multiply accumulate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fmmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="bfmmla_z_zzz.html" id="bfmmla_z_zzz" name="bfmmla_z_zzz">BFMMLA</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fmmla_z_zzz.html" id="fmmla_z_zzz" name="fmmla_z_zzz">FMMLA</a>
            —
            <a href="fmmla_z_zzz.html#fmmla_z_zzz_s">32-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fmmla_z_zzz.html" id="fmmla_z_zzz" name="fmmla_z_zzz">FMMLA</a>
            —
            <a href="fmmla_z_zzz.html#fmmla_z_zzz_d">64-bit element</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_3op_p_pd"><a id="sve_fp_3op_p_pd" name="sve_fp_3op_p_pd"></a><h3 class="iclass">SVE floating-point compare vectors</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_3op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_zz.html" id="fcmeq_p_p_zz" name="fcmeq_p_p_zz">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmge_p_p_zz_">FCMGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_zz.html" id="fcmeq_p_p_zz" name="fcmeq_p_p_zz">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmgt_p_p_zz_">FCMGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_zz.html" id="fcmeq_p_p_zz" name="fcmeq_p_p_zz">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmeq_p_p_zz_">FCMEQ</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_zz.html" id="fcmeq_p_p_zz" name="fcmeq_p_p_zz">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmne_p_p_zz_">FCMNE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_zz.html" id="fcmeq_p_p_zz" name="fcmeq_p_p_zz">FCM&lt;cc> (vectors)</a>
            —
            <a href="fcmeq_p_p_zz.html#fcmuo_p_p_zz_">FCMUO</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="facge_p_p_zz.html" id="facge_p_p_zz" name="facge_p_p_zz">FAC&lt;cc></a>
            —
            <a href="facge_p_p_zz.html#facge_p_p_zz_">FACGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="facge_p_p_zz.html" id="facge_p_p_zz" name="facge_p_p_zz">FAC&lt;cc></a>
            —
            <a href="facge_p_p_zz.html#facgt_p_p_zz_">FACGT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_3op_u_zd"><a id="sve_fp_3op_u_zd" name="sve_fp_3op_u_zd"></a><h3 class="iclass">SVE floating-point arithmetic (unpredicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_3op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="fadd_z_zz.html" id="fadd_z_zz" name="fadd_z_zz">FADD (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="fsub_z_zz.html" id="fsub_z_zz" name="fsub_z_zz">FSUB (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="fmul_z_zz.html" id="fmul_z_zz" name="fmul_z_zz">FMUL (vectors, unpredicated)</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="ftsmul_z_zz.html" id="ftsmul_z_zz" name="ftsmul_z_zz">FTSMUL</a></td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="frecps_z_zz.html" id="frecps_z_zz" name="frecps_z_zz">FRECPS</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_z_zz.html" id="frsqrts_z_zz" name="frsqrts_z_zz">FRSQRTS</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_pred" name="sve_fp_pred"></a>SVE Floating Point Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"></td><td class="lr" colspan="3">100</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_2op_p_zds">SVE floating-point arithmetic (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="ftmad_z_zzi.html">FTMAD</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_fp_2op_i_p_zds">SVE floating-point arithmetic with immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_fp_2op_p_zds"><a id="sve_fp_2op_p_zds" name="sve_fp_2op_p_zds"></a><h3 class="iclass">SVE floating-point arithmetic (predicated)</h3><p>These instructions are under <a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="fadd_z_p_zz.html" id="fadd_z_p_zz" name="fadd_z_p_zz">FADD (vectors, predicated)</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="fsub_z_p_zz.html" id="fsub_z_p_zz" name="fsub_z_p_zz">FSUB (vectors, predicated)</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="fmul_z_p_zz.html" id="fmul_z_p_zz" name="fmul_z_p_zz">FMUL (vectors, predicated)</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="fsubr_z_p_zz.html" id="fsubr_z_p_zz" name="fsubr_z_p_zz">FSUBR (vectors)</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="fmaxnm_z_p_zz.html" id="fmaxnm_z_p_zz" name="fmaxnm_z_p_zz">FMAXNM (vectors)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="fminnm_z_p_zz.html" id="fminnm_z_p_zz" name="fminnm_z_p_zz">FMINNM (vectors)</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="fmax_z_p_zz.html" id="fmax_z_p_zz" name="fmax_z_p_zz">FMAX (vectors)</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="fmin_z_p_zz.html" id="fmin_z_p_zz" name="fmin_z_p_zz">FMIN (vectors)</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="fabd_z_p_zz.html" id="fabd_z_p_zz" name="fabd_z_p_zz">FABD</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="fscale_z_p_zz.html" id="fscale_z_p_zz" name="fscale_z_p_zz">FSCALE</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="fmulx_z_p_zz.html" id="fmulx_z_p_zz" name="fmulx_z_p_zz">FMULX</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="fdivr_z_p_zz.html" id="fdivr_z_p_zz" name="fdivr_z_p_zz">FDIVR</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="fdiv_z_p_zz.html" id="fdiv_z_p_zz" name="fdiv_z_p_zz">FDIV</a></td></tr><tr><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_2op_i_p_zds"><a id="sve_fp_2op_i_p_zds" name="sve_fp_2op_i_p_zds"></a><h3 class="iclass">SVE floating-point arithmetic with immediate (predicated)</h3><p>These instructions are under <a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_i_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="fadd_z_p_zs.html" id="fadd_z_p_zs" name="fadd_z_p_zs">FADD (immediate)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="fsub_z_p_zs.html" id="fsub_z_p_zs" name="fsub_z_p_zs">FSUB (immediate)</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="fmul_z_p_zs.html" id="fmul_z_p_zs" name="fmul_z_p_zs">FMUL (immediate)</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="fsubr_z_p_zs.html" id="fsubr_z_p_zs" name="fsubr_z_p_zs">FSUBR (immediate)</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fmaxnm_z_p_zs.html" id="fmaxnm_z_p_zs" name="fmaxnm_z_p_zs">FMAXNM (immediate)</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fminnm_z_p_zs.html" id="fminnm_z_p_zs" name="fminnm_z_p_zs">FMINNM (immediate)</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="fmax_z_p_zs.html" id="fmax_z_p_zs" name="fmax_z_p_zs">FMAX (immediate)</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="fmin_z_p_zs.html" id="fmin_z_p_zs" name="fmin_z_p_zs">FMIN (immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary" name="sve_fp_unary"></a>SVE Floating Point Unary Operations - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">101</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_a">SVE floating-point round to integral value</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_0">SVE floating-point convert precision</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_1">SVE floating-point unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_c">SVE integer convert to floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_d">SVE floating-point convert to integer</a></td></tr></table></div><hr/><div class="iclass" id="sve_fp_2op_p_zd_a"><a id="sve_fp_2op_p_zd_a" name="sve_fp_2op_p_zd_a"></a><h3 class="iclass">SVE floating-point round to integral value</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_zd_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintn_z_p_z_">nearest with ties to even</a></td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintp_z_p_z_">toward plus infinity</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintm_z_p_z_">toward minus infinity</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintz_z_p_z_">toward zero</a></td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frinta_z_p_z_">nearest with ties to away</a></td></tr><tr><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frintx_z_p_z_">current mode signalling inexact</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="frinta_z_p_z.html" id="frinta_z_p_z" name="frinta_z_p_z">FRINT&lt;r></a>
            —
            <a href="frinta_z_p_z.html#frinti_z_p_z_">current mode</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_2op_p_zd_b_0"><a id="sve_fp_2op_p_zd_b_0" name="sve_fp_2op_p_zd_b_0"></a><h3 class="iclass">SVE floating-point convert precision</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_zd_b_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="fcvt_z_p_z.html" id="fcvt_z_p_z" name="fcvt_z_p_z">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_s2h">single-precision to half-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="fcvt_z_p_z.html" id="fcvt_z_p_z" name="fcvt_z_p_z">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_h2s">half-precision to single-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="bfcvt_z_p_z.html" id="bfcvt_z_p_z" name="bfcvt_z_p_z">BFCVT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="fcvt_z_p_z.html" id="fcvt_z_p_z" name="fcvt_z_p_z">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_d2h">double-precision to half-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="fcvt_z_p_z.html" id="fcvt_z_p_z" name="fcvt_z_p_z">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_h2d">half-precision to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="fcvt_z_p_z.html" id="fcvt_z_p_z" name="fcvt_z_p_z">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_d2s">double-precision to single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="fcvt_z_p_z.html" id="fcvt_z_p_z" name="fcvt_z_p_z">FCVT</a>
            —
            <a href="fcvt_z_p_z.html#fcvt_z_p_z_s2d">single-precision to double-precision</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_2op_p_zd_b_1"><a id="sve_fp_2op_p_zd_b_1" name="sve_fp_2op_p_zd_b_1"></a><h3 class="iclass">SVE floating-point unary operations</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_zd_b_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="frecpx_z_p_z.html" id="frecpx_z_p_z" name="frecpx_z_p_z">FRECPX</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="fsqrt_z_p_z.html" id="fsqrt_z_p_z" name="fsqrt_z_p_z">FSQRT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_2op_p_zd_c"><a id="sve_fp_2op_p_zd_c" name="sve_fp_2op_p_zd_c"></a><h3 class="iclass">SVE integer convert to floating-point</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_zd_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_h2fp16">16-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_h2fp16">16-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_w2fp16">32-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2fp16">32-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_x2fp16">64-bit to half-precision</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2fp16">64-bit to half-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_w2s">32-bit to single-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2s">32-bit to single-precision</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_w2d">32-bit to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2d">32-bit to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_x2s">64-bit to single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2s">64-bit to single-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="scvtf_z_p_z.html" id="scvtf_z_p_z" name="scvtf_z_p_z">SCVTF</a>
            —
            <a href="scvtf_z_p_z.html#scvtf_z_p_z_x2d">64-bit to double-precision</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="ucvtf_z_p_z.html" id="ucvtf_z_p_z" name="ucvtf_z_p_z">UCVTF</a>
            —
            <a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2d">64-bit to double-precision</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_2op_p_zd_d"><a id="sve_fp_2op_p_zd_d" name="sve_fp_2op_p_zd_d"></a><h3 class="iclass">SVE floating-point convert to integer</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_zd_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_fp162h">half-precision to 16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_fp162h">half-precision to 16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_fp162w">half-precision to 32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_fp162w">half-precision to 32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_fp162x">half-precision to 64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_fp162x">half-precision to 64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_s2w">single-precision to 32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_s2w">single-precision to 32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_d2w">double-precision to 32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_d2w">double-precision to 32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_s2x">single-precision to 64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_s2x">single-precision to 64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fcvtzs_z_p_z.html" id="fcvtzs_z_p_z" name="fcvtzs_z_p_z">FCVTZS</a>
            —
            <a href="fcvtzs_z_p_z.html#fcvtzs_z_p_z_d2x">double-precision to 64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fcvtzu_z_p_z.html" id="fcvtzu_z_p_z" name="fcvtzu_z_p_z">FCVTZU</a>
            —
            <a href="fcvtzu_z_p_z.html#fcvtzu_z_p_z_d2x">double-precision to 64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_fast_red"><a id="sve_fp_fast_red" name="sve_fp_fast_red"></a><h3 class="iclass">SVE floating-point recursive reduction</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_fast_red"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="faddv_v_p_z.html" id="faddv_v_p_z" name="faddv_v_p_z">FADDV</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><a href="fmaxnmv_v_p_z.html" id="fmaxnmv_v_p_z" name="fmaxnmv_v_p_z">FMAXNMV</a></td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="fminnmv_v_p_z.html" id="fminnmv_v_p_z" name="fminnmv_v_p_z">FMINNMV</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="fmaxv_v_p_z.html" id="fmaxv_v_p_z" name="fmaxv_v_p_z">FMAXV</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="fminv_v_p_z.html" id="fminv_v_p_z" name="fminv_v_p_z">FMINV</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary_unpred" name="sve_fp_unary_unpred"></a>SVE Floating Point Unary Operations - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">001</td><td class="lr" colspan="3"></td><td class="lr" colspan="4">0011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_fp_2op_u_zd">SVE floating-point reciprocal estimate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_fp_2op_u_zd"><a id="sve_fp_2op_u_zd" name="sve_fp_2op_u_zd"></a><h3 class="iclass">SVE floating-point reciprocal estimate (unpredicated)</h3><p>These instructions are under <a href="#sve_fp_unary_unpred">SVE Floating Point Unary Operations - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="frecpe_z_z.html" id="frecpe_z_z" name="frecpe_z_z">FRECPE</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="frsqrte_z_z.html" id="frsqrte_z_z" name="frsqrte_z_z">FRSQRTE</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_cmpzero" name="sve_fp_cmpzero"></a>SVE Floating Point Compare - with Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">010</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="3">001</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_pd">SVE floating-point compare with zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_fp_2op_p_pd"><a id="sve_fp_2op_p_pd" name="sve_fp_2op_p_pd"></a><h3 class="iclass">SVE floating-point compare with zero</h3><p>These instructions are under <a href="#sve_fp_cmpzero">SVE Floating Point Compare - with Zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">eq</td><td class="lr">lt</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">eq</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html" id="fcmeq_p_p_z0" name="fcmeq_p_p_z0">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmge_p_p_z0_">FCMGE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_z0.html" id="fcmeq_p_p_z0" name="fcmeq_p_p_z0">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmgt_p_p_z0_">FCMGT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html" id="fcmeq_p_p_z0" name="fcmeq_p_p_z0">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmlt_p_p_z0_">FCMLT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fcmeq_p_p_z0.html" id="fcmeq_p_p_z0" name="fcmeq_p_p_z0">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmle_p_p_z0_">FCMLE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html" id="fcmeq_p_p_z0" name="fcmeq_p_p_z0">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmeq_p_p_z0_">FCMEQ</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fcmeq_p_p_z0.html" id="fcmeq_p_p_z0" name="fcmeq_p_p_z0">FCM&lt;cc> (zero)</a>
            —
            <a href="fcmeq_p_p_z0.html#fcmne_p_p_z0_">FCMNE</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_2op_p_vd"><a id="sve_fp_2op_p_vd" name="sve_fp_2op_p_vd"></a><h3 class="iclass">SVE floating-point serial reduction (predicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_2op_p_vd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="fadda_v_p_z.html" id="fadda_v_p_z" name="fadda_v_p_z">FADDA</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma" name="sve_fp_fma"></a>SVE Floating Point Multiply-Add</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"></td><td class="lr">op0</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_a">SVE floating-point multiply-accumulate writing addend</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_b">SVE floating-point multiply-accumulate writing multiplicand</a></td></tr></table></div><hr/><div class="iclass" id="sve_fp_3op_p_zds_a"><a id="sve_fp_3op_p_zds_a" name="sve_fp_3op_p_zds_a"></a><h3 class="iclass">SVE floating-point multiply-accumulate writing addend</h3><p>These instructions are under <a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_3op_p_zds_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="fmla_z_p_zzz.html" id="fmla_z_p_zzz" name="fmla_z_p_zzz">FMLA (vectors)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="fmls_z_p_zzz.html" id="fmls_z_p_zzz" name="fmls_z_p_zzz">FMLS (vectors)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fnmla_z_p_zzz.html" id="fnmla_z_p_zzz" name="fnmla_z_p_zzz">FNMLA</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fnmls_z_p_zzz.html" id="fnmls_z_p_zzz" name="fnmls_z_p_zzz">FNMLS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_fp_3op_p_zds_b"><a id="sve_fp_3op_p_zds_b" name="sve_fp_3op_p_zds_b"></a><h3 class="iclass">SVE floating-point multiply-accumulate writing multiplicand</h3><p>These instructions are under <a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Za</td><td class="lr">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_fp_3op_p_zds_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="fmad_z_p_zzz.html" id="fmad_z_p_zzz" name="fmad_z_p_zzz">FMAD</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="fmsb_z_p_zzz.html" id="fmsb_z_p_zzz" name="fmsb_z_p_zzz">FMSB</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="fnmad_z_p_zzz.html" id="fnmad_z_p_zzz" name="fnmad_z_p_zzz">FNMAD</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="fnmsb_z_p_zzz.html" id="fnmsb_z_p_zzz" name="fnmsb_z_p_zzz">FNMSB</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem32" name="sve_mem32"></a>SVE Memory - 32-bit Gather and Unsized Contiguous</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1000010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_sv">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_a">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_b">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="ldr_p_bi.html">LDR (predicate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="iformname"><a href="ldr_z_bi.html">LDR (vector)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_si">SVE contiguous prefetch (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vs">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_ss">SVE contiguous prefetch (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_vi">SVE 32-bit gather prefetch (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              11x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vi">SVE 32-bit gather load (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_ld_dup">SVE load and broadcast element</a></td></tr></table></div><hr/><div class="iclass" id="sve_mem_32b_prfm_sv"><a id="sve_mem_32b_prfm_sv" name="sve_mem_32b_prfm_sv"></a><h3 class="iclass">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_32b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bz.html" id="prfb_i_p_bz" name="prfb_i_p_bz">PRFB (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bz.html" id="prfh_i_p_bz" name="prfh_i_p_bz">PRFH (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bz.html" id="prfw_i_p_bz" name="prfw_i_p_bz">PRFW (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bz.html" id="prfd_i_p_bz" name="prfd_i_p_bz">PRFD (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_32b_gld_sv_a"><a id="sve_mem_32b_gld_sv_a" name="sve_mem_32b_gld_sv_a"></a><h3 class="iclass">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_32b_gld_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html" id="ld1sh_z_p_bz" name="ld1sh_z_p_bz">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html" id="ldff1sh_z_p_bz" name="ldff1sh_z_p_bz">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html" id="ld1h_z_p_bz" name="ld1h_z_p_bz">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html" id="ldff1h_z_p_bz" name="ldff1h_z_p_bz">LDFF1H (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_32b_gld_sv_b"><a id="sve_mem_32b_gld_sv_b" name="sve_mem_32b_gld_sv_b"></a><h3 class="iclass">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_32b_gld_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html" id="ld1w_z_p_bz" name="ld1w_z_p_bz">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html" id="ldff1w_z_p_bz" name="ldff1w_z_p_bz">LDFF1W (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_prfm_si"><a id="sve_mem_prfm_si" name="sve_mem_prfm_si"></a><h3 class="iclass">SVE contiguous prefetch (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_prfm_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bi.html" id="prfb_i_p_bi" name="prfb_i_p_bi">PRFB (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bi.html" id="prfh_i_p_bi" name="prfh_i_p_bi">PRFH (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bi.html" id="prfw_i_p_bi" name="prfw_i_p_bi">PRFW (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bi.html" id="prfd_i_p_bi" name="prfd_i_p_bi">PRFD (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_32b_gld_vs"><a id="sve_mem_32b_gld_vs" name="sve_mem_32b_gld_vs"></a><h3 class="iclass">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 11</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td class="droppedname" colspan="2">opc</td><td></td><td></td><td colspan="5"></td><td></td><td></td><td></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 11 &amp;&amp; opc != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_32b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_bz.html" id="ld1sb_z_p_bz" name="ld1sb_z_p_bz">LD1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_bz.html" id="ldff1sb_z_p_bz" name="ldff1sb_z_p_bz">LDFF1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_bz.html" id="ld1b_z_p_bz" name="ld1b_z_p_bz">LD1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_bz.html" id="ldff1b_z_p_bz" name="ldff1b_z_p_bz">LDFF1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html" id="ld1sh_z_p_bz" name="ld1sh_z_p_bz">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html" id="ldff1sh_z_p_bz" name="ldff1sh_z_p_bz">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html" id="ld1h_z_p_bz" name="ld1h_z_p_bz">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html" id="ldff1h_z_p_bz" name="ldff1h_z_p_bz">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html" id="ld1w_z_p_bz" name="ld1w_z_p_bz">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html" id="ldff1w_z_p_bz" name="ldff1w_z_p_bz">LDFF1W (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_prfm_ss"><a id="sve_mem_prfm_ss" name="sve_mem_prfm_ss"></a><h3 class="iclass">SVE contiguous prefetch (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_prfm_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_br.html" id="prfb_i_p_br" name="prfb_i_p_br">PRFB (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_br.html" id="prfh_i_p_br" name="prfh_i_p_br">PRFH (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_br.html" id="prfw_i_p_br" name="prfw_i_p_br">PRFW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_br.html" id="prfd_i_p_br" name="prfd_i_p_br">PRFD (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_32b_prfm_vi"><a id="sve_mem_32b_prfm_vi" name="sve_mem_32b_prfm_vi"></a><h3 class="iclass">SVE 32-bit gather prefetch (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_32b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_ai.html" id="prfb_i_p_ai" name="prfb_i_p_ai">PRFB (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_ai.html" id="prfh_i_p_ai" name="prfh_i_p_ai">PRFH (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_ai.html" id="prfw_i_p_ai" name="prfw_i_p_ai">PRFW (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_ai.html" id="prfd_i_p_ai" name="prfd_i_p_ai">PRFD (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_32b_gld_vi"><a id="sve_mem_32b_gld_vi" name="sve_mem_32b_gld_vi"></a><h3 class="iclass">SVE 32-bit gather load (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_32b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_ai.html" id="ld1sb_z_p_ai" name="ld1sb_z_p_ai">LD1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_ai.html" id="ldff1sb_z_p_ai" name="ldff1sb_z_p_ai">LDFF1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_ai.html" id="ld1b_z_p_ai" name="ld1b_z_p_ai">LD1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_ai.html" id="ldff1b_z_p_ai" name="ldff1b_z_p_ai">LDFF1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_ai.html" id="ld1sh_z_p_ai" name="ld1sh_z_p_ai">LD1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_ai.html" id="ldff1sh_z_p_ai" name="ldff1sh_z_p_ai">LDFF1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_ai.html" id="ld1h_z_p_ai" name="ld1h_z_p_ai">LD1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_ai.html" id="ldff1h_z_p_ai" name="ldff1h_z_p_ai">LDFF1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_ai.html" id="ld1w_z_p_ai" name="ld1w_z_p_ai">LD1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_ai.html" id="ldff1w_z_p_ai" name="ldff1w_z_p_ai">LDFF1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_ld_dup"><a id="sve_mem_ld_dup" name="sve_mem_ld_dup"></a><h3 class="iclass">SVE load and broadcast element</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtypeh</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr">1</td><td class="lr" colspan="2">dtypel</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_ld_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtypeh</th><th class="bitfields" colspan="" rowspan="">dtypel</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rb_z_p_bi.html" id="ld1rb_z_p_bi" name="ld1rb_z_p_bi">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u8">8-bit element</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rb_z_p_bi.html" id="ld1rb_z_p_bi" name="ld1rb_z_p_bi">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rb_z_p_bi.html" id="ld1rb_z_p_bi" name="ld1rb_z_p_bi">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rb_z_p_bi.html" id="ld1rb_z_p_bi" name="ld1rb_z_p_bi">LD1RB</a>
            —
            <a href="ld1rb_z_p_bi.html#ld1rb_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rsw_z_p_bi.html" id="ld1rsw_z_p_bi" name="ld1rsw_z_p_bi">LD1RSW</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rh_z_p_bi.html" id="ld1rh_z_p_bi" name="ld1rh_z_p_bi">LD1RH</a>
            —
            <a href="ld1rh_z_p_bi.html#ld1rh_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rh_z_p_bi.html" id="ld1rh_z_p_bi" name="ld1rh_z_p_bi">LD1RH</a>
            —
            <a href="ld1rh_z_p_bi.html#ld1rh_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rh_z_p_bi.html" id="ld1rh_z_p_bi" name="ld1rh_z_p_bi">LD1RH</a>
            —
            <a href="ld1rh_z_p_bi.html#ld1rh_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rsh_z_p_bi.html" id="ld1rsh_z_p_bi" name="ld1rsh_z_p_bi">LD1RSH</a>
            —
            <a href="ld1rsh_z_p_bi.html#ld1rsh_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rsh_z_p_bi.html" id="ld1rsh_z_p_bi" name="ld1rsh_z_p_bi">LD1RSH</a>
            —
            <a href="ld1rsh_z_p_bi.html#ld1rsh_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rw_z_p_bi.html" id="ld1rw_z_p_bi" name="ld1rw_z_p_bi">LD1RW</a>
            —
            <a href="ld1rw_z_p_bi.html#ld1rw_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rw_z_p_bi.html" id="ld1rw_z_p_bi" name="ld1rw_z_p_bi">LD1RW</a>
            —
            <a href="ld1rw_z_p_bi.html#ld1rw_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rsb_z_p_bi.html" id="ld1rsb_z_p_bi" name="ld1rsb_z_p_bi">LD1RSB</a>
            —
            <a href="ld1rsb_z_p_bi.html#ld1rsb_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rsb_z_p_bi.html" id="ld1rsb_z_p_bi" name="ld1rsb_z_p_bi">LD1RSB</a>
            —
            <a href="ld1rsb_z_p_bi.html#ld1rsb_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="ld1rsb_z_p_bi.html" id="ld1rsb_z_p_bi" name="ld1rsb_z_p_bi">LD1RSB</a>
            —
            <a href="ld1rsb_z_p_bi.html#ld1rsb_z_p_bi_s16">16-bit element</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="ld1rd_z_p_bi.html" id="ld1rd_z_p_bi" name="ld1rd_z_p_bi">LD1RD</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcld" name="sve_memcld"></a>SVE Memory - Contiguous Load</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1010010</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="3">op2</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_cldnt_si">SVE contiguous non-temporal load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_cldnt_ss">SVE contiguous non-temporal load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eld_si">SVE load multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_eld_ss">SVE load multiple structures (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_ldqr_si">SVE load and broadcast quadword (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cld_si">SVE contiguous load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cldnf_si">SVE contiguous non-fault load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_mem_ldqr_ss">SVE load and broadcast quadword (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_mem_cld_ss">SVE contiguous load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_mem_cldff_ss">SVE contiguous first-fault load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_mem_cldnt_si"><a id="sve_mem_cldnt_si" name="sve_mem_cldnt_si"></a><h3 class="iclass">SVE contiguous non-temporal load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cldnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldnt1b_z_p_bi.html" id="ldnt1b_z_p_bi" name="ldnt1b_z_p_bi">LDNT1B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldnt1h_z_p_bi.html" id="ldnt1h_z_p_bi" name="ldnt1h_z_p_bi">LDNT1H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ldnt1w_z_p_bi.html" id="ldnt1w_z_p_bi" name="ldnt1w_z_p_bi">LDNT1W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ldnt1d_z_p_bi.html" id="ldnt1d_z_p_bi" name="ldnt1d_z_p_bi">LDNT1D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_cldnt_ss"><a id="sve_mem_cldnt_ss" name="sve_mem_cldnt_ss"></a><h3 class="iclass">SVE contiguous non-temporal load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cldnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldnt1b_z_p_br.html" id="ldnt1b_z_p_br" name="ldnt1b_z_p_br">LDNT1B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldnt1h_z_p_br.html" id="ldnt1h_z_p_br" name="ldnt1h_z_p_br">LDNT1H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="ldnt1w_z_p_br.html" id="ldnt1w_z_p_br" name="ldnt1w_z_p_br">LDNT1W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="ldnt1d_z_p_br.html" id="ldnt1d_z_p_br" name="ldnt1d_z_p_br">LDNT1D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_eld_si"><a id="sve_mem_eld_si" name="sve_mem_eld_si"></a><h3 class="iclass">SVE load multiple structures (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td colspan="2"></td><td class="droppedname" colspan="2">opc</td><td></td><td colspan="4"></td><td colspan="3"></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_eld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld2b_z_p_bi.html" id="ld2b_z_p_bi" name="ld2b_z_p_bi">LD2B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ld3b_z_p_bi.html" id="ld3b_z_p_bi" name="ld3b_z_p_bi">LD3B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ld4b_z_p_bi.html" id="ld4b_z_p_bi" name="ld4b_z_p_bi">LD4B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld2h_z_p_bi.html" id="ld2h_z_p_bi" name="ld2h_z_p_bi">LD2H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ld3h_z_p_bi.html" id="ld3h_z_p_bi" name="ld3h_z_p_bi">LD3H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ld4h_z_p_bi.html" id="ld4h_z_p_bi" name="ld4h_z_p_bi">LD4H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld2w_z_p_bi.html" id="ld2w_z_p_bi" name="ld2w_z_p_bi">LD2W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ld3w_z_p_bi.html" id="ld3w_z_p_bi" name="ld3w_z_p_bi">LD3W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="ld4w_z_p_bi.html" id="ld4w_z_p_bi" name="ld4w_z_p_bi">LD4W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld2d_z_p_bi.html" id="ld2d_z_p_bi" name="ld2d_z_p_bi">LD2D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="ld3d_z_p_bi.html" id="ld3d_z_p_bi" name="ld3d_z_p_bi">LD3D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="ld4d_z_p_bi.html" id="ld4d_z_p_bi" name="ld4d_z_p_bi">LD4D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_eld_ss"><a id="sve_mem_eld_ss" name="sve_mem_eld_ss"></a><h3 class="iclass">SVE load multiple structures (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td colspan="2"></td><td class="droppedname" colspan="2">opc</td><td colspan="5"></td><td colspan="3"></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_eld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld2b_z_p_br.html" id="ld2b_z_p_br" name="ld2b_z_p_br">LD2B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ld3b_z_p_br.html" id="ld3b_z_p_br" name="ld3b_z_p_br">LD3B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ld4b_z_p_br.html" id="ld4b_z_p_br" name="ld4b_z_p_br">LD4B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld2h_z_p_br.html" id="ld2h_z_p_br" name="ld2h_z_p_br">LD2H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ld3h_z_p_br.html" id="ld3h_z_p_br" name="ld3h_z_p_br">LD3H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ld4h_z_p_br.html" id="ld4h_z_p_br" name="ld4h_z_p_br">LD4H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld2w_z_p_br.html" id="ld2w_z_p_br" name="ld2w_z_p_br">LD2W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ld3w_z_p_br.html" id="ld3w_z_p_br" name="ld3w_z_p_br">LD3W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="ld4w_z_p_br.html" id="ld4w_z_p_br" name="ld4w_z_p_br">LD4W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld2d_z_p_br.html" id="ld2d_z_p_br" name="ld2d_z_p_br">LD2D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="ld3d_z_p_br.html" id="ld3d_z_p_br" name="ld3d_z_p_br">LD3D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="ld4d_z_p_br.html" id="ld4d_z_p_br" name="ld4d_z_p_br">LD4D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_ldqr_si"><a id="sve_mem_ldqr_si" name="sve_mem_ldqr_si"></a><h3 class="iclass">SVE load and broadcast quadword (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_ldqr_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqb_z_p_bi.html" id="ld1rqb_z_p_bi" name="ld1rqb_z_p_bi">LD1RQB (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rob_z_p_bi.html" id="ld1rob_z_p_bi" name="ld1rob_z_p_bi">LD1ROB (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqh_z_p_bi.html" id="ld1rqh_z_p_bi" name="ld1rqh_z_p_bi">LD1RQH (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld1roh_z_p_bi.html" id="ld1roh_z_p_bi" name="ld1roh_z_p_bi">LD1ROH (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqw_z_p_bi.html" id="ld1rqw_z_p_bi" name="ld1rqw_z_p_bi">LD1RQW (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld1row_z_p_bi.html" id="ld1row_z_p_bi" name="ld1row_z_p_bi">LD1ROW (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqd_z_p_bi.html" id="ld1rqd_z_p_bi" name="ld1rqd_z_p_bi">LD1RQD (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rod_z_p_bi.html" id="ld1rod_z_p_bi" name="ld1rod_z_p_bi">LD1ROD (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_cld_si"><a id="sve_mem_cld_si" name="sve_mem_cld_si"></a><h3 class="iclass">SVE contiguous load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ld1b_z_p_bi.html" id="ld1b_z_p_bi" name="ld1b_z_p_bi">LD1B (scalar plus immediate)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ld1b_z_p_bi.html" id="ld1b_z_p_bi" name="ld1b_z_p_bi">LD1B (scalar plus immediate)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ld1b_z_p_bi.html" id="ld1b_z_p_bi" name="ld1b_z_p_bi">LD1B (scalar plus immediate)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ld1b_z_p_bi.html" id="ld1b_z_p_bi" name="ld1b_z_p_bi">LD1B (scalar plus immediate)</a>
            —
            <a href="ld1b_z_p_bi.html#ld1b_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ld1sw_z_p_bi.html" id="ld1sw_z_p_bi" name="ld1sw_z_p_bi">LD1SW (scalar plus immediate)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ld1h_z_p_bi.html" id="ld1h_z_p_bi" name="ld1h_z_p_bi">LD1H (scalar plus immediate)</a>
            —
            <a href="ld1h_z_p_bi.html#ld1h_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ld1h_z_p_bi.html" id="ld1h_z_p_bi" name="ld1h_z_p_bi">LD1H (scalar plus immediate)</a>
            —
            <a href="ld1h_z_p_bi.html#ld1h_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ld1h_z_p_bi.html" id="ld1h_z_p_bi" name="ld1h_z_p_bi">LD1H (scalar plus immediate)</a>
            —
            <a href="ld1h_z_p_bi.html#ld1h_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ld1sh_z_p_bi.html" id="ld1sh_z_p_bi" name="ld1sh_z_p_bi">LD1SH (scalar plus immediate)</a>
            —
            <a href="ld1sh_z_p_bi.html#ld1sh_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ld1sh_z_p_bi.html" id="ld1sh_z_p_bi" name="ld1sh_z_p_bi">LD1SH (scalar plus immediate)</a>
            —
            <a href="ld1sh_z_p_bi.html#ld1sh_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ld1w_z_p_bi.html" id="ld1w_z_p_bi" name="ld1w_z_p_bi">LD1W (scalar plus immediate)</a>
            —
            <a href="ld1w_z_p_bi.html#ld1w_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ld1w_z_p_bi.html" id="ld1w_z_p_bi" name="ld1w_z_p_bi">LD1W (scalar plus immediate)</a>
            —
            <a href="ld1w_z_p_bi.html#ld1w_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ld1sb_z_p_bi.html" id="ld1sb_z_p_bi" name="ld1sb_z_p_bi">LD1SB (scalar plus immediate)</a>
            —
            <a href="ld1sb_z_p_bi.html#ld1sb_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ld1sb_z_p_bi.html" id="ld1sb_z_p_bi" name="ld1sb_z_p_bi">LD1SB (scalar plus immediate)</a>
            —
            <a href="ld1sb_z_p_bi.html#ld1sb_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ld1sb_z_p_bi.html" id="ld1sb_z_p_bi" name="ld1sb_z_p_bi">LD1SB (scalar plus immediate)</a>
            —
            <a href="ld1sb_z_p_bi.html#ld1sb_z_p_bi_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ld1d_z_p_bi.html" id="ld1d_z_p_bi" name="ld1d_z_p_bi">LD1D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_cldnf_si"><a id="sve_mem_cldnf_si" name="sve_mem_cldnf_si"></a><h3 class="iclass">SVE contiguous non-fault load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cldnf_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ldnf1b_z_p_bi.html" id="ldnf1b_z_p_bi" name="ldnf1b_z_p_bi">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ldnf1b_z_p_bi.html" id="ldnf1b_z_p_bi" name="ldnf1b_z_p_bi">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ldnf1b_z_p_bi.html" id="ldnf1b_z_p_bi" name="ldnf1b_z_p_bi">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ldnf1b_z_p_bi.html" id="ldnf1b_z_p_bi" name="ldnf1b_z_p_bi">LDNF1B</a>
            —
            <a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ldnf1sw_z_p_bi.html" id="ldnf1sw_z_p_bi" name="ldnf1sw_z_p_bi">LDNF1SW</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ldnf1h_z_p_bi.html" id="ldnf1h_z_p_bi" name="ldnf1h_z_p_bi">LDNF1H</a>
            —
            <a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ldnf1h_z_p_bi.html" id="ldnf1h_z_p_bi" name="ldnf1h_z_p_bi">LDNF1H</a>
            —
            <a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ldnf1h_z_p_bi.html" id="ldnf1h_z_p_bi" name="ldnf1h_z_p_bi">LDNF1H</a>
            —
            <a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ldnf1sh_z_p_bi.html" id="ldnf1sh_z_p_bi" name="ldnf1sh_z_p_bi">LDNF1SH</a>
            —
            <a href="ldnf1sh_z_p_bi.html#ldnf1sh_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ldnf1sh_z_p_bi.html" id="ldnf1sh_z_p_bi" name="ldnf1sh_z_p_bi">LDNF1SH</a>
            —
            <a href="ldnf1sh_z_p_bi.html#ldnf1sh_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ldnf1w_z_p_bi.html" id="ldnf1w_z_p_bi" name="ldnf1w_z_p_bi">LDNF1W</a>
            —
            <a href="ldnf1w_z_p_bi.html#ldnf1w_z_p_bi_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ldnf1w_z_p_bi.html" id="ldnf1w_z_p_bi" name="ldnf1w_z_p_bi">LDNF1W</a>
            —
            <a href="ldnf1w_z_p_bi.html#ldnf1w_z_p_bi_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ldnf1sb_z_p_bi.html" id="ldnf1sb_z_p_bi" name="ldnf1sb_z_p_bi">LDNF1SB</a>
            —
            <a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ldnf1sb_z_p_bi.html" id="ldnf1sb_z_p_bi" name="ldnf1sb_z_p_bi">LDNF1SB</a>
            —
            <a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ldnf1sb_z_p_bi.html" id="ldnf1sb_z_p_bi" name="ldnf1sb_z_p_bi">LDNF1SB</a>
            —
            <a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ldnf1d_z_p_bi.html" id="ldnf1d_z_p_bi" name="ldnf1d_z_p_bi">LDNF1D</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_ldqr_ss"><a id="sve_mem_ldqr_ss" name="sve_mem_ldqr_ss"></a><h3 class="iclass">SVE load and broadcast quadword (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_ldqr_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqb_z_p_br.html" id="ld1rqb_z_p_br" name="ld1rqb_z_p_br">LD1RQB (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rob_z_p_br.html" id="ld1rob_z_p_br" name="ld1rob_z_p_br">LD1ROB (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqh_z_p_br.html" id="ld1rqh_z_p_br" name="ld1rqh_z_p_br">LD1RQH (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ld1roh_z_p_br.html" id="ld1roh_z_p_br" name="ld1roh_z_p_br">LD1ROH (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqw_z_p_br.html" id="ld1rqw_z_p_br" name="ld1rqw_z_p_br">LD1RQW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ld1row_z_p_br.html" id="ld1row_z_p_br" name="ld1row_z_p_br">LD1ROW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="ld1rqd_z_p_br.html" id="ld1rqd_z_p_br" name="ld1rqd_z_p_br">LD1RQD (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ld1rod_z_p_br.html" id="ld1rod_z_p_br" name="ld1rod_z_p_br">LD1ROD (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_cld_ss"><a id="sve_mem_cld_ss" name="sve_mem_cld_ss"></a><h3 class="iclass">SVE contiguous load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ld1b_z_p_br.html" id="ld1b_z_p_br" name="ld1b_z_p_br">LD1B (scalar plus scalar)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ld1b_z_p_br.html" id="ld1b_z_p_br" name="ld1b_z_p_br">LD1B (scalar plus scalar)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ld1b_z_p_br.html" id="ld1b_z_p_br" name="ld1b_z_p_br">LD1B (scalar plus scalar)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ld1b_z_p_br.html" id="ld1b_z_p_br" name="ld1b_z_p_br">LD1B (scalar plus scalar)</a>
            —
            <a href="ld1b_z_p_br.html#ld1b_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ld1sw_z_p_br.html" id="ld1sw_z_p_br" name="ld1sw_z_p_br">LD1SW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ld1h_z_p_br.html" id="ld1h_z_p_br" name="ld1h_z_p_br">LD1H (scalar plus scalar)</a>
            —
            <a href="ld1h_z_p_br.html#ld1h_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ld1h_z_p_br.html" id="ld1h_z_p_br" name="ld1h_z_p_br">LD1H (scalar plus scalar)</a>
            —
            <a href="ld1h_z_p_br.html#ld1h_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ld1h_z_p_br.html" id="ld1h_z_p_br" name="ld1h_z_p_br">LD1H (scalar plus scalar)</a>
            —
            <a href="ld1h_z_p_br.html#ld1h_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ld1sh_z_p_br.html" id="ld1sh_z_p_br" name="ld1sh_z_p_br">LD1SH (scalar plus scalar)</a>
            —
            <a href="ld1sh_z_p_br.html#ld1sh_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ld1sh_z_p_br.html" id="ld1sh_z_p_br" name="ld1sh_z_p_br">LD1SH (scalar plus scalar)</a>
            —
            <a href="ld1sh_z_p_br.html#ld1sh_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ld1w_z_p_br.html" id="ld1w_z_p_br" name="ld1w_z_p_br">LD1W (scalar plus scalar)</a>
            —
            <a href="ld1w_z_p_br.html#ld1w_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ld1w_z_p_br.html" id="ld1w_z_p_br" name="ld1w_z_p_br">LD1W (scalar plus scalar)</a>
            —
            <a href="ld1w_z_p_br.html#ld1w_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ld1sb_z_p_br.html" id="ld1sb_z_p_br" name="ld1sb_z_p_br">LD1SB (scalar plus scalar)</a>
            —
            <a href="ld1sb_z_p_br.html#ld1sb_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ld1sb_z_p_br.html" id="ld1sb_z_p_br" name="ld1sb_z_p_br">LD1SB (scalar plus scalar)</a>
            —
            <a href="ld1sb_z_p_br.html#ld1sb_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ld1sb_z_p_br.html" id="ld1sb_z_p_br" name="ld1sb_z_p_br">LD1SB (scalar plus scalar)</a>
            —
            <a href="ld1sb_z_p_br.html#ld1sb_z_p_br_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ld1d_z_p_br.html" id="ld1d_z_p_br" name="ld1d_z_p_br">LD1D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_cldff_ss"><a id="sve_mem_cldff_ss" name="sve_mem_cldff_ss"></a><h3 class="iclass">SVE contiguous first-fault load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cldff_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="ldff1b_z_p_br.html" id="ldff1b_z_p_br" name="ldff1b_z_p_br">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u8">8-bit element</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="ldff1b_z_p_br.html" id="ldff1b_z_p_br" name="ldff1b_z_p_br">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="ldff1b_z_p_br.html" id="ldff1b_z_p_br" name="ldff1b_z_p_br">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="ldff1b_z_p_br.html" id="ldff1b_z_p_br" name="ldff1b_z_p_br">LDFF1B (scalar plus scalar)</a>
            —
            <a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="ldff1sw_z_p_br.html" id="ldff1sw_z_p_br" name="ldff1sw_z_p_br">LDFF1SW (scalar plus scalar)</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="ldff1h_z_p_br.html" id="ldff1h_z_p_br" name="ldff1h_z_p_br">LDFF1H (scalar plus scalar)</a>
            —
            <a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u16">16-bit element</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="ldff1h_z_p_br.html" id="ldff1h_z_p_br" name="ldff1h_z_p_br">LDFF1H (scalar plus scalar)</a>
            —
            <a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="ldff1h_z_p_br.html" id="ldff1h_z_p_br" name="ldff1h_z_p_br">LDFF1H (scalar plus scalar)</a>
            —
            <a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="ldff1sh_z_p_br.html" id="ldff1sh_z_p_br" name="ldff1sh_z_p_br">LDFF1SH (scalar plus scalar)</a>
            —
            <a href="ldff1sh_z_p_br.html#ldff1sh_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="ldff1sh_z_p_br.html" id="ldff1sh_z_p_br" name="ldff1sh_z_p_br">LDFF1SH (scalar plus scalar)</a>
            —
            <a href="ldff1sh_z_p_br.html#ldff1sh_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="ldff1w_z_p_br.html" id="ldff1w_z_p_br" name="ldff1w_z_p_br">LDFF1W (scalar plus scalar)</a>
            —
            <a href="ldff1w_z_p_br.html#ldff1w_z_p_br_u32">32-bit element</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="ldff1w_z_p_br.html" id="ldff1w_z_p_br" name="ldff1w_z_p_br">LDFF1W (scalar plus scalar)</a>
            —
            <a href="ldff1w_z_p_br.html#ldff1w_z_p_br_u64">64-bit element</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="ldff1sb_z_p_br.html" id="ldff1sb_z_p_br" name="ldff1sb_z_p_br">LDFF1SB (scalar plus scalar)</a>
            —
            <a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s64">64-bit element</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="ldff1sb_z_p_br.html" id="ldff1sb_z_p_br" name="ldff1sb_z_p_br">LDFF1SB (scalar plus scalar)</a>
            —
            <a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s32">32-bit element</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="ldff1sb_z_p_br.html" id="ldff1sb_z_p_br" name="ldff1sb_z_p_br">LDFF1SB (scalar plus scalar)</a>
            —
            <a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s16">16-bit element</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="ldff1d_z_p_br.html" id="ldff1d_z_p_br" name="ldff1d_z_p_br">LDFF1D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem64" name="sve_mem64"></a>SVE Memory - 64-bit Gather</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1100010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv2">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv2">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_vi">SVE 64-bit gather prefetch (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vi">SVE 64-bit gather load (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs2">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</a></td></tr></table></div><hr/><div class="iclass" id="sve_mem_64b_prfm_sv2"><a id="sve_mem_64b_prfm_sv2" name="sve_mem_64b_prfm_sv2"></a><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_prfm_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bz.html" id="prfb_i_p_bz" name="prfb_i_p_bz">PRFB (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bz.html" id="prfh_i_p_bz" name="prfh_i_p_bz">PRFH (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bz.html" id="prfw_i_p_bz" name="prfw_i_p_bz">PRFW (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bz.html" id="prfd_i_p_bz" name="prfd_i_p_bz">PRFD (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_prfm_sv"><a id="sve_mem_64b_prfm_sv" name="sve_mem_64b_prfm_sv"></a><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_bz.html" id="prfb_i_p_bz" name="prfb_i_p_bz">PRFB (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_bz.html" id="prfh_i_p_bz" name="prfh_i_p_bz">PRFH (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_bz.html" id="prfw_i_p_bz" name="prfw_i_p_bz">PRFW (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_bz.html" id="prfd_i_p_bz" name="prfd_i_p_bz">PRFD (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_gld_sv2"><a id="sve_mem_64b_gld_sv2" name="sve_mem_64b_gld_sv2"></a><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td class="droppedname" colspan="2">opc</td><td colspan="2"></td><td colspan="5"></td><td></td><td></td><td></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_gld_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html" id="ld1sh_z_p_bz" name="ld1sh_z_p_bz">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html" id="ldff1sh_z_p_bz" name="ldff1sh_z_p_bz">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html" id="ld1h_z_p_bz" name="ld1h_z_p_bz">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html" id="ldff1h_z_p_bz" name="ldff1h_z_p_bz">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html" id="ld1sw_z_p_bz" name="ld1sw_z_p_bz">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html" id="ldff1sw_z_p_bz" name="ldff1sw_z_p_bz">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html" id="ld1w_z_p_bz" name="ld1w_z_p_bz">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html" id="ldff1w_z_p_bz" name="ldff1w_z_p_bz">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html" id="ld1d_z_p_bz" name="ld1d_z_p_bz">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html" id="ldff1d_z_p_bz" name="ldff1d_z_p_bz">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_gld_sv"><a id="sve_mem_64b_gld_sv" name="sve_mem_64b_gld_sv"></a><h3 class="iclass">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td class="droppedname" colspan="2">opc</td><td></td><td></td><td colspan="5"></td><td></td><td></td><td></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_gld_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html" id="ld1sh_z_p_bz" name="ld1sh_z_p_bz">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html" id="ldff1sh_z_p_bz" name="ldff1sh_z_p_bz">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html" id="ld1h_z_p_bz" name="ld1h_z_p_bz">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html" id="ldff1h_z_p_bz" name="ldff1h_z_p_bz">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html" id="ld1sw_z_p_bz" name="ld1sw_z_p_bz">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html" id="ldff1sw_z_p_bz" name="ldff1sw_z_p_bz">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html" id="ld1w_z_p_bz" name="ld1w_z_p_bz">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html" id="ldff1w_z_p_bz" name="ldff1w_z_p_bz">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html" id="ld1d_z_p_bz" name="ld1d_z_p_bz">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html" id="ldff1d_z_p_bz" name="ldff1d_z_p_bz">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_prfm_vi"><a id="sve_mem_64b_prfm_vi" name="sve_mem_64b_prfm_vi"></a><h3 class="iclass">SVE 64-bit gather prefetch (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="prfb_i_p_ai.html" id="prfb_i_p_ai" name="prfb_i_p_ai">PRFB (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="prfh_i_p_ai.html" id="prfh_i_p_ai" name="prfh_i_p_ai">PRFH (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="prfw_i_p_ai.html" id="prfw_i_p_ai" name="prfw_i_p_ai">PRFW (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="prfd_i_p_ai.html" id="prfd_i_p_ai" name="prfd_i_p_ai">PRFD (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_gld_vi"><a id="sve_mem_64b_gld_vi" name="sve_mem_64b_gld_vi"></a><h3 class="iclass">SVE 64-bit gather load (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_ai.html" id="ld1sb_z_p_ai" name="ld1sb_z_p_ai">LD1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_ai.html" id="ldff1sb_z_p_ai" name="ldff1sb_z_p_ai">LDFF1SB (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_ai.html" id="ld1b_z_p_ai" name="ld1b_z_p_ai">LD1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_ai.html" id="ldff1b_z_p_ai" name="ldff1b_z_p_ai">LDFF1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_ai.html" id="ld1sh_z_p_ai" name="ld1sh_z_p_ai">LD1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_ai.html" id="ldff1sh_z_p_ai" name="ldff1sh_z_p_ai">LDFF1SH (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_ai.html" id="ld1h_z_p_ai" name="ld1h_z_p_ai">LD1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_ai.html" id="ldff1h_z_p_ai" name="ldff1h_z_p_ai">LDFF1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_ai.html" id="ld1sw_z_p_ai" name="ld1sw_z_p_ai">LD1SW (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_ai.html" id="ldff1sw_z_p_ai" name="ldff1sw_z_p_ai">LDFF1SW (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_ai.html" id="ld1w_z_p_ai" name="ld1w_z_p_ai">LD1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_ai.html" id="ldff1w_z_p_ai" name="ldff1w_z_p_ai">LDFF1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_ai.html" id="ld1d_z_p_ai" name="ld1d_z_p_ai">LD1D (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_ai.html" id="ldff1d_z_p_ai" name="ldff1d_z_p_ai">LDFF1D (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_gld_vs2"><a id="sve_mem_64b_gld_vs2" name="sve_mem_64b_gld_vs2"></a><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_gld_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_bz.html" id="ld1sb_z_p_bz" name="ld1sb_z_p_bz">LD1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_bz.html" id="ldff1sb_z_p_bz" name="ldff1sb_z_p_bz">LDFF1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_bz.html" id="ld1b_z_p_bz" name="ld1b_z_p_bz">LD1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_bz.html" id="ldff1b_z_p_bz" name="ldff1b_z_p_bz">LDFF1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html" id="ld1sh_z_p_bz" name="ld1sh_z_p_bz">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html" id="ldff1sh_z_p_bz" name="ldff1sh_z_p_bz">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html" id="ld1h_z_p_bz" name="ld1h_z_p_bz">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html" id="ldff1h_z_p_bz" name="ldff1h_z_p_bz">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html" id="ld1sw_z_p_bz" name="ld1sw_z_p_bz">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html" id="ldff1sw_z_p_bz" name="ldff1sw_z_p_bz">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html" id="ld1w_z_p_bz" name="ld1w_z_p_bz">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html" id="ldff1w_z_p_bz" name="ldff1w_z_p_bz">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html" id="ld1d_z_p_bz" name="ld1d_z_p_bz">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html" id="ldff1d_z_p_bz" name="ldff1d_z_p_bz">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_64b_gld_vs"><a id="sve_mem_64b_gld_vs" name="sve_mem_64b_gld_vs"></a><h3 class="iclass">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_64b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sb_z_p_bz.html" id="ld1sb_z_p_bz" name="ld1sb_z_p_bz">LD1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sb_z_p_bz.html" id="ldff1sb_z_p_bz" name="ldff1sb_z_p_bz">LDFF1SB (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1b_z_p_bz.html" id="ld1b_z_p_bz" name="ld1b_z_p_bz">LD1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1b_z_p_bz.html" id="ldff1b_z_p_bz" name="ldff1b_z_p_bz">LDFF1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sh_z_p_bz.html" id="ld1sh_z_p_bz" name="ld1sh_z_p_bz">LD1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sh_z_p_bz.html" id="ldff1sh_z_p_bz" name="ldff1sh_z_p_bz">LDFF1SH (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1h_z_p_bz.html" id="ld1h_z_p_bz" name="ld1h_z_p_bz">LD1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1h_z_p_bz.html" id="ldff1h_z_p_bz" name="ldff1h_z_p_bz">LDFF1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ld1sw_z_p_bz.html" id="ld1sw_z_p_bz" name="ld1sw_z_p_bz">LD1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1sw_z_p_bz.html" id="ldff1sw_z_p_bz" name="ldff1sw_z_p_bz">LDFF1SW (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1w_z_p_bz.html" id="ld1w_z_p_bz" name="ld1w_z_p_bz">LD1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1w_z_p_bz.html" id="ldff1w_z_p_bz" name="ldff1w_z_p_bz">LDFF1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ld1d_z_p_bz.html" id="ld1d_z_p_bz" name="ld1d_z_p_bz">LD1D (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldff1d_z_p_bz.html" id="ldff1d_z_p_bz" name="ldff1d_z_p_bz">LDFF1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_cs" name="sve_memst_cs"></a>SVE Memory - Contiguous Store and Unsized Contiguous</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="6"></td><td class="lr" colspan="1">0</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"></td><td class="lr">op2</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="str_p_bi.html">STR (predicate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="str_z_bi.html">STR (vector)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 110
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_cst_ss">SVE contiguous store (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="sve_mem_cst_ss"><a id="sve_mem_cst_ss" name="sve_mem_cst_ss"></a><h3 class="iclass">SVE contiguous store (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">!= 110</td><td class="lr">o2</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td class="droppedname" colspan="3">opc</td><td></td><td colspan="5"></td><td colspan="3"></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 110 &amp;&amp; opc != 110 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cst_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"></td><td class="iformname"><a href="st1b_z_p_br.html" id="st1b_z_p_br" name="st1b_z_p_br">ST1B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname"><a href="st1h_z_p_br.html" id="st1h_z_p_br" name="st1h_z_p_br">ST1H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10x</td><td class="bitfield"></td><td class="iformname"><a href="st1w_z_p_br.html" id="st1w_z_p_br" name="st1w_z_p_br">ST1W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="iformname"><a href="st1d_z_p_br.html" id="st1d_z_p_br" name="st1d_z_p_br">ST1D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_nt" name="sve_memst_nt"></a>SVE Memory - Non-temporal and Multi-register Store</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"></td><td class="lr" colspan="1">0</td><td class="lr">op1</td><td class="lr" colspan="1">1</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_cstnt_ss">SVE contiguous non-temporal store (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_est_ss">SVE store multiple structures (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="sve_mem_cstnt_ss"><a id="sve_mem_cstnt_ss" name="sve_mem_cstnt_ss"></a><h3 class="iclass">SVE contiguous non-temporal store (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_nt">SVE Memory - Non-temporal and Multi-register Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cstnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="stnt1b_z_p_br.html" id="stnt1b_z_p_br" name="stnt1b_z_p_br">STNT1B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="stnt1h_z_p_br.html" id="stnt1h_z_p_br" name="stnt1h_z_p_br">STNT1H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="stnt1w_z_p_br.html" id="stnt1w_z_p_br" name="stnt1w_z_p_br">STNT1W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="stnt1d_z_p_br.html" id="stnt1d_z_p_br" name="stnt1d_z_p_br">STNT1D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_est_ss"><a id="sve_mem_est_ss" name="sve_mem_est_ss"></a><h3 class="iclass">SVE store multiple structures (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_nt">SVE Memory - Non-temporal and Multi-register Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td colspan="2"></td><td class="droppedname" colspan="2">opc</td><td colspan="5"></td><td colspan="3"></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_est_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="st2b_z_p_br.html" id="st2b_z_p_br" name="st2b_z_p_br">ST2B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="st3b_z_p_br.html" id="st3b_z_p_br" name="st3b_z_p_br">ST3B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="st4b_z_p_br.html" id="st4b_z_p_br" name="st4b_z_p_br">ST4B (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="st2h_z_p_br.html" id="st2h_z_p_br" name="st2h_z_p_br">ST2H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="st3h_z_p_br.html" id="st3h_z_p_br" name="st3h_z_p_br">ST3H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="st4h_z_p_br.html" id="st4h_z_p_br" name="st4h_z_p_br">ST4H (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="st2w_z_p_br.html" id="st2w_z_p_br" name="st2w_z_p_br">ST2W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="st3w_z_p_br.html" id="st3w_z_p_br" name="st3w_z_p_br">ST3W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="st4w_z_p_br.html" id="st4w_z_p_br" name="st4w_z_p_br">ST4W (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="st2d_z_p_br.html" id="st2d_z_p_br" name="st2d_z_p_br">ST2D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="st3d_z_p_br.html" id="st3d_z_p_br" name="st3d_z_p_br">ST3D (scalar plus scalar)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="st4d_z_p_br.html" id="st4d_z_p_br" name="st4d_z_p_br">ST4D (scalar plus scalar)</a></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss" name="sve_memst_ss"></a>SVE Memory - Scatter with Optional Sign Extend</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vs_b">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_sv_b">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</a></td></tr></table></div><hr/><div class="iclass" id="sve_mem_sst_vs_a"><a id="sve_mem_sst_vs_a" name="sve_mem_sst_vs_a"></a><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_vs_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bz.html" id="st1b_z_p_bz" name="st1b_z_p_bz">ST1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html" id="st1h_z_p_bz" name="st1h_z_p_bz">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html" id="st1w_z_p_bz" name="st1w_z_p_bz">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html" id="st1d_z_p_bz" name="st1d_z_p_bz">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_sst_sv_a"><a id="sve_mem_sst_sv_a" name="sve_mem_sst_sv_a"></a><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html" id="st1h_z_p_bz" name="st1h_z_p_bz">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html" id="st1w_z_p_bz" name="st1w_z_p_bz">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html" id="st1d_z_p_bz" name="st1d_z_p_bz">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_sst_vs_b"><a id="sve_mem_sst_vs_b" name="sve_mem_sst_vs_b"></a><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_vs_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bz.html" id="st1b_z_p_bz" name="st1b_z_p_bz">ST1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html" id="st1h_z_p_bz" name="st1h_z_p_bz">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html" id="st1w_z_p_bz" name="st1w_z_p_bz">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_sst_sv_b"><a id="sve_mem_sst_sv_b" name="sve_mem_sst_sv_b"></a><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html" id="st1h_z_p_bz" name="st1h_z_p_bz">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html" id="st1w_z_p_bz" name="st1w_z_p_bz">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss2" name="sve_memst_ss2"></a>SVE Memory - Scatter</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"></td><td class="lr" colspan="3">101</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs2">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv2">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vi_a">SVE 64-bit scatter store (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_vi_b">SVE 32-bit scatter store (vector plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="sve_mem_sst_vs2"><a id="sve_mem_sst_vs2" name="sve_mem_sst_vs2"></a><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bz.html" id="st1b_z_p_bz" name="st1b_z_p_bz">ST1B (scalar plus vector)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html" id="st1h_z_p_bz" name="st1h_z_p_bz">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html" id="st1w_z_p_bz" name="st1w_z_p_bz">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html" id="st1d_z_p_bz" name="st1d_z_p_bz">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_sst_sv2"><a id="sve_mem_sst_sv2" name="sve_mem_sst_sv2"></a><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bz.html" id="st1h_z_p_bz" name="st1h_z_p_bz">ST1H (scalar plus vector)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bz.html" id="st1w_z_p_bz" name="st1w_z_p_bz">ST1W (scalar plus vector)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bz.html" id="st1d_z_p_bz" name="st1d_z_p_bz">ST1D (scalar plus vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_sst_vi_a"><a id="sve_mem_sst_vi_a" name="sve_mem_sst_vi_a"></a><h3 class="iclass">SVE 64-bit scatter store (vector plus immediate)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_vi_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_ai.html" id="st1b_z_p_ai" name="st1b_z_p_ai">ST1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_ai.html" id="st1h_z_p_ai" name="st1h_z_p_ai">ST1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_ai.html" id="st1w_z_p_ai" name="st1w_z_p_ai">ST1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_ai.html" id="st1d_z_p_ai" name="st1d_z_p_ai">ST1D (vector plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_sst_vi_b"><a id="sve_mem_sst_vi_b" name="sve_mem_sst_vi_b"></a><h3 class="iclass">SVE 32-bit scatter store (vector plus immediate)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_sst_vi_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_ai.html" id="st1b_z_p_ai" name="st1b_z_p_ai">ST1B (vector plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_ai.html" id="st1h_z_p_ai" name="st1h_z_p_ai">ST1H (vector plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_ai.html" id="st1w_z_p_ai" name="st1w_z_p_ai">ST1W (vector plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_si" name="sve_memst_si"></a>SVE Memory - Contiguous Store with Immediate Offset</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"></td><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="3">111</td><td class="lr" colspan="13"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_cstnt_si">SVE contiguous non-temporal store (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_est_si">SVE store multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_cst_si">SVE contiguous store (scalar plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="sve_mem_cstnt_si"><a id="sve_mem_cstnt_si" name="sve_mem_cstnt_si"></a><h3 class="iclass">SVE contiguous non-temporal store (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cstnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="stnt1b_z_p_bi.html" id="stnt1b_z_p_bi" name="stnt1b_z_p_bi">STNT1B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="stnt1h_z_p_bi.html" id="stnt1h_z_p_bi" name="stnt1h_z_p_bi">STNT1H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="stnt1w_z_p_bi.html" id="stnt1w_z_p_bi" name="stnt1w_z_p_bi">STNT1W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="stnt1d_z_p_bi.html" id="stnt1d_z_p_bi" name="stnt1d_z_p_bi">STNT1D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_est_si"><a id="sve_mem_est_si" name="sve_mem_est_si"></a><h3 class="iclass">SVE store multiple structures (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"></td><td colspan="2"></td><td class="droppedname" colspan="2">opc</td><td></td><td colspan="4"></td><td colspan="3"></td><td colspan="3"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_est_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="st2b_z_p_bi.html" id="st2b_z_p_bi" name="st2b_z_p_bi">ST2B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="st3b_z_p_bi.html" id="st3b_z_p_bi" name="st3b_z_p_bi">ST3B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="st4b_z_p_bi.html" id="st4b_z_p_bi" name="st4b_z_p_bi">ST4B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="st2h_z_p_bi.html" id="st2h_z_p_bi" name="st2h_z_p_bi">ST2H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="st3h_z_p_bi.html" id="st3h_z_p_bi" name="st3h_z_p_bi">ST3H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="st4h_z_p_bi.html" id="st4h_z_p_bi" name="st4h_z_p_bi">ST4H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="st2w_z_p_bi.html" id="st2w_z_p_bi" name="st2w_z_p_bi">ST2W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="st3w_z_p_bi.html" id="st3w_z_p_bi" name="st3w_z_p_bi">ST3W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="st4w_z_p_bi.html" id="st4w_z_p_bi" name="st4w_z_p_bi">ST4W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="st2d_z_p_bi.html" id="st2d_z_p_bi" name="st2d_z_p_bi">ST2D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><a href="st3d_z_p_bi.html" id="st3d_z_p_bi" name="st3d_z_p_bi">ST3D (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><a href="st4d_z_p_bi.html" id="st4d_z_p_bi" name="st4d_z_p_bi">ST4D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sve_mem_cst_si"><a id="sve_mem_cst_si" name="sve_mem_cst_si"></a><h3 class="iclass">SVE contiguous store (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sve_mem_cst_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="st1b_z_p_bi.html" id="st1b_z_p_bi" name="st1b_z_p_bi">ST1B (scalar plus immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="st1h_z_p_bi.html" id="st1h_z_p_bi" name="st1h_z_p_bi">ST1H (scalar plus immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="st1w_z_p_bi.html" id="st1w_z_p_bi" name="st1w_z_p_bi">ST1W (scalar plus immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="st1d_z_p_bi.html" id="st1d_z_p_bi" name="st1d_z_p_bi">ST1D (scalar plus immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpimm" name="dpimm"></a>Data Processing -- Immediate</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"></td><td class="lr" colspan="3">100</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="23"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00x
          </td><td class="iformname"><a href="#pcreladdr">PC-rel. addressing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="iformname"><a href="#addsub_imm">Add/subtract (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="iformname"><a href="#addsub_immtags">Add/subtract (immediate, with tags)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="iformname"><a href="#log_imm">Logical (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="iformname"><a href="#movewide">Move wide (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="iformname"><a href="#bitfield">Bitfield</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="iformname"><a href="#extract">Extract</a></td></tr></table></div><hr/><div class="iclass" id="pcreladdr"><a id="pcreladdr" name="pcreladdr"></a><h3 class="iclass">PC-rel. addressing</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="lr" colspan="2">immlo</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="19">immhi</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="pcreladdr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="adr.html" id="ADR" name="ADR">ADR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="adrp.html" id="ADRP" name="ADRP">ADRP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_imm"><a id="addsub_imm" name="addsub_imm"></a><h3 class="iclass">Add/subtract (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sh</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="add_addsub_imm.html" id="ADD_addsub_imm" name="ADD_addsub_imm">ADD (immediate)</a>
            —
            <a href="add_addsub_imm.html#ADD_32_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adds_addsub_imm.html" id="ADDS_addsub_imm" name="ADDS_addsub_imm">ADDS (immediate)</a>
            —
            <a href="adds_addsub_imm.html#ADDS_32S_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sub_addsub_imm.html" id="SUB_addsub_imm" name="SUB_addsub_imm">SUB (immediate)</a>
            —
            <a href="sub_addsub_imm.html#SUB_32_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="subs_addsub_imm.html" id="SUBS_addsub_imm" name="SUBS_addsub_imm">SUBS (immediate)</a>
            —
            <a href="subs_addsub_imm.html#SUBS_32S_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="add_addsub_imm.html" id="ADD_addsub_imm" name="ADD_addsub_imm">ADD (immediate)</a>
            —
            <a href="add_addsub_imm.html#ADD_64_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adds_addsub_imm.html" id="ADDS_addsub_imm" name="ADDS_addsub_imm">ADDS (immediate)</a>
            —
            <a href="adds_addsub_imm.html#ADDS_64S_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sub_addsub_imm.html" id="SUB_addsub_imm" name="SUB_addsub_imm">SUB (immediate)</a>
            —
            <a href="sub_addsub_imm.html#SUB_64_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="subs_addsub_imm.html" id="SUBS_addsub_imm" name="SUBS_addsub_imm">SUBS (immediate)</a>
            —
            <a href="subs_addsub_imm.html#SUBS_64S_addsub_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_immtags"><a id="addsub_immtags" name="addsub_immtags"></a><h3 class="iclass">Add/subtract (immediate, with tags)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="6">uimm6</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="4">uimm4</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_immtags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="addg.html" id="ADDG" name="ADDG">ADDG</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="subg.html" id="SUBG" name="SUBG">SUBG</a></td><td>ARMv8.5-MemTag</td></tr></tbody></table></div></div><hr/><div class="iclass" id="log_imm"><a id="log_imm" name="log_imm"></a><h3 class="iclass">Logical (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="and_log_imm.html" id="AND_log_imm" name="AND_log_imm">AND (immediate)</a>
            —
            <a href="and_log_imm.html#AND_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="orr_log_imm.html" id="ORR_log_imm" name="ORR_log_imm">ORR (immediate)</a>
            —
            <a href="orr_log_imm.html#ORR_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="eor_log_imm.html" id="EOR_log_imm" name="EOR_log_imm">EOR (immediate)</a>
            —
            <a href="eor_log_imm.html#EOR_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ands_log_imm.html" id="ANDS_log_imm" name="ANDS_log_imm">ANDS (immediate)</a>
            —
            <a href="ands_log_imm.html#ANDS_32S_log_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="and_log_imm.html" id="AND_log_imm" name="AND_log_imm">AND (immediate)</a>
            —
            <a href="and_log_imm.html#AND_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="orr_log_imm.html" id="ORR_log_imm" name="ORR_log_imm">ORR (immediate)</a>
            —
            <a href="orr_log_imm.html#ORR_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="eor_log_imm.html" id="EOR_log_imm" name="EOR_log_imm">EOR (immediate)</a>
            —
            <a href="eor_log_imm.html#EOR_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="ands_log_imm.html" id="ANDS_log_imm" name="ANDS_log_imm">ANDS (immediate)</a>
            —
            <a href="ands_log_imm.html#ANDS_64S_log_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movewide"><a id="movewide" name="movewide"></a><h3 class="iclass">Move wide (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">hw</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="movewide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">hw</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname"><a href="movn.html" id="MOVN" name="MOVN">MOVN</a>
            —
            <a href="movn.html#MOVN_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0x</td><td class="iformname"><a href="movz.html" id="MOVZ" name="MOVZ">MOVZ</a>
            —
            <a href="movz.html#MOVZ_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname"><a href="movk.html" id="MOVK" name="MOVK">MOVK</a>
            —
            <a href="movk.html#MOVK_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="movn.html" id="MOVN" name="MOVN">MOVN</a>
            —
            <a href="movn.html#MOVN_64_movewide">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="movz.html" id="MOVZ" name="MOVZ">MOVZ</a>
            —
            <a href="movz.html#MOVZ_64_movewide">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="movk.html" id="MOVK" name="MOVK">MOVK</a>
            —
            <a href="movk.html#MOVK_64_movewide">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="bitfield"><a id="bitfield" name="bitfield"></a><h3 class="iclass">Bitfield</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="bitfield"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="sbfm.html" id="SBFM" name="SBFM">SBFM</a>
            —
            <a href="sbfm.html#SBFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="bfm.html" id="BFM" name="BFM">BFM</a>
            —
            <a href="bfm.html#BFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ubfm.html" id="UBFM" name="UBFM">UBFM</a>
            —
            <a href="ubfm.html#UBFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="sbfm.html" id="SBFM" name="SBFM">SBFM</a>
            —
            <a href="sbfm.html#SBFM_64M_bitfield">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="bfm.html" id="BFM" name="BFM">BFM</a>
            —
            <a href="bfm.html#BFM_64M_bitfield">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ubfm.html" id="UBFM" name="UBFM">UBFM</a>
            —
            <a href="ubfm.html#UBFM_64M_bitfield">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="extract"><a id="extract" name="extract"></a><h3 class="iclass">Extract</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op21</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr">o0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="extract"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op21</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">imms</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xxxxx</td><td class="iformname"><a href="extr.html" id="EXTR" name="EXTR">EXTR</a>
            —
            <a href="extr.html#EXTR_32_extract">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="extr.html" id="EXTR" name="EXTR">EXTR</a>
            —
            <a href="extr.html#EXTR_64_extract">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="control" name="control"></a>Branches, Exception Generating and System instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="3">101</td><td class="lr" colspan="14">op1</td><td class="lr" colspan="7"></td><td class="lr" colspan="5">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#condbranch">Conditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            00xxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#exception">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110010
          </td><td class="bitfield">
            11111
          </td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110011
          </td><td class="bitfield"></td><td class="iformname"><a href="#barriers">Barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#pstate">PSTATE</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrs">System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmove">System register move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#branch_reg">Unconditional branch (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x00
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#branch_imm">Unconditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch">Compare and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#testbranch">Test and branch (immediate)</a></td></tr></table></div><hr/><div class="iclass" id="condbranch"><a id="condbranch" name="condbranch"></a><h3 class="iclass">Conditional branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o1</td><td class="lr" colspan="19">imm19</td><td class="lr">o0</td><td class="lr" colspan="4">cond</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="b_cond.html" id="B_cond" name="B_cond">B.cond</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="exception"><a id="exception" name="exception"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="2">LL</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="exception"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">LL</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="svc.html" id="SVC" name="SVC">SVC</a></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="hvc.html" id="HVC" name="HVC">HVC</a></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="smc.html" id="SMC" name="SMC">SMC</a></td><td>Armv8.0-A</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="brk.html" id="BRK" name="BRK">BRK</a></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="hlt.html" id="HLT" name="HLT">HLT</a></td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="dcps1.html" id="DCPS1" name="DCPS1">DCPS1</a></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="dcps2.html" id="DCPS2" name="DCPS2">DCPS2</a></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="dcps3.html" id="DCPS3" name="DCPS3">DCPS3</a></td><td>Armv8.0-A</td></tr><tr><td class="bitfield">110</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="hints"><a id="hints" name="hints"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="hint.html" id="HINT" name="HINT">HINT</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><a href="nop.html" id="NOP" name="NOP">NOP</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><a href="yield.html" id="YIELD" name="YIELD">YIELD</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">010</td><td class="iformname"><a href="wfe.html" id="WFE" name="WFE">WFE</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><a href="wfi.html" id="WFI" name="WFI">WFI</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">100</td><td class="iformname"><a href="sev.html" id="SEV" name="SEV">SEV</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">101</td><td class="iformname"><a href="sevl.html" id="SEVL" name="SEVL">SEVL</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">110</td><td class="iformname"><a href="dgh.html" id="DGH" name="DGH">DGH</a></td><td>ARMv8.0-DGH</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">111</td><td class="iformname"><a href="xpac.html" id="XPAC" name="XPAC">XPACD, XPACI, XPACLRI</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">000</td><td class="iformname"><a href="pacia.html" id="PACIA" name="PACIA">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIA1716_HI_hints">PACIA1716</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">010</td><td class="iformname"><a href="pacib.html" id="PACIB" name="PACIB">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIB1716_HI_hints">PACIB1716</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">100</td><td class="iformname"><a href="autia.html" id="AUTIA" name="AUTIA">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIA1716_HI_hints">AUTIA1716</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">110</td><td class="iformname"><a href="autib.html" id="AUTIB" name="AUTIB">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIB1716_HI_hints">AUTIB1716</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">000</td><td class="iformname"><a href="esb.html" id="ESB" name="ESB">ESB</a></td><td>RAS</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">001</td><td class="iformname"><a href="psb.html" id="PSB" name="PSB">PSB CSYNC</a></td><td>SPE</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">010</td><td class="iformname"><a href="tsb.html" id="TSB" name="TSB">TSB CSYNC</a></td><td>ARMv8.4-Trace</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">100</td><td class="iformname"><a href="csdb.html" id="CSDB" name="CSDB">CSDB</a></td><td>-</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">000</td><td class="iformname"><a href="pacia.html" id="PACIA" name="PACIA">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIAZ_HI_hints">PACIAZ</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">001</td><td class="iformname"><a href="pacia.html" id="PACIA" name="PACIA">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIASP_HI_hints">PACIASP</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">010</td><td class="iformname"><a href="pacib.html" id="PACIB" name="PACIB">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIBZ_HI_hints">PACIBZ</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">011</td><td class="iformname"><a href="pacib.html" id="PACIB" name="PACIB">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIBSP_HI_hints">PACIBSP</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">100</td><td class="iformname"><a href="autia.html" id="AUTIA" name="AUTIA">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIAZ_HI_hints">AUTIAZ</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">101</td><td class="iformname"><a href="autia.html" id="AUTIA" name="AUTIA">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIASP_HI_hints">AUTIASP</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">110</td><td class="iformname"><a href="autib.html" id="AUTIB" name="AUTIB">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIBZ_HI_hints">AUTIBZ</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">111</td><td class="iformname"><a href="autib.html" id="AUTIB" name="AUTIB">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIBSP_HI_hints">AUTIBSP</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">xx0</td><td class="iformname"><a href="bti.html" id="BTI" name="BTI">BTI</a></td><td>ARMv8.5-BTI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="barriers"><a id="barriers" name="barriers"></a><h3 class="iclass">Barriers</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="barriers"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="clrex.html" id="CLREX" name="CLREX">CLREX</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="dmb.html" id="DMB" name="DMB">DMB</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="isb.html" id="ISB" name="ISB">ISB</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="sb.html" id="SB" name="SB">SB</a></td></tr><tr><td class="bitfield">!= 0x00</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="dsb.html" id="DSB" name="DSB">DSB</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="ssbb.html" id="SSBB" name="SSBB">SSBB</a></td></tr><tr><td class="bitfield">0001</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001x</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="pssbb.html" id="PSSBB" name="PSSBB">PSSBB</a></td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="pstate"><a id="pstate" name="pstate"></a><h3 class="iclass">PSTATE</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="pstate"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="msr_imm.html" id="MSR_imm" name="MSR_imm">MSR (immediate)</a></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="cfinv.html" id="CFINV" name="CFINV">CFINV</a></td><td>ARMv8.4-CondM</td></tr><tr><td class="bitfield">000</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="xaflag.html" id="XAFLAG" name="XAFLAG">XAFLAG</a></td><td>ARMv8.5-CondM</td></tr><tr><td class="bitfield">000</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="axflag.html" id="AXFLAG" name="AXFLAG">AXFLAG</a></td><td>ARMv8.5-CondM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="systeminstrs"><a id="systeminstrs" name="systeminstrs"></a><h3 class="iclass">System instructions</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="systeminstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="sys.html" id="SYS" name="SYS">SYS</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sysl.html" id="SYSL" name="SYSL">SYSL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="systemmove"><a id="systemmove" name="systemmove"></a><h3 class="iclass">System register move</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="systemmove"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="msr_reg.html" id="MSR_reg" name="MSR_reg">MSR (register)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="mrs.html" id="MRS" name="MRS">MRS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="branch_reg"><a id="branch_reg" name="branch_reg"></a><h3 class="iclass">Unconditional branch (register)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="6">op3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="branch_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op4</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="br.html" id="BR" name="BR">BR</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="bra.html" id="BRA" name="BRA">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRAAZ_64_branch_reg">key A, zero modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="bra.html" id="BRA" name="BRA">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRABZ_64_branch_reg">key B, zero modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="blr.html" id="BLR" name="BLR">BLR</a></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="blra.html" id="BLRA" name="BLRA">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRAAZ_64_branch_reg">key A, zero modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="blra.html" id="BLRA" name="BLRA">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRABZ_64_branch_reg">key B, zero modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="ret.html" id="RET" name="RET">RET</a></td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="reta.html" id="RETA" name="RETA">RETAA, RETAB</a>
            —
            <a href="reta.html#RETAA_64E_branch_reg">RETAA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="reta.html" id="RETA" name="RETA">RETAA, RETAB</a>
            —
            <a href="reta.html#RETAB_64E_branch_reg">RETAB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">11111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><a href="eret.html" id="ERET" name="ERET">ERET</a></td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="ereta.html" id="ERETA" name="ERETA">ERETAA, ERETAB</a>
            —
            <a href="ereta.html#ERETAA_64E_branch_reg">ERETAA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><a href="ereta.html" id="ERETA" name="ERETA">ERETAA, ERETAB</a>
            —
            <a href="ereta.html#ERETAB_64E_branch_reg">ERETAB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">!= 000000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><a href="drps.html" id="DRPS" name="DRPS">DRPS</a></td><td>-</td></tr><tr><td class="bitfield">011x</td><td class="bitfield">11111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bra.html" id="BRA" name="BRA">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRAA_64P_branch_reg">key A, register modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bra.html" id="BRA" name="BRA">BRAA, BRAAZ, BRAB, BRABZ</a>
            —
            <a href="bra.html#BRAB_64P_branch_reg">key B, register modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="blra.html" id="BLRA" name="BLRA">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRAA_64P_branch_reg">key A, register modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="blra.html" id="BLRA" name="BLRA">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>
            —
            <a href="blra.html#BLRAB_64P_branch_reg">key B, register modifier</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101x</td><td class="bitfield">11111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">11111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="branch_imm"><a id="branch_imm" name="branch_imm"></a><h3 class="iclass">Unconditional branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="26">imm26</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="branch_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="b_uncond.html" id="B_uncond" name="B_uncond">B</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bl.html" id="BL" name="BL">BL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="compbranch"><a id="compbranch" name="compbranch"></a><h3 class="iclass">Compare and branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="compbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cbz.html" id="CBZ" name="CBZ">CBZ</a>
            —
            <a href="cbz.html#CBZ_32_compbranch">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cbnz.html" id="CBNZ" name="CBNZ">CBNZ</a>
            —
            <a href="cbnz.html#CBNZ_32_compbranch">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cbz.html" id="CBZ" name="CBZ">CBZ</a>
            —
            <a href="cbz.html#CBZ_64_compbranch">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cbnz.html" id="CBNZ" name="CBNZ">CBNZ</a>
            —
            <a href="cbnz.html#CBNZ_64_compbranch">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="testbranch"><a id="testbranch" name="testbranch"></a><h3 class="iclass">Test and branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">b5</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">b40</td><td class="lr" colspan="14">imm14</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="testbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="tbz.html" id="TBZ" name="TBZ">TBZ</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="tbnz.html" id="TBNZ" name="TBNZ">TBNZ</a></td></tr></tbody></table></div></div><hr/><h2><a id="ldst" name="ldst"></a>Loads and Stores</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr" colspan="1">1</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op3</td><td class="lr" colspan="4"></td><td class="lr" colspan="2">op4</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            000000
          </td><td class="bitfield"></td><td class="iformname"><a href="#asisdlse">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#asisdlsep">Advanced SIMD load/store multiple structures (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            x00000
          </td><td class="bitfield"></td><td class="iformname"><a href="#asisdlso">Advanced SIMD load/store single structure</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#asisdlsop">Advanced SIMD load/store single structure (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            x1xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xx1xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xxx1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xxxx1x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xxxxx1
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldsttags">Load/store memory tags</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstexcl">Load/store exclusive</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            00
          </td><td class="iformname"><a href="#ldapstl_unscaled">LDAPR/STLR (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#loadlit">Load register (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstnapair_offs">Load/store no-allocate pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            01
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_post">Load/store register pair (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_off">Load/store register pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_pre">Load/store register pair (pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            00
          </td><td class="iformname"><a href="#ldst_unscaled">Load/store register (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            01
          </td><td class="iformname"><a href="#ldst_immpost">Load/store register (immediate post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            10
          </td><td class="iformname"><a href="#ldst_unpriv">Load/store register (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            11
          </td><td class="iformname"><a href="#ldst_immpre">Load/store register (immediate pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield">
            00
          </td><td class="iformname"><a href="#memop">Atomic memory operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield">
            10
          </td><td class="iformname"><a href="#ldst_regoff">Load/store register (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield">
            x1
          </td><td class="iformname"><a href="#ldst_pac">Load/store register (pac)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldst_pos">Load/store register (unsigned immediate)</a></td></tr></table></div><hr/><div class="iclass" id="asisdlse"><a id="asisdlse" name="asisdlse"></a><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R4_4v">four registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R3_3v">three registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R1_1v">one register</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R2_2v">two registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R4_4v">four registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R3_3v">three registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R1_1v">one register</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R2_2v">two registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdlsep"><a id="asisdlsep" name="asisdlsep"></a><h3 class="iclass">Advanced SIMD load/store multiple structures (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlsep"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a>
            —
            <a href="st4_advsimd_mult.html#ST4_asisdlsep_R4_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R4_r4">four registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a>
            —
            <a href="st3_advsimd_mult.html#ST3_asisdlsep_R3_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R3_r3">three registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R1_r1">one register, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a>
            —
            <a href="st2_advsimd_mult.html#ST2_asisdlsep_R2_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R2_r2">two registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a>
            —
            <a href="st4_advsimd_mult.html#ST4_asisdlsep_I4_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I4_i4">four registers, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a>
            —
            <a href="st3_advsimd_mult.html#ST3_asisdlsep_I3_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I3_i3">three registers, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I1_i1">one register, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a>
            —
            <a href="st2_advsimd_mult.html#ST2_asisdlsep_I2_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I2_i2">two registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a>
            —
            <a href="ld4_advsimd_mult.html#LD4_asisdlsep_R4_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R4_r4">four registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a>
            —
            <a href="ld3_advsimd_mult.html#LD3_asisdlsep_R3_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R3_r3">three registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R1_r1">one register, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a>
            —
            <a href="ld2_advsimd_mult.html#LD2_asisdlsep_R2_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R2_r2">two registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a>
            —
            <a href="ld4_advsimd_mult.html#LD4_asisdlsep_I4_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I4_i4">four registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a>
            —
            <a href="ld3_advsimd_mult.html#LD3_asisdlsep_I3_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I3_i3">three registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I1_i1">one register, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a>
            —
            <a href="ld2_advsimd_mult.html#LD2_asisdlsep_I2_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I2_i2">two registers, immediate offset</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdlso"><a id="asisdlso" name="asisdlso"></a><h3 class="iclass">Advanced SIMD load/store single structure</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">R</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlso"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_B1_1b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_B3_3b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_H1_1h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_H3_3h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_S1_1s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_D1_1d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_S3_3s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_D3_3d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_B2_2b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_B4_4b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_H2_2h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_H4_4h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_S2_2s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_D2_2d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_S4_4s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_D4_4d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_B1_1b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_B3_3b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_H1_1h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_H3_3h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_S1_1s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_D1_1d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_S3_3s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_D3_3d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_B2_2b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_B4_4b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_H2_2h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_H4_4h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_S2_2s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_D2_2d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_S4_4s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_D4_4d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdlsop"><a id="asisdlsop" name="asisdlsop"></a><h3 class="iclass">Advanced SIMD load/store single structure (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">R</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlsop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_BX1_r1b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_BX3_r3b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_HX1_r1h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_HX3_r3h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_SX1_r1s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_DX1_r1d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_SX3_r3s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_DX3_r3d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_B1_i1b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_B3_i3b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_H1_i1h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_H3_i3h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_S1_i1s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_D1_i1d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_S3_i3s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_D3_i3d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_BX2_r2b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_BX4_r4b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_HX2_r2h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_HX4_r4h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_SX2_r2s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_DX2_r2d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_SX4_r4s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_DX4_r4d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_B2_i2b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_B4_i4b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_H2_i2h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_H4_i4h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_S2_i2s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_D2_i2d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_S4_i4s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_D4_i4d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_BX1_r1b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_BX3_r3b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_HX1_r1h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_HX3_r3h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_SX1_r1s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_DX1_r1d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_SX3_r3s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_DX3_r3d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a>
            —
            <a href="ld1r_advsimd.html#LD1R_asisdlsop_RX1_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a>
            —
            <a href="ld3r_advsimd.html#LD3R_asisdlsop_RX3_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_B1_i1b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_B3_i3b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_H1_i1h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_H3_i3h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_S1_i1s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_D1_i1d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_S3_i3s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_D3_i3d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a>
            —
            <a href="ld1r_advsimd.html#LD1R_asisdlsop_R1_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a>
            —
            <a href="ld3r_advsimd.html#LD3R_asisdlsop_R3_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_BX2_r2b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_BX4_r4b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_HX2_r2h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_HX4_r4h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_SX2_r2s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_DX2_r2d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_SX4_r4s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_DX4_r4d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a>
            —
            <a href="ld2r_advsimd.html#LD2R_asisdlsop_RX2_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a>
            —
            <a href="ld4r_advsimd.html#LD4R_asisdlsop_RX4_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_B2_i2b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_B4_i4b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_H2_i2h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_H4_i4h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_S2_i2s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_D2_i2d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_S4_i4s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_D4_i4d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a>
            —
            <a href="ld2r_advsimd.html#LD2R_asisdlsop_R2_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a>
            —
            <a href="ld4r_advsimd.html#LD4R_asisdlsop_R4_i">immediate offset</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldsttags"><a id="ldsttags" name="ldsttags"></a><h3 class="iclass">Load/store memory tags</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="9">imm9</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldsttags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">imm9</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="stg.html" id="STG" name="STG">STG</a>
            —
            <a href="stg.html#STG_64Spost_ldsttags">post-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname"><a href="stg.html" id="STG" name="STG">STG</a>
            —
            <a href="stg.html#STG_64Soffset_ldsttags">signed offset</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="stg.html" id="STG" name="STG">STG</a>
            —
            <a href="stg.html#STG_64Spre_ldsttags">pre-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><a href="stzgm.html" id="STZGM" name="STZGM">STZGM</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ldg.html" id="LDG" name="LDG">LDG</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="stzg.html" id="STZG" name="STZG">STZG</a>
            —
            <a href="stzg.html#STZG_64Spost_ldsttags">post-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname"><a href="stzg.html" id="STZG" name="STZG">STZG</a>
            —
            <a href="stzg.html#STZG_64Soffset_ldsttags">signed offset</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="stzg.html" id="STZG" name="STZG">STZG</a>
            —
            <a href="stzg.html#STZG_64Spre_ldsttags">pre-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="st2g.html" id="ST2G" name="ST2G">ST2G</a>
            —
            <a href="st2g.html#ST2G_64Spost_ldsttags">post-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname"><a href="st2g.html" id="ST2G" name="ST2G">ST2G</a>
            —
            <a href="st2g.html#ST2G_64Soffset_ldsttags">signed offset</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="st2g.html" id="ST2G" name="ST2G">ST2G</a>
            —
            <a href="st2g.html#ST2G_64Spre_ldsttags">pre-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><a href="stgm.html" id="STGM" name="STGM">STGM</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="stz2g.html" id="STZ2G" name="STZ2G">STZ2G</a>
            —
            <a href="stz2g.html#STZ2G_64Spost_ldsttags">post-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname"><a href="stz2g.html" id="STZ2G" name="STZ2G">STZ2G</a>
            —
            <a href="stz2g.html#STZ2G_64Soffset_ldsttags">signed offset</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><a href="stz2g.html" id="STZ2G" name="STZ2G">STZ2G</a>
            —
            <a href="stz2g.html#STZ2G_64Spre_ldsttags">pre-index</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><a href="ldgm.html" id="LDGM" name="LDGM">LDGM</a></td><td>ARMv8.5-MemTag</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstexcl"><a id="ldstexcl" name="ldstexcl"></a><h3 class="iclass">Load/store exclusive</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr">L</td><td class="lr">o1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstexcl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxrb.html" id="STXRB" name="STXRB">STXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxrb.html" id="STLXRB" name="STLXRB">STLXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASP_CP32_ldstexcl">32-bit CASP</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPL_CP32_ldstexcl">32-bit CASPL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxrb.html" id="LDXRB" name="LDXRB">LDXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxrb.html" id="LDAXRB" name="LDAXRB">LDAXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPA_CP32_ldstexcl">32-bit CASPA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPAL_CP32_ldstexcl">32-bit CASPAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllrb.html" id="STLLRB" name="STLLRB">STLLRB</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlrb.html" id="STLRB" name="STLRB">STLRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASB_C32_ldstexcl">CASB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASLB_C32_ldstexcl">CASLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlarb.html" id="LDLARB" name="LDLARB">LDLARB</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldarb.html" id="LDARB" name="LDARB">LDARB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASAB_C32_ldstexcl">CASAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASALB_C32_ldstexcl">CASALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxrh.html" id="STXRH" name="STXRH">STXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxrh.html" id="STLXRH" name="STLXRH">STLXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASP_CP64_ldstexcl">64-bit CASP</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPL_CP64_ldstexcl">64-bit CASPL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxrh.html" id="LDXRH" name="LDXRH">LDXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxrh.html" id="LDAXRH" name="LDAXRH">LDAXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPA_CP64_ldstexcl">64-bit CASPA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPAL_CP64_ldstexcl">64-bit CASPAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllrh.html" id="STLLRH" name="STLLRH">STLLRH</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlrh.html" id="STLRH" name="STLRH">STLRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASH_C32_ldstexcl">CASH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASLH_C32_ldstexcl">CASLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlarh.html" id="LDLARH" name="LDLARH">LDLARH</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldarh.html" id="LDARH" name="LDARH">LDARH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASAH_C32_ldstexcl">CASAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASALH_C32_ldstexcl">CASALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxr.html" id="STXR" name="STXR">STXR</a>
            —
            <a href="stxr.html#STXR_SR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxr.html" id="STLXR" name="STLXR">STLXR</a>
            —
            <a href="stlxr.html#STLXR_SR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxp.html" id="STXP" name="STXP">STXP</a>
            —
            <a href="stxp.html#STXP_SP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxp.html" id="STLXP" name="STLXP">STLXP</a>
            —
            <a href="stlxp.html#STLXP_SP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxr.html" id="LDXR" name="LDXR">LDXR</a>
            —
            <a href="ldxr.html#LDXR_LR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxr.html" id="LDAXR" name="LDAXR">LDAXR</a>
            —
            <a href="ldaxr.html#LDAXR_LR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxp.html" id="LDXP" name="LDXP">LDXP</a>
            —
            <a href="ldxp.html#LDXP_LP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxp.html" id="LDAXP" name="LDAXP">LDAXP</a>
            —
            <a href="ldaxp.html#LDAXP_LP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllr.html" id="STLLR" name="STLLR">STLLR</a>
            —
            <a href="stllr.html#STLLR_SL32_ldstexcl">32-bit</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlr.html" id="STLR" name="STLR">STLR</a>
            —
            <a href="stlr.html#STLR_SL32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CAS_C32_ldstexcl">32-bit CAS</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASL_C32_ldstexcl">32-bit CASL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlar.html" id="LDLAR" name="LDLAR">LDLAR</a>
            —
            <a href="ldlar.html#LDLAR_LR32_ldstexcl">32-bit</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldar.html" id="LDAR" name="LDAR">LDAR</a>
            —
            <a href="ldar.html#LDAR_LR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASA_C32_ldstexcl">32-bit CASA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASAL_C32_ldstexcl">32-bit CASAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxr.html" id="STXR" name="STXR">STXR</a>
            —
            <a href="stxr.html#STXR_SR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxr.html" id="STLXR" name="STLXR">STLXR</a>
            —
            <a href="stlxr.html#STLXR_SR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxp.html" id="STXP" name="STXP">STXP</a>
            —
            <a href="stxp.html#STXP_SP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxp.html" id="STLXP" name="STLXP">STLXP</a>
            —
            <a href="stlxp.html#STLXP_SP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxr.html" id="LDXR" name="LDXR">LDXR</a>
            —
            <a href="ldxr.html#LDXR_LR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxr.html" id="LDAXR" name="LDAXR">LDAXR</a>
            —
            <a href="ldaxr.html#LDAXR_LR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxp.html" id="LDXP" name="LDXP">LDXP</a>
            —
            <a href="ldxp.html#LDXP_LP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxp.html" id="LDAXP" name="LDAXP">LDAXP</a>
            —
            <a href="ldaxp.html#LDAXP_LP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllr.html" id="STLLR" name="STLLR">STLLR</a>
            —
            <a href="stllr.html#STLLR_SL64_ldstexcl">64-bit</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlr.html" id="STLR" name="STLR">STLR</a>
            —
            <a href="stlr.html#STLR_SL64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CAS_C64_ldstexcl">64-bit CAS</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASL_C64_ldstexcl">64-bit CASL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlar.html" id="LDLAR" name="LDLAR">LDLAR</a>
            —
            <a href="ldlar.html#LDLAR_LR64_ldstexcl">64-bit</a></td><td>ARMv8.1-LOR</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldar.html" id="LDAR" name="LDAR">LDAR</a>
            —
            <a href="ldar.html#LDAR_LR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASA_C64_ldstexcl">64-bit CASA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASAL_C64_ldstexcl">64-bit CASAL</a></td><td>ARMv8.1-LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldapstl_unscaled"><a id="ldapstl_unscaled" name="ldapstl_unscaled"></a><h3 class="iclass">LDAPR/STLR (unscaled immediate)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldapstl_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="stlurb.html" id="STLURB" name="STLURB">STLURB</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="ldapurb.html" id="LDAPURB" name="LDAPURB">LDAPURB</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="ldapursb.html" id="LDAPURSB" name="LDAPURSB">LDAPURSB</a>
            —
            <a href="ldapursb.html#LDAPURSB_64_ldapstl_unscaled">64-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="ldapursb.html" id="LDAPURSB" name="LDAPURSB">LDAPURSB</a>
            —
            <a href="ldapursb.html#LDAPURSB_32_ldapstl_unscaled">32-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="stlurh.html" id="STLURH" name="STLURH">STLURH</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="ldapurh.html" id="LDAPURH" name="LDAPURH">LDAPURH</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="ldapursh.html" id="LDAPURSH" name="LDAPURSH">LDAPURSH</a>
            —
            <a href="ldapursh.html#LDAPURSH_64_ldapstl_unscaled">64-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="ldapursh.html" id="LDAPURSH" name="LDAPURSH">LDAPURSH</a>
            —
            <a href="ldapursh.html#LDAPURSH_32_ldapstl_unscaled">32-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_gen.html" id="STLUR_gen" name="STLUR_gen">STLUR</a>
            —
            <a href="stlur_gen.html#STLUR_32_ldapstl_unscaled">32-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_gen.html" id="LDAPUR_gen" name="LDAPUR_gen">LDAPUR</a>
            —
            <a href="ldapur_gen.html#LDAPUR_32_ldapstl_unscaled">32-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="ldapursw.html" id="LDAPURSW" name="LDAPURSW">LDAPURSW</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><a href="stlur_gen.html" id="STLUR_gen" name="STLUR_gen">STLUR</a>
            —
            <a href="stlur_gen.html#STLUR_64_ldapstl_unscaled">64-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><a href="ldapur_gen.html" id="LDAPUR_gen" name="LDAPUR_gen">LDAPUR</a>
            —
            <a href="ldapur_gen.html#LDAPUR_64_ldapstl_unscaled">64-bit</a></td><td>ARMv8.4-RCPC</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="loadlit"><a id="loadlit" name="loadlit"></a><h3 class="iclass">Load register (literal)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="loadlit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_lit_gen.html" id="LDR_lit_gen" name="LDR_lit_gen">LDR (literal)</a>
            —
            <a href="ldr_lit_gen.html#LDR_32_loadlit">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_S_loadlit">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_lit_gen.html" id="LDR_lit_gen" name="LDR_lit_gen">LDR (literal)</a>
            —
            <a href="ldr_lit_gen.html#LDR_64_loadlit">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_D_loadlit">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ldrsw_lit.html" id="LDRSW_lit" name="LDRSW_lit">LDRSW (literal)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_Q_loadlit">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="prfm_lit.html" id="PRFM_lit" name="PRFM_lit">PRFM (literal)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstnapair_offs"><a id="ldstnapair_offs" name="ldstnapair_offs"></a><h3 class="iclass">Load/store no-allocate pair (offset)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstnapair_offs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_gen.html" id="STNP_gen" name="STNP_gen">STNP</a>
            —
            <a href="stnp_gen.html#STNP_32_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_gen.html" id="LDNP_gen" name="LDNP_gen">LDNP</a>
            —
            <a href="ldnp_gen.html#LDNP_32_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_S_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_S_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_D_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_D_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_gen.html" id="STNP_gen" name="STNP_gen">STNP</a>
            —
            <a href="stnp_gen.html#STNP_64_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_gen.html" id="LDNP_gen" name="LDNP_gen">LDNP</a>
            —
            <a href="ldnp_gen.html#LDNP_64_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_Q_ldstnapair_offs">128-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_Q_ldstnapair_offs">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstpair_post"><a id="ldstpair_post" name="ldstpair_post"></a><h3 class="iclass">Load/store register pair (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstpair_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_post">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stgp.html" id="STGP" name="STGP">STGP</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_post">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_post">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_post">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstpair_off"><a id="ldstpair_off" name="ldstpair_off"></a><h3 class="iclass">Load/store register pair (offset)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstpair_off"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_off">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stgp.html" id="STGP" name="STGP">STGP</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_off">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_off">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_off">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstpair_pre"><a id="ldstpair_pre" name="ldstpair_pre"></a><h3 class="iclass">Load/store register pair (pre-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstpair_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_pre">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stgp.html" id="STGP" name="STGP">STGP</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_pre">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_pre">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_pre">128-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unscaled"><a id="ldst_unscaled" name="ldst_unscaled"></a><h3 class="iclass">Load/store register (unscaled immediate)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sturb.html" id="STURB" name="STURB">STURB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldurb.html" id="LDURB" name="LDURB">LDURB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursb.html" id="LDURSB" name="LDURSB">LDURSB</a>
            —
            <a href="ldursb.html#LDURSB_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldursb.html" id="LDURSB" name="LDURSB">LDURSB</a>
            —
            <a href="ldursb.html#LDURSB_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_B_ldst_unscaled">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_B_ldst_unscaled">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_Q_ldst_unscaled">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_Q_ldst_unscaled">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sturh.html" id="STURH" name="STURH">STURH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldurh.html" id="LDURH" name="LDURH">LDURH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursh.html" id="LDURSH" name="LDURSH">LDURSH</a>
            —
            <a href="ldursh.html#LDURSH_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldursh.html" id="LDURSH" name="LDURSH">LDURSH</a>
            —
            <a href="ldursh.html#LDURSH_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_H_ldst_unscaled">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_H_ldst_unscaled">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stur_gen.html" id="STUR_gen" name="STUR_gen">STUR</a>
            —
            <a href="stur_gen.html#STUR_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_gen.html" id="LDUR_gen" name="LDUR_gen">LDUR</a>
            —
            <a href="ldur_gen.html#LDUR_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursw.html" id="LDURSW" name="LDURSW">LDURSW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_S_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_S_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stur_gen.html" id="STUR_gen" name="STUR_gen">STUR</a>
            —
            <a href="stur_gen.html#STUR_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_gen.html" id="LDUR_gen" name="LDUR_gen">LDUR</a>
            —
            <a href="ldur_gen.html#LDUR_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="prfum.html" id="PRFUM" name="PRFUM">PRFUM</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_D_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_D_ldst_unscaled">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_immpost"><a id="ldst_immpost" name="ldst_immpost"></a><h3 class="iclass">Load/store register (immediate post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_immpost"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_immpost">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_immpost">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_immpost">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_immpost">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_immpost">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_immpost">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_immpost">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unpriv"><a id="ldst_unpriv" name="ldst_unpriv"></a><h3 class="iclass">Load/store register (unprivileged)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttrb.html" id="STTRB" name="STTRB">STTRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtrb.html" id="LDTRB" name="LDTRB">LDTRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsb.html" id="LDTRSB" name="LDTRSB">LDTRSB</a>
            —
            <a href="ldtrsb.html#LDTRSB_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldtrsb.html" id="LDTRSB" name="LDTRSB">LDTRSB</a>
            —
            <a href="ldtrsb.html#LDTRSB_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttrh.html" id="STTRH" name="STTRH">STTRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtrh.html" id="LDTRH" name="LDTRH">LDTRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsh.html" id="LDTRSH" name="LDTRSH">LDTRSH</a>
            —
            <a href="ldtrsh.html#LDTRSH_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldtrsh.html" id="LDTRSH" name="LDTRSH">LDTRSH</a>
            —
            <a href="ldtrsh.html#LDTRSH_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttr.html" id="STTR" name="STTR">STTR</a>
            —
            <a href="sttr.html#STTR_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtr.html" id="LDTR" name="LDTR">LDTR</a>
            —
            <a href="ldtr.html#LDTR_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsw.html" id="LDTRSW" name="LDTRSW">LDTRSW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttr.html" id="STTR" name="STTR">STTR</a>
            —
            <a href="sttr.html#STTR_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtr.html" id="LDTR" name="LDTR">LDTR</a>
            —
            <a href="ldtr.html#LDTR_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_immpre"><a id="ldst_immpre" name="ldst_immpre"></a><h3 class="iclass">Load/store register (immediate pre-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_immpre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_immpre">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_immpre">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_immpre">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_immpre">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_immpre">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_immpre">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_immpre">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="memop"><a id="memop" name="memop"></a><h3 class="iclass">Atomic memory operations</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="memop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDB_32_memop">LDADDB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRB_32_memop">LDCLRB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORB_32_memop">LDEORB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETB_32_memop">LDSETB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXB_32_memop">LDSMAXB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINB_32_memop">LDSMINB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXB_32_memop">LDUMAXB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINB_32_memop">LDUMINB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPB_32_memop">SWPB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDLB_32_memop">LDADDLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRLB_32_memop">LDCLRLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORLB_32_memop">LDEORLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETLB_32_memop">LDSETLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXLB_32_memop">LDSMAXLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINLB_32_memop">LDSMINLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXLB_32_memop">LDUMAXLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINLB_32_memop">LDUMINLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPLB_32_memop">SWPLB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDAB_32_memop">LDADDAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRAB_32_memop">LDCLRAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORAB_32_memop">LDEORAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETAB_32_memop">LDSETAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXAB_32_memop">LDSMAXAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINAB_32_memop">LDSMINAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXAB_32_memop">LDUMAXAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINAB_32_memop">LDUMINAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPAB_32_memop">SWPAB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldaprb.html" id="LDAPRB" name="LDAPRB">LDAPRB</a></td><td>ARMv8.3-RCPC</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDALB_32_memop">LDADDALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRALB_32_memop">LDCLRALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORALB_32_memop">LDEORALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETALB_32_memop">LDSETALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXALB_32_memop">LDSMAXALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINALB_32_memop">LDSMINALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXALB_32_memop">LDUMAXALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINALB_32_memop">LDUMINALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPALB_32_memop">SWPALB</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDH_32_memop">LDADDH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRH_32_memop">LDCLRH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORH_32_memop">LDEORH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETH_32_memop">LDSETH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXH_32_memop">LDSMAXH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINH_32_memop">LDSMINH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXH_32_memop">LDUMAXH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINH_32_memop">LDUMINH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPH_32_memop">SWPH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDLH_32_memop">LDADDLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRLH_32_memop">LDCLRLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORLH_32_memop">LDEORLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETLH_32_memop">LDSETLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXLH_32_memop">LDSMAXLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINLH_32_memop">LDSMINLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXLH_32_memop">LDUMAXLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINLH_32_memop">LDUMINLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPLH_32_memop">SWPLH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDAH_32_memop">LDADDAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRAH_32_memop">LDCLRAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORAH_32_memop">LDEORAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETAH_32_memop">LDSETAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXAH_32_memop">LDSMAXAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINAH_32_memop">LDSMINAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXAH_32_memop">LDUMAXAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINAH_32_memop">LDUMINAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPAH_32_memop">SWPAH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldaprh.html" id="LDAPRH" name="LDAPRH">LDAPRH</a></td><td>ARMv8.3-RCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDALH_32_memop">LDADDALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRALH_32_memop">LDCLRALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORALH_32_memop">LDEORALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETALH_32_memop">LDSETALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXALH_32_memop">LDSMAXALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINALH_32_memop">LDSMINALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXALH_32_memop">LDUMAXALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINALH_32_memop">LDUMINALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPALH_32_memop">SWPALH</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADD_32_memop">32-bit LDADD</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLR_32_memop">32-bit LDCLR</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEOR_32_memop">32-bit LDEOR</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSET_32_memop">32-bit LDSET</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAX_32_memop">32-bit LDSMAX</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMIN_32_memop">32-bit LDSMIN</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAX_32_memop">32-bit LDUMAX</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMIN_32_memop">32-bit LDUMIN</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWP_32_memop">32-bit SWP</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDL_32_memop">32-bit LDADDL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRL_32_memop">32-bit LDCLRL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORL_32_memop">32-bit LDEORL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETL_32_memop">32-bit LDSETL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXL_32_memop">32-bit LDSMAXL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINL_32_memop">32-bit LDSMINL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXL_32_memop">32-bit LDUMAXL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINL_32_memop">32-bit LDUMINL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPL_32_memop">32-bit SWPL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDA_32_memop">32-bit LDADDA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRA_32_memop">32-bit LDCLRA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORA_32_memop">32-bit LDEORA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETA_32_memop">32-bit LDSETA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXA_32_memop">32-bit LDSMAXA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINA_32_memop">32-bit LDSMINA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXA_32_memop">32-bit LDUMAXA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINA_32_memop">32-bit LDUMINA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPA_32_memop">32-bit SWPA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldapr.html" id="LDAPR" name="LDAPR">LDAPR</a>
            —
            <a href="ldapr.html#LDAPR_32L_memop">32-bit</a></td><td>ARMv8.3-RCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDAL_32_memop">32-bit LDADDAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRAL_32_memop">32-bit LDCLRAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORAL_32_memop">32-bit LDEORAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETAL_32_memop">32-bit LDSETAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXAL_32_memop">32-bit LDSMAXAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINAL_32_memop">32-bit LDSMINAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXAL_32_memop">32-bit LDUMAXAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINAL_32_memop">32-bit LDUMINAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPAL_32_memop">32-bit SWPAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADD_64_memop">64-bit LDADD</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLR_64_memop">64-bit LDCLR</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEOR_64_memop">64-bit LDEOR</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSET_64_memop">64-bit LDSET</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAX_64_memop">64-bit LDSMAX</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMIN_64_memop">64-bit LDSMIN</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAX_64_memop">64-bit LDUMAX</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMIN_64_memop">64-bit LDUMIN</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWP_64_memop">64-bit SWP</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDL_64_memop">64-bit LDADDL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRL_64_memop">64-bit LDCLRL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORL_64_memop">64-bit LDEORL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETL_64_memop">64-bit LDSETL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXL_64_memop">64-bit LDSMAXL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINL_64_memop">64-bit LDSMINL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXL_64_memop">64-bit LDUMAXL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINL_64_memop">64-bit LDUMINL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPL_64_memop">64-bit SWPL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDA_64_memop">64-bit LDADDA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRA_64_memop">64-bit LDCLRA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORA_64_memop">64-bit LDEORA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETA_64_memop">64-bit LDSETA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXA_64_memop">64-bit LDSMAXA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINA_64_memop">64-bit LDSMINA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXA_64_memop">64-bit LDUMAXA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINA_64_memop">64-bit LDUMINA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPA_64_memop">64-bit SWPA</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="ldapr.html" id="LDAPR" name="LDAPR">LDAPR</a>
            —
            <a href="ldapr.html#LDAPR_64L_memop">64-bit</a></td><td>ARMv8.3-RCPC</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDAL_64_memop">64-bit LDADDAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRAL_64_memop">64-bit LDCLRAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORAL_64_memop">64-bit LDEORAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETAL_64_memop">64-bit LDSETAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXAL_64_memop">64-bit LDSMAXAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINAL_64_memop">64-bit LDSMINAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXAL_64_memop">64-bit LDUMAXAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINAL_64_memop">64-bit LDUMINAL</a></td><td>ARMv8.1-LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPAL_64_memop">64-bit SWPAL</a></td><td>ARMv8.1-LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_regoff"><a id="ldst_regoff" name="ldst_regoff"></a><h3 class="iclass">Load/store register (register offset)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_regoff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="iformname"><a href="strb_reg.html" id="STRB_reg" name="STRB_reg">STRB (register)</a>
            —
            <a href="strb_reg.html#STRB_32B_ldst_regoff">extended register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="strb_reg.html" id="STRB_reg" name="STRB_reg">STRB (register)</a>
            —
            <a href="strb_reg.html#STRB_32BL_ldst_regoff">shifted register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldrb_reg.html" id="LDRB_reg" name="LDRB_reg">LDRB (register)</a>
            —
            <a href="ldrb_reg.html#LDRB_32B_ldst_regoff">extended register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><a href="ldrb_reg.html" id="LDRB_reg" name="LDRB_reg">LDRB (register)</a>
            —
            <a href="ldrb_reg.html#LDRB_32BL_ldst_regoff">shifted register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_64B_ldst_regoff">64-bit with extended register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_64BL_ldst_regoff">64-bit with shifted register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_32B_ldst_regoff">32-bit with extended register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_32BL_ldst_regoff">32-bit with shifted register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="strh_reg.html" id="STRH_reg" name="STRH_reg">STRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldrh_reg.html" id="LDRH_reg" name="LDRH_reg">LDRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="ldrsh_reg.html" id="LDRSH_reg" name="LDRSH_reg">LDRSH (register)</a>
            —
            <a href="ldrsh_reg.html#LDRSH_64_ldst_regoff">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="ldrsh_reg.html" id="LDRSH_reg" name="LDRSH_reg">LDRSH (register)</a>
            —
            <a href="ldrsh_reg.html#LDRSH_32_ldst_regoff">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_gen.html" id="STR_reg_gen" name="STR_reg_gen">STR (register)</a>
            —
            <a href="str_reg_gen.html#STR_32_ldst_regoff">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_gen.html" id="LDR_reg_gen" name="LDR_reg_gen">LDR (register)</a>
            —
            <a href="ldr_reg_gen.html#LDR_32_ldst_regoff">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="ldrsw_reg.html" id="LDRSW_reg" name="LDRSW_reg">LDRSW (register)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_gen.html" id="STR_reg_gen" name="STR_reg_gen">STR (register)</a>
            —
            <a href="str_reg_gen.html#STR_64_ldst_regoff">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_gen.html" id="LDR_reg_gen" name="LDR_reg_gen">LDR (register)</a>
            —
            <a href="ldr_reg_gen.html#LDR_64_ldst_regoff">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="prfm_reg.html" id="PRFM_reg" name="PRFM_reg">PRFM (register)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_pac"><a id="ldst_pac" name="ldst_pac"></a><h3 class="iclass">Load/store register (pac)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr">M</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="9">imm9</td><td class="lr">W</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_pac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">W</th></tr></thead><tbody><tr><td class="bitfield">!= 11</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ldra.html" id="LDRA" name="LDRA">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAA_64_ldst_pac">key A, offset</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldra.html" id="LDRA" name="LDRA">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAA_64W_ldst_pac">key A, pre-indexed</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldra.html" id="LDRA" name="LDRA">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAB_64_ldst_pac">key B, offset</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldra.html" id="LDRA" name="LDRA">LDRAA, LDRAB</a>
            —
            <a href="ldra.html#LDRAB_64W_ldst_pac">key B, pre-indexed</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_pos"><a id="ldst_pos" name="ldst_pos"></a><h3 class="iclass">Load/store register (unsigned immediate)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_pos"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_pos">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_pos">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_pos">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_pos">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_pos">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_pos">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="prfm_imm.html" id="PRFM_imm" name="PRFM_imm">PRFM (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_pos">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpreg" name="dpreg"></a>Data Processing -- Register</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"></td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr">op1</td><td class="lr" colspan="3">101</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="5"></td><td class="lr" colspan="6">op3</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_2src">Data-processing (2 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_1src">Data-processing (1 source)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#log_shift">Logical (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_shift">Add/subtract (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_ext">Add/subtract (extended register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            000000
          </td><td class="iformname"><a href="#addsub_carry">Add/subtract (with carry)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            x00001
          </td><td class="iformname"><a href="#rmif">Rotate right into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xx0010
          </td><td class="iformname"><a href="#setf">Evaluate into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#condcmp_reg">Conditional compare (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx1x
          </td><td class="iformname"><a href="#condcmp_imm">Conditional compare (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#condsel">Conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_3src">Data-processing (3 source)</a></td></tr></table></div><hr/><div class="iclass" id="dp_2src"><a id="dp_2src" name="dp_2src"></a><h3 class="iclass">Data-processing (2 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dp_2src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">000001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">00111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">00001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">001xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">000000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><a href="udiv.html" id="UDIV" name="UDIV">UDIV</a>
            —
            <a href="udiv.html#UDIV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><a href="sdiv.html" id="SDIV" name="SDIV">SDIV</a>
            —
            <a href="sdiv.html#SDIV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00010x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><a href="lslv.html" id="LSLV" name="LSLV">LSLV</a>
            —
            <a href="lslv.html#LSLV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><a href="lsrv.html" id="LSRV" name="LSRV">LSRV</a>
            —
            <a href="lsrv.html#LSRV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><a href="asrv.html" id="ASRV" name="ASRV">ASRV</a>
            —
            <a href="asrv.html#ASRV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><a href="rorv.html" id="RORV" name="RORV">RORV</a>
            —
            <a href="rorv.html#RORV_32_dp_2src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010x11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010000</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32B_32C_dp_2src">CRC32B</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010001</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32H_32C_dp_2src">CRC32H</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010010</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32W_32C_dp_2src">CRC32W</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010100</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CB_32C_dp_2src">CRC32CB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010101</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CH_32C_dp_2src">CRC32CH</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010110</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CW_32C_dp_2src">CRC32CW</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><a href="subp.html" id="SUBP" name="SUBP">SUBP</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><a href="udiv.html" id="UDIV" name="UDIV">UDIV</a>
            —
            <a href="udiv.html#UDIV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><a href="sdiv.html" id="SDIV" name="SDIV">SDIV</a>
            —
            <a href="sdiv.html#SDIV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000100</td><td class="iformname"><a href="irg.html" id="IRG" name="IRG">IRG</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000101</td><td class="iformname"><a href="gmi.html" id="GMI" name="GMI">GMI</a></td><td>ARMv8.5-MemTag</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><a href="lslv.html" id="LSLV" name="LSLV">LSLV</a>
            —
            <a href="lslv.html#LSLV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><a href="lsrv.html" id="LSRV" name="LSRV">LSRV</a>
            —
            <a href="lsrv.html#LSRV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><a href="asrv.html" id="ASRV" name="ASRV">ASRV</a>
            —
            <a href="asrv.html#ASRV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><a href="rorv.html" id="RORV" name="RORV">RORV</a>
            —
            <a href="rorv.html#RORV_64_dp_2src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname"><a href="pacga.html" id="PACGA" name="PACGA">PACGA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010x0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010011</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32X_64C_dp_2src">CRC32X</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010111</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CX_64C_dp_2src">CRC32CX</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><a href="subps.html" id="SUBPS" name="SUBPS">SUBPS</a></td><td>ARMv8.5-MemTag</td></tr></tbody></table></div></div><hr/><div class="iclass" id="dp_1src"><a id="dp_1src" name="dp_1src"></a><h3 class="iclass">Data-processing (1 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">1</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">opcode2</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dp_1src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">00011x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001xxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">01xxxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="iformname"><a href="rbit_int.html" id="RBIT_int" name="RBIT_int">RBIT</a>
            —
            <a href="rbit_int.html#RBIT_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="iformname"><a href="rev16_int.html" id="REV16_int" name="REV16_int">REV16</a>
            —
            <a href="rev16_int.html#REV16_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="iformname"><a href="rev.html" id="REV" name="REV">REV</a>
            —
            <a href="rev.html#REV_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"></td><td class="iformname"><a href="clz_int.html" id="CLZ_int" name="CLZ_int">CLZ</a>
            —
            <a href="clz_int.html#CLZ_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"></td><td class="iformname"><a href="cls_int.html" id="CLS_int" name="CLS_int">CLS</a>
            —
            <a href="cls_int.html#CLS_32_dp_1src">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="iformname"><a href="rbit_int.html" id="RBIT_int" name="RBIT_int">RBIT</a>
            —
            <a href="rbit_int.html#RBIT_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="iformname"><a href="rev16_int.html" id="REV16_int" name="REV16_int">REV16</a>
            —
            <a href="rev16_int.html#REV16_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="iformname"><a href="rev32_int.html" id="REV32_int" name="REV32_int">REV32</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="iformname"><a href="rev.html" id="REV" name="REV">REV</a>
            —
            <a href="rev.html#REV_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"></td><td class="iformname"><a href="clz_int.html" id="CLZ_int" name="CLZ_int">CLZ</a>
            —
            <a href="clz_int.html#CLZ_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"></td><td class="iformname"><a href="cls_int.html" id="CLS_int" name="CLS_int">CLS</a>
            —
            <a href="cls_int.html#CLS_64_dp_1src">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="iformname"><a href="pacia.html" id="PACIA" name="PACIA">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIA_64P_dp_1src">PACIA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000001</td><td class="bitfield"></td><td class="iformname"><a href="pacib.html" id="PACIB" name="PACIB">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIB_64P_dp_1src">PACIB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000010</td><td class="bitfield"></td><td class="iformname"><a href="pacda.html" id="PACDA" name="PACDA">PACDA, PACDZA</a>
            —
            <a href="pacda.html#PACDA_64P_dp_1src">PACDA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000011</td><td class="bitfield"></td><td class="iformname"><a href="pacdb.html" id="PACDB" name="PACDB">PACDB, PACDZB</a>
            —
            <a href="pacdb.html#PACDB_64P_dp_1src">PACDB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000100</td><td class="bitfield"></td><td class="iformname"><a href="autia.html" id="AUTIA" name="AUTIA">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIA_64P_dp_1src">AUTIA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000101</td><td class="bitfield"></td><td class="iformname"><a href="autib.html" id="AUTIB" name="AUTIB">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIB_64P_dp_1src">AUTIB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000110</td><td class="bitfield"></td><td class="iformname"><a href="autda.html" id="AUTDA" name="AUTDA">AUTDA, AUTDZA</a>
            —
            <a href="autda.html#AUTDA_64P_dp_1src">AUTDA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000111</td><td class="bitfield"></td><td class="iformname"><a href="autdb.html" id="AUTDB" name="AUTDB">AUTDB, AUTDZB</a>
            —
            <a href="autdb.html#AUTDB_64P_dp_1src">AUTDB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001000</td><td class="bitfield">11111</td><td class="iformname"><a href="pacia.html" id="PACIA" name="PACIA">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>
            —
            <a href="pacia.html#PACIZA_64Z_dp_1src">PACIZA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001001</td><td class="bitfield">11111</td><td class="iformname"><a href="pacib.html" id="PACIB" name="PACIB">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>
            —
            <a href="pacib.html#PACIZB_64Z_dp_1src">PACIZB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001010</td><td class="bitfield">11111</td><td class="iformname"><a href="pacda.html" id="PACDA" name="PACDA">PACDA, PACDZA</a>
            —
            <a href="pacda.html#PACDZA_64Z_dp_1src">PACDZA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001011</td><td class="bitfield">11111</td><td class="iformname"><a href="pacdb.html" id="PACDB" name="PACDB">PACDB, PACDZB</a>
            —
            <a href="pacdb.html#PACDZB_64Z_dp_1src">PACDZB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001100</td><td class="bitfield">11111</td><td class="iformname"><a href="autia.html" id="AUTIA" name="AUTIA">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>
            —
            <a href="autia.html#AUTIZA_64Z_dp_1src">AUTIZA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001101</td><td class="bitfield">11111</td><td class="iformname"><a href="autib.html" id="AUTIB" name="AUTIB">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>
            —
            <a href="autib.html#AUTIZB_64Z_dp_1src">AUTIZB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001110</td><td class="bitfield">11111</td><td class="iformname"><a href="autda.html" id="AUTDA" name="AUTDA">AUTDA, AUTDZA</a>
            —
            <a href="autda.html#AUTDZA_64Z_dp_1src">AUTDZA</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001111</td><td class="bitfield">11111</td><td class="iformname"><a href="autdb.html" id="AUTDB" name="AUTDB">AUTDB, AUTDZB</a>
            —
            <a href="autdb.html#AUTDZB_64Z_dp_1src">AUTDZB</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010000</td><td class="bitfield">11111</td><td class="iformname"><a href="xpac.html" id="XPAC" name="XPAC">XPACD, XPACI, XPACLRI</a>
            —
            <a href="xpac.html#XPACI_64Z_dp_1src">XPACI</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010001</td><td class="bitfield">11111</td><td class="iformname"><a href="xpac.html" id="XPAC" name="XPAC">XPACD, XPACI, XPACLRI</a>
            —
            <a href="xpac.html#XPACD_64Z_dp_1src">XPACD</a></td><td>ARMv8.3-PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">01001x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">0101xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">011xxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="log_shift"><a id="log_shift" name="log_shift"></a><h3 class="iclass">Logical (shifted register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">shift</td><td class="lr">N</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="log_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="and_log_shift.html" id="AND_log_shift" name="AND_log_shift">AND (shifted register)</a>
            —
            <a href="and_log_shift.html#AND_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bic_log_shift.html" id="BIC_log_shift" name="BIC_log_shift">BIC (shifted register)</a>
            —
            <a href="bic_log_shift.html#BIC_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="orr_log_shift.html" id="ORR_log_shift" name="ORR_log_shift">ORR (shifted register)</a>
            —
            <a href="orr_log_shift.html#ORR_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="orn_log_shift.html" id="ORN_log_shift" name="ORN_log_shift">ORN (shifted register)</a>
            —
            <a href="orn_log_shift.html#ORN_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="eor_log_shift.html" id="EOR_log_shift" name="EOR_log_shift">EOR (shifted register)</a>
            —
            <a href="eor_log_shift.html#EOR_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="eon.html" id="EON" name="EON">EON (shifted register)</a>
            —
            <a href="eon.html#EON_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ands_log_shift.html" id="ANDS_log_shift" name="ANDS_log_shift">ANDS (shifted register)</a>
            —
            <a href="ands_log_shift.html#ANDS_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bics.html" id="BICS" name="BICS">BICS (shifted register)</a>
            —
            <a href="bics.html#BICS_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="and_log_shift.html" id="AND_log_shift" name="AND_log_shift">AND (shifted register)</a>
            —
            <a href="and_log_shift.html#AND_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bic_log_shift.html" id="BIC_log_shift" name="BIC_log_shift">BIC (shifted register)</a>
            —
            <a href="bic_log_shift.html#BIC_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="orr_log_shift.html" id="ORR_log_shift" name="ORR_log_shift">ORR (shifted register)</a>
            —
            <a href="orr_log_shift.html#ORR_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="orn_log_shift.html" id="ORN_log_shift" name="ORN_log_shift">ORN (shifted register)</a>
            —
            <a href="orn_log_shift.html#ORN_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="eor_log_shift.html" id="EOR_log_shift" name="EOR_log_shift">EOR (shifted register)</a>
            —
            <a href="eor_log_shift.html#EOR_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="eon.html" id="EON" name="EON">EON (shifted register)</a>
            —
            <a href="eon.html#EON_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ands_log_shift.html" id="ANDS_log_shift" name="ANDS_log_shift">ANDS (shifted register)</a>
            —
            <a href="ands_log_shift.html#ANDS_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bics.html" id="BICS" name="BICS">BICS (shifted register)</a>
            —
            <a href="bics.html#BICS_64_log_shift">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_shift"><a id="addsub_shift" name="addsub_shift"></a><h3 class="iclass">Add/subtract (shifted register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">shift</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">shift</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_shift.html" id="ADD_addsub_shift" name="ADD_addsub_shift">ADD (shifted register)</a>
            —
            <a href="add_addsub_shift.html#ADD_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_shift.html" id="ADDS_addsub_shift" name="ADDS_addsub_shift">ADDS (shifted register)</a>
            —
            <a href="adds_addsub_shift.html#ADDS_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_shift.html" id="SUB_addsub_shift" name="SUB_addsub_shift">SUB (shifted register)</a>
            —
            <a href="sub_addsub_shift.html#SUB_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_shift.html" id="SUBS_addsub_shift" name="SUBS_addsub_shift">SUBS (shifted register)</a>
            —
            <a href="subs_addsub_shift.html#SUBS_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_shift.html" id="ADD_addsub_shift" name="ADD_addsub_shift">ADD (shifted register)</a>
            —
            <a href="add_addsub_shift.html#ADD_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_shift.html" id="ADDS_addsub_shift" name="ADDS_addsub_shift">ADDS (shifted register)</a>
            —
            <a href="adds_addsub_shift.html#ADDS_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_shift.html" id="SUB_addsub_shift" name="SUB_addsub_shift">SUB (shifted register)</a>
            —
            <a href="sub_addsub_shift.html#SUB_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_shift.html" id="SUBS_addsub_shift" name="SUBS_addsub_shift">SUBS (shifted register)</a>
            —
            <a href="subs_addsub_shift.html#SUBS_64_addsub_shift">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_ext"><a id="addsub_ext" name="addsub_ext"></a><h3 class="iclass">Add/subtract (extended register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opt</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_ext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opt</th><th class="bitfields" colspan="" rowspan="">imm3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_ext.html" id="ADD_addsub_ext" name="ADD_addsub_ext">ADD (extended register)</a>
            —
            <a href="add_addsub_ext.html#ADD_32_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_ext.html" id="ADDS_addsub_ext" name="ADDS_addsub_ext">ADDS (extended register)</a>
            —
            <a href="adds_addsub_ext.html#ADDS_32S_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_ext.html" id="SUB_addsub_ext" name="SUB_addsub_ext">SUB (extended register)</a>
            —
            <a href="sub_addsub_ext.html#SUB_32_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_ext.html" id="SUBS_addsub_ext" name="SUBS_addsub_ext">SUBS (extended register)</a>
            —
            <a href="subs_addsub_ext.html#SUBS_32S_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_ext.html" id="ADD_addsub_ext" name="ADD_addsub_ext">ADD (extended register)</a>
            —
            <a href="add_addsub_ext.html#ADD_64_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_ext.html" id="ADDS_addsub_ext" name="ADDS_addsub_ext">ADDS (extended register)</a>
            —
            <a href="adds_addsub_ext.html#ADDS_64S_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_ext.html" id="SUB_addsub_ext" name="SUB_addsub_ext">SUB (extended register)</a>
            —
            <a href="sub_addsub_ext.html#SUB_64_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_ext.html" id="SUBS_addsub_ext" name="SUBS_addsub_ext">SUBS (extended register)</a>
            —
            <a href="subs_addsub_ext.html#SUBS_64S_addsub_ext">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_carry"><a id="addsub_carry" name="addsub_carry"></a><h3 class="iclass">Add/subtract (with carry)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_carry"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="adc.html" id="ADC" name="ADC">ADC</a>
            —
            <a href="adc.html#ADC_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adcs.html" id="ADCS" name="ADCS">ADCS</a>
            —
            <a href="adcs.html#ADCS_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sbc.html" id="SBC" name="SBC">SBC</a>
            —
            <a href="sbc.html#SBC_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sbcs.html" id="SBCS" name="SBCS">SBCS</a>
            —
            <a href="sbcs.html#SBCS_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="adc.html" id="ADC" name="ADC">ADC</a>
            —
            <a href="adc.html#ADC_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="adcs.html" id="ADCS" name="ADCS">ADCS</a>
            —
            <a href="adcs.html#ADCS_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="sbc.html" id="SBC" name="SBC">SBC</a>
            —
            <a href="sbc.html#SBC_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="sbcs.html" id="SBCS" name="SBCS">SBCS</a>
            —
            <a href="sbcs.html#SBCS_64_addsub_carry">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="rmif"><a id="rmif" name="rmif"></a><h3 class="iclass">Rotate right into flags</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">o2</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="rmif"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="rmif.html" id="RMIF" name="RMIF">RMIF</a></td><td>ARMv8.4-CondM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="setf"><a id="setf" name="setf"></a><h3 class="iclass">Evaluate into flags</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opcode2</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="setf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">mask</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 000000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="setf.html" id="SETF" name="SETF">SETF8, SETF16</a>
            —
            <a href="setf.html#SETF8_only_setf">SETF8</a></td><td>ARMv8.4-CondM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="setf.html" id="SETF" name="SETF">SETF8, SETF16</a>
            —
            <a href="setf.html#SETF16_only_setf">SETF16</a></td><td>ARMv8.4-CondM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="condcmp_reg"><a id="condcmp_reg" name="condcmp_reg"></a><h3 class="iclass">Conditional compare (register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condcmp_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_reg.html" id="CCMN_reg" name="CCMN_reg">CCMN (register)</a>
            —
            <a href="ccmn_reg.html#CCMN_32_condcmp_reg">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_reg.html" id="CCMP_reg" name="CCMP_reg">CCMP (register)</a>
            —
            <a href="ccmp_reg.html#CCMP_32_condcmp_reg">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_reg.html" id="CCMN_reg" name="CCMN_reg">CCMN (register)</a>
            —
            <a href="ccmn_reg.html#CCMN_64_condcmp_reg">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_reg.html" id="CCMP_reg" name="CCMP_reg">CCMP (register)</a>
            —
            <a href="ccmp_reg.html#CCMP_64_condcmp_reg">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="condcmp_imm"><a id="condcmp_imm" name="condcmp_imm"></a><h3 class="iclass">Conditional compare (immediate)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="4">cond</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condcmp_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_imm.html" id="CCMN_imm" name="CCMN_imm">CCMN (immediate)</a>
            —
            <a href="ccmn_imm.html#CCMN_32_condcmp_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_imm.html" id="CCMP_imm" name="CCMP_imm">CCMP (immediate)</a>
            —
            <a href="ccmp_imm.html#CCMP_32_condcmp_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_imm.html" id="CCMN_imm" name="CCMN_imm">CCMN (immediate)</a>
            —
            <a href="ccmn_imm.html#CCMN_64_condcmp_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_imm.html" id="CCMP_imm" name="CCMP_imm">CCMP (immediate)</a>
            —
            <a href="ccmp_imm.html#CCMP_64_condcmp_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="condsel"><a id="condsel" name="condsel"></a><h3 class="iclass">Conditional select</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csel.html" id="CSEL" name="CSEL">CSEL</a>
            —
            <a href="csel.html#CSEL_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csinc.html" id="CSINC" name="CSINC">CSINC</a>
            —
            <a href="csinc.html#CSINC_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csinv.html" id="CSINV" name="CSINV">CSINV</a>
            —
            <a href="csinv.html#CSINV_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csneg.html" id="CSNEG" name="CSNEG">CSNEG</a>
            —
            <a href="csneg.html#CSNEG_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csel.html" id="CSEL" name="CSEL">CSEL</a>
            —
            <a href="csel.html#CSEL_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csinc.html" id="CSINC" name="CSINC">CSINC</a>
            —
            <a href="csinc.html#CSINC_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csinv.html" id="CSINV" name="CSINV">CSINV</a>
            —
            <a href="csinv.html#CSINV_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csneg.html" id="CSNEG" name="CSNEG">CSNEG</a>
            —
            <a href="csneg.html#CSNEG_64_condsel">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dp_3src"><a id="dp_3src" name="dp_3src"></a><h3 class="iclass">Data-processing (3 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op54</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op31</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dp_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op54</th><th class="bitfields" colspan="" rowspan="">op31</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="madd.html" id="MADD" name="MADD">MADD</a>
            —
            <a href="madd.html#MADD_32A_dp_3src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><a href="msub.html" id="MSUB" name="MSUB">MSUB</a>
            —
            <a href="msub.html#MSUB_32A_dp_3src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="madd.html" id="MADD" name="MADD">MADD</a>
            —
            <a href="madd.html#MADD_64A_dp_3src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><a href="msub.html" id="MSUB" name="MSUB">MSUB</a>
            —
            <a href="msub.html#MSUB_64A_dp_3src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="smaddl.html" id="SMADDL" name="SMADDL">SMADDL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="smsubl.html" id="SMSUBL" name="SMSUBL">SMSUBL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><a href="smulh.html" id="SMULH" name="SMULH">SMULH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname"><a href="umaddl.html" id="UMADDL" name="UMADDL">UMADDL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname"><a href="umsubl.html" id="UMSUBL" name="UMSUBL">UMSUBL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname"><a href="umulh.html" id="UMULH" name="UMULH">UMULH</a></td></tr></tbody></table></div></div><hr/><h2><a id="simd-dp" name="simd-dp"></a>Data Processing -- Scalar Floating-Point and Advanced SIMD</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr" colspan="3">111</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="9">op3</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptoaes">Cryptographic AES</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#cryptosha3">Cryptographic three-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptosha2">Cryptographic two-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0110
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asisdone">Advanced SIMD scalar copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asisdsamefp16">Advanced SIMD scalar three same FP16</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmiscfp16">Advanced SIMD scalar two-register miscellaneous FP16</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asisdsame2">Advanced SIMD scalar three same extra</a></td><td>ARMv8.1-RDMA</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmisc">Advanced SIMD scalar two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdpair">Advanced SIMD scalar pairwise</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asisddiff">Advanced SIMD scalar three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdsame">Advanced SIMD scalar three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdshf">Advanced SIMD scalar shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asisdelem">Advanced SIMD scalar x indexed element</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#asimdtbl">Advanced SIMD table lookup</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname"><a href="#asimdperm">Advanced SIMD permute</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x10
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname"><a href="#asimdext">Advanced SIMD extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asimdins">Advanced SIMD copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asimdsamefp16">Advanced SIMD three same (FP16)</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmiscfp16">Advanced SIMD two-register miscellaneous (FP16)</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asimdsame2">Advanced SIMD three-register extension</a></td><td>ARMv8.2-DotProd</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmisc">Advanced SIMD two-register miscellaneous</a></td><td>ARMv8.5-FRINT</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdall">Advanced SIMD across lanes</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asimddiff">Advanced SIMD three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdsame">Advanced SIMD three same</a></td><td>ARMv8.2-FHM</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdimm">Advanced SIMD modified immediate</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            != 0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdshf">Advanced SIMD shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asimdelem">Advanced SIMD vector x indexed element</a></td><td>ARMv8.2-DotProd</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx10xxxx
          </td><td class="iformname"><a href="#crypto3_imm2">Cryptographic three-register, imm2</a></td><td>ARMv8.2-SM3</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            11xx
          </td><td class="bitfield">
            xxx1x00xx
          </td><td class="iformname"><a href="#cryptosha512_3">Cryptographic three-register SHA 512</a></td><td>ARMv8.2-SHA2</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="bitfield">
            xxx0xxxxx
          </td><td class="iformname"><a href="#crypto4">Cryptographic four-register</a></td><td>ARMv8.2-SHA3</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="iformname"><a href="xar_advsimd.html">XAR</a></td><td>ARMv8.2-SHA3</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001000xx
          </td><td class="iformname"><a href="#cryptosha512_2">Cryptographic two-register SHA 512</a></td><td>ARMv8.2-SHA2</td></tr><tr class="instructiontable"><td class="bitfield">
            1xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#float2fix">Conversion between floating-point and fixed-point</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxx000000
          </td><td class="iformname"><a href="#float2int">Conversion between floating-point and integer</a></td><td>ARMv8.3-JConv</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxx10000
          </td><td class="iformname"><a href="#floatdp1">Floating-point data-processing (1 source)</a></td><td>ARMv8.5-FRINT</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxx1000
          </td><td class="iformname"><a href="#floatcmp">Floating-point compare</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxx100
          </td><td class="iformname"><a href="#floatimm">Floating-point immediate</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx01
          </td><td class="iformname"><a href="#floatccmp">Floating-point conditional compare</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx10
          </td><td class="iformname"><a href="#floatdp2">Floating-point data-processing (2 source)</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx11
          </td><td class="iformname"><a href="#floatsel">Floating-point conditional select</a></td><td>ARMv8.2-FP16</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#floatdp3">Floating-point data-processing (3 source)</a></td><td>ARMv8.2-FP16</td></tr></table></div><hr/><div class="iclass" id="cryptoaes"><a id="cryptoaes" name="cryptoaes"></a><h3 class="iclass">Cryptographic AES</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptoaes"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">000xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00100</td><td class="iformname"><a href="aese_advsimd.html" id="AESE_advsimd" name="AESE_advsimd">AESE</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><a href="aesd_advsimd.html" id="AESD_advsimd" name="AESD_advsimd">AESD</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00110</td><td class="iformname"><a href="aesmc_advsimd.html" id="AESMC_advsimd" name="AESMC_advsimd">AESMC</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00111</td><td class="iformname"><a href="aesimc_advsimd.html" id="AESIMC_advsimd" name="AESIMC_advsimd">AESIMC</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cryptosha3"><a id="cryptosha3" name="cryptosha3"></a><h3 class="iclass">Cryptographic three-register SHA</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptosha3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="sha1c_advsimd.html" id="SHA1C_advsimd" name="SHA1C_advsimd">SHA1C</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="sha1p_advsimd.html" id="SHA1P_advsimd" name="SHA1P_advsimd">SHA1P</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="sha1m_advsimd.html" id="SHA1M_advsimd" name="SHA1M_advsimd">SHA1M</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="sha1su0_advsimd.html" id="SHA1SU0_advsimd" name="SHA1SU0_advsimd">SHA1SU0</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="sha256h_advsimd.html" id="SHA256H_advsimd" name="SHA256H_advsimd">SHA256H</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="sha256h2_advsimd.html" id="SHA256H2_advsimd" name="SHA256H2_advsimd">SHA256H2</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="sha256su1_advsimd.html" id="SHA256SU1_advsimd" name="SHA256SU1_advsimd">SHA256SU1</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cryptosha2"><a id="cryptosha2" name="cryptosha2"></a><h3 class="iclass">Cryptographic two-register SHA</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptosha2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="sha1h_advsimd.html" id="SHA1H_advsimd" name="SHA1H_advsimd">SHA1H</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname"><a href="sha1su1_advsimd.html" id="SHA1SU1_advsimd" name="SHA1SU1_advsimd">SHA1SU1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00010</td><td class="iformname"><a href="sha256su0_advsimd.html" id="SHA256SU0_advsimd" name="SHA256SU0_advsimd">SHA256SU0</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdone"><a id="asisdone" name="asisdone"></a><h3 class="iclass">Advanced SIMD scalar copy</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxx1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xx1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">x1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="dup_advsimd_elt.html" id="DUP_advsimd_elt" name="DUP_advsimd_elt">DUP (element)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x0000</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdsamefp16"><a id="asisdsamefp16" name="asisdsamefp16"></a><h3 class="iclass">Advanced SIMD scalar three same FP16</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdmiscfp16"><a id="asisdmiscfp16" name="asisdmiscfp16"></a><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous FP16</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="frecpx_advsimd.html" id="FRECPX_advsimd" name="FRECPX_advsimd">FRECPX</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdsame2"><a id="asisdsame2" name="asisdsame2"></a><h3 class="iclass">Advanced SIMD scalar three same extra</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="sqrdmlah_advsimd_vec.html" id="SQRDMLAH_advsimd_vec" name="SQRDMLAH_advsimd_vec">SQRDMLAH (vector)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="sqrdmlsh_advsimd_vec.html" id="SQRDMLSH_advsimd_vec" name="SQRDMLSH_advsimd_vec">SQRDMLSH (vector)</a></td><td>ARMv8.1-RDMA</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdmisc"><a id="asisdmisc" name="asisdmisc"></a><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="suqadd_advsimd.html" id="SUQADD_advsimd" name="SUQADD_advsimd">SUQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqabs_advsimd.html" id="SQABS_advsimd" name="SQABS_advsimd">SQABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmgt_advsimd_zero.html" id="CMGT_advsimd_zero" name="CMGT_advsimd_zero">CMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmeq_advsimd_zero.html" id="CMEQ_advsimd_zero" name="CMEQ_advsimd_zero">CMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="cmlt_advsimd.html" id="CMLT_advsimd" name="CMLT_advsimd">CMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="abs_advsimd.html" id="ABS_advsimd" name="ABS_advsimd">ABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="sqxtn_advsimd.html" id="SQXTN_advsimd" name="SQXTN_advsimd">SQXTN, SQXTN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecpx_advsimd.html" id="FRECPX_advsimd" name="FRECPX_advsimd">FRECPX</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="usqadd_advsimd.html" id="USQADD_advsimd" name="USQADD_advsimd">USQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqneg_advsimd.html" id="SQNEG_advsimd" name="SQNEG_advsimd">SQNEG</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmge_advsimd_zero.html" id="CMGE_advsimd_zero" name="CMGE_advsimd_zero">CMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmle_advsimd.html" id="CMLE_advsimd" name="CMLE_advsimd">CMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="neg_advsimd.html" id="NEG_advsimd" name="NEG_advsimd">NEG (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="sqxtun_advsimd.html" id="SQXTUN_advsimd" name="SQXTUN_advsimd">SQXTUN, SQXTUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="uqxtn_advsimd.html" id="UQXTN_advsimd" name="UQXTN_advsimd">UQXTN, UQXTN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtxn_advsimd.html" id="FCVTXN_advsimd" name="FCVTXN_advsimd">FCVTXN, FCVTXN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdpair"><a id="asisdpair" name="asisdpair"></a><h3 class="iclass">Advanced SIMD scalar pairwise</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdpair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname"><a href="addp_advsimd_pair.html" id="ADDP_advsimd_pair" name="ADDP_advsimd_pair">ADDP (scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmp_advsimd_pair.html" id="FMAXNMP_advsimd_pair" name="FMAXNMP_advsimd_pair">FMAXNMP (scalar)</a>
            —
            <a href="fmaxnmp_advsimd_pair.html#FMAXNMP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01101</td><td class="iformname"><a href="faddp_advsimd_pair.html" id="FADDP_advsimd_pair" name="FADDP_advsimd_pair">FADDP (scalar)</a>
            —
            <a href="faddp_advsimd_pair.html#FADDP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxp_advsimd_pair.html" id="FMAXP_advsimd_pair" name="FMAXP_advsimd_pair">FMAXP (scalar)</a>
            —
            <a href="fmaxp_advsimd_pair.html#FMAXP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmp_advsimd_pair.html" id="FMINNMP_advsimd_pair" name="FMINNMP_advsimd_pair">FMINNMP (scalar)</a>
            —
            <a href="fminnmp_advsimd_pair.html#FMINNMP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><a href="fminp_advsimd_pair.html" id="FMINP_advsimd_pair" name="FMINP_advsimd_pair">FMINP (scalar)</a>
            —
            <a href="fminp_advsimd_pair.html#FMINP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmp_advsimd_pair.html" id="FMAXNMP_advsimd_pair" name="FMAXNMP_advsimd_pair">FMAXNMP (scalar)</a>
            —
            <a href="fmaxnmp_advsimd_pair.html#FMAXNMP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><a href="faddp_advsimd_pair.html" id="FADDP_advsimd_pair" name="FADDP_advsimd_pair">FADDP (scalar)</a>
            —
            <a href="faddp_advsimd_pair.html#FADDP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxp_advsimd_pair.html" id="FMAXP_advsimd_pair" name="FMAXP_advsimd_pair">FMAXP (scalar)</a>
            —
            <a href="fmaxp_advsimd_pair.html#FMAXP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmp_advsimd_pair.html" id="FMINNMP_advsimd_pair" name="FMINNMP_advsimd_pair">FMINNMP (scalar)</a>
            —
            <a href="fminnmp_advsimd_pair.html#FMINNMP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminp_advsimd_pair.html" id="FMINP_advsimd_pair" name="FMINP_advsimd_pair">FMINP (scalar)</a>
            —
            <a href="fminp_advsimd_pair.html#FMINP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisddiff"><a id="asisddiff" name="asisddiff"></a><h3 class="iclass">Advanced SIMD scalar three different</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="sqdmlal_advsimd_vec.html" id="SQDMLAL_advsimd_vec" name="SQDMLAL_advsimd_vec">SQDMLAL, SQDMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmlsl_advsimd_vec.html" id="SQDMLSL_advsimd_vec" name="SQDMLSL_advsimd_vec">SQDMLSL, SQDMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sqdmull_advsimd_vec.html" id="SQDMULL_advsimd_vec" name="SQDMULL_advsimd_vec">SQDMULL, SQDMULL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdsame"><a id="asisdsame" name="asisdsame"></a><h3 class="iclass">Advanced SIMD scalar three same</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="sqadd_advsimd.html" id="SQADD_advsimd" name="SQADD_advsimd">SQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="sqsub_advsimd.html" id="SQSUB_advsimd" name="SQSUB_advsimd">SQSUB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmgt_advsimd_reg.html" id="CMGT_advsimd_reg" name="CMGT_advsimd_reg">CMGT (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmge_advsimd_reg.html" id="CMGE_advsimd_reg" name="CMGE_advsimd_reg">CMGE (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="sshl_advsimd.html" id="SSHL_advsimd" name="SSHL_advsimd">SSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="sqshl_advsimd_reg.html" id="SQSHL_advsimd_reg" name="SQSHL_advsimd_reg">SQSHL (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="srshl_advsimd.html" id="SRSHL_advsimd" name="SRSHL_advsimd">SRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="sqrshl_advsimd.html" id="SQRSHL_advsimd" name="SQRSHL_advsimd">SQRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="add_advsimd.html" id="ADD_advsimd" name="ADD_advsimd">ADD (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmtst_advsimd.html" id="CMTST_advsimd" name="CMTST_advsimd">CMTST</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqdmulh_advsimd_vec.html" id="SQDMULH_advsimd_vec" name="SQDMULH_advsimd_vec">SQDMULH (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="uqadd_advsimd.html" id="UQADD_advsimd" name="UQADD_advsimd">UQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="uqsub_advsimd.html" id="UQSUB_advsimd" name="UQSUB_advsimd">UQSUB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmhi_advsimd.html" id="CMHI_advsimd" name="CMHI_advsimd">CMHI (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmhs_advsimd.html" id="CMHS_advsimd" name="CMHS_advsimd">CMHS (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="ushl_advsimd.html" id="USHL_advsimd" name="USHL_advsimd">USHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="uqshl_advsimd_reg.html" id="UQSHL_advsimd_reg" name="UQSHL_advsimd_reg">UQSHL (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="urshl_advsimd.html" id="URSHL_advsimd" name="URSHL_advsimd">URSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="uqrshl_advsimd.html" id="UQRSHL_advsimd" name="UQRSHL_advsimd">UQRSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="sub_advsimd.html" id="SUB_advsimd" name="SUB_advsimd">SUB (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmeq_advsimd_reg.html" id="CMEQ_advsimd_reg" name="CMEQ_advsimd_reg">CMEQ (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqrdmulh_advsimd_vec.html" id="SQRDMULH_advsimd_vec" name="SQRDMULH_advsimd_vec">SQRDMULH (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdshf"><a id="asisdshf" name="asisdshf"></a><h3 class="iclass">Advanced SIMD scalar shift by immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">immh</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">immh</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">101xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><a href="sshr_advsimd.html" id="SSHR_advsimd" name="SSHR_advsimd">SSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><a href="ssra_advsimd.html" id="SSRA_advsimd" name="SSRA_advsimd">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><a href="srshr_advsimd.html" id="SRSHR_advsimd" name="SRSHR_advsimd">SRSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><a href="srsra_advsimd.html" id="SRSRA_advsimd" name="SRSRA_advsimd">SRSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><a href="shl_advsimd.html" id="SHL_advsimd" name="SHL_advsimd">SHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><a href="sqshl_advsimd_imm.html" id="SQSHL_advsimd_imm" name="SQSHL_advsimd_imm">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><a href="sqshrn_advsimd.html" id="SQSHRN_advsimd" name="SQSHRN_advsimd">SQSHRN, SQSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><a href="sqrshrn_advsimd.html" id="SQRSHRN_advsimd" name="SQRSHRN_advsimd">SQRSHRN, SQRSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><a href="scvtf_advsimd_fix.html" id="SCVTF_advsimd_fix" name="SCVTF_advsimd_fix">SCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzs_advsimd_fix.html" id="FCVTZS_advsimd_fix" name="FCVTZS_advsimd_fix">FCVTZS (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><a href="ushr_advsimd.html" id="USHR_advsimd" name="USHR_advsimd">USHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><a href="usra_advsimd.html" id="USRA_advsimd" name="USRA_advsimd">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><a href="urshr_advsimd.html" id="URSHR_advsimd" name="URSHR_advsimd">URSHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><a href="ursra_advsimd.html" id="URSRA_advsimd" name="URSRA_advsimd">URSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname"><a href="sri_advsimd.html" id="SRI_advsimd" name="SRI_advsimd">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><a href="sli_advsimd.html" id="SLI_advsimd" name="SLI_advsimd">SLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname"><a href="sqshlu_advsimd.html" id="SQSHLU_advsimd" name="SQSHLU_advsimd">SQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><a href="uqshl_advsimd_imm.html" id="UQSHL_advsimd_imm" name="UQSHL_advsimd_imm">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><a href="sqshrun_advsimd.html" id="SQSHRUN_advsimd" name="SQSHRUN_advsimd">SQSHRUN, SQSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><a href="sqrshrun_advsimd.html" id="SQRSHRUN_advsimd" name="SQRSHRUN_advsimd">SQRSHRUN, SQRSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><a href="uqshrn_advsimd.html" id="UQSHRN_advsimd" name="UQSHRN_advsimd">UQSHRN, UQSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><a href="uqrshrn_advsimd.html" id="UQRSHRN_advsimd" name="UQRSHRN_advsimd">UQRSHRN, UQRSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><a href="ucvtf_advsimd_fix.html" id="UCVTF_advsimd_fix" name="UCVTF_advsimd_fix">UCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzu_advsimd_fix.html" id="FCVTZU_advsimd_fix" name="FCVTZU_advsimd_fix">FCVTZU (vector, fixed-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdelem"><a id="asisdelem" name="asisdelem"></a><h3 class="iclass">Advanced SIMD scalar x indexed element</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="sqdmlal_advsimd_elt.html" id="SQDMLAL_advsimd_elt" name="SQDMLAL_advsimd_elt">SQDMLAL, SQDMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="sqdmlsl_advsimd_elt.html" id="SQDMLSL_advsimd_elt" name="SQDMLSL_advsimd_elt">SQDMLSL, SQDMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmull_advsimd_elt.html" id="SQDMULL_advsimd_elt" name="SQDMULL_advsimd_elt">SQDMULL, SQDMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="sqdmulh_advsimd_elt.html" id="SQDMULH_advsimd_elt" name="SQDMULH_advsimd_elt">SQDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmulh_advsimd_elt.html" id="SQRDMULH_advsimd_elt" name="SQRDMULH_advsimd_elt">SQRDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmlah_advsimd_elt.html" id="SQRDMLAH_advsimd_elt" name="SQRDMLAH_advsimd_elt">SQRDMLAH (by element)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="sqrdmlsh_advsimd_elt.html" id="SQRDMLSH_advsimd_elt" name="SQRDMLSH_advsimd_elt">SQRDMLSH (by element)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdtbl"><a id="asimdtbl" name="asimdtbl"></a><h3 class="iclass">Advanced SIMD table lookup</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">len</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdtbl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">len</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L1_1">single register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L1_1">single register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L2_2">two register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L2_2">two register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L3_3">three register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L3_3">three register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L4_4">four register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L4_4">four register table</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdperm"><a id="asimdperm" name="asimdperm"></a><h3 class="iclass">Advanced SIMD permute</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdperm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="uzp1_advsimd.html" id="UZP1_advsimd" name="UZP1_advsimd">UZP1</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="trn1_advsimd.html" id="TRN1_advsimd" name="TRN1_advsimd">TRN1</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="zip1_advsimd.html" id="ZIP1_advsimd" name="ZIP1_advsimd">ZIP1</a></td></tr><tr><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uzp2_advsimd.html" id="UZP2_advsimd" name="UZP2_advsimd">UZP2</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="trn2_advsimd.html" id="TRN2_advsimd" name="TRN2_advsimd">TRN2</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="zip2_advsimd.html" id="ZIP2_advsimd" name="ZIP2_advsimd">ZIP2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdext"><a id="asimdext" name="asimdext"></a><h3 class="iclass">Advanced SIMD extract</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="iformname"><a href="ext_advsimd.html" id="EXT_advsimd" name="EXT_advsimd">EXT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdins"><a id="asimdins" name="asimdins"></a><h3 class="iclass">Advanced SIMD copy</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x0000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="dup_advsimd_elt.html" id="DUP_advsimd_elt" name="DUP_advsimd_elt">DUP (element)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><a href="dup_advsimd_gen.html" id="DUP_advsimd_gen" name="DUP_advsimd_gen">DUP (general)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="smov_advsimd.html" id="SMOV_advsimd" name="SMOV_advsimd">SMOV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="umov_advsimd.html" id="UMOV_advsimd" name="UMOV_advsimd">UMOV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="ins_advsimd_gen.html" id="INS_advsimd_gen" name="INS_advsimd_gen">INS (general)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="smov_advsimd.html" id="SMOV_advsimd" name="SMOV_advsimd">SMOV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x1000</td><td class="bitfield">0111</td><td class="iformname"><a href="umov_advsimd.html" id="UMOV_advsimd" name="UMOV_advsimd">UMOV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ins_advsimd_elt.html" id="INS_advsimd_elt" name="INS_advsimd_elt">INS (element)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdsamefp16"><a id="asimdsamefp16" name="asimdsamefp16"></a><h3 class="iclass">Advanced SIMD three same (FP16)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmaxnm_advsimd.html" id="FMAXNM_advsimd" name="FMAXNM_advsimd">FMAXNM (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="fmla_advsimd_vec.html" id="FMLA_advsimd_vec" name="FMLA_advsimd_vec">FMLA (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="fadd_advsimd.html" id="FADD_advsimd" name="FADD_advsimd">FADD (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="fmax_advsimd.html" id="FMAX_advsimd" name="FMAX_advsimd">FMAX (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="fminnm_advsimd.html" id="FMINNM_advsimd" name="FMINNM_advsimd">FMINNM (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="fmls_advsimd_vec.html" id="FMLS_advsimd_vec" name="FMLS_advsimd_vec">FMLS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fsub_advsimd.html" id="FSUB_advsimd" name="FSUB_advsimd">FSUB (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="fmin_advsimd.html" id="FMIN_advsimd" name="FMIN_advsimd">FMIN (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmaxnmp_advsimd_vec.html" id="FMAXNMP_advsimd_vec" name="FMAXNMP_advsimd_vec">FMAXNMP (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="faddp_advsimd_vec.html" id="FADDP_advsimd_vec" name="FADDP_advsimd_vec">FADDP (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmul_advsimd_vec.html" id="FMUL_advsimd_vec" name="FMUL_advsimd_vec">FMUL (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="fmaxp_advsimd_vec.html" id="FMAXP_advsimd_vec" name="FMAXP_advsimd_vec">FMAXP (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="fdiv_advsimd.html" id="FDIV_advsimd" name="FDIV_advsimd">FDIV (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="fminnmp_advsimd_vec.html" id="FMINNMP_advsimd_vec" name="FMINNMP_advsimd_vec">FMINNMP (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="fminp_advsimd_vec.html" id="FMINP_advsimd_vec" name="FMINP_advsimd_vec">FMINP (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdmiscfp16"><a id="asimdmiscfp16" name="asimdmiscfp16"></a><h3 class="iclass">Advanced SIMD two-register miscellaneous (FP16)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><a href="frintn_advsimd.html" id="FRINTN_advsimd" name="FRINTN_advsimd">FRINTN (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><a href="frintm_advsimd.html" id="FRINTM_advsimd" name="FRINTM_advsimd">FRINTM (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><a href="fabs_advsimd.html" id="FABS_advsimd" name="FABS_advsimd">FABS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname"><a href="frintp_advsimd.html" id="FRINTP_advsimd" name="FRINTP_advsimd">FRINTP (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><a href="frintz_advsimd.html" id="FRINTZ_advsimd" name="FRINTZ_advsimd">FRINTZ (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><a href="frinta_advsimd.html" id="FRINTA_advsimd" name="FRINTA_advsimd">FRINTA (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><a href="frintx_advsimd.html" id="FRINTX_advsimd" name="FRINTX_advsimd">FRINTX (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><a href="fneg_advsimd.html" id="FNEG_advsimd" name="FNEG_advsimd">FNEG (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><a href="frinti_advsimd.html" id="FRINTI_advsimd" name="FRINTI_advsimd">FRINTI (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="fsqrt_advsimd.html" id="FSQRT_advsimd" name="FSQRT_advsimd">FSQRT (vector)</a></td><td>ARMv8.2-FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdsame2"><a id="asimdsame2" name="asimdsame2"></a><h3 class="iclass">Advanced SIMD three-register extension</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="sdot_advsimd_vec.html" id="SDOT_advsimd_vec" name="SDOT_advsimd_vec">SDOT (vector)</a></td><td>ARMv8.2-DotProd</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><a href="usdot_advsimd_vec.html" id="USDOT_advsimd_vec" name="USDOT_advsimd_vec">USDOT (vector)</a></td><td>ARMv8.2-I8MM</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="sqrdmlah_advsimd_vec.html" id="SQRDMLAH_advsimd_vec" name="SQRDMLAH_advsimd_vec">SQRDMLAH (vector)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><a href="sqrdmlsh_advsimd_vec.html" id="SQRDMLSH_advsimd_vec" name="SQRDMLSH_advsimd_vec">SQRDMLSH (vector)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="udot_advsimd_vec.html" id="UDOT_advsimd_vec" name="UDOT_advsimd_vec">UDOT (vector)</a></td><td>ARMv8.2-DotProd</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10xx</td><td class="iformname"><a href="fcmla_advsimd_vec.html" id="FCMLA_advsimd_vec" name="FCMLA_advsimd_vec">FCMLA</a></td><td>ARMv8.3-CompNum</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11x0</td><td class="iformname"><a href="fcadd_advsimd_vec.html" id="FCADD_advsimd_vec" name="FCADD_advsimd_vec">FCADD</a></td><td>ARMv8.3-CompNum</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><a href="bfdot_advsimd_vec.html" id="BFDOT_advsimd_vec" name="BFDOT_advsimd_vec">BFDOT (vector)</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><a href="bfmlal_advsimd_vec.html" id="BFMLAL_advsimd_vec" name="BFMLAL_advsimd_vec">BFMLALB, BFMLALT (vector)</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="smmla_advsimd_vec.html" id="SMMLA_advsimd_vec" name="SMMLA_advsimd_vec">SMMLA (vector)</a></td><td>ARMv8.2-I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><a href="usmmla_advsimd_vec.html" id="USMMLA_advsimd_vec" name="USMMLA_advsimd_vec">USMMLA (vector)</a></td><td>ARMv8.2-I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><a href="bfmmla_advsimd.html" id="BFMMLA_advsimd" name="BFMMLA_advsimd">BFMMLA</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="ummla_advsimd_vec.html" id="UMMLA_advsimd_vec" name="UMMLA_advsimd_vec">UMMLA (vector)</a></td><td>ARMv8.2-I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdmisc"><a id="asimdmisc" name="asimdmisc"></a><h3 class="iclass">Advanced SIMD two-register miscellaneous</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="rev64_advsimd.html" id="REV64_advsimd" name="REV64_advsimd">REV64</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="rev16_advsimd.html" id="REV16_advsimd" name="REV16_advsimd">REV16 (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="saddlp_advsimd.html" id="SADDLP_advsimd" name="SADDLP_advsimd">SADDLP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="suqadd_advsimd.html" id="SUQADD_advsimd" name="SUQADD_advsimd">SUQADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="cls_advsimd.html" id="CLS_advsimd" name="CLS_advsimd">CLS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="cnt_advsimd.html" id="CNT_advsimd" name="CNT_advsimd">CNT</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="sadalp_advsimd.html" id="SADALP_advsimd" name="SADALP_advsimd">SADALP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqabs_advsimd.html" id="SQABS_advsimd" name="SQABS_advsimd">SQABS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmgt_advsimd_zero.html" id="CMGT_advsimd_zero" name="CMGT_advsimd_zero">CMGT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmeq_advsimd_zero.html" id="CMEQ_advsimd_zero" name="CMEQ_advsimd_zero">CMEQ (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="cmlt_advsimd.html" id="CMLT_advsimd" name="CMLT_advsimd">CMLT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="abs_advsimd.html" id="ABS_advsimd" name="ABS_advsimd">ABS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="xtn_advsimd.html" id="XTN_advsimd" name="XTN_advsimd">XTN, XTN2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="sqxtn_advsimd.html" id="SQXTN_advsimd" name="SQXTN_advsimd">SQXTN, SQXTN2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtn_advsimd.html" id="FCVTN_advsimd" name="FCVTN_advsimd">FCVTN, FCVTN2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname"><a href="fcvtl_advsimd.html" id="FCVTL_advsimd" name="FCVTL_advsimd">FCVTL, FCVTL2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="frintn_advsimd.html" id="FRINTN_advsimd" name="FRINTN_advsimd">FRINTN (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintm_advsimd.html" id="FRINTM_advsimd" name="FRINTM_advsimd">FRINTM (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="frint32z_advsimd.html" id="FRINT32Z_advsimd" name="FRINT32Z_advsimd">FRINT32Z (vector)</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frint64z_advsimd.html" id="FRINT64Z_advsimd" name="FRINT64Z_advsimd">FRINT64Z (vector)</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fabs_advsimd.html" id="FABS_advsimd" name="FABS_advsimd">FABS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="frintp_advsimd.html" id="FRINTP_advsimd" name="FRINTP_advsimd">FRINTP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintz_advsimd.html" id="FRINTZ_advsimd" name="FRINTZ_advsimd">FRINTZ (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="urecpe_advsimd.html" id="URECPE_advsimd" name="URECPE_advsimd">URECPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname"><a href="bfcvtn_advsimd.html" id="BFCVTN_advsimd" name="BFCVTN_advsimd">BFCVTN, BFCVTN2</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="rev32_advsimd.html" id="REV32_advsimd" name="REV32_advsimd">REV32 (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="uaddlp_advsimd.html" id="UADDLP_advsimd" name="UADDLP_advsimd">UADDLP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="usqadd_advsimd.html" id="USQADD_advsimd" name="USQADD_advsimd">USQADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="clz_advsimd.html" id="CLZ_advsimd" name="CLZ_advsimd">CLZ (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="uadalp_advsimd.html" id="UADALP_advsimd" name="UADALP_advsimd">UADALP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqneg_advsimd.html" id="SQNEG_advsimd" name="SQNEG_advsimd">SQNEG</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmge_advsimd_zero.html" id="CMGE_advsimd_zero" name="CMGE_advsimd_zero">CMGE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmle_advsimd.html" id="CMLE_advsimd" name="CMLE_advsimd">CMLE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="neg_advsimd.html" id="NEG_advsimd" name="NEG_advsimd">NEG (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="sqxtun_advsimd.html" id="SQXTUN_advsimd" name="SQXTUN_advsimd">SQXTUN, SQXTUN2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname"><a href="shll_advsimd.html" id="SHLL_advsimd" name="SHLL_advsimd">SHLL, SHLL2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="uqxtn_advsimd.html" id="UQXTN_advsimd" name="UQXTN_advsimd">UQXTN, UQXTN2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtxn_advsimd.html" id="FCVTXN_advsimd" name="FCVTXN_advsimd">FCVTXN, FCVTXN2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="frinta_advsimd.html" id="FRINTA_advsimd" name="FRINTA_advsimd">FRINTA (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintx_advsimd.html" id="FRINTX_advsimd" name="FRINTX_advsimd">FRINTX (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="frint32x_advsimd.html" id="FRINT32X_advsimd" name="FRINT32X_advsimd">FRINT32X (vector)</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frint64x_advsimd.html" id="FRINT64X_advsimd" name="FRINT64X_advsimd">FRINT64X (vector)</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><a href="not_advsimd.html" id="NOT_advsimd" name="NOT_advsimd">NOT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00101</td><td class="iformname"><a href="rbit_advsimd.html" id="RBIT_advsimd" name="RBIT_advsimd">RBIT (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fneg_advsimd.html" id="FNEG_advsimd" name="FNEG_advsimd">FNEG (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="frinti_advsimd.html" id="FRINTI_advsimd" name="FRINTI_advsimd">FRINTI (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="ursqrte_advsimd.html" id="URSQRTE_advsimd" name="URSQRTE_advsimd">URSQRTE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="fsqrt_advsimd.html" id="FSQRT_advsimd" name="FSQRT_advsimd">FSQRT (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdall"><a id="asimdall" name="asimdall"></a><h3 class="iclass">Advanced SIMD across lanes</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="saddlv_advsimd.html" id="SADDLV_advsimd" name="SADDLV_advsimd">SADDLV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="smaxv_advsimd.html" id="SMAXV_advsimd" name="SMAXV_advsimd">SMAXV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11010</td><td class="iformname"><a href="sminv_advsimd.html" id="SMINV_advsimd" name="SMINV_advsimd">SMINV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname"><a href="addv_advsimd.html" id="ADDV_advsimd" name="ADDV_advsimd">ADDV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmv_advsimd.html" id="FMAXNMV_advsimd" name="FMAXNMV_advsimd">FMAXNMV</a>
            —
            <a href="fmaxnmv_advsimd.html#FMAXNMV_asimdall_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxv_advsimd.html" id="FMAXV_advsimd" name="FMAXV_advsimd">FMAXV</a>
            —
            <a href="fmaxv_advsimd.html#FMAXV_asimdall_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmv_advsimd.html" id="FMINNMV_advsimd" name="FMINNMV_advsimd">FMINNMV</a>
            —
            <a href="fminnmv_advsimd.html#FMINNMV_asimdall_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><a href="fminv_advsimd.html" id="FMINV_advsimd" name="FMINV_advsimd">FMINV</a>
            —
            <a href="fminv_advsimd.html#FMINV_asimdall_only_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="uaddlv_advsimd.html" id="UADDLV_advsimd" name="UADDLV_advsimd">UADDLV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="umaxv_advsimd.html" id="UMAXV_advsimd" name="UMAXV_advsimd">UMAXV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11010</td><td class="iformname"><a href="uminv_advsimd.html" id="UMINV_advsimd" name="UMINV_advsimd">UMINV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmv_advsimd.html" id="FMAXNMV_advsimd" name="FMAXNMV_advsimd">FMAXNMV</a>
            —
            <a href="fmaxnmv_advsimd.html#FMAXNMV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxv_advsimd.html" id="FMAXV_advsimd" name="FMAXV_advsimd">FMAXV</a>
            —
            <a href="fmaxv_advsimd.html#FMAXV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmv_advsimd.html" id="FMINNMV_advsimd" name="FMINNMV_advsimd">FMINNMV</a>
            —
            <a href="fminnmv_advsimd.html#FMINNMV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminv_advsimd.html" id="FMINV_advsimd" name="FMINV_advsimd">FMINV</a>
            —
            <a href="fminv_advsimd.html#FMINV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimddiff"><a id="asimddiff" name="asimddiff"></a><h3 class="iclass">Advanced SIMD three different</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="saddl_advsimd.html" id="SADDL_advsimd" name="SADDL_advsimd">SADDL, SADDL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="saddw_advsimd.html" id="SADDW_advsimd" name="SADDW_advsimd">SADDW, SADDW2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="ssubl_advsimd.html" id="SSUBL_advsimd" name="SSUBL_advsimd">SSUBL, SSUBL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="ssubw_advsimd.html" id="SSUBW_advsimd" name="SSUBW_advsimd">SSUBW, SSUBW2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="addhn_advsimd.html" id="ADDHN_advsimd" name="ADDHN_advsimd">ADDHN, ADDHN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname"><a href="sabal_advsimd.html" id="SABAL_advsimd" name="SABAL_advsimd">SABAL, SABAL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="subhn_advsimd.html" id="SUBHN_advsimd" name="SUBHN_advsimd">SUBHN, SUBHN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="sabdl_advsimd.html" id="SABDL_advsimd" name="SABDL_advsimd">SABDL, SABDL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><a href="smlal_advsimd_vec.html" id="SMLAL_advsimd_vec" name="SMLAL_advsimd_vec">SMLAL, SMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="sqdmlal_advsimd_vec.html" id="SQDMLAL_advsimd_vec" name="SQDMLAL_advsimd_vec">SQDMLAL, SQDMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="smlsl_advsimd_vec.html" id="SMLSL_advsimd_vec" name="SMLSL_advsimd_vec">SMLSL, SMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmlsl_advsimd_vec.html" id="SQDMLSL_advsimd_vec" name="SQDMLSL_advsimd_vec">SQDMLSL, SQDMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1100</td><td class="iformname"><a href="smull_advsimd_vec.html" id="SMULL_advsimd_vec" name="SMULL_advsimd_vec">SMULL, SMULL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sqdmull_advsimd_vec.html" id="SQDMULL_advsimd_vec" name="SQDMULL_advsimd_vec">SQDMULL, SQDMULL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110</td><td class="iformname"><a href="pmull_advsimd.html" id="PMULL_advsimd" name="PMULL_advsimd">PMULL, PMULL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="uaddl_advsimd.html" id="UADDL_advsimd" name="UADDL_advsimd">UADDL, UADDL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="uaddw_advsimd.html" id="UADDW_advsimd" name="UADDW_advsimd">UADDW, UADDW2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="usubl_advsimd.html" id="USUBL_advsimd" name="USUBL_advsimd">USUBL, USUBL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><a href="usubw_advsimd.html" id="USUBW_advsimd" name="USUBW_advsimd">USUBW, USUBW2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="raddhn_advsimd.html" id="RADDHN_advsimd" name="RADDHN_advsimd">RADDHN, RADDHN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname"><a href="uabal_advsimd.html" id="UABAL_advsimd" name="UABAL_advsimd">UABAL, UABAL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="rsubhn_advsimd.html" id="RSUBHN_advsimd" name="RSUBHN_advsimd">RSUBHN, RSUBHN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="uabdl_advsimd.html" id="UABDL_advsimd" name="UABDL_advsimd">UABDL, UABDL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><a href="umlal_advsimd_vec.html" id="UMLAL_advsimd_vec" name="UMLAL_advsimd_vec">UMLAL, UMLAL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="umlsl_advsimd_vec.html" id="UMLSL_advsimd_vec" name="UMLSL_advsimd_vec">UMLSL, UMLSL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1100</td><td class="iformname"><a href="umull_advsimd_vec.html" id="UMULL_advsimd_vec" name="UMULL_advsimd_vec">UMULL, UMULL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdsame"><a id="asimdsame" name="asimdsame"></a><h3 class="iclass">Advanced SIMD three same</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="shadd_advsimd.html" id="SHADD_advsimd" name="SHADD_advsimd">SHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="sqadd_advsimd.html" id="SQADD_advsimd" name="SQADD_advsimd">SQADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="srhadd_advsimd.html" id="SRHADD_advsimd" name="SRHADD_advsimd">SRHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="shsub_advsimd.html" id="SHSUB_advsimd" name="SHSUB_advsimd">SHSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="sqsub_advsimd.html" id="SQSUB_advsimd" name="SQSUB_advsimd">SQSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmgt_advsimd_reg.html" id="CMGT_advsimd_reg" name="CMGT_advsimd_reg">CMGT (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmge_advsimd_reg.html" id="CMGE_advsimd_reg" name="CMGE_advsimd_reg">CMGE (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="sshl_advsimd.html" id="SSHL_advsimd" name="SSHL_advsimd">SSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="sqshl_advsimd_reg.html" id="SQSHL_advsimd_reg" name="SQSHL_advsimd_reg">SQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="srshl_advsimd.html" id="SRSHL_advsimd" name="SRSHL_advsimd">SRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="sqrshl_advsimd.html" id="SQRSHL_advsimd" name="SQRSHL_advsimd">SQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01100</td><td class="iformname"><a href="smax_advsimd.html" id="SMAX_advsimd" name="SMAX_advsimd">SMAX</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname"><a href="smin_advsimd.html" id="SMIN_advsimd" name="SMIN_advsimd">SMIN</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname"><a href="sabd_advsimd.html" id="SABD_advsimd" name="SABD_advsimd">SABD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname"><a href="saba_advsimd.html" id="SABA_advsimd" name="SABA_advsimd">SABA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="add_advsimd.html" id="ADD_advsimd" name="ADD_advsimd">ADD (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmtst_advsimd.html" id="CMTST_advsimd" name="CMTST_advsimd">CMTST</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="mla_advsimd_vec.html" id="MLA_advsimd_vec" name="MLA_advsimd_vec">MLA (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname"><a href="mul_advsimd_vec.html" id="MUL_advsimd_vec" name="MUL_advsimd_vec">MUL (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="smaxp_advsimd.html" id="SMAXP_advsimd" name="SMAXP_advsimd">SMAXP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname"><a href="sminp_advsimd.html" id="SMINP_advsimd" name="SMINP_advsimd">SMINP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqdmulh_advsimd_vec.html" id="SQDMULH_advsimd_vec" name="SQDMULH_advsimd_vec">SQDMULH (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname"><a href="addp_advsimd_vec.html" id="ADDP_advsimd_vec" name="ADDP_advsimd_vec">ADDP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="fmaxnm_advsimd.html" id="FMAXNM_advsimd" name="FMAXNM_advsimd">FMAXNM (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="fmla_advsimd_vec.html" id="FMLA_advsimd_vec" name="FMLA_advsimd_vec">FMLA (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fadd_advsimd.html" id="FADD_advsimd" name="FADD_advsimd">FADD (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmax_advsimd.html" id="FMAX_advsimd" name="FMAX_advsimd">FMAX (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><a href="and_advsimd.html" id="AND_advsimd" name="AND_advsimd">AND (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11101</td><td class="iformname"><a href="fmlal_advsimd_vec.html" id="FMLAL_advsimd_vec" name="FMLAL_advsimd_vec">FMLAL, FMLAL2 (vector)</a>
            —
            <a href="fmlal_advsimd_vec.html#FMLAL_asimdsame_F">FMLAL</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><a href="bic_advsimd_reg.html" id="BIC_advsimd_reg" name="BIC_advsimd_reg">BIC (vector, register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="fminnm_advsimd.html" id="FMINNM_advsimd" name="FMINNM_advsimd">FMINNM (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="fmls_advsimd_vec.html" id="FMLS_advsimd_vec" name="FMLS_advsimd_vec">FMLS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fsub_advsimd.html" id="FSUB_advsimd" name="FSUB_advsimd">FSUB (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmin_advsimd.html" id="FMIN_advsimd" name="FMIN_advsimd">FMIN (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><a href="orr_advsimd_reg.html" id="ORR_advsimd_reg" name="ORR_advsimd_reg">ORR (vector, register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11101</td><td class="iformname"><a href="fmlsl_advsimd_vec.html" id="FMLSL_advsimd_vec" name="FMLSL_advsimd_vec">FMLSL, FMLSL2 (vector)</a>
            —
            <a href="fmlsl_advsimd_vec.html#FMLSL_asimdsame_F">FMLSL</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><a href="orn_advsimd.html" id="ORN_advsimd" name="ORN_advsimd">ORN (vector)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="uhadd_advsimd.html" id="UHADD_advsimd" name="UHADD_advsimd">UHADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="uqadd_advsimd.html" id="UQADD_advsimd" name="UQADD_advsimd">UQADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="urhadd_advsimd.html" id="URHADD_advsimd" name="URHADD_advsimd">URHADD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="uhsub_advsimd.html" id="UHSUB_advsimd" name="UHSUB_advsimd">UHSUB</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="uqsub_advsimd.html" id="UQSUB_advsimd" name="UQSUB_advsimd">UQSUB</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmhi_advsimd.html" id="CMHI_advsimd" name="CMHI_advsimd">CMHI (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmhs_advsimd.html" id="CMHS_advsimd" name="CMHS_advsimd">CMHS (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="ushl_advsimd.html" id="USHL_advsimd" name="USHL_advsimd">USHL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="uqshl_advsimd_reg.html" id="UQSHL_advsimd_reg" name="UQSHL_advsimd_reg">UQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="urshl_advsimd.html" id="URSHL_advsimd" name="URSHL_advsimd">URSHL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="uqrshl_advsimd.html" id="UQRSHL_advsimd" name="UQRSHL_advsimd">UQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01100</td><td class="iformname"><a href="umax_advsimd.html" id="UMAX_advsimd" name="UMAX_advsimd">UMAX</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname"><a href="umin_advsimd.html" id="UMIN_advsimd" name="UMIN_advsimd">UMIN</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname"><a href="uabd_advsimd.html" id="UABD_advsimd" name="UABD_advsimd">UABD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname"><a href="uaba_advsimd.html" id="UABA_advsimd" name="UABA_advsimd">UABA</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="sub_advsimd.html" id="SUB_advsimd" name="SUB_advsimd">SUB (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmeq_advsimd_reg.html" id="CMEQ_advsimd_reg" name="CMEQ_advsimd_reg">CMEQ (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="mls_advsimd_vec.html" id="MLS_advsimd_vec" name="MLS_advsimd_vec">MLS (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname"><a href="pmul_advsimd.html" id="PMUL_advsimd" name="PMUL_advsimd">PMUL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="umaxp_advsimd.html" id="UMAXP_advsimd" name="UMAXP_advsimd">UMAXP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname"><a href="uminp_advsimd.html" id="UMINP_advsimd" name="UMINP_advsimd">UMINP</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqrdmulh_advsimd_vec.html" id="SQRDMULH_advsimd_vec" name="SQRDMULH_advsimd_vec">SQRDMULH (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="fmaxnmp_advsimd_vec.html" id="FMAXNMP_advsimd_vec" name="FMAXNMP_advsimd_vec">FMAXNMP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="faddp_advsimd_vec.html" id="FADDP_advsimd_vec" name="FADDP_advsimd_vec">FADDP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmul_advsimd_vec.html" id="FMUL_advsimd_vec" name="FMUL_advsimd_vec">FMUL (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmaxp_advsimd_vec.html" id="FMAXP_advsimd_vec" name="FMAXP_advsimd_vec">FMAXP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="fdiv_advsimd.html" id="FDIV_advsimd" name="FDIV_advsimd">FDIV (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><a href="eor_advsimd.html" id="EOR_advsimd" name="EOR_advsimd">EOR (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11001</td><td class="iformname"><a href="fmlal_advsimd_vec.html" id="FMLAL_advsimd_vec" name="FMLAL_advsimd_vec">FMLAL, FMLAL2 (vector)</a>
            —
            <a href="fmlal_advsimd_vec.html#FMLAL2_asimdsame_F">FMLAL2</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><a href="bsl_advsimd.html" id="BSL_advsimd" name="BSL_advsimd">BSL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="fminnmp_advsimd_vec.html" id="FMINNMP_advsimd_vec" name="FMINNMP_advsimd_vec">FMINNMP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><a href="fminp_advsimd_vec.html" id="FMINP_advsimd_vec" name="FMINP_advsimd_vec">FMINP (vector)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><a href="bit_advsimd.html" id="BIT_advsimd" name="BIT_advsimd">BIT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11001</td><td class="iformname"><a href="fmlsl_advsimd_vec.html" id="FMLSL_advsimd_vec" name="FMLSL_advsimd_vec">FMLSL, FMLSL2 (vector)</a>
            —
            <a href="fmlsl_advsimd_vec.html#FMLSL2_asimdsame_F">FMLSL2</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><a href="bif_advsimd.html" id="BIF_advsimd" name="BIF_advsimd">BIF</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdimm"><a id="asimdimm" name="asimdimm"></a><h3 class="iclass">Advanced SIMD modified immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="lr" colspan="4">cmode</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_L_sl">32-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="orr_advsimd_imm.html" id="ORR_advsimd_imm" name="ORR_advsimd_imm">ORR (vector, immediate)</a>
            —
            <a href="orr_advsimd_imm.html#ORR_asimdimm_L_sl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_L_hl">16-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="orr_advsimd_imm.html" id="ORR_advsimd_imm" name="ORR_advsimd_imm">ORR (vector, immediate)</a>
            —
            <a href="orr_advsimd_imm.html#ORR_asimdimm_L_hl">16-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_M_sm">32-bit shifting ones</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_N_b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_S_s">single-precision</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_H_h">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_L_sl">32-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="bic_advsimd_imm.html" id="BIC_advsimd_imm" name="BIC_advsimd_imm">BIC (vector, immediate)</a>
            —
            <a href="bic_advsimd_imm.html#BIC_asimdimm_L_sl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_L_hl">16-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="bic_advsimd_imm.html" id="BIC_advsimd_imm" name="BIC_advsimd_imm">BIC (vector, immediate)</a>
            —
            <a href="bic_advsimd_imm.html#BIC_asimdimm_L_hl">16-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_M_sm">32-bit shifting ones</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_D_ds">64-bit scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_D2_d">64-bit vector</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_D2_d">double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdshf"><a id="asimdshf" name="asimdshf"></a><h3 class="iclass">Advanced SIMD shift by immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">!= 0000</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="6"></td><td class="droppedname" colspan="4">immh</td><td colspan="3"></td><td colspan="5"></td><td></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        immh != 0000 &amp;&amp; immh != 0000 </p></div><div class="instructiontable"><table class="instructiontable" id="asimdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1011x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00000</td><td class="iformname"><a href="sshr_advsimd.html" id="SSHR_advsimd" name="SSHR_advsimd">SSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00010</td><td class="iformname"><a href="ssra_advsimd.html" id="SSRA_advsimd" name="SSRA_advsimd">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00100</td><td class="iformname"><a href="srshr_advsimd.html" id="SRSHR_advsimd" name="SRSHR_advsimd">SRSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00110</td><td class="iformname"><a href="srsra_advsimd.html" id="SRSRA_advsimd" name="SRSRA_advsimd">SRSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01010</td><td class="iformname"><a href="shl_advsimd.html" id="SHL_advsimd" name="SHL_advsimd">SHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01110</td><td class="iformname"><a href="sqshl_advsimd_imm.html" id="SQSHL_advsimd_imm" name="SQSHL_advsimd_imm">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10000</td><td class="iformname"><a href="shrn_advsimd.html" id="SHRN_advsimd" name="SHRN_advsimd">SHRN, SHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10001</td><td class="iformname"><a href="rshrn_advsimd.html" id="RSHRN_advsimd" name="RSHRN_advsimd">RSHRN, RSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10010</td><td class="iformname"><a href="sqshrn_advsimd.html" id="SQSHRN_advsimd" name="SQSHRN_advsimd">SQSHRN, SQSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10011</td><td class="iformname"><a href="sqrshrn_advsimd.html" id="SQRSHRN_advsimd" name="SQRSHRN_advsimd">SQRSHRN, SQRSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10100</td><td class="iformname"><a href="sshll_advsimd.html" id="SSHLL_advsimd" name="SSHLL_advsimd">SSHLL, SSHLL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="scvtf_advsimd_fix.html" id="SCVTF_advsimd_fix" name="SCVTF_advsimd_fix">SCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzs_advsimd_fix.html" id="FCVTZS_advsimd_fix" name="FCVTZS_advsimd_fix">FCVTZS (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00000</td><td class="iformname"><a href="ushr_advsimd.html" id="USHR_advsimd" name="USHR_advsimd">USHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00010</td><td class="iformname"><a href="usra_advsimd.html" id="USRA_advsimd" name="USRA_advsimd">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00100</td><td class="iformname"><a href="urshr_advsimd.html" id="URSHR_advsimd" name="URSHR_advsimd">URSHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00110</td><td class="iformname"><a href="ursra_advsimd.html" id="URSRA_advsimd" name="URSRA_advsimd">URSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01000</td><td class="iformname"><a href="sri_advsimd.html" id="SRI_advsimd" name="SRI_advsimd">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01010</td><td class="iformname"><a href="sli_advsimd.html" id="SLI_advsimd" name="SLI_advsimd">SLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="sqshlu_advsimd.html" id="SQSHLU_advsimd" name="SQSHLU_advsimd">SQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="uqshl_advsimd_imm.html" id="UQSHL_advsimd_imm" name="UQSHL_advsimd_imm">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10000</td><td class="iformname"><a href="sqshrun_advsimd.html" id="SQSHRUN_advsimd" name="SQSHRUN_advsimd">SQSHRUN, SQSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10001</td><td class="iformname"><a href="sqrshrun_advsimd.html" id="SQRSHRUN_advsimd" name="SQRSHRUN_advsimd">SQRSHRUN, SQRSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10010</td><td class="iformname"><a href="uqshrn_advsimd.html" id="UQSHRN_advsimd" name="UQSHRN_advsimd">UQSHRN, UQSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10011</td><td class="iformname"><a href="uqrshrn_advsimd.html" id="UQRSHRN_advsimd" name="UQRSHRN_advsimd">UQRSHRN, UQRSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10100</td><td class="iformname"><a href="ushll_advsimd.html" id="USHLL_advsimd" name="USHLL_advsimd">USHLL, USHLL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname"><a href="ucvtf_advsimd_fix.html" id="UCVTF_advsimd_fix" name="UCVTF_advsimd_fix">UCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzu_advsimd_fix.html" id="FCVTZU_advsimd_fix" name="FCVTZU_advsimd_fix">FCVTZU (vector, fixed-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdelem"><a id="asimdelem" name="asimdelem"></a><h3 class="iclass">Advanced SIMD vector x indexed element</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="smlal_advsimd_elt.html" id="SMLAL_advsimd_elt" name="SMLAL_advsimd_elt">SMLAL, SMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="sqdmlal_advsimd_elt.html" id="SQDMLAL_advsimd_elt" name="SQDMLAL_advsimd_elt">SQDMLAL, SQDMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="smlsl_advsimd_elt.html" id="SMLSL_advsimd_elt" name="SMLSL_advsimd_elt">SMLSL, SMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="sqdmlsl_advsimd_elt.html" id="SQDMLSL_advsimd_elt" name="SQDMLSL_advsimd_elt">SQDMLSL, SQDMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><a href="mul_advsimd_elt.html" id="MUL_advsimd_elt" name="MUL_advsimd_elt">MUL (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="smull_advsimd_elt.html" id="SMULL_advsimd_elt" name="SMULL_advsimd_elt">SMULL, SMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmull_advsimd_elt.html" id="SQDMULL_advsimd_elt" name="SQDMULL_advsimd_elt">SQDMULL, SQDMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="sqdmulh_advsimd_elt.html" id="SQDMULH_advsimd_elt" name="SQDMULH_advsimd_elt">SQDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmulh_advsimd_elt.html" id="SQRDMULH_advsimd_elt" name="SQRDMULH_advsimd_elt">SQRDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><a href="sdot_advsimd_elt.html" id="SDOT_advsimd_elt" name="SDOT_advsimd_elt">SDOT (by element)</a></td><td>ARMv8.2-DotProd</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="sudot_advsimd_elt.html" id="SUDOT_advsimd_elt" name="SUDOT_advsimd_elt">SUDOT (by element)</a></td><td>ARMv8.2-I8MM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><a href="bfdot_advsimd_elt.html" id="BFDOT_advsimd_elt" name="BFDOT_advsimd_elt">BFDOT (by element)</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><a href="fmlal_advsimd_elt.html" id="FMLAL_advsimd_elt" name="FMLAL_advsimd_elt">FMLAL, FMLAL2 (by element)</a>
            —
            <a href="fmlal_advsimd_elt.html#FMLAL_asimdelem_LH">FMLAL</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><a href="fmlsl_advsimd_elt.html" id="FMLSL_advsimd_elt" name="FMLSL_advsimd_elt">FMLSL, FMLSL2 (by element)</a>
            —
            <a href="fmlsl_advsimd_elt.html#FMLSL_asimdelem_LH">FMLSL</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><a href="usdot_advsimd_elt.html" id="USDOT_advsimd_elt" name="USDOT_advsimd_elt">USDOT (by element)</a></td><td>ARMv8.2-I8MM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><a href="bfmlal_advsimd_elt.html" id="BFMLAL_advsimd_elt" name="BFMLAL_advsimd_elt">BFMLALB, BFMLALT (by element)</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="mla_advsimd_elt.html" id="MLA_advsimd_elt" name="MLA_advsimd_elt">MLA (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="umlal_advsimd_elt.html" id="UMLAL_advsimd_elt" name="UMLAL_advsimd_elt">UMLAL, UMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname"><a href="mls_advsimd_elt.html" id="MLS_advsimd_elt" name="MLS_advsimd_elt">MLS (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="umlsl_advsimd_elt.html" id="UMLSL_advsimd_elt" name="UMLSL_advsimd_elt">UMLSL, UMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="umull_advsimd_elt.html" id="UMULL_advsimd_elt" name="UMULL_advsimd_elt">UMULL, UMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmlah_advsimd_elt.html" id="SQRDMLAH_advsimd_elt" name="SQRDMLAH_advsimd_elt">SQRDMLAH (by element)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><a href="udot_advsimd_elt.html" id="UDOT_advsimd_elt" name="UDOT_advsimd_elt">UDOT (by element)</a></td><td>ARMv8.2-DotProd</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="sqrdmlsh_advsimd_elt.html" id="SQRDMLSH_advsimd_elt" name="SQRDMLSH_advsimd_elt">SQRDMLSH (by element)</a></td><td>ARMv8.1-RDMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0xx1</td><td class="iformname"><a href="fcmla_advsimd_elt.html" id="FCMLA_advsimd_elt" name="FCMLA_advsimd_elt">FCMLA (by element)</a></td><td>ARMv8.3-CompNum</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0xx1</td><td class="iformname"><a href="fcmla_advsimd_elt.html" id="FCMLA_advsimd_elt" name="FCMLA_advsimd_elt">FCMLA (by element)</a></td><td>ARMv8.3-CompNum</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><a href="fmlal_advsimd_elt.html" id="FMLAL_advsimd_elt" name="FMLAL_advsimd_elt">FMLAL, FMLAL2 (by element)</a>
            —
            <a href="fmlal_advsimd_elt.html#FMLAL2_asimdelem_LH">FMLAL2</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><a href="fmlsl_advsimd_elt.html" id="FMLSL_advsimd_elt" name="FMLSL_advsimd_elt">FMLSL, FMLSL2 (by element)</a>
            —
            <a href="fmlsl_advsimd_elt.html#FMLSL2_asimdelem_LH">FMLSL2</a></td><td>ARMv8.2-FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="crypto3_imm2"><a id="crypto3_imm2" name="crypto3_imm2"></a><h3 class="iclass">Cryptographic three-register, imm2</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="crypto3_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="sm3tt1a_advsimd.html" id="SM3TT1A_advsimd" name="SM3TT1A_advsimd">SM3TT1A</a></td><td>ARMv8.2-SM3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="sm3tt1b_advsimd.html" id="SM3TT1B_advsimd" name="SM3TT1B_advsimd">SM3TT1B</a></td><td>ARMv8.2-SM3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="sm3tt2a_advsimd.html" id="SM3TT2A_advsimd" name="SM3TT2A_advsimd">SM3TT2A</a></td><td>ARMv8.2-SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="sm3tt2b_advsimd.html" id="SM3TT2B_advsimd" name="SM3TT2B_advsimd">SM3TT2B</a></td><td>ARMv8.2-SM3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cryptosha512_3"><a id="cryptosha512_3" name="cryptosha512_3"></a><h3 class="iclass">Cryptographic three-register SHA 512</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">O</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptosha512_3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">O</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sha512h_advsimd.html" id="SHA512H_advsimd" name="SHA512H_advsimd">SHA512H</a></td><td>ARMv8.2-SHA2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="sha512h2_advsimd.html" id="SHA512H2_advsimd" name="SHA512H2_advsimd">SHA512H2</a></td><td>ARMv8.2-SHA2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="sha512su1_advsimd.html" id="SHA512SU1_advsimd" name="SHA512SU1_advsimd">SHA512SU1</a></td><td>ARMv8.2-SHA2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="rax1_advsimd.html" id="RAX1_advsimd" name="RAX1_advsimd">RAX1</a></td><td>ARMv8.2-SHA3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="sm3partw1_advsimd.html" id="SM3PARTW1_advsimd" name="SM3PARTW1_advsimd">SM3PARTW1</a></td><td>ARMv8.2-SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="sm3partw2_advsimd.html" id="SM3PARTW2_advsimd" name="SM3PARTW2_advsimd">SM3PARTW2</a></td><td>ARMv8.2-SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="sm4ekey_advsimd.html" id="SM4EKEY_advsimd" name="SM4EKEY_advsimd">SM4EKEY</a></td><td>ARMv8.2-SM4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="crypto4"><a id="crypto4" name="crypto4"></a><h3 class="iclass">Cryptographic four-register</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Op0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="crypto4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Op0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="eor3_advsimd.html" id="EOR3_advsimd" name="EOR3_advsimd">EOR3</a></td><td>ARMv8.2-SHA3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="bcax_advsimd.html" id="BCAX_advsimd" name="BCAX_advsimd">BCAX</a></td><td>ARMv8.2-SHA3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="sm3ss1_advsimd.html" id="SM3SS1_advsimd" name="SM3SS1_advsimd">SM3SS1</a></td><td>ARMv8.2-SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cryptosha512_2"><a id="cryptosha512_2" name="cryptosha512_2"></a><h3 class="iclass">Cryptographic two-register SHA 512</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptosha512_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="sha512su0_advsimd.html" id="SHA512SU0_advsimd" name="SHA512SU0_advsimd">SHA512SU0</a></td><td>ARMv8.2-SHA2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="sm4e_advsimd.html" id="SM4E_advsimd" name="SM4E_advsimd">SM4E</a></td><td>ARMv8.2-SM4</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="float2fix"><a id="float2fix" name="float2fix"></a><h3 class="iclass">Conversion between floating-point and fixed-point</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">0</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="lr" colspan="6">scale</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="float2fix"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">scale</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x0</td><td class="bitfield">00x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_S32_float2fix">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_S32_float2fix">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32S_float2fix">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32S_float2fix">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_D32_float2fix">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_D32_float2fix">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32D_float2fix">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32D_float2fix">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_H32_float2fix">32-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_H32_float2fix">32-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32H_float2fix">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32H_float2fix">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_S64_float2fix">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_S64_float2fix">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64S_float2fix">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64S_float2fix">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_D64_float2fix">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_D64_float2fix">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64D_float2fix">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64D_float2fix">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_H64_float2fix">64-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_H64_float2fix">64-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64H_float2fix">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64H_float2fix">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="float2int"><a id="float2int" name="float2int"></a><h3 class="iclass">Conversion between floating-point and integer</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="float2int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_D32_float2int">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_D32_float2int">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">110</td><td class="iformname"><a href="fjcvtzs.html" id="FJCVTZS" name="FJCVTZS">FJCVTZS</a></td><td>ARMv8.3-JConv</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_H32_float2int">32-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_H32_float2int">32-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_H32_float2int">32-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_S64_float2int">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_S64_float2int">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64VX_float2int">top half of 128-bit to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_V64I_float2int">64-bit to top half of 128-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_H64_float2int">64-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_H64_float2int">64-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_H64_float2int">64-bit to half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2-FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatdp1"><a id="floatdp1" name="floatdp1"></a><h3 class="iclass">Floating-point data-processing (1 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="6">opcode</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatdp1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000101</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_DS_floatdp1">single-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000111</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_HS_floatdp1">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010000</td><td class="iformname"><a href="frint32z_float.html" id="FRINT32Z_float" name="FRINT32Z_float">FRINT32Z (scalar)</a>
            —
            <a href="frint32z_float.html#FRINT32Z_S_floatdp1">single-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010001</td><td class="iformname"><a href="frint32x_float.html" id="FRINT32X_float" name="FRINT32X_float">FRINT32X (scalar)</a>
            —
            <a href="frint32x_float.html#FRINT32X_S_floatdp1">single-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010010</td><td class="iformname"><a href="frint64z_float.html" id="FRINT64Z_float" name="FRINT64Z_float">FRINT64Z (scalar)</a>
            —
            <a href="frint64z_float.html#FRINT64Z_S_floatdp1">single-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010011</td><td class="iformname"><a href="frint64x_float.html" id="FRINT64X_float" name="FRINT64X_float">FRINT64X (scalar)</a>
            —
            <a href="frint64x_float.html#FRINT64X_S_floatdp1">single-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000100</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_SD_floatdp1">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000110</td><td class="iformname"><a href="bfcvt_float.html" id="BFCVT_float" name="BFCVT_float">BFCVT</a></td><td>ARMv8.2-BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000111</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_HD_floatdp1">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010000</td><td class="iformname"><a href="frint32z_float.html" id="FRINT32Z_float" name="FRINT32Z_float">FRINT32Z (scalar)</a>
            —
            <a href="frint32z_float.html#FRINT32Z_D_floatdp1">double-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010001</td><td class="iformname"><a href="frint32x_float.html" id="FRINT32X_float" name="FRINT32X_float">FRINT32X (scalar)</a>
            —
            <a href="frint32x_float.html#FRINT32X_D_floatdp1">double-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010010</td><td class="iformname"><a href="frint64z_float.html" id="FRINT64Z_float" name="FRINT64Z_float">FRINT64Z (scalar)</a>
            —
            <a href="frint64z_float.html#FRINT64Z_D_floatdp1">double-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010011</td><td class="iformname"><a href="frint64x_float.html" id="FRINT64X_float" name="FRINT64X_float">FRINT64X (scalar)</a>
            —
            <a href="frint64x_float.html#FRINT64X_D_floatdp1">double-precision</a></td><td>ARMv8.5-FRINT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000100</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_SH_floatdp1">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000101</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_DH_floatdp1">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_H_floatdp1">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatcmp"><a id="floatcmp" name="floatcmp"></a><h3 class="iclass">Floating-point compare</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="2">op</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">opcode2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatcmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opcode2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatimm"><a id="floatimm" name="floatimm"></a><h3 class="iclass">Floating-point immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">imm5</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_S_floatimm">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_D_floatimm">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_H_floatimm">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatccmp"><a id="floatccmp" name="floatccmp"></a><h3 class="iclass">Floating-point conditional compare</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">op</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatccmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_S_floatccmp">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_S_floatccmp">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_D_floatccmp">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_D_floatccmp">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_H_floatccmp">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_H_floatccmp">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatdp2"><a id="floatdp2" name="floatdp2"></a><h3 class="iclass">Floating-point data-processing (2 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatdp2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_H_floatdp2">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatsel"><a id="floatsel" name="floatsel"></a><h3 class="iclass">Floating-point conditional select</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_S_floatsel">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_D_floatsel">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_H_floatsel">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatdp3"><a id="floatdp3" name="floatdp3"></a><h3 class="iclass">Floating-point data-processing (3 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">ptype</td><td class="lr">o1</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatdp3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_H_floatdp3">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_H_floatdp3">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_H_floatdp3">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_H_floatdp3">half-precision</a></td><td>ARMv8.2-FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v31.05b</ins><del>v31.04</del>, AdvSIMD v29.02, pseudocode <ins>v2019-12_rc3_1</ins><del>v2019-09_rc2_1</del>, sve <ins>v2019-12_rc3</ins><del>v2019-09_rc3</del>      
        ; Build timestamp: <ins>2019-12-13T14</ins><del>2019-09-27T17</del>:<ins>50</ins><del>32</del>
    </p><p class="copyconf">
      Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>