<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonCopyToCombine.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonCopyToCombine.cpp.html'>HexagonCopyToCombine.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===------- HexagonCopyToCombine.cpp - Hexagon Copy-To-Combine Pass ------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// This pass replaces transfer instructions by combine instructions.</i></td></tr>
<tr><th id="9">9</th><td><i>// We walk along a basic block and look for two combinable instructions and try</i></td></tr>
<tr><th id="10">10</th><td><i>// to move them together. If we can move them next to each other we do so and</i></td></tr>
<tr><th id="11">11</th><td><i>// replace them with a combine instruction.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/PassSupport.h.html">"llvm/PassSupport.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-copy-combine"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>static</em></td></tr>
<tr><th id="35">35</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="IsCombinesDisabled" title='IsCombinesDisabled' data-type='cl::opt&lt;bool&gt;' data-ref="IsCombinesDisabled">IsCombinesDisabled</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-merge-into-combines"</q>,</td></tr>
<tr><th id="36">36</th><td>                                 <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="37">37</th><td>                                 <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="38">38</th><td>                                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable merging into combines"</q>));</td></tr>
<tr><th id="39">39</th><td><em>static</em></td></tr>
<tr><th id="40">40</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="IsConst64Disabled" title='IsConst64Disabled' data-type='cl::opt&lt;bool&gt;' data-ref="IsConst64Disabled">IsConst64Disabled</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-const64"</q>,</td></tr>
<tr><th id="41">41</th><td>                                 <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="42">42</th><td>                                 <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="43">43</th><td>                                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable generation of const64"</q>));</td></tr>
<tr><th id="44">44</th><td><em>static</em></td></tr>
<tr><th id="45">45</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="46">46</th><td><dfn class="tu decl def" id="MaxNumOfInstsBetweenNewValueStoreAndTFR" title='MaxNumOfInstsBetweenNewValueStoreAndTFR' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxNumOfInstsBetweenNewValueStoreAndTFR">MaxNumOfInstsBetweenNewValueStoreAndTFR</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"max-num-inst-between-tfr-and-nv-store"</q>,</td></tr>
<tr><th id="47">47</th><td>                   <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>4</var>),</td></tr>
<tr><th id="48">48</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum distance between a tfr feeding a store we "</q></td></tr>
<tr><th id="49">49</th><td>                            <q>"consider the store still to be newifiable"</q>));</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm26createHexagonCopyToCombineEv" title='llvm::createHexagonCopyToCombine' data-ref="_ZN4llvm26createHexagonCopyToCombineEv">createHexagonCopyToCombine</a>();</td></tr>
<tr><th id="53">53</th><td>  <em>void</em> <a class="decl" href="#124" title='llvm::initializeHexagonCopyToCombinePass' data-ref="_ZN4llvm34initializeHexagonCopyToCombinePassERNS_12PassRegistryE">initializeHexagonCopyToCombinePass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>namespace</b> {</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>  {</td></tr>
<tr><th id="60">60</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII">TII</dfn>;</td></tr>
<tr><th id="61">61</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-type='const llvm::HexagonSubtarget *' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST">ST</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-type='bool' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</dfn>;</td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove">DbgMItoMove</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>public</b>:</td></tr>
<tr><th id="69">69</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::ID" title='(anonymous namespace)::HexagonCopyToCombine::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ID">ID</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev" title='(anonymous namespace)::HexagonCopyToCombine::HexagonCopyToCombine' data-type='void (anonymous namespace)::HexagonCopyToCombine::HexagonCopyToCombine()' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev">HexagonCopyToCombine</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ID" title='(anonymous namespace)::HexagonCopyToCombine::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ID">ID</a>) {</td></tr>
<tr><th id="72">72</th><td>    <a class="ref" href="#124" title='llvm::initializeHexagonCopyToCombinePass' data-ref="_ZN4llvm34initializeHexagonCopyToCombinePassERNS_12PassRegistryE">initializeHexagonCopyToCombinePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonCopyToCombine16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonCopyToCombine::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonCopyToCombine::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120HexagonCopyToCombine16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="76">76</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonCopyToCombine11getPassNameEv" title='(anonymous namespace)::HexagonCopyToCombine::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonCopyToCombine::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120HexagonCopyToCombine11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Copy-To-Combine Pass"</q>;</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="2Fn">Fn</dfn>) override;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonCopyToCombine21getRequiredPropertiesEv" title='(anonymous namespace)::HexagonCopyToCombine::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::HexagonCopyToCombine::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_120HexagonCopyToCombine21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="87">87</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><b>private</b>:</td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" title='(anonymous namespace)::HexagonCopyToCombine::findPairable' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonCopyToCombine::findPairable(llvm::MachineInstr &amp; I1, bool &amp; DoInsertAtI1, bool AllowC64)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">findPairable</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="3I1">I1</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="4DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="4DoInsertAtI1">DoInsertAtI1</dfn>,</td></tr>
<tr><th id="92">92</th><td>                             <em>bool</em> <dfn class="local col5 decl" id="5AllowC64" title='AllowC64' data-type='bool' data-ref="5AllowC64">AllowC64</dfn>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs' data-type='void (anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs(llvm::MachineBasicBlock &amp; )' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">findPotentialNewifiableTFRs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" title='(anonymous namespace)::HexagonCopyToCombine::combine' data-type='void (anonymous namespace)::HexagonCopyToCombine::combine(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, MachineBasicBlock::iterator &amp; MI, bool DoInsertAtI1, bool OptForSize)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb">combine</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="6I1">I1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="7I2">I2</dfn>,</td></tr>
<tr><th id="97">97</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="8MI">MI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="9DoInsertAtI1" title='DoInsertAtI1' data-type='bool' data-ref="9DoInsertAtI1">DoInsertAtI1</dfn>,</td></tr>
<tr><th id="98">98</th><td>               <em>bool</em> <dfn class="local col0 decl" id="10OptForSize" title='OptForSize' data-type='bool' data-ref="10OptForSize">OptForSize</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" title='(anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether' data-type='bool (anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, unsigned int I1DestReg, unsigned int I2DestReg, bool &amp; DoInsertAtI1)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">isSafeToMoveTogether</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="11I1">I1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="12I2">I2</dfn>,</td></tr>
<tr><th id="101">101</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="13I1DestReg" title='I1DestReg' data-type='unsigned int' data-ref="13I1DestReg">I1DestReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14I2DestReg" title='I2DestReg' data-type='unsigned int' data-ref="14I2DestReg">I2DestReg</dfn>,</td></tr>
<tr><th id="102">102</th><td>                            <em>bool</em> &amp;<dfn class="local col5 decl" id="15DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="15DoInsertAtI1">DoInsertAtI1</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRR(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="16Before">Before</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17DestReg" title='DestReg' data-type='unsigned int' data-ref="17DestReg">DestReg</dfn>,</td></tr>
<tr><th id="105">105</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="18HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="18HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="19LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRI' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRI(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="20Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="20Before">Before</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21DestReg" title='DestReg' data-type='unsigned int' data-ref="21DestReg">DestReg</dfn>,</td></tr>
<tr><th id="108">108</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="22HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="23LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineIR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineIR(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineIR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="24Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="24Before">Before</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25DestReg" title='DestReg' data-type='unsigned int' data-ref="25DestReg">DestReg</dfn>,</td></tr>
<tr><th id="111">111</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="26HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="27LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineII' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineII(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineII</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="28Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="28Before">Before</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29DestReg" title='DestReg' data-type='unsigned int' data-ref="29DestReg">DestReg</dfn>,</td></tr>
<tr><th id="114">114</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="30HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="31LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitConst64' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitConst64(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitConst64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="32Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="32Before">Before</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33DestReg" title='DestReg' data-type='unsigned int' data-ref="33DestReg">DestReg</dfn>,</td></tr>
<tr><th id="117">117</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="34HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="35LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="35LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonCopyToCombine::ID" title='(anonymous namespace)::HexagonCopyToCombine::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeHexagonCopyToCombinePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon Copy-To-Combine Pass&quot;, &quot;hexagon-copy-combine&quot;, &amp;HexagonCopyToCombine::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonCopyToCombine&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonCopyToCombinePassFlag; void llvm::initializeHexagonCopyToCombinePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonCopyToCombinePassFlag, initializeHexagonCopyToCombinePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-copy-combine"</q>,</td></tr>
<tr><th id="125">125</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Copy-To-Combine Pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-type='bool isCombinableInstType(llvm::MachineInstr &amp; MI, const llvm::HexagonInstrInfo * TII, bool ShouldCombineAggressively)' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI">MI</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col7 decl" id="37TII" title='TII' data-type='const llvm::HexagonInstrInfo *' data-ref="37TII">TII</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                 <em>bool</em> <dfn class="local col8 decl" id="38ShouldCombineAggressively" title='ShouldCombineAggressively' data-type='bool' data-ref="38ShouldCombineAggressively">ShouldCombineAggressively</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>: {</td></tr>
<tr><th id="131">131</th><td>    <i>// A COPY instruction can be combined if its arguments are IntRegs (32bit).</i></td></tr>
<tr><th id="132">132</th><td>    <em>const</em> MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="133">133</th><td>    <em>const</em> MachineOperand &amp;Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="134">134</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg() &amp;&amp; Op1.isReg()) ? void (0) : __assert_fail (&quot;Op0.isReg() &amp;&amp; Op1.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 134, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op0.isReg() &amp;&amp; Op1.isReg());</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <em>unsigned</em> DestReg = Op0.getReg();</td></tr>
<tr><th id="137">137</th><td>    <em>unsigned</em> SrcReg = Op1.getReg();</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="139">139</th><td>           Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(SrcReg);</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>: {</td></tr>
<tr><th id="143">143</th><td>    <i>// A transfer-immediate can be combined if its argument is a signed 8bit</i></td></tr>
<tr><th id="144">144</th><td><i>    // value.</i></td></tr>
<tr><th id="145">145</th><td>    <em>const</em> MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="146">146</th><td>    <em>const</em> MachineOperand &amp;Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="147">147</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg()) ? void (0) : __assert_fail (&quot;Op0.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op0.isReg());</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <em>unsigned</em> DestReg = Op0.getReg();</td></tr>
<tr><th id="150">150</th><td>    <i>// Ensure that TargetFlags are MO_NO_FLAG for a global. This is a</i></td></tr>
<tr><th id="151">151</th><td><i>    // workaround for an ABI bug that prevents GOT relocations on combine</i></td></tr>
<tr><th id="152">152</th><td><i>    // instructions</i></td></tr>
<tr><th id="153">153</th><td>    <b>if</b> (!Op1.isImm() &amp;&amp; Op1.getTargetFlags() != HexagonII::MO_NO_FLAG)</td></tr>
<tr><th id="154">154</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>    <i>// Only combine constant extended A2_tfrsi if we are in aggressive mode.</i></td></tr>
<tr><th id="157">157</th><td>    <em>bool</em> NotExt = Op1.isImm() &amp;&amp; isInt&lt;<var>8</var>&gt;(Op1.getImm());</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="159">159</th><td>           (ShouldCombineAggressively || NotExt);</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vassign&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vassign</span>:</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>default</b>:</td></tr>
<tr><th id="166">166</th><td>    <b>break</b>;</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>template</b> &lt;<em>unsigned</em> N&gt; <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-type='bool isGreaterThanNBitTFRI(const llvm::MachineInstr &amp; I)' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="39I">I</dfn>) {</td></tr>
<tr><th id="173">173</th><td>  <b>if</b> (I.getOpcode() == Hexagon::<span class='error' title="no member named &apos;TFRI64_V4&apos; in namespace &apos;llvm::Hexagon&apos;">TFRI64_V4</span> ||</td></tr>
<tr><th id="174">174</th><td>      I.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>) {</td></tr>
<tr><th id="175">175</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="40Op">Op</dfn> = <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> !<a class="local col0 ref" href="#40Op" title='Op' data-ref="40Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !isInt&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N">N</a>&gt;(<a class="local col0 ref" href="#40Op" title='Op' data-ref="40Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">/// areCombinableOperations - Returns true if the two instruction can be merge</i></td></tr>
<tr><th id="182">182</th><td><i class="doc" data-doc="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">/// into a combine (ignoring register constraints).</i></td></tr>
<tr><th id="183">183</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" title='areCombinableOperations' data-type='bool areCombinableOperations(const llvm::TargetRegisterInfo * TRI, llvm::MachineInstr &amp; HighRegInst, llvm::MachineInstr &amp; LowRegInst, bool AllowC64)' data-ref="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">areCombinableOperations</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="41TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="41TRI">TRI</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42HighRegInst" title='HighRegInst' data-type='llvm::MachineInstr &amp;' data-ref="42HighRegInst">HighRegInst</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43LowRegInst" title='LowRegInst' data-type='llvm::MachineInstr &amp;' data-ref="43LowRegInst">LowRegInst</dfn>, <em>bool</em> <dfn class="local col4 decl" id="44AllowC64" title='AllowC64' data-type='bool' data-ref="44AllowC64">AllowC64</dfn>) {</td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45HiOpc" title='HiOpc' data-type='unsigned int' data-ref="45HiOpc">HiOpc</dfn> = <a class="local col2 ref" href="#42HighRegInst" title='HighRegInst' data-ref="42HighRegInst">HighRegInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46LoOpc" title='LoOpc' data-type='unsigned int' data-ref="46LoOpc">LoOpc</dfn> = <a class="local col3 ref" href="#43LowRegInst" title='LowRegInst' data-ref="43LowRegInst">LowRegInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <em>auto</em> <dfn class="local col7 decl" id="47verifyOpc" title='verifyOpc' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp:189:20)' data-ref="47verifyOpc">verifyOpc</dfn> = [](<em>unsigned</em> <dfn class="local col8 decl" id="48Opc" title='Opc' data-type='unsigned int' data-ref="48Opc">Opc</dfn>) -&gt; <em>void</em> {</td></tr>
<tr><th id="190">190</th><td>    <b>switch</b> (<a class="local col8 ref" href="#48Opc" title='Opc' data-ref="48Opc">Opc</a>) {</td></tr>
<tr><th id="191">191</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="192">192</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="193">193</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vassign&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vassign</span>:</td></tr>
<tr><th id="194">194</th><td>        <b>break</b>;</td></tr>
<tr><th id="195">195</th><td>      <b>default</b>:</td></tr>
<tr><th id="196">196</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 196)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="197">197</th><td>    }</td></tr>
<tr><th id="198">198</th><td>  };</td></tr>
<tr><th id="199">199</th><td>  <a class="local col7 ref" href="#47verifyOpc" title='verifyOpc' data-ref="47verifyOpc">verifyOpc</a>(<a class="local col5 ref" href="#45HiOpc" title='HiOpc' data-ref="45HiOpc">HiOpc</a>);</td></tr>
<tr><th id="200">200</th><td>  <a class="local col7 ref" href="#47verifyOpc" title='verifyOpc' data-ref="47verifyOpc">verifyOpc</a>(<a class="local col6 ref" href="#46LoOpc" title='LoOpc' data-ref="46LoOpc">LoOpc</a>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (HiOpc == Hexagon::<span class='error' title="no member named &apos;V6_vassign&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vassign</span> || LoOpc == Hexagon::<span class='error' title="no member named &apos;V6_vassign&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vassign</span>)</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <a class="local col5 ref" href="#45HiOpc" title='HiOpc' data-ref="45HiOpc">HiOpc</a> == <a class="local col6 ref" href="#46LoOpc" title='LoOpc' data-ref="46LoOpc">LoOpc</a>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (!<a class="local col4 ref" href="#44AllowC64" title='AllowC64' data-ref="44AllowC64">AllowC64</a>) {</td></tr>
<tr><th id="206">206</th><td>    <i>// There is no combine of two constant extended values.</i></td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>8</var>&gt;(<a class="local col2 ref" href="#42HighRegInst" title='HighRegInst' data-ref="42HighRegInst">HighRegInst</a>) &amp;&amp;</td></tr>
<tr><th id="208">208</th><td>        <a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>6</var>&gt;(<a class="local col3 ref" href="#43LowRegInst" title='LowRegInst' data-ref="43LowRegInst">LowRegInst</a>))</td></tr>
<tr><th id="209">209</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="210">210</th><td>  }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i>// There is a combine of two constant extended values into CONST64,</i></td></tr>
<tr><th id="213">213</th><td><i>  // provided both constants are true immediates.</i></td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#42HighRegInst" title='HighRegInst' data-ref="42HighRegInst">HighRegInst</a>) &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>      <a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#43LowRegInst" title='LowRegInst' data-ref="43LowRegInst">LowRegInst</a>))</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> (<a class="local col2 ref" href="#42HighRegInst" title='HighRegInst' data-ref="42HighRegInst">HighRegInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="217">217</th><td>            <a class="local col3 ref" href="#43LowRegInst" title='LowRegInst' data-ref="43LowRegInst">LowRegInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// There is no combine of two constant extended values, unless handled above</i></td></tr>
<tr><th id="220">220</th><td><i>  // Make both 8-bit size checks to allow both combine (#,##) and combine(##,#)</i></td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>8</var>&gt;(<a class="local col2 ref" href="#42HighRegInst" title='HighRegInst' data-ref="42HighRegInst">HighRegInst</a>) &amp;&amp;</td></tr>
<tr><th id="222">222</th><td>      <a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>8</var>&gt;(<a class="local col3 ref" href="#43LowRegInst" title='LowRegInst' data-ref="43LowRegInst">LowRegInst</a>))</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isEvenRegj" title='isEvenReg' data-type='bool isEvenReg(unsigned int Reg)' data-ref="_ZL9isEvenRegj">isEvenReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Reg" title='Reg' data-type='unsigned int' data-ref="49Reg">Reg</dfn>) {</td></tr>
<tr><th id="229">229</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 229, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg">Reg</a>));</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(Reg))</td></tr>
<tr><th id="231">231</th><td>    <b>return</b> (Reg - Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span>) % <var>2</var> == <var>0</var>;</td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.contains(Reg))</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> (Reg - Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span>) % <var>2</var> == <var>0</var>;</td></tr>
<tr><th id="234">234</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 234)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register"</q>);</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14removeKillInfoRN4llvm12MachineInstrEj" title='removeKillInfo' data-type='void removeKillInfo(llvm::MachineInstr &amp; MI, unsigned int RegNotKilled)' data-ref="_ZL14removeKillInfoRN4llvm12MachineInstrEj">removeKillInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="50MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51RegNotKilled" title='RegNotKilled' data-type='unsigned int' data-ref="51RegNotKilled">RegNotKilled</dfn>) {</td></tr>
<tr><th id="238">238</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="52I" title='I' data-type='unsigned int' data-ref="52I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="53E" title='E' data-type='unsigned int' data-ref="53E">E</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a> != <a class="local col3 ref" href="#53E" title='E' data-ref="53E">E</a>; ++<a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>) {</td></tr>
<tr><th id="239">239</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="54Op">Op</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>);</td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (!<a class="local col4 ref" href="#54Op" title='Op' data-ref="54Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col4 ref" href="#54Op" title='Op' data-ref="54Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col1 ref" href="#51RegNotKilled" title='RegNotKilled' data-ref="51RegNotKilled">RegNotKilled</a> || !<a class="local col4 ref" href="#54Op" title='Op' data-ref="54Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="241">241</th><td>      <b>continue</b>;</td></tr>
<tr><th id="242">242</th><td>    <a class="local col4 ref" href="#54Op" title='Op' data-ref="54Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i class="doc" data-doc="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">/// Returns true if it is unsafe to move a copy instruction from<span class="command"> \p</span> <span class="arg">UseReg</span> to</i></td></tr>
<tr><th id="247">247</th><td><i class="doc" data-doc="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">///<span class="command"> \p</span> <span class="arg">DestReg</span> over the instruction<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="248">248</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" title='isUnsafeToMoveAcross' data-type='bool isUnsafeToMoveAcross(llvm::MachineInstr &amp; MI, unsigned int UseReg, unsigned int DestReg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">isUnsafeToMoveAcross</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56UseReg" title='UseReg' data-type='unsigned int' data-ref="56UseReg">UseReg</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                 <em>unsigned</em> <dfn class="local col7 decl" id="57DestReg" title='DestReg' data-type='unsigned int' data-ref="57DestReg">DestReg</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="58TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="58TRI">TRI</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>return</b> (<a class="local col6 ref" href="#56UseReg" title='UseReg' data-ref="56UseReg">UseReg</a> &amp;&amp; (<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col6 ref" href="#56UseReg" title='UseReg' data-ref="56UseReg">UseReg</a>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI">TRI</a>))) ||</td></tr>
<tr><th id="252">252</th><td>         <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col7 ref" href="#57DestReg" title='DestReg' data-ref="57DestReg">DestReg</a>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI">TRI</a>) || <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#57DestReg" title='DestReg' data-ref="57DestReg">DestReg</a>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI">TRI</a>) ||</td></tr>
<tr><th id="253">253</th><td>         <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() ||</td></tr>
<tr><th id="254">254</th><td>         <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>();</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL6UseRegRKN4llvm14MachineOperandE" title='UseReg' data-type='unsigned int UseReg(const llvm::MachineOperand &amp; MO)' data-ref="_ZL6UseRegRKN4llvm14MachineOperandE">UseReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="local col9 decl" id="59MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="59MO">MO</dfn>) {</td></tr>
<tr><th id="258">258</th><td>  <b>return</b> <a class="local col9 ref" href="#59MO" title='MO' data-ref="59MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col9 ref" href="#59MO" title='MO' data-ref="59MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <var>0</var>;</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">/// isSafeToMoveTogether - Returns true if it is safe to move I1 next to I2 such</i></td></tr>
<tr><th id="262">262</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">/// that the two instructions can be paired in a combine.</i></td></tr>
<tr><th id="263">263</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" title='(anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether' data-type='bool (anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, unsigned int I1DestReg, unsigned int I2DestReg, bool &amp; DoInsertAtI1)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">isSafeToMoveTogether</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="60I1">I1</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="61I2">I2</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                                <em>unsigned</em> <dfn class="local col2 decl" id="62I1DestReg" title='I1DestReg' data-type='unsigned int' data-ref="62I1DestReg">I1DestReg</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                                <em>unsigned</em> <dfn class="local col3 decl" id="63I2DestReg" title='I2DestReg' data-type='unsigned int' data-ref="63I2DestReg">I2DestReg</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                                <em>bool</em> &amp;<dfn class="local col4 decl" id="64DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="64DoInsertAtI1">DoInsertAtI1</dfn>) {</td></tr>
<tr><th id="268">268</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65I2UseReg" title='I2UseReg' data-type='unsigned int' data-ref="65I2UseReg">I2UseReg</dfn> = <a class="tu ref" href="#_ZL6UseRegRKN4llvm14MachineOperandE" title='UseReg' data-use='c' data-ref="_ZL6UseRegRKN4llvm14MachineOperandE">UseReg</a>(<a class="local col1 ref" href="#61I2" title='I2' data-ref="61I2">I2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// It is not safe to move I1 and I2 into one combine if I2 has a true</i></td></tr>
<tr><th id="271">271</th><td><i>  // dependence on I1.</i></td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (<a class="local col5 ref" href="#65I2UseReg" title='I2UseReg' data-ref="65I2UseReg">I2UseReg</a> &amp;&amp; <a class="local col0 ref" href="#60I1" title='I1' data-ref="60I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col5 ref" href="#65I2UseReg" title='I2UseReg' data-ref="65I2UseReg">I2UseReg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>))</td></tr>
<tr><th id="273">273</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="local col6 decl" id="66isSafe" title='isSafe' data-type='bool' data-ref="66isSafe">isSafe</dfn> = <b>true</b>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i>// First try to move I2 towards I1.</i></td></tr>
<tr><th id="278">278</th><td>  {</td></tr>
<tr><th id="279">279</th><td>    <i>// A reverse_iterator instantiated like below starts before I2, and I1</i></td></tr>
<tr><th id="280">280</th><td><i>    // respectively.</i></td></tr>
<tr><th id="281">281</th><td><i>    // Look at instructions I in between I2 and (excluding) I1.</i></td></tr>
<tr><th id="282">282</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col7 decl" id="67I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="67I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col1 ref" href="#61I2" title='I2' data-ref="61I2">I2</a>),</td></tr>
<tr><th id="283">283</th><td>      <dfn class="local col8 decl" id="68End" title='End' data-type='MachineBasicBlock::reverse_iterator' data-ref="68End">End</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col0 ref" href="#60I1" title='I1' data-ref="60I1">I1</a>));</td></tr>
<tr><th id="284">284</th><td>    <i>// At 03 we got better results (dhrystone!) by being more conservative.</i></td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a>)</td></tr>
<tr><th id="286">286</th><td>      <a class="local col8 ref" href="#68End" title='End' data-ref="68End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col0 ref" href="#60I1" title='I1' data-ref="60I1">I1</a>);</td></tr>
<tr><th id="287">287</th><td>    <i>// If I2 kills its operand and we move I2 over an instruction that also</i></td></tr>
<tr><th id="288">288</th><td><i>    // uses I2's use reg we need to modify that (first) instruction to now kill</i></td></tr>
<tr><th id="289">289</th><td><i>    // this reg.</i></td></tr>
<tr><th id="290">290</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="69KilledOperand" title='KilledOperand' data-type='unsigned int' data-ref="69KilledOperand">KilledOperand</dfn> = <var>0</var>;</td></tr>
<tr><th id="291">291</th><td>    <b>if</b> (<a class="local col1 ref" href="#61I2" title='I2' data-ref="61I2">I2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col5 ref" href="#65I2UseReg" title='I2UseReg' data-ref="65I2UseReg">I2UseReg</a>))</td></tr>
<tr><th id="292">292</th><td>      <a class="local col9 ref" href="#69KilledOperand" title='KilledOperand' data-ref="69KilledOperand">KilledOperand</a> = <a class="local col5 ref" href="#65I2UseReg" title='I2UseReg' data-ref="65I2UseReg">I2UseReg</a>;</td></tr>
<tr><th id="293">293</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70KillingInstr" title='KillingInstr' data-type='llvm::MachineInstr *' data-ref="70KillingInstr">KillingInstr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <b>for</b> (; <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#68End" title='End' data-ref="68End">End</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>) {</td></tr>
<tr><th id="296">296</th><td>      <i>// If the intervening instruction I:</i></td></tr>
<tr><th id="297">297</th><td><i>      //   * modifies I2's use reg</i></td></tr>
<tr><th id="298">298</th><td><i>      //   * modifies I2's def reg</i></td></tr>
<tr><th id="299">299</th><td><i>      //   * reads I2's def reg</i></td></tr>
<tr><th id="300">300</th><td><i>      //   * or has unmodelled side effects</i></td></tr>
<tr><th id="301">301</th><td><i>      // we can't move I2 across it.</i></td></tr>
<tr><th id="302">302</th><td>      <b>if</b> (<a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="303">303</th><td>        <b>continue</b>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" title='isUnsafeToMoveAcross' data-use='c' data-ref="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">isUnsafeToMoveAcross</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a></span>, <a class="local col5 ref" href="#65I2UseReg" title='I2UseReg' data-ref="65I2UseReg">I2UseReg</a>, <a class="local col3 ref" href="#63I2DestReg" title='I2DestReg' data-ref="63I2DestReg">I2DestReg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>)) {</td></tr>
<tr><th id="306">306</th><td>        <a class="local col6 ref" href="#66isSafe" title='isSafe' data-ref="66isSafe">isSafe</a> = <b>false</b>;</td></tr>
<tr><th id="307">307</th><td>        <b>break</b>;</td></tr>
<tr><th id="308">308</th><td>      }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>      <i>// Update first use of the killed operand.</i></td></tr>
<tr><th id="311">311</th><td>      <b>if</b> (!<a class="local col0 ref" href="#70KillingInstr" title='KillingInstr' data-ref="70KillingInstr">KillingInstr</a> &amp;&amp; <a class="local col9 ref" href="#69KilledOperand" title='KilledOperand' data-ref="69KilledOperand">KilledOperand</a> &amp;&amp;</td></tr>
<tr><th id="312">312</th><td>          <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col9 ref" href="#69KilledOperand" title='KilledOperand' data-ref="69KilledOperand">KilledOperand</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>))</td></tr>
<tr><th id="313">313</th><td>        <a class="local col0 ref" href="#70KillingInstr" title='KillingInstr' data-ref="70KillingInstr">KillingInstr</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>;</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (<a class="local col6 ref" href="#66isSafe" title='isSafe' data-ref="66isSafe">isSafe</a>) {</td></tr>
<tr><th id="316">316</th><td>      <i>// Update the intermediate instruction to with the kill flag.</i></td></tr>
<tr><th id="317">317</th><td>      <b>if</b> (<a class="local col0 ref" href="#70KillingInstr" title='KillingInstr' data-ref="70KillingInstr">KillingInstr</a>) {</td></tr>
<tr><th id="318">318</th><td>        <em>bool</em> <dfn class="local col1 decl" id="71Added" title='Added' data-type='bool' data-ref="71Added">Added</dfn> = <a class="local col0 ref" href="#70KillingInstr" title='KillingInstr' data-ref="70KillingInstr">KillingInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col9 ref" href="#69KilledOperand" title='KilledOperand' data-ref="69KilledOperand">KilledOperand</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="319">319</th><td>        (<em>void</em>)<a class="local col1 ref" href="#71Added" title='Added' data-ref="71Added">Added</a>; <i>// suppress compiler warning</i></td></tr>
<tr><th id="320">320</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Added &amp;&amp; &quot;Must successfully update kill flag&quot;) ? void (0) : __assert_fail (&quot;Added &amp;&amp; \&quot;Must successfully update kill flag\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 320, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#71Added" title='Added' data-ref="71Added">Added</a> &amp;&amp; <q>"Must successfully update kill flag"</q>);</td></tr>
<tr><th id="321">321</th><td>        <a class="tu ref" href="#_ZL14removeKillInfoRN4llvm12MachineInstrEj" title='removeKillInfo' data-use='c' data-ref="_ZL14removeKillInfoRN4llvm12MachineInstrEj">removeKillInfo</a>(<span class='refarg'><a class="local col1 ref" href="#61I2" title='I2' data-ref="61I2">I2</a></span>, <a class="local col9 ref" href="#69KilledOperand" title='KilledOperand' data-ref="69KilledOperand">KilledOperand</a>);</td></tr>
<tr><th id="322">322</th><td>      }</td></tr>
<tr><th id="323">323</th><td>      <a class="local col4 ref" href="#64DoInsertAtI1" title='DoInsertAtI1' data-ref="64DoInsertAtI1">DoInsertAtI1</a> = <b>true</b>;</td></tr>
<tr><th id="324">324</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="325">325</th><td>    }</td></tr>
<tr><th id="326">326</th><td>  }</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i>// Try to move I1 towards I2.</i></td></tr>
<tr><th id="329">329</th><td>  {</td></tr>
<tr><th id="330">330</th><td>    <i>// Look at instructions I in between I1 and (excluding) I2.</i></td></tr>
<tr><th id="331">331</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="72I" title='I' data-type='MachineBasicBlock::iterator' data-ref="72I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col0 ref" href="#60I1" title='I1' data-ref="60I1">I1</a>), <dfn class="local col3 decl" id="73End" title='End' data-type='MachineBasicBlock::iterator' data-ref="73End">End</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col1 ref" href="#61I2" title='I2' data-ref="61I2">I2</a>);</td></tr>
<tr><th id="332">332</th><td>    <i>// At O3 we got better results (dhrystone) by being more conservative here.</i></td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a>)</td></tr>
<tr><th id="334">334</th><td>      <a class="local col3 ref" href="#73End" title='End' data-ref="73End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col1 ref" href="#61I2" title='I2' data-ref="61I2">I2</a>));</td></tr>
<tr><th id="335">335</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="74I1UseReg" title='I1UseReg' data-type='unsigned int' data-ref="74I1UseReg">I1UseReg</dfn> = <a class="tu ref" href="#_ZL6UseRegRKN4llvm14MachineOperandE" title='UseReg' data-use='c' data-ref="_ZL6UseRegRKN4llvm14MachineOperandE">UseReg</a>(<a class="local col0 ref" href="#60I1" title='I1' data-ref="60I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="336">336</th><td>    <i>// Track killed operands. If we move across an instruction that kills our</i></td></tr>
<tr><th id="337">337</th><td><i>    // operand, we need to update the kill information on the moved I1. It kills</i></td></tr>
<tr><th id="338">338</th><td><i>    // the operand now.</i></td></tr>
<tr><th id="339">339</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="75KillingInstr" title='KillingInstr' data-type='llvm::MachineInstr *' data-ref="75KillingInstr">KillingInstr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="340">340</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76KilledOperand" title='KilledOperand' data-type='unsigned int' data-ref="76KilledOperand">KilledOperand</dfn> = <var>0</var>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <b>while</b>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#73End" title='End' data-ref="73End">End</a>) {</td></tr>
<tr><th id="343">343</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a>;</td></tr>
<tr><th id="344">344</th><td>      <i>// If the intervening instruction MI:</i></td></tr>
<tr><th id="345">345</th><td><i>      //   * modifies I1's use reg</i></td></tr>
<tr><th id="346">346</th><td><i>      //   * modifies I1's def reg</i></td></tr>
<tr><th id="347">347</th><td><i>      //   * reads I1's def reg</i></td></tr>
<tr><th id="348">348</th><td><i>      //   * or has unmodelled side effects</i></td></tr>
<tr><th id="349">349</th><td><i>      //   We introduce this special case because llvm has no api to remove a</i></td></tr>
<tr><th id="350">350</th><td><i>      //   kill flag for a register (a removeRegisterKilled() analogous to</i></td></tr>
<tr><th id="351">351</th><td><i>      //   addRegisterKilled) that handles aliased register correctly.</i></td></tr>
<tr><th id="352">352</th><td><i>      //   * or has a killed aliased register use of I1's use reg</i></td></tr>
<tr><th id="353">353</th><td><i>      //           %d4 = A2_tfrpi 16</i></td></tr>
<tr><th id="354">354</th><td><i>      //           %r6 = A2_tfr %r9</i></td></tr>
<tr><th id="355">355</th><td><i>      //           %r8 = KILL %r8, implicit killed %d4</i></td></tr>
<tr><th id="356">356</th><td><i>      //      If we want to move R6 = across the KILL instruction we would have</i></td></tr>
<tr><th id="357">357</th><td><i>      //      to remove the implicit killed %d4 operand. For now, we are</i></td></tr>
<tr><th id="358">358</th><td><i>      //      conservative and disallow the move.</i></td></tr>
<tr><th id="359">359</th><td><i>      // we can't move I1 across it.</i></td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="361">361</th><td>        <b>if</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col2 ref" href="#62I1DestReg" title='I1DestReg' data-ref="62I1DestReg">I1DestReg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>)) <i>// Move this instruction after I2.</i></td></tr>
<tr><th id="362">362</th><td>          <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove">DbgMItoMove</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>);</td></tr>
<tr><th id="363">363</th><td>        <b>continue</b>;</td></tr>
<tr><th id="364">364</th><td>      }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" title='isUnsafeToMoveAcross' data-use='c' data-ref="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">isUnsafeToMoveAcross</a>(<span class='refarg'><a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a></span>, <a class="local col4 ref" href="#74I1UseReg" title='I1UseReg' data-ref="74I1UseReg">I1UseReg</a>, <a class="local col2 ref" href="#62I1DestReg" title='I1DestReg' data-ref="62I1DestReg">I1DestReg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>) ||</td></tr>
<tr><th id="367">367</th><td>          <i>// Check for an aliased register kill. Bail out if we see one.</i></td></tr>
<tr><th id="368">368</th><td>          (!<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col4 ref" href="#74I1UseReg" title='I1UseReg' data-ref="74I1UseReg">I1UseReg</a>) &amp;&amp; <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col4 ref" href="#74I1UseReg" title='I1UseReg' data-ref="74I1UseReg">I1UseReg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>)))</td></tr>
<tr><th id="369">369</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>      <i>// Check for an exact kill (registers match).</i></td></tr>
<tr><th id="372">372</th><td>      <b>if</b> (<a class="local col4 ref" href="#74I1UseReg" title='I1UseReg' data-ref="74I1UseReg">I1UseReg</a> &amp;&amp; <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col4 ref" href="#74I1UseReg" title='I1UseReg' data-ref="74I1UseReg">I1UseReg</a>)) {</td></tr>
<tr><th id="373">373</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!KillingInstr &amp;&amp; &quot;Should only see one killing instruction&quot;) ? void (0) : __assert_fail (&quot;!KillingInstr &amp;&amp; \&quot;Should only see one killing instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 373, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#75KillingInstr" title='KillingInstr' data-ref="75KillingInstr">KillingInstr</a> &amp;&amp; <q>"Should only see one killing instruction"</q>);</td></tr>
<tr><th id="374">374</th><td>        <a class="local col6 ref" href="#76KilledOperand" title='KilledOperand' data-ref="76KilledOperand">KilledOperand</a> = <a class="local col4 ref" href="#74I1UseReg" title='I1UseReg' data-ref="74I1UseReg">I1UseReg</a>;</td></tr>
<tr><th id="375">375</th><td>        <a class="local col5 ref" href="#75KillingInstr" title='KillingInstr' data-ref="75KillingInstr">KillingInstr</a> = &amp;<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>;</td></tr>
<tr><th id="376">376</th><td>      }</td></tr>
<tr><th id="377">377</th><td>    }</td></tr>
<tr><th id="378">378</th><td>    <b>if</b> (<a class="local col5 ref" href="#75KillingInstr" title='KillingInstr' data-ref="75KillingInstr">KillingInstr</a>) {</td></tr>
<tr><th id="379">379</th><td>      <a class="tu ref" href="#_ZL14removeKillInfoRN4llvm12MachineInstrEj" title='removeKillInfo' data-use='c' data-ref="_ZL14removeKillInfoRN4llvm12MachineInstrEj">removeKillInfo</a>(<span class='refarg'>*<a class="local col5 ref" href="#75KillingInstr" title='KillingInstr' data-ref="75KillingInstr">KillingInstr</a></span>, <a class="local col6 ref" href="#76KilledOperand" title='KilledOperand' data-ref="76KilledOperand">KilledOperand</a>);</td></tr>
<tr><th id="380">380</th><td>      <i>// Update I1 to set the kill flag. This flag will later be picked up by</i></td></tr>
<tr><th id="381">381</th><td><i>      // the new COMBINE instruction.</i></td></tr>
<tr><th id="382">382</th><td>      <em>bool</em> <dfn class="local col8 decl" id="78Added" title='Added' data-type='bool' data-ref="78Added">Added</dfn> = <a class="local col0 ref" href="#60I1" title='I1' data-ref="60I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col6 ref" href="#76KilledOperand" title='KilledOperand' data-ref="76KilledOperand">KilledOperand</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>);</td></tr>
<tr><th id="383">383</th><td>      (<em>void</em>)<a class="local col8 ref" href="#78Added" title='Added' data-ref="78Added">Added</a>; <i>// suppress compiler warning</i></td></tr>
<tr><th id="384">384</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Added &amp;&amp; &quot;Must successfully update kill flag&quot;) ? void (0) : __assert_fail (&quot;Added &amp;&amp; \&quot;Must successfully update kill flag\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 384, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#78Added" title='Added' data-ref="78Added">Added</a> &amp;&amp; <q>"Must successfully update kill flag"</q>);</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>    <a class="local col4 ref" href="#64DoInsertAtI1" title='DoInsertAtI1' data-ref="64DoInsertAtI1">DoInsertAtI1</a> = <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>}</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">/// findPotentialNewifiableTFRs - Finds tranfers that feed stores that could be</i></td></tr>
<tr><th id="393">393</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">/// newified. (A use of a 64 bit register define can not be newified)</i></td></tr>
<tr><th id="394">394</th><td><em>void</em></td></tr>
<tr><th id="395">395</th><td><a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs' data-type='void (anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs(llvm::MachineBasicBlock &amp; BB)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">findPotentialNewifiableTFRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="79BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="79BB">BB</dfn>) {</td></tr>
<tr><th id="396">396</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col0 decl" id="80LastDef" title='LastDef' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt;' data-ref="80LastDef">LastDef</dfn>;</td></tr>
<tr><th id="397">397</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn> : <a class="local col9 ref" href="#79BB" title='BB' data-ref="79BB">BB</a>) {</td></tr>
<tr><th id="398">398</th><td>    <b>if</b> (<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="399">399</th><td>      <b>continue</b>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    <i>// Mark TFRs that feed a potential new value store as such.</i></td></tr>
<tr><th id="402">402</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>)) {</td></tr>
<tr><th id="403">403</th><td>      <i>// Look for uses of TFR instructions.</i></td></tr>
<tr><th id="404">404</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="82OpdIdx" title='OpdIdx' data-type='unsigned int' data-ref="82OpdIdx">OpdIdx</dfn> = <var>0</var>, <dfn class="local col3 decl" id="83OpdE" title='OpdE' data-type='unsigned int' data-ref="83OpdE">OpdE</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#82OpdIdx" title='OpdIdx' data-ref="82OpdIdx">OpdIdx</a> != <a class="local col3 ref" href="#83OpdE" title='OpdE' data-ref="83OpdE">OpdE</a>;</td></tr>
<tr><th id="405">405</th><td>           ++<a class="local col2 ref" href="#82OpdIdx" title='OpdIdx' data-ref="82OpdIdx">OpdIdx</a>) {</td></tr>
<tr><th id="406">406</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="84Op">Op</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82OpdIdx" title='OpdIdx' data-ref="82OpdIdx">OpdIdx</a>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>        <i>// Skip over anything except register uses.</i></td></tr>
<tr><th id="409">409</th><td>        <b>if</b> (!<a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="410">410</th><td>          <b>continue</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>        <i>// Look for the defining instruction.</i></td></tr>
<tr><th id="413">413</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="85Reg" title='Reg' data-type='unsigned int' data-ref="85Reg">Reg</dfn> = <a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="414">414</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="86DefInst" title='DefInst' data-type='llvm::MachineInstr *' data-ref="86DefInst">DefInst</dfn> = <a class="local col0 ref" href="#80LastDef" title='LastDef' data-ref="80LastDef">LastDef</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#85Reg" title='Reg' data-ref="85Reg">Reg</a>]</a>;</td></tr>
<tr><th id="415">415</th><td>        <b>if</b> (!<a class="local col6 ref" href="#86DefInst" title='DefInst' data-ref="86DefInst">DefInst</a>)</td></tr>
<tr><th id="416">416</th><td>          <b>continue</b>;</td></tr>
<tr><th id="417">417</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-use='c' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</a>(<span class='refarg'>*<a class="local col6 ref" href="#86DefInst" title='DefInst' data-ref="86DefInst">DefInst</a></span>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a>))</td></tr>
<tr><th id="418">418</th><td>          <b>continue</b>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>        <i>// Only close newifiable stores should influence the decision.</i></td></tr>
<tr><th id="421">421</th><td><i>        // Ignore the debug instructions in between.</i></td></tr>
<tr><th id="422">422</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="87It" title='It' data-type='MachineBasicBlock::iterator' data-ref="87It">It</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col6 ref" href="#86DefInst" title='DefInst' data-ref="86DefInst">DefInst</a>);</td></tr>
<tr><th id="423">423</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="88NumInstsToDef" title='NumInstsToDef' data-type='unsigned int' data-ref="88NumInstsToDef">NumInstsToDef</dfn> = <var>0</var>;</td></tr>
<tr><th id="424">424</th><td>        <b>while</b> (&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#87It" title='It' data-ref="87It">It</a> != &amp;<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>) {</td></tr>
<tr><th id="425">425</th><td>          <b>if</b> (!<a class="local col7 ref" href="#87It" title='It' data-ref="87It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="426">426</th><td>            ++<a class="local col8 ref" href="#88NumInstsToDef" title='NumInstsToDef' data-ref="88NumInstsToDef">NumInstsToDef</a>;</td></tr>
<tr><th id="427">427</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#87It" title='It' data-ref="87It">It</a>;</td></tr>
<tr><th id="428">428</th><td>        }</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>        <b>if</b> (<a class="local col8 ref" href="#88NumInstsToDef" title='NumInstsToDef' data-ref="88NumInstsToDef">NumInstsToDef</a> &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxNumOfInstsBetweenNewValueStoreAndTFR" title='MaxNumOfInstsBetweenNewValueStoreAndTFR' data-use='m' data-ref="MaxNumOfInstsBetweenNewValueStoreAndTFR">MaxNumOfInstsBetweenNewValueStoreAndTFR</a>)</td></tr>
<tr><th id="431">431</th><td>          <b>continue</b>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col6 ref" href="#86DefInst" title='DefInst' data-ref="86DefInst">DefInst</a>);</td></tr>
<tr><th id="434">434</th><td>      }</td></tr>
<tr><th id="435">435</th><td>      <i>// Skip to next instruction.</i></td></tr>
<tr><th id="436">436</th><td>      <b>continue</b>;</td></tr>
<tr><th id="437">437</th><td>    }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>    <i>// Put instructions that last defined integer or double registers into the</i></td></tr>
<tr><th id="440">440</th><td><i>    // map.</i></td></tr>
<tr><th id="441">441</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="89Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="89Op">Op</dfn> : <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col9 ref" href="#89Op" title='Op' data-ref="89Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="443">443</th><td>        <b>if</b> (!<a class="local col9 ref" href="#89Op" title='Op' data-ref="89Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col9 ref" href="#89Op" title='Op' data-ref="89Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="444">444</th><td>          <b>continue</b>;</td></tr>
<tr><th id="445">445</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="90Reg" title='Reg' data-type='unsigned int' data-ref="90Reg">Reg</dfn> = <a class="local col9 ref" href="#89Op" title='Op' data-ref="89Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="446">446</th><td>        <b>if</b> (Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="447">447</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col1 decl" id="91SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="91SubRegs">SubRegs</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#90Reg" title='Reg' data-ref="90Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>); <a class="local col1 ref" href="#91SubRegs" title='SubRegs' data-ref="91SubRegs">SubRegs</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#91SubRegs" title='SubRegs' data-ref="91SubRegs">SubRegs</a>)</td></tr>
<tr><th id="448">448</th><td>            <a class="local col0 ref" href="#80LastDef" title='LastDef' data-ref="80LastDef">LastDef</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#91SubRegs" title='SubRegs' data-ref="91SubRegs">SubRegs</a>]</a> = &amp;<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>;</td></tr>
<tr><th id="449">449</th><td>        } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(Reg))</td></tr>
<tr><th id="450">450</th><td>          <a class="local col0 ref" href="#80LastDef" title='LastDef' data-ref="80LastDef">LastDef</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#90Reg" title='Reg' data-ref="90Reg">Reg</a>]</a> = &amp;<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>;</td></tr>
<tr><th id="451">451</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#89Op" title='Op' data-ref="89Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="452">452</th><td>        <b>for</b> (<em>unsigned</em> Reg : Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>)</td></tr>
<tr><th id="453">453</th><td>          <b>if</b> (Op.clobbersPhysReg(Reg))</td></tr>
<tr><th id="454">454</th><td>            LastDef[Reg] = &amp;MI;</td></tr>
<tr><th id="455">455</th><td>      }</td></tr>
<tr><th id="456">456</th><td>    }</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="92MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="92MF">MF</dfn>) {</td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IsCombinesDisabled" title='IsCombinesDisabled' data-use='m' data-ref="IsCombinesDisabled">IsCombinesDisabled</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93HasChanged" title='HasChanged' data-type='bool' data-ref="93HasChanged">HasChanged</dfn> = <b>false</b>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <i>// Get target info.</i></td></tr>
<tr><th id="469">469</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST">ST</a> = &amp;<a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="470">470</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::HexagonRegisterInfo *&apos;">=</span> ST-&gt;getRegisterInfo();</td></tr>
<tr><th id="471">471</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST">ST</a>-&gt;<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="94F" title='F' data-type='const llvm::Function &amp;' data-ref="94F">F</dfn> = <a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="474">474</th><td>  <em>bool</em> <dfn class="local col5 decl" id="95OptForSize" title='OptForSize' data-type='bool' data-ref="95OptForSize">OptForSize</dfn> = F.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;OptimizeForSize&apos; in &apos;llvm::Attribute&apos;">OptimizeForSize</span>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <i>// Combine aggressively (for code size)</i></td></tr>
<tr><th id="477">477</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a> =</td></tr>
<tr><th id="478">478</th><td>    <a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &lt;= <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Default" title='llvm::CodeGenOpt::Level::Default' data-ref="llvm::CodeGenOpt::Level::Default">Default</a>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i>// Traverse basic blocks.</i></td></tr>
<tr><th id="481">481</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col6 decl" id="96BI" title='BI' data-type='MachineFunction::iterator' data-ref="96BI">BI</dfn> = <a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col7 decl" id="97BE" title='BE' data-type='MachineFunction::iterator' data-ref="97BE">BE</dfn> = <a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col6 ref" href="#96BI" title='BI' data-ref="96BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col7 ref" href="#97BE" title='BE' data-ref="97BE">BE</a>;</td></tr>
<tr><th id="482">482</th><td>       <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#96BI" title='BI' data-ref="96BI">BI</a>) {</td></tr>
<tr><th id="483">483</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="484">484</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">findPotentialNewifiableTFRs</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#96BI" title='BI' data-ref="96BI">BI</a></span>);</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>    <i>// Traverse instructions in basic block.</i></td></tr>
<tr><th id="487">487</th><td>    <b>for</b>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="98MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="98MI">MI</dfn> = <a class="local col6 ref" href="#96BI" title='BI' data-ref="96BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="99End" title='End' data-type='MachineBasicBlock::iterator' data-ref="99End">End</dfn> = <a class="local col6 ref" href="#96BI" title='BI' data-ref="96BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="488">488</th><td>        <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#99End" title='End' data-ref="99End">End</a>;) {</td></tr>
<tr><th id="489">489</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="100I1">I1</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>      <b>if</b> (<a class="local col0 ref" href="#100I1" title='I1' data-ref="100I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="492">492</th><td>        <b>continue</b>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>      <i>// Don't combine a TFR whose user could be newified (instructions that</i></td></tr>
<tr><th id="495">495</th><td><i>      // define double registers can not be newified - Programmer's Ref Manual</i></td></tr>
<tr><th id="496">496</th><td><i>      // 5.4.2 New-value stores).</i></td></tr>
<tr><th id="497">497</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="local col0 ref" href="#100I1" title='I1' data-ref="100I1">I1</a>))</td></tr>
<tr><th id="498">498</th><td>        <b>continue</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>      <i>// Ignore instructions that are not combinable.</i></td></tr>
<tr><th id="501">501</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-use='c' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</a>(<span class='refarg'><a class="local col0 ref" href="#100I1" title='I1' data-ref="100I1">I1</a></span>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a>))</td></tr>
<tr><th id="502">502</th><td>        <b>continue</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>      <i>// Find a second instruction that can be merged into a combine</i></td></tr>
<tr><th id="505">505</th><td><i>      // instruction. In addition, also find all the debug instructions that</i></td></tr>
<tr><th id="506">506</th><td><i>      // need to be moved along with it.</i></td></tr>
<tr><th id="507">507</th><td>      <em>bool</em> <dfn class="local col1 decl" id="101DoInsertAtI1" title='DoInsertAtI1' data-type='bool' data-ref="101DoInsertAtI1">DoInsertAtI1</dfn> = <b>false</b>;</td></tr>
<tr><th id="508">508</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove">DbgMItoMove</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="509">509</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="102I2" title='I2' data-type='llvm::MachineInstr *' data-ref="102I2">I2</dfn> = findPairable(I1, DoInsertAtI1, OptForSize);</td></tr>
<tr><th id="510">510</th><td>      <b>if</b> (<a class="local col2 ref" href="#102I2" title='I2' data-ref="102I2">I2</a>) {</td></tr>
<tr><th id="511">511</th><td>        <a class="local col3 ref" href="#93HasChanged" title='HasChanged' data-ref="93HasChanged">HasChanged</a> = <b>true</b>;</td></tr>
<tr><th id="512">512</th><td>        combine(I1, *I2, MI, DoInsertAtI1, OptForSize);</td></tr>
<tr><th id="513">513</th><td>      }</td></tr>
<tr><th id="514">514</th><td>    }</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>return</b> <a class="local col3 ref" href="#93HasChanged" title='HasChanged' data-ref="93HasChanged">HasChanged</a>;</td></tr>
<tr><th id="518">518</th><td>}</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// findPairable - Returns an instruction that can be merged with<span class="command"> \p</span> <span class="arg">I1</span> into a</i></td></tr>
<tr><th id="521">521</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// COMBINE instruction or 0 if no such instruction can be found. Returns true</i></td></tr>
<tr><th id="522">522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// in<span class="command"> \p</span> <span class="arg">DoInsertAtI1</span> if the combine must be inserted at instruction<span class="command"> \p</span> <span class="arg">I1</span></i></td></tr>
<tr><th id="523">523</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// false if the combine must be inserted at the returned instruction.</i></td></tr>
<tr><th id="524">524</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" title='(anonymous namespace)::HexagonCopyToCombine::findPairable' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonCopyToCombine::findPairable(llvm::MachineInstr &amp; I1, bool &amp; DoInsertAtI1, bool AllowC64)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">findPairable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="103I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="103I1">I1</dfn>,</td></tr>
<tr><th id="525">525</th><td>                                                 <em>bool</em> &amp;<dfn class="local col4 decl" id="104DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="104DoInsertAtI1">DoInsertAtI1</dfn>,</td></tr>
<tr><th id="526">526</th><td>                                                 <em>bool</em> <dfn class="local col5 decl" id="105AllowC64" title='AllowC64' data-type='bool' data-ref="105AllowC64">AllowC64</dfn>) {</td></tr>
<tr><th id="527">527</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="106I2" title='I2' data-type='MachineBasicBlock::iterator' data-ref="106I2">I2</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>));</td></tr>
<tr><th id="528">528</th><td>  <b>while</b> (<a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="529">529</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107I1DestReg" title='I1DestReg' data-type='unsigned int' data-ref="107I1DestReg">I1DestReg</dfn> = <a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="108End" title='End' data-type='MachineBasicBlock::iterator' data-ref="108End">End</dfn> = <a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#108End" title='End' data-ref="108End">End</a>;</td></tr>
<tr><th id="534">534</th><td>       <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a>) {</td></tr>
<tr><th id="535">535</th><td>    <i>// Bail out early if we see a second definition of I1DestReg.</i></td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col7 ref" href="#107I1DestReg" title='I1DestReg' data-ref="107I1DestReg">I1DestReg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>))</td></tr>
<tr><th id="537">537</th><td>      <b>break</b>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <i>// Ignore non-combinable instructions.</i></td></tr>
<tr><th id="540">540</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-use='c' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a></span>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a>))</td></tr>
<tr><th id="541">541</th><td>      <b>continue</b>;</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>    <i>// Don't combine a TFR whose user could be newified.</i></td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively">ShouldCombineAggressively</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a>))</td></tr>
<tr><th id="545">545</th><td>      <b>continue</b>;</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109I2DestReg" title='I2DestReg' data-type='unsigned int' data-ref="109I2DestReg">I2DestReg</dfn> = <a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>    <i>// Check that registers are adjacent and that the first destination register</i></td></tr>
<tr><th id="550">550</th><td><i>    // is even.</i></td></tr>
<tr><th id="551">551</th><td>    <em>bool</em> <dfn class="local col0 decl" id="110IsI1LowReg" title='IsI1LowReg' data-type='bool' data-ref="110IsI1LowReg">IsI1LowReg</dfn> = (<a class="local col9 ref" href="#109I2DestReg" title='I2DestReg' data-ref="109I2DestReg">I2DestReg</a> - <a class="local col7 ref" href="#107I1DestReg" title='I1DestReg' data-ref="107I1DestReg">I1DestReg</a>) == <var>1</var>;</td></tr>
<tr><th id="552">552</th><td>    <em>bool</em> <dfn class="local col1 decl" id="111IsI2LowReg" title='IsI2LowReg' data-type='bool' data-ref="111IsI2LowReg">IsI2LowReg</dfn> = (<a class="local col7 ref" href="#107I1DestReg" title='I1DestReg' data-ref="107I1DestReg">I1DestReg</a> - <a class="local col9 ref" href="#109I2DestReg" title='I2DestReg' data-ref="109I2DestReg">I2DestReg</a>) == <var>1</var>;</td></tr>
<tr><th id="553">553</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="112FirstRegIndex" title='FirstRegIndex' data-type='unsigned int' data-ref="112FirstRegIndex">FirstRegIndex</dfn> = <a class="local col0 ref" href="#110IsI1LowReg" title='IsI1LowReg' data-ref="110IsI1LowReg">IsI1LowReg</a> ? <a class="local col7 ref" href="#107I1DestReg" title='I1DestReg' data-ref="107I1DestReg">I1DestReg</a> : <a class="local col9 ref" href="#109I2DestReg" title='I2DestReg' data-ref="109I2DestReg">I2DestReg</a>;</td></tr>
<tr><th id="554">554</th><td>    <b>if</b> ((!<a class="local col0 ref" href="#110IsI1LowReg" title='IsI1LowReg' data-ref="110IsI1LowReg">IsI1LowReg</a> &amp;&amp; !<a class="local col1 ref" href="#111IsI2LowReg" title='IsI2LowReg' data-ref="111IsI2LowReg">IsI2LowReg</a>) || !<a class="tu ref" href="#_ZL9isEvenRegj" title='isEvenReg' data-use='c' data-ref="_ZL9isEvenRegj">isEvenReg</a>(<a class="local col2 ref" href="#112FirstRegIndex" title='FirstRegIndex' data-ref="112FirstRegIndex">FirstRegIndex</a>))</td></tr>
<tr><th id="555">555</th><td>      <b>continue</b>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <i>// Check that the two instructions are combinable.</i></td></tr>
<tr><th id="558">558</th><td><i>    // The order matters because in a A2_tfrsi we might can encode a int8 as</i></td></tr>
<tr><th id="559">559</th><td><i>    // the hi reg operand but only a uint6 as the low reg operand.</i></td></tr>
<tr><th id="560">560</th><td>    <b>if</b> ((<a class="local col1 ref" href="#111IsI2LowReg" title='IsI2LowReg' data-ref="111IsI2LowReg">IsI2LowReg</a> &amp;&amp; !<a class="tu ref" href="#_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" title='areCombinableOperations' data-use='c' data-ref="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">areCombinableOperations</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>, <span class='refarg'><a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a></span>, <span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a></span>, <a class="local col5 ref" href="#105AllowC64" title='AllowC64' data-ref="105AllowC64">AllowC64</a>)) ||</td></tr>
<tr><th id="561">561</th><td>        (<a class="local col0 ref" href="#110IsI1LowReg" title='IsI1LowReg' data-ref="110IsI1LowReg">IsI1LowReg</a> &amp;&amp; !<a class="tu ref" href="#_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" title='areCombinableOperations' data-use='c' data-ref="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">areCombinableOperations</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>, <span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a></span>, <span class='refarg'><a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a></span>, <a class="local col5 ref" href="#105AllowC64" title='AllowC64' data-ref="105AllowC64">AllowC64</a>)))</td></tr>
<tr><th id="562">562</th><td>      <b>break</b>;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" title='(anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">isSafeToMoveTogether</a>(<span class='refarg'><a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a></span>, <span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a></span>, <a class="local col7 ref" href="#107I1DestReg" title='I1DestReg' data-ref="107I1DestReg">I1DestReg</a>, <a class="local col9 ref" href="#109I2DestReg" title='I2DestReg' data-ref="109I2DestReg">I2DestReg</a>, <span class='refarg'><a class="local col4 ref" href="#104DoInsertAtI1" title='DoInsertAtI1' data-ref="104DoInsertAtI1">DoInsertAtI1</a></span>))</td></tr>
<tr><th id="565">565</th><td>      <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I2" title='I2' data-ref="106I2">I2</a>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>    <i>// Not safe. Stop searching.</i></td></tr>
<tr><th id="568">568</th><td>    <b>break</b>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" title='(anonymous namespace)::HexagonCopyToCombine::combine' data-type='void (anonymous namespace)::HexagonCopyToCombine::combine(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, MachineBasicBlock::iterator &amp; MI, bool DoInsertAtI1, bool OptForSize)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb">combine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="113I1">I1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="114I2">I2</dfn>,</td></tr>
<tr><th id="574">574</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="115MI">MI</dfn>,</td></tr>
<tr><th id="575">575</th><td>                                   <em>bool</em> <dfn class="local col6 decl" id="116DoInsertAtI1" title='DoInsertAtI1' data-type='bool' data-ref="116DoInsertAtI1">DoInsertAtI1</dfn>, <em>bool</em> <dfn class="local col7 decl" id="117OptForSize" title='OptForSize' data-type='bool' data-ref="117OptForSize">OptForSize</dfn>) {</td></tr>
<tr><th id="576">576</th><td>  <i>// We are going to delete I2. If MI points to I2 advance it to the next</i></td></tr>
<tr><th id="577">577</th><td><i>  // instruction.</i></td></tr>
<tr><th id="578">578</th><td>  <b>if</b> (<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">==</a> <a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())</td></tr>
<tr><th id="579">579</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <i>// Figure out whether I1 or I2 goes into the lowreg part.</i></td></tr>
<tr><th id="582">582</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118I1DestReg" title='I1DestReg' data-type='unsigned int' data-ref="118I1DestReg">I1DestReg</dfn> = <a class="local col3 ref" href="#113I1" title='I1' data-ref="113I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="583">583</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="119I2DestReg" title='I2DestReg' data-type='unsigned int' data-ref="119I2DestReg">I2DestReg</dfn> = <a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="584">584</th><td>  <em>bool</em> <dfn class="local col0 decl" id="120IsI1Loreg" title='IsI1Loreg' data-type='bool' data-ref="120IsI1Loreg">IsI1Loreg</dfn> = (<a class="local col9 ref" href="#119I2DestReg" title='I2DestReg' data-ref="119I2DestReg">I2DestReg</a> - <a class="local col8 ref" href="#118I1DestReg" title='I1DestReg' data-ref="118I1DestReg">I1DestReg</a>) == <var>1</var>;</td></tr>
<tr><th id="585">585</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121LoRegDef" title='LoRegDef' data-type='unsigned int' data-ref="121LoRegDef">LoRegDef</dfn> = <a class="local col0 ref" href="#120IsI1Loreg" title='IsI1Loreg' data-ref="120IsI1Loreg">IsI1Loreg</a> ? <a class="local col8 ref" href="#118I1DestReg" title='I1DestReg' data-ref="118I1DestReg">I1DestReg</a> : <a class="local col9 ref" href="#119I2DestReg" title='I2DestReg' data-ref="119I2DestReg">I2DestReg</a>;</td></tr>
<tr><th id="586">586</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122SubLo" title='SubLo' data-type='unsigned int' data-ref="122SubLo">SubLo</dfn>;</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="123SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="123SuperRC">SuperRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="589">589</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(LoRegDef)) {</td></tr>
<tr><th id="590">590</th><td>    SuperRC = &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>;</td></tr>
<tr><th id="591">591</th><td>    <a class="local col2 ref" href="#122SubLo" title='SubLo' data-ref="122SubLo">SubLo</a> = <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">isub_lo</a></span>;</td></tr>
<tr><th id="592">592</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.contains(LoRegDef)) {</td></tr>
<tr><th id="593">593</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ST-&gt;useHVXOps()) ? void (0) : __assert_fail (&quot;ST-&gt;useHVXOps()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 593, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST">ST</a>-&gt;<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" title='llvm::HexagonSubtarget::useHVXOps' data-ref="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv">useHVXOps</a>());</td></tr>
<tr><th id="594">594</th><td>    SuperRC = &amp;Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>;</td></tr>
<tr><th id="595">595</th><td>    <a class="local col2 ref" href="#122SubLo" title='SubLo' data-ref="122SubLo">SubLo</a> = <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">vsub_lo</a></span>;</td></tr>
<tr><th id="596">596</th><td>  } <b>else</b></td></tr>
<tr><th id="597">597</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 597)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i>// Get the double word register.</i></td></tr>
<tr><th id="600">600</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124DoubleRegDest" title='DoubleRegDest' data-type='unsigned int' data-ref="124DoubleRegDest">DoubleRegDest</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="local col1 ref" href="#121LoRegDef" title='LoRegDef' data-ref="121LoRegDef">LoRegDef</a>, <a class="local col2 ref" href="#122SubLo" title='SubLo' data-ref="122SubLo">SubLo</a>, <a class="local col3 ref" href="#123SuperRC" title='SuperRC' data-ref="123SuperRC">SuperRC</a>);</td></tr>
<tr><th id="601">601</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DoubleRegDest != 0 &amp;&amp; &quot;Expect a valid register&quot;) ? void (0) : __assert_fail (&quot;DoubleRegDest != 0 &amp;&amp; \&quot;Expect a valid register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 601, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#124DoubleRegDest" title='DoubleRegDest' data-ref="124DoubleRegDest">DoubleRegDest</a> != <var>0</var> &amp;&amp; <q>"Expect a valid register"</q>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i>// Setup source operands.</i></td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="125LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="125LoOperand">LoOperand</dfn> = <a class="local col0 ref" href="#120IsI1Loreg" title='IsI1Loreg' data-ref="120IsI1Loreg">IsI1Loreg</a> ? <a class="local col3 ref" href="#113I1" title='I1' data-ref="113I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="605">605</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="126HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="126HiOperand">HiOperand</dfn> = <a class="local col0 ref" href="#120IsI1Loreg" title='IsI1Loreg' data-ref="120IsI1Loreg">IsI1Loreg</a> ? <a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col3 ref" href="#113I1" title='I1' data-ref="113I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// Figure out which source is a register and which a constant.</i></td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127IsHiReg" title='IsHiReg' data-type='bool' data-ref="127IsHiReg">IsHiReg</dfn> = <a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128IsLoReg" title='IsLoReg' data-type='bool' data-ref="128IsLoReg">IsLoReg</dfn> = <a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i>// There is a combine of two constant extended values into CONST64.</i></td></tr>
<tr><th id="612">612</th><td>  <em>bool</em> <dfn class="local col9 decl" id="129IsC64" title='IsC64' data-type='bool' data-ref="129IsC64">IsC64</dfn> = <a class="local col7 ref" href="#117OptForSize" title='OptForSize' data-ref="117OptForSize">OptForSize</a> &amp;&amp; <a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="613">613</th><td>               <a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#113I1" title='I1' data-ref="113I1">I1</a>) &amp;&amp; <a class="tu ref" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>);</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="130InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="130InsertPt">InsertPt</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col6 ref" href="#116DoInsertAtI1" title='DoInsertAtI1' data-ref="116DoInsertAtI1">DoInsertAtI1</a> ? <a class="local col3 ref" href="#113I1" title='I1' data-ref="113I1">I1</a> : <a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>);</td></tr>
<tr><th id="616">616</th><td>  <i>// Emit combine.</i></td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="local col7 ref" href="#127IsHiReg" title='IsHiReg' data-ref="127IsHiReg">IsHiReg</a> &amp;&amp; <a class="local col8 ref" href="#128IsLoReg" title='IsLoReg' data-ref="128IsLoReg">IsLoReg</a>)</td></tr>
<tr><th id="618">618</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRR' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRR</a>(<span class='refarg'><a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a></span>, <a class="local col4 ref" href="#124DoubleRegDest" title='DoubleRegDest' data-ref="124DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="619">619</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#127IsHiReg" title='IsHiReg' data-ref="127IsHiReg">IsHiReg</a>)</td></tr>
<tr><th id="620">620</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRI' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRI</a>(<span class='refarg'><a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a></span>, <a class="local col4 ref" href="#124DoubleRegDest" title='DoubleRegDest' data-ref="124DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="621">621</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#128IsLoReg" title='IsLoReg' data-ref="128IsLoReg">IsLoReg</a>)</td></tr>
<tr><th id="622">622</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineIR' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineIR</a>(<span class='refarg'><a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a></span>, <a class="local col4 ref" href="#124DoubleRegDest" title='DoubleRegDest' data-ref="124DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="623">623</th><td>  <b>else</b> <b>if</b> (<a class="local col9 ref" href="#129IsC64" title='IsC64' data-ref="129IsC64">IsC64</a> &amp;&amp; !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IsConst64Disabled" title='IsConst64Disabled' data-use='m' data-ref="IsConst64Disabled">IsConst64Disabled</a>)</td></tr>
<tr><th id="624">624</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitConst64' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitConst64</a>(<span class='refarg'><a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a></span>, <a class="local col4 ref" href="#124DoubleRegDest" title='DoubleRegDest' data-ref="124DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="625">625</th><td>  <b>else</b></td></tr>
<tr><th id="626">626</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineII' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineII</a>(<span class='refarg'><a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a></span>, <a class="local col4 ref" href="#124DoubleRegDest" title='DoubleRegDest' data-ref="124DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col6 ref" href="#126HiOperand" title='HiOperand' data-ref="126HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col5 ref" href="#125LoOperand" title='LoOperand' data-ref="125LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <i>// Move debug instructions along with I1 if it's being</i></td></tr>
<tr><th id="629">629</th><td><i>  // moved towards I2.</i></td></tr>
<tr><th id="630">630</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116DoInsertAtI1" title='DoInsertAtI1' data-ref="116DoInsertAtI1">DoInsertAtI1</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove">DbgMItoMove</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>0</var>) {</td></tr>
<tr><th id="631">631</th><td>    <i>// Insert debug instructions at the new location before I2.</i></td></tr>
<tr><th id="632">632</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="131BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="131BB">BB</dfn> = <a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="633">633</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="132NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="132NewMI">NewMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove">DbgMItoMove</a>) {</td></tr>
<tr><th id="634">634</th><td>      <i>// If iterator MI is pointing to DEBUG_VAL, make sure</i></td></tr>
<tr><th id="635">635</th><td><i>      // MI now points to next relevant instruction.</i></td></tr>
<tr><th id="636">636</th><td>      <b>if</b> (<a class="local col2 ref" href="#132NewMI" title='NewMI' data-ref="132NewMI">NewMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>)</td></tr>
<tr><th id="637">637</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>;</td></tr>
<tr><th id="638">638</th><td>      <a class="local col1 ref" href="#131BB" title='BB' data-ref="131BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#130InsertPt" title='InsertPt' data-ref="130InsertPt">InsertPt</a>, <a class="local col1 ref" href="#131BB" title='BB' data-ref="131BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#132NewMI" title='NewMI' data-ref="132NewMI">NewMI</a>);</td></tr>
<tr><th id="639">639</th><td>    }</td></tr>
<tr><th id="640">640</th><td>  }</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <a class="local col3 ref" href="#113I1" title='I1' data-ref="113I1">I1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="643">643</th><td>  <a class="local col4 ref" href="#114I2" title='I2' data-ref="114I2">I2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="644">644</th><td>}</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitConst64' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitConst64(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitConst64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="133InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="133InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="647">647</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="134DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="134DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="648">648</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="135HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="135HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="649">649</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="136LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="136LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="650">650</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-copy-combine&quot;)) { dbgs() &lt;&lt; &quot;Found a CONST64\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found a CONST64\n"</q>);</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="137DL" title='DL' data-type='llvm::DebugLoc' data-ref="137DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#133InsertPt" title='InsertPt' data-ref="133InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="653">653</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="138BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="138BB">BB</dfn> = <a class="local col3 ref" href="#133InsertPt" title='InsertPt' data-ref="133InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="654">654</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoOperand.isImm() &amp;&amp; HiOperand.isImm() &amp;&amp; &quot;Both operands must be immediate&quot;) ? void (0) : __assert_fail (&quot;LoOperand.isImm() &amp;&amp; HiOperand.isImm() &amp;&amp; \&quot;Both operands must be immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 655, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136LoOperand" title='LoOperand' data-ref="136LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="655">655</th><td>         <q>"Both operands must be immediate"</q>);</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="139V" title='V' data-type='int64_t' data-ref="139V">V</dfn> = <a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="658">658</th><td>  <a class="local col9 ref" href="#139V" title='V' data-ref="139V">V</a> = (<a class="local col9 ref" href="#139V" title='V' data-ref="139V">V</a> &lt;&lt; <var>32</var>) | (<var>0x0ffffffffLL</var> &amp; <a class="local col6 ref" href="#136LoOperand" title='LoOperand' data-ref="136LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="659">659</th><td>  BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>), DoubleDestReg)</td></tr>
<tr><th id="660">660</th><td>    .addImm(V);</td></tr>
<tr><th id="661">661</th><td>}</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineII' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineII(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineII</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="140InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="140InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="664">664</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="141DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="141DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="665">665</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="142HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="142HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="666">666</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="143LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="143LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="144DL" title='DL' data-type='llvm::DebugLoc' data-ref="144DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#140InsertPt" title='InsertPt' data-ref="140InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="668">668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="145BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="145BB">BB</dfn> = <a class="local col0 ref" href="#140InsertPt" title='InsertPt' data-ref="140InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <i>// Handle globals.</i></td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="local col2 ref" href="#142HiOperand" title='HiOperand' data-ref="142HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="672">672</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="673">673</th><td>      .addGlobalAddress(HiOperand.getGlobal(), HiOperand.getOffset(),</td></tr>
<tr><th id="674">674</th><td>                        HiOperand.getTargetFlags())</td></tr>
<tr><th id="675">675</th><td>      .addImm(LoOperand.getImm());</td></tr>
<tr><th id="676">676</th><td>    <b>return</b>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (<a class="local col3 ref" href="#143LoOperand" title='LoOperand' data-ref="143LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="679">679</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="680">680</th><td>      .addImm(HiOperand.getImm())</td></tr>
<tr><th id="681">681</th><td>      .addGlobalAddress(LoOperand.getGlobal(), LoOperand.getOffset(),</td></tr>
<tr><th id="682">682</th><td>                        LoOperand.getTargetFlags());</td></tr>
<tr><th id="683">683</th><td>    <b>return</b>;</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>// Handle block addresses.</i></td></tr>
<tr><th id="687">687</th><td>  <b>if</b> (<a class="local col2 ref" href="#142HiOperand" title='HiOperand' data-ref="142HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="688">688</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="689">689</th><td>      .addBlockAddress(HiOperand.getBlockAddress(), HiOperand.getOffset(),</td></tr>
<tr><th id="690">690</th><td>                       HiOperand.getTargetFlags())</td></tr>
<tr><th id="691">691</th><td>      .addImm(LoOperand.getImm());</td></tr>
<tr><th id="692">692</th><td>    <b>return</b>;</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td>  <b>if</b> (<a class="local col3 ref" href="#143LoOperand" title='LoOperand' data-ref="143LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="695">695</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="696">696</th><td>      .addImm(HiOperand.getImm())</td></tr>
<tr><th id="697">697</th><td>      .addBlockAddress(LoOperand.getBlockAddress(), LoOperand.getOffset(),</td></tr>
<tr><th id="698">698</th><td>                       LoOperand.getTargetFlags());</td></tr>
<tr><th id="699">699</th><td>    <b>return</b>;</td></tr>
<tr><th id="700">700</th><td>  }</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i>// Handle jump tables.</i></td></tr>
<tr><th id="703">703</th><td>  <b>if</b> (<a class="local col2 ref" href="#142HiOperand" title='HiOperand' data-ref="142HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="704">704</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="705">705</th><td>      .addJumpTableIndex(HiOperand.getIndex(), HiOperand.getTargetFlags())</td></tr>
<tr><th id="706">706</th><td>      .addImm(LoOperand.getImm());</td></tr>
<tr><th id="707">707</th><td>    <b>return</b>;</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td>  <b>if</b> (<a class="local col3 ref" href="#143LoOperand" title='LoOperand' data-ref="143LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="710">710</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="711">711</th><td>      .addImm(HiOperand.getImm())</td></tr>
<tr><th id="712">712</th><td>      .addJumpTableIndex(LoOperand.getIndex(), LoOperand.getTargetFlags());</td></tr>
<tr><th id="713">713</th><td>    <b>return</b>;</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i>// Handle constant pools.</i></td></tr>
<tr><th id="717">717</th><td>  <b>if</b> (<a class="local col2 ref" href="#142HiOperand" title='HiOperand' data-ref="142HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="718">718</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="719">719</th><td>      .addConstantPoolIndex(HiOperand.getIndex(), HiOperand.getOffset(),</td></tr>
<tr><th id="720">720</th><td>                            HiOperand.getTargetFlags())</td></tr>
<tr><th id="721">721</th><td>      .addImm(LoOperand.getImm());</td></tr>
<tr><th id="722">722</th><td>    <b>return</b>;</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td>  <b>if</b> (<a class="local col3 ref" href="#143LoOperand" title='LoOperand' data-ref="143LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="725">725</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="726">726</th><td>      .addImm(HiOperand.getImm())</td></tr>
<tr><th id="727">727</th><td>      .addConstantPoolIndex(LoOperand.getIndex(), LoOperand.getOffset(),</td></tr>
<tr><th id="728">728</th><td>                            LoOperand.getTargetFlags());</td></tr>
<tr><th id="729">729</th><td>    <b>return</b>;</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <i>// First preference should be given to Hexagon::A2_combineii instruction</i></td></tr>
<tr><th id="733">733</th><td><i>  // as it can include U6 (in Hexagon::A4_combineii) as well.</i></td></tr>
<tr><th id="734">734</th><td><i>  // In this instruction, HiOperand is const extended, if required.</i></td></tr>
<tr><th id="735">735</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col3 ref" href="#143LoOperand" title='LoOperand' data-ref="143LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="736">736</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="737">737</th><td>      .addImm(HiOperand.getImm())</td></tr>
<tr><th id="738">738</th><td>      .addImm(LoOperand.getImm());</td></tr>
<tr><th id="739">739</th><td>      <b>return</b>;</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <i>// In this instruction, LoOperand is const extended, if required.</i></td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col2 ref" href="#142HiOperand" title='HiOperand' data-ref="142HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="744">744</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="745">745</th><td>      .addImm(HiOperand.getImm())</td></tr>
<tr><th id="746">746</th><td>      .addImm(LoOperand.getImm());</td></tr>
<tr><th id="747">747</th><td>    <b>return</b>;</td></tr>
<tr><th id="748">748</th><td>  }</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="751">751</th><td><i>  //  DoubleRegDest = combine #HiImm, #LoImm</i></td></tr>
<tr><th id="752">752</th><td>  BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>), DoubleDestReg)</td></tr>
<tr><th id="753">753</th><td>    .addImm(HiOperand.getImm())</td></tr>
<tr><th id="754">754</th><td>    .addImm(LoOperand.getImm());</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineIR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineIR(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineIR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="146InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="146InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="758">758</th><td>                                         <em>unsigned</em> <dfn class="local col7 decl" id="147DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="147DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="759">759</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="148HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="148HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="149LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="149LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="761">761</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150LoReg" title='LoReg' data-type='unsigned int' data-ref="150LoReg">LoReg</dfn> = <a class="local col9 ref" href="#149LoOperand" title='LoOperand' data-ref="149LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="762">762</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151LoRegKillFlag" title='LoRegKillFlag' data-type='unsigned int' data-ref="151LoRegKillFlag">LoRegKillFlag</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#149LoOperand" title='LoOperand' data-ref="149LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="152DL" title='DL' data-type='llvm::DebugLoc' data-ref="152DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#146InsertPt" title='InsertPt' data-ref="146InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="765">765</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="153BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="153BB">BB</dfn> = <a class="local col6 ref" href="#146InsertPt" title='InsertPt' data-ref="146InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <i>// Handle globals.</i></td></tr>
<tr><th id="768">768</th><td>  <b>if</b> (<a class="local col8 ref" href="#148HiOperand" title='HiOperand' data-ref="148HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="769">769</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>), DoubleDestReg)</td></tr>
<tr><th id="770">770</th><td>      .addGlobalAddress(HiOperand.getGlobal(), HiOperand.getOffset(),</td></tr>
<tr><th id="771">771</th><td>                        HiOperand.getTargetFlags())</td></tr>
<tr><th id="772">772</th><td>      .addReg(LoReg, LoRegKillFlag);</td></tr>
<tr><th id="773">773</th><td>    <b>return</b>;</td></tr>
<tr><th id="774">774</th><td>  }</td></tr>
<tr><th id="775">775</th><td>  <i>// Handle block addresses.</i></td></tr>
<tr><th id="776">776</th><td>  <b>if</b> (<a class="local col8 ref" href="#148HiOperand" title='HiOperand' data-ref="148HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="777">777</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>), DoubleDestReg)</td></tr>
<tr><th id="778">778</th><td>      .addBlockAddress(HiOperand.getBlockAddress(), HiOperand.getOffset(),</td></tr>
<tr><th id="779">779</th><td>                       HiOperand.getTargetFlags())</td></tr>
<tr><th id="780">780</th><td>      .addReg(LoReg, LoRegKillFlag);</td></tr>
<tr><th id="781">781</th><td>    <b>return</b>;</td></tr>
<tr><th id="782">782</th><td>  }</td></tr>
<tr><th id="783">783</th><td>  <i>// Handle jump tables.</i></td></tr>
<tr><th id="784">784</th><td>  <b>if</b> (<a class="local col8 ref" href="#148HiOperand" title='HiOperand' data-ref="148HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="785">785</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>), DoubleDestReg)</td></tr>
<tr><th id="786">786</th><td>      .addJumpTableIndex(HiOperand.getIndex(), HiOperand.getTargetFlags())</td></tr>
<tr><th id="787">787</th><td>      .addReg(LoReg, LoRegKillFlag);</td></tr>
<tr><th id="788">788</th><td>    <b>return</b>;</td></tr>
<tr><th id="789">789</th><td>  }</td></tr>
<tr><th id="790">790</th><td>  <i>// Handle constant pools.</i></td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (<a class="local col8 ref" href="#148HiOperand" title='HiOperand' data-ref="148HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="792">792</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>), DoubleDestReg)</td></tr>
<tr><th id="793">793</th><td>      .addConstantPoolIndex(HiOperand.getIndex(), HiOperand.getOffset(),</td></tr>
<tr><th id="794">794</th><td>                            HiOperand.getTargetFlags())</td></tr>
<tr><th id="795">795</th><td>      .addReg(LoReg, LoRegKillFlag);</td></tr>
<tr><th id="796">796</th><td>    <b>return</b>;</td></tr>
<tr><th id="797">797</th><td>  }</td></tr>
<tr><th id="798">798</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="799">799</th><td><i>  //  DoubleRegDest = combine #HiImm, LoReg</i></td></tr>
<tr><th id="800">800</th><td>  BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>), DoubleDestReg)</td></tr>
<tr><th id="801">801</th><td>    .addImm(HiOperand.getImm())</td></tr>
<tr><th id="802">802</th><td>    .addReg(LoReg, LoRegKillFlag);</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRI' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRI(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="154InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="154InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="806">806</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="155DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="155DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="807">807</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="156HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="156HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="808">808</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="157LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="157LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="809">809</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158HiRegKillFlag" title='HiRegKillFlag' data-type='unsigned int' data-ref="158HiRegKillFlag">HiRegKillFlag</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#156HiOperand" title='HiOperand' data-ref="156HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="810">810</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159HiReg" title='HiReg' data-type='unsigned int' data-ref="159HiReg">HiReg</dfn> = <a class="local col6 ref" href="#156HiOperand" title='HiOperand' data-ref="156HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="160DL" title='DL' data-type='llvm::DebugLoc' data-ref="160DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#154InsertPt" title='InsertPt' data-ref="154InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="813">813</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="161BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="161BB">BB</dfn> = <a class="local col4 ref" href="#154InsertPt" title='InsertPt' data-ref="154InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i>// Handle global.</i></td></tr>
<tr><th id="816">816</th><td>  <b>if</b> (<a class="local col7 ref" href="#157LoOperand" title='LoOperand' data-ref="157LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="817">817</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>), DoubleDestReg)</td></tr>
<tr><th id="818">818</th><td>      .addReg(HiReg, HiRegKillFlag)</td></tr>
<tr><th id="819">819</th><td>      .addGlobalAddress(LoOperand.getGlobal(), LoOperand.getOffset(),</td></tr>
<tr><th id="820">820</th><td>                        LoOperand.getTargetFlags());</td></tr>
<tr><th id="821">821</th><td>    <b>return</b>;</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td>  <i>// Handle block addresses.</i></td></tr>
<tr><th id="824">824</th><td>  <b>if</b> (<a class="local col7 ref" href="#157LoOperand" title='LoOperand' data-ref="157LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="825">825</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>), DoubleDestReg)</td></tr>
<tr><th id="826">826</th><td>      .addReg(HiReg, HiRegKillFlag)</td></tr>
<tr><th id="827">827</th><td>      .addBlockAddress(LoOperand.getBlockAddress(), LoOperand.getOffset(),</td></tr>
<tr><th id="828">828</th><td>                       LoOperand.getTargetFlags());</td></tr>
<tr><th id="829">829</th><td>    <b>return</b>;</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td>  <i>// Handle jump tables.</i></td></tr>
<tr><th id="832">832</th><td>  <b>if</b> (<a class="local col7 ref" href="#157LoOperand" title='LoOperand' data-ref="157LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="833">833</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>), DoubleDestReg)</td></tr>
<tr><th id="834">834</th><td>      .addReg(HiOperand.getReg(), HiRegKillFlag)</td></tr>
<tr><th id="835">835</th><td>      .addJumpTableIndex(LoOperand.getIndex(), LoOperand.getTargetFlags());</td></tr>
<tr><th id="836">836</th><td>    <b>return</b>;</td></tr>
<tr><th id="837">837</th><td>  }</td></tr>
<tr><th id="838">838</th><td>  <i>// Handle constant pools.</i></td></tr>
<tr><th id="839">839</th><td>  <b>if</b> (<a class="local col7 ref" href="#157LoOperand" title='LoOperand' data-ref="157LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="840">840</th><td>    BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>), DoubleDestReg)</td></tr>
<tr><th id="841">841</th><td>      .addReg(HiOperand.getReg(), HiRegKillFlag)</td></tr>
<tr><th id="842">842</th><td>      .addConstantPoolIndex(LoOperand.getIndex(), LoOperand.getOffset(),</td></tr>
<tr><th id="843">843</th><td>                            LoOperand.getTargetFlags());</td></tr>
<tr><th id="844">844</th><td>    <b>return</b>;</td></tr>
<tr><th id="845">845</th><td>  }</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="848">848</th><td><i>  //  DoubleRegDest = combine HiReg, #LoImm</i></td></tr>
<tr><th id="849">849</th><td>  BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>), DoubleDestReg)</td></tr>
<tr><th id="850">850</th><td>    .addReg(HiReg, HiRegKillFlag)</td></tr>
<tr><th id="851">851</th><td>    .addImm(LoOperand.getImm());</td></tr>
<tr><th id="852">852</th><td>}</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRR(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="162InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="162InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="855">855</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="163DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="163DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="856">856</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="164HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="164HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="857">857</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="165LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="165LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="858">858</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166LoRegKillFlag" title='LoRegKillFlag' data-type='unsigned int' data-ref="166LoRegKillFlag">LoRegKillFlag</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#165LoOperand" title='LoOperand' data-ref="165LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="859">859</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167HiRegKillFlag" title='HiRegKillFlag' data-type='unsigned int' data-ref="167HiRegKillFlag">HiRegKillFlag</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#164HiOperand" title='HiOperand' data-ref="164HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="860">860</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168LoReg" title='LoReg' data-type='unsigned int' data-ref="168LoReg">LoReg</dfn> = <a class="local col5 ref" href="#165LoOperand" title='LoOperand' data-ref="165LoOperand">LoOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="861">861</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169HiReg" title='HiReg' data-type='unsigned int' data-ref="169HiReg">HiReg</dfn> = <a class="local col4 ref" href="#164HiOperand" title='HiOperand' data-ref="164HiOperand">HiOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="170DL" title='DL' data-type='llvm::DebugLoc' data-ref="170DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#162InsertPt" title='InsertPt' data-ref="162InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="171BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="171BB">BB</dfn> = <a class="local col2 ref" href="#162InsertPt" title='InsertPt' data-ref="162InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="867">867</th><td><i>  //  DoubleRegDest = combine HiReg, LoReg</i></td></tr>
<tr><th id="868">868</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172NewOpc" title='NewOpc' data-type='unsigned int' data-ref="172NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="869">869</th><td>  <b>if</b> (Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.contains(DoubleDestReg)) {</td></tr>
<tr><th id="870">870</th><td>    NewOpc = Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>;</td></tr>
<tr><th id="871">871</th><td>  } <b>else</b> <b>if</b> (Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>.contains(DoubleDestReg)) {</td></tr>
<tr><th id="872">872</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ST-&gt;useHVXOps()) ? void (0) : __assert_fail (&quot;ST-&gt;useHVXOps()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 872, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST">ST</a>-&gt;<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" title='llvm::HexagonSubtarget::useHVXOps' data-ref="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv">useHVXOps</a>());</td></tr>
<tr><th id="873">873</th><td>    NewOpc = Hexagon::<span class='error' title="no member named &apos;V6_vcombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vcombine</span>;</td></tr>
<tr><th id="874">874</th><td>  } <b>else</b></td></tr>
<tr><th id="875">875</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp&quot;, 875)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register"</q>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  BuildMI(*BB, InsertPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpc), DoubleDestReg)</td></tr>
<tr><th id="878">878</th><td>    .addReg(HiReg, HiRegKillFlag)</td></tr>
<tr><th id="879">879</th><td>    .addReg(LoReg, LoRegKillFlag);</td></tr>
<tr><th id="880">880</th><td>}</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createHexagonCopyToCombineEv" title='llvm::createHexagonCopyToCombine' data-ref="_ZN4llvm26createHexagonCopyToCombineEv">createHexagonCopyToCombine</dfn>() {</td></tr>
<tr><th id="883">883</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine">HexagonCopyToCombine</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev" title='(anonymous namespace)::HexagonCopyToCombine::HexagonCopyToCombine' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev">(</a>);</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
