Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/rafa/opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_behav --prj /home/rafa/Dropbox/Aulas/Pos/2014/Logica-Programavel/Exemplos/Diversos/7segmentos/Nexys4_Vivado_Basic.sim/sim_1/behav/tb.prj xil_defaultlib.tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rafa/Dropbox/Aulas/Pos/2014/Logica-Programavel/Exemplos/Diversos/7segmentos/Nexys4_Vivado_Basic.srcs/sources_1/new/controlador_7s.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rafa/Dropbox/Aulas/Pos/2014/Logica-Programavel/Exemplos/Diversos/7segmentos/Nexys4_Vivado_Basic.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rafa/Dropbox/Aulas/Pos/2014/Logica-Programavel/Exemplos/Diversos/7segmentos/Nexys4_Vivado_Basic.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "/home/rafa/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.controlador_7s [\controlador_7s(1,400)\]
Compiling architecture behavioral of entity xil_defaultlib.SS_controller [\SS_controller(1,100)\]
Compiling architecture behavioral of entity xil_defaultlib.tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
