
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_24750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2740646 heartbeat IPC: 3.64878 cumulative IPC: 3.64878 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5468459 heartbeat IPC: 3.66594 cumulative IPC: 3.65734 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8169751 heartbeat IPC: 3.70193 cumulative IPC: 3.67208 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10911631 heartbeat IPC: 3.64713 cumulative IPC: 3.66581 (Simulation time: 0 hr 4 min 9 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10911631 (Simulation time: 0 hr 4 min 9 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 13956244 heartbeat IPC: 3.28449 cumulative IPC: 3.28449 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 19015871 heartbeat IPC: 1.97643 cumulative IPC: 2.46784 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 21987719 heartbeat IPC: 3.36491 cumulative IPC: 2.70854 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 27163145 heartbeat IPC: 1.93221 cumulative IPC: 2.46131 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 30326436 heartbeat IPC: 3.16126 cumulative IPC: 2.57535 (Simulation time: 0 hr 9 min 33 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 34525559 heartbeat IPC: 2.38145 cumulative IPC: 2.54087 (Simulation time: 0 hr 10 min 46 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 38601704 heartbeat IPC: 2.4533 cumulative IPC: 2.52798 (Simulation time: 0 hr 11 min 55 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 43104162 heartbeat IPC: 2.22101 cumulative IPC: 2.48505 (Simulation time: 0 hr 13 min 4 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 47507255 heartbeat IPC: 2.27113 cumulative IPC: 2.45931 (Simulation time: 0 hr 14 min 10 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 50801104 heartbeat IPC: 3.03596 cumulative IPC: 2.50693 (Simulation time: 0 hr 15 min 7 sec) 
Finished CPU 0 instructions: 100000001 cycles: 39889473 cumulative IPC: 2.50693 (Simulation time: 0 hr 15 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.50693 instructions: 100000001 cycles: 39889473
cpu0_DTLB TOTAL     ACCESS:   22141598  HIT:   22091239  MISS:      50359
cpu0_DTLB LOAD      ACCESS:   10932119  HIT:   10913147  MISS:      18972
cpu0_DTLB RFO       ACCESS:   11209479  HIT:   11178092  MISS:      31387
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.4964 cycles
cpu0_DTLB MSHR FULL EVENTS: 16211 MSHR MERGE EVENTS: 154846
cpu0_ITLB TOTAL     ACCESS:    2154849  HIT:    2154849  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2154849  HIT:    2154849  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      50359  HIT:      41742  MISS:       8617
cpu0_STLB LOAD      ACCESS:      18972  HIT:      14951  MISS:       4021
cpu0_STLB RFO       ACCESS:      31387  HIT:      26791  MISS:       4596
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 138.46 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20326277  HIT:   17731985  MISS:    2594292
cpu0_L1D LOAD      ACCESS:    6659673  HIT:    5190965  MISS:    1468708
cpu0_L1D RFO       ACCESS:   13659164  HIT:   12534676  MISS:    1124488
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7440  HIT:       6344  MISS:       1096
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 104.563 cycles
cpu0_L1D MSHR FULL EVENTS: 12311556 MSHR MERGE EVENTS: 11822822
cpu0_L2C TOTAL     ACCESS:    3719597  HIT:    1657281  MISS:    2062285
cpu0_L2C LOAD      ACCESS:    1468694  HIT:     456924  MISS:    1011770
cpu0_L2C RFO       ACCESS:    1124339  HIT:      73899  MISS:    1050440
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1125468  HIT:    1125437  MISS:         31
cpu0_L2C TRANSLATION ACCESS:       1096  HIT:       1021  MISS:         75
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 118.674 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4124598  HIT:    1590896  MISS:     471389
LLC LOAD      ACCESS:    1011769  HIT:     787082  MISS:     224687
LLC RFO       ACCESS:    1050438  HIT:     803738  MISS:     246700
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2062316  HIT:          3  MISS:    2062313
LLC TRANSLATION ACCESS:         75  HIT:         73  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 428.314 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     190870  ROW_BUFFER_MISS:     280519
 DBUS AVG_CONGESTED_CYCLE:    3.93621
 WQ ROW_BUFFER_HIT:         27  ROW_BUFFER_MISS:         35  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8422% MPKI: 0.94991 Average ROB Occupancy at Mispredict: 316.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.94991
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

