#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000157885f72b0 .scope module, "tb_moore" "tb_moore" 2 2;
 .timescale 0 0;
v00000157885f45b0_0 .var "clk", 0 0;
v00000157885f4650_0 .var "in", 0 0;
v00000157885f46f0_0 .var "rst", 0 0;
v000001578872ba70_0 .net "y", 0 0, v00000157885f4510_0;  1 drivers
S_00000157885f7440 .scope module, "DUT" "des_moore" 2 6, 3 1 0, S_00000157885f72b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk";
P_000001578872b3c0 .param/l "S0" 0 3 1, C4<000>;
P_000001578872b3f8 .param/l "S1" 0 3 1, C4<001>;
P_000001578872b430 .param/l "S2" 0 3 1, C4<010>;
v00000157885c2dc0_0 .net "clk", 0 0, v00000157885f45b0_0;  1 drivers
v00000157885c2bb0_0 .net "in", 0 0, v00000157885f4650_0;  1 drivers
v00000157885f75d0_0 .var "nstate", 2 0;
v00000157885f7670_0 .var "pstate", 2 0;
v00000157885f4470_0 .net "rst", 0 0, v00000157885f46f0_0;  1 drivers
v00000157885f4510_0 .var "y", 0 0;
E_00000157885fdb70 .event anyedge, v00000157885f7670_0, v00000157885c2bb0_0;
E_00000157885fdbb0 .event posedge, v00000157885c2dc0_0;
    .scope S_00000157885f7440;
T_0 ;
    %wait E_00000157885fdbb0;
    %load/vec4 v00000157885f4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000157885f7670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000157885f75d0_0;
    %assign/vec4 v00000157885f7670_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000157885f7440;
T_1 ;
    %wait E_00000157885fdb70;
    %load/vec4 v00000157885f7670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4510_0, 0, 1;
    %load/vec4 v00000157885c2bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000157885f75d0_0, 0, 3;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000157885f75d0_0, 0, 3;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4510_0, 0, 1;
    %load/vec4 v00000157885c2bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000157885f75d0_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000157885f75d0_0, 0, 3;
T_1.7 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4510_0, 0, 1;
    %load/vec4 v00000157885c2bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000157885f75d0_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000157885f75d0_0, 0, 3;
T_1.9 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000157885f72b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f45b0_0, 0, 1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v00000157885f45b0_0;
    %inv;
    %store/vec4 v00000157885f45b0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000157885f72b0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f46f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f46f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157885f4650_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000157885f72b0;
T_4 ;
    %vpi_call 2 43 "$monitor", "At time %t,clk=%b,in=%b,y=%b", $time, v00000157885f45b0_0, v00000157885f4650_0, v000001578872ba70_0 {0 0 0};
    %vpi_call 2 44 "$dumpfile", "tb_moore.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000157885f72b0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_labexam.v";
    "./labexam.v";
