#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 22 20:53:05 2024
# Process ID: 14564
# Current directory: C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1
# Command line: vivado.exe -log main_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main_test.tcl -notrace
# Log file: C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test.vdi
# Journal file: C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source main_test.tcl -notrace
Command: link_design -top main_test -part xc7s75fgga484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s75fgga484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1027.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc]
WARNING: [Vivado 12-584] No ports matched 'pin_name1'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pin_name1'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'print_e'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'print_e'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'next'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'next'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_LED'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'random'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'random'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_LED'. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tmdal/Documents/vivado/test/test.srcs/constrs_1/new/test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1027.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.227 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s75'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1027.227 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18eac8f48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.926 ; gain = 204.699

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d70831b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 110dbfec3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a1bfc175

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG b2v_inst17/div_clk_BUFG_inst to drive 30 load(s) on clock net b2v_inst17/div_clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1ba21cbb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ba21cbb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11dacc13a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1435.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d7a919bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1435.930 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d7a919bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1435.930 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7a919bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.930 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.930 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d7a919bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.930 ; gain = 408.703
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_test_drc_opted.rpt -pb main_test_drc_opted.pb -rpx main_test_drc_opted.rpx
Command: report_drc -file main_test_drc_opted.rpt -pb main_test_drc_opted.pb -rpx main_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s75'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.930 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154643a13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1435.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'b2v_inst8/state[4]_i_3' is driving clock pin of 28 registers. This could lead to large hold time violations. First few involved registers are:
	b2v_inst28/lcd_count_reg[4] {FDCE}
	b2v_inst28/pos_reg[1] {FDCE}
	b2v_inst28/pos_reg[3] {FDCE}
	b2v_inst28/lcd_data_reg[0] {FDRE}
	b2v_inst28/lcd_data_reg[4] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 78c11c4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 951a6dd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 951a6dd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.930 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 951a6dd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 951a6dd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1176d5fbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1435.930 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1176d5fbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1176d5fbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d383dd42

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1818fca7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1818fca7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ffc95839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ffc95839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ffc95839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ffc95839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ffc95839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ffc95839

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ffc95839

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.930 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 20a18577f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20a18577f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000
Ending Placer Task | Checksum: 17180a4b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.930 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 1447.258 ; gain = 11.328
INFO: [Common 17-1381] The checkpoint 'C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1447.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_test_utilization_placed.rpt -pb main_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1447.258 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s75'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1480.062 ; gain = 17.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s75'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f40e8acf ConstDB: 0 ShapeSum: 7d7219e3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d386f269

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1631.703 ; gain = 136.602
Post Restoration Checksum: NetGraph: 12d3442a NumContArr: c0b3ae3f Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d386f269

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1637.703 ; gain = 142.602

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d386f269

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1637.703 ; gain = 142.602
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1b58bbb67

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.660 ; gain = 167.559

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3585
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f3c4502

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559
Phase 4 Rip-up And Reroute | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559
Phase 6 Post Hold Fix | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.37171 %
  Global Horizontal Routing Utilization  = 0.514994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10d122c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.660 ; gain = 167.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ddb6402b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.660 ; gain = 167.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.660 ; gain = 167.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.660 ; gain = 182.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 1666.289 ; gain = 3.629
INFO: [Common 17-1381] The checkpoint 'C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_test_drc_routed.rpt -pb main_test_drc_routed.pb -rpx main_test_drc_routed.rpx
Command: report_drc -file main_test_drc_routed.rpt -pb main_test_drc_routed.pb -rpx main_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_test_methodology_drc_routed.rpt -pb main_test_methodology_drc_routed.pb -rpx main_test_methodology_drc_routed.rpx
Command: report_methodology -file main_test_methodology_drc_routed.rpt -pb main_test_methodology_drc_routed.pb -rpx main_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/tmdal/Documents/vivado/test/test.runs/impl_1/main_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_test_power_routed.rpt -pb main_test_power_summary_routed.pb -rpx main_test_power_routed.rpx
Command: report_power -file main_test_power_routed.rpt -pb main_test_power_summary_routed.pb -rpx main_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 13 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_test_route_status.rpt -pb main_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_test_timing_summary_routed.rpt -pb main_test_timing_summary_routed.pb -rpx main_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_test_bus_skew_routed.rpt -pb main_test_bus_skew_routed.pb -rpx main_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 20:54:18 2024...
