<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::TargetSchedModel Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d6/dbb/classllvm_1_1TargetSchedModel.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetSchedModel Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Provide an instruction scheduling machine model to CodeGen passes.  
 <a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad7e0eb23268e84e496dfde8a3c8503f3"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/dca/structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a></td></tr>
<tr class="separator:ad7e0eb23268e84e496dfde8a3c8503f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a93036cf35721ff24a7b09b33f5b368de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a93036cf35721ff24a7b09b33f5b368de">TargetSchedModel</a> ()</td></tr>
<tr class="separator:a93036cf35721ff24a7b09b33f5b368de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5419fb52cab4895e3fc6fc9fc5c73f91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">init</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;sm, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *sti, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii)</td></tr>
<tr class="memdesc:a5419fb52cab4895e3fc6fc9fc5c73f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the machine model for instruction scheduling.  <a href="#a5419fb52cab4895e3fc6fc9fc5c73f91">More...</a><br/></td></tr>
<tr class="separator:a5419fb52cab4895e3fc6fc9fc5c73f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615cad8f2751cc7fcc8115bc24c7f646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a615cad8f2751cc7fcc8115bc24c7f646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> for this instruction.  <a href="#a615cad8f2751cc7fcc8115bc24c7f646">More...</a><br/></td></tr>
<tr class="separator:a615cad8f2751cc7fcc8115bc24c7f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2a04812ceec7d2d2ed2a319e59f475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5d2a04812ceec7d2d2ed2a319e59f475">getInstrInfo</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a5d2a04812ceec7d2d2ed2a319e59f475"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> getter.  <a href="#a5d2a04812ceec7d2d2ed2a319e59f475">More...</a><br/></td></tr>
<tr class="separator:a5d2a04812ceec7d2d2ed2a319e59f475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ca1bcea2c966addd442d7cfa49bf51"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a82ca1bcea2c966addd442d7cfa49bf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes an instruction-level scheduling model.  <a href="#a82ca1bcea2c966addd442d7cfa49bf51">More...</a><br/></td></tr>
<tr class="separator:a82ca1bcea2c966addd442d7cfa49bf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36462125e41ba0e748807c7f7d24d234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a36462125e41ba0e748807c7f7d24d234">getMCSchedModel</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a36462125e41ba0e748807c7f7d24d234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615a43ac2282db4e4494ee56d83e3097"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a615a43ac2282db4e4494ee56d83e3097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes cycle-to-cycle itinerary data.  <a href="#a615a43ac2282db4e4494ee56d83e3097">More...</a><br/></td></tr>
<tr class="separator:a615a43ac2282db4e4494ee56d83e3097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1751469bbb5118836dc2b52bbec4341"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#af1751469bbb5118836dc2b52bbec4341">getInstrItineraries</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af1751469bbb5118836dc2b52bbec4341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2727af8624694a08020624b99bd3f824"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a2727af8624694a08020624b99bd3f824">getProcessorID</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a2727af8624694a08020624b99bd3f824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identify the processor corresponding to the current subtarget.  <a href="#a2727af8624694a08020624b99bd3f824">More...</a><br/></td></tr>
<tr class="separator:a2727af8624694a08020624b99bd3f824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af47df2f59b2ccb5c28f3ae40aacc4443"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#af47df2f59b2ccb5c28f3ae40aacc4443">getIssueWidth</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:af47df2f59b2ccb5c28f3ae40aacc4443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of micro-ops that may be scheduled per cycle.  <a href="#af47df2f59b2ccb5c28f3ae40aacc4443">More...</a><br/></td></tr>
<tr class="separator:af47df2f59b2ccb5c28f3ae40aacc4443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d76514bbf06f4e7365112bfff9b207b"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a2d76514bbf06f4e7365112bfff9b207b">getNumMicroOps</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a2d76514bbf06f4e7365112bfff9b207b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of issue slots required for this MI.  <a href="#a2d76514bbf06f4e7365112bfff9b207b">More...</a><br/></td></tr>
<tr class="separator:a2d76514bbf06f4e7365112bfff9b207b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cde5aac43dc88d6ec26c441b39b7c9"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a91cde5aac43dc88d6ec26c441b39b7c9">getNumProcResourceKinds</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a91cde5aac43dc88d6ec26c441b39b7c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of kinds of resources for this target.  <a href="#a91cde5aac43dc88d6ec26c441b39b7c9">More...</a><br/></td></tr>
<tr class="separator:a91cde5aac43dc88d6ec26c441b39b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2f5f4d11c824fa37234f3077d25be3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ade2f5f4d11c824fa37234f3077d25be3">getProcResource</a> (unsigned PIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ade2f5f4d11c824fa37234f3077d25be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a processor resource by ID for convenience.  <a href="#ade2f5f4d11c824fa37234f3077d25be3">More...</a><br/></td></tr>
<tr class="separator:ade2f5f4d11c824fa37234f3077d25be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f87186318493cdd554b5e1dea41588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a07f87186318493cdd554b5e1dea41588">getResourceName</a> (unsigned PIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a07f87186318493cdd554b5e1dea41588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d256b71a3153dae133d8e9d5a78cdda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5d256b71a3153dae133d8e9d5a78cdda">getWriteProcResBegin</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5d256b71a3153dae133d8e9d5a78cdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b8849f34dbee13609f4b6ad84042b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ae2b8849f34dbee13609f4b6ad84042b1">getWriteProcResEnd</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae2b8849f34dbee13609f4b6ad84042b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa117767750c3ca738006fa1ab5c01345"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#aa117767750c3ca738006fa1ab5c01345">getResourceFactor</a> (unsigned ResIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aa117767750c3ca738006fa1ab5c01345"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply the number of units consumed for a resource by this factor to normalize it relative to other resources.  <a href="#aa117767750c3ca738006fa1ab5c01345">More...</a><br/></td></tr>
<tr class="separator:aa117767750c3ca738006fa1ab5c01345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdce107adb48e168830b94af8db14c8"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#acfdce107adb48e168830b94af8db14c8">getMicroOpFactor</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:acfdce107adb48e168830b94af8db14c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply number of micro-ops by this factor to normalize it relative to other resources.  <a href="#acfdce107adb48e168830b94af8db14c8">More...</a><br/></td></tr>
<tr class="separator:acfdce107adb48e168830b94af8db14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394404bde05100988bcffcb2ea37de29"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a394404bde05100988bcffcb2ea37de29">getLatencyFactor</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a394404bde05100988bcffcb2ea37de29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply cycle count by this factor to normalize it relative to other resources. This is the number of resource units per cycle.  <a href="#a394404bde05100988bcffcb2ea37de29">More...</a><br/></td></tr>
<tr class="separator:a394404bde05100988bcffcb2ea37de29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8240fcec8f27cce094f2fe582c56087"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ab8240fcec8f27cce094f2fe582c56087">getMicroOpBufferSize</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ab8240fcec8f27cce094f2fe582c56087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of micro-ops that may be buffered for OOO execution.  <a href="#ab8240fcec8f27cce094f2fe582c56087">More...</a><br/></td></tr>
<tr class="separator:ab8240fcec8f27cce094f2fe582c56087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fadbedf10e8f97c625934f250fb38f7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5fadbedf10e8f97c625934f250fb38f7">getResourceBufferSize</a> (unsigned PIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a5fadbedf10e8f97c625934f250fb38f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of resource units that may be buffered for OOO execution.  <a href="#a5fadbedf10e8f97c625934f250fb38f7">More...</a><br/></td></tr>
<tr class="separator:a5fadbedf10e8f97c625934f250fb38f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eff453556ab0541cb285741f7eec8d"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">computeOperandLatency</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, unsigned DefOperIdx, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, unsigned UseOperIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a62eff453556ab0541cb285741f7eec8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency based on the available machine model.  <a href="#a62eff453556ab0541cb285741f7eec8d">More...</a><br/></td></tr>
<tr class="separator:a62eff453556ab0541cb285741f7eec8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6c2f29862a9d10dc7dc4540e9d04f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">computeInstrLatency</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, bool UseDefaultDefLatency=<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a16d6c2f29862a9d10dc7dc4540e9d04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the instruction latency based on the available machine model.  <a href="#a16d6c2f29862a9d10dc7dc4540e9d04f">More...</a><br/></td></tr>
<tr class="separator:a16d6c2f29862a9d10dc7dc4540e9d04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb79e823eb579e1ec4f4ee3867117e0"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">computeOutputLatency</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, unsigned DefIdx, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DepMI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a0fb79e823eb579e1ec4f4ee3867117e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output dependency latency of a pair of defs of the same register.  <a href="#a0fb79e823eb579e1ec4f4ee3867117e0">More...</a><br/></td></tr>
<tr class="separator:a0fb79e823eb579e1ec4f4ee3867117e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a637503b02842800c7f94ee044852c016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a></td></tr>
<tr class="separator:a637503b02842800c7f94ee044852c016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c8546aa2fd2788a61c045dbfa6c1d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a></td></tr>
<tr class="separator:a43c8546aa2fd2788a61c045dbfa6c1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806c8726bf1a87c55ff2d94da3685672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a></td></tr>
<tr class="separator:a806c8726bf1a87c55ff2d94da3685672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b788ee7b935cf3d29f82d3949a4b9da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a></td></tr>
<tr class="separator:a1b788ee7b935cf3d29f82d3949a4b9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482a7fc8de13890a743713b8bb59595a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector</a>&lt; unsigned, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a482a7fc8de13890a743713b8bb59595a">ResourceFactors</a></td></tr>
<tr class="separator:a482a7fc8de13890a743713b8bb59595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bcbf26cfbccc76d7c225e8e3a3c12c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#aa6bcbf26cfbccc76d7c225e8e3a3c12c">MicroOpFactor</a></td></tr>
<tr class="separator:aa6bcbf26cfbccc76d7c225e8e3a3c12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0d4918d276b89c1766db176486843e"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a></td></tr>
<tr class="separator:a0e0d4918d276b89c1766db176486843e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Provide an instruction scheduling machine model to CodeGen passes. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00032">32</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ad7e0eb23268e84e496dfde8a3c8503f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/dca/structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a>* <a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">llvm::TargetSchedModel::ProcResIter</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00109">109</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a93036cf35721ff24a7b09b33f5b368de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetSchedModel::TargetSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00044">44</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;: <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>(<span class="keyword">nullptr</span>), <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>(<span class="keyword">nullptr</span>) {}</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a16d6c2f29862a9d10dc7dc4540e9d04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::computeInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UseDefaultDefLatency</em> = <code><a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the instruction latency based on the available machine model. </p>
<p>Compute and return the expected latency of this instruction independent of a particular use. computeOperandLatency is the preferred API, but this is occasionally useful to help estimate instruction cost.</p>
<p>If UseDefaultDefLatency is false and no new machine sched model is present this method falls back to TII-&gt;getInstrLatency with an empty instruction itinerary (this is so we preserve the previous behavior of the if converter after moving it to <a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a>). </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00229">229</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                                                       {</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// For the itinerary model, fall back to the old subtarget hook.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// Allow subtargets to compute Bundle latencies outside the machine model.</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>() || MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a944a1a1574cf3b42c917bd8442b5399f">isBundle</a>() ||</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      (!<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>() &amp;&amp; !UseDefaultDefLatency))</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">getInstrLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>, MI);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(MI);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>()) {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordtype">unsigned</span> Latency = 0;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> DefIdx = 0, DefEnd = SCDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">NumWriteLatencyEntries</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;           DefIdx != DefEnd; ++DefIdx) {</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="comment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WLEntry =</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;          <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">getWriteLatencyEntry</a>(SCDesc, DefIdx);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        Latency = std::max(Latency, <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(WLEntry-&gt;<a class="code" href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a>));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    }</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">defaultDefLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>, MI);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615a43ac2282db4e4494ee56d83e3097"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const </div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00035">TargetSchedule.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a43c8546aa2fd2788a61c045dbfa6c1d6"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">llvm::TargetSchedModel::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00036">TargetSchedule.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3a27e8f0e761207a21fc022b7fbede93"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00765">TargetInstrInfo.cpp:765</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a944a1a1574cf3b42c917bd8442b5399f"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a944a1a1574cf3b42c917bd8442b5399f">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00721">MachineInstr.h:721</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_aea35210856f63d251fda4c65312429f4"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">llvm::MCSchedClassDesc::NumWriteLatencyEntries</a></div><div class="ttdeci">unsigned NumWriteLatencyEntries</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00114">MCSchedule.h:114</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a1cc24fb6ef6cda8f3bfbf732e1d87afe"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">llvm::MCSubtargetInfo::getWriteLatencyEntry</a></div><div class="ttdeci">const MCWriteLatencyEntry * getWriteLatencyEntry(const MCSchedClassDesc *SC, unsigned DefIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00102">MCSubtargetInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00069">MCSchedule.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a21af491ad2c61a55d087c89d7a11558c"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel *SchedModel, const MachineInstr *DefMI) const </div><div class="ttdoc">Return the default expected latency for a def based on it&#39;s opcode. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00749">TargetInstrInfo.cpp:749</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a5f8536baa8291f170a203aebcf3c942a"><div class="ttname"><a href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int Cycles</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00070">MCSchedule.h:70</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a53077df79c9287854b0082944955b854"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a></div><div class="ttdeci">static unsigned capLatency(int Cycles)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00096">TargetSchedule.cpp:96</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a62eff453556ab0541cb285741f7eec8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::computeOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefOperIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>UseOperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute operand latency based on the available machine model. </p>
<p>Compute and return the latency of the given data dependent def and use when the operand indices are already known. UseMI may be NULL for an unknown user. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00155">155</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                                        {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>() &amp;&amp; !<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>())</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">defaultDefLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>, DefMI);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>()) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">int</span> OperLatency = 0;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">if</span> (UseMI) {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      OperLatency = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">getOperandLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>, DefMI, DefOperIdx,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                           UseMI, UseOperIdx);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    }</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordtype">unsigned</span> DefClass = DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>();</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      OperLatency = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>.<a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#ac7fed7cb7bb03c7ace7c3b36a1f9d108">getOperandCycle</a>(DefClass, DefOperIdx);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">if</span> (OperLatency &gt;= 0)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">return</span> OperLatency;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// No operand latency was found.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">unsigned</span> InstrLatency = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">getInstrLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>, DefMI);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// Expected latency is the max of the stage latency and itinerary props.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// Rather than directly querying InstrItins stage latency, we call a TII</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// hook to allow subtargets to specialize latency. This hook is only</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">// applicable to the InstrItins model. InstrSchedModel should model all</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// special cases without TII hooks.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    InstrLatency = std::max(InstrLatency,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                            <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">defaultDefLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>, DefMI));</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> InstrLatency;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// hasInstrSchedModel()</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(DefMI);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordtype">unsigned</span> DefIdx = <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a>(DefMI, DefOperIdx);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">if</span> (DefIdx &lt; SCDesc-&gt;NumWriteLatencyEntries) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WLEntry =</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">getWriteLatencyEntry</a>(SCDesc, DefIdx);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordtype">unsigned</span> WriteID = WLEntry-&gt;<a class="code" href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">WriteResourceID</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">unsigned</span> Latency = <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(WLEntry-&gt;<a class="code" href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">if</span> (!UseMI)</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// Lookup the use&#39;s latency adjustment in SubtargetInfo.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *UseDesc = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(UseMI);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">if</span> (UseDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">NumReadAdvanceEntries</a> == 0)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">unsigned</span> UseIdx = <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a>(UseMI, UseOperIdx);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordtype">int</span> Advance = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a2da484f5ef9226a8f43f4c18d04bcc1c">getReadAdvanceCycles</a>(UseDesc, UseIdx, WriteID);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">if</span> (Advance &gt; 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)Advance &gt; Latency) <span class="comment">// unsigned wrap</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">return</span> Latency - Advance;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// If DefIdx does not exist in the model (e.g. implicit defs), then return</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// unit latency (defaultDefLatency may be too conservative).</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>() &amp;&amp; !DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(DefOperIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">isImplicit</a>()</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      &amp;&amp; !DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[DefOperIdx].<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">isOptionalDef</a>()</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      &amp;&amp; <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">isComplete</a>()) {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> Err;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="../../dd/dd0/classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> ss(Err);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;DefIdx &quot;</span> &lt;&lt; DefIdx &lt;&lt; <span class="stringliteral">&quot; exceeds machine model writes for &quot;</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;       &lt;&lt; *DefMI;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">report_fatal_error</a>(ss.str());</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span>  <span class="comment">// FIXME: Automatically giving all implicit defs defaultDefLatency is</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// undesirable. We should only do it for defs that are known to the MC</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// desc like flags. Truly implicit defs should get 1 cycle latency.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">return</span> DefMI-&gt;isTransient() ? 0 : <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">defaultDefLatency</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>, DefMI);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a40a5d6e03f5bfd15839355a7c39ab3a0"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00284">MachineOperand.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615a43ac2282db4e4494ee56d83e3097"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const </div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00035">TargetSchedule.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="namespacellvm_html_a1f6978055dbb761b380de39070e34bd3"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(const char *reason, bool gen_crash_diag=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d30/ErrorHandling_8cpp_source.html#l00060">ErrorHandling.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_ac7fed7cb7bb03c7ace7c3b36a1f9d108"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#ac7fed7cb7bb03c7ace7c3b36a1f9d108">llvm::InstrItineraryData::getOperandCycle</a></div><div class="ttdeci">int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00180">MCInstrItineraries.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a2da484f5ef9226a8f43f4c18d04bcc1c"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a2da484f5ef9226a8f43f4c18d04bcc1c">llvm::MCSubtargetInfo::getReadAdvanceCycles</a></div><div class="ttdeci">int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, unsigned WriteResID) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00110">MCSubtargetInfo.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a43c8546aa2fd2788a61c045dbfa6c1d6"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">llvm::TargetSchedModel::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00036">TargetSchedule.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3a27e8f0e761207a21fc022b7fbede93"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00765">TargetInstrInfo.cpp:765</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a410a7c3a0e431cb5df00a13339382a02"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a></div><div class="ttdeci">unsigned NumReadAdvanceEntries</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00116">MCSchedule.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a579137208bd578a8a99b0e46c5bdfb8c"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a1cc24fb6ef6cda8f3bfbf732e1d87afe"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">llvm::MCSubtargetInfo::getWriteLatencyEntry</a></div><div class="ttdeci">const MCWriteLatencyEntry * getWriteLatencyEntry(const MCSchedClassDesc *SC, unsigned DefIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00102">MCSubtargetInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00069">MCSchedule.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a21af491ad2c61a55d087c89d7a11558c"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel *SchedModel, const MachineInstr *DefMI) const </div><div class="ttdoc">Return the default expected latency for a def based on it&#39;s opcode. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00749">TargetInstrInfo.cpp:749</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a0402c8e75bccfb666de451d465cd0ac5"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a></div><div class="ttdeci">static unsigned findUseIdx(const MachineInstr *MI, unsigned UseOperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00144">TargetSchedule.cpp:144</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a5f8536baa8291f170a203aebcf3c942a"><div class="ttname"><a href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int Cycles</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00070">MCSchedule.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a61ecbe20e0dc248b415cd7731d517da1"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const </div><div class="ttdoc">Return the scheduling class for this instruction. The scheduling class is an index into the InstrItin...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00570">MCInstrDesc.h:570</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adc939be170e88a125dc61b64294de450"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00701">TargetInstrInfo.cpp:701</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a628f04a9f0e6eb479ca0eb3decd3be9e"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">llvm::MCSchedModel::isComplete</a></div><div class="ttdeci">bool isComplete() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00242">MCSchedule.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="../../dd/dd0/classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00431">raw_ostream.h:431</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_af0c1076bd04f01c7e09f41f87267eee1"><div class="ttname"><a href="../../d7/d0d/structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">llvm::MCWriteLatencyEntry::WriteResourceID</a></div><div class="ttdeci">unsigned WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00071">MCSchedule.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a7ee47bba7fdfe2b4de0b767f6d493c26"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a></div><div class="ttdeci">static unsigned findDefIdx(const MachineInstr *MI, unsigned DefOperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00128">TargetSchedule.cpp:128</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a53077df79c9287854b0082944955b854"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a></div><div class="ttdeci">static unsigned capLatency(int Cycles)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00096">TargetSchedule.cpp:96</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0fb79e823eb579e1ec4f4ee3867117e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::computeOutputLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DepMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output dependency latency of a pair of defs of the same register. </p>
<p>This is typically one cycle. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00255">255</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                                      {</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a> &lt;= 1)</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// MicroOpBufferSize &gt; 1 indicates an out-of-order processor that can dispatch</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">// WAW dependencies in the same cycle.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// Treat predication as a data dependency for out-of-order cpus. In-order</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// cpus do not need to treat predicated writes specially.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">// TODO: The following hack exists because predication passes do not</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// correctly append imp-use operands, and readsReg() strangely returns false</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// for predicated defs.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(DefOperIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">getRegisterInfo</a>();</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">if</span> (!DepMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">readsRegister</a>(Reg, TRI) &amp;&amp; <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">isPredicated</a>(DepMI))</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">computeInstrLatency</a>(DefMI);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// If we have a per operand scheduling model, check if this def is writing</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// an unbuffered resource. If so, it treated like an in-order cpu.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(DefMI);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>()) {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="../../dc/dca/structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *PRI = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a4e7dd8dc15ccf67fcc75abb483bbdb73">getWriteProcResBegin</a>(SCDesc),</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;             *PRE = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a163c41f52f3509de257e0ad81309ba3b">getWriteProcResEnd</a>(SCDesc); PRI != PRE; ++PRI) {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(PRI-&gt;ProcResourceIdx)-&gt;<a class="code" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>)</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;          <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      }</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a4e7dd8dc15ccf67fcc75abb483bbdb73"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a4e7dd8dc15ccf67fcc75abb483bbdb73">llvm::MCSubtargetInfo::getWriteProcResBegin</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResBegin(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00093">MCSubtargetInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a163c41f52f3509de257e0ad81309ba3b"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a163c41f52f3509de257e0ad81309ba3b">llvm::MCSubtargetInfo::getWriteProcResEnd</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResEnd(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00097">MCSubtargetInfo.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00045">MCSchedule.h:45</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="../../dc/dca/structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00055">MCSchedule.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00248">MCSchedule.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4ac3057331a18b708f9c4f0ad923a3ce"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00782">MachineInstr.h:782</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_aaaca528ae14befaac95c11df31faf36b"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">llvm::MCSchedModel::MicroOpBufferSize</a></div><div class="ttdeci">unsigned MicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00159">MCSchedule.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a70b47eca6a99c87b81f4c1b1455dc090"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">llvm::TargetMachine::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00143">Target/TargetMachine.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a16d6c2f29862a9d10dc7dc4540e9d04f"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">llvm::TargetSchedModel::computeInstrLatency</a></div><div class="ttdeci">unsigned computeInstrLatency(const MachineInstr *MI, bool UseDefaultDefLatency=true) const </div><div class="ttdoc">Compute the instruction latency based on the available machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00229">TargetSchedule.cpp:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2a69dd402cbc7f6282c93c32161395bc"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00688">TargetInstrInfo.h:688</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5d2a04812ceec7d2d2ed2a319e59f475"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>* llvm::TargetSchedModel::getInstrInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> getter. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00058">58</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>; }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af1751469bbb5118836dc2b52bbec4341"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* llvm::TargetSchedModel::getInstrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00075">75</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                                        {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>())</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">return</span> &amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615a43ac2282db4e4494ee56d83e3097"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const </div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00035">TargetSchedule.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a43c8546aa2fd2788a61c045dbfa6c1d6"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">llvm::TargetSchedModel::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00036">TargetSchedule.h:36</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af47df2f59b2ccb5c28f3ae40aacc4443"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getIssueWidth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Maximum number of micro-ops that may be scheduled per cycle. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00085">85</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>; }</div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00142">MCSchedule.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a394404bde05100988bcffcb2ea37de29"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getLatencyFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply cycle count by this factor to normalize it relative to other resources. This is the number of resource units per cycle. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00135">135</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                    {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a0e0d4918d276b89c1766db176486843e"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">llvm::TargetSchedModel::ResourceLCM</a></div><div class="ttdeci">unsigned ResourceLCM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00042">TargetSchedule.h:42</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a36462125e41ba0e748807c7f7d24d234"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a>* llvm::TargetSchedModel::getMCSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00067">67</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{ <span class="keywordflow">return</span> &amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>; }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab8240fcec8f27cce094f2fe582c56087"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getMicroOpBufferSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of micro-ops that may be buffered for OOO execution. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00140">140</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a>; }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_aaaca528ae14befaac95c11df31faf36b"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">llvm::MCSchedModel::MicroOpBufferSize</a></div><div class="ttdeci">unsigned MicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00159">MCSchedule.h:159</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acfdce107adb48e168830b94af8db14c8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getMicroOpFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply number of micro-ops by this factor to normalize it relative to other resources. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00129">129</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                    {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#aa6bcbf26cfbccc76d7c225e8e3a3c12c">MicroOpFactor</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_aa6bcbf26cfbccc76d7c225e8e3a3c12c"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#aa6bcbf26cfbccc76d7c225e8e3a3c12c">llvm::TargetSchedModel::MicroOpFactor</a></div><div class="ttdeci">unsigned MicroOpFactor</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00041">TargetSchedule.h:41</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2d76514bbf06f4e7365112bfff9b207b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned TargetSchedModel::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the number of issue slots required for this MI. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00077">77</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                                                            {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>()) {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordtype">int</span> UOps = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>.<a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#a2b5a3ba5d3a4090be8c4cd5850d5e9dd">getNumMicroOps</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>());</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> (UOps &gt;= 0) ? UOps : <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">getNumMicroOps</a>(&amp;<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>, MI);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">if</span> (!SC)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      SC = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(MI);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">if</span> (SC-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>())</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">return</span> SC-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">NumMicroOps</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac596847316c2e2472695402f00a5065d">isTransient</a>() ? 0 : 1;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615a43ac2282db4e4494ee56d83e3097"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const </div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00035">TargetSchedule.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a2b5a3ba5d3a4090be8c4cd5850d5e9dd"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#a2b5a3ba5d3a4090be8c4cd5850d5e9dd">llvm::InstrItineraryData::getNumMicroOps</a></div><div class="ttdeci">int getNumMicroOps(unsigned ItinClassIndx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00242">MCInstrItineraries.h:242</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_af1d4835dca6874fb9e03a68097c0f2e0"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">llvm::MCSchedClassDesc::NumMicroOps</a></div><div class="ttdeci">unsigned short NumMicroOps</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00108">MCSchedule.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a43c8546aa2fd2788a61c045dbfa6c1d6"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">llvm::TargetSchedModel::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00036">TargetSchedule.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a51d38fbb0d2a4134718f08a8e230e447"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00733">TargetInstrInfo.cpp:733</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac596847316c2e2472695402f00a5065d"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ac596847316c2e2472695402f00a5065d">llvm::MachineInstr::isTransient</a></div><div class="ttdeci">bool isTransient() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00750">MachineInstr.h:750</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a61ecbe20e0dc248b415cd7731d517da1"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const </div><div class="ttdoc">Return the scheduling class for this instruction. The scheduling class is an index into the InstrItin...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00570">MCInstrDesc.h:570</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a91cde5aac43dc88d6ec26c441b39b7c9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getNumProcResourceKinds </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the number of kinds of resources for this target. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00092">92</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                           {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">getNumProcResourceKinds</a>();</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a59487e9e5951e6ecc5f16defc19a29b4"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2727af8624694a08020624b99bd3f824"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getProcessorID </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Identify the processor corresponding to the current subtarget. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00082">82</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#a934bc4a10d1d841e62663d00e3846c88">getProcessorID</a>(); }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a934bc4a10d1d841e62663d00e3846c88"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#a934bc4a10d1d841e62663d00e3846c88">llvm::MCSchedModel::getProcessorID</a></div><div class="ttdeci">unsigned getProcessorID() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00235">MCSchedule.h:235</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ade2f5f4d11c824fa37234f3077d25be3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a>* llvm::TargetSchedModel::getProcResource </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a processor resource by ID for convenience. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00097">97</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                                                 {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(PIdx);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00248">MCSchedule.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5fadbedf10e8f97c625934f250fb38f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::TargetSchedModel::getResourceBufferSize </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of resource units that may be buffered for OOO execution. </p>
<dl class="section return"><dt>Returns</dt><dd>The buffer size in resource units or -1 for unlimited. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00144">144</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                                 {</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(PIdx)-&gt;<a class="code" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00045">MCSchedule.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00248">MCSchedule.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa117767750c3ca738006fa1ab5c01345"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::getResourceFactor </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ResIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply the number of units consumed for a resource by this factor to normalize it relative to other resources. </p>

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00123">123</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                                    {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a482a7fc8de13890a743713b8bb59595a">ResourceFactors</a>[ResIdx];</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a482a7fc8de13890a743713b8bb59595a"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a482a7fc8de13890a743713b8bb59595a">llvm::TargetSchedModel::ResourceFactors</a></div><div class="ttdeci">SmallVector&lt; unsigned, 16 &gt; ResourceFactors</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00040">TargetSchedule.h:40</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a07f87186318493cdd554b5e1dea41588"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char* llvm::TargetSchedModel::getResourceName </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00102">102</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                                   {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">if</span> (!PIdx)</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;MOps&quot;</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(PIdx)-&gt;<a class="code" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">Name</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00248">MCSchedule.h:248</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a51dc4747a7d39650884bcf19daaf5f54"><div class="ttname"><a href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">llvm::MCProcResourceDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00028">MCSchedule.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5d256b71a3153dae133d8e9d5a78cdda"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a> llvm::TargetSchedModel::getWriteProcResBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00113">113</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                                                     {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// The subtarget holds a single resource table for all processors.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a4e7dd8dc15ccf67fcc75abb483bbdb73">getWriteProcResBegin</a>(<a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a4e7dd8dc15ccf67fcc75abb483bbdb73"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a4e7dd8dc15ccf67fcc75abb483bbdb73">llvm::MCSubtargetInfo::getWriteProcResBegin</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResBegin(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00093">MCSubtargetInfo.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00251">PPCISelLowering.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae2b8849f34dbee13609f4b6ad84042b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ad7e0eb23268e84e496dfde8a3c8503f3">ProcResIter</a> llvm::TargetSchedModel::getWriteProcResEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00117">117</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                                                   {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a163c41f52f3509de257e0ad81309ba3b">getWriteProcResEnd</a>(<a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a163c41f52f3509de257e0ad81309ba3b"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a163c41f52f3509de257e0ad81309ba3b">llvm::MCSubtargetInfo::getWriteProcResEnd</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResEnd(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00097">MCSubtargetInfo.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00251">PPCISelLowering.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a615a43ac2282db4e4494ee56d83e3097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetSchedModel::hasInstrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this machine model includes cycle-to-cycle itinerary data. </p>
<p>This models scheduling at each stage in the processor pipeline. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00035">35</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                                                 {</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a74889488d66dd687ad41c17403cda85d">EnableSchedItins</a> &amp;&amp; !<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>.<a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#a714827e35583b7e5e55f8bcce441c2cb">isEmpty</a>();</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;}</div>
<div class="ttc" id="TargetSchedule_8cpp_html_a74889488d66dd687ad41c17403cda85d"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a74889488d66dd687ad41c17403cda85d">EnableSchedItins</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSchedItins(&quot;scheditins&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Use InstrItineraryData for latency lookup&quot;))</div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a43c8546aa2fd2788a61c045dbfa6c1d6"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">llvm::TargetSchedModel::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00036">TargetSchedule.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a714827e35583b7e5e55f8bcce441c2cb"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#a714827e35583b7e5e55f8bcce441c2cb">llvm::InstrItineraryData::isEmpty</a></div><div class="ttdeci">bool isEmpty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00132">MCInstrItineraries.h:132</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a82ca1bcea2c966addd442d7cfa49bf51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetSchedModel::hasInstrSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this machine model includes an instruction-level scheduling model. </p>
<p>This is more detailed than the course grain IssueWidth and default latency properties, but separate from the per-cycle itinerary data. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">31</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                                {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a748a068930467bc949718bd3b13cf690">EnableSchedModel</a> &amp;&amp; <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">hasInstrSchedModel</a>();</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a6dd869ee53027534ae12dfee958dbc34"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">llvm::MCSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Does this machine model include instruction-level scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00238">MCSchedule.h:238</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a748a068930467bc949718bd3b13cf690"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a748a068930467bc949718bd3b13cf690">EnableSchedModel</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSchedModel(&quot;schedmodel&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Use TargetSchedModel for latency lookup&quot;))</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5419fb52cab4895e3fc6fc9fc5c73f91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetSchedModel::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>sm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>sti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>tii</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the machine model for instruction scheduling. </p>
<p>The machine model API keeps a copy of the top-level <a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a> table indices and may query <a class="el" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> and <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> to resolve dynamic properties. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00054">54</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                                        {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a> = sm;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a> = sti;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">TII</a> = tii;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a73852f47d607fc0d3fa8f41e624cca12">initInstrItins</a>(<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">InstrItins</a>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">unsigned</span> NumRes = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">getNumProcResourceKinds</a>();</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a482a7fc8de13890a743713b8bb59595a">ResourceFactors</a>.<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a102d0ad36060677286c3aefb812e5512">resize</a>(NumRes);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a> = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumRes; ++Idx) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordtype">unsigned</span> NumUnits = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(Idx)-&gt;<a class="code" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">if</span> (NumUnits &gt; 0)</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a> = <a class="code" href="../../d9/d44/TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a>(<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a>, NumUnits);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  }</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#aa6bcbf26cfbccc76d7c225e8e3a3c12c">MicroOpFactor</a> = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a> / <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumRes; ++Idx) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">unsigned</span> NumUnits = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(Idx)-&gt;<a class="code" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a482a7fc8de13890a743713b8bb59595a">ResourceFactors</a>[Idx] = NumUnits ? (<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">ResourceLCM</a> / NumUnits) : 0;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a0e0d4918d276b89c1766db176486843e"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0e0d4918d276b89c1766db176486843e">llvm::TargetSchedModel::ResourceLCM</a></div><div class="ttdeci">unsigned ResourceLCM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00042">TargetSchedule.h:42</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a59ae110735f7370384bca779e21b67df"><div class="ttname"><a href="../../d9/d44/TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a></div><div class="ttdeci">static unsigned lcm(unsigned A, unsigned B)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00048">TargetSchedule.cpp:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_aa6bcbf26cfbccc76d7c225e8e3a3c12c"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#aa6bcbf26cfbccc76d7c225e8e3a3c12c">llvm::TargetSchedModel::MicroOpFactor</a></div><div class="ttdeci">unsigned MicroOpFactor</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00041">TargetSchedule.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a73852f47d607fc0d3fa8f41e624cca12"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a73852f47d607fc0d3fa8f41e624cca12">llvm::MCSubtargetInfo::initInstrItins</a></div><div class="ttdeci">void initInstrItins(InstrItineraryData &amp;InstrItins) const </div><div class="ttdoc">Initialize an InstrItineraryData instance. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d7a/MCSubtargetInfo_8cpp_source.html#l00113">MCSubtargetInfo.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a43c8546aa2fd2788a61c045dbfa6c1d6"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a43c8546aa2fd2788a61c045dbfa6c1d6">llvm::TargetSchedModel::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00036">TargetSchedule.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a9d4d0cc34fcce4779dc4445d8265fffc"><div class="ttname"><a href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">llvm::MCProcResourceDesc::NumUnits</a></div><div class="ttdeci">unsigned NumUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00030">MCSchedule.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a482a7fc8de13890a743713b8bb59595a"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a482a7fc8de13890a743713b8bb59595a">llvm::TargetSchedModel::ResourceFactors</a></div><div class="ttdeci">SmallVector&lt; unsigned, 16 &gt; ResourceFactors</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00040">TargetSchedule.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a1b788ee7b935cf3d29f82d3949a4b9da"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a1b788ee7b935cf3d29f82d3949a4b9da">llvm::TargetSchedModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00038">TargetSchedule.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00248">MCSchedule.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a59487e9e5951e6ecc5f16defc19a29b4"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00142">MCSchedule.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a102d0ad36060677286c3aefb812e5512"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a102d0ad36060677286c3aefb812e5512">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(unsigned N)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00376">SmallVector.h:376</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a615cad8f2751cc7fcc8115bc24c7f646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> * TargetSchedModel::resolveSchedClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> for this instruction. </p>
<p>Return the <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> for this instruction. Some SchedClasses require evaluation of predicates that depend on instruction operands or flags. </p>

<p>Definition at line <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">103</a> of file <a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                                {</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// Get the definition&#39;s scheduling class descriptor from this machine model.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">unsigned</span> SchedClass = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>();</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">if</span> (!SCDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>())</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">return</span> SCDesc;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span>  <span class="keywordtype">unsigned</span> NIter = 0;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">while</span> (SCDesc-&gt;<a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">isVariant</a>()) {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(++NIter &lt; 6 &amp;&amp; <span class="stringliteral">&quot;Variants are nested deeper than the magic number&quot;</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    SchedClass = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">STI</a>-&gt;<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html#a0b8556a4a9550bda032e66ba6ff2b4c3">resolveSchedClass</a>(SchedClass, MI, <span class="keyword">this</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    SCDesc = <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">SchedModel</a>.<a class="code" href="../../dd/db7/classllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  }</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">return</span> SCDesc;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_abe81832f2d2bd1474f23e1f10b3933ed"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">llvm::MCSchedClassDesc::isVariant</a></div><div class="ttdeci">bool isVariant() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00121">MCSchedule.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a0b8556a4a9550bda032e66ba6ff2b4c3"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html#a0b8556a4a9550bda032e66ba6ff2b4c3">llvm::TargetSubtargetInfo::resolveSchedClass</a></div><div class="ttdeci">virtual unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d11/TargetSubtargetInfo_8h_source.html#l00054">TargetSubtargetInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a806c8726bf1a87c55ff2d94da3685672"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a806c8726bf1a87c55ff2d94da3685672">llvm::TargetSchedModel::STI</a></div><div class="ttdeci">const TargetSubtargetInfo * STI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00037">TargetSchedule.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a637503b02842800c7f94ee044852c016"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a637503b02842800c7f94ee044852c016">llvm::TargetSchedModel::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00035">TargetSchedule.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ae32c187457de34674f839df2e6d0546b"><div class="ttname"><a href="../../dd/db7/classllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00255">MCSchedule.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a61ecbe20e0dc248b415cd7731d517da1"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const </div><div class="ttdoc">Return the scheduling class for this instruction. The scheduling class is an index into the InstrItin...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00570">MCInstrDesc.h:570</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a43c8546aa2fd2788a61c045dbfa6c1d6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> llvm::TargetSchedModel::InstrItins</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00036">36</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6bcbf26cfbccc76d7c225e8e3a3c12c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::MicroOpFactor</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00041">41</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a class="anchor" id="a482a7fc8de13890a743713b8bb59595a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector</a>&lt;unsigned, 16&gt; llvm::TargetSchedModel::ResourceFactors</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00040">40</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e0d4918d276b89c1766db176486843e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetSchedModel::ResourceLCM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00042">42</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a class="anchor" id="a637503b02842800c7f94ee044852c016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/db7/classllvm_1_1MCSchedModel.html">MCSchedModel</a> llvm::TargetSchedModel::SchedModel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00035">35</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a class="anchor" id="a806c8726bf1a87c55ff2d94da3685672"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>* llvm::TargetSchedModel::STI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00037">37</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b788ee7b935cf3d29f82d3949a4b9da"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>* llvm::TargetSchedModel::TII</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html#l00038">38</a> of file <a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../dc/d65/TargetSchedule_8h_source.html">TargetSchedule.h</a></li>
<li><a class="el" href="../../d9/d44/TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:52:02 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
