INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
