Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  5 18:30:35 2023
| Host         : LAPTOP-N5RR484N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   267 |
| Unused register locations in slices containing registers |  1026 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            2 |
|      3 |           28 |
|      4 |          194 |
|      5 |           28 |
|      8 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           64 |
| No           | No                    | Yes                    |             116 |           47 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              40 |           17 |
| Yes          | No                    | Yes                    |            1136 |          728 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               |            Enable Signal            |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------+----------------+
|  clkdiv_BUFG[6]                          |                                     |                                         |                1 |              1 |
|  U5_Multi_8CH320_BUFG                    |                                     |                                         |                1 |              1 |
|  clkdiv_BUFG[6]                          |                                     | U9_Counter_x/AR[0]                      |                2 |              2 |
|  U5_Multi_8CH320_BUFG                    |                                     | U9_Counter_x/AR[0]                      |                1 |              2 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              3 |
|  U3_dm_controller/wea_mem_reg[3]_i_2_n_4 |                                     | U3_dm_controller/wea_mem_reg[3]_i_3_n_4 |                1 |              4 |
|  U6_SSeg7/flash_IBUF_BUFG                |                                     |                                         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[30][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[29][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[31][31]_i_1_n_4     | U1_SCPU/U_RF/AR[0]                      |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                1 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              4 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[19][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[25][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[13][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[4][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[15][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[28][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                4 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[26][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[5][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[20][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[12][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[9][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                5 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[8][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[23][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[24][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[18][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[11][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[7][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                4 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[17][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4         |                1 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[21][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[1][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[14][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[10][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][12]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[6][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][8]_i_1_n_4          |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[3][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[22][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][24]_i_1_n_4         |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[2][31]_i_1_n_4      | U1_SCPU/U_RF/rf[31][4]_i_1_n_4          |                3 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[16][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][16]_i_1_n_4         |                2 |              5 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[27][31]_i_1_n_4     | U1_SCPU/U_RF/rf[31][28]_i_1_n_4         |                3 |              5 |
|  U6_SSeg7/flash_IBUF_BUFG                | U6_SSeg7/seg_sout[7]_i_1_n_0        |                                         |                6 |              8 |
|  Clk_CPU_BUFG                            | U1_SCPU/U_RF/rf[0][31]_i_1_n_4      |                                         |               11 |             32 |
|  Clk_CPU_BUFG                            |                                     | U1_SCPU/U_RF/AR[0]                      |               13 |             32 |
|  U7_SPIO/clk_IBUF_BUFG                   | U4_MIO_BUS/GPIOf0000000_we_OBUF     | U9_Counter_x/AR[0]                      |               13 |             32 |
|  U5_Multi_8CH320_BUFG                    | U9_Counter_x/counter0_Lock_0        | U9_Counter_x/AR[0]                      |                9 |             32 |
|  clk_IBUF_BUFG                           |                                     | U9_Counter_x/AR[0]                      |                8 |             32 |
|  clkdiv_BUFG[6]                          | U9_Counter_x/counter0[31]           | U9_Counter_x/AR[0]                      |                9 |             32 |
|  n_3_1675_BUFG                           |                                     |                                         |               13 |             32 |
|  n_1_1167_BUFG                           |                                     |                                         |               20 |             32 |
|  n_0_1719_BUFG                           |                                     |                                         |               13 |             32 |
|  n_2_1536_BUFG                           |                                     |                                         |               13 |             32 |
|  U5_Multi_8CH320_BUFG                    | U5_Multi_8CH32/point_out[7]_i_1_n_0 | U9_Counter_x/AR[0]                      |               40 |             48 |
|  U6_SSeg7/clk_IBUF_BUFG                  |                                     | U9_Counter_x/AR[0]                      |               23 |             48 |
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------+----------------+


