// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_40 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_3_val,
        x_4_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_336_p2;
reg   [0:0] icmp_ln86_reg_1334;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1132_fu_342_p2;
reg   [0:0] icmp_ln86_1132_reg_1345;
wire   [0:0] icmp_ln86_1133_fu_348_p2;
reg   [0:0] icmp_ln86_1133_reg_1350;
reg   [0:0] icmp_ln86_1133_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1133_reg_1350_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1134_fu_354_p2;
reg   [0:0] icmp_ln86_1134_reg_1356;
wire   [0:0] icmp_ln86_1135_fu_360_p2;
reg   [0:0] icmp_ln86_1135_reg_1362;
reg   [0:0] icmp_ln86_1135_reg_1362_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1136_fu_366_p2;
reg   [0:0] icmp_ln86_1136_reg_1368;
reg   [0:0] icmp_ln86_1136_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1136_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1136_reg_1368_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1137_fu_372_p2;
reg   [0:0] icmp_ln86_1137_reg_1374;
reg   [0:0] icmp_ln86_1137_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1137_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1137_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1138_fu_378_p2;
reg   [0:0] icmp_ln86_1138_reg_1380;
wire   [0:0] icmp_ln86_1139_fu_384_p2;
reg   [0:0] icmp_ln86_1139_reg_1386;
reg   [0:0] icmp_ln86_1139_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1140_fu_390_p2;
reg   [0:0] icmp_ln86_1140_reg_1392;
reg   [0:0] icmp_ln86_1140_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1140_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1141_fu_396_p2;
reg   [0:0] icmp_ln86_1141_reg_1398;
reg   [0:0] icmp_ln86_1141_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1141_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1141_reg_1398_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1142_fu_402_p2;
reg   [0:0] icmp_ln86_1142_reg_1404;
reg   [0:0] icmp_ln86_1142_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1142_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1142_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1143_fu_408_p2;
reg   [0:0] icmp_ln86_1143_reg_1410;
reg   [0:0] icmp_ln86_1143_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1143_reg_1410_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1143_reg_1410_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1143_reg_1410_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1458_fu_424_p2;
reg   [0:0] icmp_ln86_1458_reg_1416;
reg   [0:0] icmp_ln86_1458_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1458_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1458_reg_1416_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1458_reg_1416_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1458_reg_1416_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1145_fu_430_p2;
reg   [0:0] icmp_ln86_1145_reg_1422;
reg   [0:0] icmp_ln86_1145_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1145_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1145_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1145_reg_1422_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1145_reg_1422_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1145_reg_1422_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1146_fu_436_p2;
reg   [0:0] icmp_ln86_1146_reg_1428;
reg   [0:0] icmp_ln86_1146_reg_1428_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1147_fu_442_p2;
reg   [0:0] icmp_ln86_1147_reg_1433;
wire   [0:0] icmp_ln86_1148_fu_448_p2;
reg   [0:0] icmp_ln86_1148_reg_1438;
reg   [0:0] icmp_ln86_1148_reg_1438_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1149_fu_454_p2;
reg   [0:0] icmp_ln86_1149_reg_1443;
reg   [0:0] icmp_ln86_1149_reg_1443_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1150_fu_460_p2;
reg   [0:0] icmp_ln86_1150_reg_1448;
reg   [0:0] icmp_ln86_1150_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1150_reg_1448_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1151_fu_466_p2;
reg   [0:0] icmp_ln86_1151_reg_1453;
reg   [0:0] icmp_ln86_1151_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1151_reg_1453_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1152_fu_472_p2;
reg   [0:0] icmp_ln86_1152_reg_1458;
reg   [0:0] icmp_ln86_1152_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1152_reg_1458_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1153_fu_478_p2;
reg   [0:0] icmp_ln86_1153_reg_1463;
reg   [0:0] icmp_ln86_1153_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1153_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1153_reg_1463_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1154_fu_484_p2;
reg   [0:0] icmp_ln86_1154_reg_1468;
reg   [0:0] icmp_ln86_1154_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1154_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1154_reg_1468_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1155_fu_490_p2;
reg   [0:0] icmp_ln86_1155_reg_1473;
reg   [0:0] icmp_ln86_1155_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1155_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1155_reg_1473_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1156_fu_496_p2;
reg   [0:0] icmp_ln86_1156_reg_1478;
reg   [0:0] icmp_ln86_1156_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1156_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1156_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1156_reg_1478_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1157_fu_502_p2;
reg   [0:0] icmp_ln86_1157_reg_1483;
reg   [0:0] icmp_ln86_1157_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1157_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1157_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1157_reg_1483_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1158_fu_508_p2;
reg   [0:0] icmp_ln86_1158_reg_1488;
reg   [0:0] icmp_ln86_1158_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1158_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1158_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1158_reg_1488_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1159_fu_514_p2;
reg   [0:0] icmp_ln86_1159_reg_1493;
reg   [0:0] icmp_ln86_1159_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1159_reg_1493_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1159_reg_1493_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1159_reg_1493_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1159_reg_1493_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1160_fu_520_p2;
reg   [0:0] icmp_ln86_1160_reg_1498;
reg   [0:0] icmp_ln86_1160_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1160_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1160_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1160_reg_1498_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1160_reg_1498_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1161_fu_526_p2;
reg   [0:0] icmp_ln86_1161_reg_1503;
reg   [0:0] icmp_ln86_1161_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1161_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1161_reg_1503_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1161_reg_1503_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1161_reg_1503_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1161_reg_1503_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_532_p2;
reg   [0:0] and_ln102_reg_1508;
reg   [0:0] and_ln102_reg_1508_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1508_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_543_p2;
reg   [0:0] and_ln104_reg_1518;
wire   [0:0] and_ln102_1095_fu_548_p2;
reg   [0:0] and_ln102_1095_reg_1524;
wire   [0:0] and_ln104_221_fu_557_p2;
reg   [0:0] and_ln104_221_reg_1531;
wire   [0:0] and_ln102_1099_fu_562_p2;
reg   [0:0] and_ln102_1099_reg_1536;
wire   [0:0] and_ln102_1100_fu_572_p2;
reg   [0:0] and_ln102_1100_reg_1542;
wire   [0:0] or_ln117_fu_588_p2;
reg   [0:0] or_ln117_reg_1548;
wire   [0:0] xor_ln104_fu_594_p2;
reg   [0:0] xor_ln104_reg_1553;
wire   [0:0] and_ln102_1096_fu_599_p2;
reg   [0:0] and_ln102_1096_reg_1559;
wire   [0:0] and_ln104_222_fu_608_p2;
reg   [0:0] and_ln104_222_reg_1565;
reg   [0:0] and_ln104_222_reg_1565_pp0_iter3_reg;
wire   [0:0] and_ln102_1101_fu_618_p2;
reg   [0:0] and_ln102_1101_reg_1571;
wire   [3:0] select_ln117_1103_fu_719_p3;
reg   [3:0] select_ln117_1103_reg_1576;
wire   [0:0] or_ln117_1035_fu_726_p2;
reg   [0:0] or_ln117_1035_reg_1581;
wire   [0:0] and_ln102_1094_fu_731_p2;
reg   [0:0] and_ln102_1094_reg_1587;
wire   [0:0] and_ln104_220_fu_740_p2;
reg   [0:0] and_ln104_220_reg_1593;
wire   [0:0] and_ln102_1097_fu_745_p2;
reg   [0:0] and_ln102_1097_reg_1599;
wire   [0:0] and_ln102_1103_fu_759_p2;
reg   [0:0] and_ln102_1103_reg_1605;
wire   [0:0] or_ln117_1039_fu_833_p2;
reg   [0:0] or_ln117_1039_reg_1611;
wire   [3:0] select_ln117_1109_fu_847_p3;
reg   [3:0] select_ln117_1109_reg_1616;
wire   [0:0] and_ln104_223_fu_860_p2;
reg   [0:0] and_ln104_223_reg_1621;
wire   [0:0] and_ln102_1098_fu_865_p2;
reg   [0:0] and_ln102_1098_reg_1626;
reg   [0:0] and_ln102_1098_reg_1626_pp0_iter5_reg;
wire   [0:0] and_ln104_224_fu_874_p2;
reg   [0:0] and_ln104_224_reg_1633;
reg   [0:0] and_ln104_224_reg_1633_pp0_iter5_reg;
reg   [0:0] and_ln104_224_reg_1633_pp0_iter6_reg;
wire   [0:0] and_ln102_1104_fu_889_p2;
reg   [0:0] and_ln102_1104_reg_1639;
wire   [0:0] or_ln117_1044_fu_972_p2;
reg   [0:0] or_ln117_1044_reg_1644;
wire   [4:0] select_ln117_1115_fu_984_p3;
reg   [4:0] select_ln117_1115_reg_1649;
wire   [0:0] or_ln117_1046_fu_992_p2;
reg   [0:0] or_ln117_1046_reg_1654;
wire   [0:0] or_ln117_1048_fu_998_p2;
reg   [0:0] or_ln117_1048_reg_1660;
reg   [0:0] or_ln117_1048_reg_1660_pp0_iter5_reg;
wire   [0:0] or_ln117_1050_fu_1074_p2;
reg   [0:0] or_ln117_1050_reg_1668;
wire   [4:0] select_ln117_1121_fu_1087_p3;
reg   [4:0] select_ln117_1121_reg_1673;
wire   [0:0] or_ln117_1054_fu_1149_p2;
reg   [0:0] or_ln117_1054_reg_1678;
wire   [4:0] select_ln117_1125_fu_1163_p3;
reg   [4:0] select_ln117_1125_reg_1683;
wire    ap_block_pp0_stage0;
wire   [10:0] tmp_fu_414_p4;
wire   [0:0] xor_ln104_545_fu_538_p2;
wire   [0:0] xor_ln104_547_fu_552_p2;
wire   [0:0] xor_ln104_551_fu_567_p2;
wire   [0:0] and_ln102_1123_fu_577_p2;
wire   [0:0] and_ln102_1108_fu_582_p2;
wire   [0:0] xor_ln104_548_fu_603_p2;
wire   [0:0] xor_ln104_552_fu_613_p2;
wire   [0:0] and_ln102_1124_fu_631_p2;
wire   [0:0] and_ln102_1107_fu_623_p2;
wire   [0:0] xor_ln117_fu_641_p2;
wire   [1:0] zext_ln117_fu_647_p1;
wire   [1:0] select_ln117_fu_651_p3;
wire   [1:0] select_ln117_1098_fu_658_p3;
wire   [0:0] and_ln102_1109_fu_627_p2;
wire   [2:0] zext_ln117_121_fu_665_p1;
wire   [0:0] or_ln117_1031_fu_669_p2;
wire   [2:0] select_ln117_1099_fu_674_p3;
wire   [0:0] or_ln117_1032_fu_681_p2;
wire   [0:0] and_ln102_1110_fu_636_p2;
wire   [2:0] select_ln117_1100_fu_685_p3;
wire   [0:0] or_ln117_1033_fu_693_p2;
wire   [2:0] select_ln117_1101_fu_699_p3;
wire   [2:0] select_ln117_1102_fu_707_p3;
wire   [3:0] zext_ln117_122_fu_715_p1;
wire   [0:0] xor_ln104_546_fu_735_p2;
wire   [0:0] xor_ln104_553_fu_750_p2;
wire   [0:0] and_ln102_1125_fu_768_p2;
wire   [0:0] and_ln102_1102_fu_755_p2;
wire   [0:0] and_ln102_1111_fu_764_p2;
wire   [0:0] or_ln117_1034_fu_783_p2;
wire   [0:0] and_ln102_1112_fu_773_p2;
wire   [3:0] select_ln117_1104_fu_788_p3;
wire   [0:0] or_ln117_1036_fu_795_p2;
wire   [3:0] select_ln117_1105_fu_800_p3;
wire   [0:0] or_ln117_1037_fu_807_p2;
wire   [0:0] and_ln102_1113_fu_778_p2;
wire   [3:0] select_ln117_1106_fu_811_p3;
wire   [0:0] or_ln117_1038_fu_819_p2;
wire   [3:0] select_ln117_1107_fu_825_p3;
wire   [3:0] select_ln117_1108_fu_839_p3;
wire   [0:0] xor_ln104_549_fu_855_p2;
wire   [0:0] xor_ln104_550_fu_869_p2;
wire   [0:0] xor_ln104_554_fu_879_p2;
wire   [0:0] and_ln102_1126_fu_894_p2;
wire   [0:0] xor_ln104_555_fu_884_p2;
wire   [0:0] and_ln102_1127_fu_908_p2;
wire   [0:0] and_ln102_1114_fu_899_p2;
wire   [0:0] or_ln117_1040_fu_918_p2;
wire   [3:0] select_ln117_1110_fu_923_p3;
wire   [0:0] and_ln102_1115_fu_904_p2;
wire   [4:0] zext_ln117_123_fu_930_p1;
wire   [0:0] or_ln117_1041_fu_934_p2;
wire   [4:0] select_ln117_1111_fu_939_p3;
wire   [0:0] or_ln117_1042_fu_946_p2;
wire   [0:0] and_ln102_1116_fu_913_p2;
wire   [4:0] select_ln117_1112_fu_950_p3;
wire   [0:0] or_ln117_1043_fu_958_p2;
wire   [4:0] select_ln117_1113_fu_964_p3;
wire   [4:0] select_ln117_1114_fu_976_p3;
wire   [0:0] xor_ln104_556_fu_1002_p2;
wire   [0:0] and_ln102_1128_fu_1015_p2;
wire   [0:0] and_ln102_1105_fu_1007_p2;
wire   [0:0] and_ln102_1117_fu_1011_p2;
wire   [0:0] or_ln117_1045_fu_1030_p2;
wire   [0:0] and_ln102_1118_fu_1020_p2;
wire   [4:0] select_ln117_1116_fu_1035_p3;
wire   [0:0] or_ln117_1047_fu_1042_p2;
wire   [4:0] select_ln117_1117_fu_1047_p3;
wire   [0:0] and_ln102_1119_fu_1025_p2;
wire   [4:0] select_ln117_1118_fu_1054_p3;
wire   [0:0] or_ln117_1049_fu_1062_p2;
wire   [4:0] select_ln117_1119_fu_1067_p3;
wire   [4:0] select_ln117_1120_fu_1079_p3;
wire   [0:0] xor_ln104_557_fu_1095_p2;
wire   [0:0] and_ln102_1129_fu_1104_p2;
wire   [0:0] and_ln102_1106_fu_1100_p2;
wire   [0:0] and_ln102_1120_fu_1109_p2;
wire   [0:0] or_ln117_1051_fu_1119_p2;
wire   [0:0] or_ln117_1052_fu_1124_p2;
wire   [0:0] and_ln102_1121_fu_1114_p2;
wire   [4:0] select_ln117_1122_fu_1128_p3;
wire   [0:0] or_ln117_1053_fu_1135_p2;
wire   [4:0] select_ln117_1123_fu_1141_p3;
wire   [4:0] select_ln117_1124_fu_1155_p3;
wire   [0:0] xor_ln104_558_fu_1171_p2;
wire   [0:0] and_ln102_1130_fu_1176_p2;
wire   [0:0] and_ln102_1122_fu_1181_p2;
wire   [0:0] or_ln117_1055_fu_1186_p2;
wire   [10:0] agg_result_fu_1198_p65;
wire   [4:0] agg_result_fu_1198_p66;
wire   [10:0] agg_result_fu_1198_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1198_p1;
wire   [4:0] agg_result_fu_1198_p3;
wire   [4:0] agg_result_fu_1198_p5;
wire   [4:0] agg_result_fu_1198_p7;
wire   [4:0] agg_result_fu_1198_p9;
wire   [4:0] agg_result_fu_1198_p11;
wire   [4:0] agg_result_fu_1198_p13;
wire   [4:0] agg_result_fu_1198_p15;
wire   [4:0] agg_result_fu_1198_p17;
wire   [4:0] agg_result_fu_1198_p19;
wire   [4:0] agg_result_fu_1198_p21;
wire   [4:0] agg_result_fu_1198_p23;
wire   [4:0] agg_result_fu_1198_p25;
wire   [4:0] agg_result_fu_1198_p27;
wire   [4:0] agg_result_fu_1198_p29;
wire   [4:0] agg_result_fu_1198_p31;
wire  signed [4:0] agg_result_fu_1198_p33;
wire  signed [4:0] agg_result_fu_1198_p35;
wire  signed [4:0] agg_result_fu_1198_p37;
wire  signed [4:0] agg_result_fu_1198_p39;
wire  signed [4:0] agg_result_fu_1198_p41;
wire  signed [4:0] agg_result_fu_1198_p43;
wire  signed [4:0] agg_result_fu_1198_p45;
wire  signed [4:0] agg_result_fu_1198_p47;
wire  signed [4:0] agg_result_fu_1198_p49;
wire  signed [4:0] agg_result_fu_1198_p51;
wire  signed [4:0] agg_result_fu_1198_p53;
wire  signed [4:0] agg_result_fu_1198_p55;
wire  signed [4:0] agg_result_fu_1198_p57;
wire  signed [4:0] agg_result_fu_1198_p59;
wire  signed [4:0] agg_result_fu_1198_p61;
wire  signed [4:0] agg_result_fu_1198_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x16 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x16_U755(
    .din0(11'd2035),
    .din1(11'd166),
    .din2(11'd1539),
    .din3(11'd1944),
    .din4(11'd2026),
    .din5(11'd1910),
    .din6(11'd346),
    .din7(11'd2012),
    .din8(11'd1029),
    .din9(11'd1726),
    .din10(11'd62),
    .din11(11'd1557),
    .din12(11'd1643),
    .din13(11'd488),
    .din14(11'd1378),
    .din15(11'd1841),
    .din16(11'd98),
    .din17(11'd1972),
    .din18(11'd343),
    .din19(11'd89),
    .din20(11'd1626),
    .din21(11'd186),
    .din22(11'd1577),
    .din23(11'd2032),
    .din24(11'd2015),
    .din25(11'd45),
    .din26(11'd7),
    .din27(11'd1825),
    .din28(11'd2045),
    .din29(11'd149),
    .din30(11'd1981),
    .din31(11'd11),
    .def(agg_result_fu_1198_p65),
    .sel(agg_result_fu_1198_p66),
    .dout(agg_result_fu_1198_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1094_reg_1587 <= and_ln102_1094_fu_731_p2;
        and_ln102_1095_reg_1524 <= and_ln102_1095_fu_548_p2;
        and_ln102_1096_reg_1559 <= and_ln102_1096_fu_599_p2;
        and_ln102_1097_reg_1599 <= and_ln102_1097_fu_745_p2;
        and_ln102_1098_reg_1626 <= and_ln102_1098_fu_865_p2;
        and_ln102_1098_reg_1626_pp0_iter5_reg <= and_ln102_1098_reg_1626;
        and_ln102_1099_reg_1536 <= and_ln102_1099_fu_562_p2;
        and_ln102_1100_reg_1542 <= and_ln102_1100_fu_572_p2;
        and_ln102_1101_reg_1571 <= and_ln102_1101_fu_618_p2;
        and_ln102_1103_reg_1605 <= and_ln102_1103_fu_759_p2;
        and_ln102_1104_reg_1639 <= and_ln102_1104_fu_889_p2;
        and_ln102_reg_1508 <= and_ln102_fu_532_p2;
        and_ln102_reg_1508_pp0_iter1_reg <= and_ln102_reg_1508;
        and_ln102_reg_1508_pp0_iter2_reg <= and_ln102_reg_1508_pp0_iter1_reg;
        and_ln104_220_reg_1593 <= and_ln104_220_fu_740_p2;
        and_ln104_221_reg_1531 <= and_ln104_221_fu_557_p2;
        and_ln104_222_reg_1565 <= and_ln104_222_fu_608_p2;
        and_ln104_222_reg_1565_pp0_iter3_reg <= and_ln104_222_reg_1565;
        and_ln104_223_reg_1621 <= and_ln104_223_fu_860_p2;
        and_ln104_224_reg_1633 <= and_ln104_224_fu_874_p2;
        and_ln104_224_reg_1633_pp0_iter5_reg <= and_ln104_224_reg_1633;
        and_ln104_224_reg_1633_pp0_iter6_reg <= and_ln104_224_reg_1633_pp0_iter5_reg;
        and_ln104_reg_1518 <= and_ln104_fu_543_p2;
        icmp_ln86_1132_reg_1345 <= icmp_ln86_1132_fu_342_p2;
        icmp_ln86_1133_reg_1350 <= icmp_ln86_1133_fu_348_p2;
        icmp_ln86_1133_reg_1350_pp0_iter1_reg <= icmp_ln86_1133_reg_1350;
        icmp_ln86_1133_reg_1350_pp0_iter2_reg <= icmp_ln86_1133_reg_1350_pp0_iter1_reg;
        icmp_ln86_1134_reg_1356 <= icmp_ln86_1134_fu_354_p2;
        icmp_ln86_1135_reg_1362 <= icmp_ln86_1135_fu_360_p2;
        icmp_ln86_1135_reg_1362_pp0_iter1_reg <= icmp_ln86_1135_reg_1362;
        icmp_ln86_1136_reg_1368 <= icmp_ln86_1136_fu_366_p2;
        icmp_ln86_1136_reg_1368_pp0_iter1_reg <= icmp_ln86_1136_reg_1368;
        icmp_ln86_1136_reg_1368_pp0_iter2_reg <= icmp_ln86_1136_reg_1368_pp0_iter1_reg;
        icmp_ln86_1136_reg_1368_pp0_iter3_reg <= icmp_ln86_1136_reg_1368_pp0_iter2_reg;
        icmp_ln86_1137_reg_1374 <= icmp_ln86_1137_fu_372_p2;
        icmp_ln86_1137_reg_1374_pp0_iter1_reg <= icmp_ln86_1137_reg_1374;
        icmp_ln86_1137_reg_1374_pp0_iter2_reg <= icmp_ln86_1137_reg_1374_pp0_iter1_reg;
        icmp_ln86_1137_reg_1374_pp0_iter3_reg <= icmp_ln86_1137_reg_1374_pp0_iter2_reg;
        icmp_ln86_1138_reg_1380 <= icmp_ln86_1138_fu_378_p2;
        icmp_ln86_1139_reg_1386 <= icmp_ln86_1139_fu_384_p2;
        icmp_ln86_1139_reg_1386_pp0_iter1_reg <= icmp_ln86_1139_reg_1386;
        icmp_ln86_1140_reg_1392 <= icmp_ln86_1140_fu_390_p2;
        icmp_ln86_1140_reg_1392_pp0_iter1_reg <= icmp_ln86_1140_reg_1392;
        icmp_ln86_1140_reg_1392_pp0_iter2_reg <= icmp_ln86_1140_reg_1392_pp0_iter1_reg;
        icmp_ln86_1141_reg_1398 <= icmp_ln86_1141_fu_396_p2;
        icmp_ln86_1141_reg_1398_pp0_iter1_reg <= icmp_ln86_1141_reg_1398;
        icmp_ln86_1141_reg_1398_pp0_iter2_reg <= icmp_ln86_1141_reg_1398_pp0_iter1_reg;
        icmp_ln86_1141_reg_1398_pp0_iter3_reg <= icmp_ln86_1141_reg_1398_pp0_iter2_reg;
        icmp_ln86_1142_reg_1404 <= icmp_ln86_1142_fu_402_p2;
        icmp_ln86_1142_reg_1404_pp0_iter1_reg <= icmp_ln86_1142_reg_1404;
        icmp_ln86_1142_reg_1404_pp0_iter2_reg <= icmp_ln86_1142_reg_1404_pp0_iter1_reg;
        icmp_ln86_1142_reg_1404_pp0_iter3_reg <= icmp_ln86_1142_reg_1404_pp0_iter2_reg;
        icmp_ln86_1143_reg_1410 <= icmp_ln86_1143_fu_408_p2;
        icmp_ln86_1143_reg_1410_pp0_iter1_reg <= icmp_ln86_1143_reg_1410;
        icmp_ln86_1143_reg_1410_pp0_iter2_reg <= icmp_ln86_1143_reg_1410_pp0_iter1_reg;
        icmp_ln86_1143_reg_1410_pp0_iter3_reg <= icmp_ln86_1143_reg_1410_pp0_iter2_reg;
        icmp_ln86_1143_reg_1410_pp0_iter4_reg <= icmp_ln86_1143_reg_1410_pp0_iter3_reg;
        icmp_ln86_1145_reg_1422 <= icmp_ln86_1145_fu_430_p2;
        icmp_ln86_1145_reg_1422_pp0_iter1_reg <= icmp_ln86_1145_reg_1422;
        icmp_ln86_1145_reg_1422_pp0_iter2_reg <= icmp_ln86_1145_reg_1422_pp0_iter1_reg;
        icmp_ln86_1145_reg_1422_pp0_iter3_reg <= icmp_ln86_1145_reg_1422_pp0_iter2_reg;
        icmp_ln86_1145_reg_1422_pp0_iter4_reg <= icmp_ln86_1145_reg_1422_pp0_iter3_reg;
        icmp_ln86_1145_reg_1422_pp0_iter5_reg <= icmp_ln86_1145_reg_1422_pp0_iter4_reg;
        icmp_ln86_1145_reg_1422_pp0_iter6_reg <= icmp_ln86_1145_reg_1422_pp0_iter5_reg;
        icmp_ln86_1146_reg_1428 <= icmp_ln86_1146_fu_436_p2;
        icmp_ln86_1146_reg_1428_pp0_iter1_reg <= icmp_ln86_1146_reg_1428;
        icmp_ln86_1147_reg_1433 <= icmp_ln86_1147_fu_442_p2;
        icmp_ln86_1148_reg_1438 <= icmp_ln86_1148_fu_448_p2;
        icmp_ln86_1148_reg_1438_pp0_iter1_reg <= icmp_ln86_1148_reg_1438;
        icmp_ln86_1149_reg_1443 <= icmp_ln86_1149_fu_454_p2;
        icmp_ln86_1149_reg_1443_pp0_iter1_reg <= icmp_ln86_1149_reg_1443;
        icmp_ln86_1150_reg_1448 <= icmp_ln86_1150_fu_460_p2;
        icmp_ln86_1150_reg_1448_pp0_iter1_reg <= icmp_ln86_1150_reg_1448;
        icmp_ln86_1150_reg_1448_pp0_iter2_reg <= icmp_ln86_1150_reg_1448_pp0_iter1_reg;
        icmp_ln86_1151_reg_1453 <= icmp_ln86_1151_fu_466_p2;
        icmp_ln86_1151_reg_1453_pp0_iter1_reg <= icmp_ln86_1151_reg_1453;
        icmp_ln86_1151_reg_1453_pp0_iter2_reg <= icmp_ln86_1151_reg_1453_pp0_iter1_reg;
        icmp_ln86_1152_reg_1458 <= icmp_ln86_1152_fu_472_p2;
        icmp_ln86_1152_reg_1458_pp0_iter1_reg <= icmp_ln86_1152_reg_1458;
        icmp_ln86_1152_reg_1458_pp0_iter2_reg <= icmp_ln86_1152_reg_1458_pp0_iter1_reg;
        icmp_ln86_1153_reg_1463 <= icmp_ln86_1153_fu_478_p2;
        icmp_ln86_1153_reg_1463_pp0_iter1_reg <= icmp_ln86_1153_reg_1463;
        icmp_ln86_1153_reg_1463_pp0_iter2_reg <= icmp_ln86_1153_reg_1463_pp0_iter1_reg;
        icmp_ln86_1153_reg_1463_pp0_iter3_reg <= icmp_ln86_1153_reg_1463_pp0_iter2_reg;
        icmp_ln86_1154_reg_1468 <= icmp_ln86_1154_fu_484_p2;
        icmp_ln86_1154_reg_1468_pp0_iter1_reg <= icmp_ln86_1154_reg_1468;
        icmp_ln86_1154_reg_1468_pp0_iter2_reg <= icmp_ln86_1154_reg_1468_pp0_iter1_reg;
        icmp_ln86_1154_reg_1468_pp0_iter3_reg <= icmp_ln86_1154_reg_1468_pp0_iter2_reg;
        icmp_ln86_1155_reg_1473 <= icmp_ln86_1155_fu_490_p2;
        icmp_ln86_1155_reg_1473_pp0_iter1_reg <= icmp_ln86_1155_reg_1473;
        icmp_ln86_1155_reg_1473_pp0_iter2_reg <= icmp_ln86_1155_reg_1473_pp0_iter1_reg;
        icmp_ln86_1155_reg_1473_pp0_iter3_reg <= icmp_ln86_1155_reg_1473_pp0_iter2_reg;
        icmp_ln86_1156_reg_1478 <= icmp_ln86_1156_fu_496_p2;
        icmp_ln86_1156_reg_1478_pp0_iter1_reg <= icmp_ln86_1156_reg_1478;
        icmp_ln86_1156_reg_1478_pp0_iter2_reg <= icmp_ln86_1156_reg_1478_pp0_iter1_reg;
        icmp_ln86_1156_reg_1478_pp0_iter3_reg <= icmp_ln86_1156_reg_1478_pp0_iter2_reg;
        icmp_ln86_1156_reg_1478_pp0_iter4_reg <= icmp_ln86_1156_reg_1478_pp0_iter3_reg;
        icmp_ln86_1157_reg_1483 <= icmp_ln86_1157_fu_502_p2;
        icmp_ln86_1157_reg_1483_pp0_iter1_reg <= icmp_ln86_1157_reg_1483;
        icmp_ln86_1157_reg_1483_pp0_iter2_reg <= icmp_ln86_1157_reg_1483_pp0_iter1_reg;
        icmp_ln86_1157_reg_1483_pp0_iter3_reg <= icmp_ln86_1157_reg_1483_pp0_iter2_reg;
        icmp_ln86_1157_reg_1483_pp0_iter4_reg <= icmp_ln86_1157_reg_1483_pp0_iter3_reg;
        icmp_ln86_1158_reg_1488 <= icmp_ln86_1158_fu_508_p2;
        icmp_ln86_1158_reg_1488_pp0_iter1_reg <= icmp_ln86_1158_reg_1488;
        icmp_ln86_1158_reg_1488_pp0_iter2_reg <= icmp_ln86_1158_reg_1488_pp0_iter1_reg;
        icmp_ln86_1158_reg_1488_pp0_iter3_reg <= icmp_ln86_1158_reg_1488_pp0_iter2_reg;
        icmp_ln86_1158_reg_1488_pp0_iter4_reg <= icmp_ln86_1158_reg_1488_pp0_iter3_reg;
        icmp_ln86_1159_reg_1493 <= icmp_ln86_1159_fu_514_p2;
        icmp_ln86_1159_reg_1493_pp0_iter1_reg <= icmp_ln86_1159_reg_1493;
        icmp_ln86_1159_reg_1493_pp0_iter2_reg <= icmp_ln86_1159_reg_1493_pp0_iter1_reg;
        icmp_ln86_1159_reg_1493_pp0_iter3_reg <= icmp_ln86_1159_reg_1493_pp0_iter2_reg;
        icmp_ln86_1159_reg_1493_pp0_iter4_reg <= icmp_ln86_1159_reg_1493_pp0_iter3_reg;
        icmp_ln86_1159_reg_1493_pp0_iter5_reg <= icmp_ln86_1159_reg_1493_pp0_iter4_reg;
        icmp_ln86_1160_reg_1498 <= icmp_ln86_1160_fu_520_p2;
        icmp_ln86_1160_reg_1498_pp0_iter1_reg <= icmp_ln86_1160_reg_1498;
        icmp_ln86_1160_reg_1498_pp0_iter2_reg <= icmp_ln86_1160_reg_1498_pp0_iter1_reg;
        icmp_ln86_1160_reg_1498_pp0_iter3_reg <= icmp_ln86_1160_reg_1498_pp0_iter2_reg;
        icmp_ln86_1160_reg_1498_pp0_iter4_reg <= icmp_ln86_1160_reg_1498_pp0_iter3_reg;
        icmp_ln86_1160_reg_1498_pp0_iter5_reg <= icmp_ln86_1160_reg_1498_pp0_iter4_reg;
        icmp_ln86_1161_reg_1503 <= icmp_ln86_1161_fu_526_p2;
        icmp_ln86_1161_reg_1503_pp0_iter1_reg <= icmp_ln86_1161_reg_1503;
        icmp_ln86_1161_reg_1503_pp0_iter2_reg <= icmp_ln86_1161_reg_1503_pp0_iter1_reg;
        icmp_ln86_1161_reg_1503_pp0_iter3_reg <= icmp_ln86_1161_reg_1503_pp0_iter2_reg;
        icmp_ln86_1161_reg_1503_pp0_iter4_reg <= icmp_ln86_1161_reg_1503_pp0_iter3_reg;
        icmp_ln86_1161_reg_1503_pp0_iter5_reg <= icmp_ln86_1161_reg_1503_pp0_iter4_reg;
        icmp_ln86_1161_reg_1503_pp0_iter6_reg <= icmp_ln86_1161_reg_1503_pp0_iter5_reg;
        icmp_ln86_1458_reg_1416 <= icmp_ln86_1458_fu_424_p2;
        icmp_ln86_1458_reg_1416_pp0_iter1_reg <= icmp_ln86_1458_reg_1416;
        icmp_ln86_1458_reg_1416_pp0_iter2_reg <= icmp_ln86_1458_reg_1416_pp0_iter1_reg;
        icmp_ln86_1458_reg_1416_pp0_iter3_reg <= icmp_ln86_1458_reg_1416_pp0_iter2_reg;
        icmp_ln86_1458_reg_1416_pp0_iter4_reg <= icmp_ln86_1458_reg_1416_pp0_iter3_reg;
        icmp_ln86_1458_reg_1416_pp0_iter5_reg <= icmp_ln86_1458_reg_1416_pp0_iter4_reg;
        icmp_ln86_reg_1334 <= icmp_ln86_fu_336_p2;
        icmp_ln86_reg_1334_pp0_iter1_reg <= icmp_ln86_reg_1334;
        icmp_ln86_reg_1334_pp0_iter2_reg <= icmp_ln86_reg_1334_pp0_iter1_reg;
        icmp_ln86_reg_1334_pp0_iter3_reg <= icmp_ln86_reg_1334_pp0_iter2_reg;
        or_ln117_1035_reg_1581 <= or_ln117_1035_fu_726_p2;
        or_ln117_1039_reg_1611 <= or_ln117_1039_fu_833_p2;
        or_ln117_1044_reg_1644 <= or_ln117_1044_fu_972_p2;
        or_ln117_1046_reg_1654 <= or_ln117_1046_fu_992_p2;
        or_ln117_1048_reg_1660 <= or_ln117_1048_fu_998_p2;
        or_ln117_1048_reg_1660_pp0_iter5_reg <= or_ln117_1048_reg_1660;
        or_ln117_1050_reg_1668 <= or_ln117_1050_fu_1074_p2;
        or_ln117_1054_reg_1678 <= or_ln117_1054_fu_1149_p2;
        or_ln117_reg_1548 <= or_ln117_fu_588_p2;
        select_ln117_1103_reg_1576 <= select_ln117_1103_fu_719_p3;
        select_ln117_1109_reg_1616 <= select_ln117_1109_fu_847_p3;
        select_ln117_1115_reg_1649 <= select_ln117_1115_fu_984_p3;
        select_ln117_1121_reg_1673 <= select_ln117_1121_fu_1087_p3;
        select_ln117_1125_reg_1683 <= select_ln117_1125_fu_1163_p3;
        xor_ln104_reg_1553 <= xor_ln104_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1198_p65 = 'bx;

assign agg_result_fu_1198_p66 = ((or_ln117_1055_fu_1186_p2[0:0] == 1'b1) ? select_ln117_1125_reg_1683 : 5'd31);

assign and_ln102_1094_fu_731_p2 = (xor_ln104_reg_1553 & icmp_ln86_1133_reg_1350_pp0_iter2_reg);

assign and_ln102_1095_fu_548_p2 = (icmp_ln86_1134_reg_1356 & and_ln102_reg_1508);

assign and_ln102_1096_fu_599_p2 = (icmp_ln86_1135_reg_1362_pp0_iter1_reg & and_ln104_reg_1518);

assign and_ln102_1097_fu_745_p2 = (icmp_ln86_1136_reg_1368_pp0_iter2_reg & and_ln102_1094_fu_731_p2);

assign and_ln102_1098_fu_865_p2 = (icmp_ln86_1137_reg_1374_pp0_iter3_reg & and_ln104_220_reg_1593);

assign and_ln102_1099_fu_562_p2 = (icmp_ln86_1138_reg_1380 & and_ln102_1095_fu_548_p2);

assign and_ln102_1100_fu_572_p2 = (icmp_ln86_1139_reg_1386 & and_ln104_221_fu_557_p2);

assign and_ln102_1101_fu_618_p2 = (icmp_ln86_1140_reg_1392_pp0_iter1_reg & and_ln102_1096_fu_599_p2);

assign and_ln102_1102_fu_755_p2 = (icmp_ln86_1141_reg_1398_pp0_iter2_reg & and_ln104_222_reg_1565);

assign and_ln102_1103_fu_759_p2 = (icmp_ln86_1142_reg_1404_pp0_iter2_reg & and_ln102_1097_fu_745_p2);

assign and_ln102_1104_fu_889_p2 = (icmp_ln86_1143_reg_1410_pp0_iter3_reg & and_ln104_223_fu_860_p2);

assign and_ln102_1105_fu_1007_p2 = (icmp_ln86_1458_reg_1416_pp0_iter4_reg & and_ln102_1098_reg_1626);

assign and_ln102_1106_fu_1100_p2 = (icmp_ln86_1145_reg_1422_pp0_iter5_reg & and_ln104_224_reg_1633_pp0_iter5_reg);

assign and_ln102_1107_fu_623_p2 = (icmp_ln86_1146_reg_1428_pp0_iter1_reg & and_ln102_1099_reg_1536);

assign and_ln102_1108_fu_582_p2 = (and_ln102_1123_fu_577_p2 & and_ln102_1095_fu_548_p2);

assign and_ln102_1109_fu_627_p2 = (icmp_ln86_1148_reg_1438_pp0_iter1_reg & and_ln102_1100_reg_1542);

assign and_ln102_1110_fu_636_p2 = (and_ln104_221_reg_1531 & and_ln102_1124_fu_631_p2);

assign and_ln102_1111_fu_764_p2 = (icmp_ln86_1150_reg_1448_pp0_iter2_reg & and_ln102_1101_reg_1571);

assign and_ln102_1112_fu_773_p2 = (and_ln102_1125_fu_768_p2 & and_ln102_1096_reg_1559);

assign and_ln102_1113_fu_778_p2 = (icmp_ln86_1152_reg_1458_pp0_iter2_reg & and_ln102_1102_fu_755_p2);

assign and_ln102_1114_fu_899_p2 = (and_ln104_222_reg_1565_pp0_iter3_reg & and_ln102_1126_fu_894_p2);

assign and_ln102_1115_fu_904_p2 = (icmp_ln86_1154_reg_1468_pp0_iter3_reg & and_ln102_1103_reg_1605);

assign and_ln102_1116_fu_913_p2 = (and_ln102_1127_fu_908_p2 & and_ln102_1097_reg_1599);

assign and_ln102_1117_fu_1011_p2 = (icmp_ln86_1156_reg_1478_pp0_iter4_reg & and_ln102_1104_reg_1639);

assign and_ln102_1118_fu_1020_p2 = (and_ln104_223_reg_1621 & and_ln102_1128_fu_1015_p2);

assign and_ln102_1119_fu_1025_p2 = (icmp_ln86_1158_reg_1488_pp0_iter4_reg & and_ln102_1105_fu_1007_p2);

assign and_ln102_1120_fu_1109_p2 = (and_ln102_1129_fu_1104_p2 & and_ln102_1098_reg_1626_pp0_iter5_reg);

assign and_ln102_1121_fu_1114_p2 = (icmp_ln86_1160_reg_1498_pp0_iter5_reg & and_ln102_1106_fu_1100_p2);

assign and_ln102_1122_fu_1181_p2 = (and_ln104_224_reg_1633_pp0_iter6_reg & and_ln102_1130_fu_1176_p2);

assign and_ln102_1123_fu_577_p2 = (xor_ln104_551_fu_567_p2 & icmp_ln86_1147_reg_1433);

assign and_ln102_1124_fu_631_p2 = (xor_ln104_552_fu_613_p2 & icmp_ln86_1149_reg_1443_pp0_iter1_reg);

assign and_ln102_1125_fu_768_p2 = (xor_ln104_553_fu_750_p2 & icmp_ln86_1151_reg_1453_pp0_iter2_reg);

assign and_ln102_1126_fu_894_p2 = (xor_ln104_554_fu_879_p2 & icmp_ln86_1153_reg_1463_pp0_iter3_reg);

assign and_ln102_1127_fu_908_p2 = (xor_ln104_555_fu_884_p2 & icmp_ln86_1155_reg_1473_pp0_iter3_reg);

assign and_ln102_1128_fu_1015_p2 = (xor_ln104_556_fu_1002_p2 & icmp_ln86_1157_reg_1483_pp0_iter4_reg);

assign and_ln102_1129_fu_1104_p2 = (xor_ln104_557_fu_1095_p2 & icmp_ln86_1159_reg_1493_pp0_iter5_reg);

assign and_ln102_1130_fu_1176_p2 = (xor_ln104_558_fu_1171_p2 & icmp_ln86_1161_reg_1503_pp0_iter6_reg);

assign and_ln102_fu_532_p2 = (icmp_ln86_fu_336_p2 & icmp_ln86_1132_fu_342_p2);

assign and_ln104_220_fu_740_p2 = (xor_ln104_reg_1553 & xor_ln104_546_fu_735_p2);

assign and_ln104_221_fu_557_p2 = (xor_ln104_547_fu_552_p2 & and_ln102_reg_1508);

assign and_ln104_222_fu_608_p2 = (xor_ln104_548_fu_603_p2 & and_ln104_reg_1518);

assign and_ln104_223_fu_860_p2 = (xor_ln104_549_fu_855_p2 & and_ln102_1094_reg_1587);

assign and_ln104_224_fu_874_p2 = (xor_ln104_550_fu_869_p2 & and_ln104_220_reg_1593);

assign and_ln104_fu_543_p2 = (xor_ln104_545_fu_538_p2 & icmp_ln86_reg_1334);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1198_p67;

assign icmp_ln86_1132_fu_342_p2 = (($signed(x_3_val_int_reg) < $signed(18'd2568)) ? 1'b1 : 1'b0);

assign icmp_ln86_1133_fu_348_p2 = (($signed(x_12_val_int_reg) < $signed(18'd261496)) ? 1'b1 : 1'b0);

assign icmp_ln86_1134_fu_354_p2 = (($signed(x_12_val_int_reg) < $signed(18'd260807)) ? 1'b1 : 1'b0);

assign icmp_ln86_1135_fu_360_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260990)) ? 1'b1 : 1'b0);

assign icmp_ln86_1136_fu_366_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1543)) ? 1'b1 : 1'b0);

assign icmp_ln86_1137_fu_372_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261945)) ? 1'b1 : 1'b0);

assign icmp_ln86_1138_fu_378_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1514)) ? 1'b1 : 1'b0);

assign icmp_ln86_1139_fu_384_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1720)) ? 1'b1 : 1'b0);

assign icmp_ln86_1140_fu_390_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1978)) ? 1'b1 : 1'b0);

assign icmp_ln86_1141_fu_396_p2 = (($signed(x_15_val_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_1142_fu_402_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262073)) ? 1'b1 : 1'b0);

assign icmp_ln86_1143_fu_408_p2 = (($signed(x_3_val_int_reg) < $signed(18'd1739)) ? 1'b1 : 1'b0);

assign icmp_ln86_1145_fu_430_p2 = (($signed(x_12_val_int_reg) < $signed(18'd184)) ? 1'b1 : 1'b0);

assign icmp_ln86_1146_fu_436_p2 = (($signed(x_15_val_int_reg) < $signed(18'd262031)) ? 1'b1 : 1'b0);

assign icmp_ln86_1147_fu_442_p2 = (($signed(x_4_val_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_1148_fu_448_p2 = (($signed(x_14_val_int_reg) < $signed(18'd191)) ? 1'b1 : 1'b0);

assign icmp_ln86_1149_fu_454_p2 = (($signed(x_15_val_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_1150_fu_460_p2 = (($signed(x_1_val_int_reg) < $signed(18'd691)) ? 1'b1 : 1'b0);

assign icmp_ln86_1151_fu_466_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2017)) ? 1'b1 : 1'b0);

assign icmp_ln86_1152_fu_472_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1051)) ? 1'b1 : 1'b0);

assign icmp_ln86_1153_fu_478_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1708)) ? 1'b1 : 1'b0);

assign icmp_ln86_1154_fu_484_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261236)) ? 1'b1 : 1'b0);

assign icmp_ln86_1155_fu_490_p2 = (($signed(x_14_val_int_reg) < $signed(18'd374)) ? 1'b1 : 1'b0);

assign icmp_ln86_1156_fu_496_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261538)) ? 1'b1 : 1'b0);

assign icmp_ln86_1157_fu_502_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260878)) ? 1'b1 : 1'b0);

assign icmp_ln86_1158_fu_508_p2 = (($signed(x_3_val_int_reg) < $signed(18'd2091)) ? 1'b1 : 1'b0);

assign icmp_ln86_1159_fu_514_p2 = (($signed(x_14_val_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_1160_fu_520_p2 = (($signed(x_1_val_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_1161_fu_526_p2 = (($signed(x_13_val_int_reg) < $signed(18'd308)) ? 1'b1 : 1'b0);

assign icmp_ln86_1458_fu_424_p2 = (($signed(tmp_fu_414_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_336_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261218)) ? 1'b1 : 1'b0);

assign or_ln117_1031_fu_669_p2 = (and_ln102_1109_fu_627_p2 | and_ln102_1095_reg_1524);

assign or_ln117_1032_fu_681_p2 = (and_ln102_1100_reg_1542 | and_ln102_1095_reg_1524);

assign or_ln117_1033_fu_693_p2 = (or_ln117_1032_fu_681_p2 | and_ln102_1110_fu_636_p2);

assign or_ln117_1034_fu_783_p2 = (and_ln102_reg_1508_pp0_iter2_reg | and_ln102_1111_fu_764_p2);

assign or_ln117_1035_fu_726_p2 = (and_ln102_reg_1508_pp0_iter1_reg | and_ln102_1101_fu_618_p2);

assign or_ln117_1036_fu_795_p2 = (or_ln117_1035_reg_1581 | and_ln102_1112_fu_773_p2);

assign or_ln117_1037_fu_807_p2 = (and_ln102_reg_1508_pp0_iter2_reg | and_ln102_1096_reg_1559);

assign or_ln117_1038_fu_819_p2 = (or_ln117_1037_fu_807_p2 | and_ln102_1113_fu_778_p2);

assign or_ln117_1039_fu_833_p2 = (or_ln117_1037_fu_807_p2 | and_ln102_1102_fu_755_p2);

assign or_ln117_1040_fu_918_p2 = (or_ln117_1039_reg_1611 | and_ln102_1114_fu_899_p2);

assign or_ln117_1041_fu_934_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1115_fu_904_p2);

assign or_ln117_1042_fu_946_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1103_reg_1605);

assign or_ln117_1043_fu_958_p2 = (or_ln117_1042_fu_946_p2 | and_ln102_1116_fu_913_p2);

assign or_ln117_1044_fu_972_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1097_reg_1599);

assign or_ln117_1045_fu_1030_p2 = (or_ln117_1044_reg_1644 | and_ln102_1117_fu_1011_p2);

assign or_ln117_1046_fu_992_p2 = (or_ln117_1044_fu_972_p2 | and_ln102_1104_fu_889_p2);

assign or_ln117_1047_fu_1042_p2 = (or_ln117_1046_reg_1654 | and_ln102_1118_fu_1020_p2);

assign or_ln117_1048_fu_998_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1094_reg_1587);

assign or_ln117_1049_fu_1062_p2 = (or_ln117_1048_reg_1660 | and_ln102_1119_fu_1025_p2);

assign or_ln117_1050_fu_1074_p2 = (or_ln117_1048_reg_1660 | and_ln102_1105_fu_1007_p2);

assign or_ln117_1051_fu_1119_p2 = (or_ln117_1050_reg_1668 | and_ln102_1120_fu_1109_p2);

assign or_ln117_1052_fu_1124_p2 = (or_ln117_1048_reg_1660_pp0_iter5_reg | and_ln102_1098_reg_1626_pp0_iter5_reg);

assign or_ln117_1053_fu_1135_p2 = (or_ln117_1052_fu_1124_p2 | and_ln102_1121_fu_1114_p2);

assign or_ln117_1054_fu_1149_p2 = (or_ln117_1052_fu_1124_p2 | and_ln102_1106_fu_1100_p2);

assign or_ln117_1055_fu_1186_p2 = (or_ln117_1054_reg_1678 | and_ln102_1122_fu_1181_p2);

assign or_ln117_fu_588_p2 = (and_ln102_1108_fu_582_p2 | and_ln102_1099_fu_562_p2);

assign select_ln117_1098_fu_658_p3 = ((or_ln117_reg_1548[0:0] == 1'b1) ? select_ln117_fu_651_p3 : 2'd3);

assign select_ln117_1099_fu_674_p3 = ((and_ln102_1095_reg_1524[0:0] == 1'b1) ? zext_ln117_121_fu_665_p1 : 3'd4);

assign select_ln117_1100_fu_685_p3 = ((or_ln117_1031_fu_669_p2[0:0] == 1'b1) ? select_ln117_1099_fu_674_p3 : 3'd5);

assign select_ln117_1101_fu_699_p3 = ((or_ln117_1032_fu_681_p2[0:0] == 1'b1) ? select_ln117_1100_fu_685_p3 : 3'd6);

assign select_ln117_1102_fu_707_p3 = ((or_ln117_1033_fu_693_p2[0:0] == 1'b1) ? select_ln117_1101_fu_699_p3 : 3'd7);

assign select_ln117_1103_fu_719_p3 = ((and_ln102_reg_1508_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_122_fu_715_p1 : 4'd8);

assign select_ln117_1104_fu_788_p3 = ((or_ln117_1034_fu_783_p2[0:0] == 1'b1) ? select_ln117_1103_reg_1576 : 4'd9);

assign select_ln117_1105_fu_800_p3 = ((or_ln117_1035_reg_1581[0:0] == 1'b1) ? select_ln117_1104_fu_788_p3 : 4'd10);

assign select_ln117_1106_fu_811_p3 = ((or_ln117_1036_fu_795_p2[0:0] == 1'b1) ? select_ln117_1105_fu_800_p3 : 4'd11);

assign select_ln117_1107_fu_825_p3 = ((or_ln117_1037_fu_807_p2[0:0] == 1'b1) ? select_ln117_1106_fu_811_p3 : 4'd12);

assign select_ln117_1108_fu_839_p3 = ((or_ln117_1038_fu_819_p2[0:0] == 1'b1) ? select_ln117_1107_fu_825_p3 : 4'd13);

assign select_ln117_1109_fu_847_p3 = ((or_ln117_1039_fu_833_p2[0:0] == 1'b1) ? select_ln117_1108_fu_839_p3 : 4'd14);

assign select_ln117_1110_fu_923_p3 = ((or_ln117_1040_fu_918_p2[0:0] == 1'b1) ? select_ln117_1109_reg_1616 : 4'd15);

assign select_ln117_1111_fu_939_p3 = ((icmp_ln86_reg_1334_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_123_fu_930_p1 : 5'd16);

assign select_ln117_1112_fu_950_p3 = ((or_ln117_1041_fu_934_p2[0:0] == 1'b1) ? select_ln117_1111_fu_939_p3 : 5'd17);

assign select_ln117_1113_fu_964_p3 = ((or_ln117_1042_fu_946_p2[0:0] == 1'b1) ? select_ln117_1112_fu_950_p3 : 5'd18);

assign select_ln117_1114_fu_976_p3 = ((or_ln117_1043_fu_958_p2[0:0] == 1'b1) ? select_ln117_1113_fu_964_p3 : 5'd19);

assign select_ln117_1115_fu_984_p3 = ((or_ln117_1044_fu_972_p2[0:0] == 1'b1) ? select_ln117_1114_fu_976_p3 : 5'd20);

assign select_ln117_1116_fu_1035_p3 = ((or_ln117_1045_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1115_reg_1649 : 5'd21);

assign select_ln117_1117_fu_1047_p3 = ((or_ln117_1046_reg_1654[0:0] == 1'b1) ? select_ln117_1116_fu_1035_p3 : 5'd22);

assign select_ln117_1118_fu_1054_p3 = ((or_ln117_1047_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1117_fu_1047_p3 : 5'd23);

assign select_ln117_1119_fu_1067_p3 = ((or_ln117_1048_reg_1660[0:0] == 1'b1) ? select_ln117_1118_fu_1054_p3 : 5'd24);

assign select_ln117_1120_fu_1079_p3 = ((or_ln117_1049_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1119_fu_1067_p3 : 5'd25);

assign select_ln117_1121_fu_1087_p3 = ((or_ln117_1050_fu_1074_p2[0:0] == 1'b1) ? select_ln117_1120_fu_1079_p3 : 5'd26);

assign select_ln117_1122_fu_1128_p3 = ((or_ln117_1051_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1121_reg_1673 : 5'd27);

assign select_ln117_1123_fu_1141_p3 = ((or_ln117_1052_fu_1124_p2[0:0] == 1'b1) ? select_ln117_1122_fu_1128_p3 : 5'd28);

assign select_ln117_1124_fu_1155_p3 = ((or_ln117_1053_fu_1135_p2[0:0] == 1'b1) ? select_ln117_1123_fu_1141_p3 : 5'd29);

assign select_ln117_1125_fu_1163_p3 = ((or_ln117_1054_fu_1149_p2[0:0] == 1'b1) ? select_ln117_1124_fu_1155_p3 : 5'd30);

assign select_ln117_fu_651_p3 = ((and_ln102_1099_reg_1536[0:0] == 1'b1) ? zext_ln117_fu_647_p1 : 2'd2);

assign tmp_fu_414_p4 = {{x_6_val_int_reg[17:7]}};

assign xor_ln104_545_fu_538_p2 = (icmp_ln86_1132_reg_1345 ^ 1'd1);

assign xor_ln104_546_fu_735_p2 = (icmp_ln86_1133_reg_1350_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_547_fu_552_p2 = (icmp_ln86_1134_reg_1356 ^ 1'd1);

assign xor_ln104_548_fu_603_p2 = (icmp_ln86_1135_reg_1362_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_549_fu_855_p2 = (icmp_ln86_1136_reg_1368_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_550_fu_869_p2 = (icmp_ln86_1137_reg_1374_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_551_fu_567_p2 = (icmp_ln86_1138_reg_1380 ^ 1'd1);

assign xor_ln104_552_fu_613_p2 = (icmp_ln86_1139_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_553_fu_750_p2 = (icmp_ln86_1140_reg_1392_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_554_fu_879_p2 = (icmp_ln86_1141_reg_1398_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_555_fu_884_p2 = (icmp_ln86_1142_reg_1404_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_556_fu_1002_p2 = (icmp_ln86_1143_reg_1410_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_557_fu_1095_p2 = (icmp_ln86_1458_reg_1416_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_558_fu_1171_p2 = (icmp_ln86_1145_reg_1422_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_594_p2 = (icmp_ln86_reg_1334_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_641_p2 = (1'd1 ^ and_ln102_1107_fu_623_p2);

assign zext_ln117_121_fu_665_p1 = select_ln117_1098_fu_658_p3;

assign zext_ln117_122_fu_715_p1 = select_ln117_1102_fu_707_p3;

assign zext_ln117_123_fu_930_p1 = select_ln117_1110_fu_923_p3;

assign zext_ln117_fu_647_p1 = xor_ln117_fu_641_p2;

endmodule //my_prj_decision_function_40
