<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May  8 17:24:32 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="versal" DEVICE="xcvp1202" NAME="cpm_qdma_ep_part" PACKAGE="vsva2785" SPEEDGRADE="-3HP"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_0_0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ca_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_ca_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_0_0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ca_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_ca_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_ck_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_ck_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_ck_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_ck_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cke_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_cke_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cke_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_cke_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cs_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_cs_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cs_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_cs_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dmi_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dmi_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dmi_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dmi_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_0_0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dq_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dq_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_0_0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dq_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dq_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dqs_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dqs_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dqs_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_dqs_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_0_reset_n" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="axi_noc_0_CH0_LPDDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_LPDDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_0_0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ca_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_ca_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_0_0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ca_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_ca_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_ck_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_ck_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_ck_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_ck_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cke_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_cke_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cke_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_cke_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cs_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_cs_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cs_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_cs_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dmi_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dmi_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dmi_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dmi_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_0_0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dq_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dq_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_0_0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dq_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dq_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dqs_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dqs_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dqs_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_dqs_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_0_reset_n" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="axi_noc_0_CH1_LPDDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH1_LPDDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="41" NAME="M_AXIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXIL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIL_arready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIL_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="41" NAME="M_AXIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXIL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIL_awready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIL_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIL_bready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIL_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M_AXIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIL_rready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIL_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIL_wready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIL_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PCIE1_GT_0_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_grx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="PCIE1_GT_grx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PCIE1_GT_0_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_grx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="PCIE1_GT_grx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="PCIE1_GT_0_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_gtx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="PCIE1_GT_gtx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="PCIE1_GT_0_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_gtx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="PCIE1_GT_gtx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="S_AXIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXIL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIL_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIL_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="S_AXIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXIL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIL_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIL_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIL_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIL_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIL_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIL_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIL_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIL_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="cpm_cor_irq_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="versal_cips_0_cpm_cor_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_cor_irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cpm_irq0_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_cpm_irq0_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_irq0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cpm_irq1_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_cpm_irq1_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_irq1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="cpm_misc_irq_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="versal_cips_0_cpm_misc_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_misc_irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="cpm_uncor_irq_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="versal_cips_0_cpm_uncor_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_uncor_irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axi_aresetn_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_dmawr_0_cmp" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_dmawr_cmp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_dmawr_cmp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_axis_c2h_dmawr_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_dmawr_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_dmawr_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_dmawr_0_target_vch" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_dmawr_target_vch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_dmawr_target_vch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_status_0_drop" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_drop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_status_drop"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_status_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_status_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_status_0_last" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_status_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_axis_c2h_status_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_status_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_status_0_status_cmp" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_status_cmp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_status_status_cmp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_axis_c2h_status_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axis_c2h_status_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_0_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_0_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_0_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_mrkr_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_mrkr_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_no_dma">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_no_dma"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_c2h_byp_in_mm_0_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_0_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_0_0_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_radr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_radr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_in_mm_0_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_sdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_sdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_0_0_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_wadr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_0_wadr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_1_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_1_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_1_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_mrkr_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_mrkr_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_no_dma">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_no_dma"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_c2h_byp_in_mm_1_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_1_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_1_0_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_radr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_radr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_in_mm_1_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_sdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_sdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_1_0_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_wadr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_mm_1_wadr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_st_csh_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_st_csh_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_st_csh_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="dma1_c2h_byp_in_st_csh_0_pfch_tag" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_pfch_tag">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_pfch_tag"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_c2h_byp_in_st_csh_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_st_csh_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_in_st_csh_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_in_st_csh_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_in_st_csh_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="dma1_c2h_byp_out_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="dma1_c2h_byp_out_0_dsc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_dsc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_dsc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="dma1_c2h_byp_out_0_dsc_sz" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_dsc_sz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_dsc_sz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_out_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_c2h_byp_out_0_fmt" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_fmt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_fmt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_c2h_byp_out_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_out_0_mm_chn" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_mm_chn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_mm_chn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="dma1_c2h_byp_out_0_pfch_tag" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_pfch_tag">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_pfch_tag"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_c2h_byp_out_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_c2h_byp_out_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_c2h_byp_out_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_out_0_st_mm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_st_mm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_st_mm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_c2h_byp_out_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_c2h_byp_out_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_dsc_crdt_in_0_crdt" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_crdt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_dsc_crdt_in_crdt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_dsc_crdt_in_0_dir" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_dir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_dsc_crdt_in_dir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_dsc_crdt_in_0_fence" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_fence">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_dsc_crdt_in_fence"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_dsc_crdt_in_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_dsc_crdt_in_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_dsc_crdt_in_0_rdy" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_rdy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_dsc_crdt_in_rdy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_dsc_crdt_in_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_dsc_crdt_in_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_0_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_0_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_0_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_mrkr_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_mrkr_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_no_dma">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_no_dma"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_h2c_byp_in_mm_0_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_0_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_0_0_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_radr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_radr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_in_mm_0_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_sdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_sdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_0_0_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_wadr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_0_wadr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_1_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_1_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_1_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_mrkr_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_mrkr_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_no_dma">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_no_dma"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_h2c_byp_in_mm_1_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_1_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_1_0_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_radr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_radr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_in_mm_1_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_sdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_sdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_1_0_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_wadr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_mm_1_wadr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_st_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_st_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_eop" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_eop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_eop"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_st_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_st_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_mrkr_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_mrkr_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_no_dma">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_no_dma"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_h2c_byp_in_st_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_st_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_in_st_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_sdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_sdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_sop" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_sop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_sop"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_in_st_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_in_st_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="dma1_h2c_byp_out_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_cidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_cidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="dma1_h2c_byp_out_0_dsc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_dsc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_dsc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="dma1_h2c_byp_out_0_dsc_sz" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_dsc_sz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_dsc_sz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_out_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_h2c_byp_out_0_fmt" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_fmt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_fmt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_h2c_byp_out_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_func">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_func"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_out_0_mm_chn" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_mm_chn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_mm_chn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_h2c_byp_out_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_h2c_byp_out_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_h2c_byp_out_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_out_0_st_mm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_st_mm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_st_mm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_h2c_byp_out_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_h2c_byp_out_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="429162384" DIR="O" NAME="dma1_intrfc_clk_0" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_intrfc_resetn_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma1_intrfc_resetn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_intrfc_resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_m_axis_h2c_0_err" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_err">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_err"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dma1_m_axis_h2c_0_mdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_mdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_mdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="dma1_m_axis_h2c_0_mty" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_mty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_mty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_m_axis_h2c_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_m_axis_h2c_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dma1_m_axis_h2c_0_tcrc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tcrc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_tcrc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="dma1_m_axis_h2c_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_m_axis_h2c_0_tlast" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_m_axis_h2c_0_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_m_axis_h2c_0_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_m_axis_h2c_0_zero_byte" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_zero_byte">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_m_axis_h2c_zero_byte"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="dma1_qsts_out_0_data" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_qsts_out_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="dma1_qsts_out_0_op" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_op">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_qsts_out_op"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_qsts_out_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_qsts_out_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="12" NAME="dma1_qsts_out_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_qsts_out_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_qsts_out_0_rdy" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_rdy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_qsts_out_rdy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_qsts_out_0_vld" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_qsts_out_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_0_ctrl_has_cmpt" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_has_cmpt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_ctrl_has_cmpt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_s_axis_c2h_0_ctrl_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_ctrl_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_0_ctrl_marker" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_marker">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_ctrl_marker"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_0_ctrl_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_ctrl_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="dma1_s_axis_c2h_0_ctrl_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_ctrl_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="dma1_s_axis_c2h_0_ecc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ecc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_ecc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="dma1_s_axis_c2h_0_mty" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_mty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_mty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="dma1_s_axis_c2h_0_tcrc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tcrc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_tcrc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="dma1_s_axis_c2h_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_0_tlast" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_s_axis_c2h_0_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_0_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="dma1_s_axis_c2h_cmpt_0_cmpt_type" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_cmpt_type">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_cmpt_type"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_cmpt_0_col_idx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_col_idx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_col_idx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="dma1_s_axis_c2h_cmpt_0_data" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_s_axis_c2h_cmpt_0_dpar" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_dpar">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_dpar"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_cmpt_0_err_idx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_err_idx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_err_idx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_0_marker" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_marker">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_marker"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_0_no_wrb_marker" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_no_wrb_marker">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_no_wrb_marker"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_cmpt_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="12" NAME="dma1_s_axis_c2h_cmpt_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="dma1_s_axis_c2h_cmpt_0_size" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_size">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_size"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_s_axis_c2h_cmpt_0_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_0_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_0_user_trig" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_user_trig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_user_trig"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="dma1_s_axis_c2h_cmpt_0_wait_pld_pkt_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_wait_pld_pkt_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_s_axis_c2h_cmpt_wait_pld_pkt_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dma1_st_rx_msg_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_st_rx_msg_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_st_rx_msg_0_tlast" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_st_rx_msg_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_st_rx_msg_0_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_st_rx_msg_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_st_rx_msg_0_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_st_rx_msg_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="dma1_tm_dsc_sts_0_avl" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_avl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_avl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_byp" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_byp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_byp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_dir" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_dir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_dir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_irq_arm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_irq_arm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_irq_arm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_mm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_mm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_mm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="dma1_tm_dsc_sts_0_pidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_pidx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_pidx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dma1_tm_dsc_sts_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_port_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_port_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_qen" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_qen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_qen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="dma1_tm_dsc_sts_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_qid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_qid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_qinv" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_qinv">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_qinv"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dma1_tm_dsc_sts_0_rdy" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_rdy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_rdy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dma1_tm_dsc_sts_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_tm_dsc_sts_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gt_refclk1_0_clk_n" SIGIS="clk" SIGNAME="versal_cips_0_gt_refclk1_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="gt_refclk1_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gt_refclk1_0_clk_p" SIGIS="clk" SIGNAME="versal_cips_0_gt_refclk1_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="versal_cips_0" PORT="gt_refclk1_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pcie0_user_lnk_up_0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="200000000" DIR="I" LEFT="0" NAME="sys_clk0_0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="sys_clk0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" LEFT="0" NAME="sys_clk0_0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="sys_clk0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="usr_flr_0_clear" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_clr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_flr_clr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="usr_flr_0_done_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_done_fnc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_flr_done_fnc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="usr_flr_0_done_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_done_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_flr_done_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="usr_flr_0_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_fnc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_flr_fnc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="usr_flr_0_set" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_set">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_flr_set"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="usr_irq_0_ack" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_ack">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_irq_ack"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="usr_irq_0_fail" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_fail">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_irq_fail"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="usr_irq_0_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_fnc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_irq_fnc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="usr_irq_0_valid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_irq_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="usr_irq_0_vec" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_vec">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="usr_irq_vec"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_noc_0_CH0_LPDDR4_0" NAME="CH0_LPDDR4_0_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CA_A" PHYSICAL="CH0_LPDDR4_0_0_ca_a"/>
        <PORTMAP LOGICAL="CA_B" PHYSICAL="CH0_LPDDR4_0_0_ca_b"/>
        <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH0_LPDDR4_0_0_cke_a"/>
        <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH0_LPDDR4_0_0_cke_b"/>
        <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH0_LPDDR4_0_0_ck_c_a"/>
        <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH0_LPDDR4_0_0_ck_c_b"/>
        <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH0_LPDDR4_0_0_ck_t_a"/>
        <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH0_LPDDR4_0_0_ck_t_b"/>
        <PORTMAP LOGICAL="CS_A" PHYSICAL="CH0_LPDDR4_0_0_cs_a"/>
        <PORTMAP LOGICAL="CS_B" PHYSICAL="CH0_LPDDR4_0_0_cs_b"/>
        <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH0_LPDDR4_0_0_dmi_a"/>
        <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH0_LPDDR4_0_0_dmi_b"/>
        <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH0_LPDDR4_0_0_dqs_c_a"/>
        <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH0_LPDDR4_0_0_dqs_c_b"/>
        <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH0_LPDDR4_0_0_dqs_t_a"/>
        <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH0_LPDDR4_0_0_dqs_t_b"/>
        <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH0_LPDDR4_0_0_dq_a"/>
        <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH0_LPDDR4_0_0_dq_b"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_LPDDR4_0_0_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_noc_0_CH1_LPDDR4_0" NAME="CH1_LPDDR4_0_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CA_A" PHYSICAL="CH1_LPDDR4_0_0_ca_a"/>
        <PORTMAP LOGICAL="CA_B" PHYSICAL="CH1_LPDDR4_0_0_ca_b"/>
        <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH1_LPDDR4_0_0_cke_a"/>
        <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH1_LPDDR4_0_0_cke_b"/>
        <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH1_LPDDR4_0_0_ck_c_a"/>
        <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH1_LPDDR4_0_0_ck_c_b"/>
        <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH1_LPDDR4_0_0_ck_t_a"/>
        <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH1_LPDDR4_0_0_ck_t_b"/>
        <PORTMAP LOGICAL="CS_A" PHYSICAL="CH1_LPDDR4_0_0_cs_a"/>
        <PORTMAP LOGICAL="CS_B" PHYSICAL="CH1_LPDDR4_0_0_cs_b"/>
        <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH1_LPDDR4_0_0_dmi_a"/>
        <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH1_LPDDR4_0_0_dmi_b"/>
        <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH1_LPDDR4_0_0_dqs_c_a"/>
        <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH1_LPDDR4_0_0_dqs_c_b"/>
        <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH1_LPDDR4_0_0_dqs_t_a"/>
        <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH1_LPDDR4_0_0_dqs_t_b"/>
        <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH1_LPDDR4_0_0_dq_a"/>
        <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH1_LPDDR4_0_0_dq_b"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH1_LPDDR4_0_0_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M_AXIL" TYPE="MASTER">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="42"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXIL_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXIL_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXIL_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXIL_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXIL_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXIL_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXIL_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXIL_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXIL_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXIL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXIL_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXIL_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXIL_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXIL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXIL_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXIL_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXIL_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXIL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXIL_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_PCIE1_GT" NAME="PCIE1_GT_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="PCIE1_GT_0_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="PCIE1_GT_0_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="PCIE1_GT_0_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="PCIE1_GT_0_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIL" DATAWIDTH="32" NAME="S_AXIL" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXIL_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXIL_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXIL_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXIL_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXIL_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXIL_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXIL_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXIL_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXIL_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXIL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXIL_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXIL_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXIL_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXIL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXIL_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXIL_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXIL_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXIL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXIL_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXIL" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_1"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_axis_c2h_dmawr" NAME="dma1_axis_c2h_dmawr_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="cmp" PHYSICAL="dma1_axis_c2h_dmawr_0_cmp"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_axis_c2h_dmawr_0_port_id"/>
        <PORTMAP LOGICAL="target_vch" PHYSICAL="dma1_axis_c2h_dmawr_0_target_vch"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_axis_c2h_status" NAME="dma1_axis_c2h_status_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="drop" PHYSICAL="dma1_axis_c2h_status_0_drop"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_axis_c2h_status_0_error"/>
        <PORTMAP LOGICAL="last" PHYSICAL="dma1_axis_c2h_status_0_last"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_axis_c2h_status_0_qid"/>
        <PORTMAP LOGICAL="status_cmp" PHYSICAL="dma1_axis_c2h_status_0_status_cmp"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_axis_c2h_status_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_c2h_byp_in_mm_0_0" NAME="dma1_c2h_byp_in_mm_0_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_c2h_byp_in_mm_0_0_cidx"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_in_mm_0_0_error"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_in_mm_0_0_func"/>
        <PORTMAP LOGICAL="len" PHYSICAL="dma1_c2h_byp_in_mm_0_0_len"/>
        <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_c2h_byp_in_mm_0_0_mrkr_req"/>
        <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_c2h_byp_in_mm_0_0_no_dma"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_in_mm_0_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_in_mm_0_0_qid"/>
        <PORTMAP LOGICAL="radr" PHYSICAL="dma1_c2h_byp_in_mm_0_0_radr"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_in_mm_0_0_ready"/>
        <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_c2h_byp_in_mm_0_0_sdi"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_in_mm_0_0_valid"/>
        <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_c2h_byp_in_mm_0_0_wadr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_c2h_byp_in_mm_1_0" NAME="dma1_c2h_byp_in_mm_1_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_c2h_byp_in_mm_1_0_cidx"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_in_mm_1_0_error"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_in_mm_1_0_func"/>
        <PORTMAP LOGICAL="len" PHYSICAL="dma1_c2h_byp_in_mm_1_0_len"/>
        <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_c2h_byp_in_mm_1_0_mrkr_req"/>
        <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_c2h_byp_in_mm_1_0_no_dma"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_in_mm_1_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_in_mm_1_0_qid"/>
        <PORTMAP LOGICAL="radr" PHYSICAL="dma1_c2h_byp_in_mm_1_0_radr"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_in_mm_1_0_ready"/>
        <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_c2h_byp_in_mm_1_0_sdi"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_in_mm_1_0_valid"/>
        <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_c2h_byp_in_mm_1_0_wadr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_c2h_byp_in_st_csh_0" NAME="dma1_c2h_byp_in_st_csh_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="addr" PHYSICAL="dma1_c2h_byp_in_st_csh_0_addr"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_in_st_csh_0_error"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_in_st_csh_0_func"/>
        <PORTMAP LOGICAL="pfch_tag" PHYSICAL="dma1_c2h_byp_in_st_csh_0_pfch_tag"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_in_st_csh_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_in_st_csh_0_qid"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_in_st_csh_0_ready"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_in_st_csh_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_c2h_byp_out" NAME="dma1_c2h_byp_out_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_c2h_byp_out_0_cidx"/>
        <PORTMAP LOGICAL="dsc" PHYSICAL="dma1_c2h_byp_out_0_dsc"/>
        <PORTMAP LOGICAL="dsc_sz" PHYSICAL="dma1_c2h_byp_out_0_dsc_sz"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_out_0_error"/>
        <PORTMAP LOGICAL="fmt" PHYSICAL="dma1_c2h_byp_out_0_fmt"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_out_0_func"/>
        <PORTMAP LOGICAL="mm_chn" PHYSICAL="dma1_c2h_byp_out_0_mm_chn"/>
        <PORTMAP LOGICAL="pfch_tag" PHYSICAL="dma1_c2h_byp_out_0_pfch_tag"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_out_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_out_0_qid"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_out_0_ready"/>
        <PORTMAP LOGICAL="st_mm" PHYSICAL="dma1_c2h_byp_out_0_st_mm"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_out_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_dsc_crdt_in_0" NAME="dma1_dsc_crdt_in_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="crdt" PHYSICAL="dma1_dsc_crdt_in_0_crdt"/>
        <PORTMAP LOGICAL="dir" PHYSICAL="dma1_dsc_crdt_in_0_dir"/>
        <PORTMAP LOGICAL="fence" PHYSICAL="dma1_dsc_crdt_in_0_fence"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_dsc_crdt_in_0_qid"/>
        <PORTMAP LOGICAL="rdy" PHYSICAL="dma1_dsc_crdt_in_0_rdy"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_dsc_crdt_in_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_h2c_byp_in_mm_0_0" NAME="dma1_h2c_byp_in_mm_0_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_in_mm_0_0_cidx"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_in_mm_0_0_error"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_in_mm_0_0_func"/>
        <PORTMAP LOGICAL="len" PHYSICAL="dma1_h2c_byp_in_mm_0_0_len"/>
        <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_h2c_byp_in_mm_0_0_mrkr_req"/>
        <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_h2c_byp_in_mm_0_0_no_dma"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_in_mm_0_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_in_mm_0_0_qid"/>
        <PORTMAP LOGICAL="radr" PHYSICAL="dma1_h2c_byp_in_mm_0_0_radr"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_in_mm_0_0_ready"/>
        <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_h2c_byp_in_mm_0_0_sdi"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_in_mm_0_0_valid"/>
        <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_h2c_byp_in_mm_0_0_wadr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_h2c_byp_in_mm_1_0" NAME="dma1_h2c_byp_in_mm_1_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_in_mm_1_0_cidx"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_in_mm_1_0_error"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_in_mm_1_0_func"/>
        <PORTMAP LOGICAL="len" PHYSICAL="dma1_h2c_byp_in_mm_1_0_len"/>
        <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_h2c_byp_in_mm_1_0_mrkr_req"/>
        <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_h2c_byp_in_mm_1_0_no_dma"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_in_mm_1_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_in_mm_1_0_qid"/>
        <PORTMAP LOGICAL="radr" PHYSICAL="dma1_h2c_byp_in_mm_1_0_radr"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_in_mm_1_0_ready"/>
        <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_h2c_byp_in_mm_1_0_sdi"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_in_mm_1_0_valid"/>
        <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_h2c_byp_in_mm_1_0_wadr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_h2c_byp_in_st_0" NAME="dma1_h2c_byp_in_st_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="addr" PHYSICAL="dma1_h2c_byp_in_st_0_addr"/>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_in_st_0_cidx"/>
        <PORTMAP LOGICAL="eop" PHYSICAL="dma1_h2c_byp_in_st_0_eop"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_in_st_0_error"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_in_st_0_func"/>
        <PORTMAP LOGICAL="len" PHYSICAL="dma1_h2c_byp_in_st_0_len"/>
        <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_h2c_byp_in_st_0_mrkr_req"/>
        <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_h2c_byp_in_st_0_no_dma"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_in_st_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_in_st_0_qid"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_in_st_0_ready"/>
        <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_h2c_byp_in_st_0_sdi"/>
        <PORTMAP LOGICAL="sop" PHYSICAL="dma1_h2c_byp_in_st_0_sop"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_in_st_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_h2c_byp_out" NAME="dma1_h2c_byp_out_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_out_0_cidx"/>
        <PORTMAP LOGICAL="dsc" PHYSICAL="dma1_h2c_byp_out_0_dsc"/>
        <PORTMAP LOGICAL="dsc_sz" PHYSICAL="dma1_h2c_byp_out_0_dsc_sz"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_out_0_error"/>
        <PORTMAP LOGICAL="fmt" PHYSICAL="dma1_h2c_byp_out_0_fmt"/>
        <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_out_0_func"/>
        <PORTMAP LOGICAL="mm_chn" PHYSICAL="dma1_h2c_byp_out_0_mm_chn"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_out_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_out_0_qid"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_out_0_ready"/>
        <PORTMAP LOGICAL="st_mm" PHYSICAL="dma1_h2c_byp_out_0_st_mm"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_out_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_m_axis_h2c" NAME="dma1_m_axis_h2c_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="err" PHYSICAL="dma1_m_axis_h2c_0_err"/>
        <PORTMAP LOGICAL="mdata" PHYSICAL="dma1_m_axis_h2c_0_mdata"/>
        <PORTMAP LOGICAL="mty" PHYSICAL="dma1_m_axis_h2c_0_mty"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_m_axis_h2c_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_m_axis_h2c_0_qid"/>
        <PORTMAP LOGICAL="tcrc" PHYSICAL="dma1_m_axis_h2c_0_tcrc"/>
        <PORTMAP LOGICAL="tdata" PHYSICAL="dma1_m_axis_h2c_0_tdata"/>
        <PORTMAP LOGICAL="tlast" PHYSICAL="dma1_m_axis_h2c_0_tlast"/>
        <PORTMAP LOGICAL="tready" PHYSICAL="dma1_m_axis_h2c_0_tready"/>
        <PORTMAP LOGICAL="tvalid" PHYSICAL="dma1_m_axis_h2c_0_tvalid"/>
        <PORTMAP LOGICAL="zero_byte" PHYSICAL="dma1_m_axis_h2c_0_zero_byte"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_qsts_out" NAME="dma1_qsts_out_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="data" PHYSICAL="dma1_qsts_out_0_data"/>
        <PORTMAP LOGICAL="op" PHYSICAL="dma1_qsts_out_0_op"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_qsts_out_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_qsts_out_0_qid"/>
        <PORTMAP LOGICAL="rdy" PHYSICAL="dma1_qsts_out_0_rdy"/>
        <PORTMAP LOGICAL="vld" PHYSICAL="dma1_qsts_out_0_vld"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_s_axis_c2h_0" NAME="dma1_s_axis_c2h_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="ctrl_has_cmpt" PHYSICAL="dma1_s_axis_c2h_0_ctrl_has_cmpt"/>
        <PORTMAP LOGICAL="ctrl_len" PHYSICAL="dma1_s_axis_c2h_0_ctrl_len"/>
        <PORTMAP LOGICAL="ctrl_marker" PHYSICAL="dma1_s_axis_c2h_0_ctrl_marker"/>
        <PORTMAP LOGICAL="ctrl_port_id" PHYSICAL="dma1_s_axis_c2h_0_ctrl_port_id"/>
        <PORTMAP LOGICAL="ctrl_qid" PHYSICAL="dma1_s_axis_c2h_0_ctrl_qid"/>
        <PORTMAP LOGICAL="ecc" PHYSICAL="dma1_s_axis_c2h_0_ecc"/>
        <PORTMAP LOGICAL="mty" PHYSICAL="dma1_s_axis_c2h_0_mty"/>
        <PORTMAP LOGICAL="tcrc" PHYSICAL="dma1_s_axis_c2h_0_tcrc"/>
        <PORTMAP LOGICAL="tdata" PHYSICAL="dma1_s_axis_c2h_0_tdata"/>
        <PORTMAP LOGICAL="tlast" PHYSICAL="dma1_s_axis_c2h_0_tlast"/>
        <PORTMAP LOGICAL="tready" PHYSICAL="dma1_s_axis_c2h_0_tready"/>
        <PORTMAP LOGICAL="tvalid" PHYSICAL="dma1_s_axis_c2h_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dma1_s_axis_c2h_cmpt_0" NAME="dma1_s_axis_c2h_cmpt_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="cmpt_type" PHYSICAL="dma1_s_axis_c2h_cmpt_0_cmpt_type"/>
        <PORTMAP LOGICAL="col_idx" PHYSICAL="dma1_s_axis_c2h_cmpt_0_col_idx"/>
        <PORTMAP LOGICAL="data" PHYSICAL="dma1_s_axis_c2h_cmpt_0_data"/>
        <PORTMAP LOGICAL="dpar" PHYSICAL="dma1_s_axis_c2h_cmpt_0_dpar"/>
        <PORTMAP LOGICAL="err_idx" PHYSICAL="dma1_s_axis_c2h_cmpt_0_err_idx"/>
        <PORTMAP LOGICAL="marker" PHYSICAL="dma1_s_axis_c2h_cmpt_0_marker"/>
        <PORTMAP LOGICAL="no_wrb_marker" PHYSICAL="dma1_s_axis_c2h_cmpt_0_no_wrb_marker"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_s_axis_c2h_cmpt_0_port_id"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_s_axis_c2h_cmpt_0_qid"/>
        <PORTMAP LOGICAL="size" PHYSICAL="dma1_s_axis_c2h_cmpt_0_size"/>
        <PORTMAP LOGICAL="tready" PHYSICAL="dma1_s_axis_c2h_cmpt_0_tready"/>
        <PORTMAP LOGICAL="tvalid" PHYSICAL="dma1_s_axis_c2h_cmpt_0_tvalid"/>
        <PORTMAP LOGICAL="user_trig" PHYSICAL="dma1_s_axis_c2h_cmpt_0_user_trig"/>
        <PORTMAP LOGICAL="wait_pld_pkt_id" PHYSICAL="dma1_s_axis_c2h_cmpt_0_wait_pld_pkt_id"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_st_rx_msg" NAME="dma1_st_rx_msg_0" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="dma1_st_rx_msg_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="dma1_st_rx_msg_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="dma1_st_rx_msg_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="dma1_st_rx_msg_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="versal_cips_0_dma1_tm_dsc_sts" NAME="dma1_tm_dsc_sts_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="avl" PHYSICAL="dma1_tm_dsc_sts_0_avl"/>
        <PORTMAP LOGICAL="byp" PHYSICAL="dma1_tm_dsc_sts_0_byp"/>
        <PORTMAP LOGICAL="dir" PHYSICAL="dma1_tm_dsc_sts_0_dir"/>
        <PORTMAP LOGICAL="error" PHYSICAL="dma1_tm_dsc_sts_0_error"/>
        <PORTMAP LOGICAL="irq_arm" PHYSICAL="dma1_tm_dsc_sts_0_irq_arm"/>
        <PORTMAP LOGICAL="mm" PHYSICAL="dma1_tm_dsc_sts_0_mm"/>
        <PORTMAP LOGICAL="pidx" PHYSICAL="dma1_tm_dsc_sts_0_pidx"/>
        <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_tm_dsc_sts_0_port_id"/>
        <PORTMAP LOGICAL="qen" PHYSICAL="dma1_tm_dsc_sts_0_qen"/>
        <PORTMAP LOGICAL="qid" PHYSICAL="dma1_tm_dsc_sts_0_qid"/>
        <PORTMAP LOGICAL="qinv" PHYSICAL="dma1_tm_dsc_sts_0_qinv"/>
        <PORTMAP LOGICAL="rdy" PHYSICAL="dma1_tm_dsc_sts_0_rdy"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="dma1_tm_dsc_sts_0_valid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_gt_refclk1_0" NAME="gt_refclk1_0" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="gt_refclk1_0_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="gt_refclk1_0_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_0" NAME="sys_clk0_0" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_0_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_0_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_usr_irq_0" NAME="usr_irq_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="ack" PHYSICAL="usr_irq_0_ack"/>
        <PORTMAP LOGICAL="fail" PHYSICAL="usr_irq_0_fail"/>
        <PORTMAP LOGICAL="fnc" PHYSICAL="usr_irq_0_fnc"/>
        <PORTMAP LOGICAL="valid" PHYSICAL="usr_irq_0_valid"/>
        <PORTMAP LOGICAL="vec" PHYSICAL="usr_irq_0_vec"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_usr_flr_0" NAME="usr_flr_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="clear" PHYSICAL="usr_flr_0_clear"/>
        <PORTMAP LOGICAL="done_fnc" PHYSICAL="usr_flr_0_done_fnc"/>
        <PORTMAP LOGICAL="done_vld" PHYSICAL="usr_flr_0_done_vld"/>
        <PORTMAP LOGICAL="fnc" PHYSICAL="usr_flr_0_fnc"/>
        <PORTMAP LOGICAL="set" PHYSICAL="usr_flr_0_set"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="9" FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="512"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x20100000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x20100000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_noc_0_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/axi_bram_ctrl_0_bram" HWVERSION="1.0" INSTANCE="axi_bram_ctrl_0_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="emb_mem_gen" VLNV="xilinx.com:ip:emb_mem_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=emb_mem_gen;v=v1_0;d=pg326-embedded-memory-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDR_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_ADDR_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="auto"/>
        <PARAMETER NAME="C_AUTO_SLEEP_TIME" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_BYTE_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_CLOCKING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_Component_Name" VALUE="cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0"/>
        <PARAMETER NAME="C_ECC_BIT_RANGE" VALUE="7:0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_INIT_FILE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_IGNORE_INIT_SYNTH" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_INIT_FILE" VALUE="none"/>
        <PARAMETER NAME="C_MEMORY_INIT_PARAM" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_OPTIMIZATION" VALUE="1"/>
        <PARAMETER NAME="C_MEMORY_PRIMITIVE" VALUE="2"/>
        <PARAMETER NAME="C_MEMORY_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MESSAGE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="C_READ_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_RESET_VALUE_A" VALUE="0"/>
        <PARAMETER NAME="C_READ_RESET_VALUE_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_MODE_A" VALUE="SYNC"/>
        <PARAMETER NAME="C_RST_MODE_B" VALUE="SYNC"/>
        <PARAMETER NAME="C_SIM_ASSERT_CHK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_VERSION" VALUE="0"/>
        <PARAMETER NAME="C_WAKEUP_TIME" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_PROTECT" VALUE="1"/>
        <PARAMETER NAME="C_XPM_SELECT" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="ADDR_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="ALGORITHM" VALUE="auto"/>
        <PARAMETER NAME="AUTO_SLEEP_TIME" VALUE="0"/>
        <PARAMETER NAME="BYTE_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="BYTE_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="CLOCKING_MODE" VALUE="Common_Clock"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0"/>
        <PARAMETER NAME="ECC_BIT_RANGE" VALUE="7:0"/>
        <PARAMETER NAME="ECC_MODE" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="ENABLE_32BIT_ADDRESS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BYTE_WRITES_A" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BYTE_WRITES_B" VALUE="true"/>
        <PARAMETER NAME="ENABLE_INIT_FILE_ECC" VALUE="false"/>
        <PARAMETER NAME="IGNORE_INIT_SYNTH" VALUE="0"/>
        <PARAMETER NAME="MEMORY_DEPTH" VALUE="64"/>
        <PARAMETER NAME="MEMORY_INIT_FILE" VALUE="none"/>
        <PARAMETER NAME="MEMORY_INIT_PARAM" VALUE="0"/>
        <PARAMETER NAME="MEMORY_OPTIMIZATION" VALUE="optimize_memory"/>
        <PARAMETER NAME="MEMORY_PRIMITIVE" VALUE="BRAM"/>
        <PARAMETER NAME="MEMORY_SIZE" VALUE="32768"/>
        <PARAMETER NAME="MEMORY_TYPE" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="MESSAGE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="READ_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="READ_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="READ_RESET_VALUE_A" VALUE="0"/>
        <PARAMETER NAME="READ_RESET_VALUE_B" VALUE="0"/>
        <PARAMETER NAME="RST_MODE_A" VALUE="SYNC"/>
        <PARAMETER NAME="RST_MODE_B" VALUE="SYNC"/>
        <PARAMETER NAME="SIM_ASSERT_CHK" VALUE="false"/>
        <PARAMETER NAME="USE_EMBEDDED_CONSTRAINT" VALUE="false"/>
        <PARAMETER NAME="USE_MEMORY_BLOCK" VALUE="Memory_Controller"/>
        <PARAMETER NAME="VERSION" VALUE="0"/>
        <PARAMETER NAME="WAKEUP_TIME" VALUE="Disable_Sleep"/>
        <PARAMETER NAME="WRITE_DATA_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="WRITE_DATA_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="WRITE_PROTECT" VALUE="true"/>
        <PARAMETER NAME="XPM_SELECT" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regcea" SIGIS="undef"/>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/axi_bram_ctrl_0_bram1" HWVERSION="1.0" INSTANCE="axi_bram_ctrl_0_bram1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="emb_mem_gen" VLNV="xilinx.com:ip:emb_mem_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=emb_mem_gen;v=v1_0;d=pg326-embedded-memory-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDR_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_ADDR_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="auto"/>
        <PARAMETER NAME="C_AUTO_SLEEP_TIME" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_BYTE_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_CLOCKING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_Component_Name" VALUE="cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0"/>
        <PARAMETER NAME="C_ECC_BIT_RANGE" VALUE="7:0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_INIT_FILE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_IGNORE_INIT_SYNTH" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_INIT_FILE" VALUE="none"/>
        <PARAMETER NAME="C_MEMORY_INIT_PARAM" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_OPTIMIZATION" VALUE="1"/>
        <PARAMETER NAME="C_MEMORY_PRIMITIVE" VALUE="2"/>
        <PARAMETER NAME="C_MEMORY_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MESSAGE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="C_READ_DATA_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_DATA_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_RESET_VALUE_A" VALUE="0"/>
        <PARAMETER NAME="C_READ_RESET_VALUE_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_MODE_A" VALUE="SYNC"/>
        <PARAMETER NAME="C_RST_MODE_B" VALUE="SYNC"/>
        <PARAMETER NAME="C_SIM_ASSERT_CHK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_VERSION" VALUE="0"/>
        <PARAMETER NAME="C_WAKEUP_TIME" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_DATA_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DATA_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_PROTECT" VALUE="1"/>
        <PARAMETER NAME="C_XPM_SELECT" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="ADDR_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="ALGORITHM" VALUE="auto"/>
        <PARAMETER NAME="AUTO_SLEEP_TIME" VALUE="0"/>
        <PARAMETER NAME="BYTE_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="BYTE_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="CLOCKING_MODE" VALUE="Common_Clock"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0"/>
        <PARAMETER NAME="ECC_BIT_RANGE" VALUE="7:0"/>
        <PARAMETER NAME="ECC_MODE" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="ENABLE_32BIT_ADDRESS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BYTE_WRITES_A" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BYTE_WRITES_B" VALUE="true"/>
        <PARAMETER NAME="ENABLE_INIT_FILE_ECC" VALUE="false"/>
        <PARAMETER NAME="IGNORE_INIT_SYNTH" VALUE="0"/>
        <PARAMETER NAME="MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="MEMORY_INIT_FILE" VALUE="none"/>
        <PARAMETER NAME="MEMORY_INIT_PARAM" VALUE="0"/>
        <PARAMETER NAME="MEMORY_OPTIMIZATION" VALUE="optimize_memory"/>
        <PARAMETER NAME="MEMORY_PRIMITIVE" VALUE="BRAM"/>
        <PARAMETER NAME="MEMORY_SIZE" VALUE="32768"/>
        <PARAMETER NAME="MEMORY_TYPE" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="MESSAGE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="READ_DATA_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="READ_DATA_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="READ_RESET_VALUE_A" VALUE="0"/>
        <PARAMETER NAME="READ_RESET_VALUE_B" VALUE="0"/>
        <PARAMETER NAME="RST_MODE_A" VALUE="SYNC"/>
        <PARAMETER NAME="RST_MODE_B" VALUE="SYNC"/>
        <PARAMETER NAME="SIM_ASSERT_CHK" VALUE="false"/>
        <PARAMETER NAME="USE_EMBEDDED_CONSTRAINT" VALUE="false"/>
        <PARAMETER NAME="USE_MEMORY_BLOCK" VALUE="Memory_Controller"/>
        <PARAMETER NAME="VERSION" VALUE="0"/>
        <PARAMETER NAME="WAKEUP_TIME" VALUE="Disable_Sleep"/>
        <PARAMETER NAME="WRITE_DATA_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="WRITE_DATA_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="WRITE_PROTECT" VALUE="true"/>
        <PARAMETER NAME="XPM_SELECT" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regcea" SIGIS="undef"/>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/axi_bram_ctrl_1" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_axi_bram_ctrl_1_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="S_AXIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIL" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="cpm_qdma_ep_part_axi_noc_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/axi_noc_0" HWVERSION="1.0" INSTANCE="axi_noc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="cpm_qdma_ep_part_axi_noc_0_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_noc;v=v1_0;d=pg313-network-on-chip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="LPDDR4_SDRAM"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_axi_noc_0_0"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_MEM_BACKDOOR_WRITE" VALUE="false"/>
        <PARAMETER NAME="HBM_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="HBM_MEM_INIT_MODE" VALUE="INIT_0"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc_mc.png"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="true"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BA2"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="CH_SEL"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="3"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="false"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="28"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="14"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="DDR_LOW1"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="16Gb"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x32"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="32"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x000408B7"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="NON_S80"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="4096"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="true"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="28"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="14"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x00C0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="40000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="40000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="14000"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="14000"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="42000"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="42000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="5000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="200.000"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1071"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="6"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="6"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="2GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="16Gb"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="LPDDR4X-3200"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x32"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_MIN_VLD_CNT_CTRL" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Dual"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="6"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="0"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="8"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_TCKE" VALUE="12"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="12"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="800"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="200"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="3500"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAW" VALUE="40000"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="40000"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="14000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="14000"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="10"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="23"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TMRW" VALUE="10000"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="10"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="16"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="3"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="40000"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="40000"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="64"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="90000"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="90000"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_TRAS" VALUE="42000"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="42000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="68"/>
        <PARAMETER NAME="MC_TRC" VALUE="63000"/>
        <PARAMETER NAME="MC_TRCD" VALUE="18000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="29"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="3904000"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="488000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="280000"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="280000"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="140000"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="140000"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRP" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="21000"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="18000"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="29"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="1.8"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TRRD" VALUE="10000"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="16"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="1.8"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWR" VALUE="18000"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="29"/>
        <PARAMETER NAME="MC_TWTR" VALUE="10000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="16"/>
        <PARAMETER NAME="MC_TXP" VALUE="12"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="12"/>
        <PARAMETER NAME="MC_TXPR" VALUE="0"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="1000000"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="400"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="30000"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="12"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="48"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-3BA-10CA"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="3"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="NUM_MC" VALUE="1"/>
        <PARAMETER NAME="NUM_MCP" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="0"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x800000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x87FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ca_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_ca_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ca_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_ca_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_ck_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_ck_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_ck_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_LPDDR4_0_ck_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_ck_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cke_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_cke_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cke_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_cke_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cs_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_cs_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_cs_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_cs_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dmi_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dmi_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dmi_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dmi_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dq_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dq_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dq_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dq_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dqs_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dqs_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dqs_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_LPDDR4_0_dqs_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_dqs_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_reset_n" RIGHT="0" SIGIS="rst" SIGNAME="axi_noc_0_CH0_LPDDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH0_LPDDR4_0_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ca_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_ca_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ca_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_ca_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_ck_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_ck_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_ck_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH1_LPDDR4_0_ck_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_ck_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cke_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_cke_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cke_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_cke_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cs_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_cs_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_cs_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_cs_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dmi_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dmi_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dmi_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dmi_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dq_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dq_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dq_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dq_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dqs_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dqs_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dqs_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH1_LPDDR4_0_dqs_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_dqs_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_reset_n" RIGHT="0" SIGIS="rst" SIGNAME="axi_noc_0_CH1_LPDDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="CH1_LPDDR4_0_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="CPM_PCIE_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1000000000" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="versal_cips_0_cpm_pcie_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_pcie_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1000000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="versal_cips_0_cpm_pcie_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="cpm_pcie_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="sys_clk0_0_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="sys_clk0_0_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="versal_cips_0_CPM_PCIE_NOC_0" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_cpm_pcie_noc_axi0_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M01_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M01_AXI:0x0:M02_AXI:0x80:M00_AXI:0x40"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_CPM_PCIE_NOC_1" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_cpm_pcie_noc_axi1_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M01_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M01_AXI:0x0:M02_AXI:0x80:M00_AXI:0x40"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_0_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x201_0000_0000 1G}"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x201_8000_0000 1G}"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x208_0000_0000 2G}"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_0" NAME="sys_clk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_0_CH0_LPDDR4_0" NAME="CH0_LPDDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:lpddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CA_A" PHYSICAL="CH0_LPDDR4_0_ca_a"/>
            <PORTMAP LOGICAL="CA_B" PHYSICAL="CH0_LPDDR4_0_ca_b"/>
            <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH0_LPDDR4_0_cke_a"/>
            <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH0_LPDDR4_0_cke_b"/>
            <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH0_LPDDR4_0_ck_c_a"/>
            <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH0_LPDDR4_0_ck_c_b"/>
            <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH0_LPDDR4_0_ck_t_a"/>
            <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH0_LPDDR4_0_ck_t_b"/>
            <PORTMAP LOGICAL="CS_A" PHYSICAL="CH0_LPDDR4_0_cs_a"/>
            <PORTMAP LOGICAL="CS_B" PHYSICAL="CH0_LPDDR4_0_cs_b"/>
            <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH0_LPDDR4_0_dmi_a"/>
            <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH0_LPDDR4_0_dmi_b"/>
            <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH0_LPDDR4_0_dqs_c_a"/>
            <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH0_LPDDR4_0_dqs_c_b"/>
            <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH0_LPDDR4_0_dqs_t_a"/>
            <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH0_LPDDR4_0_dqs_t_b"/>
            <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH0_LPDDR4_0_dq_a"/>
            <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH0_LPDDR4_0_dq_b"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_LPDDR4_0_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_0_CH1_LPDDR4_0" NAME="CH1_LPDDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:lpddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CA_A" PHYSICAL="CH1_LPDDR4_0_ca_a"/>
            <PORTMAP LOGICAL="CA_B" PHYSICAL="CH1_LPDDR4_0_ca_b"/>
            <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH1_LPDDR4_0_cke_a"/>
            <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH1_LPDDR4_0_cke_b"/>
            <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH1_LPDDR4_0_ck_c_a"/>
            <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH1_LPDDR4_0_ck_c_b"/>
            <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH1_LPDDR4_0_ck_t_a"/>
            <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH1_LPDDR4_0_ck_t_b"/>
            <PORTMAP LOGICAL="CS_A" PHYSICAL="CH1_LPDDR4_0_cs_a"/>
            <PORTMAP LOGICAL="CS_B" PHYSICAL="CH1_LPDDR4_0_cs_b"/>
            <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH1_LPDDR4_0_dmi_a"/>
            <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH1_LPDDR4_0_dmi_b"/>
            <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH1_LPDDR4_0_dqs_c_a"/>
            <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH1_LPDDR4_0_dqs_c_b"/>
            <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH1_LPDDR4_0_dqs_t_a"/>
            <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH1_LPDDR4_0_dqs_t_b"/>
            <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH1_LPDDR4_0_dq_a"/>
            <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH1_LPDDR4_0_dq_b"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH1_LPDDR4_0_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/pcie_qdma_mailbox_0" HWVERSION="1.0" INSTANCE="pcie_qdma_mailbox_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pcie_qdma_mailbox" VLNV="xilinx.com:ip:pcie_qdma_mailbox:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="H10_DEVICE" VALUE="1"/>
        <PARAMETER NAME="MAILBOX_OPT" VALUE="FALSE"/>
        <PARAMETER NAME="MAX_PF" VALUE="4"/>
        <PARAMETER NAME="NUM_PFS" VALUE="4"/>
        <PARAMETER NAME="NUM_VFS_PF0" VALUE="4"/>
        <PARAMETER NAME="NUM_VFS_PF1" VALUE="4"/>
        <PARAMETER NAME="NUM_VFS_PF2" VALUE="4"/>
        <PARAMETER NAME="NUM_VFS_PF3" VALUE="4"/>
        <PARAMETER NAME="PATCH_REVIVION" VALUE="0x00104104"/>
        <PARAMETER NAME="RTL_REVISION" VALUE="0x1fd32000"/>
        <PARAMETER NAME="TOTAL_FNC" VALUE="256"/>
        <PARAMETER NAME="VERSAL" VALUE="TRUE"/>
        <PARAMETER NAME="VF_4KQ" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_pcie_qdma_mailbox_0_0"/>
        <PARAMETER NAME="enable_vf_4kq" VALUE="false"/>
        <PARAMETER NAME="mailbox_opt" VALUE="false"/>
        <PARAMETER NAME="num_pfs" VALUE="4"/>
        <PARAMETER NAME="num_vfs_pf0" VALUE="4"/>
        <PARAMETER NAME="num_vfs_pf1" VALUE="4"/>
        <PARAMETER NAME="num_vfs_pf2" VALUE="4"/>
        <PARAMETER NAME="num_vfs_pf3" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20800000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x2087FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="41" NAME="S_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_0_arready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_0_arvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="41" NAME="S_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_0_awready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_0_awvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_0_bready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_0_bvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_0_rready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_0_rvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_0_wready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_0_wvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249997498" DIR="I" NAME="axi_aclk" SIGIS="clk" SIGNAME="versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma_flr_in_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_in_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_flr_done_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_flr_in_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_in_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_flr_done_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_flr_out_clr" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_out_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_flr_clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma_flr_out_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_out_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_flr_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_flr_out_set" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_out_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_flr_set"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_usr_irq_ack" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_irq_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_usr_irq_fail" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_fail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_irq_fail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma_usr_irq_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_irq_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="dma_usr_irq_vec" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_irq_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_usr_irq_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_usr_irq_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="ip_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ip_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mgmt_cpl_dat" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_dat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_cpl_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mgmt_cpl_rdy" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_cpl_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mgmt_cpl_sts" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_sts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_cpl_sts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mgmt_cpl_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_cpl_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mgmt_req_adr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mgmt_req_cmd" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_cmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mgmt_req_dat" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_dat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="mgmt_req_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mgmt_req_msc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_msc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_msc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mgmt_req_rdy" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mgmt_req_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_mgmt_req_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usr_flr_clr" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_flr_0_clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="usr_flr_done_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_done_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_flr_0_done_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="usr_flr_done_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_done_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_flr_0_done_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="usr_flr_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_flr_0_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usr_flr_set" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_flr_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_flr_0_set"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usr_irq_ack" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_irq_0_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usr_irq_fail" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_fail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_irq_0_fail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="usr_irq_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_irq_0_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="usr_irq_vec" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_irq_0_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="usr_irq_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_usr_irq_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="usr_irq_0_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_1_M00_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="42"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249997498"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_0_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_0_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_0_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_0_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_0_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_0_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_0_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_0_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_0_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_qdma_mailbox_0_pcie_mgmt" NAME="pcie_mgmt" TYPE="INITIATOR" VLNV="xilinx.com:interface:cpm_dma_mgmt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cpl_dat" PHYSICAL="mgmt_cpl_dat"/>
            <PORTMAP LOGICAL="cpl_rdy" PHYSICAL="mgmt_cpl_rdy"/>
            <PORTMAP LOGICAL="cpl_sts" PHYSICAL="mgmt_cpl_sts"/>
            <PORTMAP LOGICAL="cpl_vld" PHYSICAL="mgmt_cpl_vld"/>
            <PORTMAP LOGICAL="req_adr" PHYSICAL="mgmt_req_adr"/>
            <PORTMAP LOGICAL="req_cmd" PHYSICAL="mgmt_req_cmd"/>
            <PORTMAP LOGICAL="req_dat" PHYSICAL="mgmt_req_dat"/>
            <PORTMAP LOGICAL="req_fnc" PHYSICAL="mgmt_req_fnc"/>
            <PORTMAP LOGICAL="req_msc" PHYSICAL="mgmt_req_msc"/>
            <PORTMAP LOGICAL="req_rdy" PHYSICAL="mgmt_req_rdy"/>
            <PORTMAP LOGICAL="req_vld" PHYSICAL="mgmt_req_vld"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_qdma_mailbox_0_dma_flr" NAME="dma_flr" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_usr_flr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="clear" PHYSICAL="dma_flr_out_clr"/>
            <PORTMAP LOGICAL="done_fnc" PHYSICAL="dma_flr_in_fnc"/>
            <PORTMAP LOGICAL="done_vld" PHYSICAL="dma_flr_in_vld"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="dma_flr_out_fnc"/>
            <PORTMAP LOGICAL="set" PHYSICAL="dma_flr_out_set"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_usr_flr_0" NAME="usr_flr" TYPE="TARGET" VLNV="xilinx.com:display_eqdma:usr_flr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="clear" PHYSICAL="usr_flr_clr"/>
            <PORTMAP LOGICAL="done_fnc" PHYSICAL="usr_flr_done_fnc"/>
            <PORTMAP LOGICAL="done_vld" PHYSICAL="usr_flr_done_vld"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="usr_flr_fnc"/>
            <PORTMAP LOGICAL="set" PHYSICAL="usr_flr_set"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_usr_irq_0" NAME="usr_irq" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_usr_irq:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="usr_irq_ack"/>
            <PORTMAP LOGICAL="fail" PHYSICAL="usr_irq_fail"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="usr_irq_fnc"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="usr_irq_vld"/>
            <PORTMAP LOGICAL="vec" PHYSICAL="usr_irq_vec"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_qdma_mailbox_0_dma_usr_irq" NAME="dma_usr_irq" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_usr_irq:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="dma_usr_irq_ack"/>
            <PORTMAP LOGICAL="fail" PHYSICAL="dma_usr_irq_fail"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="dma_usr_irq_fnc"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma_usr_irq_vld"/>
            <PORTMAP LOGICAL="vec" PHYSICAL="dma_usr_irq_vec"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="versal_cips_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_proc_sys_reset_0_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="249997498" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="cpm_qdma_ep_part_smartconnect_0_0" BDTYPE="SBD" COREREVISION="21" DRIVERMODE="CORE" FULLNAME="/smartconnect_0" HWVERSION="1.0" INSTANCE="smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="cpm_qdma_ep_part_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="cpm_qdma_ep_part_smartconnect_0_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_smartconnect_0_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="41" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="41" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="M_AXIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_noc_0_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="42"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="cpm_qdma_ep_part_smartconnect_1_0" BDTYPE="SBD" COREREVISION="21" DRIVERMODE="CORE" FULLNAME="/smartconnect_1" HWVERSION="1.0" INSTANCE="smartconnect_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="cpm_qdma_ep_part_smartconnect_1_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="cpm_qdma_ep_part_smartconnect_1_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_smartconnect_1_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="41" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="41" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_S_AXI_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="S_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249997498" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_noc_0_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="42"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249997498"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="cpm_qdma_ep_part_versal_cips_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/versal_cips_0" HARDIP="TRUE" HWVERSION="3.4" INSTANCE="versal_cips_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="cpm_qdma_ep_part_versal_cips_0_0" VLNV="xilinx.com:ip:versal_cips:3.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_4;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 512 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 512 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x000002080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLKDLY_CFG 570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155 CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLKDLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 1048320 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_4K_VF_EN 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_FREQMHZ 1200 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 119.998802 CPM_AUX1_REF_CTRL_DIVISOR0 15 CPM_AUX1_REF_CTRL_FREQMHZ 120 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA0_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA1_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA1_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_GUI_EN 0 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_CXS0_MODE CHI_AXI CPM_CXS1_MODE CHI_AXI CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_FUNCTIONAL_MODE_XDMA_EN 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ALL_VFS 64 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_H 0x00000006 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CC_STRADDLE_SIZE None CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_CQ_STRADDLE_SIZE None CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DPLL_INT_DIVOUT 2 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MAX_LINK_SPEED 8.0_GT/s CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PCIE_REGION_0_EN 0 CPM_PCIE0_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_0_SIZE 4 CPM_PCIE0_PCIE_REGION_1_EN 0 CPM_PCIE0_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_1_SIZE 4 CPM_PCIE0_PCIE_REGION_2_EN 0 CPM_PCIE0_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_2_SIZE 4 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF10_BAR0_64BIT 0 CPM_PCIE0_PF10_BAR0_ENABLED 0 CPM_PCIE0_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_TYPE Memory CPM_PCIE0_PF10_BAR1_64BIT 0 CPM_PCIE0_PF10_BAR1_ENABLED 0 CPM_PCIE0_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_TYPE Memory CPM_PCIE0_PF10_BAR2_64BIT 0 CPM_PCIE0_PF10_BAR2_ENABLED 0 CPM_PCIE0_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_TYPE Memory CPM_PCIE0_PF10_BAR3_64BIT 0 CPM_PCIE0_PF10_BAR3_ENABLED 0 CPM_PCIE0_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_TYPE Memory CPM_PCIE0_PF10_BAR4_64BIT 0 CPM_PCIE0_PF10_BAR4_ENABLED 0 CPM_PCIE0_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_TYPE Memory CPM_PCIE0_PF10_BAR5_64BIT 0 CPM_PCIE0_PF10_BAR5_ENABLED 0 CPM_PCIE0_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_TYPE Memory CPM_PCIE0_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF10_BASE_CLASS_VALUE 05 CPM_PCIE0_PF10_CAPABILITY_POINTER 80 CPM_PCIE0_PF10_CFG_DEV_ID 0 CPM_PCIE0_PF10_CFG_REV_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF10_CLASS_CODE 0x058000 CPM_PCIE0_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF10_INTERFACE_VALUE 00 CPM_PCIE0_PF10_INTERRUPT_PIN NONE CPM_PCIE0_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF10_MSIX_ENABLED 1 CPM_PCIE0_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF10_MSI_ENABLED 0 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF10_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF10_SRIOV_CAP_VER 1 CPM_PCIE0_PF10_SRIOV_FIRST_VF_OFFSET 34 CPM_PCIE0_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE0_PF10_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF10_SUB_CLASS_VALUE 80 CPM_PCIE0_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF10_VEND_ID 10EE CPM_PCIE0_PF11_BAR0_64BIT 0 CPM_PCIE0_PF11_BAR0_ENABLED 0 CPM_PCIE0_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_TYPE Memory CPM_PCIE0_PF11_BAR1_64BIT 0 CPM_PCIE0_PF11_BAR1_ENABLED 0 CPM_PCIE0_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_TYPE Memory CPM_PCIE0_PF11_BAR2_64BIT 0 CPM_PCIE0_PF11_BAR2_ENABLED 0 CPM_PCIE0_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_TYPE Memory CPM_PCIE0_PF11_BAR3_64BIT 0 CPM_PCIE0_PF11_BAR3_ENABLED 0 CPM_PCIE0_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_TYPE Memory CPM_PCIE0_PF11_BAR4_64BIT 0 CPM_PCIE0_PF11_BAR4_ENABLED 0 CPM_PCIE0_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_TYPE Memory CPM_PCIE0_PF11_BAR5_64BIT 0 CPM_PCIE0_PF11_BAR5_ENABLED 0 CPM_PCIE0_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_TYPE Memory CPM_PCIE0_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF11_BASE_CLASS_VALUE 05 CPM_PCIE0_PF11_CAPABILITY_POINTER 80 CPM_PCIE0_PF11_CFG_DEV_ID 0 CPM_PCIE0_PF11_CFG_REV_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF11_CLASS_CODE 0x058000 CPM_PCIE0_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF11_INTERFACE_VALUE 00 CPM_PCIE0_PF11_INTERRUPT_PIN NONE CPM_PCIE0_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF11_MSIX_ENABLED 1 CPM_PCIE0_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF11_MSI_ENABLED 0 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF11_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF11_SRIOV_CAP_VER 1 CPM_PCIE0_PF11_SRIOV_FIRST_VF_OFFSET 37 CPM_PCIE0_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE0_PF11_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF11_SUB_CLASS_VALUE 80 CPM_PCIE0_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF11_VEND_ID 10EE CPM_PCIE0_PF12_BAR0_64BIT 0 CPM_PCIE0_PF12_BAR0_ENABLED 0 CPM_PCIE0_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_TYPE Memory CPM_PCIE0_PF12_BAR1_64BIT 0 CPM_PCIE0_PF12_BAR1_ENABLED 0 CPM_PCIE0_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_TYPE Memory CPM_PCIE0_PF12_BAR2_64BIT 0 CPM_PCIE0_PF12_BAR2_ENABLED 0 CPM_PCIE0_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_TYPE Memory CPM_PCIE0_PF12_BAR3_64BIT 0 CPM_PCIE0_PF12_BAR3_ENABLED 0 CPM_PCIE0_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_TYPE Memory CPM_PCIE0_PF12_BAR4_64BIT 0 CPM_PCIE0_PF12_BAR4_ENABLED 0 CPM_PCIE0_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_TYPE Memory CPM_PCIE0_PF12_BAR5_64BIT 0 CPM_PCIE0_PF12_BAR5_ENABLED 0 CPM_PCIE0_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_TYPE Memory CPM_PCIE0_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF12_BASE_CLASS_VALUE 05 CPM_PCIE0_PF12_CAPABILITY_POINTER 80 CPM_PCIE0_PF12_CFG_DEV_ID 0 CPM_PCIE0_PF12_CFG_REV_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF12_CLASS_CODE 0x058000 CPM_PCIE0_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF12_INTERFACE_VALUE 00 CPM_PCIE0_PF12_INTERRUPT_PIN NONE CPM_PCIE0_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF12_MSIX_ENABLED 1 CPM_PCIE0_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF12_MSI_ENABLED 0 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF12_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF12_SRIOV_CAP_VER 1 CPM_PCIE0_PF12_SRIOV_FIRST_VF_OFFSET 40 CPM_PCIE0_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE0_PF12_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF12_SUB_CLASS_VALUE 80 CPM_PCIE0_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF12_VEND_ID 10EE CPM_PCIE0_PF13_BAR0_64BIT 0 CPM_PCIE0_PF13_BAR0_ENABLED 0 CPM_PCIE0_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_TYPE Memory CPM_PCIE0_PF13_BAR1_64BIT 0 CPM_PCIE0_PF13_BAR1_ENABLED 0 CPM_PCIE0_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_TYPE Memory CPM_PCIE0_PF13_BAR2_64BIT 0 CPM_PCIE0_PF13_BAR2_ENABLED 0 CPM_PCIE0_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_TYPE Memory CPM_PCIE0_PF13_BAR3_64BIT 0 CPM_PCIE0_PF13_BAR3_ENABLED 0 CPM_PCIE0_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_TYPE Memory CPM_PCIE0_PF13_BAR4_64BIT 0 CPM_PCIE0_PF13_BAR4_ENABLED 0 CPM_PCIE0_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_TYPE Memory CPM_PCIE0_PF13_BAR5_64BIT 0 CPM_PCIE0_PF13_BAR5_ENABLED 0 CPM_PCIE0_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_TYPE Memory CPM_PCIE0_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF13_BASE_CLASS_VALUE 05 CPM_PCIE0_PF13_CAPABILITY_POINTER 80 CPM_PCIE0_PF13_CFG_DEV_ID 0 CPM_PCIE0_PF13_CFG_REV_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF13_CLASS_CODE 0x058000 CPM_PCIE0_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF13_INTERFACE_VALUE 00 CPM_PCIE0_PF13_INTERRUPT_PIN NONE CPM_PCIE0_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF13_MSIX_ENABLED 1 CPM_PCIE0_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF13_MSI_ENABLED 0 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF13_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF13_SRIOV_CAP_VER 1 CPM_PCIE0_PF13_SRIOV_FIRST_VF_OFFSET 43 CPM_PCIE0_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE0_PF13_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF13_SUB_CLASS_VALUE 80 CPM_PCIE0_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF13_VEND_ID 10EE CPM_PCIE0_PF14_BAR0_64BIT 0 CPM_PCIE0_PF14_BAR0_ENABLED 0 CPM_PCIE0_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_TYPE Memory CPM_PCIE0_PF14_BAR1_64BIT 0 CPM_PCIE0_PF14_BAR1_ENABLED 0 CPM_PCIE0_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_TYPE Memory CPM_PCIE0_PF14_BAR2_64BIT 0 CPM_PCIE0_PF14_BAR2_ENABLED 0 CPM_PCIE0_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_TYPE Memory CPM_PCIE0_PF14_BAR3_64BIT 0 CPM_PCIE0_PF14_BAR3_ENABLED 0 CPM_PCIE0_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_TYPE Memory CPM_PCIE0_PF14_BAR4_64BIT 0 CPM_PCIE0_PF14_BAR4_ENABLED 0 CPM_PCIE0_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_TYPE Memory CPM_PCIE0_PF14_BAR5_64BIT 0 CPM_PCIE0_PF14_BAR5_ENABLED 0 CPM_PCIE0_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_TYPE Memory CPM_PCIE0_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF14_BASE_CLASS_VALUE 05 CPM_PCIE0_PF14_CAPABILITY_POINTER 80 CPM_PCIE0_PF14_CFG_DEV_ID 0 CPM_PCIE0_PF14_CFG_REV_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF14_CLASS_CODE 0x058000 CPM_PCIE0_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF14_INTERFACE_VALUE 00 CPM_PCIE0_PF14_INTERRUPT_PIN NONE CPM_PCIE0_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF14_MSIX_ENABLED 1 CPM_PCIE0_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF14_MSI_ENABLED 0 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF14_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF14_SRIOV_CAP_VER 1 CPM_PCIE0_PF14_SRIOV_FIRST_VF_OFFSET 46 CPM_PCIE0_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE0_PF14_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF14_SUB_CLASS_VALUE 80 CPM_PCIE0_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF14_VEND_ID 10EE CPM_PCIE0_PF15_BAR0_64BIT 0 CPM_PCIE0_PF15_BAR0_ENABLED 0 CPM_PCIE0_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_TYPE Memory CPM_PCIE0_PF15_BAR1_64BIT 0 CPM_PCIE0_PF15_BAR1_ENABLED 0 CPM_PCIE0_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_TYPE Memory CPM_PCIE0_PF15_BAR2_64BIT 0 CPM_PCIE0_PF15_BAR2_ENABLED 0 CPM_PCIE0_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_TYPE Memory CPM_PCIE0_PF15_BAR3_64BIT 0 CPM_PCIE0_PF15_BAR3_ENABLED 0 CPM_PCIE0_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_TYPE Memory CPM_PCIE0_PF15_BAR4_64BIT 0 CPM_PCIE0_PF15_BAR4_ENABLED 0 CPM_PCIE0_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_TYPE Memory CPM_PCIE0_PF15_BAR5_64BIT 0 CPM_PCIE0_PF15_BAR5_ENABLED 0 CPM_PCIE0_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_TYPE Memory CPM_PCIE0_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF15_BASE_CLASS_VALUE 05 CPM_PCIE0_PF15_CAPABILITY_POINTER 80 CPM_PCIE0_PF15_CFG_DEV_ID 0 CPM_PCIE0_PF15_CFG_REV_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF15_CLASS_CODE 0x058000 CPM_PCIE0_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF15_INTERFACE_VALUE 00 CPM_PCIE0_PF15_INTERRUPT_PIN NONE CPM_PCIE0_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF15_MSIX_ENABLED 1 CPM_PCIE0_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF15_MSI_ENABLED 0 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF15_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF15_SRIOV_CAP_VER 1 CPM_PCIE0_PF15_SRIOV_FIRST_VF_OFFSET 49 CPM_PCIE0_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE0_PF15_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF15_SUB_CLASS_VALUE 80 CPM_PCIE0_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF15_VEND_ID 10EE CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF4_BAR0_64BIT 0 CPM_PCIE0_PF4_BAR0_ENABLED 0 CPM_PCIE0_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_TYPE Memory CPM_PCIE0_PF4_BAR1_64BIT 0 CPM_PCIE0_PF4_BAR1_ENABLED 0 CPM_PCIE0_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_TYPE Memory CPM_PCIE0_PF4_BAR2_64BIT 0 CPM_PCIE0_PF4_BAR2_ENABLED 0 CPM_PCIE0_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_TYPE Memory CPM_PCIE0_PF4_BAR3_64BIT 0 CPM_PCIE0_PF4_BAR3_ENABLED 0 CPM_PCIE0_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_TYPE Memory CPM_PCIE0_PF4_BAR4_64BIT 0 CPM_PCIE0_PF4_BAR4_ENABLED 0 CPM_PCIE0_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_TYPE Memory CPM_PCIE0_PF4_BAR5_64BIT 0 CPM_PCIE0_PF4_BAR5_ENABLED 0 CPM_PCIE0_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_TYPE Memory CPM_PCIE0_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF4_BASE_CLASS_VALUE 05 CPM_PCIE0_PF4_CAPABILITY_POINTER 80 CPM_PCIE0_PF4_CFG_DEV_ID 0 CPM_PCIE0_PF4_CFG_REV_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF4_CLASS_CODE 0x058000 CPM_PCIE0_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF4_INTERFACE_VALUE 00 CPM_PCIE0_PF4_INTERRUPT_PIN NONE CPM_PCIE0_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF4_MSIX_ENABLED 1 CPM_PCIE0_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF4_MSI_ENABLED 0 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF4_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF4_SRIOV_CAP_VER 1 CPM_PCIE0_PF4_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE0_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE0_PF4_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF4_SUB_CLASS_VALUE 80 CPM_PCIE0_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF4_VEND_ID 10EE CPM_PCIE0_PF5_BAR0_64BIT 0 CPM_PCIE0_PF5_BAR0_ENABLED 0 CPM_PCIE0_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_TYPE Memory CPM_PCIE0_PF5_BAR1_64BIT 0 CPM_PCIE0_PF5_BAR1_ENABLED 0 CPM_PCIE0_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_TYPE Memory CPM_PCIE0_PF5_BAR2_64BIT 0 CPM_PCIE0_PF5_BAR2_ENABLED 0 CPM_PCIE0_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_TYPE Memory CPM_PCIE0_PF5_BAR3_64BIT 0 CPM_PCIE0_PF5_BAR3_ENABLED 0 CPM_PCIE0_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_TYPE Memory CPM_PCIE0_PF5_BAR4_64BIT 0 CPM_PCIE0_PF5_BAR4_ENABLED 0 CPM_PCIE0_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR4_TYPE Memory CPM_PCIE0_PF5_BAR5_64BIT 0 CPM_PCIE0_PF5_BAR5_ENABLED 0 CPM_PCIE0_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_TYPE Memory CPM_PCIE0_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF5_BASE_CLASS_VALUE 05 CPM_PCIE0_PF5_CAPABILITY_POINTER 80 CPM_PCIE0_PF5_CFG_DEV_ID 0 CPM_PCIE0_PF5_CFG_REV_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF5_CLASS_CODE 0x058000 CPM_PCIE0_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF5_INTERFACE_VALUE 00 CPM_PCIE0_PF5_INTERRUPT_PIN NONE CPM_PCIE0_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF5_MSIX_ENABLED 1 CPM_PCIE0_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF5_MSI_ENABLED 0 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF5_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF5_SRIOV_CAP_VER 1 CPM_PCIE0_PF5_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE0_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE0_PF5_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF5_SUB_CLASS_VALUE 80 CPM_PCIE0_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF5_VEND_ID 10EE CPM_PCIE0_PF6_BAR0_64BIT 0 CPM_PCIE0_PF6_BAR0_ENABLED 0 CPM_PCIE0_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_TYPE Memory CPM_PCIE0_PF6_BAR1_64BIT 0 CPM_PCIE0_PF6_BAR1_ENABLED 0 CPM_PCIE0_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_TYPE Memory CPM_PCIE0_PF6_BAR2_64BIT 0 CPM_PCIE0_PF6_BAR2_ENABLED 0 CPM_PCIE0_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_TYPE Memory CPM_PCIE0_PF6_BAR3_64BIT 0 CPM_PCIE0_PF6_BAR3_ENABLED 0 CPM_PCIE0_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_TYPE Memory CPM_PCIE0_PF6_BAR4_64BIT 0 CPM_PCIE0_PF6_BAR4_ENABLED 0 CPM_PCIE0_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_TYPE Memory CPM_PCIE0_PF6_BAR5_64BIT 0 CPM_PCIE0_PF6_BAR5_ENABLED 0 CPM_PCIE0_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_TYPE Memory CPM_PCIE0_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF6_BASE_CLASS_VALUE 05 CPM_PCIE0_PF6_CAPABILITY_POINTER 80 CPM_PCIE0_PF6_CFG_DEV_ID 0 CPM_PCIE0_PF6_CFG_REV_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF6_CLASS_CODE 0x058000 CPM_PCIE0_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF6_INTERFACE_VALUE 00 CPM_PCIE0_PF6_INTERRUPT_PIN NONE CPM_PCIE0_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF6_MSIX_ENABLED 1 CPM_PCIE0_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF6_MSI_ENABLED 0 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF6_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF6_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF6_SRIOV_CAP_VER 1 CPM_PCIE0_PF6_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE0_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE0_PF6_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF6_SUB_CLASS_VALUE 80 CPM_PCIE0_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF6_VEND_ID 10EE CPM_PCIE0_PF7_BAR0_64BIT 0 CPM_PCIE0_PF7_BAR0_ENABLED 0 CPM_PCIE0_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_TYPE Memory CPM_PCIE0_PF7_BAR1_64BIT 0 CPM_PCIE0_PF7_BAR1_ENABLED 0 CPM_PCIE0_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_TYPE Memory CPM_PCIE0_PF7_BAR2_64BIT 0 CPM_PCIE0_PF7_BAR2_ENABLED 0 CPM_PCIE0_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_TYPE Memory CPM_PCIE0_PF7_BAR3_64BIT 0 CPM_PCIE0_PF7_BAR3_ENABLED 0 CPM_PCIE0_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_TYPE Memory CPM_PCIE0_PF7_BAR4_64BIT 0 CPM_PCIE0_PF7_BAR4_ENABLED 0 CPM_PCIE0_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_TYPE Memory CPM_PCIE0_PF7_BAR5_64BIT 0 CPM_PCIE0_PF7_BAR5_ENABLED 0 CPM_PCIE0_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_TYPE Memory CPM_PCIE0_PF7_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF7_BASE_CLASS_VALUE 05 CPM_PCIE0_PF7_CAPABILITY_POINTER 80 CPM_PCIE0_PF7_CFG_DEV_ID 0 CPM_PCIE0_PF7_CFG_REV_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF7_CLASS_CODE 0x058000 CPM_PCIE0_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF7_INTERFACE_VALUE 00 CPM_PCIE0_PF7_INTERRUPT_PIN NONE CPM_PCIE0_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF7_MSIX_ENABLED 1 CPM_PCIE0_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF7_MSI_ENABLED 0 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF7_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF7_SRIOV_CAP_VER 1 CPM_PCIE0_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE0_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE0_PF7_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF7_SUB_CLASS_VALUE 80 CPM_PCIE0_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF7_VEND_ID 10EE CPM_PCIE0_PF8_BAR0_64BIT 0 CPM_PCIE0_PF8_BAR0_ENABLED 0 CPM_PCIE0_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_TYPE Memory CPM_PCIE0_PF8_BAR1_64BIT 0 CPM_PCIE0_PF8_BAR1_ENABLED 0 CPM_PCIE0_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_TYPE Memory CPM_PCIE0_PF8_BAR2_64BIT 0 CPM_PCIE0_PF8_BAR2_ENABLED 0 CPM_PCIE0_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_TYPE Memory CPM_PCIE0_PF8_BAR3_64BIT 0 CPM_PCIE0_PF8_BAR3_ENABLED 0 CPM_PCIE0_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SIZE 4 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_TYPE Memory CPM_PCIE0_PF8_BAR4_64BIT 0 CPM_PCIE0_PF8_BAR4_ENABLED 0 CPM_PCIE0_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_TYPE Memory CPM_PCIE0_PF8_BAR5_64BIT 0 CPM_PCIE0_PF8_BAR5_ENABLED 0 CPM_PCIE0_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_TYPE Memory CPM_PCIE0_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF8_BASE_CLASS_VALUE 05 CPM_PCIE0_PF8_CAPABILITY_POINTER 80 CPM_PCIE0_PF8_CFG_DEV_ID 0 CPM_PCIE0_PF8_CFG_REV_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF8_CLASS_CODE 0x058000 CPM_PCIE0_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF8_INTERFACE_VALUE 00 CPM_PCIE0_PF8_INTERRUPT_PIN NONE CPM_PCIE0_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF8_MSIX_ENABLED 1 CPM_PCIE0_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF8_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF8_MSI_ENABLED 0 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF8_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF8_SRIOV_CAP_VER 1 CPM_PCIE0_PF8_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE0_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE0_PF8_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF8_SUB_CLASS_VALUE 80 CPM_PCIE0_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF8_VEND_ID 10EE CPM_PCIE0_PF9_BAR0_64BIT 0 CPM_PCIE0_PF9_BAR0_ENABLED 0 CPM_PCIE0_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR0_TYPE Memory CPM_PCIE0_PF9_BAR1_64BIT 0 CPM_PCIE0_PF9_BAR1_ENABLED 0 CPM_PCIE0_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_TYPE Memory CPM_PCIE0_PF9_BAR2_64BIT 0 CPM_PCIE0_PF9_BAR2_ENABLED 0 CPM_PCIE0_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SIZE 4 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_TYPE Memory CPM_PCIE0_PF9_BAR3_64BIT 0 CPM_PCIE0_PF9_BAR3_ENABLED 0 CPM_PCIE0_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_TYPE Memory CPM_PCIE0_PF9_BAR4_64BIT 0 CPM_PCIE0_PF9_BAR4_ENABLED 0 CPM_PCIE0_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_TYPE Memory CPM_PCIE0_PF9_BAR5_64BIT 0 CPM_PCIE0_PF9_BAR5_ENABLED 0 CPM_PCIE0_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_TYPE Memory CPM_PCIE0_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF9_BASE_CLASS_VALUE 05 CPM_PCIE0_PF9_CAPABILITY_POINTER 80 CPM_PCIE0_PF9_CFG_DEV_ID 0 CPM_PCIE0_PF9_CFG_REV_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF9_CLASS_CODE 0x058000 CPM_PCIE0_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF9_INTERFACE_VALUE 00 CPM_PCIE0_PF9_INTERRUPT_PIN NONE CPM_PCIE0_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF9_MSIX_ENABLED 1 CPM_PCIE0_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF9_MSI_ENABLED 0 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF9_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF9_SRIOV_CAP_VER 1 CPM_PCIE0_PF9_SRIOV_FIRST_VF_OFFSET 31 CPM_PCIE0_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE0_PF9_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF9_SUB_CLASS_VALUE 80 CPM_PCIE0_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF9_VEND_ID 10EE CPM_PCIE0_PFx_MSI_ENABLED 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_FABDEMUX_OPT 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_RC_STRADDLE_SIZE None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_RQ_STRADDLE_SIZE 2_TLP CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TANDEM None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TOTAL_WINDOWS 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG10_MSIX_ENABLED 0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG11_MSIX_ENABLED 0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG12_MSIX_ENABLED 0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG13_MSIX_ENABLED 0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG14_MSIX_ENABLED 0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG15_MSIX_ENABLED 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG4_MSIX_ENABLED 0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG5_MSIX_ENABLED 0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG6_MSIX_ENABLED 0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG7_MSIX_ENABLED 0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG8_MSIX_ENABLED 0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG9_MSIX_ENABLED 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_EDGE_INTERRUPT 0 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ALL_VFS 16 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_H 0x00000006 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CC_STRADDLE_SIZE None CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CQ_STRADDLE_SIZE None CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DPLL_INT_DIVOUT 2 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PCIE_REGION_0_EN 0 CPM_PCIE1_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_0_SIZE 4 CPM_PCIE1_PCIE_REGION_1_EN 0 CPM_PCIE1_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_1_SIZE 4 CPM_PCIE1_PCIE_REGION_2_EN 0 CPM_PCIE1_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_2_SIZE 4 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 512 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF10_BAR0_64BIT 0 CPM_PCIE1_PF10_BAR0_ENABLED 0 CPM_PCIE1_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_TYPE Memory CPM_PCIE1_PF10_BAR1_64BIT 0 CPM_PCIE1_PF10_BAR1_ENABLED 0 CPM_PCIE1_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_TYPE Memory CPM_PCIE1_PF10_BAR2_64BIT 0 CPM_PCIE1_PF10_BAR2_ENABLED 0 CPM_PCIE1_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_TYPE Memory CPM_PCIE1_PF10_BAR3_64BIT 0 CPM_PCIE1_PF10_BAR3_ENABLED 0 CPM_PCIE1_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_TYPE Memory CPM_PCIE1_PF10_BAR4_64BIT 0 CPM_PCIE1_PF10_BAR4_ENABLED 0 CPM_PCIE1_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_TYPE Memory CPM_PCIE1_PF10_BAR5_64BIT 0 CPM_PCIE1_PF10_BAR5_ENABLED 0 CPM_PCIE1_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_TYPE Memory CPM_PCIE1_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF10_BASE_CLASS_VALUE 05 CPM_PCIE1_PF10_CAPABILITY_POINTER 80 CPM_PCIE1_PF10_CFG_DEV_ID 0 CPM_PCIE1_PF10_CFG_REV_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF10_CLASS_CODE 0x058000 CPM_PCIE1_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF10_INTERFACE_VALUE 00 CPM_PCIE1_PF10_INTERRUPT_PIN NONE CPM_PCIE1_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF10_MSIX_ENABLED 1 CPM_PCIE1_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF10_MSI_ENABLED 0 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF10_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_VER 1 CPM_PCIE1_PF10_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE1_PF10_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF10_SUB_CLASS_VALUE 80 CPM_PCIE1_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF10_VEND_ID 0 CPM_PCIE1_PF11_BAR0_64BIT 0 CPM_PCIE1_PF11_BAR0_ENABLED 0 CPM_PCIE1_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_TYPE Memory CPM_PCIE1_PF11_BAR1_64BIT 0 CPM_PCIE1_PF11_BAR1_ENABLED 0 CPM_PCIE1_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_TYPE Memory CPM_PCIE1_PF11_BAR2_64BIT 0 CPM_PCIE1_PF11_BAR2_ENABLED 0 CPM_PCIE1_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_TYPE Memory CPM_PCIE1_PF11_BAR3_64BIT 0 CPM_PCIE1_PF11_BAR3_ENABLED 0 CPM_PCIE1_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_TYPE Memory CPM_PCIE1_PF11_BAR4_64BIT 0 CPM_PCIE1_PF11_BAR4_ENABLED 0 CPM_PCIE1_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_TYPE Memory CPM_PCIE1_PF11_BAR5_64BIT 0 CPM_PCIE1_PF11_BAR5_ENABLED 0 CPM_PCIE1_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_TYPE Memory CPM_PCIE1_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF11_BASE_CLASS_VALUE 05 CPM_PCIE1_PF11_CAPABILITY_POINTER 80 CPM_PCIE1_PF11_CFG_DEV_ID 0 CPM_PCIE1_PF11_CFG_REV_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF11_CLASS_CODE 0x058000 CPM_PCIE1_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF11_INTERFACE_VALUE 00 CPM_PCIE1_PF11_INTERRUPT_PIN NONE CPM_PCIE1_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF11_MSIX_ENABLED 1 CPM_PCIE1_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF11_MSI_ENABLED 0 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF11_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_VER 1 CPM_PCIE1_PF11_SRIOV_FIRST_VF_OFFSET 21 CPM_PCIE1_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE1_PF11_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF11_SUB_CLASS_VALUE 80 CPM_PCIE1_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF11_VEND_ID 0 CPM_PCIE1_PF12_BAR0_64BIT 0 CPM_PCIE1_PF12_BAR0_ENABLED 0 CPM_PCIE1_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_TYPE Memory CPM_PCIE1_PF12_BAR1_64BIT 0 CPM_PCIE1_PF12_BAR1_ENABLED 0 CPM_PCIE1_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_TYPE Memory CPM_PCIE1_PF12_BAR2_64BIT 0 CPM_PCIE1_PF12_BAR2_ENABLED 0 CPM_PCIE1_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_TYPE Memory CPM_PCIE1_PF12_BAR3_64BIT 0 CPM_PCIE1_PF12_BAR3_ENABLED 0 CPM_PCIE1_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_TYPE Memory CPM_PCIE1_PF12_BAR4_64BIT 0 CPM_PCIE1_PF12_BAR4_ENABLED 0 CPM_PCIE1_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_TYPE Memory CPM_PCIE1_PF12_BAR5_64BIT 0 CPM_PCIE1_PF12_BAR5_ENABLED 0 CPM_PCIE1_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_TYPE Memory CPM_PCIE1_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF12_BASE_CLASS_VALUE 05 CPM_PCIE1_PF12_CAPABILITY_POINTER 80 CPM_PCIE1_PF12_CFG_DEV_ID 0 CPM_PCIE1_PF12_CFG_REV_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF12_CLASS_CODE 0x058000 CPM_PCIE1_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF12_INTERFACE_VALUE 00 CPM_PCIE1_PF12_INTERRUPT_PIN NONE CPM_PCIE1_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF12_MSIX_ENABLED 1 CPM_PCIE1_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF12_MSI_ENABLED 0 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF12_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_VER 1 CPM_PCIE1_PF12_SRIOV_FIRST_VF_OFFSET 20 CPM_PCIE1_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE1_PF12_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF12_SUB_CLASS_VALUE 80 CPM_PCIE1_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF12_VEND_ID 0 CPM_PCIE1_PF13_BAR0_64BIT 0 CPM_PCIE1_PF13_BAR0_ENABLED 0 CPM_PCIE1_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_TYPE Memory CPM_PCIE1_PF13_BAR1_64BIT 0 CPM_PCIE1_PF13_BAR1_ENABLED 0 CPM_PCIE1_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_TYPE Memory CPM_PCIE1_PF13_BAR2_64BIT 0 CPM_PCIE1_PF13_BAR2_ENABLED 0 CPM_PCIE1_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_TYPE Memory CPM_PCIE1_PF13_BAR3_64BIT 0 CPM_PCIE1_PF13_BAR3_ENABLED 0 CPM_PCIE1_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_TYPE Memory CPM_PCIE1_PF13_BAR4_64BIT 0 CPM_PCIE1_PF13_BAR4_ENABLED 0 CPM_PCIE1_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_TYPE Memory CPM_PCIE1_PF13_BAR5_64BIT 0 CPM_PCIE1_PF13_BAR5_ENABLED 0 CPM_PCIE1_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_TYPE Memory CPM_PCIE1_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF13_BASE_CLASS_VALUE 05 CPM_PCIE1_PF13_CAPABILITY_POINTER 80 CPM_PCIE1_PF13_CFG_DEV_ID 0 CPM_PCIE1_PF13_CFG_REV_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF13_CLASS_CODE 0x058000 CPM_PCIE1_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF13_INTERFACE_VALUE 00 CPM_PCIE1_PF13_INTERRUPT_PIN NONE CPM_PCIE1_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF13_MSIX_ENABLED 1 CPM_PCIE1_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF13_MSI_ENABLED 0 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF13_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_VER 1 CPM_PCIE1_PF13_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE1_PF13_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF13_SUB_CLASS_VALUE 80 CPM_PCIE1_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF13_VEND_ID 0 CPM_PCIE1_PF14_BAR0_64BIT 0 CPM_PCIE1_PF14_BAR0_ENABLED 0 CPM_PCIE1_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_TYPE Memory CPM_PCIE1_PF14_BAR1_64BIT 0 CPM_PCIE1_PF14_BAR1_ENABLED 0 CPM_PCIE1_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_TYPE Memory CPM_PCIE1_PF14_BAR2_64BIT 0 CPM_PCIE1_PF14_BAR2_ENABLED 0 CPM_PCIE1_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_TYPE Memory CPM_PCIE1_PF14_BAR3_64BIT 0 CPM_PCIE1_PF14_BAR3_ENABLED 0 CPM_PCIE1_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_TYPE Memory CPM_PCIE1_PF14_BAR4_64BIT 0 CPM_PCIE1_PF14_BAR4_ENABLED 0 CPM_PCIE1_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_TYPE Memory CPM_PCIE1_PF14_BAR5_64BIT 0 CPM_PCIE1_PF14_BAR5_ENABLED 0 CPM_PCIE1_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_TYPE Memory CPM_PCIE1_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF14_BASE_CLASS_VALUE 05 CPM_PCIE1_PF14_CAPABILITY_POINTER 80 CPM_PCIE1_PF14_CFG_DEV_ID 0 CPM_PCIE1_PF14_CFG_REV_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF14_CLASS_CODE 0x058000 CPM_PCIE1_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF14_INTERFACE_VALUE 00 CPM_PCIE1_PF14_INTERRUPT_PIN NONE CPM_PCIE1_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF14_MSIX_ENABLED 1 CPM_PCIE1_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF14_MSI_ENABLED 0 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF14_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_VER 1 CPM_PCIE1_PF14_SRIOV_FIRST_VF_OFFSET 18 CPM_PCIE1_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE1_PF14_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF14_SUB_CLASS_VALUE 80 CPM_PCIE1_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF14_VEND_ID 0 CPM_PCIE1_PF15_BAR0_64BIT 0 CPM_PCIE1_PF15_BAR0_ENABLED 0 CPM_PCIE1_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_TYPE Memory CPM_PCIE1_PF15_BAR1_64BIT 0 CPM_PCIE1_PF15_BAR1_ENABLED 0 CPM_PCIE1_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_TYPE Memory CPM_PCIE1_PF15_BAR2_64BIT 0 CPM_PCIE1_PF15_BAR2_ENABLED 0 CPM_PCIE1_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_TYPE Memory CPM_PCIE1_PF15_BAR3_64BIT 0 CPM_PCIE1_PF15_BAR3_ENABLED 0 CPM_PCIE1_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_TYPE Memory CPM_PCIE1_PF15_BAR4_64BIT 0 CPM_PCIE1_PF15_BAR4_ENABLED 0 CPM_PCIE1_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_TYPE Memory CPM_PCIE1_PF15_BAR5_64BIT 0 CPM_PCIE1_PF15_BAR5_ENABLED 0 CPM_PCIE1_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR5_TYPE Memory CPM_PCIE1_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF15_BASE_CLASS_VALUE 05 CPM_PCIE1_PF15_CAPABILITY_POINTER 80 CPM_PCIE1_PF15_CFG_DEV_ID 0 CPM_PCIE1_PF15_CFG_REV_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF15_CLASS_CODE 0x058000 CPM_PCIE1_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF15_INTERFACE_VALUE 00 CPM_PCIE1_PF15_INTERRUPT_PIN NONE CPM_PCIE1_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF15_MSIX_ENABLED 1 CPM_PCIE1_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF15_MSI_ENABLED 0 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF15_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_VER 1 CPM_PCIE1_PF15_SRIOV_FIRST_VF_OFFSET 17 CPM_PCIE1_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE1_PF15_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF15_SUB_CLASS_VALUE 80 CPM_PCIE1_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF15_VEND_ID 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 512 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x000002080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PF4_BAR0_64BIT 0 CPM_PCIE1_PF4_BAR0_ENABLED 0 CPM_PCIE1_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_TYPE Memory CPM_PCIE1_PF4_BAR1_64BIT 0 CPM_PCIE1_PF4_BAR1_ENABLED 0 CPM_PCIE1_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_TYPE Memory CPM_PCIE1_PF4_BAR2_64BIT 0 CPM_PCIE1_PF4_BAR2_ENABLED 0 CPM_PCIE1_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_TYPE Memory CPM_PCIE1_PF4_BAR3_64BIT 0 CPM_PCIE1_PF4_BAR3_ENABLED 0 CPM_PCIE1_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_TYPE Memory CPM_PCIE1_PF4_BAR4_64BIT 0 CPM_PCIE1_PF4_BAR4_ENABLED 0 CPM_PCIE1_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_TYPE Memory CPM_PCIE1_PF4_BAR5_64BIT 0 CPM_PCIE1_PF4_BAR5_ENABLED 0 CPM_PCIE1_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_TYPE Memory CPM_PCIE1_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF4_BASE_CLASS_VALUE 05 CPM_PCIE1_PF4_CAPABILITY_POINTER 80 CPM_PCIE1_PF4_CFG_DEV_ID 0 CPM_PCIE1_PF4_CFG_REV_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF4_CLASS_CODE 0x058000 CPM_PCIE1_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF4_INTERFACE_VALUE 00 CPM_PCIE1_PF4_INTERRUPT_PIN NONE CPM_PCIE1_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF4_MSIX_ENABLED 1 CPM_PCIE1_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF4_MSI_ENABLED 0 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF4_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_VER 1 CPM_PCIE1_PF4_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE1_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE1_PF4_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF4_SUB_CLASS_VALUE 80 CPM_PCIE1_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF4_VEND_ID 0 CPM_PCIE1_PF5_BAR0_64BIT 0 CPM_PCIE1_PF5_BAR0_ENABLED 0 CPM_PCIE1_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_TYPE Memory CPM_PCIE1_PF5_BAR1_64BIT 0 CPM_PCIE1_PF5_BAR1_ENABLED 0 CPM_PCIE1_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_TYPE Memory CPM_PCIE1_PF5_BAR2_64BIT 0 CPM_PCIE1_PF5_BAR2_ENABLED 0 CPM_PCIE1_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_TYPE Memory CPM_PCIE1_PF5_BAR3_64BIT 0 CPM_PCIE1_PF5_BAR3_ENABLED 0 CPM_PCIE1_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_TYPE Memory CPM_PCIE1_PF5_BAR4_64BIT 0 CPM_PCIE1_PF5_BAR4_ENABLED 0 CPM_PCIE1_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_TYPE Memory CPM_PCIE1_PF5_BAR5_64BIT 0 CPM_PCIE1_PF5_BAR5_ENABLED 0 CPM_PCIE1_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_TYPE Memory CPM_PCIE1_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF5_BASE_CLASS_VALUE 05 CPM_PCIE1_PF5_CAPABILITY_POINTER 80 CPM_PCIE1_PF5_CFG_DEV_ID 0 CPM_PCIE1_PF5_CFG_REV_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF5_CLASS_CODE 0x058000 CPM_PCIE1_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF5_INTERFACE_VALUE 00 CPM_PCIE1_PF5_INTERRUPT_PIN NONE CPM_PCIE1_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF5_MSIX_ENABLED 1 CPM_PCIE1_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF5_MSI_ENABLED 0 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF5_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF5_SRIOV_CAP_VER 1 CPM_PCIE1_PF5_SRIOV_FIRST_VF_OFFSET 27 CPM_PCIE1_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE1_PF5_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF5_SUB_CLASS_VALUE 80 CPM_PCIE1_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF5_VEND_ID 0 CPM_PCIE1_PF6_BAR0_64BIT 0 CPM_PCIE1_PF6_BAR0_ENABLED 0 CPM_PCIE1_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_TYPE Memory CPM_PCIE1_PF6_BAR1_64BIT 0 CPM_PCIE1_PF6_BAR1_ENABLED 0 CPM_PCIE1_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_TYPE Memory CPM_PCIE1_PF6_BAR2_64BIT 0 CPM_PCIE1_PF6_BAR2_ENABLED 0 CPM_PCIE1_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_TYPE Memory CPM_PCIE1_PF6_BAR3_64BIT 0 CPM_PCIE1_PF6_BAR3_ENABLED 0 CPM_PCIE1_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_TYPE Memory CPM_PCIE1_PF6_BAR4_64BIT 0 CPM_PCIE1_PF6_BAR4_ENABLED 0 CPM_PCIE1_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_TYPE Memory CPM_PCIE1_PF6_BAR5_64BIT 0 CPM_PCIE1_PF6_BAR5_ENABLED 0 CPM_PCIE1_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_TYPE Memory CPM_PCIE1_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF6_BASE_CLASS_VALUE 05 CPM_PCIE1_PF6_CAPABILITY_POINTER 80 CPM_PCIE1_PF6_CFG_DEV_ID 0 CPM_PCIE1_PF6_CFG_REV_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF6_CLASS_CODE 0x058000 CPM_PCIE1_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF6_INTERFACE_VALUE 00 CPM_PCIE1_PF6_INTERRUPT_PIN NONE CPM_PCIE1_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF6_MSIX_ENABLED 1 CPM_PCIE1_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF6_MSI_ENABLED 0 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF6_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF6_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_VER 1 CPM_PCIE1_PF6_SRIOV_FIRST_VF_OFFSET 26 CPM_PCIE1_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE1_PF6_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF6_SUB_CLASS_VALUE 80 CPM_PCIE1_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF6_VEND_ID 0 CPM_PCIE1_PF7_BAR0_64BIT 0 CPM_PCIE1_PF7_BAR0_ENABLED 0 CPM_PCIE1_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_TYPE Memory CPM_PCIE1_PF7_BAR1_64BIT 0 CPM_PCIE1_PF7_BAR1_ENABLED 0 CPM_PCIE1_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_TYPE Memory CPM_PCIE1_PF7_BAR2_64BIT 0 CPM_PCIE1_PF7_BAR2_ENABLED 0 CPM_PCIE1_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_TYPE Memory CPM_PCIE1_PF7_BAR3_64BIT 0 CPM_PCIE1_PF7_BAR3_ENABLED 0 CPM_PCIE1_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_TYPE Memory CPM_PCIE1_PF7_BAR4_64BIT 0 CPM_PCIE1_PF7_BAR4_ENABLED 0 CPM_PCIE1_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_TYPE Memory CPM_PCIE1_PF7_BAR5_64BIT 0 CPM_PCIE1_PF7_BAR5_ENABLED 0 CPM_PCIE1_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_TYPE Memory CPM_PCIE1_PF7_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF7_BASE_CLASS_VALUE 05 CPM_PCIE1_PF7_CAPABILITY_POINTER 80 CPM_PCIE1_PF7_CFG_DEV_ID 0 CPM_PCIE1_PF7_CFG_REV_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF7_CLASS_CODE 0x058000 CPM_PCIE1_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF7_INTERFACE_VALUE 00 CPM_PCIE1_PF7_INTERRUPT_PIN NONE CPM_PCIE1_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF7_MSIX_ENABLED 1 CPM_PCIE1_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF7_MSI_ENABLED 0 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF7_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_VER 1 CPM_PCIE1_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE1_PF7_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF7_SUB_CLASS_VALUE 80 CPM_PCIE1_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF7_VEND_ID 0 CPM_PCIE1_PF8_BAR0_64BIT 0 CPM_PCIE1_PF8_BAR0_ENABLED 0 CPM_PCIE1_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_TYPE Memory CPM_PCIE1_PF8_BAR1_64BIT 0 CPM_PCIE1_PF8_BAR1_ENABLED 0 CPM_PCIE1_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_TYPE Memory CPM_PCIE1_PF8_BAR2_64BIT 0 CPM_PCIE1_PF8_BAR2_ENABLED 0 CPM_PCIE1_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_TYPE Memory CPM_PCIE1_PF8_BAR3_64BIT 0 CPM_PCIE1_PF8_BAR3_ENABLED 0 CPM_PCIE1_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_TYPE Memory CPM_PCIE1_PF8_BAR4_64BIT 0 CPM_PCIE1_PF8_BAR4_ENABLED 0 CPM_PCIE1_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_TYPE Memory CPM_PCIE1_PF8_BAR5_64BIT 0 CPM_PCIE1_PF8_BAR5_ENABLED 0 CPM_PCIE1_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_TYPE Memory CPM_PCIE1_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF8_BASE_CLASS_VALUE 05 CPM_PCIE1_PF8_CAPABILITY_POINTER 80 CPM_PCIE1_PF8_CFG_DEV_ID 0 CPM_PCIE1_PF8_CFG_REV_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF8_CLASS_CODE 0x058000 CPM_PCIE1_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF8_INTERFACE_VALUE 00 CPM_PCIE1_PF8_INTERRUPT_PIN NONE CPM_PCIE1_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF8_MSIX_ENABLED 1 CPM_PCIE1_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF8_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF8_MSI_ENABLED 0 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF8_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_VER 1 CPM_PCIE1_PF8_SRIOV_FIRST_VF_OFFSET 24 CPM_PCIE1_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE1_PF8_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF8_SUB_CLASS_VALUE 80 CPM_PCIE1_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF8_VEND_ID 0 CPM_PCIE1_PF9_BAR0_64BIT 0 CPM_PCIE1_PF9_BAR0_ENABLED 0 CPM_PCIE1_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_TYPE Memory CPM_PCIE1_PF9_BAR1_64BIT 0 CPM_PCIE1_PF9_BAR1_ENABLED 0 CPM_PCIE1_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_TYPE Memory CPM_PCIE1_PF9_BAR2_64BIT 0 CPM_PCIE1_PF9_BAR2_ENABLED 0 CPM_PCIE1_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_TYPE Memory CPM_PCIE1_PF9_BAR3_64BIT 0 CPM_PCIE1_PF9_BAR3_ENABLED 0 CPM_PCIE1_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_TYPE Memory CPM_PCIE1_PF9_BAR4_64BIT 0 CPM_PCIE1_PF9_BAR4_ENABLED 0 CPM_PCIE1_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_TYPE Memory CPM_PCIE1_PF9_BAR5_64BIT 0 CPM_PCIE1_PF9_BAR5_ENABLED 0 CPM_PCIE1_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_TYPE Memory CPM_PCIE1_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF9_BASE_CLASS_VALUE 05 CPM_PCIE1_PF9_CAPABILITY_POINTER 80 CPM_PCIE1_PF9_CFG_DEV_ID 0 CPM_PCIE1_PF9_CFG_REV_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF9_CLASS_CODE 0x058000 CPM_PCIE1_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF9_INTERFACE_VALUE 00 CPM_PCIE1_PF9_INTERRUPT_PIN NONE CPM_PCIE1_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF9_MSIX_ENABLED 1 CPM_PCIE1_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF9_MSI_ENABLED 0 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF9_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_VER 1 CPM_PCIE1_PF9_SRIOV_FIRST_VF_OFFSET 23 CPM_PCIE1_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE1_PF9_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF9_SUB_CLASS_VALUE 80 CPM_PCIE1_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF9_VEND_ID 0 CPM_PCIE1_PFx_MSI_ENABLED 0 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_RC_STRADDLE_SIZE 2_TLP CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_RQ_STRADDLE_SIZE 2_TLP CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TANDEM None CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TOTAL_WINDOWS 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG10_MSIX_ENABLED 1 CPM_PCIE1_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG11_MSIX_ENABLED 1 CPM_PCIE1_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG12_MSIX_ENABLED 1 CPM_PCIE1_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG13_MSIX_ENABLED 1 CPM_PCIE1_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG14_MSIX_ENABLED 1 CPM_PCIE1_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG15_MSIX_ENABLED 1 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG4_MSIX_ENABLED 1 CPM_PCIE1_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG5_MSIX_ENABLED 1 CPM_PCIE1_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG6_MSIX_ENABLED 1 CPM_PCIE1_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG7_MSIX_ENABLED 1 CPM_PCIE1_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG8_MSIX_ENABLED 1 CPM_PCIE1_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG9_MSIX_ENABLED 1 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_EDGE_INTERRUPT 0 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_PRESET Custom CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_SHARE_GTREFCLK 0 CPM_SRIOV_DMA_BAR_SIZE 256 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XILINX_RP_XILINX_EP 0 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLKDLY_CFG 570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155 CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLKDLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 1048320 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PMC_REF_CLK_FREQMHZ 33.333 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_REFCLK_LOC Auto PS_PCIE_RESET_ENABLE 0 PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1"/>
        <PARAMETER NAME="Component_Name" VALUE="cpm_qdma_ep_part_versal_cips_0_0"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="1"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_CFU_REF_CTRL_DIVISOR0 6 PMC_CRP_CFU_REF_CTRL_FREQMHZ 300 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 132.049957 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143.054123 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_NPI_REF_CTRL_DIVISOR0 6 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384 PMC_CRP_PL0_REF_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_FREQMHZ 433 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498 PMC_CRP_PL1_REF_CTRL_DIVISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 250 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 400 PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 400 PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 103 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 3 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE###################################### PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n###################################### PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_FBCLK {{ENABLE 0} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1349.986450 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 4 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 4 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 12 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 12 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 6 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 4 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 16 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL RPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 1 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO {PMC_MIO 39} PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_INTERFACE_TO_USE None SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_102} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_102} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_102} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_712} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTM_AVTT-GTM_AVTT_202,GTM_AVTT_203,GTM_AVTT_204,GTM_AVTT_205,GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102,GTYP_AVTT_103,GTYP_AVTT_104,GTYP_AVTT_105,GTYP_AVTT_106,GTYP_AVTT_200,GTYP_AVTT_201#VCC-GTM_AVCC_202,GTM_AVCC_203,GTM_AVCC_204,GTM_AVCC_205,GTM_AVCC_206,GTYP_AVCC_102,GTYP_AVCC_103,GTYP_AVCC_104,GTYP_AVCC_105,GTYP_AVCC_106,GTYP_AVCC_200,GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202,GTM_AVCCAUX_203,GTM_AVCCAUX_204,GTM_AVCCAUX_205,GTM_AVCCAUX_206,GTYP_AVCCAUX_102,GTYP_AVCCAUX_103,GTYP_AVCCAUX_104,GTYP_AVCCAUX_105,GTYP_AVCCAUX_106,GTYP_AVCCAUX_200,GTYP_AVCCAUX_201#VCCO-VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711,VCCO_712|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom CPM_PCIE0_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE0_TANDEM None CPM_PCIE1_MODES None CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom JTAG_USERCODE 0x0 OT_EAM_RESP SRST PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_CFU_REF_CTRL_DIVISOR0 6 PMC_CRP_CFU_REF_CTRL_FREQMHZ 300 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 132.049957 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143.054123 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_NPI_REF_CTRL_DIVISOR0 6 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384 PMC_CRP_PL0_REF_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_FREQMHZ 433 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498 PMC_CRP_PL1_REF_CTRL_DIVISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 250 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 400 PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 400 PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 103 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 3 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_GPI_ENABLE 0 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPO_WIDTH 32 PMC_HSM0_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_ENABLE 1 PMC_HSM1_CLK_OUT_ENABLE 0 PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE###################################### PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n###################################### PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_OT_CHECK {{DELAY 0} {ENABLE 1}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 0} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_COHERENCY 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_SPEED_MODE {default speed} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 2.0} PMC_SD1_SPEED_MODE {default speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ENABLE_1 0 PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_PMC_NOC_AXI3 0 PMC_WDT_PERIOD 100 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1349.986450 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 4 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 4 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 12 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 12 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 6 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 4 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 16 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL RPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM0_TSU_INC_CTRL 3 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 1 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO {PMC_MIO 39} PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PL_PASS_AXPROT_VALUE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TIE_MJTAG_TCK_TO_GND 1 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_MJTAG_TCK_TIE_OFF 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_HI_PERF_MODE 1 SMON_INTERFACE_TO_USE None SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_102} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_102} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_102} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_712} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTM_AVTT-GTM_AVTT_202,GTM_AVTT_203,GTM_AVTT_204,GTM_AVTT_205,GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102,GTYP_AVTT_103,GTYP_AVTT_104,GTYP_AVTT_105,GTYP_AVTT_106,GTYP_AVTT_200,GTYP_AVTT_201#VCC-GTM_AVCC_202,GTM_AVCC_203,GTM_AVCC_204,GTM_AVCC_205,GTM_AVCC_206,GTYP_AVCC_102,GTYP_AVCC_103,GTYP_AVCC_104,GTYP_AVCC_105,GTYP_AVCC_106,GTYP_AVCC_200,GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202,GTM_AVCCAUX_203,GTM_AVCCAUX_204,GTM_AVCCAUX_205,GTM_AVCCAUX_206,GTYP_AVCCAUX_102,GTYP_AVCCAUX_103,GTYP_AVCCAUX_104,GTYP_AVCCAUX_105,GTYP_AVCCAUX_106,GTYP_AVCCAUX_200,GTYP_AVCCAUX_201#VCCO-VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711,VCCO_712|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0 preset None"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_arready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_awready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_bready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="CPM_PCIE_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_rready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="CPM_PCIE_NOC_0_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="CPM_PCIE_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_wready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CPM_PCIE_NOC_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_arready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_awready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_bready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="CPM_PCIE_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_rready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="CPM_PCIE_NOC_1_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="CPM_PCIE_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_wready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CPM_PCIE_NOC_1_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_arlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_FPD_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_arvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_awlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_FPD_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_FPD_bvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_FPD_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_FPD_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_FPD_rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_FPD_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_FPD_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_FPD_wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="PCIE1_GT_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_grx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="PCIE1_GT_0_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="PCIE1_GT_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_grx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="PCIE1_GT_0_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PCIE1_GT_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_gtx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="PCIE1_GT_0_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PCIE1_GT_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_PCIE1_GT_gtx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="PCIE1_GT_0_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpm_cor_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="versal_cips_0_cpm_cor_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpm_cor_irq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cpm_irq0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_cpm_irq0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpm_irq0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cpm_irq1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_cpm_irq1_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpm_irq1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpm_misc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="versal_cips_0_cpm_misc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpm_misc_irq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1000000000" DIR="O" NAME="cpm_pcie_noc_axi0_clk" SIGIS="clk" SIGNAME="versal_cips_0_cpm_pcie_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1000000000" DIR="O" NAME="cpm_pcie_noc_axi1_clk" SIGIS="clk" SIGNAME="versal_cips_0_cpm_pcie_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpm_uncor_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="versal_cips_0_cpm_uncor_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpm_uncor_irq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_dma1_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma1_axi_aresetn_0"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="smartconnect_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="ip_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_dmawr_cmp" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_dmawr_cmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_dmawr_0_cmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_axis_c2h_dmawr_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_dmawr_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_dmawr_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_dmawr_target_vch" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_dmawr_target_vch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_dmawr_0_target_vch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_status_drop" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_drop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_status_0_drop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_status_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_status_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_status_last" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_status_0_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_axis_c2h_status_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_status_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_status_status_cmp" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_status_cmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_status_0_status_cmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_axis_c2h_status_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_axis_c2h_status_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_axis_c2h_status_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_mrkr_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_mrkr_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_no_dma">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_no_dma"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_c2h_byp_in_mm_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_0_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_radr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_radr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_in_mm_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_sdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_sdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_0_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_0_wadr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_0_0_wadr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_1_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_1_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_c2h_byp_in_mm_1_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_mrkr_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_mrkr_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_no_dma">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_no_dma"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_c2h_byp_in_mm_1_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_mm_1_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_1_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_radr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_radr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_in_mm_1_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_sdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_sdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_mm_1_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_mm_1_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_mm_1_wadr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_mm_1_0_wadr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_c2h_byp_in_st_csh_addr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_st_csh_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_st_csh_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="dma1_c2h_byp_in_st_csh_pfch_tag" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_pfch_tag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_pfch_tag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_c2h_byp_in_st_csh_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_c2h_byp_in_st_csh_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_in_st_csh_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_in_st_csh_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_in_st_csh_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_in_st_csh_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dma1_c2h_byp_out_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="dma1_c2h_byp_out_dsc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_dsc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_dsc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dma1_c2h_byp_out_dsc_sz" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_dsc_sz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_dsc_sz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_out_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_c2h_byp_out_fmt" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_fmt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_fmt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_c2h_byp_out_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_out_mm_chn" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_mm_chn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_mm_chn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="dma1_c2h_byp_out_pfch_tag" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_pfch_tag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_pfch_tag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_c2h_byp_out_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_c2h_byp_out_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_c2h_byp_out_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_out_st_mm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_st_mm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_st_mm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_c2h_byp_out_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_c2h_byp_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_c2h_byp_out_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_dsc_crdt_in_crdt" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_crdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_dsc_crdt_in_0_crdt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_dsc_crdt_in_dir" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_dir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_dsc_crdt_in_0_dir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_dsc_crdt_in_fence" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_fence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_dsc_crdt_in_0_fence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_dsc_crdt_in_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_dsc_crdt_in_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_dsc_crdt_in_rdy" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_dsc_crdt_in_0_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_dsc_crdt_in_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_dsc_crdt_in_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_dsc_crdt_in_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_0_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_0_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_0_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_mrkr_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_mrkr_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_no_dma">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_no_dma"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_h2c_byp_in_mm_0_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_0_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_0_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_radr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_radr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_in_mm_0_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_sdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_sdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_0_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_0_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_0_wadr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_0_0_wadr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_1_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_1_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_mm_1_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_mrkr_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_mrkr_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_no_dma">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_no_dma"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_h2c_byp_in_mm_1_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_mm_1_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_1_radr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_radr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_radr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_in_mm_1_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_sdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_sdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_mm_1_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_mm_1_wadr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_mm_1_wadr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_mm_1_0_wadr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dma1_h2c_byp_in_st_addr" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_st_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_eop" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_eop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_eop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_st_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_h2c_byp_in_st_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_mrkr_req" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_mrkr_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_mrkr_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_no_dma" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_no_dma">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_no_dma"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_h2c_byp_in_st_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_h2c_byp_in_st_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_in_st_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_sdi" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_sdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_sdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_sop" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_sop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_sop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_in_st_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_in_st_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_in_st_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dma1_h2c_byp_out_cidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_cidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_cidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="dma1_h2c_byp_out_dsc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_dsc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_dsc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dma1_h2c_byp_out_dsc_sz" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_dsc_sz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_dsc_sz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_out_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_h2c_byp_out_fmt" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_fmt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_fmt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_h2c_byp_out_func" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_out_mm_chn" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_mm_chn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_mm_chn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_h2c_byp_out_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_h2c_byp_out_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_h2c_byp_out_ready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_out_st_mm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_st_mm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_st_mm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_h2c_byp_out_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_h2c_byp_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_h2c_byp_out_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="dma1_intrfc_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_intrfc_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma1_intrfc_resetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma1_intrfc_resetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_m_axis_h2c_err" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_err"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dma1_m_axis_h2c_mdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_mdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_mdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="dma1_m_axis_h2c_mty" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_mty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_mty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_m_axis_h2c_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_m_axis_h2c_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dma1_m_axis_h2c_tcrc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tcrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_tcrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dma1_m_axis_h2c_tdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_m_axis_h2c_tlast" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_m_axis_h2c_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_m_axis_h2c_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_m_axis_h2c_zero_byte" SIGIS="undef" SIGNAME="versal_cips_0_dma1_m_axis_h2c_zero_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_m_axis_h2c_0_zero_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dma1_mgmt_cpl_dat" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_dat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_cpl_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_mgmt_cpl_rdy" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_cpl_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dma1_mgmt_cpl_sts" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_sts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_cpl_sts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_mgmt_cpl_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_cpl_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_cpl_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dma1_mgmt_req_adr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="dma1_mgmt_req_cmd" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_cmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dma1_mgmt_req_dat" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_dat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="dma1_mgmt_req_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="dma1_mgmt_req_msc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_msc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_msc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_mgmt_req_rdy" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_mgmt_req_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_mgmt_req_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="mgmt_req_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dma1_qsts_out_data" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_qsts_out_0_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dma1_qsts_out_op" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_qsts_out_0_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_qsts_out_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_qsts_out_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="dma1_qsts_out_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_qsts_out_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_qsts_out_rdy" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_qsts_out_0_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_qsts_out_vld" SIGIS="undef" SIGNAME="versal_cips_0_dma1_qsts_out_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_qsts_out_0_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="dma1_s_axis_c2h_cmpt_cmpt_type" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_cmpt_type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_cmpt_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_cmpt_col_idx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_col_idx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_col_idx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dma1_s_axis_c2h_cmpt_data" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_s_axis_c2h_cmpt_dpar" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_dpar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_dpar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_cmpt_err_idx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_err_idx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_err_idx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_marker" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_marker">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_marker"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_no_wrb_marker" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_no_wrb_marker">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_no_wrb_marker"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_cmpt_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="dma1_s_axis_c2h_cmpt_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="dma1_s_axis_c2h_cmpt_size" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_s_axis_c2h_cmpt_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_cmpt_user_trig" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_user_trig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_user_trig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_s_axis_c2h_cmpt_wait_pld_pkt_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_cmpt_wait_pld_pkt_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_cmpt_0_wait_pld_pkt_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_ctrl_has_cmpt" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_has_cmpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_ctrl_has_cmpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dma1_s_axis_c2h_ctrl_len" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_ctrl_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_ctrl_marker" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_marker">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_ctrl_marker"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="dma1_s_axis_c2h_ctrl_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_ctrl_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dma1_s_axis_c2h_ctrl_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ctrl_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_ctrl_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="dma1_s_axis_c2h_ecc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_ecc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_ecc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="dma1_s_axis_c2h_mty" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_mty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_mty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dma1_s_axis_c2h_tcrc" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tcrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_tcrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dma1_s_axis_c2h_tdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_tlast" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_s_axis_c2h_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_s_axis_c2h_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_s_axis_c2h_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_s_axis_c2h_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dma1_st_rx_msg_tdata" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_st_rx_msg_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_st_rx_msg_tlast" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_st_rx_msg_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_st_rx_msg_tready" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_st_rx_msg_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_st_rx_msg_tvalid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_st_rx_msg_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_st_rx_msg_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dma1_tm_dsc_sts_avl" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_avl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_avl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_byp" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_byp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_byp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_dir" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_dir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_dir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_error" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_irq_arm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_irq_arm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_irq_arm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_mm" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_mm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_mm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dma1_tm_dsc_sts_pidx" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_pidx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_pidx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma1_tm_dsc_sts_port_id" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_port_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_port_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_qen" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_qen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_qen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dma1_tm_dsc_sts_qid" RIGHT="0" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_qid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_qid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_qinv" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_qinv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_qinv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_tm_dsc_sts_rdy" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_tm_dsc_sts_valid" SIGIS="undef" SIGNAME="versal_cips_0_dma1_tm_dsc_sts_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="dma1_tm_dsc_sts_0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_usr_flr_clear" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_out_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_flr_out_clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="dma1_usr_flr_done_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_in_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_flr_in_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_usr_flr_done_vld" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_in_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_flr_in_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="dma1_usr_flr_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_out_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_flr_out_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_usr_flr_set" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_flr_out_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_flr_out_set"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_usr_irq_ack" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_usr_irq_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma1_usr_irq_fail" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_fail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_usr_irq_fail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="dma1_usr_irq_fnc" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_usr_irq_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma1_usr_irq_valid" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_usr_irq_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="dma1_usr_irq_vec" RIGHT="0" SIGIS="undef" SIGNAME="pcie_qdma_mailbox_0_dma_usr_irq_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="dma_usr_irq_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_refclk1_clk_n" SIGIS="clk" SIGNAME="versal_cips_0_gt_refclk1_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="gt_refclk1_0_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_refclk1_clk_p" SIGIS="clk" SIGNAME="versal_cips_0_gt_refclk1_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpm_qdma_ep_part_imp" PORT="gt_refclk1_0_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="429162384" DIR="I" NAME="m_axi_fpd_aclk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="pcie1_pipe_ep_commands_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="13" NAME="pcie1_pipe_ep_commands_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="41" NAME="pcie1_pipe_ep_rx_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="41" NAME="pcie1_pipe_ep_tx_15" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="429162384" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="smartconnect_0" PORT="aclk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="dma1_intrfc_clk_0"/>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk2"/>
            <CONNECTION INSTANCE="smartconnect_1" PORT="aclk1"/>
            <CONNECTION INSTANCE="versal_cips_0" PORT="m_axi_fpd_aclk"/>
            <CONNECTION INSTANCE="versal_cips_0" PORT="dma1_intrfc_clk"/>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="ip_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl0_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT CLKFREQUENCY="249997498" DIR="O" NAME="pl1_ref_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_1" PORT="aclk"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="pcie_qdma_mailbox_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="128" NAME="M_AXI_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_FPD_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_FPD_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_FPD_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_FPD_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_FPD_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_FPD_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_FPD_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_FPD_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_FPD_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_FPD_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_FPD_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_FPD_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_FPD_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_FPD_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_FPD_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_FPD_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_FPD_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_FPD_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_FPD_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_FPD_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_FPD_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_FPD_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_FPD_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_FPD_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_FPD_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_FPD_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_FPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_FPD_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_FPD_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_FPD_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_FPD_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_FPD_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_FPD_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_FPD_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_FPD_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_FPD_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_FPD_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_FPD_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_FPD_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_CPM_PCIE_NOC_0" DATAWIDTH="128" NAME="CPM_PCIE_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_cpm_pcie_noc_axi0_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PCIE_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="CPM_PCIE_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="CPM_PCIE_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="CPM_PCIE_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="CPM_PCIE_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="CPM_PCIE_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="CPM_PCIE_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="CPM_PCIE_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="CPM_PCIE_NOC_0_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="CPM_PCIE_NOC_0_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="CPM_PCIE_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="CPM_PCIE_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="CPM_PCIE_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="CPM_PCIE_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="CPM_PCIE_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="CPM_PCIE_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="CPM_PCIE_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="CPM_PCIE_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="CPM_PCIE_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="CPM_PCIE_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="CPM_PCIE_NOC_0_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="CPM_PCIE_NOC_0_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="CPM_PCIE_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="CPM_PCIE_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="CPM_PCIE_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="CPM_PCIE_NOC_0_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="CPM_PCIE_NOC_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="CPM_PCIE_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="CPM_PCIE_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="CPM_PCIE_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="CPM_PCIE_NOC_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="CPM_PCIE_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="CPM_PCIE_NOC_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="CPM_PCIE_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="CPM_PCIE_NOC_0_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="CPM_PCIE_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="CPM_PCIE_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="CPM_PCIE_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="CPM_PCIE_NOC_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="CPM_PCIE_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="CPM_PCIE_NOC_0_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="CPM_PCIE_NOC_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_CPM_PCIE_NOC_1" DATAWIDTH="128" NAME="CPM_PCIE_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_cpm_pcie_noc_axi1_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PCIE_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="CPM_PCIE_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="CPM_PCIE_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="CPM_PCIE_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="CPM_PCIE_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="CPM_PCIE_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="CPM_PCIE_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="CPM_PCIE_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="CPM_PCIE_NOC_1_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="CPM_PCIE_NOC_1_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="CPM_PCIE_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="CPM_PCIE_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="CPM_PCIE_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="CPM_PCIE_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="CPM_PCIE_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="CPM_PCIE_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="CPM_PCIE_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="CPM_PCIE_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="CPM_PCIE_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="CPM_PCIE_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="CPM_PCIE_NOC_1_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="CPM_PCIE_NOC_1_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="CPM_PCIE_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="CPM_PCIE_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="CPM_PCIE_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="CPM_PCIE_NOC_1_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="CPM_PCIE_NOC_1_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="CPM_PCIE_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="CPM_PCIE_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="CPM_PCIE_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="CPM_PCIE_NOC_1_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="CPM_PCIE_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="CPM_PCIE_NOC_1_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="CPM_PCIE_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="CPM_PCIE_NOC_1_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="CPM_PCIE_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="CPM_PCIE_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="CPM_PCIE_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="CPM_PCIE_NOC_1_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="CPM_PCIE_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="CPM_PCIE_NOC_1_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="CPM_PCIE_NOC_1_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_qdma_mailbox_0_pcie_mgmt" NAME="dma1_mgmt" TYPE="TARGET" VLNV="xilinx.com:interface:cpm_dma_mgmt:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cpl_dat" PHYSICAL="dma1_mgmt_cpl_dat"/>
            <PORTMAP LOGICAL="cpl_rdy" PHYSICAL="dma1_mgmt_cpl_rdy"/>
            <PORTMAP LOGICAL="cpl_sts" PHYSICAL="dma1_mgmt_cpl_sts"/>
            <PORTMAP LOGICAL="cpl_vld" PHYSICAL="dma1_mgmt_cpl_vld"/>
            <PORTMAP LOGICAL="req_adr" PHYSICAL="dma1_mgmt_req_adr"/>
            <PORTMAP LOGICAL="req_cmd" PHYSICAL="dma1_mgmt_req_cmd"/>
            <PORTMAP LOGICAL="req_dat" PHYSICAL="dma1_mgmt_req_dat"/>
            <PORTMAP LOGICAL="req_fnc" PHYSICAL="dma1_mgmt_req_fnc"/>
            <PORTMAP LOGICAL="req_msc" PHYSICAL="dma1_mgmt_req_msc"/>
            <PORTMAP LOGICAL="req_rdy" PHYSICAL="dma1_mgmt_req_rdy"/>
            <PORTMAP LOGICAL="req_vld" PHYSICAL="dma1_mgmt_req_vld"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_st_rx_msg" NAME="dma1_st_rx_msg" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_a532_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="429162384"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dma1_st_rx_msg_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="dma1_st_rx_msg_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dma1_st_rx_msg_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dma1_st_rx_msg_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_c2h_byp_in_mm_0_0" NAME="dma1_c2h_byp_in_mm_0" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_c2h_byp_in_mm_0_cidx"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_in_mm_0_error"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_in_mm_0_func"/>
            <PORTMAP LOGICAL="len" PHYSICAL="dma1_c2h_byp_in_mm_0_len"/>
            <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_c2h_byp_in_mm_0_mrkr_req"/>
            <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_c2h_byp_in_mm_0_no_dma"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_in_mm_0_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_in_mm_0_qid"/>
            <PORTMAP LOGICAL="radr" PHYSICAL="dma1_c2h_byp_in_mm_0_radr"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_in_mm_0_ready"/>
            <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_c2h_byp_in_mm_0_sdi"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_in_mm_0_valid"/>
            <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_c2h_byp_in_mm_0_wadr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_c2h_byp_in_mm_1_0" NAME="dma1_c2h_byp_in_mm_1" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_c2h_byp_in_mm_1_cidx"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_in_mm_1_error"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_in_mm_1_func"/>
            <PORTMAP LOGICAL="len" PHYSICAL="dma1_c2h_byp_in_mm_1_len"/>
            <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_c2h_byp_in_mm_1_mrkr_req"/>
            <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_c2h_byp_in_mm_1_no_dma"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_in_mm_1_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_in_mm_1_qid"/>
            <PORTMAP LOGICAL="radr" PHYSICAL="dma1_c2h_byp_in_mm_1_radr"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_in_mm_1_ready"/>
            <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_c2h_byp_in_mm_1_sdi"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_in_mm_1_valid"/>
            <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_c2h_byp_in_mm_1_wadr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_c2h_byp_in_st_csh_0" NAME="dma1_c2h_byp_in_st_csh" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="addr" PHYSICAL="dma1_c2h_byp_in_st_csh_addr"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_in_st_csh_error"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_in_st_csh_func"/>
            <PORTMAP LOGICAL="pfch_tag" PHYSICAL="dma1_c2h_byp_in_st_csh_pfch_tag"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_in_st_csh_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_in_st_csh_qid"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_in_st_csh_ready"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_in_st_csh_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_c2h_byp_out" NAME="dma1_c2h_byp_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_c2h_byp_out_cidx"/>
            <PORTMAP LOGICAL="dsc" PHYSICAL="dma1_c2h_byp_out_dsc"/>
            <PORTMAP LOGICAL="dsc_sz" PHYSICAL="dma1_c2h_byp_out_dsc_sz"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_c2h_byp_out_error"/>
            <PORTMAP LOGICAL="fmt" PHYSICAL="dma1_c2h_byp_out_fmt"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_c2h_byp_out_func"/>
            <PORTMAP LOGICAL="mm_chn" PHYSICAL="dma1_c2h_byp_out_mm_chn"/>
            <PORTMAP LOGICAL="pfch_tag" PHYSICAL="dma1_c2h_byp_out_pfch_tag"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_c2h_byp_out_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_c2h_byp_out_qid"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_c2h_byp_out_ready"/>
            <PORTMAP LOGICAL="st_mm" PHYSICAL="dma1_c2h_byp_out_st_mm"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_c2h_byp_out_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_h2c_byp_in_mm_0_0" NAME="dma1_h2c_byp_in_mm_0" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_in_mm_0_cidx"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_in_mm_0_error"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_in_mm_0_func"/>
            <PORTMAP LOGICAL="len" PHYSICAL="dma1_h2c_byp_in_mm_0_len"/>
            <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_h2c_byp_in_mm_0_mrkr_req"/>
            <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_h2c_byp_in_mm_0_no_dma"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_in_mm_0_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_in_mm_0_qid"/>
            <PORTMAP LOGICAL="radr" PHYSICAL="dma1_h2c_byp_in_mm_0_radr"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_in_mm_0_ready"/>
            <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_h2c_byp_in_mm_0_sdi"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_in_mm_0_valid"/>
            <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_h2c_byp_in_mm_0_wadr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_h2c_byp_in_mm_1_0" NAME="dma1_h2c_byp_in_mm_1" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_in_mm_1_cidx"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_in_mm_1_error"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_in_mm_1_func"/>
            <PORTMAP LOGICAL="len" PHYSICAL="dma1_h2c_byp_in_mm_1_len"/>
            <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_h2c_byp_in_mm_1_mrkr_req"/>
            <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_h2c_byp_in_mm_1_no_dma"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_in_mm_1_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_in_mm_1_qid"/>
            <PORTMAP LOGICAL="radr" PHYSICAL="dma1_h2c_byp_in_mm_1_radr"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_in_mm_1_ready"/>
            <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_h2c_byp_in_mm_1_sdi"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_in_mm_1_valid"/>
            <PORTMAP LOGICAL="wadr" PHYSICAL="dma1_h2c_byp_in_mm_1_wadr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_h2c_byp_in_st_0" NAME="dma1_h2c_byp_in_st" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="addr" PHYSICAL="dma1_h2c_byp_in_st_addr"/>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_in_st_cidx"/>
            <PORTMAP LOGICAL="eop" PHYSICAL="dma1_h2c_byp_in_st_eop"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_in_st_error"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_in_st_func"/>
            <PORTMAP LOGICAL="len" PHYSICAL="dma1_h2c_byp_in_st_len"/>
            <PORTMAP LOGICAL="mrkr_req" PHYSICAL="dma1_h2c_byp_in_st_mrkr_req"/>
            <PORTMAP LOGICAL="no_dma" PHYSICAL="dma1_h2c_byp_in_st_no_dma"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_in_st_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_in_st_qid"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_in_st_ready"/>
            <PORTMAP LOGICAL="sdi" PHYSICAL="dma1_h2c_byp_in_st_sdi"/>
            <PORTMAP LOGICAL="sop" PHYSICAL="dma1_h2c_byp_in_st_sop"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_in_st_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_h2c_byp_out" NAME="dma1_h2c_byp_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_dsc_byp:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cidx" PHYSICAL="dma1_h2c_byp_out_cidx"/>
            <PORTMAP LOGICAL="dsc" PHYSICAL="dma1_h2c_byp_out_dsc"/>
            <PORTMAP LOGICAL="dsc_sz" PHYSICAL="dma1_h2c_byp_out_dsc_sz"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_h2c_byp_out_error"/>
            <PORTMAP LOGICAL="fmt" PHYSICAL="dma1_h2c_byp_out_fmt"/>
            <PORTMAP LOGICAL="func" PHYSICAL="dma1_h2c_byp_out_func"/>
            <PORTMAP LOGICAL="mm_chn" PHYSICAL="dma1_h2c_byp_out_mm_chn"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_h2c_byp_out_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_h2c_byp_out_qid"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="dma1_h2c_byp_out_ready"/>
            <PORTMAP LOGICAL="st_mm" PHYSICAL="dma1_h2c_byp_out_st_mm"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_h2c_byp_out_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_axis_c2h_dmawr" NAME="dma1_axis_c2h_dmawr" TYPE="INITIATOR" VLNV="xilinx.com:display_eqdma:axis_c2h_dmawr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cmp" PHYSICAL="dma1_axis_c2h_dmawr_cmp"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_axis_c2h_dmawr_port_id"/>
            <PORTMAP LOGICAL="target_vch" PHYSICAL="dma1_axis_c2h_dmawr_target_vch"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_s_axis_c2h_0" NAME="dma1_s_axis_c2h" TYPE="TARGET" VLNV="xilinx.com:display_eqdma:s_axis_c2h:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_has_cmpt" PHYSICAL="dma1_s_axis_c2h_ctrl_has_cmpt"/>
            <PORTMAP LOGICAL="ctrl_len" PHYSICAL="dma1_s_axis_c2h_ctrl_len"/>
            <PORTMAP LOGICAL="ctrl_marker" PHYSICAL="dma1_s_axis_c2h_ctrl_marker"/>
            <PORTMAP LOGICAL="ctrl_port_id" PHYSICAL="dma1_s_axis_c2h_ctrl_port_id"/>
            <PORTMAP LOGICAL="ctrl_qid" PHYSICAL="dma1_s_axis_c2h_ctrl_qid"/>
            <PORTMAP LOGICAL="ecc" PHYSICAL="dma1_s_axis_c2h_ecc"/>
            <PORTMAP LOGICAL="mty" PHYSICAL="dma1_s_axis_c2h_mty"/>
            <PORTMAP LOGICAL="tcrc" PHYSICAL="dma1_s_axis_c2h_tcrc"/>
            <PORTMAP LOGICAL="tdata" PHYSICAL="dma1_s_axis_c2h_tdata"/>
            <PORTMAP LOGICAL="tlast" PHYSICAL="dma1_s_axis_c2h_tlast"/>
            <PORTMAP LOGICAL="tready" PHYSICAL="dma1_s_axis_c2h_tready"/>
            <PORTMAP LOGICAL="tvalid" PHYSICAL="dma1_s_axis_c2h_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_s_axis_c2h_cmpt_0" NAME="dma1_s_axis_c2h_cmpt" TYPE="TARGET" VLNV="xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cmpt_type" PHYSICAL="dma1_s_axis_c2h_cmpt_cmpt_type"/>
            <PORTMAP LOGICAL="col_idx" PHYSICAL="dma1_s_axis_c2h_cmpt_col_idx"/>
            <PORTMAP LOGICAL="data" PHYSICAL="dma1_s_axis_c2h_cmpt_data"/>
            <PORTMAP LOGICAL="dpar" PHYSICAL="dma1_s_axis_c2h_cmpt_dpar"/>
            <PORTMAP LOGICAL="err_idx" PHYSICAL="dma1_s_axis_c2h_cmpt_err_idx"/>
            <PORTMAP LOGICAL="marker" PHYSICAL="dma1_s_axis_c2h_cmpt_marker"/>
            <PORTMAP LOGICAL="no_wrb_marker" PHYSICAL="dma1_s_axis_c2h_cmpt_no_wrb_marker"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_s_axis_c2h_cmpt_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_s_axis_c2h_cmpt_qid"/>
            <PORTMAP LOGICAL="size" PHYSICAL="dma1_s_axis_c2h_cmpt_size"/>
            <PORTMAP LOGICAL="tready" PHYSICAL="dma1_s_axis_c2h_cmpt_tready"/>
            <PORTMAP LOGICAL="tvalid" PHYSICAL="dma1_s_axis_c2h_cmpt_tvalid"/>
            <PORTMAP LOGICAL="user_trig" PHYSICAL="dma1_s_axis_c2h_cmpt_user_trig"/>
            <PORTMAP LOGICAL="wait_pld_pkt_id" PHYSICAL="dma1_s_axis_c2h_cmpt_wait_pld_pkt_id"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_m_axis_h2c" NAME="dma1_m_axis_h2c" TYPE="INITIATOR" VLNV="xilinx.com:display_eqdma:m_axis_h2c:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="err" PHYSICAL="dma1_m_axis_h2c_err"/>
            <PORTMAP LOGICAL="mdata" PHYSICAL="dma1_m_axis_h2c_mdata"/>
            <PORTMAP LOGICAL="mty" PHYSICAL="dma1_m_axis_h2c_mty"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_m_axis_h2c_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_m_axis_h2c_qid"/>
            <PORTMAP LOGICAL="tcrc" PHYSICAL="dma1_m_axis_h2c_tcrc"/>
            <PORTMAP LOGICAL="tdata" PHYSICAL="dma1_m_axis_h2c_tdata"/>
            <PORTMAP LOGICAL="tlast" PHYSICAL="dma1_m_axis_h2c_tlast"/>
            <PORTMAP LOGICAL="tready" PHYSICAL="dma1_m_axis_h2c_tready"/>
            <PORTMAP LOGICAL="tvalid" PHYSICAL="dma1_m_axis_h2c_tvalid"/>
            <PORTMAP LOGICAL="zero_byte" PHYSICAL="dma1_m_axis_h2c_zero_byte"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_axis_c2h_status" NAME="dma1_axis_c2h_status" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_c2h_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="drop" PHYSICAL="dma1_axis_c2h_status_drop"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_axis_c2h_status_error"/>
            <PORTMAP LOGICAL="last" PHYSICAL="dma1_axis_c2h_status_last"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_axis_c2h_status_qid"/>
            <PORTMAP LOGICAL="status_cmp" PHYSICAL="dma1_axis_c2h_status_status_cmp"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_axis_c2h_status_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_qsts_out" NAME="dma1_qsts_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:eqdma_qsts:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="data" PHYSICAL="dma1_qsts_out_data"/>
            <PORTMAP LOGICAL="op" PHYSICAL="dma1_qsts_out_op"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_qsts_out_port_id"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_qsts_out_qid"/>
            <PORTMAP LOGICAL="rdy" PHYSICAL="dma1_qsts_out_rdy"/>
            <PORTMAP LOGICAL="vld" PHYSICAL="dma1_qsts_out_vld"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dma1_dsc_crdt_in_0" NAME="dma1_dsc_crdt_in" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_crdt_in:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="crdt" PHYSICAL="dma1_dsc_crdt_in_crdt"/>
            <PORTMAP LOGICAL="dir" PHYSICAL="dma1_dsc_crdt_in_dir"/>
            <PORTMAP LOGICAL="fence" PHYSICAL="dma1_dsc_crdt_in_fence"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_dsc_crdt_in_qid"/>
            <PORTMAP LOGICAL="rdy" PHYSICAL="dma1_dsc_crdt_in_rdy"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_dsc_crdt_in_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_qdma_mailbox_0_dma_usr_irq" NAME="dma1_usr_irq" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_usr_irq:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="dma1_usr_irq_ack"/>
            <PORTMAP LOGICAL="fail" PHYSICAL="dma1_usr_irq_fail"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="dma1_usr_irq_fnc"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_usr_irq_valid"/>
            <PORTMAP LOGICAL="vec" PHYSICAL="dma1_usr_irq_vec"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_dma1_tm_dsc_sts" NAME="dma1_tm_dsc_sts" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_tm_dsc_sts:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="avl" PHYSICAL="dma1_tm_dsc_sts_avl"/>
            <PORTMAP LOGICAL="byp" PHYSICAL="dma1_tm_dsc_sts_byp"/>
            <PORTMAP LOGICAL="dir" PHYSICAL="dma1_tm_dsc_sts_dir"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma1_tm_dsc_sts_error"/>
            <PORTMAP LOGICAL="irq_arm" PHYSICAL="dma1_tm_dsc_sts_irq_arm"/>
            <PORTMAP LOGICAL="mm" PHYSICAL="dma1_tm_dsc_sts_mm"/>
            <PORTMAP LOGICAL="pidx" PHYSICAL="dma1_tm_dsc_sts_pidx"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma1_tm_dsc_sts_port_id"/>
            <PORTMAP LOGICAL="qen" PHYSICAL="dma1_tm_dsc_sts_qen"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma1_tm_dsc_sts_qid"/>
            <PORTMAP LOGICAL="qinv" PHYSICAL="dma1_tm_dsc_sts_qinv"/>
            <PORTMAP LOGICAL="rdy" PHYSICAL="dma1_tm_dsc_sts_rdy"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma1_tm_dsc_sts_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_qdma_mailbox_0_dma_flr" NAME="dma1_usr_flr" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_usr_flr:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="clear" PHYSICAL="dma1_usr_flr_clear"/>
            <PORTMAP LOGICAL="done_fnc" PHYSICAL="dma1_usr_flr_done_fnc"/>
            <PORTMAP LOGICAL="done_vld" PHYSICAL="dma1_usr_flr_done_vld"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="dma1_usr_flr_fnc"/>
            <PORTMAP LOGICAL="set" PHYSICAL="dma1_usr_flr_set"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="versal_cips_0_PCIE1_GT" NAME="PCIE1_GT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="PCIE1_GT_grx_n"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="PCIE1_GT_grx_p"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="PCIE1_GT_gtx_n"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="PCIE1_GT_gtx_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_gt_refclk1_0" NAME="gt_refclk1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CONNECTIONS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="gt_refclk1_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="gt_refclk1_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pcie1_pipe_ep" TYPE="TARGET" VLNV="xilinx.com:interface:pcie_ext_pipe:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="COMMANDS_IN" PHYSICAL="pcie1_pipe_ep_commands_in"/>
            <PORTMAP LOGICAL="COMMANDS_OUT" PHYSICAL="pcie1_pipe_ep_commands_out"/>
            <PORTMAP LOGICAL="RX_0" PHYSICAL="pcie1_pipe_ep_rx_0"/>
            <PORTMAP LOGICAL="RX_1" PHYSICAL="pcie1_pipe_ep_rx_1"/>
            <PORTMAP LOGICAL="RX_2" PHYSICAL="pcie1_pipe_ep_rx_2"/>
            <PORTMAP LOGICAL="RX_3" PHYSICAL="pcie1_pipe_ep_rx_3"/>
            <PORTMAP LOGICAL="RX_4" PHYSICAL="pcie1_pipe_ep_rx_4"/>
            <PORTMAP LOGICAL="RX_5" PHYSICAL="pcie1_pipe_ep_rx_5"/>
            <PORTMAP LOGICAL="RX_6" PHYSICAL="pcie1_pipe_ep_rx_6"/>
            <PORTMAP LOGICAL="RX_7" PHYSICAL="pcie1_pipe_ep_rx_7"/>
            <PORTMAP LOGICAL="RX_8" PHYSICAL="pcie1_pipe_ep_rx_8"/>
            <PORTMAP LOGICAL="RX_9" PHYSICAL="pcie1_pipe_ep_rx_9"/>
            <PORTMAP LOGICAL="RX_10" PHYSICAL="pcie1_pipe_ep_rx_10"/>
            <PORTMAP LOGICAL="RX_11" PHYSICAL="pcie1_pipe_ep_rx_11"/>
            <PORTMAP LOGICAL="RX_12" PHYSICAL="pcie1_pipe_ep_rx_12"/>
            <PORTMAP LOGICAL="RX_13" PHYSICAL="pcie1_pipe_ep_rx_13"/>
            <PORTMAP LOGICAL="RX_14" PHYSICAL="pcie1_pipe_ep_rx_14"/>
            <PORTMAP LOGICAL="RX_15" PHYSICAL="pcie1_pipe_ep_rx_15"/>
            <PORTMAP LOGICAL="TX_0" PHYSICAL="pcie1_pipe_ep_tx_0"/>
            <PORTMAP LOGICAL="TX_1" PHYSICAL="pcie1_pipe_ep_tx_1"/>
            <PORTMAP LOGICAL="TX_2" PHYSICAL="pcie1_pipe_ep_tx_2"/>
            <PORTMAP LOGICAL="TX_3" PHYSICAL="pcie1_pipe_ep_tx_3"/>
            <PORTMAP LOGICAL="TX_4" PHYSICAL="pcie1_pipe_ep_tx_4"/>
            <PORTMAP LOGICAL="TX_5" PHYSICAL="pcie1_pipe_ep_tx_5"/>
            <PORTMAP LOGICAL="TX_6" PHYSICAL="pcie1_pipe_ep_tx_6"/>
            <PORTMAP LOGICAL="TX_7" PHYSICAL="pcie1_pipe_ep_tx_7"/>
            <PORTMAP LOGICAL="TX_8" PHYSICAL="pcie1_pipe_ep_tx_8"/>
            <PORTMAP LOGICAL="TX_9" PHYSICAL="pcie1_pipe_ep_tx_9"/>
            <PORTMAP LOGICAL="TX_10" PHYSICAL="pcie1_pipe_ep_tx_10"/>
            <PORTMAP LOGICAL="TX_11" PHYSICAL="pcie1_pipe_ep_tx_11"/>
            <PORTMAP LOGICAL="TX_12" PHYSICAL="pcie1_pipe_ep_tx_12"/>
            <PORTMAP LOGICAL="TX_13" PHYSICAL="pcie1_pipe_ep_tx_13"/>
            <PORTMAP LOGICAL="TX_14" PHYSICAL="pcie1_pipe_ep_tx_14"/>
            <PORTMAP LOGICAL="TX_15" PHYSICAL="pcie1_pipe_ep_tx_15"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x87FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x87FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x20100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x20100000FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x20100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x20100000FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20180000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20180000FFF" INSTANCE="M_AXIL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M_AXIL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20180000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20180000FFF" INSTANCE="M_AXIL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M_AXIL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2087FFFFFFF" INSTANCE="pcie_qdma_mailbox_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2087FFFFFFF" INSTANCE="pcie_qdma_mailbox_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_noc_0"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="pcie_qdma_mailbox_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
