Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ee201_GCD_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ee201_GCD_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ee201_GCD_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ee201_GCD_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_GCD.v\" into library work
Parsing module <ee201_GCD>.
Analyzing Verilog file \"C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v\" into library work
Parsing module <ee201_debouncer>.
Analyzing Verilog file \"C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_GCD_top.v\" into library work
Parsing module <ee201_GCD_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ee201_GCD_top>.

Elaborating module <BUFGP>.

Elaborating module <ee201_debouncer(N_dc=28)>.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 143: Result of 32-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 160: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 173: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 178: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 191: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 196: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 228: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <ee201_GCD>.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_GCD.v" Line 87: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_GCD.v" Line 116: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx_projects\EE201L-Labs\ee201L_GCD\ee201_GCD.v" Line 117: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ee201_GCD_top>.
    Related source file is "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v".
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 114: Output port <DPB> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 114: Output port <MCEN> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 114: Output port <CCEN> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 123: Output port <DPB> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 123: Output port <MCEN> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 123: Output port <CCEN> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 127: Output port <DPB> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 127: Output port <MCEN> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd_top.v" line 127: Output port <CCEN> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <A_bar_slash_B>.
    Found 8-bit register for signal <Ain>.
    Found 8-bit register for signal <Bin>.
    Found 27-bit register for signal <DIV_CLK>.
    Found 27-bit adder for signal <DIV_CLK[26]_GND_1_o_add_1_OUT> created at line 102.
    Found 16x8-bit Read Only RAM for signal <SSD_CATHODES>
    Found 1-bit 4-to-1 multiplexer for signal <SSD<3>> created at line 247.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<2>> created at line 247.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<1>> created at line 247.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<0>> created at line 247.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <ee201_GCD_top> synthesized.

Synthesizing Unit <ee201_debouncer>.
    Related source file is "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_debounce_dpb_scen_ccen_mcen_r1.v".
        N_dc = 28
    Set property "fsm_encoding = user" for signal <state>.
    Found 6-bit register for signal <state>.
    Found 28-bit register for signal <debounce_count>.
    Found 4-bit register for signal <MCEN_count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <debounce_count[27]_GND_3_o_add_2_OUT> created at line 160.
    Found 4-bit adder for signal <MCEN_count[3]_GND_3_o_add_5_OUT> created at line 173.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ee201_debouncer> synthesized.

Synthesizing Unit <ee201_GCD>.
    Related source file is "c:/xilinx_projects/ee201l-labs/ee201l_gcd/ee201_gcd.v".
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <i_count>.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <B>.
    Found 8-bit register for signal <AB_GCD>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <A[7]_B[7]_sub_11_OUT> created at line 83.
    Found 8-bit adder for signal <i_count[7]_GND_4_o_add_13_OUT> created at line 87.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_39_OUT<7:0>> created at line 117.
    Found 8-bit comparator equal for signal <A[7]_B[7]_equal_7_o> created at line 70
    Found 8-bit comparator greater for signal <A[7]_B[7]_LessThan_8_o> created at line 74
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ee201_GCD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 10
 27-bit adder                                          : 1
 28-bit adder                                          : 3
 4-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 14
 1-bit register                                        : 1
 27-bit register                                       : 1
 28-bit register                                       : 3
 4-bit register                                        : 3
 8-bit register                                        : 6
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 21
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ee201_GCD_top>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SSD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Dp>            |          |
    -----------------------------------------------------------------------
Unit <ee201_GCD_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 9
 28-bit adder                                          : 3
 4-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 145
 Flip-Flops                                            : 145
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 21
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Optimizing FSM <ee201_debouncer_2/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <ee201_debouncer_0/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <ee201_debouncer_1/FSM_0> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 111100 | 111100
 100000 | 100000
 101100 | 101100
 100100 | 100100
 101101 | 101101
 100001 | 100001
 100010 | 100010
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ee201_GCD_1/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
WARNING:Xst:2677 - Node <DIV_CLK_20> of sequential type is unconnected in block <ee201_GCD_top>.
WARNING:Xst:2677 - Node <DIV_CLK_21> of sequential type is unconnected in block <ee201_GCD_top>.
WARNING:Xst:2677 - Node <DIV_CLK_22> of sequential type is unconnected in block <ee201_GCD_top>.
WARNING:Xst:2677 - Node <DIV_CLK_23> of sequential type is unconnected in block <ee201_GCD_top>.
WARNING:Xst:2677 - Node <DIV_CLK_24> of sequential type is unconnected in block <ee201_GCD_top>.
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <ee201_GCD_top>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <ee201_GCD_top>.

Optimizing unit <ee201_GCD_top> ...

Optimizing unit <ee201_debouncer> ...

Optimizing unit <ee201_GCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ee201_GCD_top, actual ratio is 5.
FlipFlop ee201_GCD_1/A_0 has been replicated 1 time(s)
FlipFlop ee201_GCD_1/A_6 has been replicated 1 time(s)
FlipFlop ee201_GCD_1/A_7 has been replicated 2 time(s)
FlipFlop ee201_GCD_1/B_0 has been replicated 1 time(s)
FlipFlop ee201_GCD_1/B_7 has been replicated 1 time(s)
FlipFlop ee201_GCD_1/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 192
 Flip-Flops                                            : 192

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ee201_GCD_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 641
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 100
#      LUT2                        : 26
#      LUT3                        : 6
#      LUT4                        : 21
#      LUT5                        : 145
#      LUT6                        : 109
#      MUXCY                       : 107
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 112
# FlipFlops/Latches                : 192
#      FD                          : 134
#      FDC                         : 41
#      FDCE                        : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 13
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             192  out of  18224     1%  
 Number of Slice LUTs:                  412  out of   9112     4%  
    Number used as Logic:               412  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    429
   Number with an unused Flip Flop:     237  out of    429    55%  
   Number with an unused LUT:            17  out of    429     3%  
   Number of fully used LUT-FF pairs:   175  out of    429    40%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    232    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkPort                            | BUFGP                  | 192   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.150ns (Maximum Frequency: 194.173MHz)
   Minimum input arrival time before clock: 3.580ns
   Maximum output required time after clock: 8.090ns
   Maximum combinational path delay: 4.595ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 5.150ns (frequency: 194.173MHz)
  Total number of paths / destination ports: 5744 / 193
-------------------------------------------------------------------------
Delay:               5.150ns (Levels of Logic = 4)
  Source:            ee201_GCD_1/B_1 (FF)
  Destination:       ee201_GCD_1/B_2 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: ee201_GCD_1/B_1 to ee201_GCD_1/B_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  ee201_GCD_1/B_1 (ee201_GCD_1/B_1)
     LUT6:I1->O            4   0.203   0.788  ee201_GCD_1/A[7]_B[7]_equal_7_o81 (ee201_GCD_1/A[7]_B[7]_equal_7_o8)
     LUT5:I3->O           19   0.203   1.072  ee201_GCD_1/state[3]_Ain[7]_select_50_OUT<0>311 (ee201_GCD_1/state[3]_Ain[7]_select_50_OUT<0>31)
     LUT5:I4->O            1   0.205   0.808  ee201_GCD_1/state[3]_Bin[7]_select_51_OUT<2>_SW0_SW0 (N51)
     LUT6:I3->O            1   0.205   0.000  ee201_GCD_1/state[3]_Bin[7]_select_51_OUT<2> (ee201_GCD_1/state[3]_Bin[7]_select_51_OUT<2>)
     FD:D                      0.102          ee201_GCD_1/B_2
    ----------------------------------------
    Total                      5.150ns (1.365ns logic, 3.785ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 95 / 92
-------------------------------------------------------------------------
Offset:              3.580ns (Levels of Logic = 3)
  Source:            BtnR (PAD)
  Destination:       ee201_debouncer_1/state_FSM_FFd6 (FF)
  Destination Clock: ClkPort rising

  Data Path: BtnR to ee201_debouncer_1/state_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  BtnR_IBUF (Ld1_OBUF)
     LUT6:I0->O            1   0.203   0.684  ee201_debouncer_1/state_FSM_FFd6-In2 (ee201_debouncer_1/state_FSM_FFd6-In2)
     LUT5:I3->O            1   0.203   0.000  ee201_debouncer_1/state_FSM_FFd6-In3 (ee201_debouncer_1/state_FSM_FFd6-In)
     FDC:D                     0.102          ee201_debouncer_1/state_FSM_FFd6
    ----------------------------------------
    Total                      3.580ns (1.730ns logic, 1.850ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 632 / 15
-------------------------------------------------------------------------
Offset:              8.090ns (Levels of Logic = 4)
  Source:            ee201_GCD_1/state_FSM_FFd1 (FF)
  Destination:       Ca (PAD)
  Source Clock:      ClkPort rising

  Data Path: ee201_GCD_1/state_FSM_FFd1 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             72   0.447   2.037  ee201_GCD_1/state_FSM_FFd1 (ee201_GCD_1/state_FSM_FFd1)
     LUT5:I0->O            1   0.203   0.827  Mmux_SSD<3>_7 (Mmux_SSD<3>_7)
     LUT6:I2->O            7   0.203   1.021  DIV_CLK<19>4 (SSD<3>)
     LUT4:I0->O            1   0.203   0.579  Mram_SSD_CATHODES21 (Cf_OBUF)
     OBUF:I->O                 2.571          Cf_OBUF (Cf)
    ----------------------------------------
    Total                      8.090ns (3.627ns logic, 4.463ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.595ns (Levels of Logic = 2)
  Source:            BtnL (PAD)
  Destination:       Ld3 (PAD)

  Data Path: BtnL to Ld3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  BtnL_IBUF (Ld3_OBUF)
     OBUF:I->O                 2.571          Ld3_OBUF (Ld3)
    ----------------------------------------
    Total                      4.595ns (3.793ns logic, 0.802ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    5.150|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.39 secs
 
--> 

Total memory usage is 244136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :   10 (   0 filtered)

