# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/test/package_timing.vhdl" \
"../../../../../src/test/package_utility.vhdl" \
"../../../../../src/test/async_128Kx16.vhdl" \
"../../../../../src/design/spi_cmd.vhdl" \
"../../../../../src/test/spi_master.vhdl" \
"../../../../../src/test/top_tb.vhdl" \

# Do not sort compile order
nosort
