set_max_delay 10 -from [get_ports clk1] -rise_through * -fall_through * -ignore_clock_latency -reset_path
