---
# U280_SIFT100M_K100_R80_55perc_140MHz_with_network

# best option name IVF16384,PQ16
# nprobe: 9
# QPS 6895.1930654058315
# stage_option_list
# Stage 2:

#         HBM_bank: 0
#         BRAM_18K: 1.0
#         URAM: 312.0
#         FF: 149684
#         LUT: 116472
#         DSP48E: 754
        
# QPS: 6895.1930654058315
# Cycles per query: 20304
# STAGE2_ON_CHIP: True
# STAGE2_OFF_CHIP_START_CHANNEL:None
# PE_NUM_CENTER_DIST_COMP: 13
# Stage 3:

#         HBM_bank: 0
#         BRAM_18K: 6.0
#         URAM: 0
#         FF: 5863.889999999999
#         LUT: 6142.2300000000005
#         DSP48E: 0
        
# QPS: 8535.0240809608
# Cycles per query: 16403
# STAGE_3_PRIORITY_QUEUE_LEVEL: 2
# STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
# Stage 4:

#         HBM_bank: 1
#         BRAM_18K: 121.0
#         URAM: 24
#         FF: 30143
#         LUT: 23079
#         DSP48E: 162
        
# QPS: 10835.913312693498
# Cycles per query: 12920
# PE_NUM_TABLE_CONSTRUCTION: 3
# Stage 5:

#         HBM_bank: 12.0
#         BRAM_18K: 84.0
#         URAM: 0.0
#         FF: 23524.0
#         LUT: 21885.333333333332
#         DSP48E: 120.0
        
# QPS: 7467.8615245105875
# Cycles per query: 18747.0
# HBM_CHANNEL_NUM: 12
# STAGE5_COMP_PE_NUM: 4.0
# Stage 6:

#         HBM_bank: 0
#         BRAM_18K: 18.0
#         URAM: 0
#         FF: 178173.0
#         LUT: 194913.0
#         DSP48E: 0
        
# QPS: 8782.936010037642
# Cycles per query: 15940

# SORT_GROUP_ENABLE: False
# SORT_GROUP_NUM: None
# STAGE_6_PRIORITY_QUEUE_LEVEL: 2
# STAGE_6_PRIORITY_QUEUE_L2_NUM: None
# STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
# STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
        
# total_valid_design: 537852
# Total resource consumption:

#         HBM_bank: 13.0
#         BRAM_18K: 1599.0
#         URAM: 354.0
#         FF: 975225.89
#         LUT: 713648.5633333334
#         DSP48E: 1040.0
        
# Utilization rate:
# {'BRAM_18K': '39.657738095238095%', 'DSP48E': '11.52482269503546%', 'FF': '37.402809355056455%', 'LUT': '54.74108395720832%', 'URAM': '36.875%'}

  # Constants
  NLIST: 16384
  NPROBE: 9
  D: 128
  M: 16
  K: 256
  TOPK: 100

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: False
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  STAGE2_OFF_CHIP_START_CHANNEL: None # Only used when STAGE2_ON_CHIP = True
  PE_NUM_CENTER_DIST_COMP: 13

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 3

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 12 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 4

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: None # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: "100M" # 1M to 1000M

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF16384,PQ16_12_banks"
  GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140