On measuring the effectiveness of various design validation approaches for PowerPC microprocessor embedded arrays