[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ZbbInstr.ZbbOP",
    "definition":{
      "ORCB":16,
      "ORN":1,
      "CLZ":3,
      "CPOP":5,
      "SEXTH":11,
      "SEXTB":10,
      "REV8":17,
      "MINU":9,
      "ROL":13,
      "CTZ":4,
      "XNOR":2,
      "ANDN":0,
      "MIN":8,
      "ROR":14,
      "ZEXTH":12,
      "MAXU":7,
      "RORI":15,
      "MAX":6
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Zbb.Zbb.io_INSTR_SEL",
    "enumTypeName":"ZbbInstr.ZbbOP"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Zbb|Zbb>io_rd",
    "sources":[
      "~Zbb|Zbb>io_INSTR_SEL",
      "~Zbb|Zbb>io_rs1",
      "~Zbb|Zbb>io_rs2"
    ]
  }
]