{
  "module_name": "intel_bios.h",
  "hash_id": "8fac5902cbf05406fd0585815113b34dfcb21c28362d1482ce15a40a0f2255c5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_bios.h",
  "human_readable_source": " \n\n \n\n#ifndef _INTEL_BIOS_H_\n#define _INTEL_BIOS_H_\n\n#include <linux/types.h>\n\nstruct drm_edid;\nstruct drm_i915_private;\nstruct intel_bios_encoder_data;\nstruct intel_crtc_state;\nstruct intel_encoder;\nstruct intel_panel;\nenum aux_ch;\nenum port;\n\nenum intel_backlight_type {\n\tINTEL_BACKLIGHT_PMIC,\n\tINTEL_BACKLIGHT_LPSS,\n\tINTEL_BACKLIGHT_DISPLAY_DDI,\n\tINTEL_BACKLIGHT_DSI_DCS,\n\tINTEL_BACKLIGHT_PANEL_DRIVER_INTERFACE,\n\tINTEL_BACKLIGHT_VESA_EDP_AUX_INTERFACE,\n};\n\nstruct edp_power_seq {\n\tu16 t1_t3;\n\tu16 t8;\n\tu16 t9;\n\tu16 t10;\n\tu16 t11_t12;\n} __packed;\n\n \nenum mipi_seq {\n\tMIPI_SEQ_END = 0,\n\tMIPI_SEQ_DEASSERT_RESET,\t \n\tMIPI_SEQ_INIT_OTP,\n\tMIPI_SEQ_DISPLAY_ON,\n\tMIPI_SEQ_DISPLAY_OFF,\n\tMIPI_SEQ_ASSERT_RESET,\t\t \n\tMIPI_SEQ_BACKLIGHT_ON,\t\t \n\tMIPI_SEQ_BACKLIGHT_OFF,\t\t \n\tMIPI_SEQ_TEAR_ON,\t\t \n\tMIPI_SEQ_TEAR_OFF,\t\t \n\tMIPI_SEQ_POWER_ON,\t\t \n\tMIPI_SEQ_POWER_OFF,\t\t \n\tMIPI_SEQ_MAX\n};\n\nenum mipi_seq_element {\n\tMIPI_SEQ_ELEM_END = 0,\n\tMIPI_SEQ_ELEM_SEND_PKT,\n\tMIPI_SEQ_ELEM_DELAY,\n\tMIPI_SEQ_ELEM_GPIO,\n\tMIPI_SEQ_ELEM_I2C,\t\t \n\tMIPI_SEQ_ELEM_SPI,\t\t \n\tMIPI_SEQ_ELEM_PMIC,\t\t \n\tMIPI_SEQ_ELEM_MAX\n};\n\n#define MIPI_DSI_UNDEFINED_PANEL_ID\t0\n#define MIPI_DSI_GENERIC_PANEL_ID\t1\n\nstruct mipi_config {\n\tu16 panel_id;\n\n\t \n\tu32 enable_dithering:1;\n\tu32 rsvd1:1;\n\tu32 is_bridge:1;\n\n\tu32 panel_arch_type:2;\n\tu32 is_cmd_mode:1;\n\n#define NON_BURST_SYNC_PULSE\t0x1\n#define NON_BURST_SYNC_EVENTS\t0x2\n#define BURST_MODE\t\t0x3\n\tu32 video_transfer_mode:2;\n\n\tu32 cabc_supported:1;\n#define PPS_BLC_PMIC   0\n#define PPS_BLC_SOC    1\n\tu32 pwm_blc:1;\n\n\t \n#define PIXEL_FORMAT_RGB565\t\t\t0x1\n#define PIXEL_FORMAT_RGB666\t\t\t0x2\n#define PIXEL_FORMAT_RGB666_LOOSELY_PACKED\t0x3\n#define PIXEL_FORMAT_RGB888\t\t\t0x4\n\tu32 videomode_color_format:4;\n\n\t \n#define ENABLE_ROTATION_0\t0x0\n#define ENABLE_ROTATION_90\t0x1\n#define ENABLE_ROTATION_180\t0x2\n#define ENABLE_ROTATION_270\t0x3\n\tu32 rotation:2;\n\tu32 bta_enabled:1;\n\tu32 rsvd2:15;\n\n\t \n#define DUAL_LINK_NOT_SUPPORTED\t0\n#define DUAL_LINK_FRONT_BACK\t1\n#define DUAL_LINK_PIXEL_ALT\t2\n\tu16 dual_link:2;\n\tu16 lane_cnt:2;\n\tu16 pixel_overlap:3;\n\tu16 rgb_flip:1;\n#define DL_DCS_PORT_A\t\t\t0x00\n#define DL_DCS_PORT_C\t\t\t0x01\n#define DL_DCS_PORT_A_AND_C\t\t0x02\n\tu16 dl_dcs_cabc_ports:2;\n\tu16 dl_dcs_backlight_ports:2;\n\tu16 rsvd3:4;\n\n\tu16 rsvd4;\n\n\tu8 rsvd5;\n\tu32 target_burst_mode_freq;\n\tu32 dsi_ddr_clk;\n\tu32 bridge_ref_clk;\n\n#define  BYTE_CLK_SEL_20MHZ\t\t0\n#define  BYTE_CLK_SEL_10MHZ\t\t1\n#define  BYTE_CLK_SEL_5MHZ\t\t2\n\tu8 byte_clk_sel:2;\n\n\tu8 rsvd6:6;\n\n\t \n\tu16 dphy_param_valid:1;\n\tu16 eot_pkt_disabled:1;\n\tu16 enable_clk_stop:1;\n\tu16 rsvd7:13;\n\n\tu32 hs_tx_timeout;\n\tu32 lp_rx_timeout;\n\tu32 turn_around_timeout;\n\tu32 device_reset_timer;\n\tu32 master_init_timer;\n\tu32 dbi_bw_timer;\n\tu32 lp_byte_clk_val;\n\n\t \n\tu32 prepare_cnt:6;\n\tu32 rsvd8:2;\n\tu32 clk_zero_cnt:8;\n\tu32 trail_cnt:5;\n\tu32 rsvd9:3;\n\tu32 exit_zero_cnt:6;\n\tu32 rsvd10:2;\n\n\tu32 clk_lane_switch_cnt;\n\tu32 hl_switch_cnt;\n\n\tu32 rsvd11[6];\n\n\t \n\tu8 tclk_miss;\n\tu8 tclk_post;\n\tu8 rsvd12;\n\tu8 tclk_pre;\n\tu8 tclk_prepare;\n\tu8 tclk_settle;\n\tu8 tclk_term_enable;\n\tu8 tclk_trail;\n\tu16 tclk_prepare_clkzero;\n\tu8 rsvd13;\n\tu8 td_term_enable;\n\tu8 teot;\n\tu8 ths_exit;\n\tu8 ths_prepare;\n\tu16 ths_prepare_hszero;\n\tu8 rsvd14;\n\tu8 ths_settle;\n\tu8 ths_skip;\n\tu8 ths_trail;\n\tu8 tinit;\n\tu8 tlpx;\n\tu8 rsvd15[3];\n\n\t \n\tu8 panel_enable;\n\tu8 bl_enable;\n\tu8 pwm_enable;\n\tu8 reset_r_n;\n\tu8 pwr_down_r;\n\tu8 stdby_r_n;\n\n} __packed;\n\n \nstruct mipi_pps_data {\n\tu16 panel_on_delay;\n\tu16 bl_enable_delay;\n\tu16 bl_disable_delay;\n\tu16 panel_off_delay;\n\tu16 panel_power_cycle_delay;\n} __packed;\n\nvoid intel_bios_init(struct drm_i915_private *dev_priv);\nvoid intel_bios_init_panel_early(struct drm_i915_private *dev_priv,\n\t\t\t\t struct intel_panel *panel,\n\t\t\t\t const struct intel_bios_encoder_data *devdata);\nvoid intel_bios_init_panel_late(struct drm_i915_private *dev_priv,\n\t\t\t\tstruct intel_panel *panel,\n\t\t\t\tconst struct intel_bios_encoder_data *devdata,\n\t\t\t\tconst struct drm_edid *drm_edid);\nvoid intel_bios_fini_panel(struct intel_panel *panel);\nvoid intel_bios_driver_remove(struct drm_i915_private *dev_priv);\nbool intel_bios_is_valid_vbt(const void *buf, size_t size);\nbool intel_bios_is_tv_present(struct drm_i915_private *dev_priv);\nbool intel_bios_is_lvds_present(struct drm_i915_private *dev_priv, u8 *i2c_pin);\nbool intel_bios_is_port_present(struct drm_i915_private *dev_priv, enum port port);\nbool intel_bios_is_port_edp(struct drm_i915_private *dev_priv, enum port port);\nbool intel_bios_is_dsi_present(struct drm_i915_private *dev_priv, enum port *port);\nbool intel_bios_get_dsc_params(struct intel_encoder *encoder,\n\t\t\t       struct intel_crtc_state *crtc_state,\n\t\t\t       int dsc_max_bpc);\nbool intel_bios_port_supports_typec_usb(struct drm_i915_private *i915, enum port port);\nbool intel_bios_port_supports_tbt(struct drm_i915_private *i915, enum port port);\n\nconst struct intel_bios_encoder_data *\nintel_bios_encoder_data_lookup(struct drm_i915_private *i915, enum port port);\n\nbool intel_bios_encoder_supports_dvi(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_hdmi(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_dp(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_edp(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_typec_usb(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_tbt(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_dsi(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_supports_dp_dual_mode(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_is_lspcon(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_lane_reversal(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_encoder_hpd_invert(const struct intel_bios_encoder_data *devdata);\nenum port intel_bios_encoder_port(const struct intel_bios_encoder_data *devdata);\nenum aux_ch intel_bios_dp_aux_ch(const struct intel_bios_encoder_data *devdata);\nint intel_bios_dp_boost_level(const struct intel_bios_encoder_data *devdata);\nint intel_bios_dp_max_lane_count(const struct intel_bios_encoder_data *devdata);\nint intel_bios_dp_max_link_rate(const struct intel_bios_encoder_data *devdata);\nbool intel_bios_dp_has_shared_aux_ch(const struct intel_bios_encoder_data *devdata);\nint intel_bios_hdmi_boost_level(const struct intel_bios_encoder_data *devdata);\nint intel_bios_hdmi_ddc_pin(const struct intel_bios_encoder_data *devdata);\nint intel_bios_hdmi_level_shift(const struct intel_bios_encoder_data *devdata);\nint intel_bios_hdmi_max_tmds_clock(const struct intel_bios_encoder_data *devdata);\n\nvoid intel_bios_for_each_encoder(struct drm_i915_private *i915,\n\t\t\t\t void (*func)(struct drm_i915_private *i915,\n\t\t\t\t\t      const struct intel_bios_encoder_data *devdata));\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}